<html><body><samp><pre>
<!@TC:1513267909>
#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DUBLTC0021

# Thu Dec 14 16:11:49 2017

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1513267954> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016</a>
@N: : <!@TM:1513267954> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v" (library work)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v" (library work)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v" (library work)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\HPMS_0_sb\CCC_0\HPMS_0_sb_CCC_0_FCCC.v" (library work)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\HPMS_0_sb\FABOSC_0\HPMS_0_sb_FABOSC_0_OSC.v" (library work)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS_syn.v" (library work)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.v" (library work)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\HPMS_0_sb\HPMS_0_sb.v" (library work)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g4.v" (library work)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v" (library work)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v" (library COREAHBTOAPB3_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v" (library COREAHBTOAPB3_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v" (library COREAHBTOAPB3_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v" (library COREAHBTOAPB3_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v" (library COREJTAGDEBUG_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v" (library COREJTAGDEBUG_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v" (library CORETIMER_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v" (library MIRSLV2MIRMSTRBRIDGE_AHB_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_90.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_state_machine.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_2.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_89.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_reset_catch_and_sync.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_amoalu.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_pmp_checker.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_alu.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rvc_expander.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket_tile_rocket.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_sync_rocket_tile_tile.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_2.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_3.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_4.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_error.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_system_bus.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_sink.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_async_dm_inner.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_dmi_to_tl_dmi2tl.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_source_dm_inner.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_async_dm_outer.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_debug.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_filter.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_splitter_system_bus.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget_3.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v" (library work)
Verilog syntax check successful!
Selecting top level module PROC_SUBSYSTEM
<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:23:7:23:18:@W:CG775:@XP_MSG">coreahblite.v(23)</a><!@TM:1513267954> | Found Component CoreAHBLite in library COREAHBLITE_LIB</font>
<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v:25:7:25:20:@W:CG775:@XP_MSG">coreahbtoapb3.v(25)</a><!@TM:1513267954> | Found Component COREAHBTOAPB3 in library COREAHBTOAPB3_LIB</font>
<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@W:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1513267954> | Found Component CoreAPB3 in library COREAPB3_LIB</font>
<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:23:7:23:20:@W:CG775:@XP_MSG">corejtagdebug.v(23)</a><!@TM:1513267954> | Found Component COREJTAGDEBUG in library COREJTAGDEBUG_LIB</font>
<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:24:7:24:16:@W:CG775:@XP_MSG">coretimer.v(24)</a><!@TM:1513267954> | Found Component CoreTimer in library CORETIMER_LIB</font>
<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v:21:7:21:31:@W:CG775:@XP_MSG">mirslv2mirmstrbridge_ahb.v(21)</a><!@TM:1513267954> | Found Component MIRSLV2MIRMSTRBRIDGE_AHB in library MIRSLV2MIRMSTRBRIDGE_AHB_LIB</font>
<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:55:7:55:61:@W:CG775:@XP_MSG">miv_rv32ima_l1_ahb.v(55)</a><!@TM:1513267954> | Found Component PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB in library CORERISCVRV32IMA_LIB</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000011000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v:20:7:20:33:@N:CG364:@XP_MSG">coreahblite_defaultslavesm.v(20)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000011000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0

<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:625:0:625:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(625)</a><!@TM:1513267954> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z2

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0

<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:625:0:625:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(625)</a><!@TM:1513267954> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:20:7:20:31:@N:CG364:@XP_MSG">coreahblite_slavearbiter.v(20)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z3

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:22:7:22:29:@N:CG364:@XP_MSG">coreahblite_slavestage.v(22)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:23:7:23:29:@N:CG364:@XP_MSG">coreahblite_matrix4x16.v(23)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M0_AHBSLOTENABLE=17'b00000000011000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:23:7:23:18:@N:CG364:@XP_MSG">coreahblite.v(23)</a><!@TM:1513267954> | Synthesizing module CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b011000
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b1
	M0_AHBSLOT7ENABLE=1'b1
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b0
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b00000000011000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000000000000
   Generated name = CoreAHBLite_Z4

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b000
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b10000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z5

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b000
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b10000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0

<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:625:0:625:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(625)</a><!@TM:1513267954> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b000
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z6

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b000
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_0_1_0_0_0s_0_1_0

<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:625:0:625:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(625)</a><!@TM:1513267954> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:23:7:23:29:@N:CG364:@XP_MSG">coreahblite_matrix4x16.v(23)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b000
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:23:7:23:18:@N:CG364:@XP_MSG">coreahblite.v(23)</a><!@TM:1513267954> | Synthesizing module CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b011000
	MEMSPACE=3'b000
	HADDR_SHG_CFG=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b1
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000000000000
   Generated name = CoreAHBLite_Z7

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v:26:7:26:31:@N:CG364:@XP_MSG">coreahbtoapb3_ahbtoapbsm.v(26)</a><!@TM:1513267954> | Synthesizing module CoreAHBtoAPB3_AhbToApbSM in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	RSP_OKAY=2'b00
	RSP_ERROR=2'b01
	IDLE=3'b000
	WRITE0=3'b001
	WRITE1=3'b010
	READ0=3'b011
	WAIT=3'b100
   Generated name = CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v:26:7:26:37:@N:CG364:@XP_MSG">coreahbtoapb3_penablescheduler.v(26)</a><!@TM:1513267954> | Synthesizing module CoreAHBtoAPB3_PenableScheduler in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=2'b00
	WAIT=2'b01
	WAITCLR=2'b10
   Generated name = CoreAHBtoAPB3_PenableScheduler_0s_0_1_2

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:27:7:27:32:@N:CG364:@XP_MSG">coreahbtoapb3_apbaddrdata.v(27)</a><!@TM:1513267954> | Synthesizing module CoreAHBtoAPB3_ApbAddrData in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreAHBtoAPB3_ApbAddrData_0s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v:25:7:25:20:@N:CG364:@XP_MSG">coreahbtoapb3.v(25)</a><!@TM:1513267954> | Synthesizing module COREAHBTOAPB3 in library COREAHBTOAPB3_LIB.

	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBTOAPB3_24s_0s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v:30:7:30:24:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(30)</a><!@TM:1513267954> | Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1513267954> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b0
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b1
	APBSLOT5ENABLE=1'b1
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000000
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000010000
	SL5=16'b0000000000100000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z8

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:244:12:244:21:@W:CG360:@XP_MSG">coreapb3.v(244)</a><!@TM:1513267954> | Removing wire IA_PRDATA, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:23:7:23:15:@N:CG364:@XP_MSG">coregpio.v(23)</a><!@TM:1513267954> | Synthesizing module CoreGPIO in library work.

	FAMILY=32'b00000000000000000000000000011000
	IO_NUM=32'b00000000000000000000000000000010
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b0
	FIXED_CONFIG_3=1'b0
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b00
	IO_TYPE_1=2'b00
	IO_TYPE_2=2'b00
	IO_TYPE_3=2'b00
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	FIXED_CONFIG=32'b11000000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0000000000000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_Z9

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:23:7:23:15:@N:CG364:@XP_MSG">coregpio.v(23)</a><!@TM:1513267954> | Synthesizing module CoreGPIO in library work.

	FAMILY=32'b00000000000000000000000000011000
	IO_NUM=32'b00000000000000000000000000000111
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b1
	FIXED_CONFIG_3=1'b1
	FIXED_CONFIG_4=1'b1
	FIXED_CONFIG_5=1'b1
	FIXED_CONFIG_6=1'b1
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b01
	IO_TYPE_1=2'b01
	IO_TYPE_2=2'b01
	IO_TYPE_3=2'b01
	IO_TYPE_4=2'b01
	IO_TYPE_5=2'b01
	IO_TYPE_6=2'b01
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	FIXED_CONFIG=32'b11111110000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0101010101010100000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_Z10

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_both[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_neg[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_pos[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[6].gpin3[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[6].gpin1[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[6].gpin2[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_both[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_neg[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_pos[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[5].gpin3[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[5].gpin1[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[5].gpin2[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_both[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_neg[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_pos[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[4].gpin3[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[4].gpin1[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[4].gpin2[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Optimizing register bit xhdl1.GEN_BITS[4].APB_32.INTR_reg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Optimizing register bit xhdl1.GEN_BITS[5].APB_32.INTR_reg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Optimizing register bit xhdl1.GEN_BITS[6].APB_32.INTR_reg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[4].APB_32.INTR_reg[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[5].APB_32.INTR_reg[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1513267954> | Pruning unused register xhdl1.GEN_BITS[6].APB_32.INTR_reg[6]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v:362:7:362:13:@N:CG364:@XP_MSG">igloo2.v(362)</a><!@TM:1513267954> | Synthesizing module CLKINT in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:23:7:23:20:@N:CG364:@XP_MSG">corejtagdebug.v(23)</a><!@TM:1513267954> | Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.

	IR_CODE=8'b01010101
	ACTIVE_HIGH_TGT_RESET=32'b00000000000000000000000000000001
   Generated name = COREJTAGDEBUG_85_1s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v:687:7:687:12:@N:CG364:@XP_MSG">igloo2.v(687)</a><!@TM:1513267954> | Synthesizing module UJTAG in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v:47:7:47:14:@N:CG364:@XP_MSG">corejtagdebug_uj_jtag.v(47)</a><!@TM:1513267954> | Synthesizing module uj_jtag in library COREJTAGDEBUG_LIB.

	uj_jtag_ircode=8'b01010101
   Generated name = uj_jtag_85

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:24:7:24:16:@N:CG364:@XP_MSG">coretimer.v(24)</a><!@TM:1513267954> | Synthesizing module CoreTimer in library CORETIMER_LIB.

	WIDTH=32'b00000000000000000000000000100000
	INTACTIVEH=32'b00000000000000000000000000000001
	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreTimer_32s_1s_24s_0s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:273:37:273:42:@N:CG179:@XP_MSG">coretimer.v(273)</a><!@TM:1513267954> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1513267954> | Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1513267954> | Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1513267954> | Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1513267954> | Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL279:@XP_MSG">coretimer.v(146)</a><!@TM:1513267954> | Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v:38:7:38:45:@N:CG364:@XP_MSG">Clock_gen.v(38)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_CoreUARTapb_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = PROC_SUBSYSTEM_CoreUARTapb_0_Clock_gen_0s_0s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v:31:7:31:44:@N:CG364:@XP_MSG">Tx_async.v(31)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_CoreUARTapb_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = PROC_SUBSYSTEM_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v:356:21:356:30:@N:CG179:@XP_MSG">Tx_async.v(356)</a><!@TM:1513267954> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v:119:0:119:6:@W:CL190:@XP_MSG">Tx_async.v(119)</a><!@TM:1513267954> | Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v:119:0:119:6:@W:CL169:@XP_MSG">Tx_async.v(119)</a><!@TM:1513267954> | Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v:30:7:30:44:@N:CG364:@XP_MSG">Rx_async.v(30)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v:254:23:254:36:@N:CG179:@XP_MSG">Rx_async.v(254)</a><!@TM:1513267954> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v:280:18:280:26:@N:CG179:@XP_MSG">Rx_async.v(280)</a><!@TM:1513267954> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v:501:0:501:6:@W:CL177:@XP_MSG">Rx_async.v(501)</a><!@TM:1513267954> | Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v:31:7:31:44:@N:CG364:@XP_MSG">CoreUART.v(31)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_CoreUARTapb_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = PROC_SUBSYSTEM_CoreUARTapb_0_COREUART_0s_0s_0s_24s_0s_0s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v:390:22:390:34:@N:CG179:@XP_MSG">CoreUART.v(390)</a><!@TM:1513267954> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v:136:8:136:18:@W:CG133:@XP_MSG">CoreUART.v(136)</a><!@TM:1513267954> | Object data_ready is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v:376:0:376:6:@W:CL169:@XP_MSG">CoreUART.v(376)</a><!@TM:1513267954> | Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v:341:0:341:6:@W:CL169:@XP_MSG">CoreUART.v(341)</a><!@TM:1513267954> | Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v:341:0:341:6:@W:CL169:@XP_MSG">CoreUART.v(341)</a><!@TM:1513267954> | Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v:326:0:326:6:@W:CL169:@XP_MSG">CoreUART.v(326)</a><!@TM:1513267954> | Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v:293:0:293:6:@W:CL169:@XP_MSG">CoreUART.v(293)</a><!@TM:1513267954> | Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v:278:0:278:6:@W:CL169:@XP_MSG">CoreUART.v(278)</a><!@TM:1513267954> | Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v:278:0:278:6:@W:CL169:@XP_MSG">CoreUART.v(278)</a><!@TM:1513267954> | Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v:263:0:263:6:@W:CL169:@XP_MSG">CoreUART.v(263)</a><!@TM:1513267954> | Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v:263:0:263:6:@W:CL169:@XP_MSG">CoreUART.v(263)</a><!@TM:1513267954> | Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v:159:0:159:6:@W:CL169:@XP_MSG">CoreUART.v(159)</a><!@TM:1513267954> | Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v:59:7:59:47:@N:CG364:@XP_MSG">CoreUARTapb.v(59)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000011000
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb_Z11

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v:254:31:254:42:@N:CG179:@XP_MSG">CoreUARTapb.v(254)</a><!@TM:1513267954> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v:275:31:275:42:@N:CG179:@XP_MSG">CoreUARTapb.v(275)</a><!@TM:1513267954> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v:158:20:158:31:@W:CG133:@XP_MSG">CoreUARTapb.v(158)</a><!@TM:1513267954> | Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v:376:7:376:10:@N:CG364:@XP_MSG">igloo2.v(376)</a><!@TM:1513267954> | Synthesizing module VCC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v:372:7:372:10:@N:CG364:@XP_MSG">igloo2.v(372)</a><!@TM:1513267954> | Synthesizing module GND in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v:727:7:727:10:@N:CG364:@XP_MSG">igloo2.v(727)</a><!@TM:1513267954> | Synthesizing module CCC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v:268:7:268:12:@N:CG364:@XP_MSG">igloo2.v(268)</a><!@TM:1513267954> | Synthesizing module INBUF in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\HPMS_0_sb\CCC_0\HPMS_0_sb_CCC_0_FCCC.v:5:7:5:27:@N:CG364:@XP_MSG">HPMS_0_sb_CCC_0_FCCC.v(5)</a><!@TM:1513267954> | Synthesizing module HPMS_0_sb_CCC_0_FCCC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v:24:7:24:23:@N:CG364:@XP_MSG">coreconfigmaster.v(24)</a><!@TM:1513267954> | Synthesizing module CoreConfigMaster in library work.

	DATA_LOCATION=32'b00000000000000111110100000000000
	ADDR_SYSREG_SOFT_RESET=32'b01000000000000111000000001001000
	ADDR_SYSREG_ENVM_BUSY=32'b01000000000000111000000101011000
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
	S7=32'b00000000000000000000000000000111
	S8=32'b00000000000000000000000000001000
	S9=32'b00000000000000000000000000001001
	S10=32'b00000000000000000000000000001010
	S11=32'b00000000000000000000000000001011
	S12=32'b00000000000000000000000000001100
	S13=32'b00000000000000000000000000001101
	S14=32'b00000000000000000000000000001110
	S15=32'b00000000000000000000000000001111
	S16=32'b00000000000000000000000000010000
	S17=32'b00000000000000000000000000010001
	S18=32'b00000000000000000000000000010010
	S19=32'b00000000000000000000000000010011
	S20=32'b00000000000000000000000000010100
	S21=32'b00000000000000000000000000010101
	S22=32'b00000000000000000000000000010110
	P0=32'b00000000000000000000000000100000
	P1=32'b00000000000000000000000000100001
	P2=32'b00000000000000000000000000100010
	P3=32'b00000000000000000000000000100011
	P4=32'b00000000000000000000000000100100
	P5=32'b00000000000000000000000000100101
	P6=32'b00000000000000000000000000100110
	OP_COPY=7'b0000000
	OP_POLL=7'b0000010
	OP_LOAD=7'b0000011
	OP_STORE=7'b0000100
	OP_AND=7'b0000101
	OP_OR=7'b0000110
   Generated name = CoreConfigMaster_Z12

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v:723:4:723:10:@W:CL190:@XP_MSG">coreconfigmaster.v(723)</a><!@TM:1513267954> | Optimizing register bit HTRANS[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v:723:4:723:10:@W:CL260:@XP_MSG">coreconfigmaster.v(723)</a><!@TM:1513267954> | Pruning register bit 0 of HTRANS[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b10000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z13

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b10000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0

<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:625:0:625:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(625)</a><!@TM:1513267954> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z14

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0

<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:625:0:625:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(625)</a><!@TM:1513267954> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:23:7:23:29:@N:CG364:@XP_MSG">coreahblite_matrix4x16.v(23)</a><!@TM:1513267954> | Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b10000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:23:7:23:18:@N:CG364:@XP_MSG">coreahblite.v(23)</a><!@TM:1513267954> | Synthesizing module CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b011000
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b1
	SC_1=1'b0
	SC_2=1'b1
	SC_3=1'b0
	SC_4=1'b1
	SC_5=1'b0
	SC_6=1'b1
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b1
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b1
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b10000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000001010101
   Generated name = CoreAHBLite_Z15

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v:22:7:22:18:@N:CG364:@XP_MSG">coreconfigp.v(22)</a><!@TM:1513267954> | Synthesizing module CoreConfigP in library work.

	FAMILY=32'b00000000000000000000000000010011
	MDDR_IN_USE=32'b00000000000000000000000000000001
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000001
	DEVICE_090=32'b00000000000000000000000000000000
	VERSION_MAJOR=32'b00000000000000000000000000000111
	VERSION_MINOR=32'b00000000000000000000000000000000
	VERSION_MAJOR_VECTOR=16'b0000000000000111
	VERSION_MINOR_VECTOR=16'b0000000000000000
	S0=2'b00
	S1=2'b01
	S2=2'b10
   Generated name = CoreConfigP_Z16

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:23:7:23:17:@N:CG364:@XP_MSG">coreresetp.v(23)</a><!@TM:1513267954> | Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000001
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000001
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z17

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1581:4:1581:10:@W:CL169:@XP_MSG">coreresetp.v(1581)</a><!@TM:1513267954> | Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1549:4:1549:10:@W:CL169:@XP_MSG">coreresetp.v(1549)</a><!@TM:1513267954> | Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1517:4:1517:10:@W:CL169:@XP_MSG">coreresetp.v(1517)</a><!@TM:1513267954> | Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1485:4:1485:10:@W:CL169:@XP_MSG">coreresetp.v(1485)</a><!@TM:1513267954> | Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1513267954> | Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1513267954> | Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1513267954> | Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1513267954> | Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1513267954> | Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1513267954> | Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1513267954> | Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1513267954> | Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@W:CL169:@XP_MSG">coreresetp.v(1365)</a><!@TM:1513267954> | Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@W:CL169:@XP_MSG">coreresetp.v(1300)</a><!@TM:1513267954> | Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@W:CL169:@XP_MSG">coreresetp.v(1235)</a><!@TM:1513267954> | Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@W:CL169:@XP_MSG">coreresetp.v(1170)</a><!@TM:1513267954> | Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:CL177:@XP_MSG">coreresetp.v(1388)</a><!@TM:1513267954> | Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1513267954> | Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1513267954> | Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1513267954> | Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1513267954> | Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL190:@XP_MSG">coreresetp.v(1433)</a><!@TM:1513267954> | Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1513267954> | Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1513267954> | Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1513267954> | Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1513267954> | Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1513267954> | Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:51:7:51:25:@N:CG364:@XP_MSG">osc_comps.v(51)</a><!@TM:1513267954> | Synthesizing module RCOSC_25_50MHZ_FAB in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:11:7:11:21:@N:CG364:@XP_MSG">osc_comps.v(11)</a><!@TM:1513267954> | Synthesizing module RCOSC_25_50MHZ in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\HPMS_0_sb\FABOSC_0\HPMS_0_sb_FABOSC_0_OSC.v:5:7:5:29:@N:CG364:@XP_MSG">HPMS_0_sb_FABOSC_0_OSC.v(5)</a><!@TM:1513267954> | Synthesizing module HPMS_0_sb_FABOSC_0_OSC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v:274:7:274:13:@N:CG364:@XP_MSG">igloo2.v(274)</a><!@TM:1513267954> | Synthesizing module OUTBUF in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v:326:7:326:18:@N:CG364:@XP_MSG">igloo2.v(326)</a><!@TM:1513267954> | Synthesizing module OUTBUF_DIFF in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v:286:7:286:12:@N:CG364:@XP_MSG">igloo2.v(286)</a><!@TM:1513267954> | Synthesizing module BIBUF in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v:338:7:338:17:@N:CG364:@XP_MSG">igloo2.v(338)</a><!@TM:1513267954> | Synthesizing module BIBUF_DIFF in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS_syn.v:5:7:5:14:@N:CG364:@XP_MSG">HPMS_0_sb_HPMS_syn.v(5)</a><!@TM:1513267954> | Synthesizing module MSS_025 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.v:9:7:9:21:@N:CG364:@XP_MSG">HPMS_0_sb_HPMS.v(9)</a><!@TM:1513267954> | Synthesizing module HPMS_0_sb_HPMS in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v:718:7:718:15:@N:CG364:@XP_MSG">igloo2.v(718)</a><!@TM:1513267954> | Synthesizing module SYSRESET in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\HPMS_0_sb\HPMS_0_sb.v:9:7:9:16:@N:CG364:@XP_MSG">HPMS_0_sb.v(9)</a><!@TM:1513267954> | Synthesizing module HPMS_0_sb in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v:21:7:21:31:@N:CG364:@XP_MSG">mirslv2mirmstrbridge_ahb.v(21)</a><!@TM:1513267954> | Synthesizing module MIRSLV2MIRMSTRBRIDGE_AHB in library MIRSLV2MIRMSTRBRIDGE_AHB_LIB.

	MSTR_DRI_UPR_4_ADDR_BITS=32'b00000000000000000000000000000001
	UPR_4_ADDR_BITS=32'b00000000000000000000000000000000
	ADDR=2'b01
	DATA=2'b10
   Generated name = MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_int_xbar.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XBAR in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:55:7:55:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:963:2:963:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(963)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:321:13:321:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(321)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:329:13:329:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(329)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:375:13:375:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(375)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:377:13:377:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(377)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:406:13:406:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(406)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:416:13:416:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(416)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:492:13:492:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(492)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:494:13:494:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(494)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:496:13:496:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(496)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:498:13:498:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(498)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:962:10:962:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(962)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:55:7:55:67:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:256:13:256:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(256)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:256:13:256:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(256)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:251:13:251:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(251)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:251:13:251:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(251)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:246:13:246:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(246)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:246:13:246:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(246)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:241:13:241:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(241)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:241:13:241:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(241)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(236)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(236)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(231)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(231)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(226)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(226)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:222:2:222:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(222)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(78)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(86)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(94)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:102:13:102:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(102)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:110:13:110:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(110)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:118:13:118:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(118)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:126:13:126:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(126)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:134:13:134:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(134)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:221:10:221:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(221)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:55:7:55:69:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:256:13:256:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(256)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:256:13:256:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(256)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:251:13:251:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(251)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:251:13:251:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(251)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:246:13:246:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(246)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:246:13:246:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(246)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:241:13:241:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(241)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:241:13:241:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(241)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(236)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(236)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(231)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(231)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(226)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(226)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:222:2:222:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(222)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(78)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(86)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(94)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:102:13:102:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(102)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:110:13:110:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(110)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:118:13:118:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(118)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:126:13:126:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(126)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:134:13:134:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(134)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:221:10:221:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(221)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:55:7:55:69:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_4 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:160:13:160:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(160)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:160:13:160:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(160)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:155:13:155:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(155)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:155:13:155:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(155)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:150:13:150:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(150)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:150:13:150:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(150)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:146:2:146:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(146)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:70:13:70:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(70)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(78)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(86)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(94)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:145:10:145:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(145)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:55:7:55:69:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_5 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:232:13:232:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(232)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:232:13:232:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(232)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:227:13:227:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(227)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:227:13:227:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(227)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:222:13:222:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(222)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:222:13:222:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(222)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:217:13:217:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(217)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:217:13:217:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(217)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:212:13:212:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(212)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:212:13:212:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(212)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:207:13:207:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(207)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:207:13:207:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(207)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:203:2:203:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(203)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:76:13:76:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(76)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:84:13:84:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(84)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:92:13:92:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(92)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:100:13:100:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(100)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:108:13:108:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(108)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:116:13:116:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(116)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:124:13:124:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(124)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:202:10:202:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(202)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:55:7:55:69:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_6 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:256:13:256:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(256)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:256:13:256:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(256)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:251:13:251:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(251)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:251:13:251:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(251)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:246:13:246:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(246)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:246:13:246:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(246)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:241:13:241:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(241)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:241:13:241:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(241)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(236)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(236)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(231)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(231)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(226)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(226)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:222:2:222:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(222)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(78)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(86)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(94)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:102:13:102:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(102)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:110:13:110:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(110)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:118:13:118:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(118)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:126:13:126:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(126)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:134:13:134:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(134)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:221:10:221:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(221)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:55:7:55:69:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_7 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:184:13:184:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(184)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:184:13:184:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(184)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:179:13:179:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(179)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:179:13:179:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(179)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:174:13:174:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(174)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:174:13:174:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(174)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:169:13:169:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(169)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:169:13:169:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(169)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:165:2:165:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(165)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:72:13:72:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(72)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:80:13:80:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(80)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:88:13:88:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(88)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:96:13:96:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(96)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:104:13:104:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(104)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:164:10:164:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(164)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v:55:7:55:69:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_8.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_8 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v:89:2:89:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_8.v(89)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v:64:13:64:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_8.v(64)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v:88:10:88:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_8.v(88)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_1.v:55:7:55:73:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_buffer_1.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1 in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget.v:55:7:55:77:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_width_widget.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_splitter_system_bus.v:55:7:55:84:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_splitter_system_bus.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_SPLITTER_SYSTEM_BUS in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v:55:7:55:85:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLFIFO_FIXER_SYSTEM_BUS in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:55:7:55:83:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:508:2:508:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(508)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:180:13:180:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(180)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:189:13:189:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(189)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:255:13:255:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(255)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:257:13:257:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(257)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:259:13:259:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(259)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:507:10:507:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(507)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:55:7:55:69:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_9 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(236)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(236)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(231)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(231)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(226)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(226)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:221:13:221:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(221)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:221:13:221:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(221)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:216:13:216:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(216)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:216:13:216:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(216)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:211:13:211:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(211)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:211:13:211:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(211)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:207:2:207:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(207)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:76:13:76:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(76)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:84:13:84:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(84)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:92:13:92:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(92)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:100:13:100:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(100)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:108:13:108:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(108)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:116:13:116:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(116)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:124:13:124:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(124)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:126:13:126:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(126)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:128:13:128:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(128)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:206:10:206:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(206)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513267954> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513267954> | Found RAM ram_mask, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513267954> | Found RAM ram_address, depth=2, width=31
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513267954> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513267954> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513267954> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_10 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:258:13:258:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(258)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:258:13:258:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(258)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:253:13:253:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(253)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:253:13:253:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(253)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:248:13:248:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(248)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:248:13:248:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(248)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:243:13:243:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(243)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:243:13:243:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(243)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:238:13:238:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(238)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:238:13:238:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(238)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:233:13:233:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(233)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:233:13:233:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(233)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:228:13:228:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(228)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:228:13:228:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(228)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:224:2:224:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(224)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(78)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(86)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(94)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:102:13:102:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(102)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:110:13:110:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(110)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:118:13:118:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(118)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:126:13:126:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(126)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:134:13:134:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(134)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:136:13:136:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(136)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:138:13:138:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(138)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:223:10:223:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(223)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1513267954> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1513267954> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1513267954> | Found RAM ram_sink, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1513267954> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1513267954> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1513267954> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1513267954> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_2.v:55:7:55:73:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_buffer_2.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2 in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_3.v:55:7:55:73:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_buffer_3.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_3 in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:137:2:137:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(137)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:76:13:76:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(76)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(78)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:80:13:80:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(80)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:82:13:82:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(82)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:84:13:84:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(84)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(86)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:136:10:136:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(136)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v:55:7:55:72:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER_2 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v:137:2:137:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(137)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v:76:13:76:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(76)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(78)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v:80:13:80:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(80)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v:82:13:82:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(82)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v:84:13:84:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(84)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(86)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v:136:10:136:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(136)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:55:7:55:77:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:1000:2:1000:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(1000)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:162:13:162:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(162)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:164:13:164:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(164)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:166:13:166:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(166)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:220:13:220:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(220)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:253:13:253:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(253)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:263:13:263:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(263)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:293:13:293:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(293)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:295:13:295:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(295)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:297:13:297:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(297)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:351:13:351:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(351)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:384:13:384:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(384)</a><!@TM:1513267954> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:394:13:394:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(394)</a><!@TM:1513267954> | Object _RAND_11 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:424:13:424:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(424)</a><!@TM:1513267954> | Object _RAND_12 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:426:13:426:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(426)</a><!@TM:1513267954> | Object _RAND_13 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:428:13:428:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(428)</a><!@TM:1513267954> | Object _RAND_14 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:482:13:482:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(482)</a><!@TM:1513267954> | Object _RAND_15 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:515:13:515:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(515)</a><!@TM:1513267954> | Object _RAND_16 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:525:13:525:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(525)</a><!@TM:1513267954> | Object _RAND_17 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:999:10:999:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(999)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:55:7:55:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:1103:2:1103:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(1103)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(95)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:97:13:97:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(97)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:99:13:99:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(99)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:101:13:101:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(101)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(103)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:105:13:105:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(105)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:107:13:107:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(107)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:109:13:109:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(109)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(111)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:113:13:113:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(113)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:115:13:115:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(115)</a><!@TM:1513267954> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:466:13:466:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(466)</a><!@TM:1513267954> | Object _RAND_11 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:501:13:501:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(501)</a><!@TM:1513267954> | Object _RAND_12 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:503:13:503:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(503)</a><!@TM:1513267954> | Object _RAND_13 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:577:13:577:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(577)</a><!@TM:1513267954> | Object _RAND_14 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:1102:10:1102:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(1102)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:1169:2:1169:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(1169)</a><!@TM:1513267954> | Pruning unused bits 2 to 1 of _T_119_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:1169:2:1169:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(1169)</a><!@TM:1513267954> | Register bit _T_119_0_lut[0] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:1169:2:1169:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(1169)</a><!@TM:1513267954> | Pruning register bit 0 of _T_119_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v:55:7:55:75:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_cache_cork.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v:752:2:752:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_cache_cork.v(752)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v:197:13:197:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_cache_cork.v(197)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v:234:13:234:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_cache_cork.v(234)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v:236:13:236:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_cache_cork.v(236)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v:313:13:313:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_cache_cork.v(313)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v:361:13:361:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_cache_cork.v(361)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v:363:13:363:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_cache_cork.v(363)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v:365:13:365:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_cache_cork.v(365)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v:751:10:751:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_cache_cork.v(751)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v:55:7:55:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_XBAR_MEMORY_BUS in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_4.v:55:7:55:73:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_buffer_4.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_4 in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_filter.v:55:7:55:71:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_filter.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FILTER in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:55:7:55:75:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:78:2:78:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(78)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:64:13:64:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(64)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:77:10:77:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(77)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_13 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:190:13:190:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(190)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:190:13:190:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(190)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:185:13:185:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(185)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:185:13:185:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(185)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:180:13:180:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(180)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:180:13:180:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(180)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:175:13:175:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(175)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:175:13:175:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(175)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:170:13:170:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(170)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:170:13:170:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(170)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:166:2:166:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(166)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:74:13:74:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(74)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:82:13:82:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(82)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:90:13:90:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(90)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:98:13:98:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(98)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:106:13:106:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(106)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:114:13:114:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(114)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:165:10:165:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(165)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:55:7:55:73:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4041:2:4041:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4041)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:332:13:332:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(332)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:334:13:334:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(334)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:336:13:336:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(336)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:338:13:338:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(338)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:340:13:340:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(340)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:342:13:342:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(342)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:344:13:344:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(344)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:346:13:346:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(346)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:348:13:348:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(348)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:350:13:350:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(350)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:352:13:352:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(352)</a><!@TM:1513267954> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:354:13:354:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(354)</a><!@TM:1513267954> | Object _RAND_11 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:356:13:356:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(356)</a><!@TM:1513267954> | Object _RAND_12 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:358:13:358:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(358)</a><!@TM:1513267954> | Object _RAND_13 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:360:13:360:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(360)</a><!@TM:1513267954> | Object _RAND_14 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:362:13:362:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(362)</a><!@TM:1513267954> | Object _RAND_15 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:364:13:364:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(364)</a><!@TM:1513267954> | Object _RAND_16 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:366:13:366:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(366)</a><!@TM:1513267954> | Object _RAND_17 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:368:13:368:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(368)</a><!@TM:1513267954> | Object _RAND_18 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:370:13:370:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(370)</a><!@TM:1513267954> | Object _RAND_19 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:372:13:372:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(372)</a><!@TM:1513267954> | Object _RAND_20 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:374:13:374:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(374)</a><!@TM:1513267954> | Object _RAND_21 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:376:13:376:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(376)</a><!@TM:1513267954> | Object _RAND_22 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:378:13:378:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(378)</a><!@TM:1513267954> | Object _RAND_23 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:380:13:380:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(380)</a><!@TM:1513267954> | Object _RAND_24 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:382:13:382:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(382)</a><!@TM:1513267954> | Object _RAND_25 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:384:13:384:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(384)</a><!@TM:1513267954> | Object _RAND_26 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:386:13:386:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(386)</a><!@TM:1513267954> | Object _RAND_27 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:388:13:388:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(388)</a><!@TM:1513267954> | Object _RAND_28 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:390:13:390:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(390)</a><!@TM:1513267954> | Object _RAND_29 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:392:13:392:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(392)</a><!@TM:1513267954> | Object _RAND_30 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:394:13:394:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(394)</a><!@TM:1513267954> | Object _RAND_31 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:396:13:396:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(396)</a><!@TM:1513267954> | Object _RAND_32 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:398:13:398:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(398)</a><!@TM:1513267954> | Object _RAND_33 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:400:13:400:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(400)</a><!@TM:1513267954> | Object _RAND_34 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:402:13:402:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(402)</a><!@TM:1513267954> | Object _RAND_35 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:404:13:404:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(404)</a><!@TM:1513267954> | Object _RAND_36 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:406:13:406:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(406)</a><!@TM:1513267954> | Object _RAND_37 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:408:13:408:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(408)</a><!@TM:1513267954> | Object _RAND_38 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:410:13:410:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(410)</a><!@TM:1513267954> | Object _RAND_39 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:412:13:412:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(412)</a><!@TM:1513267954> | Object _RAND_40 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:414:13:414:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(414)</a><!@TM:1513267954> | Object _RAND_41 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:416:13:416:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(416)</a><!@TM:1513267954> | Object _RAND_42 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:418:13:418:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(418)</a><!@TM:1513267954> | Object _RAND_43 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:420:13:420:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(420)</a><!@TM:1513267954> | Object _RAND_44 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:422:13:422:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(422)</a><!@TM:1513267954> | Object _RAND_45 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:424:13:424:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(424)</a><!@TM:1513267954> | Object _RAND_46 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:426:13:426:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(426)</a><!@TM:1513267954> | Object _RAND_47 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:428:13:428:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(428)</a><!@TM:1513267954> | Object _RAND_48 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:430:13:430:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(430)</a><!@TM:1513267954> | Object _RAND_49 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:432:13:432:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(432)</a><!@TM:1513267954> | Object _RAND_50 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:434:13:434:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(434)</a><!@TM:1513267954> | Object _RAND_51 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:436:13:436:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(436)</a><!@TM:1513267954> | Object _RAND_52 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:438:13:438:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(438)</a><!@TM:1513267954> | Object _RAND_53 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:440:13:440:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(440)</a><!@TM:1513267954> | Object _RAND_54 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:442:13:442:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(442)</a><!@TM:1513267954> | Object _RAND_55 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:444:13:444:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(444)</a><!@TM:1513267954> | Object _RAND_56 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:446:13:446:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(446)</a><!@TM:1513267954> | Object _RAND_57 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:448:13:448:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(448)</a><!@TM:1513267954> | Object _RAND_58 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:450:13:450:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(450)</a><!@TM:1513267954> | Object _RAND_59 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:452:13:452:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(452)</a><!@TM:1513267954> | Object _RAND_60 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:454:13:454:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(454)</a><!@TM:1513267954> | Object _RAND_61 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:456:13:456:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(456)</a><!@TM:1513267954> | Object _RAND_62 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:458:13:458:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(458)</a><!@TM:1513267954> | Object _RAND_63 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:460:13:460:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(460)</a><!@TM:1513267954> | Object _RAND_64 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:647:13:647:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(647)</a><!@TM:1513267954> | Object _RAND_65 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4040:10:4040:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4040)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2017:71:2017:139:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2017)</a><!@TM:1513267954> | Removing instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4311:2:4311:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4311)</a><!@TM:1513267954> | Register bit enables_0_0 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4311:2:4311:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4311)</a><!@TM:1513267954> | Register bit pending_0 is always 0.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:55:7:55:94:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:284:2:284:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(284)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:80:13:80:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(80)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:82:13:82:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(82)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:90:13:90:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(90)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:92:13:92:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(92)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(94)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:283:10:283:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(283)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_dmi_to_tl_dmi2tl.v:55:7:55:78:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_dmi_to_tl_dmi2tl.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:55:7:55:78:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:411:2:411:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(411)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:168:13:168:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(168)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:176:13:176:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(176)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:221:13:221:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(221)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:223:13:223:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(223)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:410:10:410:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(410)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:55:7:55:77:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec.v:55:7:55:81:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg_vec.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v:55:7:55:83:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1 in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v:55:7:55:92:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v:55:7:55:78:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v:55:7:55:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync_1.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v:55:7:55:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync_2.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:55:7:55:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:278:2:278:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(278)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:80:13:80:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(80)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:82:13:82:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(82)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:84:13:84:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(84)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(86)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:88:13:88:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(88)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:90:13:90:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(90)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:277:10:277:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(277)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v:55:7:55:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync_3.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v:55:7:55:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync_4.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v:55:7:55:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync_5.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:55:7:55:78:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:301:2:301:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(301)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(111)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:113:13:113:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(113)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:115:13:115:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(115)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:117:13:117:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(117)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:119:13:119:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(119)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:121:13:121:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(121)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:123:13:123:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(123)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:300:10:300:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(300)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:223:79:223:153:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(223)</a><!@TM:1513267954> | Removing instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_source_dm_inner.v:55:7:55:95:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_async_crossing_source_dm_inner.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v:55:7:55:82:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_1.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v:250:2:250:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_1.v(250)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v:72:13:72:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_1.v(72)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v:74:13:74:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_1.v(74)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v:249:10:249:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_1.v(249)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_async_dm_outer.v:55:7:55:98:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_outer_async_dm_outer.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:55:7:55:92:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7114:2:7114:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7114)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:100:13:100:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(100)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:102:13:102:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(102)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:104:13:104:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(104)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:155:13:155:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(155)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:157:13:157:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(157)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:159:13:159:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(159)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:161:13:161:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(161)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:163:13:163:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(163)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:165:13:165:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(165)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:167:13:167:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(167)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:199:13:199:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(199)</a><!@TM:1513267954> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:201:13:201:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(201)</a><!@TM:1513267954> | Object _RAND_11 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:203:13:203:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(203)</a><!@TM:1513267954> | Object _RAND_12 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:378:13:378:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(378)</a><!@TM:1513267954> | Object _RAND_13 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:380:13:380:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(380)</a><!@TM:1513267954> | Object _RAND_14 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:391:13:391:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(391)</a><!@TM:1513267954> | Object _RAND_15 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:393:13:393:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(393)</a><!@TM:1513267954> | Object _RAND_16 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:395:13:395:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(395)</a><!@TM:1513267954> | Object _RAND_17 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:397:13:397:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(397)</a><!@TM:1513267954> | Object _RAND_18 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:399:13:399:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(399)</a><!@TM:1513267954> | Object _RAND_19 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:401:13:401:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(401)</a><!@TM:1513267954> | Object _RAND_20 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:403:13:403:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(403)</a><!@TM:1513267954> | Object _RAND_21 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:405:13:405:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(405)</a><!@TM:1513267954> | Object _RAND_22 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:407:13:407:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(407)</a><!@TM:1513267954> | Object _RAND_23 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:409:13:409:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(409)</a><!@TM:1513267954> | Object _RAND_24 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:411:13:411:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(411)</a><!@TM:1513267954> | Object _RAND_25 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:413:13:413:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(413)</a><!@TM:1513267954> | Object _RAND_26 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:415:13:415:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(415)</a><!@TM:1513267954> | Object _RAND_27 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:417:13:417:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(417)</a><!@TM:1513267954> | Object _RAND_28 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:419:13:419:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(419)</a><!@TM:1513267954> | Object _RAND_29 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:421:13:421:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(421)</a><!@TM:1513267954> | Object _RAND_30 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:423:13:423:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(423)</a><!@TM:1513267954> | Object _RAND_31 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:425:13:425:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(425)</a><!@TM:1513267954> | Object _RAND_32 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:427:13:427:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(427)</a><!@TM:1513267954> | Object _RAND_33 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:429:13:429:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(429)</a><!@TM:1513267954> | Object _RAND_34 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:431:13:431:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(431)</a><!@TM:1513267954> | Object _RAND_35 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:433:13:433:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(433)</a><!@TM:1513267954> | Object _RAND_36 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:435:13:435:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(435)</a><!@TM:1513267954> | Object _RAND_37 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:437:13:437:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(437)</a><!@TM:1513267954> | Object _RAND_38 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:439:13:439:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(439)</a><!@TM:1513267954> | Object _RAND_39 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:441:13:441:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(441)</a><!@TM:1513267954> | Object _RAND_40 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:443:13:443:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(443)</a><!@TM:1513267954> | Object _RAND_41 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:445:13:445:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(445)</a><!@TM:1513267954> | Object _RAND_42 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:447:13:447:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(447)</a><!@TM:1513267954> | Object _RAND_43 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:449:13:449:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(449)</a><!@TM:1513267954> | Object _RAND_44 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:451:13:451:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(451)</a><!@TM:1513267954> | Object _RAND_45 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:453:13:453:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(453)</a><!@TM:1513267954> | Object _RAND_46 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:455:13:455:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(455)</a><!@TM:1513267954> | Object _RAND_47 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:457:13:457:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(457)</a><!@TM:1513267954> | Object _RAND_48 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:459:13:459:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(459)</a><!@TM:1513267954> | Object _RAND_49 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:461:13:461:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(461)</a><!@TM:1513267954> | Object _RAND_50 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:463:13:463:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(463)</a><!@TM:1513267954> | Object _RAND_51 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:465:13:465:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(465)</a><!@TM:1513267954> | Object _RAND_52 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:467:13:467:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(467)</a><!@TM:1513267954> | Object _RAND_53 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:469:13:469:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(469)</a><!@TM:1513267954> | Object _RAND_54 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:471:13:471:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(471)</a><!@TM:1513267954> | Object _RAND_55 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:473:13:473:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(473)</a><!@TM:1513267954> | Object _RAND_56 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:475:13:475:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(475)</a><!@TM:1513267954> | Object _RAND_57 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:477:13:477:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(477)</a><!@TM:1513267954> | Object _RAND_58 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:479:13:479:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(479)</a><!@TM:1513267954> | Object _RAND_59 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:481:13:481:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(481)</a><!@TM:1513267954> | Object _RAND_60 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:483:13:483:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(483)</a><!@TM:1513267954> | Object _RAND_61 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:485:13:485:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(485)</a><!@TM:1513267954> | Object _RAND_62 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:487:13:487:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(487)</a><!@TM:1513267954> | Object _RAND_63 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:489:13:489:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(489)</a><!@TM:1513267954> | Object _RAND_64 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:491:13:491:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(491)</a><!@TM:1513267954> | Object _RAND_65 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:493:13:493:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(493)</a><!@TM:1513267954> | Object _RAND_66 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:495:13:495:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(495)</a><!@TM:1513267954> | Object _RAND_67 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:497:13:497:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(497)</a><!@TM:1513267954> | Object _RAND_68 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:499:13:499:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(499)</a><!@TM:1513267954> | Object _RAND_69 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:501:13:501:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(501)</a><!@TM:1513267954> | Object _RAND_70 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:503:13:503:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(503)</a><!@TM:1513267954> | Object _RAND_71 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:505:13:505:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(505)</a><!@TM:1513267954> | Object _RAND_72 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:507:13:507:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(507)</a><!@TM:1513267954> | Object _RAND_73 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:509:13:509:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(509)</a><!@TM:1513267954> | Object _RAND_74 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:1325:13:1325:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(1325)</a><!@TM:1513267954> | Object _RAND_75 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:1341:13:1341:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(1341)</a><!@TM:1513267954> | Object _RAND_76 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:1343:13:1343:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(1343)</a><!@TM:1513267954> | Object _RAND_77 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:3597:13:3597:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(3597)</a><!@TM:1513267954> | Object _RAND_78 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7113:10:7113:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7113)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved2 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_datacount[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_datacount[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_datacount[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_datacount[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_datacount[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_progsize[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_progsize[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_progsize[2] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_progsize[3] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_progsize[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved0[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved0[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved0[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved1[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved1[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved1[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved1[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved1[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved1[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved1[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved1[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved1[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved1[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved1[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved3[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved3[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTCSReg_reserved3[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_0[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_0[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_0[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_0[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_0[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_0[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_0[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_0[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_0[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_0[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_0[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_0[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_0[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_0[31] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[4] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Register bit abstractGeneratedMem_1[31] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:55:7:55:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:294:2:294:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(294)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:109:13:109:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(109)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(111)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:113:13:113:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(113)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:115:13:115:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(115)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:117:13:117:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(117)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:119:13:119:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(119)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:293:10:293:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(293)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:218:79:218:153:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(218)</a><!@TM:1513267954> | Removing instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:55:7:55:82:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:285:2:285:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(285)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:82:13:82:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(82)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:84:13:84:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(84)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(86)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:88:13:88:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(88)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:90:13:90:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(90)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:92:13:92:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(92)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(94)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:284:10:284:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(284)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_sink.v:55:7:55:84:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_async_crossing_sink.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v:55:7:55:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_2.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v:266:2:266:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_2.v(266)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v:101:13:101:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_2.v(101)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_2.v(103)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v:265:10:265:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_2.v(265)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v:198:79:198:153:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_2.v(198)</a><!@TM:1513267954> | Removing instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_89.v:55:7:55:84:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg_vec_89.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89 in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_reset_catch_and_sync.v:55:7:55:82:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_reset_catch_and_sync.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_async_dm_inner.v:55:7:55:98:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_async_dm_inner.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_debug.v:55:7:55:83:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_debug.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v:55:7:55:78:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v:467:2:467:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(467)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v:176:13:176:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(176)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v:184:13:184:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(184)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v:233:13:233:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(233)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v:235:13:235:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(235)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v:466:10:466:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(466)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter.v:55:7:55:69:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_arbiter.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ARBITER in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:55:7:55:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:202:13:202:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(202)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:202:13:202:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(202)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:193:13:193:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(193)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:193:13:193:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(193)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:184:13:184:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(184)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:184:13:184:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(184)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:175:13:175:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(175)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:175:13:175:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(175)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:171:2:171:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(171)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:70:13:70:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(70)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:79:13:79:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(79)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:81:13:81:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(81)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:89:13:89:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(89)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:91:13:91:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(91)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:99:13:99:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(99)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:101:13:101:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(101)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:109:13:109:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(109)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:170:10:170:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(170)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1513267954> | Found RAM data_arrays_0_3, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1513267954> | Found RAM data_arrays_0_2, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1513267954> | Found RAM data_arrays_0_1, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1513267954> | Found RAM data_arrays_0_0, depth=2048, width=8
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter_1.v:55:7:55:71:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_arbiter_1.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ARBITER_1 in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_pmp_checker.v:55:7:55:73:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_pmp_checker.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_PMP_CHECKER in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:55:7:55:65:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLB in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:621:2:621:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(621)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:79:13:79:26:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(79)</a><!@TM:1513267954> | Object reg_entries_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:80:13:80:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(80)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:81:13:81:26:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(81)</a><!@TM:1513267954> | Object reg_entries_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:82:13:82:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(82)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:83:13:83:26:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(83)</a><!@TM:1513267954> | Object reg_entries_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:84:13:84:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(84)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:85:13:85:26:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(85)</a><!@TM:1513267954> | Object reg_entries_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(86)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:87:13:87:26:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(87)</a><!@TM:1513267954> | Object reg_entries_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:88:13:88:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(88)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(135)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:136:13:136:25:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(136)</a><!@TM:1513267954> | Object r_refill_tag is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:137:13:137:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(137)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:620:10:620:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(620)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_amoalu.v:55:7:55:68:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_amoalu.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_AMOALU in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:55:7:55:76:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:2718:13:2718:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(2718)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:2718:13:2718:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(2718)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:2714:2:2714:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(2714)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:177:13:177:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(177)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:186:13:186:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(186)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:233:13:233:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(233)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:236:13:236:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(236)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:238:13:238:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(238)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:240:13:240:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(240)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:242:13:242:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(242)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:244:13:244:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(244)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:254:13:254:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(254)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:256:13:256:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(256)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:258:13:258:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(258)</a><!@TM:1513267954> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:260:13:260:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(260)</a><!@TM:1513267954> | Object _RAND_11 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:302:13:302:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(302)</a><!@TM:1513267954> | Object _RAND_12 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:304:13:304:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(304)</a><!@TM:1513267954> | Object _RAND_13 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:306:13:306:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(306)</a><!@TM:1513267954> | Object _RAND_14 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:308:13:308:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(308)</a><!@TM:1513267954> | Object _RAND_15 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:317:13:317:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(317)</a><!@TM:1513267954> | Object _RAND_16 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:319:13:319:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(319)</a><!@TM:1513267954> | Object _RAND_17 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:321:13:321:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(321)</a><!@TM:1513267954> | Object _RAND_18 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:323:13:323:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(323)</a><!@TM:1513267954> | Object _RAND_19 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:429:13:429:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(429)</a><!@TM:1513267954> | Object _RAND_20 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:439:13:439:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(439)</a><!@TM:1513267954> | Object _RAND_21 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:444:13:444:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(444)</a><!@TM:1513267954> | Object _RAND_22 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:447:13:447:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(447)</a><!@TM:1513267954> | Object _RAND_23 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:449:13:449:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(449)</a><!@TM:1513267954> | Object _RAND_24 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:451:13:451:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(451)</a><!@TM:1513267954> | Object _RAND_25 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:453:13:453:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(453)</a><!@TM:1513267954> | Object _RAND_26 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:458:13:458:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(458)</a><!@TM:1513267954> | Object _RAND_27 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:496:13:496:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(496)</a><!@TM:1513267954> | Object _RAND_28 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:499:13:499:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(499)</a><!@TM:1513267954> | Object _RAND_29 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:502:13:502:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(502)</a><!@TM:1513267954> | Object _RAND_30 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:517:13:517:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(517)</a><!@TM:1513267954> | Object _RAND_31 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:520:13:520:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(520)</a><!@TM:1513267954> | Object _RAND_32 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:523:13:523:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(523)</a><!@TM:1513267954> | Object _RAND_33 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:526:13:526:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(526)</a><!@TM:1513267954> | Object _RAND_34 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:529:13:529:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(529)</a><!@TM:1513267954> | Object _RAND_35 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:532:13:532:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(532)</a><!@TM:1513267954> | Object _RAND_36 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:600:13:600:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(600)</a><!@TM:1513267954> | Object _RAND_37 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:606:13:606:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(606)</a><!@TM:1513267954> | Object _RAND_38 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:611:13:611:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(611)</a><!@TM:1513267954> | Object _RAND_39 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:718:13:718:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(718)</a><!@TM:1513267954> | Object _RAND_40 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:721:13:721:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(721)</a><!@TM:1513267954> | Object _RAND_41 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:739:13:739:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(739)</a><!@TM:1513267954> | Object _RAND_42 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:742:13:742:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(742)</a><!@TM:1513267954> | Object _RAND_43 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:745:13:745:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(745)</a><!@TM:1513267954> | Object _RAND_44 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:748:13:748:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(748)</a><!@TM:1513267954> | Object _RAND_45 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:753:13:753:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(753)</a><!@TM:1513267954> | Object _RAND_46 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:756:13:756:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(756)</a><!@TM:1513267954> | Object _RAND_47 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:775:13:775:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(775)</a><!@TM:1513267954> | Object _RAND_48 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:791:13:791:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(791)</a><!@TM:1513267954> | Object _RAND_49 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:796:13:796:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(796)</a><!@TM:1513267954> | Object _RAND_50 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:801:13:801:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(801)</a><!@TM:1513267954> | Object _RAND_51 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:806:13:806:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(806)</a><!@TM:1513267954> | Object _RAND_52 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:811:13:811:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(811)</a><!@TM:1513267954> | Object _RAND_53 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:817:13:817:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(817)</a><!@TM:1513267954> | Object _RAND_54 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1058:13:1058:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1058)</a><!@TM:1513267954> | Object _RAND_55 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1083:13:1083:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1083)</a><!@TM:1513267954> | Object _RAND_56 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1085:13:1085:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1085)</a><!@TM:1513267954> | Object _RAND_57 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1170:13:1170:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1170)</a><!@TM:1513267954> | Object _RAND_58 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1203:13:1203:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1203)</a><!@TM:1513267954> | Object _RAND_59 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1220:13:1220:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1220)</a><!@TM:1513267954> | Object _RAND_60 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1224:13:1224:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1224)</a><!@TM:1513267954> | Object _RAND_61 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1322:13:1322:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1322)</a><!@TM:1513267954> | Object _RAND_62 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1324:13:1324:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1324)</a><!@TM:1513267954> | Object _RAND_63 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1326:13:1326:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1326)</a><!@TM:1513267954> | Object _RAND_64 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1328:13:1328:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1328)</a><!@TM:1513267954> | Object _RAND_65 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1330:13:1330:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1330)</a><!@TM:1513267954> | Object _RAND_66 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1332:13:1332:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1332)</a><!@TM:1513267954> | Object _RAND_67 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1334:13:1334:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1334)</a><!@TM:1513267954> | Object _RAND_68 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1349:13:1349:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1349)</a><!@TM:1513267954> | Object _RAND_69 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1385:13:1385:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1385)</a><!@TM:1513267954> | Object _RAND_70 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1387:13:1387:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1387)</a><!@TM:1513267954> | Object _RAND_71 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1389:13:1389:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1389)</a><!@TM:1513267954> | Object _RAND_72 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1391:13:1391:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1391)</a><!@TM:1513267954> | Object _RAND_73 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:2713:10:2713:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(2713)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513267954> | Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513267954> | Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513267954> | Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513267954> | Found RAM tag_array_0, depth=128, width=21
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513267954> | Register bit s2_waw_hazard is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513267954> | Register bit _T_965 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513267954> | Register bit s2_meta_errors is always 0.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:55:7:55:76:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:458:14:458:15:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(458)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:458:14:458:15:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(458)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:433:14:433:15:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(433)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:433:14:433:15:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(433)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:385:2:385:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(385)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(86)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:88:13:88:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(88)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:90:13:90:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(90)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(95)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:97:13:97:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(97)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:99:13:99:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(99)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:101:13:101:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(101)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(103)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:112:13:112:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(112)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:119:13:119:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(119)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:135:13:135:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(135)</a><!@TM:1513267954> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:151:13:151:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(151)</a><!@TM:1513267954> | Object _RAND_11 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:160:13:160:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(160)</a><!@TM:1513267954> | Object _RAND_12 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:165:13:165:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(165)</a><!@TM:1513267954> | Object _RAND_13 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:171:14:171:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(171)</a><!@TM:1513267954> | Object _RAND_14 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:187:13:187:27:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(187)</a><!@TM:1513267954> | Object s1s3_slaveAddr is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:188:13:188:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(188)</a><!@TM:1513267954> | Object _RAND_15 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:189:13:189:27:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(189)</a><!@TM:1513267954> | Object s1s3_slaveData is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:190:13:190:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(190)</a><!@TM:1513267954> | Object _RAND_16 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:205:13:205:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(205)</a><!@TM:1513267954> | Object _RAND_17 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:214:13:214:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(214)</a><!@TM:1513267954> | Object _RAND_18 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:230:13:230:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(230)</a><!@TM:1513267954> | Object _RAND_19 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:233:13:233:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(233)</a><!@TM:1513267954> | Object _RAND_20 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:236:13:236:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(236)</a><!@TM:1513267954> | Object _RAND_21 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:384:10:384:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(384)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513267954> | Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513267954> | Found RAM data_arrays_0_0, depth=2048, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513267954> | Found RAM tag_array_0, depth=128, width=20
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513267954> | Register bit s3_slaveValid is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513267954> | Register bit s1_slaveValid is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513267954> | Register bit send_hint is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513267954> | Register bit _T_365_0 is always 0.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:55:7:55:67:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLB_1 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:327:2:327:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(327)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:68:13:68:26:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(68)</a><!@TM:1513267954> | Object reg_entries_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:69:13:69:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(69)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:70:13:70:26:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(70)</a><!@TM:1513267954> | Object reg_entries_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:71:13:71:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(71)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:72:13:72:26:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(72)</a><!@TM:1513267954> | Object reg_entries_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:73:13:73:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(73)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:74:13:74:26:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(74)</a><!@TM:1513267954> | Object reg_entries_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:75:13:75:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(75)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:76:13:76:26:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(76)</a><!@TM:1513267954> | Object reg_entries_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:77:13:77:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(77)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:98:13:98:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(98)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:99:13:99:25:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(99)</a><!@TM:1513267954> | Object r_refill_tag is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:100:13:100:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(100)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:326:10:326:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(326)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:55:7:55:73:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:423:2:423:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(423)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:81:13:81:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(81)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:83:13:83:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(83)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:85:13:85:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(85)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(87)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:89:13:89:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(89)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:91:13:91:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(91)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:93:13:93:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(93)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(95)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:97:13:97:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(97)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:99:13:99:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(99)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:101:13:101:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(101)</a><!@TM:1513267954> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:103:13:103:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(103)</a><!@TM:1513267954> | Object _RAND_11 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:105:13:105:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(105)</a><!@TM:1513267954> | Object _RAND_12 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:107:13:107:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(107)</a><!@TM:1513267954> | Object _RAND_13 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:109:13:109:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(109)</a><!@TM:1513267954> | Object _RAND_14 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:111:13:111:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(111)</a><!@TM:1513267954> | Object _RAND_15 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:113:13:113:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(113)</a><!@TM:1513267954> | Object _RAND_16 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:115:13:115:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(115)</a><!@TM:1513267954> | Object _RAND_17 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:117:13:117:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(117)</a><!@TM:1513267954> | Object _RAND_18 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:119:13:119:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(119)</a><!@TM:1513267954> | Object _RAND_19 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:121:13:121:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(121)</a><!@TM:1513267954> | Object _RAND_20 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:123:13:123:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(123)</a><!@TM:1513267954> | Object _RAND_21 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:125:13:125:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(125)</a><!@TM:1513267954> | Object _RAND_22 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:127:13:127:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(127)</a><!@TM:1513267954> | Object _RAND_23 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:129:13:129:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(129)</a><!@TM:1513267954> | Object _RAND_24 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:131:13:131:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(131)</a><!@TM:1513267954> | Object _RAND_25 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:133:13:133:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(133)</a><!@TM:1513267954> | Object _RAND_26 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:135:13:135:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(135)</a><!@TM:1513267954> | Object _RAND_27 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:137:13:137:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(137)</a><!@TM:1513267954> | Object _RAND_28 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:139:13:139:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(139)</a><!@TM:1513267954> | Object _RAND_29 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:141:13:141:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(141)</a><!@TM:1513267954> | Object _RAND_30 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:143:13:143:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(143)</a><!@TM:1513267954> | Object _RAND_31 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:145:13:145:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(145)</a><!@TM:1513267954> | Object _RAND_32 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:147:13:147:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(147)</a><!@TM:1513267954> | Object _RAND_33 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:149:13:149:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(149)</a><!@TM:1513267954> | Object _RAND_34 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:151:13:151:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(151)</a><!@TM:1513267954> | Object _RAND_35 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:153:13:153:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(153)</a><!@TM:1513267954> | Object _RAND_36 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:155:13:155:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(155)</a><!@TM:1513267954> | Object _RAND_37 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:157:13:157:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(157)</a><!@TM:1513267954> | Object _RAND_38 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:159:13:159:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(159)</a><!@TM:1513267954> | Object _RAND_39 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:161:13:161:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(161)</a><!@TM:1513267954> | Object _RAND_40 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:163:13:163:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(163)</a><!@TM:1513267954> | Object _RAND_41 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:165:13:165:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(165)</a><!@TM:1513267954> | Object _RAND_42 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:167:13:167:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(167)</a><!@TM:1513267954> | Object _RAND_43 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:169:13:169:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(169)</a><!@TM:1513267954> | Object _RAND_44 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:422:10:422:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(422)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:55:7:55:79:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:408:2:408:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(408)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:160:13:160:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(160)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:162:13:162:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(162)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:164:13:164:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(164)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:166:13:166:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(166)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:171:13:171:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(171)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:172:7:172:29:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(172)</a><!@TM:1513267954> | Object s2_btb_resp_bits_taken is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:173:13:173:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(173)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:174:7:174:29:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(174)</a><!@TM:1513267954> | Object s2_btb_resp_bits_bridx is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:175:13:175:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(175)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:177:13:177:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(177)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:179:13:179:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(179)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:181:13:181:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(181)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:183:13:183:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(183)</a><!@TM:1513267954> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:186:13:186:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(186)</a><!@TM:1513267954> | Object _RAND_11 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:198:13:198:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(198)</a><!@TM:1513267954> | Object _RAND_12 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:218:13:218:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(218)</a><!@TM:1513267954> | Object _RAND_13 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:407:10:407:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(407)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:470:2:470:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(470)</a><!@TM:1513267954> | Register bit s1_pc[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:470:2:470:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(470)</a><!@TM:1513267954> | Register bit s1_pc[1] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:470:2:470:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(470)</a><!@TM:1513267954> | Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v:55:7:55:81:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_hella_cache_arbiter.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v:55:7:55:72:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_rr_arbiter.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_RR_ARBITER in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v:89:2:89:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_rr_arbiter.v(89)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v:70:13:70:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rr_arbiter.v(70)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v:88:10:88:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rr_arbiter.v(88)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:55:7:55:65:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_PTW in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:497:2:497:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(497)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:82:13:82:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(82)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:84:13:84:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(84)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(86)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:88:13:88:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(88)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:90:13:90:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(90)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:92:13:92:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(92)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:146:13:146:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(146)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:148:13:148:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(148)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:150:13:150:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(150)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:152:13:152:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(152)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:154:13:154:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(154)</a><!@TM:1513267954> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:156:13:156:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(156)</a><!@TM:1513267954> | Object _RAND_11 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:158:13:158:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(158)</a><!@TM:1513267954> | Object _RAND_12 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:160:13:160:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(160)</a><!@TM:1513267954> | Object _RAND_13 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:162:13:162:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(162)</a><!@TM:1513267954> | Object _RAND_14 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:164:13:164:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(164)</a><!@TM:1513267954> | Object _RAND_15 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:496:10:496:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(496)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit _T_320_0[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit _T_320_0[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit _T_320_1[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit _T_320_1[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit _T_320_2[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit _T_320_2[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit _T_320_3[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit _T_320_3[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[31] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[32] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[33] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[34] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[35] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[36] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[37] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[38] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[39] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[40] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[41] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[42] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[43] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[44] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[45] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[46] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[47] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[48] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[49] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[50] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[51] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[52] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Register bit r_pte_ppn[53] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Pruning register bits 53 to 22 of r_pte_ppn[53:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Pruning register bits 1 to 0 of _T_320_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Pruning register bits 1 to 0 of _T_320_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Pruning register bits 1 to 0 of _T_320_2[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Pruning register bits 1 to 0 of _T_320_3[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rvc_expander.v:55:7:55:74:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_rvc_expander.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_RVC_EXPANDER in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v:55:7:55:67:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_i_buf.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_I_BUF in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v:249:2:249:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_i_buf.v(249)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v:84:13:84:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_buf.v(84)</a><!@TM:1513267954> | Object buf__data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v:85:13:85:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_buf.v(85)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v:86:7:86:24:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_buf.v(86)</a><!@TM:1513267954> | Object buf__xcpt_pf_inst is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_buf.v(87)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v:88:7:88:24:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_buf.v(88)</a><!@TM:1513267954> | Object buf__xcpt_ae_inst is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v:89:13:89:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_buf.v(89)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v:90:7:90:18:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_buf.v(90)</a><!@TM:1513267954> | Object buf__replay is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v:91:13:91:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_buf.v(91)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v:248:10:248:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_i_buf.v(248)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CSR_FILE in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:2970:2:2970:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(2970)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:139:13:139:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(139)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:141:13:141:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(141)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:143:13:143:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(143)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:145:13:145:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(145)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:147:13:147:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(147)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:149:13:149:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(149)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:151:13:151:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(151)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:153:13:153:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(153)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:155:13:155:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(155)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:157:13:157:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(157)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:159:13:159:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(159)</a><!@TM:1513267954> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:161:13:161:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(161)</a><!@TM:1513267954> | Object _RAND_11 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:163:13:163:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(163)</a><!@TM:1513267954> | Object _RAND_12 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:165:13:165:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(165)</a><!@TM:1513267954> | Object _RAND_13 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:167:13:167:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(167)</a><!@TM:1513267954> | Object _RAND_14 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:169:13:169:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(169)</a><!@TM:1513267954> | Object _RAND_15 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:171:13:171:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(171)</a><!@TM:1513267954> | Object _RAND_16 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:173:13:173:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(173)</a><!@TM:1513267954> | Object _RAND_17 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:175:13:175:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(175)</a><!@TM:1513267954> | Object _RAND_18 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:177:13:177:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(177)</a><!@TM:1513267954> | Object _RAND_19 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:179:13:179:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(179)</a><!@TM:1513267954> | Object _RAND_20 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:181:13:181:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(181)</a><!@TM:1513267954> | Object _RAND_21 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:183:13:183:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(183)</a><!@TM:1513267954> | Object _RAND_22 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:185:13:185:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(185)</a><!@TM:1513267954> | Object _RAND_23 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:187:13:187:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(187)</a><!@TM:1513267954> | Object _RAND_24 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:189:13:189:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(189)</a><!@TM:1513267954> | Object _RAND_25 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:191:13:191:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(191)</a><!@TM:1513267954> | Object _RAND_26 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:193:13:193:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(193)</a><!@TM:1513267954> | Object _RAND_27 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:195:13:195:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(195)</a><!@TM:1513267954> | Object _RAND_28 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:197:13:197:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(197)</a><!@TM:1513267954> | Object _RAND_29 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:199:13:199:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(199)</a><!@TM:1513267954> | Object _RAND_30 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:201:13:201:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(201)</a><!@TM:1513267954> | Object _RAND_31 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:203:13:203:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(203)</a><!@TM:1513267954> | Object _RAND_32 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:205:13:205:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(205)</a><!@TM:1513267954> | Object _RAND_33 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:207:13:207:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(207)</a><!@TM:1513267954> | Object _RAND_34 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:209:13:209:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(209)</a><!@TM:1513267954> | Object _RAND_35 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:211:13:211:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(211)</a><!@TM:1513267954> | Object _RAND_36 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:213:13:213:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(213)</a><!@TM:1513267954> | Object _RAND_37 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:215:13:215:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(215)</a><!@TM:1513267954> | Object _RAND_38 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:217:13:217:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(217)</a><!@TM:1513267954> | Object _RAND_39 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:219:13:219:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(219)</a><!@TM:1513267954> | Object _RAND_40 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:221:13:221:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(221)</a><!@TM:1513267954> | Object _RAND_41 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:223:13:223:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(223)</a><!@TM:1513267954> | Object _RAND_42 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:225:13:225:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(225)</a><!@TM:1513267954> | Object _RAND_43 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:227:13:227:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(227)</a><!@TM:1513267954> | Object _RAND_44 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:229:13:229:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(229)</a><!@TM:1513267954> | Object _RAND_45 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:231:13:231:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(231)</a><!@TM:1513267954> | Object _RAND_46 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:233:13:233:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(233)</a><!@TM:1513267954> | Object _RAND_47 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:235:13:235:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(235)</a><!@TM:1513267954> | Object _RAND_48 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:237:13:237:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(237)</a><!@TM:1513267954> | Object _RAND_49 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:239:13:239:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(239)</a><!@TM:1513267954> | Object _RAND_50 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:241:13:241:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(241)</a><!@TM:1513267954> | Object _RAND_51 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:243:13:243:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(243)</a><!@TM:1513267954> | Object _RAND_52 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:245:13:245:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(245)</a><!@TM:1513267954> | Object _RAND_53 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:247:13:247:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(247)</a><!@TM:1513267954> | Object _RAND_54 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:249:13:249:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(249)</a><!@TM:1513267954> | Object _RAND_55 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:251:13:251:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(251)</a><!@TM:1513267954> | Object _RAND_56 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:253:13:253:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(253)</a><!@TM:1513267954> | Object _RAND_57 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:255:13:255:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(255)</a><!@TM:1513267954> | Object _RAND_58 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:257:13:257:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(257)</a><!@TM:1513267954> | Object _RAND_59 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:259:13:259:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(259)</a><!@TM:1513267954> | Object _RAND_60 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:261:13:261:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(261)</a><!@TM:1513267954> | Object _RAND_61 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:263:13:263:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(263)</a><!@TM:1513267954> | Object _RAND_62 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:265:13:265:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(265)</a><!@TM:1513267954> | Object _RAND_63 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:267:13:267:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(267)</a><!@TM:1513267954> | Object _RAND_64 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:269:13:269:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(269)</a><!@TM:1513267954> | Object _RAND_65 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:271:13:271:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(271)</a><!@TM:1513267954> | Object _RAND_66 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:273:13:273:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(273)</a><!@TM:1513267954> | Object _RAND_67 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:275:13:275:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(275)</a><!@TM:1513267954> | Object _RAND_68 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:277:13:277:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(277)</a><!@TM:1513267954> | Object _RAND_69 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:279:13:279:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(279)</a><!@TM:1513267954> | Object _RAND_70 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:281:13:281:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(281)</a><!@TM:1513267954> | Object _RAND_71 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:283:13:283:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(283)</a><!@TM:1513267954> | Object _RAND_72 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:285:13:285:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(285)</a><!@TM:1513267954> | Object _RAND_73 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:287:13:287:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(287)</a><!@TM:1513267954> | Object _RAND_74 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:289:13:289:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(289)</a><!@TM:1513267954> | Object _RAND_75 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:290:7:290:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(290)</a><!@TM:1513267954> | Object reg_mip_zero2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:291:13:291:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(291)</a><!@TM:1513267954> | Object _RAND_76 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:292:7:292:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(292)</a><!@TM:1513267954> | Object reg_mip_debug is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:293:13:293:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(293)</a><!@TM:1513267954> | Object _RAND_77 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:294:7:294:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(294)</a><!@TM:1513267954> | Object reg_mip_zero1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:295:13:295:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(295)</a><!@TM:1513267954> | Object _RAND_78 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:297:13:297:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(297)</a><!@TM:1513267954> | Object _RAND_79 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:298:7:298:19:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(298)</a><!@TM:1513267954> | Object reg_mip_heip is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:299:13:299:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(299)</a><!@TM:1513267954> | Object _RAND_80 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:300:7:300:19:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(300)</a><!@TM:1513267954> | Object reg_mip_seip is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:301:13:301:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(301)</a><!@TM:1513267954> | Object _RAND_81 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:302:7:302:19:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(302)</a><!@TM:1513267954> | Object reg_mip_ueip is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:303:13:303:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(303)</a><!@TM:1513267954> | Object _RAND_82 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:305:13:305:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(305)</a><!@TM:1513267954> | Object _RAND_83 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:306:7:306:19:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(306)</a><!@TM:1513267954> | Object reg_mip_htip is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:307:13:307:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(307)</a><!@TM:1513267954> | Object _RAND_84 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:308:7:308:19:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(308)</a><!@TM:1513267954> | Object reg_mip_stip is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:309:13:309:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(309)</a><!@TM:1513267954> | Object _RAND_85 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:310:7:310:19:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(310)</a><!@TM:1513267954> | Object reg_mip_utip is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:311:13:311:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(311)</a><!@TM:1513267954> | Object _RAND_86 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:313:13:313:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(313)</a><!@TM:1513267954> | Object _RAND_87 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:314:7:314:19:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(314)</a><!@TM:1513267954> | Object reg_mip_hsip is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:315:13:315:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(315)</a><!@TM:1513267954> | Object _RAND_88 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:316:7:316:19:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(316)</a><!@TM:1513267954> | Object reg_mip_ssip is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:317:13:317:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(317)</a><!@TM:1513267954> | Object _RAND_89 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:318:7:318:19:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(318)</a><!@TM:1513267954> | Object reg_mip_usip is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:319:13:319:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(319)</a><!@TM:1513267954> | Object _RAND_90 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:321:13:321:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(321)</a><!@TM:1513267954> | Object _RAND_91 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:323:13:323:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(323)</a><!@TM:1513267954> | Object _RAND_92 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:325:13:325:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(325)</a><!@TM:1513267954> | Object _RAND_93 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:327:13:327:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(327)</a><!@TM:1513267954> | Object _RAND_94 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:329:13:329:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(329)</a><!@TM:1513267954> | Object _RAND_95 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:331:13:331:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(331)</a><!@TM:1513267954> | Object _RAND_96 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:332:13:332:26:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(332)</a><!@TM:1513267954> | Object reg_sptbr_ppn is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:333:13:333:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(333)</a><!@TM:1513267954> | Object _RAND_97 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:335:13:335:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(335)</a><!@TM:1513267954> | Object _RAND_98 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:337:13:337:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(337)</a><!@TM:1513267954> | Object _RAND_99 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:341:13:341:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(341)</a><!@TM:1513267954> | Object _RAND_100 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:348:13:348:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(348)</a><!@TM:1513267954> | Object _RAND_101 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:351:13:351:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(351)</a><!@TM:1513267954> | Object _RAND_102 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:895:13:895:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(895)</a><!@TM:1513267954> | Object _RAND_103 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:1303:13:1303:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(1303)</a><!@TM:1513267954> | Object _RAND_104 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:2969:10:2969:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(2969)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Pruning unused register reg_mcounteren[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Pruning unused bits 31 to 12 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Pruning unused bits 10 to 8 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Pruning unused bits 6 to 4 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Pruning unused bits 2 to 0 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_h is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_m is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_s is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_u is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_chain is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_h is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_m is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_s is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_u is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mideleg[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mideleg[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mideleg[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_maskmax[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_maskmax[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_maskmax[2] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_maskmax[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_maskmax[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_maskmax[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_reserved[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_reserved[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_reserved[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_reserved[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_reserved[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_reserved[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_reserved[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_reserved[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_ttype[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_ttype[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_ttype[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_ttype[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_zero[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_0_control_zero[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_maskmax[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_maskmax[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_maskmax[2] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_maskmax[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_maskmax[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_maskmax[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_reserved[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_reserved[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_reserved[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_reserved[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_reserved[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_reserved[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_reserved[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_reserved[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_ttype[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_ttype[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_ttype[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_ttype[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_zero[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_bp_1_control_zero[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_prv[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_prv[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_ebreakh is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_ebreaks is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_ebreaku is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_stopcycle is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_stoptime is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero2 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_hie is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_hpie is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_mprv is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_mxr is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_sie is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_spie is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_spp is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_sum is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_tsr is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_tvm is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_tw is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_uie is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_upie is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_xdebugver[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_xdebugver[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero1[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero1[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero1[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero3[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero3[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero3[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero3[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero3[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero3[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero3[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero3[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero3[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero3[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero3[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero3[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero4[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_zero4[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_fs[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_fs[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_hpp[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_hpp[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_xs[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_xs[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero1[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero1[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero1[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero1[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero1[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero1[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero1[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero1[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[20] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_zero2[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_prv[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dcsr_prv[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_mpp[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mstatus_mpp[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dpc[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_dpc[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[20] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mie[31] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mepc[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[8] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[20] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[30] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_misa[31] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mtvec[1] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v:55:7:55:77:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_breakpoint_unit.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_alu.v:55:7:55:65:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_alu.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ALU in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v:55:7:55:69:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_MUL_DIV in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v:358:2:358:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(358)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v:71:13:71:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(71)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v:73:13:73:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(73)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v:75:13:75:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(75)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v:77:13:77:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(77)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v:79:13:79:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(79)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v:81:13:81:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(81)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v:83:13:83:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(83)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v:85:13:85:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(85)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v:357:10:357:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(357)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:55:7:55:68:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:2984:14:2984:15:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2984)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:2984:14:2984:15:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2984)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:2983:14:2983:15:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2983)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:2983:14:2983:15:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2983)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:2978:14:2978:15:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2978)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:2978:14:2978:15:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2978)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:2670:2:2670:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2670)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:123:13:123:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(123)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:125:13:125:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(125)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:127:13:127:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(127)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:129:13:129:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(129)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:131:13:131:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(131)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:133:13:133:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(133)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(135)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:137:13:137:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(137)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:139:13:139:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(139)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:141:13:141:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(141)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:143:13:143:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(143)</a><!@TM:1513267954> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:145:13:145:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(145)</a><!@TM:1513267954> | Object _RAND_11 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:147:13:147:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(147)</a><!@TM:1513267954> | Object _RAND_12 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:149:13:149:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(149)</a><!@TM:1513267954> | Object _RAND_13 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:151:13:151:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(151)</a><!@TM:1513267954> | Object _RAND_14 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:153:13:153:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(153)</a><!@TM:1513267954> | Object _RAND_15 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:155:13:155:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(155)</a><!@TM:1513267954> | Object _RAND_16 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:157:13:157:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(157)</a><!@TM:1513267954> | Object _RAND_17 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:159:13:159:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(159)</a><!@TM:1513267954> | Object _RAND_18 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:161:13:161:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(161)</a><!@TM:1513267954> | Object _RAND_19 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:163:13:163:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(163)</a><!@TM:1513267954> | Object _RAND_20 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:165:13:165:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(165)</a><!@TM:1513267954> | Object _RAND_21 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:167:13:167:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(167)</a><!@TM:1513267954> | Object _RAND_22 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:169:13:169:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(169)</a><!@TM:1513267954> | Object _RAND_23 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:171:13:171:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(171)</a><!@TM:1513267954> | Object _RAND_24 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:173:13:173:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(173)</a><!@TM:1513267954> | Object _RAND_25 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:175:13:175:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(175)</a><!@TM:1513267954> | Object _RAND_26 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:177:13:177:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(177)</a><!@TM:1513267954> | Object _RAND_27 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:179:13:179:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(179)</a><!@TM:1513267954> | Object _RAND_28 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:181:13:181:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(181)</a><!@TM:1513267954> | Object _RAND_29 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:183:13:183:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(183)</a><!@TM:1513267954> | Object _RAND_30 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:185:13:185:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(185)</a><!@TM:1513267954> | Object _RAND_31 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:187:13:187:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(187)</a><!@TM:1513267954> | Object _RAND_32 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:189:13:189:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(189)</a><!@TM:1513267954> | Object _RAND_33 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:191:13:191:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(191)</a><!@TM:1513267954> | Object _RAND_34 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:193:13:193:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(193)</a><!@TM:1513267954> | Object _RAND_35 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:195:13:195:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(195)</a><!@TM:1513267954> | Object _RAND_36 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:197:13:197:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(197)</a><!@TM:1513267954> | Object _RAND_37 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:199:13:199:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(199)</a><!@TM:1513267954> | Object _RAND_38 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:201:13:201:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(201)</a><!@TM:1513267954> | Object _RAND_39 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:203:13:203:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(203)</a><!@TM:1513267954> | Object _RAND_40 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:205:13:205:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(205)</a><!@TM:1513267954> | Object _RAND_41 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:207:13:207:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(207)</a><!@TM:1513267954> | Object _RAND_42 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:209:13:209:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(209)</a><!@TM:1513267954> | Object _RAND_43 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:211:13:211:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(211)</a><!@TM:1513267954> | Object _RAND_44 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:213:13:213:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(213)</a><!@TM:1513267954> | Object _RAND_45 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:215:13:215:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(215)</a><!@TM:1513267954> | Object _RAND_46 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:217:13:217:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(217)</a><!@TM:1513267954> | Object _RAND_47 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:219:13:219:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(219)</a><!@TM:1513267954> | Object _RAND_48 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:221:13:221:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(221)</a><!@TM:1513267954> | Object _RAND_49 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:223:13:223:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(223)</a><!@TM:1513267954> | Object _RAND_50 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:225:13:225:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(225)</a><!@TM:1513267954> | Object _RAND_51 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:227:13:227:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(227)</a><!@TM:1513267954> | Object _RAND_52 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:229:13:229:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(229)</a><!@TM:1513267954> | Object _RAND_53 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:231:13:231:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(231)</a><!@TM:1513267954> | Object _RAND_54 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:233:13:233:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(233)</a><!@TM:1513267954> | Object _RAND_55 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:235:13:235:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(235)</a><!@TM:1513267954> | Object _RAND_56 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:237:13:237:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(237)</a><!@TM:1513267954> | Object _RAND_57 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:239:13:239:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(239)</a><!@TM:1513267954> | Object _RAND_58 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:241:13:241:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(241)</a><!@TM:1513267954> | Object _RAND_59 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:243:13:243:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(243)</a><!@TM:1513267954> | Object _RAND_60 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:245:13:245:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(245)</a><!@TM:1513267954> | Object _RAND_61 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:247:13:247:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(247)</a><!@TM:1513267954> | Object _RAND_62 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:249:13:249:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(249)</a><!@TM:1513267954> | Object _RAND_63 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:251:13:251:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(251)</a><!@TM:1513267954> | Object _RAND_64 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:253:13:253:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(253)</a><!@TM:1513267954> | Object _RAND_65 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:255:13:255:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(255)</a><!@TM:1513267954> | Object _RAND_66 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:257:13:257:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(257)</a><!@TM:1513267954> | Object _RAND_67 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:259:13:259:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(259)</a><!@TM:1513267954> | Object _RAND_68 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:261:13:261:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(261)</a><!@TM:1513267954> | Object _RAND_69 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:263:13:263:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(263)</a><!@TM:1513267954> | Object _RAND_70 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:265:13:265:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(265)</a><!@TM:1513267954> | Object _RAND_71 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:267:13:267:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(267)</a><!@TM:1513267954> | Object _RAND_72 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:269:13:269:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(269)</a><!@TM:1513267954> | Object _RAND_73 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:271:13:271:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(271)</a><!@TM:1513267954> | Object _RAND_74 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:553:13:553:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(553)</a><!@TM:1513267954> | Object _RAND_75 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:555:13:555:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(555)</a><!@TM:1513267954> | Object _RAND_76 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:558:13:558:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(558)</a><!@TM:1513267954> | Object _RAND_77 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:561:13:561:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(561)</a><!@TM:1513267954> | Object _RAND_78 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:770:13:770:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(770)</a><!@TM:1513267954> | Object _RAND_79 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:772:13:772:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(772)</a><!@TM:1513267954> | Object _RAND_80 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:774:13:774:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(774)</a><!@TM:1513267954> | Object _RAND_81 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:776:13:776:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(776)</a><!@TM:1513267954> | Object _RAND_82 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:778:13:778:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(778)</a><!@TM:1513267954> | Object _RAND_83 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:780:13:780:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(780)</a><!@TM:1513267954> | Object _RAND_84 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:1165:13:1165:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(1165)</a><!@TM:1513267954> | Object _RAND_85 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:1263:13:1263:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(1263)</a><!@TM:1513267954> | Object _RAND_86 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:1379:13:1379:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(1379)</a><!@TM:1513267954> | Object _RAND_87 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:1424:13:1424:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(1424)</a><!@TM:1513267954> | Object _RAND_88 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:1426:13:1426:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(1426)</a><!@TM:1513267954> | Object _RAND_89 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:1428:13:1428:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(1428)</a><!@TM:1513267954> | Object _RAND_90 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:1430:13:1430:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(1430)</a><!@TM:1513267954> | Object _RAND_91 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:2669:10:2669:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2669)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Pruning unused register ex_reg_cinst[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Pruning unused register mem_reg_cinst[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Pruning unused register wb_reg_cinst[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Pruning unused register _T_2383[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Pruning unused register _T_2385[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Pruning unused register _T_2388[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Pruning unused register _T_2390[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Pruning unused bits 2 to 1 of mem_ctrl_mem_type[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Pruning unused bits 2 to 1 of wb_ctrl_mem_type[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Pruning unused bits 6 to 0 of ex_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Pruning unused bits 6 to 0 of mem_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Pruning unused bits 19 to 12 of wb_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Pruning unused bits 6 to 0 of wb_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL265:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Removing unused bit 0 of _T_2127[31:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Found RAM _T_1189, depth=31, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Found RAM _T_1189, depth=31, width=32
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Register bit mem_reg_sfence is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Register bit ex_ctrl_fp is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Register bit ex_ctrl_mem_cmd[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Register bit ex_ctrl_rocc is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Register bit ex_ctrl_wfd is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket_tile_rocket.v:55:7:55:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_rocket_tile_rocket.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v:55:7:55:79:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_int_xbar_int_xbar.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v:55:7:55:75:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_int_xing_xing.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XING_XING in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v:71:2:71:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_int_xing_xing.v(71)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v:61:13:61:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing_xing.v(61)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v:63:13:63:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing_xing.v(63)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v:65:13:65:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing_xing.v(65)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v:67:13:67:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing_xing.v(67)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v:70:10:70:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing_xing.v(70)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_sync_rocket_tile_tile.v:55:7:55:83:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_sync_rocket_tile_tile.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_14 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:258:13:258:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(258)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:258:13:258:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(258)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:253:13:253:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(253)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:253:13:253:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(253)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:248:13:248:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(248)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:248:13:248:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(248)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:243:13:243:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(243)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:243:13:243:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(243)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:238:13:238:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(238)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:238:13:238:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(238)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:233:13:233:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(233)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:233:13:233:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(233)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:228:13:228:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(228)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:228:13:228:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(228)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:224:2:224:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(224)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(78)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(86)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(94)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:102:13:102:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(102)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:110:13:110:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(110)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:118:13:118:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(118)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:126:13:126:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(126)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:134:13:134:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(134)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:136:13:136:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(136)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:138:13:138:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(138)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:223:10:223:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(223)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1513267954> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1513267954> | Found RAM ram_mask, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1513267954> | Found RAM ram_address, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1513267954> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1513267954> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1513267954> | Found RAM ram_param, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1513267954> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_15 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:258:13:258:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(258)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:258:13:258:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(258)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:253:13:253:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(253)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:253:13:253:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(253)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:248:13:248:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(248)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:248:13:248:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(248)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:243:13:243:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(243)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:243:13:243:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(243)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:238:13:238:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(238)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:238:13:238:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(238)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:233:13:233:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(233)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:233:13:233:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(233)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:228:13:228:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(228)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:228:13:228:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(228)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:224:2:224:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(224)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(78)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(86)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(94)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:102:13:102:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(102)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:110:13:110:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(110)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:118:13:118:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(118)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:126:13:126:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(126)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:134:13:134:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(134)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:136:13:136:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(136)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:138:13:138:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(138)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:223:10:223:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(223)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1513267954> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1513267954> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1513267954> | Found RAM ram_sink, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1513267954> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1513267954> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1513267954> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1513267954> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_16 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:192:13:192:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(192)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:192:13:192:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(192)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:187:13:187:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(187)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:187:13:187:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(187)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:182:13:182:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(182)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:182:13:182:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(182)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:177:13:177:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(177)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:177:13:177:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(177)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:173:2:173:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(173)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:72:13:72:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(72)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:80:13:80:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(80)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:88:13:88:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(88)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:96:13:96:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(96)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:104:13:104:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(104)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:106:13:106:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(106)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:108:13:108:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(108)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:172:10:172:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(172)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:211:2:211:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(211)</a><!@TM:1513267954> | Found RAM ram_address, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:211:2:211:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(211)</a><!@TM:1513267954> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:211:2:211:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(211)</a><!@TM:1513267954> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:211:2:211:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(211)</a><!@TM:1513267954> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_17 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(236)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(236)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(231)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(231)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(226)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(226)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:221:13:221:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(221)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:221:13:221:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(221)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:216:13:216:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(216)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:216:13:216:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(216)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:211:13:211:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(211)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:211:13:211:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(211)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:207:2:207:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(207)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:76:13:76:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(76)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:84:13:84:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(84)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:92:13:92:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(92)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:100:13:100:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(100)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:108:13:108:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(108)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:116:13:116:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(116)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:124:13:124:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(124)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:126:13:126:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(126)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:128:13:128:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(128)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:206:10:206:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(206)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(255)</a><!@TM:1513267954> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(255)</a><!@TM:1513267954> | Found RAM ram_address, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(255)</a><!@TM:1513267954> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(255)</a><!@TM:1513267954> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(255)</a><!@TM:1513267954> | Found RAM ram_param, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(255)</a><!@TM:1513267954> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_18.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_18 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v:126:13:126:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_18.v(126)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v:126:13:126:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_18.v(126)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v:122:2:122:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_18.v(122)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v:66:13:66:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_18.v(66)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v:74:13:74:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_18.v(74)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v:76:13:76:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_18.v(76)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_18.v(78)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v:121:10:121:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_18.v(121)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v:145:2:145:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_18.v(145)</a><!@TM:1513267954> | Found RAM ram_sink, depth=2, width=2
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_system_bus.v:55:7:55:82:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_buffer_system_bus.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_1.v:55:7:55:72:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_int_xbar_1.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XBAR_1 in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_2.v:55:7:55:72:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_int_xbar_2.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XBAR_2 in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XING in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:401:2:401:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(401)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:121:13:121:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(121)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:123:13:123:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(123)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:125:13:125:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(125)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:127:13:127:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(127)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:129:13:129:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(129)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:131:13:131:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(131)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:133:13:133:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(133)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(135)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:137:13:137:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(137)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:139:13:139:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(139)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:141:13:141:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(141)</a><!@TM:1513267954> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:143:13:143:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(143)</a><!@TM:1513267954> | Object _RAND_11 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:145:13:145:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(145)</a><!@TM:1513267954> | Object _RAND_12 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:147:13:147:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(147)</a><!@TM:1513267954> | Object _RAND_13 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:149:13:149:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(149)</a><!@TM:1513267954> | Object _RAND_14 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:151:13:151:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(151)</a><!@TM:1513267954> | Object _RAND_15 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:153:13:153:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(153)</a><!@TM:1513267954> | Object _RAND_16 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:155:13:155:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(155)</a><!@TM:1513267954> | Object _RAND_17 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:157:13:157:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(157)</a><!@TM:1513267954> | Object _RAND_18 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:159:13:159:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(159)</a><!@TM:1513267954> | Object _RAND_19 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:161:13:161:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(161)</a><!@TM:1513267954> | Object _RAND_20 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:163:13:163:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(163)</a><!@TM:1513267954> | Object _RAND_21 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:165:13:165:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(165)</a><!@TM:1513267954> | Object _RAND_22 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:167:13:167:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(167)</a><!@TM:1513267954> | Object _RAND_23 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:169:13:169:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(169)</a><!@TM:1513267954> | Object _RAND_24 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:171:13:171:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(171)</a><!@TM:1513267954> | Object _RAND_25 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:173:13:173:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(173)</a><!@TM:1513267954> | Object _RAND_26 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:175:13:175:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(175)</a><!@TM:1513267954> | Object _RAND_27 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:177:13:177:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(177)</a><!@TM:1513267954> | Object _RAND_28 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:179:13:179:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(179)</a><!@TM:1513267954> | Object _RAND_29 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:181:13:181:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(181)</a><!@TM:1513267954> | Object _RAND_30 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:183:13:183:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(183)</a><!@TM:1513267954> | Object _RAND_31 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:185:13:185:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(185)</a><!@TM:1513267954> | Object _RAND_32 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:187:13:187:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(187)</a><!@TM:1513267954> | Object _RAND_33 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:189:13:189:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(189)</a><!@TM:1513267954> | Object _RAND_34 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:191:13:191:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(191)</a><!@TM:1513267954> | Object _RAND_35 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:193:13:193:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(193)</a><!@TM:1513267954> | Object _RAND_36 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:195:13:195:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(195)</a><!@TM:1513267954> | Object _RAND_37 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:197:13:197:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(197)</a><!@TM:1513267954> | Object _RAND_38 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:199:13:199:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(199)</a><!@TM:1513267954> | Object _RAND_39 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:201:13:201:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(201)</a><!@TM:1513267954> | Object _RAND_40 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:203:13:203:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(203)</a><!@TM:1513267954> | Object _RAND_41 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:205:13:205:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(205)</a><!@TM:1513267954> | Object _RAND_42 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:207:13:207:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(207)</a><!@TM:1513267954> | Object _RAND_43 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:209:13:209:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(209)</a><!@TM:1513267954> | Object _RAND_44 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:211:13:211:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(211)</a><!@TM:1513267954> | Object _RAND_45 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:213:13:213:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(213)</a><!@TM:1513267954> | Object _RAND_46 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:215:13:215:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(215)</a><!@TM:1513267954> | Object _RAND_47 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:217:13:217:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(217)</a><!@TM:1513267954> | Object _RAND_48 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:219:13:219:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(219)</a><!@TM:1513267954> | Object _RAND_49 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:221:13:221:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(221)</a><!@TM:1513267954> | Object _RAND_50 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:223:13:223:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(223)</a><!@TM:1513267954> | Object _RAND_51 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:225:13:225:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(225)</a><!@TM:1513267954> | Object _RAND_52 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:227:13:227:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(227)</a><!@TM:1513267954> | Object _RAND_53 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:229:13:229:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(229)</a><!@TM:1513267954> | Object _RAND_54 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:231:13:231:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(231)</a><!@TM:1513267954> | Object _RAND_55 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:233:13:233:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(233)</a><!@TM:1513267954> | Object _RAND_56 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:235:13:235:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(235)</a><!@TM:1513267954> | Object _RAND_57 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:237:13:237:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(237)</a><!@TM:1513267954> | Object _RAND_58 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:239:13:239:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(239)</a><!@TM:1513267954> | Object _RAND_59 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:241:13:241:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(241)</a><!@TM:1513267954> | Object _RAND_60 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:243:13:243:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(243)</a><!@TM:1513267954> | Object _RAND_61 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:245:13:245:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(245)</a><!@TM:1513267954> | Object _RAND_62 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:247:13:247:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(247)</a><!@TM:1513267954> | Object _RAND_63 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:249:13:249:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(249)</a><!@TM:1513267954> | Object _RAND_64 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:251:13:251:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(251)</a><!@TM:1513267954> | Object _RAND_65 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:253:13:253:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(253)</a><!@TM:1513267954> | Object _RAND_66 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:255:13:255:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(255)</a><!@TM:1513267954> | Object _RAND_67 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:257:13:257:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(257)</a><!@TM:1513267954> | Object _RAND_68 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:259:13:259:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(259)</a><!@TM:1513267954> | Object _RAND_69 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:261:13:261:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(261)</a><!@TM:1513267954> | Object _RAND_70 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:263:13:263:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(263)</a><!@TM:1513267954> | Object _RAND_71 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:265:13:265:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(265)</a><!@TM:1513267954> | Object _RAND_72 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:267:13:267:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(267)</a><!@TM:1513267954> | Object _RAND_73 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:269:13:269:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(269)</a><!@TM:1513267954> | Object _RAND_74 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:271:13:271:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(271)</a><!@TM:1513267954> | Object _RAND_75 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:273:13:273:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(273)</a><!@TM:1513267954> | Object _RAND_76 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:275:13:275:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(275)</a><!@TM:1513267954> | Object _RAND_77 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:277:13:277:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(277)</a><!@TM:1513267954> | Object _RAND_78 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:279:13:279:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(279)</a><!@TM:1513267954> | Object _RAND_79 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:281:13:281:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(281)</a><!@TM:1513267954> | Object _RAND_80 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:283:13:283:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(283)</a><!@TM:1513267954> | Object _RAND_81 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:285:13:285:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(285)</a><!@TM:1513267954> | Object _RAND_82 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:287:13:287:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(287)</a><!@TM:1513267954> | Object _RAND_83 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:289:13:289:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(289)</a><!@TM:1513267954> | Object _RAND_84 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:291:13:291:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(291)</a><!@TM:1513267954> | Object _RAND_85 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:293:13:293:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(293)</a><!@TM:1513267954> | Object _RAND_86 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:295:13:295:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(295)</a><!@TM:1513267954> | Object _RAND_87 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:297:13:297:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(297)</a><!@TM:1513267954> | Object _RAND_88 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:299:13:299:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(299)</a><!@TM:1513267954> | Object _RAND_89 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:301:13:301:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(301)</a><!@TM:1513267954> | Object _RAND_90 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:303:13:303:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(303)</a><!@TM:1513267954> | Object _RAND_91 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:305:13:305:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(305)</a><!@TM:1513267954> | Object _RAND_92 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:307:13:307:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(307)</a><!@TM:1513267954> | Object _RAND_93 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:309:13:309:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(309)</a><!@TM:1513267954> | Object _RAND_94 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:311:13:311:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(311)</a><!@TM:1513267954> | Object _RAND_95 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:313:13:313:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(313)</a><!@TM:1513267954> | Object _RAND_96 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:315:13:315:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(315)</a><!@TM:1513267954> | Object _RAND_97 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:317:13:317:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(317)</a><!@TM:1513267954> | Object _RAND_98 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:319:13:319:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(319)</a><!@TM:1513267954> | Object _RAND_99 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:321:13:321:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(321)</a><!@TM:1513267954> | Object _RAND_100 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:323:13:323:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(323)</a><!@TM:1513267954> | Object _RAND_101 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:325:13:325:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(325)</a><!@TM:1513267954> | Object _RAND_102 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:327:13:327:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(327)</a><!@TM:1513267954> | Object _RAND_103 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:329:13:329:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(329)</a><!@TM:1513267954> | Object _RAND_104 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:331:13:331:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(331)</a><!@TM:1513267954> | Object _RAND_105 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:333:13:333:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(333)</a><!@TM:1513267954> | Object _RAND_106 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:335:13:335:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(335)</a><!@TM:1513267954> | Object _RAND_107 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:337:13:337:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(337)</a><!@TM:1513267954> | Object _RAND_108 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:339:13:339:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(339)</a><!@TM:1513267954> | Object _RAND_109 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:341:13:341:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(341)</a><!@TM:1513267954> | Object _RAND_110 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:343:13:343:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(343)</a><!@TM:1513267954> | Object _RAND_111 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:345:13:345:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(345)</a><!@TM:1513267954> | Object _RAND_112 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:347:13:347:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(347)</a><!@TM:1513267954> | Object _RAND_113 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:349:13:349:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(349)</a><!@TM:1513267954> | Object _RAND_114 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:351:13:351:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(351)</a><!@TM:1513267954> | Object _RAND_115 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:353:13:353:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(353)</a><!@TM:1513267954> | Object _RAND_116 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:355:13:355:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(355)</a><!@TM:1513267954> | Object _RAND_117 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:357:13:357:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(357)</a><!@TM:1513267954> | Object _RAND_118 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:359:13:359:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(359)</a><!@TM:1513267954> | Object _RAND_119 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:361:13:361:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(361)</a><!@TM:1513267954> | Object _RAND_120 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:363:13:363:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(363)</a><!@TM:1513267954> | Object _RAND_121 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:365:13:365:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(365)</a><!@TM:1513267954> | Object _RAND_122 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:367:13:367:22:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(367)</a><!@TM:1513267954> | Object _RAND_123 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:400:10:400:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(400)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_19 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:280:13:280:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(280)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:280:13:280:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(280)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:275:13:275:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(275)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:275:13:275:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(275)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:270:13:270:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(270)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:270:13:270:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(270)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:265:13:265:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(265)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:265:13:265:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(265)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:260:13:260:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(260)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:260:13:260:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(260)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:255:13:255:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(255)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:255:13:255:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(255)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:250:13:250:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(250)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:250:13:250:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(250)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:246:2:246:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(246)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(78)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(86)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(94)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:102:13:102:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(102)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:110:13:110:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(110)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:118:13:118:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(118)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:126:13:126:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(126)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:134:13:134:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(134)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:136:13:136:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(136)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:138:13:138:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(138)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:245:10:245:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(245)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1513267954> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1513267954> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1513267954> | Found RAM ram_sink, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1513267954> | Found RAM ram_source, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1513267954> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1513267954> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1513267954> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:55:7:55:81:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:452:2:452:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(452)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:89:13:89:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(89)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:91:13:91:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(91)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:93:13:93:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(93)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(95)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:97:13:97:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(97)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:99:13:99:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(99)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:101:13:101:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(101)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(103)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:105:13:105:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(105)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:107:13:107:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(107)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:109:13:109:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(109)</a><!@TM:1513267954> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:206:13:206:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(206)</a><!@TM:1513267954> | Object _RAND_11 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:235:13:235:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(235)</a><!@TM:1513267954> | Object _RAND_12 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:249:13:249:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(249)</a><!@TM:1513267954> | Object _RAND_13 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:251:13:251:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(251)</a><!@TM:1513267954> | Object _RAND_14 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:253:13:253:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(253)</a><!@TM:1513267954> | Object _RAND_15 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:256:13:256:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(256)</a><!@TM:1513267954> | Object _RAND_16 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:259:13:259:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(259)</a><!@TM:1513267954> | Object _RAND_17 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:451:10:451:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(451)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget_3.v:55:7:55:79:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_width_widget_3.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET_3 in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_20 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:280:13:280:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(280)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:280:13:280:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(280)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:275:13:275:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(275)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:275:13:275:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(275)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:270:13:270:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(270)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:270:13:270:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(270)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:265:13:265:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(265)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:265:13:265:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(265)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:260:13:260:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(260)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:260:13:260:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(260)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:255:13:255:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(255)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:255:13:255:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(255)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:250:13:250:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(250)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:250:13:250:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(250)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:246:2:246:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(246)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(78)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(86)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(94)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:102:13:102:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(102)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:110:13:110:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(110)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:118:13:118:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(118)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:126:13:126:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(126)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:134:13:134:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(134)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:136:13:136:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(136)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:138:13:138:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(138)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:245:10:245:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(245)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1513267954> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1513267954> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1513267954> | Found RAM ram_sink, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1513267954> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1513267954> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1513267954> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1513267954> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:55:7:55:71:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:452:2:452:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(452)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:89:13:89:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(89)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:91:13:91:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(91)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:93:13:93:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(93)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(95)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:97:13:97:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(97)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:99:13:99:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(99)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:101:13:101:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(101)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(103)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:105:13:105:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(105)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:107:13:107:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(107)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:109:13:109:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(109)</a><!@TM:1513267954> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:206:13:206:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(206)</a><!@TM:1513267954> | Object _RAND_11 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:235:13:235:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(235)</a><!@TM:1513267954> | Object _RAND_12 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:249:13:249:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(249)</a><!@TM:1513267954> | Object _RAND_13 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:251:13:251:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(251)</a><!@TM:1513267954> | Object _RAND_14 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:253:13:253:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(253)</a><!@TM:1513267954> | Object _RAND_15 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:256:13:256:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(256)</a><!@TM:1513267954> | Object _RAND_16 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:259:13:259:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(259)</a><!@TM:1513267954> | Object _RAND_17 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:451:10:451:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(451)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_21.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_21 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v:146:13:146:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_21.v(146)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v:146:13:146:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_21.v(146)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v:141:13:141:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_21.v(141)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v:141:13:141:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_21.v(141)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v:136:13:136:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_21.v(136)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v:136:13:136:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_21.v(136)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v:132:2:132:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_21.v(132)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v:70:13:70:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_21.v(70)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_21.v(78)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_21.v(86)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_21.v(94)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v:131:10:131:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_21.v(131)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_22 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:168:13:168:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(168)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:168:13:168:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(168)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:163:13:163:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(163)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:163:13:163:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(163)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:158:13:158:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(158)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:158:13:158:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(158)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:153:13:153:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(153)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:153:13:153:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(153)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:149:2:149:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(149)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:72:13:72:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(72)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:80:13:80:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(80)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:88:13:88:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(88)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:96:13:96:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(96)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:104:13:104:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(104)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:148:10:148:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(148)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v:55:7:55:76:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_error_error.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v:444:2:444:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_error_error.v(444)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v:126:13:126:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_error_error.v(126)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v:144:13:144:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_error_error.v(144)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v:162:13:162:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_error_error.v(162)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v:187:13:187:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_error_error.v(187)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v:222:13:222:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_error_error.v(222)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v:224:13:224:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_error_error.v(224)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v:443:10:443:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_error_error.v(443)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_23.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_23 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v:148:13:148:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_23.v(148)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v:148:13:148:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_23.v(148)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v:143:13:143:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_23.v(143)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v:143:13:143:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_23.v(143)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v:138:13:138:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_23.v(138)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v:138:13:138:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_23.v(138)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v:134:2:134:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_23.v(134)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v:70:13:70:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_23.v(70)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_23.v(78)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_23.v(86)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_23.v(94)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v:133:10:133:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_23.v(133)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_24 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:214:13:214:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(214)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:214:13:214:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(214)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:209:13:209:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(209)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:209:13:209:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(209)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:204:13:204:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(204)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:204:13:204:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(204)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:199:13:199:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(199)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:199:13:199:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(199)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:194:13:194:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(194)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:194:13:194:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(194)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:189:13:189:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(189)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:189:13:189:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(189)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:185:2:185:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(185)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:76:13:76:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(76)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:84:13:84:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(84)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:92:13:92:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(92)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:100:13:100:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(100)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:108:13:108:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(108)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:116:13:116:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(116)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:124:13:124:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(124)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:184:10:184:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(184)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_25 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(236)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(236)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(231)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(231)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(226)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(226)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:221:13:221:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(221)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:221:13:221:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(221)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:216:13:216:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(216)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:216:13:216:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(216)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:211:13:211:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(211)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:211:13:211:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(211)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:206:13:206:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(206)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:206:13:206:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(206)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:202:2:202:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(202)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(78)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(86)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(94)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:102:13:102:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(102)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:110:13:110:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(110)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:118:13:118:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(118)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:126:13:126:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(126)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:134:13:134:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(134)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:201:10:201:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(201)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_26 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:170:13:170:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(170)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:170:13:170:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(170)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:165:13:165:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(165)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:165:13:165:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(165)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:160:13:160:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(160)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:160:13:160:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(160)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:155:13:155:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(155)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:155:13:155:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(155)</a><!@TM:1513267954> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:151:2:151:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(151)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:72:13:72:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(72)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:80:13:80:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(80)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:88:13:88:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(88)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:96:13:96:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(96)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:104:13:104:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(104)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:150:10:150:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(150)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v:55:7:55:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_27.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_27 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v:83:2:83:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_27.v(83)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v:64:13:64:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_27.v(64)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v:82:10:82:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_27.v(82)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_error.v:55:7:55:77:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_buffer_error.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:55:7:55:82:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:448:2:448:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(448)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:74:13:74:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(74)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:76:13:76:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(76)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(78)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:80:13:80:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(80)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:82:13:82:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(82)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:84:13:84:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(84)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(86)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:88:13:88:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(88)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:90:13:90:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(90)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:92:13:92:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(92)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:94:13:94:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(94)</a><!@TM:1513267954> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:96:13:96:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(96)</a><!@TM:1513267954> | Object _RAND_11 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:98:13:98:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(98)</a><!@TM:1513267954> | Object _RAND_12 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:100:13:100:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(100)</a><!@TM:1513267954> | Object _RAND_13 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:102:13:102:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(102)</a><!@TM:1513267954> | Object _RAND_14 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:104:13:104:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(104)</a><!@TM:1513267954> | Object _RAND_15 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:106:13:106:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(106)</a><!@TM:1513267954> | Object _RAND_16 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:108:13:108:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(108)</a><!@TM:1513267954> | Object _RAND_17 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:110:13:110:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(110)</a><!@TM:1513267954> | Object _RAND_18 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:112:13:112:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(112)</a><!@TM:1513267954> | Object _RAND_19 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:114:13:114:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(114)</a><!@TM:1513267954> | Object _RAND_20 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:116:13:116:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(116)</a><!@TM:1513267954> | Object _RAND_21 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:118:13:118:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(118)</a><!@TM:1513267954> | Object _RAND_22 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:120:13:120:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(120)</a><!@TM:1513267954> | Object _RAND_23 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:122:13:122:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(122)</a><!@TM:1513267954> | Object _RAND_24 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:124:13:124:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(124)</a><!@TM:1513267954> | Object _RAND_25 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:126:13:126:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(126)</a><!@TM:1513267954> | Object _RAND_26 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:128:13:128:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(128)</a><!@TM:1513267954> | Object _RAND_27 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:130:13:130:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(130)</a><!@TM:1513267954> | Object _RAND_28 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:132:13:132:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(132)</a><!@TM:1513267954> | Object _RAND_29 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:134:13:134:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(134)</a><!@TM:1513267954> | Object _RAND_30 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:136:13:136:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(136)</a><!@TM:1513267954> | Object _RAND_31 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:447:10:447:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(447)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:55:7:55:84:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:542:2:542:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(542)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:73:13:73:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(73)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:75:13:75:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(75)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:77:13:77:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(77)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:79:13:79:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(79)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:81:13:81:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(81)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:83:13:83:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(83)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:85:13:85:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(85)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(87)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:89:13:89:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(89)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:91:13:91:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(91)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:93:13:93:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(93)</a><!@TM:1513267954> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:95:13:95:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(95)</a><!@TM:1513267954> | Object _RAND_11 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:97:13:97:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(97)</a><!@TM:1513267954> | Object _RAND_12 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:99:13:99:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(99)</a><!@TM:1513267954> | Object _RAND_13 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:101:13:101:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(101)</a><!@TM:1513267954> | Object _RAND_14 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:103:13:103:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(103)</a><!@TM:1513267954> | Object _RAND_15 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:105:13:105:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(105)</a><!@TM:1513267954> | Object _RAND_16 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:107:13:107:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(107)</a><!@TM:1513267954> | Object _RAND_17 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:109:13:109:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(109)</a><!@TM:1513267954> | Object _RAND_18 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:111:13:111:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(111)</a><!@TM:1513267954> | Object _RAND_19 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:113:13:113:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(113)</a><!@TM:1513267954> | Object _RAND_20 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:115:13:115:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(115)</a><!@TM:1513267954> | Object _RAND_21 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:117:13:117:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(117)</a><!@TM:1513267954> | Object _RAND_22 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:119:13:119:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(119)</a><!@TM:1513267954> | Object _RAND_23 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:121:13:121:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(121)</a><!@TM:1513267954> | Object _RAND_24 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:123:13:123:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(123)</a><!@TM:1513267954> | Object _RAND_25 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:125:13:125:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(125)</a><!@TM:1513267954> | Object _RAND_26 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:127:13:127:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(127)</a><!@TM:1513267954> | Object _RAND_27 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:129:13:129:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(129)</a><!@TM:1513267954> | Object _RAND_28 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:131:13:131:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(131)</a><!@TM:1513267954> | Object _RAND_29 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:133:13:133:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(133)</a><!@TM:1513267954> | Object _RAND_30 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:135:13:135:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(135)</a><!@TM:1513267954> | Object _RAND_31 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:137:13:137:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(137)</a><!@TM:1513267954> | Object _RAND_32 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:139:13:139:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(139)</a><!@TM:1513267954> | Object _RAND_33 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:141:13:141:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(141)</a><!@TM:1513267954> | Object _RAND_34 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:143:13:143:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(143)</a><!@TM:1513267954> | Object _RAND_35 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:145:13:145:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(145)</a><!@TM:1513267954> | Object _RAND_36 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:147:13:147:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(147)</a><!@TM:1513267954> | Object _RAND_37 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:149:13:149:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(149)</a><!@TM:1513267954> | Object _RAND_38 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:151:13:151:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(151)</a><!@TM:1513267954> | Object _RAND_39 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:153:13:153:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(153)</a><!@TM:1513267954> | Object _RAND_40 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:541:10:541:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(541)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:55:7:55:75:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:357:2:357:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(357)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:69:13:69:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(69)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:71:13:71:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(71)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:73:13:73:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(73)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:75:13:75:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(75)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:77:13:77:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(77)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:79:13:79:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(79)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:81:13:81:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(81)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:83:13:83:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(83)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:85:13:85:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(85)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(87)</a><!@TM:1513267954> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:89:13:89:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(89)</a><!@TM:1513267954> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:91:13:91:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(91)</a><!@TM:1513267954> | Object _RAND_11 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:93:13:93:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(93)</a><!@TM:1513267954> | Object _RAND_12 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:95:13:95:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(95)</a><!@TM:1513267954> | Object _RAND_13 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:97:13:97:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(97)</a><!@TM:1513267954> | Object _RAND_14 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:99:13:99:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(99)</a><!@TM:1513267954> | Object _RAND_15 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:101:13:101:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(101)</a><!@TM:1513267954> | Object _RAND_16 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:103:13:103:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(103)</a><!@TM:1513267954> | Object _RAND_17 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:105:13:105:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(105)</a><!@TM:1513267954> | Object _RAND_18 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:107:13:107:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(107)</a><!@TM:1513267954> | Object _RAND_19 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:109:13:109:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(109)</a><!@TM:1513267954> | Object _RAND_20 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:111:13:111:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(111)</a><!@TM:1513267954> | Object _RAND_21 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:113:13:113:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(113)</a><!@TM:1513267954> | Object _RAND_22 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:115:13:115:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(115)</a><!@TM:1513267954> | Object _RAND_23 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:117:13:117:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(117)</a><!@TM:1513267954> | Object _RAND_24 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:119:13:119:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(119)</a><!@TM:1513267954> | Object _RAND_25 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:121:13:121:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(121)</a><!@TM:1513267954> | Object _RAND_26 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:123:13:123:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(123)</a><!@TM:1513267954> | Object _RAND_27 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:125:13:125:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(125)</a><!@TM:1513267954> | Object _RAND_28 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:127:13:127:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(127)</a><!@TM:1513267954> | Object _RAND_29 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:129:13:129:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(129)</a><!@TM:1513267954> | Object _RAND_30 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:131:13:131:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(131)</a><!@TM:1513267954> | Object _RAND_31 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:356:10:356:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(356)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v:55:7:55:81:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v:68:2:68:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch.v(68)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v:62:13:62:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch.v(62)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v:67:10:67:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch.v(67)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_90.v:55:7:55:84:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg_vec_90.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90 in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_state_machine.v:55:7:55:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_jtag_state_machine.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v:55:7:55:84:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_2.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v:146:2:146:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_2.v(146)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v:67:13:67:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_2.v(67)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v:69:13:69:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_2.v(69)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v:71:13:71:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_2.v(71)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v:73:13:73:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_2.v(73)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v:75:13:75:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_2.v(75)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v:145:10:145:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_2.v(145)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v:55:7:55:83:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch_2.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2 in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v:68:2:68:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch_2.v(68)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v:62:13:62:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch_2.v(62)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v:67:10:67:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch_2.v(67)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v:55:7:55:81:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_jtag_tap_controller.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER in library CORERISCVRV32IMA_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v:55:7:55:79:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_jtag_bypass_chain.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v:97:2:97:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_jtag_bypass_chain.v(97)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v:65:13:65:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_jtag_bypass_chain.v(65)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v:96:10:96:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_jtag_bypass_chain.v(96)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:55:7:55:89:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:511:2:511:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(511)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:76:13:76:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(76)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(78)</a><!@TM:1513267954> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:80:13:80:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(80)</a><!@TM:1513267954> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:82:13:82:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(82)</a><!@TM:1513267954> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:84:13:84:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(84)</a><!@TM:1513267954> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(86)</a><!@TM:1513267954> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:88:13:88:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(88)</a><!@TM:1513267954> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:90:13:90:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(90)</a><!@TM:1513267954> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:92:13:92:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(92)</a><!@TM:1513267954> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:510:10:510:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(510)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v:55:7:55:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_core_risc_vahb_top.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP in library CORERISCVRV32IMA_LIB.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v:4214:2:4214:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_core_risc_vahb_top.v(4214)</a><!@TM:1513267954> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v:1668:13:1668:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_core_risc_vahb_top.v(1668)</a><!@TM:1513267954> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v:4213:10:4213:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_core_risc_vahb_top.v(4213)</a><!@TM:1513267954> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:55:7:55:61:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb.v(55)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB in library CORERISCVRV32IMA_LIB.

	RESET_VECTOR_ADDR_1=32'b00000000000000000110000000000000
	RESET_VECTOR_ADDR_0=32'b00000000000000000000000000000000
	DEBUG_CDC_FIFO_DEPTH=32'b00000000000000000000000000000010
	DEBUG_ADDR_BITS=32'b00000000000000000000000000000101
	DEBUG_DATA_BITS=32'b00000000000000000000000000100010
	DEBUG_OP_BITS=32'b00000000000000000000000000000010
   Generated name = PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:99:34:99:41:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(99)</a><!@TM:1513267954> | Removing wire DRV_TDO, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:112:14:112:36:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(112)</a><!@TM:1513267954> | Removing wire io_debug_req_bits_addr, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:113:15:113:37:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(113)</a><!@TM:1513267954> | Removing wire io_debug_req_bits_data, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:114:14:114:34:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(114)</a><!@TM:1513267954> | Removing wire io_debug_req_bits_op, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:115:9:115:27:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(115)</a><!@TM:1513267954> | Removing wire io_debug_req_ready, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:116:9:116:27:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(116)</a><!@TM:1513267954> | Removing wire io_debug_req_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:117:15:117:38:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(117)</a><!@TM:1513267954> | Removing wire io_debug_resp_bits_data, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:118:14:118:37:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(118)</a><!@TM:1513267954> | Removing wire io_debug_resp_bits_resp, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:119:9:119:28:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(119)</a><!@TM:1513267954> | Removing wire io_debug_resp_ready, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:120:9:120:28:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(120)</a><!@TM:1513267954> | Removing wire io_debug_resp_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:148:34:148:47:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(148)</a><!@TM:1513267954> | Removing wire dtm_req_ready, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:149:34:149:47:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(149)</a><!@TM:1513267954> | Removing wire dtm_req_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:150:69:150:81:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(150)</a><!@TM:1513267954> | Removing wire dtm_req_data, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:152:68:152:82:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(152)</a><!@TM:1513267954> | Removing wire dtm_resp_ready, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:153:68:153:82:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(153)</a><!@TM:1513267954> | Removing wire dtm_resp_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:154:68:154:81:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(154)</a><!@TM:1513267954> | Removing wire dtm_resp_data, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v:9:7:9:21:@N:CG364:@XP_MSG">PROC_SUBSYSTEM.v(9)</a><!@TM:1513267954> | Synthesizing module PROC_SUBSYSTEM in library work.

<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:99:34:99:41:@W:CL157:@XP_MSG">miv_rv32ima_l1_ahb.v(99)</a><!@TM:1513267954> | *Output DRV_TDO has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v:57:10:57:15:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_jtag_bypass_chain.v(57)</a><!@TM:1513267954> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v:61:10:61:27:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_jtag_bypass_chain.v(61)</a><!@TM:1513267954> | Input io_chainIn_update is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v:57:15:57:20:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_2.v(57)</a><!@TM:1513267954> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:57:16:57:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(57)</a><!@TM:1513267954> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:61:16:61:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(61)</a><!@TM:1513267954> | Input io_chainIn_update is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:57:16:57:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(57)</a><!@TM:1513267954> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:57:16:57:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(57)</a><!@TM:1513267954> | Input reset is unused.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:530:2:530:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(530)</a><!@TM:1513267954> | Register bit _T_84_hsize[2] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:530:2:530:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(530)</a><!@TM:1513267954> | Pruning register bit 2 of _T_84_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:60:16:60:37:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(60)</a><!@TM:1513267954> | Input port bits 1 to 0 of io_in_0_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:530:2:530:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(530)</a><!@TM:1513267954> | Register bit _T_84_hsize[2] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:530:2:530:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(530)</a><!@TM:1513267954> | Pruning register bit 2 of _T_84_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:60:16:60:37:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(60)</a><!@TM:1513267954> | Input port bits 1 to 0 of io_in_0_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1513267954> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v:93:2:93:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing_xing.v(93)</a><!@TM:1513267954> | Found sequential shift _T_97 with address depth of 4 words and data bit width of 1.
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Removing register 'wb_reg_sfence' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Removing register 'mem_ctrl_fp' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Removing register 'mem_ctrl_rocc' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Removing register 'mem_ctrl_wfd' because it is only assigned 0 or its original value.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Register bit wb_ctrl_rocc is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267954> | Register bit wb_ctrl_wfd is always 0.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:112:16:112:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(112)</a><!@TM:1513267954> | Input io_fpu_store_data is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:113:16:113:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(113)</a><!@TM:1513267954> | Input io_fpu_toint_data is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:114:16:114:31:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(114)</a><!@TM:1513267954> | Input io_fpu_nack_mem is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:115:16:115:30:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(115)</a><!@TM:1513267954> | Input io_fpu_dec_wen is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:116:16:116:31:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(116)</a><!@TM:1513267954> | Input io_fpu_dec_ren1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:117:16:117:31:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(117)</a><!@TM:1513267954> | Input io_fpu_dec_ren2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:118:16:118:31:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(118)</a><!@TM:1513267954> | Input io_fpu_dec_ren3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:119:16:119:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(119)</a><!@TM:1513267954> | Input io_rocc_cmd_ready is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v:396:2:396:8:@N:CL201:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(396)</a><!@TM:1513267954> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit reg_mepc[1] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Pruning register bit 1 of _T_1791[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513267954> | Register bit _T_1791[0] is always 1.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:109:16:109:21:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(109)</a><!@TM:1513267954> | Input port bits 1 to 0 of io_pc[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:332:13:332:26:@A:CL153:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(332)</a><!@TM:1513267954> | *Unassigned bits of reg_sptbr_ppn[21:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:112:16:112:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(112)</a><!@TM:1513267954> | Input io_rocc_interrupt is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v:56:16:56:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_i_buf.v(56)</a><!@TM:1513267954> | Input clock is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL201:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267954> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:71:16:71:37:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(71)</a><!@TM:1513267954> | Input port bits 9 to 4 of io_mem_resp_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:470:2:470:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(470)</a><!@TM:1513267954> | Register bit s2_pc[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:470:2:470:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(470)</a><!@TM:1513267954> | Register bit s2_pc[1] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:470:2:470:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(470)</a><!@TM:1513267954> | Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:74:16:74:34:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(74)</a><!@TM:1513267954> | Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:91:16:91:30:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(91)</a><!@TM:1513267954> | Input port bits 1 to 0 of io_resetVector[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:172:7:172:29:@A:CL153:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(172)</a><!@TM:1513267954> | *Unassigned bits of s2_btb_resp_bits_taken are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:174:7:174:29:@A:CL153:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(174)</a><!@TM:1513267954> | *Unassigned bits of s2_btb_resp_bits_bridx are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:361:2:361:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(361)</a><!@TM:1513267954> | Removing register 'state' because it is only assigned 0 or its original value.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:99:13:99:25:@A:CL153:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(99)</a><!@TM:1513267954> | *Unassigned bits of r_refill_tag[19:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:56:16:56:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(56)</a><!@TM:1513267954> | Input clock is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:57:16:57:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(57)</a><!@TM:1513267954> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:66:16:66:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(66)</a><!@TM:1513267954> | Input io_ptw_status_prv is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:60:16:60:32:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(60)</a><!@TM:1513267954> | Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:60:16:60:32:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(60)</a><!@TM:1513267954> | Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:61:16:61:27:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(61)</a><!@TM:1513267954> | Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:80:16:80:41:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(80)</a><!@TM:1513267954> | Input port bits 2 to 1 of io_tl_out_0_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:CL201:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513267954> | Trying to extract state machine for register release_state.
Extracted state machine for register release_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:655:2:655:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(655)</a><!@TM:1513267954> | Removing register 'state' because it is only assigned 0 or its original value.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:136:13:136:25:@A:CL153:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(136)</a><!@TM:1513267954> | *Unassigned bits of r_refill_tag[19:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:56:16:56:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(56)</a><!@TM:1513267954> | Input clock is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:57:16:57:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(57)</a><!@TM:1513267954> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:59:16:59:28:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(59)</a><!@TM:1513267954> | Input io_req_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:74:16:74:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(74)</a><!@TM:1513267954> | Input io_ptw_resp_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:75:16:75:34:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(75)</a><!@TM:1513267954> | Input io_ptw_status_dprv is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:76:16:76:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(76)</a><!@TM:1513267954> | Input io_ptw_status_mxr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:77:16:77:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(77)</a><!@TM:1513267954> | Input io_ptw_status_sum is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:58:16:58:32:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(58)</a><!@TM:1513267954> | Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v:489:2:489:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(489)</a><!@TM:1513267954> | Register bit _T_1411[1] is always 1.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v:489:2:489:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(489)</a><!@TM:1513267954> | Pruning register bit 1 of _T_1411[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL201:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Trying to extract state machine for register ctrlStateReg.
Extracted state machine for register ctrlStateReg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1513267954> | Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:63:16:63:43:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(63)</a><!@TM:1513267954> | Input port bits 1 to 0 of io_hart_in_0_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:80:16:80:42:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(80)</a><!@TM:1513267954> | Input port bits 1 to 0 of io_dmi_in_0_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v:66:16:66:40:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(66)</a><!@TM:1513267954> | Input port bits 6 to 3 of io_tlIn_0_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v:66:16:66:40:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(66)</a><!@TM:1513267954> | Input port bits 1 to 0 of io_tlIn_0_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v:68:16:68:37:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(68)</a><!@TM:1513267954> | Input port bits 29 to 26 of io_tlIn_0_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v:68:16:68:37:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(68)</a><!@TM:1513267954> | Input port bits 15 to 2 of io_tlIn_0_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:433:2:433:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(433)</a><!@TM:1513267954> | Register bit _T_1575 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:433:2:433:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(433)</a><!@TM:1513267954> | Register bit _T_1588[1] is always 1.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:433:2:433:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(433)</a><!@TM:1513267954> | Pruning register bit 1 of _T_1588[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:433:2:433:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(433)</a><!@TM:1513267954> | Pruning unused register _T_1681_0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:433:2:433:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(433)</a><!@TM:1513267954> | Pruning unused register _T_1681_1. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:80:16:80:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(80)</a><!@TM:1513267954> | Input io_out_1_d_bits_opcode is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:81:16:81:37:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(81)</a><!@TM:1513267954> | Input io_out_1_d_bits_param is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:82:16:82:36:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(82)</a><!@TM:1513267954> | Input io_out_1_d_bits_size is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:84:16:84:36:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(84)</a><!@TM:1513267954> | Input io_out_1_d_bits_sink is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:97:16:97:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(97)</a><!@TM:1513267954> | Input io_out_0_d_bits_opcode is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:98:16:98:37:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(98)</a><!@TM:1513267954> | Input io_out_0_d_bits_param is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:99:16:99:36:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(99)</a><!@TM:1513267954> | Input io_out_0_d_bits_size is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:101:16:101:36:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(101)</a><!@TM:1513267954> | Input io_out_0_d_bits_sink is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:66:16:66:38:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(66)</a><!@TM:1513267954> | Input port bits 30 to 16 of io_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:66:16:66:38:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(66)</a><!@TM:1513267954> | Input port bits 1 to 0 of io_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:63:16:63:41:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(63)</a><!@TM:1513267954> | Input port bits 30 to 26 of io_tl_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:63:16:63:41:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(63)</a><!@TM:1513267954> | Input port bits 1 to 0 of io_tl_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v:56:16:56:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v(56)</a><!@TM:1513267954> | Input clock is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v:57:16:57:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v(57)</a><!@TM:1513267954> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v:65:16:65:35:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_cache_cork.v(65)</a><!@TM:1513267954> | Input io_in_0_a_bits_mask is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v:99:16:99:32:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_cache_cork.v(99)</a><!@TM:1513267954> | Input io_out_0_b_valid is unused.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:534:2:534:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(534)</a><!@TM:1513267954> | Register bit _T_1965[2] is always 1.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:534:2:534:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(534)</a><!@TM:1513267954> | Pruning register bit 2 of _T_1965[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1513267954> | Register bit _T_2700[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1513267954> | Register bit _T_2687[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1513267954> | Register bit _T_2878[3] is always 1.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1513267954> | Pruning register bit 3 of _T_2878[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1513267954> | Pruning register bit 9 of _T_2687[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1513267954> | Pruning register bit 1 of _T_2700[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1513267954> | Register bit _T_2687[8] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1513267954> | Pruning register bit 8 of _T_2687[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1513267954> | Register bit _T_2687[7] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1513267954> | Pruning register bit 7 of _T_2687[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@W:CL190:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1513267954> | Optimizing register bit _T_2687[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1513267954> | Pruning register bit 6 of _T_2687[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:103:16:103:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(103)</a><!@TM:1513267954> | Input io_out_3_b_bits_opcode is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:108:16:108:36:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(108)</a><!@TM:1513267954> | Input io_out_3_b_bits_mask is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:109:16:109:36:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(109)</a><!@TM:1513267954> | Input io_out_3_b_bits_data is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:134:16:134:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(134)</a><!@TM:1513267954> | Input io_out_2_b_bits_opcode is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:139:16:139:36:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(139)</a><!@TM:1513267954> | Input io_out_2_b_bits_mask is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:140:16:140:36:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(140)</a><!@TM:1513267954> | Input io_out_2_b_bits_data is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v:120:0:120:6:@N:CL201:@XP_MSG">mirslv2mirmstrbridge_ahb.v(120)</a><!@TM:1513267954> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 2 reachable states with original encodings of:
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.v:93:14:93:32:@W:CL247:@XP_MSG">HPMS_0_sb_HPMS.v(93)</a><!@TM:1513267954> | Input port bit 0 of FIC_0_AHB_S_HTRANS[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\HPMS_0_sb\FABOSC_0\HPMS_0_sb_FABOSC_0_OSC.v:15:7:15:25:@W:CL157:@XP_MSG">HPMS_0_sb_FABOSC_0_OSC.v(15)</a><!@TM:1513267954> | *Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\HPMS_0_sb\FABOSC_0\HPMS_0_sb_FABOSC_0_OSC.v:17:7:17:21:@W:CL157:@XP_MSG">HPMS_0_sb_FABOSC_0_OSC.v(17)</a><!@TM:1513267954> | *Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\HPMS_0_sb\FABOSC_0\HPMS_0_sb_FABOSC_0_OSC.v:18:7:18:21:@W:CL157:@XP_MSG">HPMS_0_sb_FABOSC_0_OSC.v(18)</a><!@TM:1513267954> | *Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\HPMS_0_sb\FABOSC_0\HPMS_0_sb_FABOSC_0_OSC.v:19:7:19:17:@W:CL157:@XP_MSG">HPMS_0_sb_FABOSC_0_OSC.v(19)</a><!@TM:1513267954> | *Output XTLOSC_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\HPMS_0_sb\FABOSC_0\HPMS_0_sb_FABOSC_0_OSC.v:20:7:20:17:@W:CL157:@XP_MSG">HPMS_0_sb_FABOSC_0_OSC.v(20)</a><!@TM:1513267954> | *Output XTLOSC_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\HPMS_0_sb\FABOSC_0\HPMS_0_sb_FABOSC_0_OSC.v:14:7:14:10:@N:CL159:@XP_MSG">HPMS_0_sb_FABOSC_0_OSC.v(14)</a><!@TM:1513267954> | Input XTL is unused.
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1513267954> | Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1513267954> | Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1513267954> | Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1513267954> | Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:CL201:@XP_MSG">coreresetp.v(1365)</a><!@TM:1513267954> | Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:CL201:@XP_MSG">coreresetp.v(1300)</a><!@TM:1513267954> | Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:CL201:@XP_MSG">coreresetp.v(1235)</a><!@TM:1513267954> | Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:CL201:@XP_MSG">coreresetp.v(1170)</a><!@TM:1513267954> | Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:CL201:@XP_MSG">coreresetp.v(1089)</a><!@TM:1513267954> | Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:29:20:29:29:@N:CL159:@XP_MSG">coreresetp.v(29)</a><!@TM:1513267954> | Input CLK_LTSSM is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:56:20:56:29:@N:CL159:@XP_MSG">coreresetp.v(56)</a><!@TM:1513267954> | Input FPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:59:20:59:35:@N:CL159:@XP_MSG">coreresetp.v(59)</a><!@TM:1513267954> | Input SDIF0_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:68:20:68:35:@N:CL159:@XP_MSG">coreresetp.v(68)</a><!@TM:1513267954> | Input SDIF1_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:72:20:72:35:@N:CL159:@XP_MSG">coreresetp.v(72)</a><!@TM:1513267954> | Input SDIF2_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:76:20:76:35:@N:CL159:@XP_MSG">coreresetp.v(76)</a><!@TM:1513267954> | Input SDIF3_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:90:20:90:30:@N:CL159:@XP_MSG">coreresetp.v(90)</a><!@TM:1513267954> | Input SDIF0_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:91:20:91:32:@N:CL159:@XP_MSG">coreresetp.v(91)</a><!@TM:1513267954> | Input SDIF0_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:92:20:92:32:@N:CL159:@XP_MSG">coreresetp.v(92)</a><!@TM:1513267954> | Input SDIF0_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:93:20:93:30:@N:CL159:@XP_MSG">coreresetp.v(93)</a><!@TM:1513267954> | Input SDIF1_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:94:20:94:32:@N:CL159:@XP_MSG">coreresetp.v(94)</a><!@TM:1513267954> | Input SDIF1_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:95:20:95:32:@N:CL159:@XP_MSG">coreresetp.v(95)</a><!@TM:1513267954> | Input SDIF1_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:96:20:96:30:@N:CL159:@XP_MSG">coreresetp.v(96)</a><!@TM:1513267954> | Input SDIF2_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:97:20:97:32:@N:CL159:@XP_MSG">coreresetp.v(97)</a><!@TM:1513267954> | Input SDIF2_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:98:20:98:32:@N:CL159:@XP_MSG">coreresetp.v(98)</a><!@TM:1513267954> | Input SDIF2_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:99:20:99:30:@N:CL159:@XP_MSG">coreresetp.v(99)</a><!@TM:1513267954> | Input SDIF3_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:100:20:100:32:@N:CL159:@XP_MSG">coreresetp.v(100)</a><!@TM:1513267954> | Input SDIF3_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:101:20:101:32:@N:CL159:@XP_MSG">coreresetp.v(101)</a><!@TM:1513267954> | Input SDIF3_PRDATA is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v:447:4:447:10:@N:CL201:@XP_MSG">coreconfigp.v(447)</a><!@TM:1513267954> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:120:15:120:24:@W:CL247:@XP_MSG">coreahblite.v(120)</a><!@TM:1513267954> | Input port bit 0 of HTRANS_M0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:131:15:131:24:@W:CL247:@XP_MSG">coreahblite.v(131)</a><!@TM:1513267954> | Input port bit 0 of HTRANS_M1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:142:15:142:24:@W:CL247:@XP_MSG">coreahblite.v(142)</a><!@TM:1513267954> | Input port bit 0 of HTRANS_M2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:153:15:153:24:@W:CL247:@XP_MSG">coreahblite.v(153)</a><!@TM:1513267954> | Input port bit 0 of HTRANS_M3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:163:15:163:23:@W:CL247:@XP_MSG">coreahblite.v(163)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:176:15:176:23:@W:CL247:@XP_MSG">coreahblite.v(176)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:189:15:189:23:@W:CL247:@XP_MSG">coreahblite.v(189)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:202:15:202:23:@W:CL247:@XP_MSG">coreahblite.v(202)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:215:15:215:23:@W:CL247:@XP_MSG">coreahblite.v(215)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S4[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:228:15:228:23:@W:CL247:@XP_MSG">coreahblite.v(228)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S5[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:241:15:241:23:@W:CL247:@XP_MSG">coreahblite.v(241)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S6[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:254:15:254:23:@W:CL247:@XP_MSG">coreahblite.v(254)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S7[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:267:15:267:23:@W:CL247:@XP_MSG">coreahblite.v(267)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S8[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:280:15:280:23:@W:CL247:@XP_MSG">coreahblite.v(280)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S9[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:293:15:293:24:@W:CL247:@XP_MSG">coreahblite.v(293)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S10[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:306:15:306:24:@W:CL247:@XP_MSG">coreahblite.v(306)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S11[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:319:15:319:24:@W:CL247:@XP_MSG">coreahblite.v(319)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S12[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:332:15:332:24:@W:CL247:@XP_MSG">coreahblite.v(332)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S13[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:345:15:345:24:@W:CL247:@XP_MSG">coreahblite.v(345)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S14[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:358:15:358:24:@W:CL247:@XP_MSG">coreahblite.v(358)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S15[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:371:15:371:24:@W:CL247:@XP_MSG">coreahblite.v(371)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S16[1:0] is unused</font>

@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:123:15:123:24:@N:CL159:@XP_MSG">coreahblite.v(123)</a><!@TM:1513267954> | Input HBURST_M0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:124:15:124:23:@N:CL159:@XP_MSG">coreahblite.v(124)</a><!@TM:1513267954> | Input HPROT_M0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:134:15:134:24:@N:CL159:@XP_MSG">coreahblite.v(134)</a><!@TM:1513267954> | Input HBURST_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:135:15:135:23:@N:CL159:@XP_MSG">coreahblite.v(135)</a><!@TM:1513267954> | Input HPROT_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:145:15:145:24:@N:CL159:@XP_MSG">coreahblite.v(145)</a><!@TM:1513267954> | Input HBURST_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:146:15:146:23:@N:CL159:@XP_MSG">coreahblite.v(146)</a><!@TM:1513267954> | Input HPROT_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:156:15:156:24:@N:CL159:@XP_MSG">coreahblite.v(156)</a><!@TM:1513267954> | Input HBURST_M3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:157:15:157:23:@N:CL159:@XP_MSG">coreahblite.v(157)</a><!@TM:1513267954> | Input HPROT_M3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:60:18:60:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(60)</a><!@TM:1513267954> | Input HWDATA_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:69:18:69:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(69)</a><!@TM:1513267954> | Input HWDATA_M3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:73:18:73:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(73)</a><!@TM:1513267954> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:74:13:74:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(74)</a><!@TM:1513267954> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:75:13:75:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(75)</a><!@TM:1513267954> | Input HRESP_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:84:18:84:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(84)</a><!@TM:1513267954> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:85:13:85:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(85)</a><!@TM:1513267954> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:86:13:86:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(86)</a><!@TM:1513267954> | Input HRESP_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:95:18:95:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(95)</a><!@TM:1513267954> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:96:13:96:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(96)</a><!@TM:1513267954> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:97:13:97:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(97)</a><!@TM:1513267954> | Input HRESP_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:106:18:106:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(106)</a><!@TM:1513267954> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:107:13:107:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(107)</a><!@TM:1513267954> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:108:13:108:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(108)</a><!@TM:1513267954> | Input HRESP_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:117:18:117:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(117)</a><!@TM:1513267954> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:118:13:118:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(118)</a><!@TM:1513267954> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:119:13:119:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(119)</a><!@TM:1513267954> | Input HRESP_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:128:18:128:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(128)</a><!@TM:1513267954> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:129:13:129:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(129)</a><!@TM:1513267954> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:130:13:130:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(130)</a><!@TM:1513267954> | Input HRESP_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:139:18:139:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(139)</a><!@TM:1513267954> | Input HRDATA_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:140:13:140:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(140)</a><!@TM:1513267954> | Input HREADYOUT_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:141:13:141:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(141)</a><!@TM:1513267954> | Input HRESP_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:150:18:150:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(150)</a><!@TM:1513267954> | Input HRDATA_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:151:13:151:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(151)</a><!@TM:1513267954> | Input HREADYOUT_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:152:13:152:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(152)</a><!@TM:1513267954> | Input HRESP_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:161:18:161:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(161)</a><!@TM:1513267954> | Input HRDATA_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:162:13:162:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(162)</a><!@TM:1513267954> | Input HREADYOUT_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:163:13:163:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(163)</a><!@TM:1513267954> | Input HRESP_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:172:18:172:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(172)</a><!@TM:1513267954> | Input HRDATA_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:173:13:173:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(173)</a><!@TM:1513267954> | Input HREADYOUT_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:174:13:174:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(174)</a><!@TM:1513267954> | Input HRESP_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:183:18:183:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(183)</a><!@TM:1513267954> | Input HRDATA_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:184:13:184:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(184)</a><!@TM:1513267954> | Input HREADYOUT_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:185:13:185:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(185)</a><!@TM:1513267954> | Input HRESP_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:194:18:194:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(194)</a><!@TM:1513267954> | Input HRDATA_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:195:13:195:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(195)</a><!@TM:1513267954> | Input HREADYOUT_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:196:13:196:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(196)</a><!@TM:1513267954> | Input HRESP_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:205:18:205:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(205)</a><!@TM:1513267954> | Input HRDATA_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:206:13:206:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(206)</a><!@TM:1513267954> | Input HREADYOUT_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:207:13:207:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(207)</a><!@TM:1513267954> | Input HRESP_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:216:18:216:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(216)</a><!@TM:1513267954> | Input HRDATA_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:217:13:217:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(217)</a><!@TM:1513267954> | Input HREADYOUT_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:218:13:218:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(218)</a><!@TM:1513267954> | Input HRESP_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:227:18:227:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(227)</a><!@TM:1513267954> | Input HRDATA_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:228:13:228:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(228)</a><!@TM:1513267954> | Input HREADYOUT_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:229:13:229:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(229)</a><!@TM:1513267954> | Input HRESP_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:238:18:238:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(238)</a><!@TM:1513267954> | Input HRDATA_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:239:13:239:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(239)</a><!@TM:1513267954> | Input HREADYOUT_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:240:13:240:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(240)</a><!@TM:1513267954> | Input HRESP_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1513267954> | Input SDATAREADY is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@N:CL159:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1513267954> | Input SHRESP is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:52:16:52:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(52)</a><!@TM:1513267954> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:53:11:53:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(53)</a><!@TM:1513267954> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:54:16:54:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(54)</a><!@TM:1513267954> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:55:11:55:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(55)</a><!@TM:1513267954> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:56:16:56:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(56)</a><!@TM:1513267954> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:57:11:57:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(57)</a><!@TM:1513267954> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:58:16:58:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(58)</a><!@TM:1513267954> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:59:11:59:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(59)</a><!@TM:1513267954> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:60:16:60:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(60)</a><!@TM:1513267954> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:61:11:61:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(61)</a><!@TM:1513267954> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:62:16:62:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(62)</a><!@TM:1513267954> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:63:11:63:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(63)</a><!@TM:1513267954> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:64:16:64:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(64)</a><!@TM:1513267954> | Input HRDATA_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:65:11:65:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(65)</a><!@TM:1513267954> | Input HREADYOUT_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:66:16:66:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(66)</a><!@TM:1513267954> | Input HRDATA_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:67:11:67:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(67)</a><!@TM:1513267954> | Input HREADYOUT_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:68:16:68:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(68)</a><!@TM:1513267954> | Input HRDATA_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:69:11:69:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(69)</a><!@TM:1513267954> | Input HREADYOUT_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:70:16:70:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(70)</a><!@TM:1513267954> | Input HRDATA_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:71:11:71:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(71)</a><!@TM:1513267954> | Input HREADYOUT_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:72:16:72:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(72)</a><!@TM:1513267954> | Input HRDATA_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:73:11:73:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(73)</a><!@TM:1513267954> | Input HREADYOUT_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:74:16:74:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(74)</a><!@TM:1513267954> | Input HRDATA_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:75:11:75:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(75)</a><!@TM:1513267954> | Input HREADYOUT_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:76:16:76:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(76)</a><!@TM:1513267954> | Input HRDATA_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:77:11:77:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(77)</a><!@TM:1513267954> | Input HREADYOUT_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:78:16:78:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(78)</a><!@TM:1513267954> | Input HRDATA_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:79:11:79:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(79)</a><!@TM:1513267954> | Input HREADYOUT_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:80:16:80:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(80)</a><!@TM:1513267954> | Input HRDATA_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:81:11:81:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(81)</a><!@TM:1513267954> | Input HREADYOUT_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:82:16:82:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(82)</a><!@TM:1513267954> | Input HRDATA_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:83:11:83:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(83)</a><!@TM:1513267954> | Input HREADYOUT_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:84:16:84:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(84)</a><!@TM:1513267954> | Input HRDATA_S16 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:85:11:85:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(85)</a><!@TM:1513267954> | Input HREADYOUT_S16 is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@W:CL246:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1513267954> | Input port bits 15 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@W:CL246:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1513267954> | Input port bits 15 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:52:16:52:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(52)</a><!@TM:1513267954> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:53:11:53:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(53)</a><!@TM:1513267954> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:54:16:54:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(54)</a><!@TM:1513267954> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:55:11:55:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(55)</a><!@TM:1513267954> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:56:16:56:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(56)</a><!@TM:1513267954> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:57:11:57:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(57)</a><!@TM:1513267954> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:58:16:58:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(58)</a><!@TM:1513267954> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:59:11:59:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(59)</a><!@TM:1513267954> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:60:16:60:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(60)</a><!@TM:1513267954> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:61:11:61:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(61)</a><!@TM:1513267954> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:62:16:62:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(62)</a><!@TM:1513267954> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:63:11:63:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(63)</a><!@TM:1513267954> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:64:16:64:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(64)</a><!@TM:1513267954> | Input HRDATA_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:65:11:65:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(65)</a><!@TM:1513267954> | Input HREADYOUT_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:66:16:66:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(66)</a><!@TM:1513267954> | Input HRDATA_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:67:11:67:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(67)</a><!@TM:1513267954> | Input HREADYOUT_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:68:16:68:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(68)</a><!@TM:1513267954> | Input HRDATA_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:69:11:69:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(69)</a><!@TM:1513267954> | Input HREADYOUT_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:70:16:70:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(70)</a><!@TM:1513267954> | Input HRDATA_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:71:11:71:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(71)</a><!@TM:1513267954> | Input HREADYOUT_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:72:16:72:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(72)</a><!@TM:1513267954> | Input HRDATA_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:73:11:73:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(73)</a><!@TM:1513267954> | Input HREADYOUT_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:74:16:74:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(74)</a><!@TM:1513267954> | Input HRDATA_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:75:11:75:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(75)</a><!@TM:1513267954> | Input HREADYOUT_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:76:16:76:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(76)</a><!@TM:1513267954> | Input HRDATA_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:77:11:77:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(77)</a><!@TM:1513267954> | Input HREADYOUT_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:78:16:78:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(78)</a><!@TM:1513267954> | Input HRDATA_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:79:11:79:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(79)</a><!@TM:1513267954> | Input HREADYOUT_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:80:16:80:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(80)</a><!@TM:1513267954> | Input HRDATA_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:81:11:81:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(81)</a><!@TM:1513267954> | Input HREADYOUT_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:82:16:82:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(82)</a><!@TM:1513267954> | Input HRDATA_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:83:11:83:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(83)</a><!@TM:1513267954> | Input HREADYOUT_S15 is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v:723:4:723:10:@N:CL201:@XP_MSG">coreconfigmaster.v(723)</a><!@TM:1513267954> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 29 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   100000
   100001
   100010
   100011
   100100
   100101
   100110
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v:104:20:104:25:@W:CL246:@XP_MSG">CoreUARTapb.v(104)</a><!@TM:1513267954> | Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v:158:20:158:31:@A:CL153:@XP_MSG">CoreUARTapb.v(158)</a><!@TM:1513267954> | *Unassigned bits of controlReg3[2:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v:286:0:286:6:@N:CL201:@XP_MSG">Rx_async.v(286)</a><!@TM:1513267954> | Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v:119:0:119:6:@N:CL201:@XP_MSG">Tx_async.v(119)</a><!@TM:1513267954> | Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v:44:11:44:22:@N:CL159:@XP_MSG">Tx_async.v(44)</a><!@TM:1513267954> | Input tx_dout_reg is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v:45:6:45:16:@N:CL159:@XP_MSG">Tx_async.v(45)</a><!@TM:1513267954> | Input fifo_empty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v:46:6:46:15:@N:CL159:@XP_MSG">Tx_async.v(46)</a><!@TM:1513267954> | Input fifo_full is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v:51:15:51:32:@N:CL159:@XP_MSG">Clock_gen.v(51)</a><!@TM:1513267954> | Input BAUD_VAL_FRACTION is unused.
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:131:16:131:27:@W:CL157:@XP_MSG">corejtagdebug.v(131)</a><!@TM:1513267954> | *Output UTDODRV_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:132:16:132:24:@W:CL157:@XP_MSG">corejtagdebug.v(132)</a><!@TM:1513267954> | *Output UTDO_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:94:16:94:25:@N:CL159:@XP_MSG">corejtagdebug.v(94)</a><!@TM:1513267954> | Input UDRCAP_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:95:16:95:24:@N:CL159:@XP_MSG">corejtagdebug.v(95)</a><!@TM:1513267954> | Input UDRSH_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:96:16:96:25:@N:CL159:@XP_MSG">corejtagdebug.v(96)</a><!@TM:1513267954> | Input UDRUPD_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:97:16:97:24:@N:CL159:@XP_MSG">corejtagdebug.v(97)</a><!@TM:1513267954> | Input UIREG_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:98:16:98:24:@N:CL159:@XP_MSG">corejtagdebug.v(98)</a><!@TM:1513267954> | Input URSTB_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:99:16:99:24:@N:CL159:@XP_MSG">corejtagdebug.v(99)</a><!@TM:1513267954> | Input UDRCK_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:100:16:100:23:@N:CL159:@XP_MSG">corejtagdebug.v(100)</a><!@TM:1513267954> | Input UTDI_IN is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:182:26:182:32:@W:CL246:@XP_MSG">coregpio.v(182)</a><!@TM:1513267954> | Input port bits 31 to 7 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:186:26:186:33:@N:CL159:@XP_MSG">coregpio.v(186)</a><!@TM:1513267954> | Input GPIO_IN is unused.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1513267954> | Found sequential shift xhdl1.GEN_BITS[0].gpin3 with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1513267954> | Found sequential shift xhdl1.GEN_BITS[1].gpin3 with address depth of 3 words and data bit width of 1.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:182:26:182:32:@W:CL246:@XP_MSG">coregpio.v(182)</a><!@TM:1513267954> | Input port bits 31 to 2 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:75:18:75:23:@W:CL246:@XP_MSG">coreapb3.v(75)</a><!@TM:1513267954> | Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:72:36:72:41:@N:CL159:@XP_MSG">coreapb3.v(72)</a><!@TM:1513267954> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:73:13:73:20:@N:CL159:@XP_MSG">coreapb3.v(73)</a><!@TM:1513267954> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:74:13:74:17:@N:CL159:@XP_MSG">coreapb3.v(74)</a><!@TM:1513267954> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:104:18:104:26:@N:CL159:@XP_MSG">coreapb3.v(104)</a><!@TM:1513267954> | Input PRDATAS0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:110:18:110:26:@N:CL159:@XP_MSG">coreapb3.v(110)</a><!@TM:1513267954> | Input PRDATAS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:111:18:111:26:@N:CL159:@XP_MSG">coreapb3.v(111)</a><!@TM:1513267954> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:112:18:112:26:@N:CL159:@XP_MSG">coreapb3.v(112)</a><!@TM:1513267954> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:113:18:113:26:@N:CL159:@XP_MSG">coreapb3.v(113)</a><!@TM:1513267954> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:114:18:114:27:@N:CL159:@XP_MSG">coreapb3.v(114)</a><!@TM:1513267954> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:115:18:115:27:@N:CL159:@XP_MSG">coreapb3.v(115)</a><!@TM:1513267954> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:116:18:116:27:@N:CL159:@XP_MSG">coreapb3.v(116)</a><!@TM:1513267954> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:117:18:117:27:@N:CL159:@XP_MSG">coreapb3.v(117)</a><!@TM:1513267954> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:118:18:118:27:@N:CL159:@XP_MSG">coreapb3.v(118)</a><!@TM:1513267954> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:119:18:119:27:@N:CL159:@XP_MSG">coreapb3.v(119)</a><!@TM:1513267954> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:121:13:121:21:@N:CL159:@XP_MSG">coreapb3.v(121)</a><!@TM:1513267954> | Input PREADYS0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:127:13:127:21:@N:CL159:@XP_MSG">coreapb3.v(127)</a><!@TM:1513267954> | Input PREADYS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:128:13:128:21:@N:CL159:@XP_MSG">coreapb3.v(128)</a><!@TM:1513267954> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:129:13:129:21:@N:CL159:@XP_MSG">coreapb3.v(129)</a><!@TM:1513267954> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:130:13:130:21:@N:CL159:@XP_MSG">coreapb3.v(130)</a><!@TM:1513267954> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:131:13:131:22:@N:CL159:@XP_MSG">coreapb3.v(131)</a><!@TM:1513267954> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:132:13:132:22:@N:CL159:@XP_MSG">coreapb3.v(132)</a><!@TM:1513267954> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:133:13:133:22:@N:CL159:@XP_MSG">coreapb3.v(133)</a><!@TM:1513267954> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:134:13:134:22:@N:CL159:@XP_MSG">coreapb3.v(134)</a><!@TM:1513267954> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:135:13:135:22:@N:CL159:@XP_MSG">coreapb3.v(135)</a><!@TM:1513267954> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:136:13:136:22:@N:CL159:@XP_MSG">coreapb3.v(136)</a><!@TM:1513267954> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:138:13:138:22:@N:CL159:@XP_MSG">coreapb3.v(138)</a><!@TM:1513267954> | Input PSLVERRS0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:144:13:144:22:@N:CL159:@XP_MSG">coreapb3.v(144)</a><!@TM:1513267954> | Input PSLVERRS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:145:13:145:22:@N:CL159:@XP_MSG">coreapb3.v(145)</a><!@TM:1513267954> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:146:13:146:22:@N:CL159:@XP_MSG">coreapb3.v(146)</a><!@TM:1513267954> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:147:13:147:22:@N:CL159:@XP_MSG">coreapb3.v(147)</a><!@TM:1513267954> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:148:13:148:23:@N:CL159:@XP_MSG">coreapb3.v(148)</a><!@TM:1513267954> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:149:13:149:23:@N:CL159:@XP_MSG">coreapb3.v(149)</a><!@TM:1513267954> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:150:13:150:23:@N:CL159:@XP_MSG">coreapb3.v(150)</a><!@TM:1513267954> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:151:13:151:23:@N:CL159:@XP_MSG">coreapb3.v(151)</a><!@TM:1513267954> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:152:13:152:23:@N:CL159:@XP_MSG">coreapb3.v(152)</a><!@TM:1513267954> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:153:13:153:23:@N:CL159:@XP_MSG">coreapb3.v(153)</a><!@TM:1513267954> | Input PSLVERRS15 is unused.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v:33:28:33:34:@W:CL247:@XP_MSG">coreahbtoapb3.v(33)</a><!@TM:1513267954> | Input port bit 0 of HTRANS[1:0] is unused</font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v:111:4:111:10:@N:CL201:@XP_MSG">coreahbtoapb3_penablescheduler.v(111)</a><!@TM:1513267954> | Trying to extract state machine for register penableSchedulerState.
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v:265:4:265:10:@N:CL201:@XP_MSG">coreahbtoapb3_ahbtoapbsm.v(265)</a><!@TM:1513267954> | Trying to extract state machine for register ahbToApbSMState.
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:120:15:120:24:@W:CL247:@XP_MSG">coreahblite.v(120)</a><!@TM:1513267954> | Input port bit 0 of HTRANS_M0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:131:15:131:24:@W:CL247:@XP_MSG">coreahblite.v(131)</a><!@TM:1513267954> | Input port bit 0 of HTRANS_M1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:142:15:142:24:@W:CL247:@XP_MSG">coreahblite.v(142)</a><!@TM:1513267954> | Input port bit 0 of HTRANS_M2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:153:15:153:24:@W:CL247:@XP_MSG">coreahblite.v(153)</a><!@TM:1513267954> | Input port bit 0 of HTRANS_M3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:163:15:163:23:@W:CL247:@XP_MSG">coreahblite.v(163)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:176:15:176:23:@W:CL247:@XP_MSG">coreahblite.v(176)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:189:15:189:23:@W:CL247:@XP_MSG">coreahblite.v(189)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:202:15:202:23:@W:CL247:@XP_MSG">coreahblite.v(202)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:215:15:215:23:@W:CL247:@XP_MSG">coreahblite.v(215)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S4[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:228:15:228:23:@W:CL247:@XP_MSG">coreahblite.v(228)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S5[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:241:15:241:23:@W:CL247:@XP_MSG">coreahblite.v(241)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S6[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:254:15:254:23:@W:CL247:@XP_MSG">coreahblite.v(254)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S7[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:267:15:267:23:@W:CL247:@XP_MSG">coreahblite.v(267)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S8[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:280:15:280:23:@W:CL247:@XP_MSG">coreahblite.v(280)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S9[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:293:15:293:24:@W:CL247:@XP_MSG">coreahblite.v(293)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S10[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:306:15:306:24:@W:CL247:@XP_MSG">coreahblite.v(306)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S11[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:319:15:319:24:@W:CL247:@XP_MSG">coreahblite.v(319)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S12[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:332:15:332:24:@W:CL247:@XP_MSG">coreahblite.v(332)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S13[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:345:15:345:24:@W:CL247:@XP_MSG">coreahblite.v(345)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S14[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:358:15:358:24:@W:CL247:@XP_MSG">coreahblite.v(358)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S15[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:371:15:371:24:@W:CL247:@XP_MSG">coreahblite.v(371)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S16[1:0] is unused</font>

@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:123:15:123:24:@N:CL159:@XP_MSG">coreahblite.v(123)</a><!@TM:1513267954> | Input HBURST_M0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:124:15:124:23:@N:CL159:@XP_MSG">coreahblite.v(124)</a><!@TM:1513267954> | Input HPROT_M0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:134:15:134:24:@N:CL159:@XP_MSG">coreahblite.v(134)</a><!@TM:1513267954> | Input HBURST_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:135:15:135:23:@N:CL159:@XP_MSG">coreahblite.v(135)</a><!@TM:1513267954> | Input HPROT_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:145:15:145:24:@N:CL159:@XP_MSG">coreahblite.v(145)</a><!@TM:1513267954> | Input HBURST_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:146:15:146:23:@N:CL159:@XP_MSG">coreahblite.v(146)</a><!@TM:1513267954> | Input HPROT_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:156:15:156:24:@N:CL159:@XP_MSG">coreahblite.v(156)</a><!@TM:1513267954> | Input HBURST_M3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:157:15:157:23:@N:CL159:@XP_MSG">coreahblite.v(157)</a><!@TM:1513267954> | Input HPROT_M3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:51:18:51:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(51)</a><!@TM:1513267954> | Input HWDATA_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:60:18:60:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(60)</a><!@TM:1513267954> | Input HWDATA_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:69:18:69:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(69)</a><!@TM:1513267954> | Input HWDATA_M3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:73:18:73:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(73)</a><!@TM:1513267954> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:74:13:74:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(74)</a><!@TM:1513267954> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:75:13:75:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(75)</a><!@TM:1513267954> | Input HRESP_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:84:18:84:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(84)</a><!@TM:1513267954> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:85:13:85:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(85)</a><!@TM:1513267954> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:86:13:86:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(86)</a><!@TM:1513267954> | Input HRESP_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:95:18:95:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(95)</a><!@TM:1513267954> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:96:13:96:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(96)</a><!@TM:1513267954> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:97:13:97:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(97)</a><!@TM:1513267954> | Input HRESP_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:106:18:106:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(106)</a><!@TM:1513267954> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:107:13:107:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(107)</a><!@TM:1513267954> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:108:13:108:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(108)</a><!@TM:1513267954> | Input HRESP_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:117:18:117:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(117)</a><!@TM:1513267954> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:118:13:118:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(118)</a><!@TM:1513267954> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:119:13:119:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(119)</a><!@TM:1513267954> | Input HRESP_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:128:18:128:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(128)</a><!@TM:1513267954> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:129:13:129:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(129)</a><!@TM:1513267954> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:130:13:130:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(130)</a><!@TM:1513267954> | Input HRESP_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:139:18:139:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(139)</a><!@TM:1513267954> | Input HRDATA_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:140:13:140:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(140)</a><!@TM:1513267954> | Input HREADYOUT_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:141:13:141:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(141)</a><!@TM:1513267954> | Input HRESP_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:150:18:150:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(150)</a><!@TM:1513267954> | Input HRDATA_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:151:13:151:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(151)</a><!@TM:1513267954> | Input HREADYOUT_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:152:13:152:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(152)</a><!@TM:1513267954> | Input HRESP_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:161:18:161:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(161)</a><!@TM:1513267954> | Input HRDATA_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:162:13:162:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(162)</a><!@TM:1513267954> | Input HREADYOUT_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:163:13:163:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(163)</a><!@TM:1513267954> | Input HRESP_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:172:18:172:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(172)</a><!@TM:1513267954> | Input HRDATA_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:173:13:173:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(173)</a><!@TM:1513267954> | Input HREADYOUT_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:174:13:174:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(174)</a><!@TM:1513267954> | Input HRESP_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:183:18:183:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(183)</a><!@TM:1513267954> | Input HRDATA_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:184:13:184:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(184)</a><!@TM:1513267954> | Input HREADYOUT_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:185:13:185:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(185)</a><!@TM:1513267954> | Input HRESP_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:194:18:194:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(194)</a><!@TM:1513267954> | Input HRDATA_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:195:13:195:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(195)</a><!@TM:1513267954> | Input HREADYOUT_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:196:13:196:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(196)</a><!@TM:1513267954> | Input HRESP_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:205:18:205:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(205)</a><!@TM:1513267954> | Input HRDATA_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:206:13:206:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(206)</a><!@TM:1513267954> | Input HREADYOUT_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:207:13:207:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(207)</a><!@TM:1513267954> | Input HRESP_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:216:18:216:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(216)</a><!@TM:1513267954> | Input HRDATA_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:217:13:217:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(217)</a><!@TM:1513267954> | Input HREADYOUT_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:218:13:218:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(218)</a><!@TM:1513267954> | Input HRESP_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:227:18:227:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(227)</a><!@TM:1513267954> | Input HRDATA_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:228:13:228:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(228)</a><!@TM:1513267954> | Input HREADYOUT_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:229:13:229:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(229)</a><!@TM:1513267954> | Input HRESP_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:238:18:238:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(238)</a><!@TM:1513267954> | Input HRDATA_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:239:13:239:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(239)</a><!@TM:1513267954> | Input HREADYOUT_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:240:13:240:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(240)</a><!@TM:1513267954> | Input HRESP_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1513267954> | Input SDATAREADY is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@N:CL159:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1513267954> | Input SHRESP is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:52:16:52:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(52)</a><!@TM:1513267954> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:53:11:53:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(53)</a><!@TM:1513267954> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:54:16:54:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(54)</a><!@TM:1513267954> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:55:11:55:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(55)</a><!@TM:1513267954> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:56:16:56:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(56)</a><!@TM:1513267954> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:57:11:57:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(57)</a><!@TM:1513267954> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:58:16:58:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(58)</a><!@TM:1513267954> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:59:11:59:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(59)</a><!@TM:1513267954> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:60:16:60:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(60)</a><!@TM:1513267954> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:61:11:61:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(61)</a><!@TM:1513267954> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:62:16:62:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(62)</a><!@TM:1513267954> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:63:11:63:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(63)</a><!@TM:1513267954> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:64:16:64:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(64)</a><!@TM:1513267954> | Input HRDATA_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:65:11:65:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(65)</a><!@TM:1513267954> | Input HREADYOUT_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:66:16:66:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(66)</a><!@TM:1513267954> | Input HRDATA_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:67:11:67:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(67)</a><!@TM:1513267954> | Input HREADYOUT_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:68:16:68:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(68)</a><!@TM:1513267954> | Input HRDATA_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:69:11:69:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(69)</a><!@TM:1513267954> | Input HREADYOUT_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:70:16:70:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(70)</a><!@TM:1513267954> | Input HRDATA_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:71:11:71:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(71)</a><!@TM:1513267954> | Input HREADYOUT_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:72:16:72:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(72)</a><!@TM:1513267954> | Input HRDATA_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:73:11:73:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(73)</a><!@TM:1513267954> | Input HREADYOUT_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:74:16:74:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(74)</a><!@TM:1513267954> | Input HRDATA_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:75:11:75:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(75)</a><!@TM:1513267954> | Input HREADYOUT_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:76:16:76:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(76)</a><!@TM:1513267954> | Input HRDATA_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:77:11:77:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(77)</a><!@TM:1513267954> | Input HREADYOUT_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:78:16:78:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(78)</a><!@TM:1513267954> | Input HRDATA_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:79:11:79:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(79)</a><!@TM:1513267954> | Input HREADYOUT_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:80:16:80:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(80)</a><!@TM:1513267954> | Input HRDATA_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:81:11:81:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(81)</a><!@TM:1513267954> | Input HREADYOUT_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:82:16:82:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(82)</a><!@TM:1513267954> | Input HRDATA_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:83:11:83:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(83)</a><!@TM:1513267954> | Input HREADYOUT_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:84:16:84:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(84)</a><!@TM:1513267954> | Input HRDATA_S16 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:85:11:85:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(85)</a><!@TM:1513267954> | Input HREADYOUT_S16 is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@W:CL246:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1513267954> | Input port bits 15 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@W:CL246:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1513267954> | Input port bits 15 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:52:16:52:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(52)</a><!@TM:1513267954> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:53:11:53:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(53)</a><!@TM:1513267954> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:54:16:54:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(54)</a><!@TM:1513267954> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:55:11:55:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(55)</a><!@TM:1513267954> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:56:16:56:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(56)</a><!@TM:1513267954> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:57:11:57:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(57)</a><!@TM:1513267954> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:58:16:58:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(58)</a><!@TM:1513267954> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:59:11:59:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(59)</a><!@TM:1513267954> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:60:16:60:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(60)</a><!@TM:1513267954> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:61:11:61:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(61)</a><!@TM:1513267954> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:62:16:62:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(62)</a><!@TM:1513267954> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:63:11:63:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(63)</a><!@TM:1513267954> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:64:16:64:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(64)</a><!@TM:1513267954> | Input HRDATA_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:65:11:65:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(65)</a><!@TM:1513267954> | Input HREADYOUT_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:66:16:66:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(66)</a><!@TM:1513267954> | Input HRDATA_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:67:11:67:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(67)</a><!@TM:1513267954> | Input HREADYOUT_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:68:16:68:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(68)</a><!@TM:1513267954> | Input HRDATA_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:69:11:69:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(69)</a><!@TM:1513267954> | Input HREADYOUT_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:70:16:70:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(70)</a><!@TM:1513267954> | Input HRDATA_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:71:11:71:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(71)</a><!@TM:1513267954> | Input HREADYOUT_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:72:16:72:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(72)</a><!@TM:1513267954> | Input HRDATA_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:73:11:73:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(73)</a><!@TM:1513267954> | Input HREADYOUT_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:74:16:74:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(74)</a><!@TM:1513267954> | Input HRDATA_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:75:11:75:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(75)</a><!@TM:1513267954> | Input HREADYOUT_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:76:16:76:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(76)</a><!@TM:1513267954> | Input HRDATA_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:77:11:77:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(77)</a><!@TM:1513267954> | Input HREADYOUT_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:78:16:78:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(78)</a><!@TM:1513267954> | Input HRDATA_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:79:11:79:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(79)</a><!@TM:1513267954> | Input HREADYOUT_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:80:16:80:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(80)</a><!@TM:1513267954> | Input HRDATA_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:81:11:81:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(81)</a><!@TM:1513267954> | Input HREADYOUT_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:82:16:82:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(82)</a><!@TM:1513267954> | Input HRDATA_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:83:11:83:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(83)</a><!@TM:1513267954> | Input HREADYOUT_S15 is unused.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:120:15:120:24:@W:CL247:@XP_MSG">coreahblite.v(120)</a><!@TM:1513267954> | Input port bit 0 of HTRANS_M0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:131:15:131:24:@W:CL247:@XP_MSG">coreahblite.v(131)</a><!@TM:1513267954> | Input port bit 0 of HTRANS_M1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:142:15:142:24:@W:CL247:@XP_MSG">coreahblite.v(142)</a><!@TM:1513267954> | Input port bit 0 of HTRANS_M2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:153:15:153:24:@W:CL247:@XP_MSG">coreahblite.v(153)</a><!@TM:1513267954> | Input port bit 0 of HTRANS_M3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:163:15:163:23:@W:CL247:@XP_MSG">coreahblite.v(163)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:176:15:176:23:@W:CL247:@XP_MSG">coreahblite.v(176)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:189:15:189:23:@W:CL247:@XP_MSG">coreahblite.v(189)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:202:15:202:23:@W:CL247:@XP_MSG">coreahblite.v(202)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:215:15:215:23:@W:CL247:@XP_MSG">coreahblite.v(215)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S4[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:228:15:228:23:@W:CL247:@XP_MSG">coreahblite.v(228)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S5[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:241:15:241:23:@W:CL247:@XP_MSG">coreahblite.v(241)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S6[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:254:15:254:23:@W:CL247:@XP_MSG">coreahblite.v(254)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S7[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:267:15:267:23:@W:CL247:@XP_MSG">coreahblite.v(267)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S8[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:280:15:280:23:@W:CL247:@XP_MSG">coreahblite.v(280)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S9[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:293:15:293:24:@W:CL247:@XP_MSG">coreahblite.v(293)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S10[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:306:15:306:24:@W:CL247:@XP_MSG">coreahblite.v(306)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S11[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:319:15:319:24:@W:CL247:@XP_MSG">coreahblite.v(319)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S12[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:332:15:332:24:@W:CL247:@XP_MSG">coreahblite.v(332)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S13[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:345:15:345:24:@W:CL247:@XP_MSG">coreahblite.v(345)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S14[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:358:15:358:24:@W:CL247:@XP_MSG">coreahblite.v(358)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S15[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:371:15:371:24:@W:CL247:@XP_MSG">coreahblite.v(371)</a><!@TM:1513267954> | Input port bit 1 of HRESP_S16[1:0] is unused</font>

@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:123:15:123:24:@N:CL159:@XP_MSG">coreahblite.v(123)</a><!@TM:1513267954> | Input HBURST_M0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:124:15:124:23:@N:CL159:@XP_MSG">coreahblite.v(124)</a><!@TM:1513267954> | Input HPROT_M0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:134:15:134:24:@N:CL159:@XP_MSG">coreahblite.v(134)</a><!@TM:1513267954> | Input HBURST_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:135:15:135:23:@N:CL159:@XP_MSG">coreahblite.v(135)</a><!@TM:1513267954> | Input HPROT_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:145:15:145:24:@N:CL159:@XP_MSG">coreahblite.v(145)</a><!@TM:1513267954> | Input HBURST_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:146:15:146:23:@N:CL159:@XP_MSG">coreahblite.v(146)</a><!@TM:1513267954> | Input HPROT_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:156:15:156:24:@N:CL159:@XP_MSG">coreahblite.v(156)</a><!@TM:1513267954> | Input HBURST_M3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:157:15:157:23:@N:CL159:@XP_MSG">coreahblite.v(157)</a><!@TM:1513267954> | Input HPROT_M3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:51:18:51:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(51)</a><!@TM:1513267954> | Input HWDATA_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:60:18:60:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(60)</a><!@TM:1513267954> | Input HWDATA_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:69:18:69:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(69)</a><!@TM:1513267954> | Input HWDATA_M3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:73:18:73:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(73)</a><!@TM:1513267954> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:74:13:74:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(74)</a><!@TM:1513267954> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:75:13:75:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(75)</a><!@TM:1513267954> | Input HRESP_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:84:18:84:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(84)</a><!@TM:1513267954> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:85:13:85:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(85)</a><!@TM:1513267954> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:86:13:86:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(86)</a><!@TM:1513267954> | Input HRESP_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:95:18:95:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(95)</a><!@TM:1513267954> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:96:13:96:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(96)</a><!@TM:1513267954> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:97:13:97:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(97)</a><!@TM:1513267954> | Input HRESP_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:106:18:106:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(106)</a><!@TM:1513267954> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:107:13:107:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(107)</a><!@TM:1513267954> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:108:13:108:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(108)</a><!@TM:1513267954> | Input HRESP_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:117:18:117:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(117)</a><!@TM:1513267954> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:118:13:118:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(118)</a><!@TM:1513267954> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:119:13:119:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(119)</a><!@TM:1513267954> | Input HRESP_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:128:18:128:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(128)</a><!@TM:1513267954> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:129:13:129:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(129)</a><!@TM:1513267954> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:130:13:130:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(130)</a><!@TM:1513267954> | Input HRESP_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:161:18:161:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(161)</a><!@TM:1513267954> | Input HRDATA_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:162:13:162:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(162)</a><!@TM:1513267954> | Input HREADYOUT_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:163:13:163:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(163)</a><!@TM:1513267954> | Input HRESP_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:172:18:172:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(172)</a><!@TM:1513267954> | Input HRDATA_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:173:13:173:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(173)</a><!@TM:1513267954> | Input HREADYOUT_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:174:13:174:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(174)</a><!@TM:1513267954> | Input HRESP_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:183:18:183:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(183)</a><!@TM:1513267954> | Input HRDATA_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:184:13:184:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(184)</a><!@TM:1513267954> | Input HREADYOUT_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:185:13:185:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(185)</a><!@TM:1513267954> | Input HRESP_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:194:18:194:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(194)</a><!@TM:1513267954> | Input HRDATA_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:195:13:195:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(195)</a><!@TM:1513267954> | Input HREADYOUT_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:196:13:196:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(196)</a><!@TM:1513267954> | Input HRESP_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:205:18:205:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(205)</a><!@TM:1513267954> | Input HRDATA_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:206:13:206:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(206)</a><!@TM:1513267954> | Input HREADYOUT_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:207:13:207:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(207)</a><!@TM:1513267954> | Input HRESP_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:216:18:216:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(216)</a><!@TM:1513267954> | Input HRDATA_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:217:13:217:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(217)</a><!@TM:1513267954> | Input HREADYOUT_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:218:13:218:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(218)</a><!@TM:1513267954> | Input HRESP_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:227:18:227:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(227)</a><!@TM:1513267954> | Input HRDATA_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:228:13:228:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(228)</a><!@TM:1513267954> | Input HREADYOUT_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:229:13:229:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(229)</a><!@TM:1513267954> | Input HRESP_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:238:18:238:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(238)</a><!@TM:1513267954> | Input HRDATA_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:239:13:239:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(239)</a><!@TM:1513267954> | Input HREADYOUT_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:240:13:240:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(240)</a><!@TM:1513267954> | Input HRESP_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:249:18:249:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(249)</a><!@TM:1513267954> | Input HRDATA_S16 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:250:13:250:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(250)</a><!@TM:1513267954> | Input HREADYOUT_S16 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:251:13:251:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(251)</a><!@TM:1513267954> | Input HRESP_S16 is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:CL201:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513267954> | Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1513267954> | Input SDATAREADY is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@N:CL159:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1513267954> | Input SHRESP is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:52:16:52:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(52)</a><!@TM:1513267954> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:53:11:53:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(53)</a><!@TM:1513267954> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:54:16:54:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(54)</a><!@TM:1513267954> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:55:11:55:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(55)</a><!@TM:1513267954> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:56:16:56:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(56)</a><!@TM:1513267954> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:57:11:57:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(57)</a><!@TM:1513267954> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:58:16:58:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(58)</a><!@TM:1513267954> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:59:11:59:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(59)</a><!@TM:1513267954> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:60:16:60:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(60)</a><!@TM:1513267954> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:61:11:61:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(61)</a><!@TM:1513267954> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:62:16:62:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(62)</a><!@TM:1513267954> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:63:11:63:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(63)</a><!@TM:1513267954> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:64:16:64:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(64)</a><!@TM:1513267954> | Input HRDATA_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:65:11:65:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(65)</a><!@TM:1513267954> | Input HREADYOUT_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:66:16:66:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(66)</a><!@TM:1513267954> | Input HRDATA_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:67:11:67:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(67)</a><!@TM:1513267954> | Input HREADYOUT_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:68:16:68:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(68)</a><!@TM:1513267954> | Input HRDATA_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:69:11:69:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(69)</a><!@TM:1513267954> | Input HREADYOUT_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:70:16:70:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(70)</a><!@TM:1513267954> | Input HRDATA_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:71:11:71:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(71)</a><!@TM:1513267954> | Input HREADYOUT_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:72:16:72:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(72)</a><!@TM:1513267954> | Input HRDATA_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:73:11:73:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(73)</a><!@TM:1513267954> | Input HREADYOUT_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:74:16:74:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(74)</a><!@TM:1513267954> | Input HRDATA_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:75:11:75:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(75)</a><!@TM:1513267954> | Input HREADYOUT_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:76:16:76:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(76)</a><!@TM:1513267954> | Input HRDATA_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:77:11:77:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(77)</a><!@TM:1513267954> | Input HREADYOUT_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:78:16:78:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(78)</a><!@TM:1513267954> | Input HRDATA_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:79:11:79:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(79)</a><!@TM:1513267954> | Input HREADYOUT_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:80:16:80:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(80)</a><!@TM:1513267954> | Input HRDATA_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:81:11:81:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(81)</a><!@TM:1513267954> | Input HREADYOUT_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:82:16:82:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(82)</a><!@TM:1513267954> | Input HRDATA_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:83:11:83:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(83)</a><!@TM:1513267954> | Input HREADYOUT_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:84:16:84:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(84)</a><!@TM:1513267954> | Input HRDATA_S16 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:85:11:85:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(85)</a><!@TM:1513267954> | Input HREADYOUT_S16 is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@W:CL246:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1513267954> | Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@W:CL246:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1513267954> | Input port bits 5 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@W:CL246:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1513267954> | Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@W:CL246:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1513267954> | Input port bits 5 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:52:16:52:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(52)</a><!@TM:1513267954> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:53:11:53:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(53)</a><!@TM:1513267954> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:54:16:54:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(54)</a><!@TM:1513267954> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:55:11:55:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(55)</a><!@TM:1513267954> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:56:16:56:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(56)</a><!@TM:1513267954> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:57:11:57:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(57)</a><!@TM:1513267954> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:58:16:58:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(58)</a><!@TM:1513267954> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:59:11:59:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(59)</a><!@TM:1513267954> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:60:16:60:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(60)</a><!@TM:1513267954> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:61:11:61:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(61)</a><!@TM:1513267954> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:62:16:62:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(62)</a><!@TM:1513267954> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:63:11:63:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(63)</a><!@TM:1513267954> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:68:16:68:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(68)</a><!@TM:1513267954> | Input HRDATA_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:69:11:69:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(69)</a><!@TM:1513267954> | Input HREADYOUT_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:70:16:70:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(70)</a><!@TM:1513267954> | Input HRDATA_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:71:11:71:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(71)</a><!@TM:1513267954> | Input HREADYOUT_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:72:16:72:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(72)</a><!@TM:1513267954> | Input HRDATA_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:73:11:73:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(73)</a><!@TM:1513267954> | Input HREADYOUT_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:74:16:74:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(74)</a><!@TM:1513267954> | Input HRDATA_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:75:11:75:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(75)</a><!@TM:1513267954> | Input HREADYOUT_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:76:16:76:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(76)</a><!@TM:1513267954> | Input HRDATA_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:77:11:77:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(77)</a><!@TM:1513267954> | Input HREADYOUT_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:78:16:78:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(78)</a><!@TM:1513267954> | Input HRDATA_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:79:11:79:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(79)</a><!@TM:1513267954> | Input HREADYOUT_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:80:16:80:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(80)</a><!@TM:1513267954> | Input HRDATA_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:81:11:81:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(81)</a><!@TM:1513267954> | Input HREADYOUT_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:82:16:82:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(82)</a><!@TM:1513267954> | Input HRDATA_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:83:11:83:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(83)</a><!@TM:1513267954> | Input HREADYOUT_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:84:16:84:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(84)</a><!@TM:1513267954> | Input HRDATA_S16 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:85:11:85:24:@N:CL159:@XP_MSG">coreahblite_masterstage.v(85)</a><!@TM:1513267954> | Input HREADYOUT_S16 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:43s; CPU Time elapsed 0h:00m:42s; Memory used current: 197MB peak: 218MB)

Process took 0h:00m:43s realtime, 0h:00m:42s cputime

Process completed successfully.
# Thu Dec 14 16:12:33 2017

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1513267954> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 118MB peak: 119MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Dec 14 16:12:34 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:44s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:44s realtime, 0h:00m:44s cputime

Process completed successfully.
# Thu Dec 14 16:12:34 2017

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1513267958> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 151MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Dec 14 16:12:38 2017

###########################################################]
Pre-mapping Report

# Thu Dec 14 16:12:38 2017

<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\designer\PROC_SUBSYSTEM\synthesis.fdc
-<a href="C:\Users\hbreslin\OneDrive:@XP_FILE">OneDrive</a>
Printing clock  summary report in "C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\PROC_SUBSYSTEM_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1513267964> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1513267964> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 232MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 232MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 232MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 232MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3626:2:3626:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3626)</a><!@TM:1513267964> | Removing user instance CoreAHBLite_0.matrix4x16.slavestage_16 because it is equivalent to instance CoreAHBLite_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3580:2:3580:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3580)</a><!@TM:1513267964> | Removing user instance CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3534:2:3534:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3534)</a><!@TM:1513267964> | Removing user instance CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3488:2:3488:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3488)</a><!@TM:1513267964> | Removing user instance CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3442:2:3442:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3442)</a><!@TM:1513267964> | Removing user instance CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3396:2:3396:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3396)</a><!@TM:1513267964> | Removing user instance CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3304:2:3304:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3304)</a><!@TM:1513267964> | Removing user instance CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3258:2:3258:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3258)</a><!@TM:1513267964> | Removing user instance CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3120:2:3120:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3120)</a><!@TM:1513267964> | Removing user instance CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3074:2:3074:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3074)</a><!@TM:1513267964> | Removing user instance CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v:217:33:217:37:@N:MO111:@XP_MSG">corejtagdebug.v(217)</a><!@TM:1513267964> | Tristate driver UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v:217:33:217:37:@N:MO111:@XP_MSG">corejtagdebug.v(217)</a><!@TM:1513267964> | Tristate driver UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">hpms_0_sb_fabosc_0_osc.v(17)</a><!@TM:1513267964> | Tristate driver RCOSC_1MHZ_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">hpms_0_sb_fabosc_0_osc.v(18)</a><!@TM:1513267964> | Tristate driver RCOSC_1MHZ_O2F (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v:15:7:15:25:@N:MO111:@XP_MSG">hpms_0_sb_fabosc_0_osc.v(15)</a><!@TM:1513267964> | Tristate driver RCOSC_25_50MHZ_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">hpms_0_sb_fabosc_0_osc.v(19)</a><!@TM:1513267964> | Tristate driver XTLOSC_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">hpms_0_sb_fabosc_0_osc.v(20)</a><!@TM:1513267964> | Tristate driver XTLOSC_O2F (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:99:34:99:41:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(99)</a><!@TM:1513267964> | Tristate driver DRV_TDO (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s(verilog)) on net DRV_TDO (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1513267964> | Sequential instance HPMS_0_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1513267964> | Sequential instance HPMS_0_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1513267964> | Sequential instance HPMS_0_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1513267964> | Sequential instance HPMS_0_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO129:@XP_MSG">coreresetp.v(769)</a><!@TM:1513267964> | Sequential instance HPMS_0_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1513267964> | Sequential instance HPMS_0_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1513267964> | Sequential instance HPMS_0_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1513267964> | Sequential instance HPMS_0_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1513267964> | Sequential instance HPMS_0_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO129:@XP_MSG">coreresetp.v(769)</a><!@TM:1513267964> | Sequential instance HPMS_0_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1513267964> | Sequential instance HPMS_0_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1513267964> | Sequential instance HPMS_0_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1513267964> | Sequential instance HPMS_0_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1513267964> | Sequential instance HPMS_0_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:MO129:@XP_MSG">coreresetp.v(1388)</a><!@TM:1513267964> | Sequential instance HPMS_0_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO156:@XP_HELP">MO156</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:211:2:211:8:@W:MO156:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(211)</a><!@TM:1513267964> | RAM ram_address[13:0] removed due to constant propagation. </font>
<font color=#A52A2A>@W:<a href="@W:MO156:@XP_HELP">MO156</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:211:2:211:8:@W:MO156:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(211)</a><!@TM:1513267964> | RAM ram_param[1:0] removed due to constant propagation. </font>
<font color=#A52A2A>@W:<a href="@W:MO156:@XP_HELP">MO156</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:211:2:211:8:@W:MO156:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(211)</a><!@TM:1513267964> | RAM ram_size[3:0] removed due to constant propagation. </font>
<font color=#A52A2A>@W:<a href="@W:MO156:@XP_HELP">MO156</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:211:2:211:8:@W:MO156:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(211)</a><!@TM:1513267964> | RAM ram_source[1:0] removed due to constant propagation. </font>
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1513267964> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1513267964> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1513267964> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1513267964> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1513267964> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1513267964> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1513267964> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1513267964> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1513267964> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2703:2:2703:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2703)</a><!@TM:1513267964> | Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2767:2:2767:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2767)</a><!@TM:1513267964> | Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2831:2:2831:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2831)</a><!@TM:1513267964> | Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1513267964> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1513267964> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z6_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1513267964> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_3(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1513267964> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1513267964> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z6_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1513267964> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1513267964> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1513267964> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z6_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1513267964> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_3(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2703:2:2703:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2703)</a><!@TM:1513267964> | Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2767:2:2767:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2767)</a><!@TM:1513267964> | Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2831:2:2831:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2831)</a><!@TM:1513267964> | Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1513267964> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z14_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1513267964> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1513267964> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_5(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1513267964> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z14_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1513267964> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1513267964> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_6(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2767:2:2767:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2767)</a><!@TM:1513267964> | Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2831:2:2831:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2831)</a><!@TM:1513267964> | Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_1.v:461:65:461:127:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tl_buffer_1.v(461)</a><!@TM:1513267964> | Removing instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_6 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_6(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2025:71:2025:85:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2025)</a><!@TM:1513267964> | Removing instance LevelGateway_1 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2033:71:2033:85:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2033)</a><!@TM:1513267964> | Removing instance LevelGateway_2 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2041:71:2041:85:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2041)</a><!@TM:1513267964> | Removing instance LevelGateway_3 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2049:71:2049:85:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2049)</a><!@TM:1513267964> | Removing instance LevelGateway_4 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2057:71:2057:85:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2057)</a><!@TM:1513267964> | Removing instance LevelGateway_5 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2065:71:2065:85:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2065)</a><!@TM:1513267964> | Removing instance LevelGateway_6 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2073:71:2073:85:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2073)</a><!@TM:1513267964> | Removing instance LevelGateway_7 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2081:71:2081:85:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2081)</a><!@TM:1513267964> | Removing instance LevelGateway_8 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2089:71:2089:85:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2089)</a><!@TM:1513267964> | Removing instance LevelGateway_9 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2097:71:2097:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2097)</a><!@TM:1513267964> | Removing instance LevelGateway_10 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2105:71:2105:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2105)</a><!@TM:1513267964> | Removing instance LevelGateway_11 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2113:71:2113:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2113)</a><!@TM:1513267964> | Removing instance LevelGateway_12 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2121:71:2121:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2121)</a><!@TM:1513267964> | Removing instance LevelGateway_13 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2129:71:2129:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2129)</a><!@TM:1513267964> | Removing instance LevelGateway_14 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2137:71:2137:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2137)</a><!@TM:1513267964> | Removing instance LevelGateway_15 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2145:71:2145:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2145)</a><!@TM:1513267964> | Removing instance LevelGateway_16 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2153:71:2153:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2153)</a><!@TM:1513267964> | Removing instance LevelGateway_17 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2161:71:2161:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2161)</a><!@TM:1513267964> | Removing instance LevelGateway_18 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2169:71:2169:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2169)</a><!@TM:1513267964> | Removing instance LevelGateway_19 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2177:71:2177:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2177)</a><!@TM:1513267964> | Removing instance LevelGateway_20 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2185:71:2185:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2185)</a><!@TM:1513267964> | Removing instance LevelGateway_21 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2193:71:2193:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2193)</a><!@TM:1513267964> | Removing instance LevelGateway_22 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2201:71:2201:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2201)</a><!@TM:1513267964> | Removing instance LevelGateway_23 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2209:71:2209:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2209)</a><!@TM:1513267964> | Removing instance LevelGateway_24 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2217:71:2217:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2217)</a><!@TM:1513267964> | Removing instance LevelGateway_25 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2225:71:2225:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2225)</a><!@TM:1513267964> | Removing instance LevelGateway_26 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2233:71:2233:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2233)</a><!@TM:1513267964> | Removing instance LevelGateway_27 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2241:71:2241:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2241)</a><!@TM:1513267964> | Removing instance LevelGateway_28 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2249:71:2249:86:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2249)</a><!@TM:1513267964> | Removing instance LevelGateway_29 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:349:69:349:72:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(349)</a><!@TM:1513267964> | Removing instance pmp (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLB(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_PMP_CHECKER_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:199:69:199:72:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(199)</a><!@TM:1513267964> | Removing instance pmp (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLB_1(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_PMP_CHECKER_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:297:68:297:71:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(297)</a><!@TM:1513267964> | Removing instance arb (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_PTW(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_RR_ARBITER(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_error.v:259:66:259:128:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tl_buffer_error.v(259)</a><!@TM:1513267964> | Removing instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_4 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_27(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_error.v:221:66:221:73:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tl_buffer_error.v(221)</a><!@TM:1513267964> | Removing instance Queue_2 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_25(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v:413:0:413:6:@N:BN362:@XP_MSG">corejtagdebug_uj_jtag.v(413)</a><!@TM:1513267964> | Removing sequential instance utdodrv (in view: COREJTAGDEBUG_LIB.uj_jtag_85(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v:210:0:210:6:@N:BN362:@XP_MSG">corejtagdebug_uj_jtag.v(210)</a><!@TM:1513267964> | Removing sequential instance gpout[3:0] (in view: COREJTAGDEBUG_LIB.uj_jtag_85(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\coreuartapb_0\rtl\vlog\core\rx_async.v:501:0:501:6:@N:BN362:@XP_MSG">rx_async.v(501)</a><!@TM:1513267964> | Removing sequential instance fifo_write (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\coreuartapb_0\rtl\vlog\core\rx_async.v:501:0:501:6:@N:BN362:@XP_MSG">rx_async.v(501)</a><!@TM:1513267964> | Removing sequential instance clear_parity_en_1 (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1513267964> | Removing sequential instance FDDR_PENABLE (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1513267964> | Removing sequential instance SDIF0_PENABLE (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1513267964> | Removing sequential instance SDIF1_PENABLE (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1513267964> | Removing sequential instance SDIF2_PENABLE (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1513267964> | Removing sequential instance SDIF3_PENABLE (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1513267964> | Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1513267964> | Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1513267964> | Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1513267964> | Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1513267964> | Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1513267964> | Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1513267964> | Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1513267964> | Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1513267964> | Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1513267964> | Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1513267964> | Removing sequential instance _T_2700[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1513267964> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v:99:2:99:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_rr_arbiter.v(99)</a><!@TM:1513267964> | Removing sequential instance lastGrant (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_RR_ARBITER(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267964> | Removing sequential instance r_req_dest (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_PTW(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2890:1:2890:13:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2890)</a><!@TM:1513267964> | Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_6(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:267:2:267:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(267)</a><!@TM:1513267964> | Removing sequential instance ram_param_0_[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:267:2:267:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(267)</a><!@TM:1513267964> | Removing sequential instance ram_mask_0_[3:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513267964> | Removing sequential instance saved_mask[3:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513267964> | Removing sequential instance saved_mask[3:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(167)</a><!@TM:1513267964> | Removing sequential instance saved_mask[3:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER_2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:335:2:335:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(335)</a><!@TM:1513267964> | Removing sequential instance _T_36_opcode[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:335:2:335:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(335)</a><!@TM:1513267964> | Removing sequential instance _T_36_size[1:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket_tile_rocket.v:681:61:681:64:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_rocket_tile_rocket.v(681)</a><!@TM:1513267964> | Removing instance ptw (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_PTW(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2890:1:2890:13:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2890)</a><!@TM:1513267964> | Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2890:1:2890:13:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2890)</a><!@TM:1513267964> | Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1513267964> | Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1513267964> | Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1513267964> | Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1513267964> | Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1513267964> | Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1513267964> | Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1513267964> | Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1513267964> | Removing sequential instance resp_valid_0 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_PTW(verilog)) of type view:PrimLib.sdffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267964> | Removing sequential instance wb_ctrl_mem_type[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v:124:77:124:84:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_jtag_tap_controller.v(124)</a><!@TM:1513267964> | Removing instance tdoeReg (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER(verilog)) of type view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513267964> | Removing sequential instance mem_ctrl_mem_type[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v:78:2:78:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch.v(78)</a><!@TM:1513267964> | Removing sequential instance reg\$(in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1513267964> | Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1513267964> | Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1513267964> | Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1513267964> | Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:87:56:87:69:@N:BN115:@XP_MSG">coreahblite_slavestage.v(87)</a><!@TM:1513267964> | Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_6(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_5(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1513267964> | Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1513267964> | Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1513267964> | Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1513267964> | Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z17(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:87:56:87:69:@N:BN115:@XP_MSG">coreahblite_slavestage.v(87)</a><!@TM:1513267964> | Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:87:56:87:69:@N:BN115:@XP_MSG">coreahblite_slavestage.v(87)</a><!@TM:1513267964> | Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_3(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:319:2:319:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(319)</a><!@TM:1513267964> | Removing sequential instance mem_0_opcode[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:319:2:319:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(319)</a><!@TM:1513267964> | Removing sequential instance mem_0_size[1:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513267964> | Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513267964> | Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513267964> | Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:324:2:324:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(324)</a><!@TM:1513267964> | Removing sequential instance _T_36_size[1:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:308:2:308:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(308)</a><!@TM:1513267964> | Removing sequential instance mem_0_size[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=31,dsps=34  set on top level netlist PROC_SUBSYSTEM

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 232MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                            Requested     Requested     Clock                         Clock                   Clock
Clock                                            Frequency     Period        Type                          Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------
CLK0_PAD                                         50.0 MHz      20.000        declared                      default_clkgroup        0    
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock        100.0 MHz     10.000        inferred                      Inferred_clkgroup_1     16   
HPMS_0_sb_0/CCC_0/GL0                            66.0 MHz      15.152        generated (from CLK0_PAD)     default_clkgroup        5911 
HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                      default_clkgroup        31   
HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB      16.5 MHz      60.606        declared                      default_clkgroup        109  
System                                           100.0 MHz     10.000        system                        system_clkgroup         0    
TCK                                              6.0 MHz       166.670       declared                      default_clkgroup        0    
uj_jtag_85|un1_duttck_inferred_clock             100.0 MHz     10.000        inferred                      Inferred_clkgroup_0     335  
========================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:433:2:433:8:@W:MT530:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(433)</a><!@TM:1513267964> | Found inferred clock uj_jtag_85|un1_duttck_inferred_clock which controls 335 sequential elements including MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1588[0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v:210:0:210:6:@W:MT530:@XP_MSG">corejtagdebug_uj_jtag.v(210)</a><!@TM:1513267964> | Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock which controls 16 sequential elements including COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1513267964> | Writing default property annotation file C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\PROC_SUBSYSTEM.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 216MB peak: 232MB)

Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine xmit_state[5:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\coreuartapb_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:MO225:@XP_MSG">rx_async.v(286)</a><!@TM:1513267964> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine state[28:0] (in view: work.CoreConfigMaster_Z12(verilog))
original code -> new code
   000000 -> 00000000000000000000000000001
   000001 -> 00000000000000000000000000010
   000010 -> 00000000000000000000000000100
   000011 -> 00000000000000000000000001000
   000100 -> 00000000000000000000000010000
   000101 -> 00000000000000000000000100000
   000110 -> 00000000000000000000001000000
   000111 -> 00000000000000000000010000000
   001001 -> 00000000000000000000100000000
   001010 -> 00000000000000000001000000000
   001011 -> 00000000000000000010000000000
   001100 -> 00000000000000000100000000000
   001101 -> 00000000000000001000000000000
   001110 -> 00000000000000010000000000000
   001111 -> 00000000000000100000000000000
   010000 -> 00000000000001000000000000000
   010001 -> 00000000000010000000000000000
   010010 -> 00000000000100000000000000000
   010011 -> 00000000001000000000000000000
   010100 -> 00000000010000000000000000000
   010101 -> 00000000100000000000000000000
   010110 -> 00000001000000000000000000000
   100000 -> 00000010000000000000000000000
   100001 -> 00000100000000000000000000000
   100010 -> 00001000000000000000000000000
   100011 -> 00010000000000000000000000000
   100100 -> 00100000000000000000000000000
   100101 -> 01000000000000000000000000000
   100110 -> 10000000000000000000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_6(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine state[2:0] (in view: work.CoreConfigP_Z16(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z17(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\user\usercore\mirslv2mirmstrbridge_ahb\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v:120:0:120:6:@N:MO225:@XP_MSG">mirslv2mirmstrbridge_ahb.v(120)</a><!@TM:1513267964> | There are no possible illegal states for state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog)); safe FSM implementation is not required.
Encoding state machine ctrlStateReg[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine state[6:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:179:2:179:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(179)</a><!@TM:1513267964> | Removing sequential instance ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_22(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:179:2:179:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(179)</a><!@TM:1513267964> | Removing sequential instance ram_opcode_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_22(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:179:2:179:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(179)</a><!@TM:1513267964> | Removing sequential instance ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_22(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:324:2:324:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(324)</a><!@TM:1513267964> | Removing sequential instance _T_36_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:324:2:324:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(324)</a><!@TM:1513267964> | Removing sequential instance _T_36_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513267964> | Removing sequential instance pwdata[16] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513267964> | Removing sequential instance pwdata[17] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513267964> | Removing sequential instance pwdata[18] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513267964> | Removing sequential instance pwdata[19] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513267964> | Removing sequential instance pwdata[20] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513267964> | Removing sequential instance pwdata[21] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513267964> | Removing sequential instance pwdata[22] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513267964> | Removing sequential instance pwdata[23] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513267964> | Removing sequential instance pwdata[24] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513267964> | Removing sequential instance pwdata[25] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513267964> | Removing sequential instance pwdata[26] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513267964> | Removing sequential instance pwdata[27] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513267964> | Removing sequential instance pwdata[28] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513267964> | Removing sequential instance pwdata[29] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513267964> | Removing sequential instance pwdata[30] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513267964> | Removing sequential instance pwdata[31] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513267964> | Removing sequential instance paddr[11] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[8] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[9] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[10] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[11] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[16] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[17] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[18] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[19] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[20] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[21] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[22] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[23] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[24] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[25] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[26] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[27] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[28] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[29] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[30] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513267964> | Removing sequential instance haddrReg[31] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_ApbAddrData_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1513267964> | Found issues with constraints. Please check constraint checker report "C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\PROC_SUBSYSTEM_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 225MB peak: 241MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 111MB peak: 241MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Thu Dec 14 16:12:44 2017

###########################################################]
Map & Optimize Report

# Thu Dec 14 16:12:44 2017

<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1513268049> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1513268049> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 178MB peak: 181MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v:217:33:217:37:@N:MO111:@XP_MSG">corejtagdebug.v(217)</a><!@TM:1513268049> | Tristate driver UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v:217:33:217:37:@N:MO111:@XP_MSG">corejtagdebug.v(217)</a><!@TM:1513268049> | Tristate driver UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">hpms_0_sb_fabosc_0_osc.v(20)</a><!@TM:1513268049> | Tristate driver XTLOSC_O2F (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">hpms_0_sb_fabosc_0_osc.v(19)</a><!@TM:1513268049> | Tristate driver XTLOSC_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">hpms_0_sb_fabosc_0_osc.v(18)</a><!@TM:1513268049> | Tristate driver RCOSC_1MHZ_O2F (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">hpms_0_sb_fabosc_0_osc.v(17)</a><!@TM:1513268049> | Tristate driver RCOSC_1MHZ_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v:15:7:15:25:@N:MO111:@XP_MSG">hpms_0_sb_fabosc_0_osc.v(15)</a><!@TM:1513268049> | Tristate driver RCOSC_25_50MHZ_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v:99:34:99:41:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(99)</a><!@TM:1513268049> | Tristate driver DRV_TDO (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s(verilog)) on net DRV_TDO (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:884:4:884:10:@W:BN132:@XP_MSG">coreresetp.v(884)</a><!@TM:1513268049> | Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:912:4:912:10:@W:BN132:@XP_MSG">coreresetp.v(912)</a><!@TM:1513268049> | Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:898:4:898:10:@W:BN132:@XP_MSG">coreresetp.v(898)</a><!@TM:1513268049> | Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:912:4:912:10:@W:BN132:@XP_MSG">coreresetp.v(912)</a><!@TM:1513268049> | Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif2_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:898:4:898:10:@W:BN132:@XP_MSG">coreresetp.v(898)</a><!@TM:1513268049> | Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif1_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:884:4:884:10:@W:BN132:@XP_MSG">coreresetp.v(884)</a><!@TM:1513268049> | Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1581:4:1581:10:@W:BN132:@XP_MSG">coreresetp.v(1581)</a><!@TM:1513268049> | Removing sequential instance HPMS_0_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1549:4:1549:10:@W:BN132:@XP_MSG">coreresetp.v(1549)</a><!@TM:1513268049> | Removing sequential instance HPMS_0_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1517:4:1517:10:@W:BN132:@XP_MSG">coreresetp.v(1517)</a><!@TM:1513268049> | Removing sequential instance HPMS_0_sb_0.CORERESETP_0.release_sdif1_core because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.release_sdif0_core. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513268049> | Removing sequential instance _T_594[20:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:530:2:530:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(530)</a><!@TM:1513268049> | Removing sequential instance _T_84_hburst[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:530:2:530:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(530)</a><!@TM:1513268049> | Removing sequential instance _T_84_hburst[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1513268049> | Removing sequential instance SystemBus._T_2687[5:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1513268049> | Removing sequential instance SystemBus._T_2793_1 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1513268049> | Removing sequential instance SystemBus._T_2793_0 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_29.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_26.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:2005:27:2005:52:@W:FA239:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(2005)</a><!@TM:1513268049> | ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:2005:27:2005:52:@W:FA239:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(2005)</a><!@TM:1513268049> | ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:2005:27:2005:52:@N:MO106:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(2005)</a><!@TM:1513268049> | Found ROM .delname. (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) with 4 words by 3 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 179MB peak: 188MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1513268049> | Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHSIZE[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1513268049> | Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.masterDataInProg[3] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1513268049> | Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.masterDataInProg[3] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1513268049> | Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_6.masterDataInProg[3] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1513268049> | Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.masterDataInProg[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1513268049> | Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.masterDataInProg[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1513268049> | Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.masterDataInProg[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1513268049> | Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.masterDataInProg[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1513268049> | Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_6.masterDataInProg[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1513268049> | Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_6.masterDataInProg[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513268049> | Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513268049> | Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513268049> | Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513268049> | Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513268049> | Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513268049> | Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513268049> | Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513268049> | Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513268049> | Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1513268049> | Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v:265:4:265:10:@W:BN132:@XP_MSG">coreahbtoapb3_ahbtoapbsm.v(265)</a><!@TM:1513268049> | Removing sequential instance COREAHBTOAPB3_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:262:4:262:10:@N:MO231:@XP_MSG">coretimer.v(262)</a><!@TM:1513268049> | Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance Count[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:211:4:211:10:@N:MO231:@XP_MSG">coretimer.v(211)</a><!@TM:1513268049> | Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance PreScale[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\coreuartapb_0\rtl\vlog\core\clock_gen.v:283:6:283:12:@N:MO231:@XP_MSG">clock_gen.v(283)</a><!@TM:1513268049> | Found counter in view:work.PROC_SUBSYSTEM_CoreUARTapb_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\coreuartapb_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:MO225:@XP_MSG">rx_async.v(286)</a><!@TM:1513268049> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1513268049> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_1.regHSIZE[2] (in view: work.HPMS_0_sb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1513268049> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view: work.HPMS_0_sb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[6] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[4] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[2] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[0] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1513268049> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine state[28:0] (in view: work.CoreConfigMaster_Z12(verilog))
original code -> new code
   000000 -> 00000000000000000000000000001
   000001 -> 00000000000000000000000000010
   000010 -> 00000000000000000000000000100
   000011 -> 00000000000000000000000001000
   000100 -> 00000000000000000000000010000
   000101 -> 00000000000000000000000100000
   000110 -> 00000000000000000000001000000
   000111 -> 00000000000000000000010000000
   001001 -> 00000000000000000000100000000
   001010 -> 00000000000000000001000000000
   001011 -> 00000000000000000010000000000
   001100 -> 00000000000000000100000000000
   001101 -> 00000000000000001000000000000
   001110 -> 00000000000000010000000000000
   001111 -> 00000000000000100000000000000
   010000 -> 00000000000001000000000000000
   010001 -> 00000000000010000000000000000
   010010 -> 00000000000100000000000000000
   010011 -> 00000000001000000000000000000
   010100 -> 00000000010000000000000000000
   010101 -> 00000000100000000000000000000
   010110 -> 00000001000000000000000000000
   100000 -> 00000010000000000000000000000
   100001 -> 00000100000000000000000000000
   100010 -> 00001000000000000000000000000
   100011 -> 00010000000000000000000000000
   100100 -> 00100000000000000000000000000
   100101 -> 01000000000000000000000000000
   100110 -> 10000000000000000000000000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v:723:4:723:10:@N:MO231:@XP_MSG">coreconfigmaster.v(723)</a><!@TM:1513268049> | Found counter in view:work.CoreConfigMaster_Z12(verilog) instance pause_count[4:0] 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v:723:4:723:10:@W:MO160:@XP_MSG">coreconfigmaster.v(723)</a><!@TM:1513268049> | Register bit HSIZE[2] (in view view:work.CoreConfigMaster_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v:573:21:573:47:@N:MF179:@XP_MSG">coreconfigmaster.v(573)</a><!@TM:1513268049> | Found 32 by 32 bit equality operator ('==') d_state152 (in view: work.CoreConfigMaster_Z12(verilog))
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_6(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513268049> | Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513268049> | Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine state[2:0] (in view: work.CoreConfigP_Z16(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Removing sequential instance pwdata[16] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Removing sequential instance pwdata[17] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Removing sequential instance pwdata[18] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Removing sequential instance pwdata[19] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Removing sequential instance pwdata[20] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Removing sequential instance pwdata[21] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Removing sequential instance pwdata[22] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Removing sequential instance pwdata[23] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Removing sequential instance pwdata[24] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Removing sequential instance pwdata[25] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Removing sequential instance pwdata[26] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Removing sequential instance pwdata[27] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Removing sequential instance pwdata[28] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Removing sequential instance pwdata[29] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Removing sequential instance pwdata[30] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Removing sequential instance pwdata[31] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Removing sequential instance paddr[11] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@W:MO160:@XP_MSG">coreconfigp.v(255)</a><!@TM:1513268049> | Register bit paddr[16] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1513268049> | Register bit FIC_2_APB_M_PRDATA[31] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1513268049> | Register bit FIC_2_APB_M_PRDATA[30] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1513268049> | Register bit FIC_2_APB_M_PRDATA[29] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1513268049> | Register bit FIC_2_APB_M_PRDATA[28] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1513268049> | Register bit FIC_2_APB_M_PRDATA[27] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1513268049> | Register bit FIC_2_APB_M_PRDATA[26] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1513268049> | Register bit FIC_2_APB_M_PRDATA[25] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1513268049> | Register bit FIC_2_APB_M_PRDATA[24] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1513268049> | Register bit FIC_2_APB_M_PRDATA[23] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1513268049> | Register bit FIC_2_APB_M_PRDATA[22] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1513268049> | Register bit FIC_2_APB_M_PRDATA[21] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1513268049> | Register bit FIC_2_APB_M_PRDATA[20] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1513268049> | Register bit FIC_2_APB_M_PRDATA[19] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z17(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@N:MO231:@XP_MSG">coreresetp.v(1613)</a><!@TM:1513268049> | Found counter in view:work.CoreResetP_Z17(verilog) instance count_ddr[13:0] 
Encoding state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\user\usercore\mirslv2mirmstrbridge_ahb\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v:120:0:120:6:@N:MO225:@XP_MSG">mirslv2mirmstrbridge_ahb.v(120)</a><!@TM:1513268049> | There are no possible illegal states for state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog)); safe FSM implementation is not required.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <!@TM:1513268049> | RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[11:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 12 bits. 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <!@TM:1513268049> | RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[9:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 10 bits. 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <!@TM:1513268049> | RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 16 bits. 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <!@TM:1513268049> | RAM SystemBus_TLBuffer.Queue_3.ram_size[6:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 7 bits. 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <!@TM:1513268049> | RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[12:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 13 bits. 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <!@TM:1513268049> | RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink[1:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 2 bits. 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:255:2:255:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(255)</a><!@TM:1513268049> | RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:255:2:255:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(255)</a><!@TM:1513268049> | RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1513268049> | RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1513268049> | RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1513268049> | RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1513268049> | RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1513268049> | RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 31 bits.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[16] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[17] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[18] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[19] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[20] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[21] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[22] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[23] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[24] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[25] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[26] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[30] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[26] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[30] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:267:2:267:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(267)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_opcode_0_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:267:2:267:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(267)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:195:2:195:8:@W:MO161:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(195)</a><!@TM:1513268049> | Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode_0_[2] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:195:2:195:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(195)</a><!@TM:1513268049> | Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_size_0_[3] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:195:2:195:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(195)</a><!@TM:1513268049> | Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_size_0_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram1_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram0_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:181:2:181:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(181)</a><!@TM:1513268049> | Register bit error_TLBuffer.Queue_3.ram_size_0_[3] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:181:2:181:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(181)</a><!@TM:1513268049> | Register bit error_TLBuffer.Queue_3.ram_size_0_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:181:2:181:8:@W:MO161:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(181)</a><!@TM:1513268049> | Register bit error_TLBuffer.Queue_3.ram_opcode_0_[2] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <!@TM:1513268049> | RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[4:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK(verilog)) is 2 words by 5 bits. 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1513268049> | RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK(verilog)) is 2 words by 2 bits.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:324:2:324:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(324)</a><!@TM:1513268049> | Removing sequential instance dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:324:2:324:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(324)</a><!@TM:1513268049> | Removing sequential instance dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:308:2:308:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(308)</a><!@TM:1513268049> | Register bit dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:308:2:308:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(308)</a><!@TM:1513268049> | Register bit dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:308:2:308:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(308)</a><!@TM:1513268049> | Register bit dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_2.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_3.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_4.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_5.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_6.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_7.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_8.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_9.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_10.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_11.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_12.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_13.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_14.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_15.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_27.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1513268049> | Register bit DMCONTROL.reg_28.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine ctrlStateReg[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513268049> | Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513268049> | Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog) instance lrscCount[4:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513268049> | RAM tag_array_0[20:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1513268049> | RAM data.data_arrays_0_3[7:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1513268049> | RAM data.data_arrays_0_2[7:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1513268049> | RAM data.data_arrays_0_1[7:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1513268049> | RAM data.data_arrays_0_0[7:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513268049> | Removing sequential instance pstore2_addr[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513268049> | Removing sequential instance pstore2_addr[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513268049> | Removing sequential instance pstore1_addr[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513268049> | Removing sequential instance pstore1_addr[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513268049> | Register bit probe_bits_address[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513268049> | Register bit probe_bits_address[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513268049> | Register bit probe_bits_address[3] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513268049> | Register bit probe_bits_address[2] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513268049> | Register bit probe_bits_address[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513268049> | Register bit probe_bits_address[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513268049> | Register bit s1_req_cmd[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513268049> | Register bit s1_req_tag[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1513268049> | Register bit pstore1_cmd[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:2071:19:2071:38:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(2071)</a><!@TM:1513268049> | Found 26 by 26 bit equality operator ('==') _T_1289 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1793:18:1793:35:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1793)</a><!@TM:1513268049> | Found 19 by 19 bit equality operator ('==') _T_433 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:2167:19:2167:38:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(2167)</a><!@TM:1513268049> | Found 11 by 11 bit equality operator ('==') _T_1571 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:2196:19:2196:38:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(2196)</a><!@TM:1513268049> | Found 11 by 11 bit equality operator ('==') _T_1627 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | RAM tag_array_0[19:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | RAM data_arrays_0_0[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:344:18:344:35:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(344)</a><!@TM:1513268049> | Found 19 by 19 bit equality operator ('==') _T_239 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog))
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1513268049> | Register bit elts_4_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1513268049> | Register bit elts_4_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1513268049> | Register bit elts_3_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1513268049> | Register bit elts_3_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1513268049> | Register bit elts_2_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1513268049> | Register bit elts_2_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1513268049> | Register bit elts_1_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1513268049> | Register bit elts_1_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1513268049> | Register bit elts_0_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1513268049> | Register bit elts_0_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | RAM _T_1189_1[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | RAM _T_1189[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Removing sequential instance wb_reg_pc[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Removing sequential instance wb_reg_pc[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[30] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[29] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[28] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[27] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[26] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[25] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[24] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[23] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[22] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[21] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[20] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[19] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[18] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[17] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[16] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[15] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[14] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[13] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[12] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[11] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[10] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[9] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[8] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[7] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit ex_cause[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[30] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[29] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[28] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[27] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[26] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[25] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[24] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[23] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[22] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[21] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[20] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[19] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[18] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[17] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[16] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[15] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[14] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[13] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[12] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[11] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[10] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[9] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[8] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[7] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit mem_reg_cause[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[30] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[29] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[28] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[27] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[26] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[25] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[24] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[23] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[22] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[21] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[20] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[19] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[18] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[17] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[16] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[15] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[14] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[13] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[12] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[11] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[10] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[9] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[8] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[7] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Register bit wb_reg_cause[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513268049> | Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_246[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513268049> | Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_250[57:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513268049> | Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_237[57:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v:234:18:234:34:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_breakpoint_unit.v(234)</a><!@TM:1513268049> | Found 32 by 32 bit equality operator ('==') _T_131 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v:276:18:276:35:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_breakpoint_unit.v(276)</a><!@TM:1513268049> | Found 32 by 32 bit equality operator ('==') _T_186 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v:287:18:287:35:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_breakpoint_unit.v(287)</a><!@TM:1513268049> | Found 32 by 32 bit equality operator ('==') _T_252 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v:224:17:224:32:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_breakpoint_unit.v(224)</a><!@TM:1513268049> | Found 32 by 32 bit equality operator ('==') _T_65 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v:396:2:396:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(396)</a><!@TM:1513268049> | Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v:145:2:145:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_18.v(145)</a><!@TM:1513268049> | RAM ram_sink[1:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_18(verilog)) is 2 words by 2 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <!@TM:1513268049> | RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 6 bits. 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1513268049> | RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1513268049> | RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1513268049> | RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <!@TM:1513268049> | RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[4:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 5 bits. 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1513268049> | RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1513268049> | RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1513268049> | RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v:474:2:474:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_tl_error_error.v(474)</a><!@TM:1513268049> | Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_82[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v:474:2:474:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_tl_error_error.v(474)</a><!@TM:1513268049> | Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_136[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v:474:2:474:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_tl_error_error.v(474)</a><!@TM:1513268049> | Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_109[9:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:179:2:179:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(179)</a><!@TM:1513268049> | Removing sequential instance c.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:179:2:179:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(179)</a><!@TM:1513268049> | Removing sequential instance c.ram_opcode_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:179:2:179:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(179)</a><!@TM:1513268049> | Removing sequential instance c.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 221MB peak: 222MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1513268049> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_1.regHADDR[31] (in view: work.HPMS_0_sb(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1513268049> | Removing sequential instance reg_mcause[10] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Removing sequential instance ex_reg_pc[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:181:2:181:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(181)</a><!@TM:1513268049> | Removing sequential instance error_TLBuffer.Queue_3.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:181:2:181:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(181)</a><!@TM:1513268049> | Removing sequential instance error_TLBuffer.Queue_3.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:1169:2:1169:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(1169)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:1169:2:1169:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(1169)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:1169:2:1169:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(1169)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:308:2:308:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(308)</a><!@TM:1513268049> | Removing sequential instance debug_1.dmOuter.dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:324:2:324:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(324)</a><!@TM:1513268049> | Removing sequential instance debug_1.dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_opcode[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:179:2:179:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(179)</a><!@TM:1513268049> | Removing sequential instance error.c.ram_size_0_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[15] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[15] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:267:2:267:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(267)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_3.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:267:2:267:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(267)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:267:2:267:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(267)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_0_ (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:195:2:195:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(195)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:195:2:195:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(195)</a><!@TM:1513268049> | Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[6] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[6] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 305MB peak: 306MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1513268049> | Removing sequential instance HPMS_0_sb_0.CORERESETP_0.DDR_READY_int (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:FF150:@XP_HELP">FF150</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:1586:65:1586:68:@N:FF150:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(1586)</a><!@TM:1513268049> | Multiplier MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.div._T_122[48:0] implemented with multiple MACC blocks using cascade/shift feature.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513268049> | Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[2] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513268049> | Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513268049> | Removing sequential instance HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513268049> | Removing sequential instance HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:324:2:324:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(324)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_opcode[0] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.mem_reg_pc[0] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v:157:2:157:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_21.v(157)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.error.a.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[12] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[12] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v:159:2:159:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_23.v(159)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.error_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:225:2:225:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(225)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.error_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:243:2:243:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(243)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_5.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:171:2:171:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(171)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 330MB peak: 332MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 252MB peak: 336MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513268049> | Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1513268049> | Removing sequential instance HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[9] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram0_[1] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram1_[1] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:267:2:267:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(267)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0_ (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:1078:2:1078:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(1078)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_755 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:1078:2:1078:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(1078)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_550 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:1078:2:1078:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(1078)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_345 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 256MB peak: 336MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:48s; Memory used current: 269MB peak: 336MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:49s; Memory used current: 264MB peak: 336MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:1078:2:1078:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(1078)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_271 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:1078:2:1078:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(1078)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_681 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:1078:2:1078:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(1078)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_836 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:1078:2:1078:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(1078)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_631 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:1078:2:1078:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(1078)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_426 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:1078:2:1078:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(1078)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_476 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:201:2:201:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(201)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.plic.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_extra_0_[6] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1513268049> | Removing sequential instance HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1513268049> | Removing sequential instance HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[2] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v:723:4:723:10:@N:BN362:@XP_MSG">coreconfigmaster.v(723)</a><!@TM:1513268049> | Removing sequential instance HPMS_0_sb_0.ConfigMaster_0.state[8] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 266MB peak: 336MB)


Finished technology mapping (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:01s; Memory used current: 296MB peak: 339MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:03s		    -9.77ns		14463 /      6110
   2		0h:01m:04s		    -7.84ns		12787 /      6110
   3		0h:01m:04s		    -7.19ns		12785 /      6110
   4		0h:01m:04s		    -6.67ns		12785 /      6110
   5		0h:01m:04s		    -6.67ns		12785 /      6110
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:267:2:267:8:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(267)</a><!@TM:1513268049> | Replicating instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.maybe_full (in view: work.PROC_SUBSYSTEM(verilog)) with 75 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   6		0h:01m:09s		    -6.67ns		12788 /      6112
   7		0h:01m:09s		    -6.46ns		12792 /      6112
   8		0h:01m:09s		    -6.46ns		12795 /      6112


   9		0h:01m:10s		    -6.46ns		12783 /      6112
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_3_en (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_2_en (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_1_en (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0_en (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[19] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[20] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[21] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[22] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[23] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[24] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[25] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[26] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[27] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[28] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[29] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[30] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[31] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[4] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[5] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[6] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[7] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[8] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[9] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[10] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[11] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[12] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[13] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[14] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[15] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[16] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[17] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[18] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[0] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1513268049> | Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[3] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1513268049> | Promoting Net INIT_DONE_c on CLKINT  I_2186  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1513268049> | Promoting Net un1_HPMS_0_sb_0_3 on CLKINT  I_2187  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1513268049> | Promoting Net HPMS_0_sb_0.CORECONFIGP_0_APB_S_PRESET_N on CLKINT  I_2188  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1513268049> | Promoting Net HPMS_0_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_2189  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1513268049> | Promoting Net MIV_RV32IMA_L1_AHB_1.ChiselTop0.dmiResetCatch.reset_n_catch_reg_io_q[0] on CLKINT  I_2190  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1513268049> | Promoting Net HPMS_0_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_2191  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1513268049> | Promoting Net COREJTAGDEBUG_0.TGT_TRSTB on CLKINT  I_2192  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1513268049> | Promoting Net HPMS_0_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_2193  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:01m:14s; Memory used current: 303MB peak: 339MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:01m:15s; Memory used current: 312MB peak: 339MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 114 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 6008 clock pin(s) of sequential element(s)
0 instances converted, 6008 sequential instances remain driven by gated/generated clocks

=============================================================== Non-Gated/Non-Generated Clocks ================================================================
Clock Tree ID     Driving Element                                 Drive Element Type                     Fanout     Sample Instance                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:COREJTAGDEBUG_0.genblk1.UJTAG_0@|E:COREJTAGDEBUG_0.genblk1.UJ_JTAG_0.pauselow@|F:@syn_sample_clock_path1==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       COREJTAGDEBUG_0.genblk1.UJTAG_0                 UJTAG                                  16         COREJTAGDEBUG_0.genblk1.UJ_JTAG_0.pauselow 
<a href="@|S:HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST@|E:HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path1==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     clock definition on MSS_025            76         HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST
<a href="@|S:HPMS_0_sb_0.FABOSC_0.I_RCOSC_25_50MHZ@|E:HPMS_0_sb_0.CORERESETP_0.count_ddr[13]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       HPMS_0_sb_0.FABOSC_0.I_RCOSC_25_50MHZ           clock definition on RCOSC_25_50MHZ     22         HPMS_0_sb_0.CORERESETP_0.count_ddr[13]     
===============================================================================================================================================================
============================================================================================= Gated/Generated Clocks =============================================================================================
Clock Tree ID     Driving Element                                  Drive Element Type     Fanout     Sample Instance                                   Explanation                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:HPMS_0_sb_0.CCC_0.CCC_INST@|E:HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       HPMS_0_sb_0.CCC_0.CCC_INST                       CCC                    5714       HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST       No gated clock conversion method for cell cell:work.MSS_025
<a href="@|S:COREJTAGDEBUG_0.genblk1.UJ_JTAG_0.un1_duttck@|E:MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.skipOpReg@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       COREJTAGDEBUG_0.genblk1.UJ_JTAG_0.un1_duttck     CFG4                   294        MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.skipOpReg     No gated clock conversion method for cell cell:ACG4.SLE    
==================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:16s; Memory used current: 221MB peak: 339MB)

Writing Analyst data base C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\synwork\PROC_SUBSYSTEM_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:01m:19s; Memory used current: 284MB peak: 339MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1513268049> | Writing EDF file: C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\PROC_SUBSYSTEM.edn 
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1513268049> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1513268049> | Synopsys Constraint File capacitance units using default value of 1pF  
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:23s; CPU Time elapsed 0h:01m:21s; Memory used current: 287MB peak: 339MB)


Start final timing analysis (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:22s; Memory used current: 274MB peak: 339MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\hpms_0_sb\ccc_0\hpms_0_sb_ccc_0_fccc.v:20:36:20:44:@W:MT246:@XP_MSG">hpms_0_sb_ccc_0_fccc.v(20)</a><!@TM:1513268049> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1513268049> | Found clock CLK0_PAD with period 20.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1513268049> | Found clock TCK with period 166.67ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1513268049> | Found clock HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB with period 60.61ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1513268049> | Found clock HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1513268049> | Found clock HPMS_0_sb_0/CCC_0/GL0 with period 15.15ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1513268049> | Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:COREJTAGDEBUG_0.iUDRCK"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1513268049> | Found inferred clock uj_jtag_85|un1_duttck_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.un1_duttck"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Dec 14 16:14:09 2017
#


Top view:               PROC_SUBSYSTEM
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\designer\PROC_SUBSYSTEM\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1513268049> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1513268049> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -1.556

                                                 Requested     Estimated     Requested     Estimated                Clock                         Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack      Type                          Group              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK0_PAD                                         50.0 MHz      NA            20.000        NA            NA         declared                      default_clkgroup   
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock        100.0 MHz     144.1 MHz     10.000        6.939         1.531      inferred                      Inferred_clkgroup_1
HPMS_0_sb_0/CCC_0/GL0                            66.0 MHz      59.9 MHz      15.152        16.707        -1.556     generated (from CLK0_PAD)     default_clkgroup   
HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      372.7 MHz     20.000        2.683         17.317     declared                      default_clkgroup   
HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB      16.5 MHz      86.7 MHz      60.606        11.538        24.534     declared                      default_clkgroup   
TCK                                              6.0 MHz       NA            166.670       NA            NA         declared                      default_clkgroup   
uj_jtag_85|un1_duttck_inferred_clock             100.0 MHz     99.2 MHz      10.000        10.085        -0.043     inferred                      Inferred_clkgroup_0
System                                           100.0 MHz     159.5 MHz     10.000        6.270         3.730      system                        system_clkgroup    
=====================================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1513268049> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        uj_jtag_85|un1_duttck_inferred_clock          |  No paths    -       |  No paths    -      |  10.000      6.539   |  No paths    -     
System                                        COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     |  10.000      3.730   |  No paths    -      |  10.000      7.507   |  No paths    -     
HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  |  20.000      17.317  |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  HPMS_0_sb_0/CCC_0/GL0                         |  0.690       False   |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB   HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB   |  60.606      52.938  |  No paths    -      |  30.303      27.991  |  30.303      24.534
HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB   HPMS_0_sb_0/CCC_0/GL0                         |  15.152      False   |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/CCC_0/GL0                         HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  |  0.690       False   |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/CCC_0/GL0                         HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB   |  15.152      False   |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/CCC_0/GL0                         HPMS_0_sb_0/CCC_0/GL0                         |  15.152      -1.556  |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/CCC_0/GL0                         uj_jtag_85|un1_duttck_inferred_clock          |  No paths    -       |  No paths    -      |  Diff grp    -       |  No paths    -     
uj_jtag_85|un1_duttck_inferred_clock          HPMS_0_sb_0/CCC_0/GL0                         |  No paths    -       |  No paths    -      |  No paths    -       |  Diff grp    -     
uj_jtag_85|un1_duttck_inferred_clock          uj_jtag_85|un1_duttck_inferred_clock          |  10.000      5.889   |  10.000      3.378  |  5.000       -0.043  |  5.000       1.255 
uj_jtag_85|un1_duttck_inferred_clock          COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     System                                        |  10.000      8.775   |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     uj_jtag_85|un1_duttck_inferred_clock          |  No paths    -       |  Diff grp    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     |  10.000      3.684   |  No paths    -      |  5.000       1.531   |  No paths    -     
=====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                Starting                                                                    Arrival          
Instance                                        Reference                                     Type     Pin     Net          Time        Slack
                                                Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[0]     0.108       1.531
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[2]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[2]     0.108       1.592
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[1]     0.108       1.638
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[3]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[3]     0.087       1.757
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[3]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[3]     0.108       1.931
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[4]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[4]     0.108       2.064
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[5]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[5]     0.108       2.149
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[0]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[0]     0.108       2.521
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[2]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[2]     0.108       2.715
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[1]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[1]     0.108       2.816
=============================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                                  Starting                                                                        Required          
Instance                                          Reference                                     Type     Pin     Net              Time         Slack
                                                  Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       endofshift_2     4.745        1.531
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.tmsenb         COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_i_0[3]     4.745        3.317
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.tckgo          COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       tckgo_10         9.745        3.684
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[3]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[3]      9.745        3.703
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[0]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[0]      9.745        3.742
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[1]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[1]      9.745        3.742
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[2]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[2]      9.745        3.742
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[4]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[4]      9.745        3.742
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[1]      9.745        3.762
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[5]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[5]      9.745        3.829
====================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\PROC_SUBSYSTEM.srr:srsfC:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\PROC_SUBSYSTEM.srs:fp:1408409:1409801:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      3.214
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.531

    Number of logic level(s):                3
    Starting point:                          COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0] / Q
    Ending point:                            COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift / D
    The start point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]             SLE      Q        Out     0.108     0.108       -         
state[0]                                                Net      -        -       0.992     -           13        
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.countnext            CFG3     C        In      -         1.100       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.countnext            CFG3     Y        Out     0.210     1.310       -         
countnext                                               Net      -        -       0.861     -           11        
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_RNO_1     CFG4     B        In      -         2.171       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_RNO_1     CFG4     Y        Out     0.165     2.335       -         
endofshift_m7_1                                         Net      -        -       0.556     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_RNO       CFG4     B        In      -         2.891       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_RNO       CFG4     Y        Out     0.165     3.055       -         
endofshift_2                                            Net      -        -       0.159     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift           SLE      D        In      -         3.214       -         
==================================================================================================================
Total path delay (propagation time + setup) of 3.469 is 0.902(26.0%) logic and 2.567(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: HPMS_0_sb_0/CCC_0/GL0</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                                                                                                                      Starting                                                     Arrival           
Instance                                                                                                                                                                                                                              Reference                 Type     Pin     Net               Time        Slack 
                                                                                                                                                                                                                                      Clock                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.value_1                                                                                                               HPMS_0_sb_0/CCC_0/GL0     SLE      Q       value_1           0.108       -1.556
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3]                                                                                                                                                                    HPMS_0_sb_0/CCC_0/GL0     SLE      Q       s2_req_cmd[3]     0.087       -1.497
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[0]                                                                                                                                                                    HPMS_0_sb_0/CCC_0/GL0     SLE      Q       s2_req_cmd[0]     0.108       -1.480
MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.Queue_3.value_1                                                                                                                                                                    HPMS_0_sb_0/CCC_0/GL0     SLE      Q       value_1           0.108       -1.401
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_full                                                                                                                           HPMS_0_sb_0/CCC_0/GL0     SLE      Q       _T_84_full        0.087       -1.265
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_send                                                                                                                           HPMS_0_sb_0/CCC_0/GL0     SLE      Q       _T_84_send        0.087       -1.045
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_write                                                                                                                          HPMS_0_sb_0/CCC_0/GL0     SLE      Q       _T_84_write       0.108       -1.004
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_228[1]                                                                                                                            HPMS_0_sb_0/CCC_0/GL0     SLE      Q       _T_228[1]         0.087       -0.920
MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29]     HPMS_0_sb_0/CCC_0/GL0     SLE      Q       ram1_29           0.108       -0.893
MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[31]     HPMS_0_sb_0/CCC_0/GL0     SLE      Q       ram1_31           0.108       -0.820
=====================================================================================================================================================================================================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                                                                                    Starting                                                                                             Required           
Instance                                                                                            Reference                 Type        Pin                Net                                         Time         Slack 
                                                                                                    Clock                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST                                                         HPMS_0_sb_0/CCC_0/GL0     MSS_025     F_FM0_TRANS1       N_1201_i                                    14.426       -1.556
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0     HPMS_0_sb_0/CCC_0/GL0     RAM1K18     A_ADDR[7]          data_arrays_0_0__T_318_addr_pipe_0_0[4]     14.564       -1.497
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_1     HPMS_0_sb_0/CCC_0/GL0     RAM1K18     A_ADDR[7]          data_arrays_0_0__T_318_addr_pipe_0_0[4]     14.564       -1.497
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_2     HPMS_0_sb_0/CCC_0/GL0     RAM1K18     A_ADDR[7]          data_arrays_0_0__T_318_addr_pipe_0_0[4]     14.564       -1.497
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_3     HPMS_0_sb_0/CCC_0/GL0     RAM1K18     A_ADDR[7]          data_arrays_0_0__T_318_addr_pipe_0_0[4]     14.564       -1.497
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST                                                         HPMS_0_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[13]     CoreAHBLite_0_AHBmslave16_HADDR[13]         14.004       -1.429
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST                                                         HPMS_0_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[15]     CoreAHBLite_0_AHBmslave16_HADDR[15]         14.005       -1.428
CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[0]                                                  HPMS_0_sb_0/CCC_0/GL0     SLE         EN                 masterAddrClockEnable_i_i                   14.814       -1.401
CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[1]                                                  HPMS_0_sb_0/CCC_0/GL0     SLE         EN                 masterAddrClockEnable_i_i                   14.814       -1.401
CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[2]                                                  HPMS_0_sb_0/CCC_0/GL0     SLE         EN                 masterAddrClockEnable_i_i                   14.814       -1.401
============================================================================================================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\PROC_SUBSYSTEM.srr:srsfC:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\PROC_SUBSYSTEM.srs:fp:1420028:1428722:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      15.152
    - Setup time:                            0.726
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.426

    - Propagation time:                      15.981
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.556

    Number of logic level(s):                13
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.value_1 / Q
    Ending point:                            HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_TRANS1
    The start point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin CLK_BASE

Instance / Net                                                                                                                                      Pin              Pin               Arrival     No. of    
Name                                                                                                                                    Type        Name             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.value_1                 SLE         Q                Out     0.108     0.108       -         
value_1                                                                                                                                 Net         -                -       1.396     -           89        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.io_deq_valid_0_0_1           CFG3        B                In      -         1.504       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.io_deq_valid_0_0_1           CFG3        Y                Out     0.165     1.668       -         
io_deq_valid_0_0_1                                                                                                                      Net         -                -       0.556     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.maybe_full_fast_RNIUU231     CFG3        B                In      -         2.224       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.maybe_full_fast_RNIUU231     CFG3        Y                Out     0.143     2.367       -         
io_deq_valid_0_0                                                                                                                        Net         -                -       0.556     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.maybe_full_rep1_RNI7OQ13     CFG4        D                In      -         2.923       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.maybe_full_rep1_RNI7OQ13     CFG4        Y                Out     0.288     3.211       -         
_T_183                                                                                                                                  Net         -                -       1.057     -           33        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB._GEN_23_0_sqmuxa_0                     CFG2        A                In      -         4.267       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB._GEN_23_0_sqmuxa_0                     CFG2        Y                Out     0.087     4.354       -         
_T_183_s1                                                                                                                               Net         -                -       1.153     -           55        
CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_RNIL20I1                                                                        CFG4        D                In      -         5.507       -         
CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_RNIL20I1                                                                        CFG4        Y                Out     0.326     5.833       -         
M0GATEDHADDR[28]                                                                                                                        Net         -                -       0.888     -           13        
CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m3_RNIL3PM6_0                                                                      CFG4        D                In      -         6.721       -         
CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m3_RNIL3PM6_0                                                                      CFG4        Y                Out     0.317     7.039       -         
N_1409_i                                                                                                                                Net         -                -       0.830     -           9         
CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNI6OMD7[0]                                          CFG4        D                In      -         7.868       -         
CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNI6OMD7[0]                                          CFG4        Y                Out     0.271     8.140       -         
masterAddrInProg[0]                                                                                                                     Net         -                -       1.083     -           38        
CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_RNI36U19[7]                                                    CFG4        B                In      -         9.222       -         
CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_RNI36U19[7]                                                    CFG4        Y                Out     0.165     9.387       -         
driveMaster4                                                                                                                            Net         -                -       1.078     -           37        
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.masterRegAddrSel_RNIAL9BJ                                                            CFG4        B                In      -         10.464      -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.masterRegAddrSel_RNIAL9BJ                                                            CFG4        Y                Out     0.165     10.629      -         
M1GATEDHADDR[28]                                                                                                                        Net         -                -       0.770     -           6         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.regHTRANS_RNIKJ5281                                                                  CFG4        D                In      -         11.399      -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.regHTRANS_RNIKJ5281                                                                  CFG4        Y                Out     0.326     11.725      -         
m1s16AddrSel                                                                                                                            Net         -                -       0.830     -           9         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_RNIFCEI81[7]                                      CFG4        D                In      -         12.555      -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_RNIFCEI81[7]                                      CFG4        Y                Out     0.288     12.843      -         
HSEL7_sn                                                                                                                                Net         -                -       1.092     -           40        
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST_RNO_1                                                                                       CFG3        C                In      -         13.935      -         
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST_RNO_1                                                                                       CFG3        Y                Out     0.210     14.145      -         
N_3_0                                                                                                                                   Net         -                -       0.556     -           1         
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST_RNO                                                                                         CFG4        B                In      -         14.700      -         
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST_RNO                                                                                         CFG4        Y                Out     0.164     14.864      -         
N_1201_i                                                                                                                                Net         -                -       1.117     -           1         
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST                                                                                             MSS_025     F_FM0_TRANS1     In      -         15.981      -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.707 is 3.749(22.4%) logic and 12.959(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      15.152
    - Setup time:                            0.726
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.426

    - Propagation time:                      15.924
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.499

    Number of logic level(s):                13
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.value_1 / Q
    Ending point:                            HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_TRANS1
    The start point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin CLK_BASE

Instance / Net                                                                                                                                      Pin              Pin               Arrival     No. of    
Name                                                                                                                                    Type        Name             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.value_1                 SLE         Q                Out     0.108     0.108       -         
value_1                                                                                                                                 Net         -                -       1.396     -           89        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.io_m2_i_a3_1                 CFG3        B                In      -         1.504       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.io_m2_i_a3_1                 CFG3        Y                Out     0.165     1.668       -         
io_m2_i_a3_1                                                                                                                            Net         -                -       0.556     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.io_m2_i_a3                   CFG4        B                In      -         2.224       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.io_m2_i_a3                   CFG4        Y                Out     0.164     2.388       -         
io_N_7                                                                                                                                  Net         -                -       0.556     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.maybe_full_rep1_RNI7OQ13     CFG4        C                In      -         2.944       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.maybe_full_rep1_RNI7OQ13     CFG4        Y                Out     0.210     3.153       -         
_T_183                                                                                                                                  Net         -                -       1.057     -           33        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB._GEN_23_0_sqmuxa_0                     CFG2        A                In      -         4.210       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB._GEN_23_0_sqmuxa_0                     CFG2        Y                Out     0.087     4.297       -         
_T_183_s1                                                                                                                               Net         -                -       1.153     -           55        
CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_RNIL20I1                                                                        CFG4        D                In      -         5.450       -         
CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_RNIL20I1                                                                        CFG4        Y                Out     0.326     5.776       -         
M0GATEDHADDR[28]                                                                                                                        Net         -                -       0.888     -           13        
CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m3_RNIL3PM6_0                                                                      CFG4        D                In      -         6.664       -         
CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m3_RNIL3PM6_0                                                                      CFG4        Y                Out     0.317     6.981       -         
N_1409_i                                                                                                                                Net         -                -       0.830     -           9         
CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNI6OMD7[0]                                          CFG4        D                In      -         7.811       -         
CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNI6OMD7[0]                                          CFG4        Y                Out     0.271     8.083       -         
masterAddrInProg[0]                                                                                                                     Net         -                -       1.083     -           38        
CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_RNI36U19[7]                                                    CFG4        B                In      -         9.165       -         
CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_RNI36U19[7]                                                    CFG4        Y                Out     0.165     9.330       -         
driveMaster4                                                                                                                            Net         -                -       1.078     -           37        
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.masterRegAddrSel_RNIAL9BJ                                                            CFG4        B                In      -         10.407      -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.masterRegAddrSel_RNIAL9BJ                                                            CFG4        Y                Out     0.165     10.572      -         
M1GATEDHADDR[28]                                                                                                                        Net         -                -       0.770     -           6         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.regHTRANS_RNIKJ5281                                                                  CFG4        D                In      -         11.342      -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.regHTRANS_RNIKJ5281                                                                  CFG4        Y                Out     0.326     11.668      -         
m1s16AddrSel                                                                                                                            Net         -                -       0.830     -           9         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_RNIFCEI81[7]                                      CFG4        D                In      -         12.498      -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_RNIFCEI81[7]                                      CFG4        Y                Out     0.288     12.786      -         
HSEL7_sn                                                                                                                                Net         -                -       1.092     -           40        
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST_RNO_1                                                                                       CFG3        C                In      -         13.878      -         
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST_RNO_1                                                                                       CFG3        Y                Out     0.210     14.087      -         
N_3_0                                                                                                                                   Net         -                -       0.556     -           1         
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST_RNO                                                                                         CFG4        B                In      -         14.643      -         
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST_RNO                                                                                         CFG4        Y                Out     0.164     14.807      -         
N_1201_i                                                                                                                                Net         -                -       1.117     -           1         
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST                                                                                             MSS_025     F_FM0_TRANS1     In      -         15.924      -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.650 is 3.692(22.2%) logic and 12.959(77.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      15.152
    - Setup time:                            0.588
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.564

    - Propagation time:                      16.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.497

    Number of logic level(s):                13
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0 / A_ADDR[7]
    The start point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin A_CLK

Instance / Net                                                                                                      Pin           Pin               Arrival     No. of    
Name                                                                                                    Type        Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3]                                      SLE         Q             Out     0.087     0.087       -         
s2_req_cmd[3]                                                                                           Net         -             -       0.940     -           10        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIR50T[3]                              CFG2        B             In      -         1.027       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIR50T[3]                              CFG2        Y             Out     0.143     1.170       -         
N_3641_i_0                                                                                              Net         -             -       0.715     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                          CFG4        D             In      -         1.885       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                          CFG4        Y             Out     0.288     2.173       -         
_T_525                                                                                                  Net         -             -       1.153     -           55        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                       CFG4        D             In      -         3.326       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                       CFG4        Y             Out     0.288     3.613       -         
s2_write                                                                                                Net         -             -       0.830     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_700_0_0                                           CFG4        B             In      -         4.443       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_700_0_0                                           CFG4        Y             Out     0.164     4.607       -         
_T_700                                                                                                  Net         -             -       0.715     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc_i_a4                       CFG4        B             In      -         5.322       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc_i_a4                       CFG4        Y             Out     0.164     5.487       -         
N_3668                                                                                                  Net         -             -       0.812     -           8         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_uncached_pending                            CFG4        D             In      -         6.298       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_uncached_pending                            CFG4        Y             Out     0.288     6.586       -         
s2_valid_uncached_pending                                                                               Net         -             -       0.630     -           2         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_1243                                              CFG4        D             In      -         7.216       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_1243                                              CFG4        Y             Out     0.288     7.504       -         
_T_1243                                                                                                 Net         -             -       1.045     -           13        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.io_cpu_s2_nack_i_0                                   CFG4        D             In      -         8.549       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.io_cpu_s2_nack_i_0                                   CFG4        Y             Out     0.288     8.837       -         
N_3625                                                                                                  Net         -             -       0.678     -           3         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG2        A             In      -         9.515       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG2        Y             Out     0.100     9.616       -         
replay_wb_common                                                                                        Net         -             -       1.122     -           47        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.div.io_imem_req_valid_0                                CFG4        B             In      -         10.738      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.div.io_imem_req_valid_0                                CFG4        Y             Out     0.165     10.902      -         
core_io_imem_req_valid                                                                                  Net         -             -       1.101     -           42        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[6]                                  CFG3        B             In      -         12.003      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[6]                                  CFG3        Y             Out     0.165     12.168      -         
_T_260_i_m2_ns[6]                                                                                       Net         -             -       1.136     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_291[4]                                   CFG4        D             In      -         13.304      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_291[4]                                   CFG4        Y             Out     0.288     13.591      -         
_T_291[4]                                                                                               Net         -             -       1.131     -           5         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[4]     CFG3        C             In      -         14.722      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[4]     CFG3        Y             Out     0.210     14.932      -         
data_arrays_0_0__T_318_addr_pipe_0_0[4]                                                                 Net         -             -       1.129     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0         RAM1K18     A_ADDR[7]     In      -         16.061      -         
==========================================================================================================================================================================
Total path delay (propagation time + setup) of 16.648 is 3.512(21.1%) logic and 13.137(78.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      15.152
    - Setup time:                            0.588
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.564

    - Propagation time:                      16.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.497

    Number of logic level(s):                13
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_3 / A_ADDR[7]
    The start point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin A_CLK

Instance / Net                                                                                                      Pin           Pin               Arrival     No. of    
Name                                                                                                    Type        Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3]                                      SLE         Q             Out     0.087     0.087       -         
s2_req_cmd[3]                                                                                           Net         -             -       0.940     -           10        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIR50T[3]                              CFG2        B             In      -         1.027       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIR50T[3]                              CFG2        Y             Out     0.143     1.170       -         
N_3641_i_0                                                                                              Net         -             -       0.715     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                          CFG4        D             In      -         1.885       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                          CFG4        Y             Out     0.288     2.173       -         
_T_525                                                                                                  Net         -             -       1.153     -           55        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                       CFG4        D             In      -         3.326       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                       CFG4        Y             Out     0.288     3.613       -         
s2_write                                                                                                Net         -             -       0.830     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_700_0_0                                           CFG4        B             In      -         4.443       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_700_0_0                                           CFG4        Y             Out     0.164     4.607       -         
_T_700                                                                                                  Net         -             -       0.715     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc_i_a4                       CFG4        B             In      -         5.322       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc_i_a4                       CFG4        Y             Out     0.164     5.487       -         
N_3668                                                                                                  Net         -             -       0.812     -           8         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_uncached_pending                            CFG4        D             In      -         6.298       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_uncached_pending                            CFG4        Y             Out     0.288     6.586       -         
s2_valid_uncached_pending                                                                               Net         -             -       0.630     -           2         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_1243                                              CFG4        D             In      -         7.216       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_1243                                              CFG4        Y             Out     0.288     7.504       -         
_T_1243                                                                                                 Net         -             -       1.045     -           13        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.io_cpu_s2_nack_i_0                                   CFG4        D             In      -         8.549       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.io_cpu_s2_nack_i_0                                   CFG4        Y             Out     0.288     8.837       -         
N_3625                                                                                                  Net         -             -       0.678     -           3         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG2        A             In      -         9.515       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG2        Y             Out     0.100     9.616       -         
replay_wb_common                                                                                        Net         -             -       1.122     -           47        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.div.io_imem_req_valid_0                                CFG4        B             In      -         10.738      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.div.io_imem_req_valid_0                                CFG4        Y             Out     0.165     10.902      -         
core_io_imem_req_valid                                                                                  Net         -             -       1.101     -           42        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[6]                                  CFG3        B             In      -         12.003      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[6]                                  CFG3        Y             Out     0.165     12.168      -         
_T_260_i_m2_ns[6]                                                                                       Net         -             -       1.136     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_291[4]                                   CFG4        D             In      -         13.304      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_291[4]                                   CFG4        Y             Out     0.288     13.591      -         
_T_291[4]                                                                                               Net         -             -       1.131     -           5         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[4]     CFG3        C             In      -         14.722      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[4]     CFG3        Y             Out     0.210     14.932      -         
data_arrays_0_0__T_318_addr_pipe_0_0[4]                                                                 Net         -             -       1.129     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_3         RAM1K18     A_ADDR[7]     In      -         16.061      -         
==========================================================================================================================================================================
Total path delay (propagation time + setup) of 16.648 is 3.512(21.1%) logic and 13.137(78.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      15.152
    - Setup time:                            0.588
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.564

    - Propagation time:                      16.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.497

    Number of logic level(s):                13
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_2 / A_ADDR[7]
    The start point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin A_CLK

Instance / Net                                                                                                      Pin           Pin               Arrival     No. of    
Name                                                                                                    Type        Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3]                                      SLE         Q             Out     0.087     0.087       -         
s2_req_cmd[3]                                                                                           Net         -             -       0.940     -           10        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIR50T[3]                              CFG2        B             In      -         1.027       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIR50T[3]                              CFG2        Y             Out     0.143     1.170       -         
N_3641_i_0                                                                                              Net         -             -       0.715     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                          CFG4        D             In      -         1.885       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                          CFG4        Y             Out     0.288     2.173       -         
_T_525                                                                                                  Net         -             -       1.153     -           55        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                       CFG4        D             In      -         3.326       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                       CFG4        Y             Out     0.288     3.613       -         
s2_write                                                                                                Net         -             -       0.830     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_700_0_0                                           CFG4        B             In      -         4.443       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_700_0_0                                           CFG4        Y             Out     0.164     4.607       -         
_T_700                                                                                                  Net         -             -       0.715     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc_i_a4                       CFG4        B             In      -         5.322       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc_i_a4                       CFG4        Y             Out     0.164     5.487       -         
N_3668                                                                                                  Net         -             -       0.812     -           8         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_uncached_pending                            CFG4        D             In      -         6.298       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_uncached_pending                            CFG4        Y             Out     0.288     6.586       -         
s2_valid_uncached_pending                                                                               Net         -             -       0.630     -           2         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_1243                                              CFG4        D             In      -         7.216       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_1243                                              CFG4        Y             Out     0.288     7.504       -         
_T_1243                                                                                                 Net         -             -       1.045     -           13        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.io_cpu_s2_nack_i_0                                   CFG4        D             In      -         8.549       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.io_cpu_s2_nack_i_0                                   CFG4        Y             Out     0.288     8.837       -         
N_3625                                                                                                  Net         -             -       0.678     -           3         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG2        A             In      -         9.515       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG2        Y             Out     0.100     9.616       -         
replay_wb_common                                                                                        Net         -             -       1.122     -           47        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.div.io_imem_req_valid_0                                CFG4        B             In      -         10.738      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.div.io_imem_req_valid_0                                CFG4        Y             Out     0.165     10.902      -         
core_io_imem_req_valid                                                                                  Net         -             -       1.101     -           42        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[6]                                  CFG3        B             In      -         12.003      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[6]                                  CFG3        Y             Out     0.165     12.168      -         
_T_260_i_m2_ns[6]                                                                                       Net         -             -       1.136     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_291[4]                                   CFG4        D             In      -         13.304      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_291[4]                                   CFG4        Y             Out     0.288     13.591      -         
_T_291[4]                                                                                               Net         -             -       1.131     -           5         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[4]     CFG3        C             In      -         14.722      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[4]     CFG3        Y             Out     0.210     14.932      -         
data_arrays_0_0__T_318_addr_pipe_0_0[4]                                                                 Net         -             -       1.129     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_2         RAM1K18     A_ADDR[7]     In      -         16.061      -         
==========================================================================================================================================================================
Total path delay (propagation time + setup) of 16.648 is 3.512(21.1%) logic and 13.137(78.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21></a>Detailed Report for Clock: HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                                          Starting                                                                           Arrival           
Instance                                  Reference                                        Type     Pin     Net              Time        Slack 
                                          Clock                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORERESETP_0.count_ddr[0]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[0]     0.108       17.317
HPMS_0_sb_0.CORERESETP_0.count_ddr[1]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[1]     0.108       17.392
HPMS_0_sb_0.CORERESETP_0.count_ddr[2]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[2]     0.108       17.408
HPMS_0_sb_0.CORERESETP_0.count_ddr[3]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[3]     0.108       17.424
HPMS_0_sb_0.CORERESETP_0.count_ddr[4]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[4]     0.108       17.441
HPMS_0_sb_0.CORERESETP_0.count_ddr[5]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[5]     0.108       17.457
HPMS_0_sb_0.CORERESETP_0.count_ddr[6]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[6]     0.108       17.473
HPMS_0_sb_0.CORERESETP_0.count_ddr[7]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[7]     0.108       17.490
HPMS_0_sb_0.CORERESETP_0.count_ddr[8]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[8]     0.108       17.506
HPMS_0_sb_0.CORERESETP_0.count_ddr[9]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[9]     0.108       17.522
===============================================================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                                           Starting                                                                              Required           
Instance                                   Reference                                        Type     Pin     Net                 Time         Slack 
                                           Clock                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORERESETP_0.count_ddr[13]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[13]     19.745       17.317
HPMS_0_sb_0.CORERESETP_0.count_ddr[12]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[12]     19.745       17.333
HPMS_0_sb_0.CORERESETP_0.count_ddr[11]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[11]     19.745       17.350
HPMS_0_sb_0.CORERESETP_0.count_ddr[10]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[10]     19.745       17.366
HPMS_0_sb_0.CORERESETP_0.count_ddr[9]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[9]      19.745       17.382
HPMS_0_sb_0.CORERESETP_0.count_ddr[8]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[8]      19.745       17.398
HPMS_0_sb_0.CORERESETP_0.count_ddr[7]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[7]      19.745       17.415
HPMS_0_sb_0.CORERESETP_0.count_ddr[6]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[6]      19.745       17.431
HPMS_0_sb_0.CORERESETP_0.count_ddr[5]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[5]      19.745       17.447
HPMS_0_sb_0.CORERESETP_0.count_ddr[4]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[4]      19.745       17.464
====================================================================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\PROC_SUBSYSTEM.srr:srsfC:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\PROC_SUBSYSTEM.srs:fp:1473022:1477837:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.745

    - Propagation time:                      2.428
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 17.317

    Number of logic level(s):                14
    Starting point:                          HPMS_0_sb_0.CORERESETP_0.count_ddr[0] / Q
    Ending point:                            HPMS_0_sb_0.CORERESETP_0.count_ddr[13] / D
    The start point is clocked by            HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] on pin CLK
    The end   point is clocked by            HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORERESETP_0.count_ddr[0]          SLE      Q        Out     0.108     0.108       -         
count_ddr[0]                                   Net      -        -       0.733     -           3         
HPMS_0_sb_0.CORERESETP_0.count_ddr_s_2141      ARI1     B        In      -         0.841       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_s_2141      ARI1     FCO      Out     0.201     1.042       -         
count_ddr_s_2141_FCO                           Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCI      In      -         1.042       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCO      Out     0.016     1.058       -         
count_ddr_cry[1]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCI      In      -         1.058       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCO      Out     0.016     1.075       -         
count_ddr_cry[2]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCI      In      -         1.075       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCO      Out     0.016     1.091       -         
count_ddr_cry[3]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCI      In      -         1.091       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCO      Out     0.016     1.107       -         
count_ddr_cry[4]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCI      In      -         1.107       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCO      Out     0.016     1.123       -         
count_ddr_cry[5]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCI      In      -         1.123       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCO      Out     0.016     1.140       -         
count_ddr_cry[6]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCI      In      -         1.140       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCO      Out     0.016     1.156       -         
count_ddr_cry[7]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCI      In      -         1.156       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCO      Out     0.016     1.172       -         
count_ddr_cry[8]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCI      In      -         1.172       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCO      Out     0.016     1.189       -         
count_ddr_cry[9]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCI      In      -         1.189       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCO      Out     0.016     1.205       -         
count_ddr_cry[10]                              Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCI      In      -         1.205       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCO      Out     0.016     1.221       -         
count_ddr_cry[11]                              Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCI      In      -         1.221       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCO      Out     0.016     1.238       -         
count_ddr_cry[12]                              Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     FCI      In      -         1.238       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     S        Out     0.073     1.311       -         
count_ddr_s[13]                                Net      -        -       1.117     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr[13]         SLE      D        In      -         2.428       -         
=========================================================================================================
Total path delay (propagation time + setup) of 2.683 is 0.833(31.0%) logic and 1.850(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport25></a>Detailed Report for Clock: HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB</a>
====================================



<a name=startingSlack26></a>Starting Points with Worst Slack</a>
********************************

                                                Starting                                                                                                                         Arrival           
Instance                                        Reference                                       Type        Pin                       Net                                        Time        Slack 
                                                Clock                                                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORECONFIGP_0.psel                  HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         psel                                       0.108       24.534
HPMS_0_sb_0.CORECONFIGP_0.state[1]              HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         state[1]                                   0.087       27.991
HPMS_0_sb_0.CORECONFIGP_0.MDDR_PENABLE          HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         CORECONFIGP_0_MDDR_APBmslave_PENABLE       0.108       28.628
HPMS_0_sb_0.CORECONFIGP_0.paddr[15]             HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         paddr[15]                                  0.108       28.712
HPMS_0_sb_0.CORECONFIGP_0.paddr[13]             HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         paddr[13]                                  0.108       28.855
HPMS_0_sb_0.CORECONFIGP_0.state[0]              HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         state[0]                                   0.087       28.904
HPMS_0_sb_0.CORECONFIGP_0.paddr[12]             HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         paddr[12]                                  0.108       28.948
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PRDATA[0]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[0]     5.340       52.938
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PRDATA[1]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[1]     5.233       52.938
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PREADY        CORECONFIGP_0_MDDR_APBmslave_PREADY        5.029       53.005
===================================================================================================================================================================================================


<a name=endingSlack27></a>Ending Points with Worst Slack</a>
******************************

                                                     Starting                                                                        Required           
Instance                                             Reference                                       Type     Pin     Net            Time         Slack 
                                                     Clock                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[5]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[5]      30.048       24.534
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[0]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[0]      30.048       24.837
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[1]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[1]      30.048       24.944
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[3]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[3]      30.048       25.167
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[16]     HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[16]     30.048       25.235
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[2]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[2]      30.048       25.274
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[4]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[4]      30.048       25.274
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[6]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[6]      30.048       25.274
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[7]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[7]      30.048       25.274
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[8]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[8]      30.048       25.274
========================================================================================================================================================



<a name=worstPaths28></a>Worst Path Information</a>
<a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\PROC_SUBSYSTEM.srr:srsfC:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\PROC_SUBSYSTEM.srs:fp:1485004:1487020:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      30.303
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.048

    - Propagation time:                      5.514
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 24.534

    Number of logic level(s):                5
    Starting point:                          HPMS_0_sb_0.CORECONFIGP_0.psel / Q
    Ending point:                            HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[5] / D
    The start point is clocked by            HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB [falling] on pin CLK
    The end   point is clocked by            HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                                Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORECONFIGP_0.psel                      SLE      Q        Out     0.108     0.108       -         
psel                                                Net      -        -       0.814     -           5         
HPMS_0_sb_0.CORECONFIGP_0.MDDR_PSEL                 CFG4     D        In      -         0.923       -         
HPMS_0_sb_0.CORECONFIGP_0.MDDR_PSEL                 CFG4     Y        Out     0.288     1.210       -         
CORECONFIGP_0_MDDR_APBmslave_PSELx                  Net      -        -       1.143     -           20        
HPMS_0_sb_0.CORECONFIGP_0.un1_R_SDIF3_PSEL_1        CFG4     B        In      -         2.353       -         
HPMS_0_sb_0.CORECONFIGP_0.un1_R_SDIF3_PSEL_1        CFG4     Y        Out     0.148     2.501       -         
un1_R_SDIF3_PSEL_1                                  Net      -        -       0.745     -           5         
HPMS_0_sb_0.CORECONFIGP_0.int_prdata_4_sqmuxa       CFG4     D        In      -         3.246       -         
HPMS_0_sb_0.CORECONFIGP_0.int_prdata_4_sqmuxa       CFG4     Y        Out     0.271     3.518       -         
int_prdata_4_sqmuxa                                 Net      -        -       0.933     -           17        
HPMS_0_sb_0.CORECONFIGP_0.prdata_0_iv_RNO[5]        CFG2     A        In      -         4.451       -         
HPMS_0_sb_0.CORECONFIGP_0.prdata_0_iv_RNO[5]        CFG2     Y        Out     0.077     4.528       -         
soft_reset_reg_m[5]                                 Net      -        -       0.556     -           1         
HPMS_0_sb_0.CORECONFIGP_0.prdata_0_iv[5]            CFG4     D        In      -         5.084       -         
HPMS_0_sb_0.CORECONFIGP_0.prdata_0_iv[5]            CFG4     Y        Out     0.271     5.355       -         
prdata[5]                                           Net      -        -       0.159     -           1         
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[5]     SLE      D        In      -         5.514       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.769 is 1.420(24.6%) logic and 4.349(75.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport29></a>Detailed Report for Clock: uj_jtag_85|un1_duttck_inferred_clock</a>
====================================



<a name=startingSlack30></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                                     Starting                                                                                                 Arrival           
Instance                                                                                                                                             Reference                                Type     Pin     Net                                            Time        Slack 
                                                                                                                                                     Clock                                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]                        uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       _T_206_sn                                      0.108       -0.043
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]                        uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.108       0.019 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]                        uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.108       0.126 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]                        uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.108       0.172 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                        uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.108       0.249 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.idcodeChain.regs_0                                                                                               uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       idcodeChain_io_chainOut_data                   0.087       1.255 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.dtmInfoChain.regs_0                                                                                              uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       dtmInfoChain_io_chainOut_data                  0.087       1.380 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.dmiAccessChain.regs_0                                                                                            uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       dmiAccessChain_io_chainOut_data                0.087       1.497 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       reg_1_q                                        0.108       2.039 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       reg_3_q                                        0.108       2.075 
================================================================================================================================================================================================================================================================================


<a name=endingSlack31></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                                                Starting                                                            Required           
Instance                                                                                                                                        Reference                                Type     Pin     Net       Time         Slack 
                                                                                                                                                Clock                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q     uj_jtag_85|un1_duttck_inferred_clock     SLE      D       ready     4.745        -0.043
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[0]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[1]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[2]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[3]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[4]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[5]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[6]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[7]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[8]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
=======================================================================================================================================================================================================================================



<a name=worstPaths32></a>Worst Path Information</a>
<a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\PROC_SUBSYSTEM.srr:srsfC:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\PROC_SUBSYSTEM.srs:fp:1496972:1500032:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      4.787
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.043

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]                   SLE      Q        Out     0.108     0.108       -         
_T_206_sn                                                                                                                                       Net      -        -       0.976     -           12        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2_1                                                                      CFG4     D        In      -         1.084       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2_1                                                                      CFG4     Y        Out     0.288     1.372       -         
_GEN_17_3_0_0_a2_1                                                                                                                              Net      -        -       0.556     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     B        In      -         1.927       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     Y        Out     0.164     2.091       -         
dmOuter_io_innerCtrl_valid                                                                                                                      Net      -        -       1.014     -           26        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     B        In      -         3.106       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     Y        Out     0.164     3.270       -         
_T_26                                                                                                                                           Net      -        -       1.033     -           12        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     D        In      -         4.303       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     Y        Out     0.326     4.629       -         
ready                                                                                                                                           Net      -        -       0.159     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q     SLE      D        In      -         4.787       -         
==========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.043 is 1.306(25.9%) logic and 3.737(74.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      4.726
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.019

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]                   SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[4]                                                                                                      Net      -        -       0.992     -           13        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2_1                                                                      CFG4     C        In      -         1.100       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2_1                                                                      CFG4     Y        Out     0.210     1.310       -         
_GEN_17_3_0_0_a2_1                                                                                                                              Net      -        -       0.556     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     B        In      -         1.865       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     Y        Out     0.164     2.030       -         
dmOuter_io_innerCtrl_valid                                                                                                                      Net      -        -       1.014     -           26        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     B        In      -         3.044       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     Y        Out     0.164     3.208       -         
_T_26                                                                                                                                           Net      -        -       1.033     -           12        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     D        In      -         4.241       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     Y        Out     0.326     4.567       -         
ready                                                                                                                                           Net      -        -       0.159     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q     SLE      D        In      -         4.726       -         
==========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.981 is 1.228(24.7%) logic and 3.753(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      4.618
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.126

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]                   SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[1]                                                                                                      Net      -        -       0.674     -           2         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNI2LJA1[1]          CFG3     C        In      -         0.783       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNI2LJA1[1]          CFG3     Y        Out     0.210     0.992       -         
N_6825                                                                                                                                          Net      -        -       0.830     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     A        In      -         1.822       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     Y        Out     0.100     1.922       -         
dmOuter_io_innerCtrl_valid                                                                                                                      Net      -        -       1.014     -           26        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     B        In      -         2.936       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     Y        Out     0.165     3.101       -         
_T_26                                                                                                                                           Net      -        -       1.033     -           12        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     D        In      -         4.133       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     Y        Out     0.326     4.460       -         
ready                                                                                                                                           Net      -        -       0.159     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q     SLE      D        In      -         4.618       -         
==========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.874 is 1.164(23.9%) logic and 3.710(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      4.573
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.172

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]                   SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[2]                                                                                                      Net      -        -       0.674     -           2         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNI2LJA1[1]          CFG3     B        In      -         0.783       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNI2LJA1[1]          CFG3     Y        Out     0.164     0.947       -         
N_6825                                                                                                                                          Net      -        -       0.830     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     A        In      -         1.777       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     Y        Out     0.100     1.877       -         
dmOuter_io_innerCtrl_valid                                                                                                                      Net      -        -       1.014     -           26        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     B        In      -         2.891       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     Y        Out     0.165     3.055       -         
_T_26                                                                                                                                           Net      -        -       1.033     -           12        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     D        In      -         4.088       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     Y        Out     0.326     4.414       -         
ready                                                                                                                                           Net      -        -       0.159     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q     SLE      D        In      -         4.573       -         
==========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.828 is 1.119(23.2%) logic and 3.710(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      4.496
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.249

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                   SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                                      Net      -        -       0.674     -           2         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNI2LJA1[1]          CFG3     A        In      -         0.783       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNI2LJA1[1]          CFG3     Y        Out     0.087     0.870       -         
N_6825                                                                                                                                          Net      -        -       0.830     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     A        In      -         1.700       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     Y        Out     0.100     1.800       -         
dmOuter_io_innerCtrl_valid                                                                                                                      Net      -        -       1.014     -           26        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     B        In      -         2.814       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     Y        Out     0.165     2.978       -         
_T_26                                                                                                                                           Net      -        -       1.033     -           12        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     D        In      -         4.011       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     Y        Out     0.326     4.337       -         
ready                                                                                                                                           Net      -        -       0.159     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q     SLE      D        In      -         4.496       -         
==========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.751 is 1.042(21.9%) logic and 3.710(78.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport33></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack34></a>Starting Points with Worst Slack</a>
********************************

                                     Starting                                              Arrival          
Instance                             Reference     Type      Pin          Net              Time        Slack
                                     Clock                                                                  
------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[1]     UIREG_OUT[1]     0.000       3.730
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UDRCAP       UDRCAP_OUT       0.000       3.746
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[4]     UIREG_OUT[4]     0.000       3.792
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[0]     UIREG_OUT[0]     0.000       3.825
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[6]     UIREG_OUT[6]     0.000       3.869
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[2]     UIREG_OUT[2]     0.000       3.870
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[7]     UIREG_OUT[7]     0.000       3.934
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UDRSH        UDRSH_OUT        0.000       4.420
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[5]     UIREG_OUT[5]     0.000       4.656
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[3]     UIREG_OUT[3]     0.000       4.699
============================================================================================================


<a name=endingSlack35></a>Ending Points with Worst Slack</a>
******************************

                                                Starting                                       Required          
Instance                                        Reference     Type     Pin     Net             Time         Slack
                                                Clock                                                            
-----------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]     System        SLE      D       state_20[0]     9.745        3.730
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[2]     System        SLE      D       state_20[2]     9.745        3.848
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1]     System        SLE      D       state_20[1]     9.745        3.899
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[3]     System        SLE      D       state_20[3]     9.745        3.934
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[4]     System        SLE      D       state_20[4]     9.745        4.143
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.tckgo        System        SLE      D       tckgo_10        9.745        4.820
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[3]     System        SLE      D       count_16[3]     9.745        4.980
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[0]     System        SLE      D       count_16[0]     9.745        5.018
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[1]     System        SLE      D       count_16[1]     9.745        5.018
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[2]     System        SLE      D       count_16[2]     9.745        5.018
=================================================================================================================



<a name=worstPaths36></a>Worst Path Information</a>
<a href="C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\PROC_SUBSYSTEM.srr:srsfC:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\PROC_SUBSYSTEM.srs:fp:1526014:1528702:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      6.014
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.730

    Number of logic level(s):                6
    Starting point:                          COREJTAGDEBUG_0.genblk1\.UJTAG_0 / UIREG[1]
    Ending point:                            COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin          Pin               Arrival     No. of    
Name                                                           Type      Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJTAG_0                               UJTAG     UIREG[1]     Out     0.000     0.000       -         
UIREG_OUT[1]                                                   Net       -            -       1.117     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6_4                    CFG3      C            In      -         1.117       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6_4                    CFG3      Y            Out     0.226     1.343       -         
state6_4                                                       Net       -            -       0.556     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6                      CFG4      D            In      -         1.898       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6                      CFG4      Y            Out     0.288     2.186       -         
state6                                                         Net       -            -       0.770     -           6         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state85_RNI7I1B1            CFG4      C            In      -         2.956       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state85_RNI7I1B1            CFG4      Y            Out     0.223     3.179       -         
N_2107                                                         Net       -            -       0.745     -           5         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.un3_endofshift_RNIC3532     CFG3      C            In      -         3.924       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.un3_endofshift_RNIC3532     CFG3      Y            Out     0.203     4.127       -         
state_1_1_iv_2[1]                                              Net       -            -       0.630     -           2         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_RNO[0]           CFG4      D            In      -         4.757       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_RNO[0]           CFG4      Y            Out     0.271     5.029       -         
state_201_3[0]                                                 Net       -            -       0.556     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m[0]               CFG4      D            In      -         5.584       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m[0]               CFG4      Y            Out     0.271     5.856       -         
state_20[0]                                                    Net       -            -       0.159     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]                    SLE       D            In      -         6.014       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 6.270 is 1.738(27.7%) logic and 4.532(72.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\designer\proc_subsystem\synthesis.fdc:15:0:15:1:@W:MT447:@XP_MSG">synthesis.fdc(15)</a><!@TM:1513268049> | Timing constraint (from [get_cells { HPMS_0_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { HPMS_0_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\designer\proc_subsystem\synthesis.fdc:16:0:16:1:@W:MT447:@XP_MSG">synthesis.fdc(16)</a><!@TM:1513268049> | Timing constraint (from [get_cells { HPMS_0_sb_0.CORERESETP_0.MSS_HPMS_READY_int HPMS_0_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { HPMS_0_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\designer\proc_subsystem\synthesis.fdc:18:0:18:1:@W:MT447:@XP_MSG">synthesis.fdc(18)</a><!@TM:1513268049> | Timing constraint (from [get_clocks { TCK }] to [get_clocks { HPMS_0_sb_0/CCC_0/GL0 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\designer\proc_subsystem\synthesis.fdc:19:0:19:1:@W:MT447:@XP_MSG">synthesis.fdc(19)</a><!@TM:1513268049> | Timing constraint (from [get_clocks { HPMS_0_sb_0/CCC_0/GL0 }] to [get_clocks { TCK }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT443:@XP_HELP">MT443</a> : <a href="c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\designer\proc_subsystem\synthesis.fdc:20:0:20:1:@W:MT443:@XP_MSG">synthesis.fdc(20)</a><!@TM:1513268049> | Timing constraint (through [get_nets { HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSEL HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] to [get_cells { HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* HPMS_0_sb_0.CORECONFIGP_0.state[0] }]) (max delay 0.000000) was not applied to the design because none of the paths specified by the constraint exist in the design </font>

Finished final timing analysis (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:23s; Memory used current: 275MB peak: 339MB)


Finished timing report (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:23s; Memory used current: 275MB peak: 339MB)

---------------------------------------
<a name=resourceUsage37></a>Resource Usage Report for PROC_SUBSYSTEM </a>

Mapping to part: m2gl025vf256std
Cell usage:
CCC             1 use
CLKINT          12 uses
MSS_025         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
UJTAG           1 use
CFG1           22 uses
CFG2           1245 uses
CFG3           4477 uses
CFG4           5844 uses

Carry cells:
ARI1            1107 uses - used for arithmetic functions
ARI1            98 uses - used for Wide-Mux implementation
Total ARI1      1205 uses


Sequential Cells: 
SLE            6080 uses

DSP Blocks:    2 of 34 (5%)
 MACC:         1 MultAdd
 MACC:         1 Mult

I/O ports: 68
I/O primitives: 59
BIBUF          18 uses
BIBUF_DIFF     2 uses
INBUF          5 uses
OUTBUF         33 uses
OUTBUF_DIFF    1 use


Global Clock Buffers: 12 of 8 (150%)


RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 8 of 31 (25%)
Total Block RAMs (RAM64x18) : 8 of 34 (23%)

Total LUTs:    12793

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 288; LUTs = 288;
RAM1K18  Interface Logic : SLEs = 288; LUTs = 288;
MACC     Interface Logic : SLEs = 72; LUTs = 72;

Total number of SLEs after P&R:  6080 + 288 + 288 + 72 = 6728;
Total number of LUTs after P&R:  12793 + 288 + 288 + 72 = 13441;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:25s; CPU Time elapsed 0h:01m:23s; Memory used current: 68MB peak: 339MB)

Process took 0h:01m:25s realtime, 0h:01m:23s cputime
# Thu Dec 14 16:14:09 2017

###########################################################]

</pre></samp></body></html>
