# Reading pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+F:/Proyectos\ Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2 {F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:18:30 on Sep 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2" F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv 
# -- Compiling module XOR_gate
# 
# Top level modules:
# 	XOR_gate
# End time: 00:18:30 on Sep 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/Proyectos\ Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2 {F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:18:30 on Sep 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2" F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv 
# -- Compiling module AND_gate
# 
# Top level modules:
# 	AND_gate
# End time: 00:18:30 on Sep 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/Proyectos\ Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2 {F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:18:30 on Sep 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2" F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv 
# -- Compiling module OR_gate
# 
# Top level modules:
# 	OR_gate
# End time: 00:18:31 on Sep 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/Proyectos\ Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2 {F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:18:31 on Sep 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2" F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv 
# -- Compiling module Full_Adder
# 
# Top level modules:
# 	Full_Adder
# End time: 00:18:31 on Sep 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/Proyectos\ Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2 {F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:18:31 on Sep 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2" F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv 
# -- Compiling module Full_Substractor
# 
# Top level modules:
# 	Full_Substractor
# End time: 00:18:31 on Sep 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/Proyectos\ Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2 {F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/NOT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:18:31 on Sep 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2" F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/NOT.sv 
# -- Compiling module NOT_gate
# 
# Top level modules:
# 	NOT_gate
# End time: 00:18:31 on Sep 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/Proyectos\ Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2 {F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Division.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:18:31 on Sep 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2" F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Division.sv 
# -- Compiling module Division
# 
# Top level modules:
# 	Division
# End time: 00:18:31 on Sep 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/Proyectos\ Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2 {F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_left.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:18:31 on Sep 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2" F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_left.sv 
# -- Compiling module shift_left
# 
# Top level modules:
# 	shift_left
# End time: 00:18:31 on Sep 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/Proyectos\ Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2 {F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_right.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:18:31 on Sep 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2" F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_right.sv 
# -- Compiling module shift_right
# 
# Top level modules:
# 	shift_right
# End time: 00:18:31 on Sep 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/Proyectos\ Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2 {F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Modulo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:18:31 on Sep 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2" F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Modulo.sv 
# -- Compiling module Modulo
# 
# Top level modules:
# 	Modulo
# End time: 00:18:31 on Sep 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/Proyectos\ Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2 {F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:18:31 on Sep 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2" F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv 
# -- Compiling module Alu_control2
# 
# Top level modules:
# 	Alu_control2
# End time: 00:18:31 on Sep 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/Proyectos\ Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2 {F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:18:31 on Sep 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2" F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU2.sv 
# -- Compiling module ALU2
# 
# Top level modules:
# 	ALU2
# End time: 00:18:31 on Sep 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/Proyectos\ Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2 {F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Ripple_carry_adder32.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:18:31 on Sep 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2" F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Ripple_carry_adder32.sv 
# -- Compiling module Ripple_carry_adder32
# 
# Top level modules:
# 	Ripple_carry_adder32
# End time: 00:18:31 on Sep 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/Proyectos\ Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2 {F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_substractor32.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:18:31 on Sep 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2" F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_substractor32.sv 
# -- Compiling module Full_subtractor32
# 
# Top level modules:
# 	Full_subtractor32
# End time: 00:18:31 on Sep 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/Proyectos\ Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2 {F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Multiplicacion32.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:18:31 on Sep 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2" F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Multiplicacion32.sv 
# -- Compiling module Multiplicacion32
# 
# Top level modules:
# 	Multiplicacion32
# End time: 00:18:32 on Sep 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+F:/Proyectos\ Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2 {F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/tb2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:18:32 on Sep 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2" F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/tb2.sv 
# -- Compiling module tb2
# 
# Top level modules:
# 	tb2
# End time: 00:18:32 on Sep 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb2 
# Start time: 00:18:32 on Sep 13,2025
# Loading sv_std.std
# Loading work.tb2
# Loading work.ALU2
# Loading work.Alu_control2
# Loading work.Ripple_carry_adder32
# Loading work.Full_Adder
# Loading work.XOR_gate
# Loading work.AND_gate
# Loading work.OR_gate
# Loading work.Full_subtractor32
# Loading work.Full_Substractor
# Loading work.NOT_gate
# Loading work.Multiplicacion32
# Loading work.Division
# Loading work.Modulo
# Loading work.shift_left
# Loading work.shift_right
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'alu'.  Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU2.sv Line: 23
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU2.sv(23): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU2.sv(23): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU2.sv(23): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU2.sv(23): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'suma'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 38
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv(38): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a0/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a1/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a2/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a3/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a4/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a5/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a6/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a7/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a8/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a9/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a10/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a11/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a12/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a13/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a14/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a15/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a16/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a17/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a18/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a19/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a20/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a21/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a22/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a23/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a24/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a25/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a26/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a27/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a28/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a29/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a30/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(22): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(24): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suma/a31/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'suba'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 40
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv(40): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a0/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a1/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a2/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a3/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a4/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a5/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a6/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a7/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a8/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a9/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a10/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a11/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a12/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a13/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a14/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a15/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a16/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a17/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a18/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a19/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a20/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a21/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a22/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a23/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a24/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a25/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a26/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a27/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a28/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a29/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a30/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xora'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(12): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'xorb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/xorb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(14): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'anda'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(26): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andb'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/andb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(28): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'or1'.  Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/suba/a31/or1 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'N'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'Z'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'C'.
# ** Warning: (vsim-3722) F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv(30): [TFMPC] - Missing connection for port 'V'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Division.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/diva File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Division.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/diva File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Division.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/diva File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Modulo.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/moda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Modulo.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/moda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Modulo.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/moda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 48
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 48
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/anda File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 48
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/ora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/xora File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_left.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/shiftl File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_left.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/shiftl File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_left.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/shiftl File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'a'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_right.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/shiftr File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'b'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_right.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/shiftr File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (31) does not match connection size (32) for port 'y'. The port definition is at: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_right.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb2/alu/alu/shiftr File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 56
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  5   3  0000 |  0   x x x x
#  5   3  0001 |  8   x x x x
#  5   3  0010 |  2   x x x x
#  5   3  0011 | 15   x x x x
#  5   3  0101 |  1   x x x x
#  5   3  0110 |  1   x x x x
#  5   3  0111 |  7   x x x x
#  5   3  1000 |  6   x x x x
#  5   3  1001 | 40   x x x x
# ** Note: $finish    : F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/tb2.sv(82)
#    Time: 115 ns  Iteration: 1  Instance: /tb2
# 1
# Break in Module tb2 at F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/tb2.sv line 82
# End time: 00:19:09 on Sep 13,2025, Elapsed time: 0:00:37
# Errors: 0, Warnings: 2590
