// Seed: 796246096
module module_0 (
    input id_0,
    input id_1,
    input reg id_2,
    output logic id_3
);
  reg id_4;
  assign id_4 = id_4 == 1;
  always @(negedge 1'b0) begin
    id_4 <= id_2;
  end
endmodule
