-- generated by newgenasym Fri Dec 11 11:35:57 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \cy7c68013a-128axc\ is
    port (    
	A0:        INOUT  STD_LOGIC;    
	A1:        INOUT  STD_LOGIC;    
	A10:       INOUT  STD_LOGIC;    
	A11:       INOUT  STD_LOGIC;    
	A12:       INOUT  STD_LOGIC;    
	A13:       INOUT  STD_LOGIC;    
	A14:       INOUT  STD_LOGIC;    
	A15:       INOUT  STD_LOGIC;    
	A2:        INOUT  STD_LOGIC;    
	A3:        INOUT  STD_LOGIC;    
	A4:        INOUT  STD_LOGIC;    
	A5:        INOUT  STD_LOGIC;    
	A6:        INOUT  STD_LOGIC;    
	A7:        INOUT  STD_LOGIC;    
	A8:        INOUT  STD_LOGIC;    
	A9:        INOUT  STD_LOGIC;    
	AGND_1:    INOUT  STD_LOGIC;    
	AGND_2:    INOUT  STD_LOGIC;    
	AVCC_1:    INOUT  STD_LOGIC;    
	AVCC_2:    INOUT  STD_LOGIC;    
	BKPT:      INOUT  STD_LOGIC;    
	CLKOUT:    INOUT  STD_LOGIC;    
	\cs*\:     INOUT  STD_LOGIC;    
	\ctl0/flaga\: INOUT  STD_LOGIC;    
	\ctl1/flagb\: INOUT  STD_LOGIC;    
	\ctl2/flagc\: INOUT  STD_LOGIC;    
	CTL3:      INOUT  STD_LOGIC;    
	CTL4:      INOUT  STD_LOGIC;    
	CTL5:      INOUT  STD_LOGIC;    
	D0:        INOUT  STD_LOGIC;    
	D1:        INOUT  STD_LOGIC;    
	D2:        INOUT  STD_LOGIC;    
	D3:        INOUT  STD_LOGIC;    
	D4:        INOUT  STD_LOGIC;    
	D5:        INOUT  STD_LOGIC;    
	D6:        INOUT  STD_LOGIC;    
	D7:        INOUT  STD_LOGIC;    
	DMINUS:    INOUT  STD_LOGIC;    
	DPLUS:     INOUT  STD_LOGIC;    
	EA:        INOUT  STD_LOGIC;    
	GND_1:     INOUT  STD_LOGIC;    
	GND_2:     INOUT  STD_LOGIC;    
	GND_3:     INOUT  STD_LOGIC;    
	GND_4:     INOUT  STD_LOGIC;    
	GND_5:     INOUT  STD_LOGIC;    
	GND_6:     INOUT  STD_LOGIC;    
	GND_7:     INOUT  STD_LOGIC;    
	GND_8:     INOUT  STD_LOGIC;    
	GND_9:     INOUT  STD_LOGIC;    
	IFCLK:     INOUT  STD_LOGIC;    
	INT4:      INOUT  STD_LOGIC;    
	\int5*\:   INOUT  STD_LOGIC;    
	NC_1:      INOUT  STD_LOGIC;    
	NC_2:      INOUT  STD_LOGIC;    
	NC_3:      INOUT  STD_LOGIC;    
	\oe*\:     INOUT  STD_LOGIC;    
	\pa0/int0*\: INOUT  STD_LOGIC;    
	\pa1/int1*\: INOUT  STD_LOGIC;    
	\pa2/sloe\: INOUT  STD_LOGIC;    
	\pa3/wu2\: INOUT  STD_LOGIC;    
	\pa4/fifoadr0\: INOUT  STD_LOGIC;    
	\pa5/fifoadr1\: INOUT  STD_LOGIC;    
	\pa6/pktend\: INOUT  STD_LOGIC;    
	\pa7/flagd/slcs*\: INOUT  STD_LOGIC;    
	\pb0/fd0\: INOUT  STD_LOGIC;    
	\pb1/fd1\: INOUT  STD_LOGIC;    
	\pb2/fd2\: INOUT  STD_LOGIC;    
	\pb3/fd3\: INOUT  STD_LOGIC;    
	\pb4/fd4\: INOUT  STD_LOGIC;    
	\pb5/fd5\: INOUT  STD_LOGIC;    
	\pb6/fd6\: INOUT  STD_LOGIC;    
	\pb7/fd7\: INOUT  STD_LOGIC;    
	\pc0/gpifadr0\: INOUT  STD_LOGIC;    
	\pc1/gpifadr1\: INOUT  STD_LOGIC;    
	\pc2/gpifadr2\: INOUT  STD_LOGIC;    
	\pc3/gpifadr3\: INOUT  STD_LOGIC;    
	\pc4/gpifadr4\: INOUT  STD_LOGIC;    
	\pc5/gpifadr5\: INOUT  STD_LOGIC;    
	\pc6/gpifadr6\: INOUT  STD_LOGIC;    
	\pc7/gpifadr7\: INOUT  STD_LOGIC;    
	\pd0/fd8\: INOUT  STD_LOGIC;    
	\pd1/fd9\: INOUT  STD_LOGIC;    
	\pd2/fd10\: INOUT  STD_LOGIC;    
	\pd3/fd11\: INOUT  STD_LOGIC;    
	\pd4/fd12\: INOUT  STD_LOGIC;    
	\pd5/fd13\: INOUT  STD_LOGIC;    
	\pd6/fd14\: INOUT  STD_LOGIC;    
	\pd7/fd15\: INOUT  STD_LOGIC;    
	\pe0/t0out\: INOUT  STD_LOGIC;    
	\pe1/t1out\: INOUT  STD_LOGIC;    
	\pe2/t2out\: INOUT  STD_LOGIC;    
	\pe3/rxd0out\: INOUT  STD_LOGIC;    
	\pe4/rxd1out\: INOUT  STD_LOGIC;    
	\pe5/int6\: INOUT  STD_LOGIC;    
	\pe6/t2ex\: INOUT  STD_LOGIC;    
	\pe7/gpifadr8\: INOUT  STD_LOGIC;    
	\psen*\:   INOUT  STD_LOGIC;    
	\rd*\:     INOUT  STD_LOGIC;    
	\rdy0/slrd\: INOUT  STD_LOGIC;    
	\rdy1/slwr\: INOUT  STD_LOGIC;    
	RDY2:      INOUT  STD_LOGIC;    
	RDY3:      INOUT  STD_LOGIC;    
	RDY4:      INOUT  STD_LOGIC;    
	RDY5:      INOUT  STD_LOGIC;    
	RESERVED:  INOUT  STD_LOGIC;    
	\reset*\:  INOUT  STD_LOGIC;    
	RXD0:      INOUT  STD_LOGIC;    
	RXD1:      INOUT  STD_LOGIC;    
	SCL:       INOUT  STD_LOGIC;    
	SDA:       INOUT  STD_LOGIC;    
	T0:        INOUT  STD_LOGIC;    
	T1:        INOUT  STD_LOGIC;    
	T2:        INOUT  STD_LOGIC;    
	TXD0:      INOUT  STD_LOGIC;    
	TXD1:      INOUT  STD_LOGIC;    
	VCC_1:     INOUT  STD_LOGIC;    
	VCC_2:     INOUT  STD_LOGIC;    
	VCC_3:     INOUT  STD_LOGIC;    
	VCC_4:     INOUT  STD_LOGIC;    
	VCC_5:     INOUT  STD_LOGIC;    
	VCC_6:     INOUT  STD_LOGIC;    
	VCC_7:     INOUT  STD_LOGIC;    
	VCC_8:     INOUT  STD_LOGIC;    
	VCC_9:     INOUT  STD_LOGIC;    
	WAKEUP:    INOUT  STD_LOGIC;    
	\wr*\:     INOUT  STD_LOGIC;    
	XTALIN:    INOUT  STD_LOGIC;    
	XTALOUT:   INOUT  STD_LOGIC);
end \cy7c68013a-128axc\;
