<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 100.017 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;row_product/src/row_product.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 9.77 seconds. CPU system time: 0.74 seconds. Elapsed time: 9.43 seconds; current allocated memory: 101.347 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;setZero(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;row_product(int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (row_product/src/row_product.cpp:112:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;extract_element(csr_t_1, int, int, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;row_product(int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (row_product/src/row_product.cpp:112:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;extract_row(csr_t_2, int, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;row_product(int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (row_product/src/row_product.cpp:112:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;row_scalar_mult(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;row_product(int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (row_product/src/row_product.cpp:112:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;row_add(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;row_product(int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (row_product/src/row_product.cpp:112:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;append_row(csr_out_t*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int)&apos; into &apos;row_product(int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (row_product/src/row_product.cpp:112:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (row_product/src/row_product.cpp:112:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (row_product/src/row_product.cpp:112:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (row_product/src/row_product.cpp:112:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (row_product/src/row_product.cpp:112:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (row_product/src/row_product.cpp:112:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (row_product/src/row_product.cpp:112:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (row_product/src/row_product.cpp:112:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (row_product/src/row_product.cpp:112:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (row_product/src/row_product.cpp:112:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 2 and bit width 32 has been inferred on port &apos;x_rowptr&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 32 in loop &apos;VITIS_LOOP_32_1&apos;(row_product/src/row_product.cpp:32:22) has been inferred on port &apos;x_colind&apos; (row_product/src/row_product.cpp:32:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 2 and bit width 32 has been inferred on port &apos;y_rowptr&apos; (row_product/src/row_product.cpp:11:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i32.s_struct.ap_fixeds&apos; into &apos;row_product(int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int*, int*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (row_product/src/row_product.cpp:92:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 6.42 seconds. CPU system time: 0.45 seconds. Elapsed time: 6.98 seconds; current allocated memory: 103.820 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 103.822 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 111.412 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 120.486 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_102_1&apos; (row_product/src/row_product.cpp:102) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_102_1&apos; (row_product/src/row_product.cpp:102) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_32_1&apos; (row_product/src/row_product.cpp:146) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_14_1&apos; (row_product/src/row_product.cpp:13) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_54_1&apos; (row_product/src/row_product.cpp:54) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_66_1&apos; (row_product/src/row_product.cpp:66) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_82_1&apos; (row_product/src/row_product.cpp:81) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_102_1&apos; (row_product/src/row_product.cpp:102) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 151.853 MB." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_154_2&apos; (row_product/src/row_product.cpp:146:12) in function &apos;row_product&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_149_1&apos; (row_product/src/row_product.cpp:146:12) in function &apos;row_product&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[HLS 200-444]" key="HLS 200-444" tag="AXI,VITIS_INTERFACE" content="Inferring multiple bus burst write of a total cumulative length 494 on port &apos;z_rowptr&apos; (row_product/src/row_product.cpp:97:32). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;extracted_row.V&apos; (row_product/src/row_product.cpp:107:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;extracted_row.V&apos; (row_product/src/row_product.cpp:21:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;extracted_row.V&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;buffer_row.V&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 150.143 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;row_product&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;row_product&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_102_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_102_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_102_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_102_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_32_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop &apos;VITIS_LOOP_32_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_14_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;row_product&apos; (loop &apos;VITIS_LOOP_14_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;icmp&apos; operation (&apos;icmp_ln21_1&apos;, row_product/src/row_product.cpp:21) and bus request on port &apos;y_colind&apos; (row_product/src/row_product.cpp:19)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;row_product&apos; (loop &apos;VITIS_LOOP_14_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;icmp&apos; operation (&apos;icmp_ln21_1&apos;, row_product/src/row_product.cpp:21) and bus request on port &apos;y_colind&apos; (row_product/src/row_product.cpp:19)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;row_product&apos; (loop &apos;VITIS_LOOP_14_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;icmp&apos; operation (&apos;icmp_ln21_1&apos;, row_product/src/row_product.cpp:21) and bus request on port &apos;y_colind&apos; (row_product/src/row_product.cpp:19)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;row_product&apos; (loop &apos;VITIS_LOOP_14_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;icmp&apos; operation (&apos;icmp_ln21_1&apos;, row_product/src/row_product.cpp:21) and bus request on port &apos;y_colind&apos; (row_product/src/row_product.cpp:19)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;row_product&apos; (loop &apos;VITIS_LOOP_14_1&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;icmp&apos; operation (&apos;icmp_ln21_1&apos;, row_product/src/row_product.cpp:21) and bus request on port &apos;y_colind&apos; (row_product/src/row_product.cpp:19)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;row_product&apos; (loop &apos;VITIS_LOOP_14_1&apos;): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between &apos;icmp&apos; operation (&apos;icmp_ln21_1&apos;, row_product/src/row_product.cpp:21) and bus request on port &apos;y_colind&apos; (row_product/src/row_product.cpp:19)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 9, Depth = 11, loop &apos;VITIS_LOOP_14_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_54_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_54_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_66_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_66_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_82_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop &apos;VITIS_LOOP_82_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_102_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_102_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 151.089 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="WARNING" prefix="[BIND 205-102]" key="BIND_102_679" tag="" content="The specified resource core for memory &apos;extracted_row_V&apos; will be ignored if a simpler one can be used." resolution=""/>
	<Message severity="WARNING" prefix="[BIND 205-102]" key="BIND_102_679" tag="" content="The specified resource core for memory &apos;buffer_row_V&apos; will be ignored if a simpler one can be used." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 152.195 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;row_product&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/x_rowptr&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/x_colind&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/x_data&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/y_rowptr&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/y_colind&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/y_data&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/z_rowptr&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/z_colind&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/z_data&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;row_product&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;return&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_32s_48_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;row_product&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 156.865 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;row_product_mul_32s_32s_48_2_1_Multiplier_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;row_product_extracted_row_V_ram (RAM_1WnR_BRAM)&apos; using block RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 9.66 seconds. CPU system time: 0.2 seconds. Elapsed time: 9.9 seconds; current allocated memory: 174.370 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for row_product." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for row_product." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 136.99 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 29.71 seconds. CPU system time: 1.5 seconds. Elapsed time: 30.34 seconds; current allocated memory: 176.768 MB." resolution=""/>
</Messages>
