{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755010634088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755010634092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 12 15:57:13 2025 " "Processing started: Tue Aug 12 15:57:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755010634092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010634092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pfa_sensor_fusion -c pfa_sensor_fusion " "Command: quartus_map --read_settings_files=on --write_settings_files=off pfa_sensor_fusion -c pfa_sensor_fusion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010634093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755010634621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755010634621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_test_pattern.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_test_pattern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test_pattern " "Found entity 1: vga_test_pattern" {  } { { "src/vga_test_pattern.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/src/vga_test_pattern.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_test_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_test_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test_top " "Found entity 1: vga_test_top" {  } { { "src/vga_test_top.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/src/vga_test_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/image_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/image_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_rom " "Found entity 1: image_rom" {  } { { "src/image_rom.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/src/image_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_init_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_init_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init_fsm " "Found entity 1: sdram_init_fsm" {  } { { "src/sdram_init_fsm.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/src/sdram_init_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/button_led_test_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/button_led_test_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_led_test_top " "Found entity 1: button_led_test_top" {  } { { "src/button_led_test_top.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/src/button_led_test_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641426 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/sdram_test_top.sv " "Can't analyze file -- file src/sdram_test_top.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1755010641430 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/sdram_rw_fsm.sv " "Can't analyze file -- file src/sdram_rw_fsm.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1755010641433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_to_vga_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_to_vga_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_to_vga_reader " "Found entity 1: sdram_to_vga_reader" {  } { { "src/sdram_to_vga_reader.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/src/sdram_to_vga_reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rom_to_sdram_writer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rom_to_sdram_writer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_to_sdram_writer " "Found entity 1: rom_to_sdram_writer" {  } { { "src/rom_to_sdram_writer.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/src/rom_to_sdram_writer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_sdram_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_sdram_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_sdram_vga " "Found entity 1: top_sdram_vga" {  } { { "src/top_sdram_vga.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/src/top_sdram_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "src/clock_divider.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/src/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "src/vga_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/src/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/image_loader.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/image_loader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_loader " "Found entity 1: image_loader" {  } { { "output_files/image_loader.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/image_loader.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vga_frame_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/vga_frame_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_frame_reader " "Found entity 1: vga_frame_reader" {  } { { "output_files/vga_frame_reader.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/vga_frame_reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/top_sdram_vga_system.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/top_sdram_vga_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_sdram_vga_system " "Found entity 1: top_sdram_vga_system" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/top_sdram_vga_system.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sdram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/sdram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/sdram_controller.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fifo_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/fifo_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_buffer " "Found entity 1: fifo_buffer" {  } { { "output_files/fifo_buffer.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/fifo_buffer.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vga_display_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/vga_display_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display_controller " "Found entity 1: vga_display_controller" {  } { { "output_files/vga_display_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/vga_display_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/led_debug_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/led_debug_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_debug_test " "Found entity 1: led_debug_test" {  } { { "output_files/led_debug_test.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/led_debug_test.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_sdram_vga_system " "Elaborating entity \"top_sdram_vga_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755010641589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top_sdram_vga_system.sv(124) " "Verilog HDL assignment warning at top_sdram_vga_system.sv(124): truncated value with size 32 to match size of target (24)" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/top_sdram_vga_system.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755010641590 "|top_sdram_vga_system"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top_sdram_vga_system.sv(319) " "Verilog HDL Case Statement information at top_sdram_vga_system.sv(319): all case item expressions in this case statement are onehot" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/top_sdram_vga_system.sv" 319 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1755010641590 "|top_sdram_vga_system"}
{ "Warning" "WSGN_SEARCH_FILE" "pll_133mhz.v 1 1 " "Using design file pll_133mhz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll_133Mhz " "Found entity 1: pll_133Mhz" {  } { { "pll_133mhz.v" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/pll_133mhz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641608 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1755010641608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_133Mhz pll_133Mhz:pll_inst " "Elaborating entity \"pll_133Mhz\" for hierarchy \"pll_133Mhz:pll_inst\"" {  } { { "output_files/top_sdram_vga_system.sv" "pll_inst" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/top_sdram_vga_system.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755010641610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_133Mhz:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_133Mhz:pll_inst\|altpll:altpll_component\"" {  } { { "pll_133mhz.v" "altpll_component" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/pll_133mhz.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755010641656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_133Mhz:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_133Mhz:pll_inst\|altpll:altpll_component\"" {  } { { "pll_133mhz.v" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/pll_133mhz.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755010641661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_133Mhz:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_133Mhz:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 133 " "Parameter \"clk0_multiply_by\" = \"133\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_133Mhz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_133Mhz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010641661 ""}  } { { "pll_133mhz.v" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/pll_133mhz.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755010641661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_133mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_133mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_133Mhz_altpll " "Found entity 1: pll_133Mhz_altpll" {  } { { "db/pll_133mhz_altpll.v" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/db/pll_133mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010641709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010641709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_133Mhz_altpll pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated " "Elaborating entity \"pll_133Mhz_altpll\" for hierarchy \"pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755010641711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:sdram_ctrl " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:sdram_ctrl\"" {  } { { "output_files/top_sdram_vga_system.sv" "sdram_ctrl" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/top_sdram_vga_system.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755010641718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sdram_controller.sv(235) " "Verilog HDL assignment warning at sdram_controller.sv(235): truncated value with size 32 to match size of target (12)" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/sdram_controller.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755010641721 "|top_sdram_vga_system|sdram_controller:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sdram_controller.sv(248) " "Verilog HDL assignment warning at sdram_controller.sv(248): truncated value with size 32 to match size of target (12)" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/sdram_controller.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755010641721 "|top_sdram_vga_system|sdram_controller:sdram_ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_controller.sv(120) " "Verilog HDL Case Statement information at sdram_controller.sv(120): all case item expressions in this case statement are onehot" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/sdram_controller.sv" 120 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1755010641721 "|top_sdram_vga_system|sdram_controller:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.sv(288) " "Verilog HDL assignment warning at sdram_controller.sv(288): truncated value with size 32 to match size of target (16)" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/sdram_controller.sv" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755010641721 "|top_sdram_vga_system|sdram_controller:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdram_controller.sv(300) " "Verilog HDL assignment warning at sdram_controller.sv(300): truncated value with size 32 to match size of target (11)" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/sdram_controller.sv" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755010641721 "|top_sdram_vga_system|sdram_controller:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdram_controller.sv(306) " "Verilog HDL assignment warning at sdram_controller.sv(306): truncated value with size 32 to match size of target (11)" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/sdram_controller.sv" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755010641721 "|top_sdram_vga_system|sdram_controller:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdram_controller.sv(316) " "Verilog HDL assignment warning at sdram_controller.sv(316): truncated value with size 32 to match size of target (8)" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/sdram_controller.sv" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755010641721 "|top_sdram_vga_system|sdram_controller:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdram_controller.sv(324) " "Verilog HDL assignment warning at sdram_controller.sv(324): truncated value with size 32 to match size of target (8)" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/sdram_controller.sv" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755010641721 "|top_sdram_vga_system|sdram_controller:sdram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_loader image_loader:img_loader " "Elaborating entity \"image_loader\" for hierarchy \"image_loader:img_loader\"" {  } { { "output_files/top_sdram_vga_system.sv" "img_loader" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/top_sdram_vga_system.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755010641723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 image_loader.sv(93) " "Verilog HDL assignment warning at image_loader.sv(93): truncated value with size 32 to match size of target (18)" {  } { { "output_files/image_loader.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/image_loader.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755010641724 "|top_sdram_vga_system|image_loader:img_loader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_rom image_loader:img_loader\|image_rom:rom " "Elaborating entity \"image_rom\" for hierarchy \"image_loader:img_loader\|image_rom:rom\"" {  } { { "output_files/image_loader.sv" "rom" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/image_loader.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755010641725 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 image_rom.sv(7) " "Net \"mem.data_a\" at image_rom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "src/image_rom.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/src/image_rom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755010641725 "|top_sdram_vga_system|image_loader:img_loader|image_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 image_rom.sv(7) " "Net \"mem.waddr_a\" at image_rom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "src/image_rom.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/src/image_rom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755010641725 "|top_sdram_vga_system|image_loader:img_loader|image_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 image_rom.sv(7) " "Net \"mem.we_a\" at image_rom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "src/image_rom.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/src/image_rom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755010641725 "|top_sdram_vga_system|image_loader:img_loader|image_rom:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display_controller vga_display_controller:vga_ctrl " "Elaborating entity \"vga_display_controller\" for hierarchy \"vga_display_controller:vga_ctrl\"" {  } { { "output_files/top_sdram_vga_system.sv" "vga_ctrl" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/top_sdram_vga_system.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755010641728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_display_controller.sv(53) " "Verilog HDL assignment warning at vga_display_controller.sv(53): truncated value with size 32 to match size of target (10)" {  } { { "output_files/vga_display_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/vga_display_controller.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755010641729 "|top_sdram_vga_system|vga_display_controller:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_display_controller.sv(56) " "Verilog HDL assignment warning at vga_display_controller.sv(56): truncated value with size 32 to match size of target (10)" {  } { { "output_files/vga_display_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/vga_display_controller.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755010641729 "|top_sdram_vga_system|vga_display_controller:vga_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_buffer fifo_buffer:pixel_fifo " "Elaborating entity \"fifo_buffer\" for hierarchy \"fifo_buffer:pixel_fifo\"" {  } { { "output_files/top_sdram_vga_system.sv" "pixel_fifo" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/top_sdram_vga_system.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755010641738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_frame_reader vga_frame_reader:frame_reader " "Elaborating entity \"vga_frame_reader\" for hierarchy \"vga_frame_reader:frame_reader\"" {  } { { "output_files/top_sdram_vga_system.sv" "frame_reader" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/top_sdram_vga_system.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755010641741 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 vga_frame_reader.sv(169) " "Verilog HDL assignment warning at vga_frame_reader.sv(169): truncated value with size 32 to match size of target (18)" {  } { { "output_files/vga_frame_reader.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/vga_frame_reader.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755010641746 "|top_sdram_vga_system|vga_frame_reader:frame_reader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_frame_reader.sv(174) " "Verilog HDL assignment warning at vga_frame_reader.sv(174): truncated value with size 32 to match size of target (10)" {  } { { "output_files/vga_frame_reader.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/vga_frame_reader.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755010641746 "|top_sdram_vga_system|vga_frame_reader:frame_reader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_frame_reader.sv(176) " "Verilog HDL assignment warning at vga_frame_reader.sv(176): truncated value with size 32 to match size of target (10)" {  } { { "output_files/vga_frame_reader.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/vga_frame_reader.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755010641746 "|top_sdram_vga_system|vga_frame_reader:frame_reader"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_frame_reader.sv(155) " "Verilog HDL Case Statement information at vga_frame_reader.sv(155): all case item expressions in this case statement are onehot" {  } { { "output_files/vga_frame_reader.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/vga_frame_reader.sv" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1755010641746 "|top_sdram_vga_system|vga_frame_reader:frame_reader"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_frame_reader.sv(196) " "Verilog HDL Case Statement information at vga_frame_reader.sv(196): all case item expressions in this case statement are onehot" {  } { { "output_files/vga_frame_reader.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/vga_frame_reader.sv" 196 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1755010641746 "|top_sdram_vga_system|vga_frame_reader:frame_reader"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "image_loader:img_loader\|image_rom:rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"image_loader:img_loader\|image_rom:rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755010642745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755010642745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755010642745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755010642745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755010642745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755010642745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755010642745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755010642745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755010642745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pfa_sensor_fusion.ram0_image_rom_4a2579ac.hdl.mif " "Parameter INIT_FILE set to db/pfa_sensor_fusion.ram0_image_rom_4a2579ac.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755010642745 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755010642745 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1755010642745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_loader:img_loader\|image_rom:rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"image_loader:img_loader\|image_rom:rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755010642823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_loader:img_loader\|image_rom:rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"image_loader:img_loader\|image_rom:rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010642823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010642823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010642823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010642823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010642823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010642823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010642823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010642823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010642823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pfa_sensor_fusion.ram0_image_rom_4a2579ac.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pfa_sensor_fusion.ram0_image_rom_4a2579ac.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755010642823 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755010642823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sa81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sa81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sa81 " "Found entity 1: altsyncram_sa81" {  } { { "db/altsyncram_sa81.tdf" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/db/altsyncram_sa81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010642870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010642870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/db/decode_u9a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010642919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010642919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755010642963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010642963 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/sdram_controller.sv" 369 -1 0 } } { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/top_sdram_vga_system.sv" 72 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1755010643255 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1755010643255 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cke VCC " "Pin \"cke\" is stuck at VCC" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/top_sdram_vga_system.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755010643629 "|top_sdram_vga_system|cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "cs_n GND " "Pin \"cs_n\" is stuck at GND" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/top_sdram_vga_system.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755010643629 "|top_sdram_vga_system|cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "bank\[0\] GND " "Pin \"bank\[0\]\" is stuck at GND" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/top_sdram_vga_system.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755010643629 "|top_sdram_vga_system|bank[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bank\[1\] GND " "Pin \"bank\[1\]\" is stuck at GND" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/top_sdram_vga_system.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755010643629 "|top_sdram_vga_system|bank[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "udqm GND " "Pin \"udqm\" is stuck at GND" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/top_sdram_vga_system.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755010643629 "|top_sdram_vga_system|udqm"} { "Warning" "WMLS_MLS_STUCK_PIN" "ldqm GND " "Pin \"ldqm\" is stuck at GND" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/top_sdram_vga_system.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755010643629 "|top_sdram_vga_system|ldqm"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1755010643629 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755010643741 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1755010645920 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755010646177 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755010646177 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3865 " "Implemented 3865 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755010646364 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755010646364 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1755010646364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3784 " "Implemented 3784 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755010646364 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1755010646364 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1755010646364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755010646364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755010646383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 12 15:57:26 2025 " "Processing ended: Tue Aug 12 15:57:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755010646383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755010646383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755010646383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755010646383 ""}
