<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Mar  7 11:55:44 2024" VIVADOVERSION="2022.2">

  <SYSTEMINFO ARCH="zynq" BOARD="www.digilentinc.com:pynq-z1:part0:1.0" DEVICE="7z020" NAME="pynq_fir" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="ap_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="steplike_0" PORT="ap_rst"/>
        <CONNECTION INSTANCE="fir_fab_0" PORT="ap_rst"/>
        <CONNECTION INSTANCE="trapz_rm_0" PORT="ap_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="steplike_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="fir_fab_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="trapz_rm_0" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="x_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_x_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fir_fab_0" PORT="x"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="y_0" RIGHT="0" SIGIS="undef" SIGNAME="trapz_rm_0_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="trapz_rm_0" PORT="y"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/fir_fab_0" HWVERSION="1.0" INSTANCE="fir_fab_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_fab" VLNV="xilinx.com:module_ref:fir_fab:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="pynq_fir_fir_fab_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_x_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="x_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="y" RIGHT="0" SIGIS="undef" SIGNAME="fir_fab_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="steplike_0" PORT="x"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/steplike_0" HWVERSION="1.0" INSTANCE="steplike_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="steplike" VLNV="xilinx.com:module_ref:steplike:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="pynq_fir_steplike_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x" RIGHT="0" SIGIS="undef" SIGNAME="fir_fab_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fir_fab_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="y" RIGHT="0" SIGIS="undef" SIGNAME="steplike_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trapz_rm_0" PORT="x"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/trapz_rm_0" HWVERSION="1.0" INSTANCE="trapz_rm_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="trapz_rm" VLNV="xilinx.com:module_ref:trapz_rm:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="pynq_fir_trapz_rm_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x" RIGHT="0" SIGIS="undef" SIGNAME="steplike_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="steplike_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="y" RIGHT="0" SIGIS="undef" SIGNAME="trapz_rm_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="y_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
