read -sv run_verilog_mid/adder_32b_9_95_119e0b61ddedf7b688dc6aee750f7d92.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_95_119e0b61ddedf7b688dc6aee750f7d92_yosys.v
