<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="47" />
   <name preferredWidth="195" />
   <export preferredWidth="177" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1920" height="1060" x="0" y="20" />
 <hdlexample language="VERILOG" />
 <generation synthesis="VHDL" block_symbol_file="0" />
</preferences>
