#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 12 13:58:15 2024
# Process ID: 29040
# Current directory: C:/ECE281/ece281-ice4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25464 C:\ECE281\ece281-ice4\stoplight.xpr
# Log file: C:/ECE281/ece281-ice4/vivado.log
# Journal file: C:/ECE281/ece281-ice4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ECE281/ece281-ice4/stoplight.xpr
INFO: [Project 1-313] Project file moved from './vivado/ece281-ice4' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/ECE281/ece281-ice4/stoplight.ip_user_files', nor could it be found using path 'C:/ECE281/ece281-ice4/vivado/ece281-ice4/stoplight.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 783.609 ; gain = 49.914
update_compile_order -fileset sources_1
set_property top stoplight_fsm_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE281/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stoplight_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE281/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj stoplight_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-ice4/src/hdl/stoplight_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stoplight_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-ice4/src/hdl/stoplight_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stoplight_fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE281/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee3bf728a5314fafa67f3868217a7484 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot stoplight_fsm_tb_behav xil_defaultlib.stoplight_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture stoplight_fsm_arch of entity xil_defaultlib.stoplight_fsm [stoplight_fsm_default]
Compiling architecture behavior of entity xil_defaultlib.stoplight_fsm_tb
Built simulation snapshot stoplight_fsm_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/ECE281/ece281-ice4/stoplight.sim/sim_1/behav/xsim/xsim.dir/stoplight_fsm_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 12 14:23:16 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 831.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE281/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stoplight_fsm_tb_behav -key {Behavioral:sim_1:Functional:stoplight_fsm_tb} -tclbatch {stoplight_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source stoplight_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stoplight_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 837.617 ; gain = 5.945
save_wave_config {C:/ECE281/ece281-ice4/stoplight_fsm_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/ECE281/ece281-ice4/stoplight_fsm_tb_behav.wcfg
set_property xsim.view C:/ECE281/ece281-ice4/stoplight_fsm_tb_behav.wcfg [get_filesets sim_1]
save_wave_config {C:/ECE281/ece281-ice4/stoplight_fsm_tb_behav.wcfg}
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 12 14:44:03 2024] Launched synth_1...
Run output will be captured here: C:/ECE281/ece281-ice4/stoplight.runs/synth_1/runme.log
[Tue Mar 12 14:44:03 2024] Launched impl_1...
Run output will be captured here: C:/ECE281/ece281-ice4/stoplight.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 12 21:15:38 2024] Launched synth_1...
Run output will be captured here: C:/ECE281/ece281-ice4/stoplight.runs/synth_1/runme.log
[Tue Mar 12 21:15:38 2024] Launched impl_1...
Run output will be captured here: C:/ECE281/ece281-ice4/stoplight.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1696.527 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1696.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1778.039 ; gain = 894.730
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 21:23:16 2024...
