[03/10 21:11:37      0] 
[03/10 21:11:37      0] Cadence Innovus(TM) Implementation System.
[03/10 21:11:37      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/10 21:11:37      0] 
[03/10 21:11:37      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/10 21:11:37      0] Options:	
[03/10 21:11:37      0] Date:		Mon Mar 10 21:11:37 2025
[03/10 21:11:37      0] Host:		ieng6-ece-16.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/10 21:11:37      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/10 21:11:37      0] 
[03/10 21:11:37      0] License:
[03/10 21:11:37      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/10 21:11:37      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/10 21:11:37      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 21:11:37      0] 
[03/10 21:11:37      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 21:11:37      0] 
[03/10 21:11:37      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/10 21:11:37      0] 
[03/10 21:11:44      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/10 21:11:44      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/10 21:11:44      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/10 21:11:44      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/10 21:11:44      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/10 21:11:44      7] @(#)CDS: CPE v15.23-s045
[03/10 21:11:44      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/10 21:11:44      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/10 21:11:44      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/10 21:11:44      7] @(#)CDS: RCDB 11.7
[03/10 21:11:44      7] --- Running on ieng6-ece-16.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/10 21:11:44      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6.

[03/10 21:11:45      7] 
[03/10 21:11:45      7] **INFO:  MMMC transition support version v31-84 
[03/10 21:11:45      7] 
[03/10 21:11:45      7] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/10 21:11:45      7] <CMD> suppressMessage ENCEXT-2799
[03/10 21:11:45      7] <CMD> getDrawView
[03/10 21:11:45      7] <CMD> loadWorkspace -name Physical
[03/10 21:11:45      7] <CMD> win
[03/10 21:12:04     10] <CMD> set init_pwr_net VDD
[03/10 21:12:04     10] <CMD> set init_gnd_net VSS
[03/10 21:12:04     10] <CMD> set init_verilog ./netlist/core.v
[03/10 21:12:04     10] <CMD> set init_design_netlisttype Verilog
[03/10 21:12:04     10] <CMD> set init_design_settop 1
[03/10 21:12:04     10] <CMD> set init_top_cell core
[03/10 21:12:04     10] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/10 21:12:04     10] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/10 21:12:04     10] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/10 21:12:04     10] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/10 21:12:04     10] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/10 21:12:04     10] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/10 21:12:04     10] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/10 21:12:04     10] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/10 21:12:04     10] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/10 21:12:04     10] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/10 21:12:04     10] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/10 21:12:04     10] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/10 21:12:04     10] 
[03/10 21:12:04     10] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/10 21:12:04     10] 
[03/10 21:12:04     10] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/10 21:12:04     10] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/10 21:12:04     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/10 21:12:04     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/10 21:12:04     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/10 21:12:04     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/10 21:12:04     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/10 21:12:04     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/10 21:12:04     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/10 21:12:04     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/10 21:12:04     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/10 21:12:04     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/10 21:12:04     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/10 21:12:04     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/10 21:12:04     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/10 21:12:04     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/10 21:12:04     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/10 21:12:04     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/10 21:12:04     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/10 21:12:04     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/10 21:12:04     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 21:12:04     10] The LEF parser will ignore this statement.
[03/10 21:12:04     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/10 21:12:04     10] Set DBUPerIGU to M2 pitch 400.
[03/10 21:12:04     10] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/10 21:12:04     10] Type 'man IMPLF-200' for more detail.
[03/10 21:12:04     10] 
[03/10 21:12:04     10] viaInitial starts at Mon Mar 10 21:12:04 2025
viaInitial ends at Mon Mar 10 21:12:04 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/10 21:12:04     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/10 21:12:04     10] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/10 21:12:05     11] Read 811 cells in library 'tcbn65gpluswc' 
[03/10 21:12:05     11] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/10 21:12:07     12] Read 811 cells in library 'tcbn65gplusbc' 
[03/10 21:12:07     12] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.50min, fe_mem=471.7M) ***
[03/10 21:12:07     12] *** Begin netlist parsing (mem=471.7M) ***
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/10 21:12:07     12] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/10 21:12:07     12] To increase the message display limit, refer to the product command reference manual.
[03/10 21:12:07     12] Created 811 new cells from 2 timing libraries.
[03/10 21:12:07     12] Reading netlist ...
[03/10 21:12:07     12] Backslashed names will retain backslash and a trailing blank character.
[03/10 21:12:07     12] Reading verilog netlist './netlist/core.v'
[03/10 21:12:07     12] 
[03/10 21:12:07     12] *** Memory Usage v#1 (Current mem = 478.738M, initial mem = 152.258M) ***
[03/10 21:12:07     12] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=478.7M) ***
[03/10 21:12:07     12] Set top cell to core.
[03/10 21:12:07     12] Hooked 1622 DB cells to tlib cells.
[03/10 21:12:07     12] Starting recursive module instantiation check.
[03/10 21:12:07     12] No recursion found.
[03/10 21:12:07     12] Building hierarchical netlist for Cell core ...
[03/10 21:12:07     12] *** Netlist is unique.
[03/10 21:12:07     12] ** info: there are 1751 modules.
[03/10 21:12:07     12] ** info: there are 23050 stdCell insts.
[03/10 21:12:07     12] 
[03/10 21:12:07     12] *** Memory Usage v#1 (Current mem = 548.570M, initial mem = 152.258M) ***
[03/10 21:12:07     12] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/10 21:12:07     12] Type 'man IMPFP-3961' for more detail.
[03/10 21:12:07     12] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/10 21:12:07     12] Type 'man IMPFP-3961' for more detail.
[03/10 21:12:07     12] Set Default Net Delay as 1000 ps.
[03/10 21:12:07     12] Set Default Net Load as 0.5 pF. 
[03/10 21:12:07     12] Set Default Input Pin Transition as 0.1 ps.
[03/10 21:12:07     13] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/10 21:12:07     13] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/10 21:12:07     13] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 21:12:07     13] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 21:12:07     13] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 21:12:07     13] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 21:12:07     13] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/10 21:12:07     13] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 21:12:07     13] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 21:12:07     13] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 21:12:07     13] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 21:12:07     13] Importing multi-corner RC tables ... 
[03/10 21:12:07     13] Summary of Active RC-Corners : 
[03/10 21:12:07     13]  
[03/10 21:12:07     13]  Analysis View: WC_VIEW
[03/10 21:12:07     13]     RC-Corner Name        : Cmax
[03/10 21:12:07     13]     RC-Corner Index       : 0
[03/10 21:12:07     13]     RC-Corner Temperature : 125 Celsius
[03/10 21:12:07     13]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/10 21:12:07     13]     RC-Corner PreRoute Res Factor         : 1
[03/10 21:12:07     13]     RC-Corner PreRoute Cap Factor         : 1
[03/10 21:12:07     13]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 21:12:07     13]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 21:12:07     13]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 21:12:07     13]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 21:12:07     13]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 21:12:07     13]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 21:12:07     13]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 21:12:07     13]  
[03/10 21:12:07     13]  Analysis View: BC_VIEW
[03/10 21:12:07     13]     RC-Corner Name        : Cmin
[03/10 21:12:07     13]     RC-Corner Index       : 1
[03/10 21:12:07     13]     RC-Corner Temperature : -40 Celsius
[03/10 21:12:07     13]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/10 21:12:07     13]     RC-Corner PreRoute Res Factor         : 1
[03/10 21:12:07     13]     RC-Corner PreRoute Cap Factor         : 1
[03/10 21:12:07     13]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 21:12:07     13]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 21:12:07     13]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 21:12:07     13]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 21:12:07     13]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 21:12:07     13]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 21:12:07     13]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 21:12:07     13] *Info: initialize multi-corner CTS.
[03/10 21:12:08     13] Reading timing constraints file './constraints/core.sdc' ...
[03/10 21:12:08     13] Current (total cpu=0:00:13.4, real=0:00:31.0, peak res=298.4M, current mem=668.6M)
[03/10 21:12:08     13] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 8).
[03/10 21:12:08     13] 
[03/10 21:12:08     13] INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 WARNING
[03/10 21:12:08     13] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=313.7M, current mem=685.8M)
[03/10 21:12:08     13] Current (total cpu=0:00:13.5, real=0:00:31.0, peak res=313.7M, current mem=685.8M)
[03/10 21:12:08     13] Summary for sequential cells idenfication: 
[03/10 21:12:08     13] Identified SBFF number: 199
[03/10 21:12:08     13] Identified MBFF number: 0
[03/10 21:12:08     13] Not identified SBFF number: 0
[03/10 21:12:08     13] Not identified MBFF number: 0
[03/10 21:12:08     13] Number of sequential cells which are not FFs: 104
[03/10 21:12:08     13] 
[03/10 21:12:08     13] Total number of combinational cells: 492
[03/10 21:12:08     13] Total number of sequential cells: 303
[03/10 21:12:08     13] Total number of tristate cells: 11
[03/10 21:12:08     13] Total number of level shifter cells: 0
[03/10 21:12:08     13] Total number of power gating cells: 0
[03/10 21:12:08     13] Total number of isolation cells: 0
[03/10 21:12:08     13] Total number of power switch cells: 0
[03/10 21:12:08     13] Total number of pulse generator cells: 0
[03/10 21:12:08     13] Total number of always on buffers: 0
[03/10 21:12:08     13] Total number of retention cells: 0
[03/10 21:12:08     13] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/10 21:12:08     13] Total number of usable buffers: 18
[03/10 21:12:08     13] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/10 21:12:08     13] Total number of unusable buffers: 9
[03/10 21:12:08     13] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/10 21:12:08     13] Total number of usable inverters: 18
[03/10 21:12:08     13] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/10 21:12:08     13] Total number of unusable inverters: 9
[03/10 21:12:08     13] List of identified usable delay cells:
[03/10 21:12:08     13] Total number of identified usable delay cells: 0
[03/10 21:12:08     13] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/10 21:12:08     13] Total number of identified unusable delay cells: 9
[03/10 21:12:08     13] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/10 21:12:08     13] 
[03/10 21:12:08     13] *** Summary of all messages that are not suppressed in this session:
[03/10 21:12:08     13] Severity  ID               Count  Summary                                  
[03/10 21:12:08     13] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/10 21:12:08     13] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/10 21:12:08     13] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/10 21:12:08     13] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/10 21:12:08     13] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/10 21:12:08     13] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/10 21:12:08     13] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/10 21:12:08     13] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/10 21:12:08     13] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/10 21:12:08     13] *** Message Summary: 1633 warning(s), 2 error(s)
[03/10 21:12:08     13] 
[03/10 21:12:08     13] <CMD> set_interactive_constraint_modes {CON}
[03/10 21:12:08     13] <CMD> setDesignMode -process 65
[03/10 21:12:08     13] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/10 21:12:08     13] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/10 21:12:08     13] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/10 21:12:08     13] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/10 21:12:08     13] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/10 21:12:08     13] Updating process node dependent CCOpt properties for the 65nm process node.
[03/10 21:12:08     13] <CMD> floorPlan -site core -r 1 0.55 10.0 10.0 10.0 10.0
[03/10 21:12:08     13] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/10 21:12:08     13] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/10 21:12:08     13] 23050 new pwr-pin connections were made to global net 'VDD'.
[03/10 21:12:08     13] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/10 21:12:08     13] 23050 new gnd-pin connections were made to global net 'VSS'.
[03/10 21:12:08     13] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}
[03/10 21:12:08     13] 
[03/10 21:12:08     13] Ring generation is complete; vias are now being generated.
[03/10 21:12:08     13] The power planner created 8 wires.
[03/10 21:12:08     13] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 689.8M) ***
[03/10 21:12:08     13] <CMD> setAddStripeMode -break_at block_ring
[03/10 21:12:08     13] Stripe will break at block ring.
[03/10 21:12:08     13] <CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 22
[03/10 21:12:08     13] 
[03/10 21:12:08     13] Starting stripe generation ...
[03/10 21:12:08     13] Non-Default setAddStripeOption Settings :
[03/10 21:12:08     13]   NONE
[03/10 21:12:08     13] Stripe generation is complete; vias are now being generated.
[03/10 21:12:08     13] The power planner created 44 wires.
[03/10 21:12:08     13] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 689.8M) ***
[03/10 21:12:08     13] <CMD> sroute
[03/10 21:12:08     13] *** Begin SPECIAL ROUTE on Mon Mar 10 21:12:08 2025 ***
[03/10 21:12:08     13] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/nbalasubramanian/project1/core_65
[03/10 21:12:08     13] SPECIAL ROUTE ran on machine: ieng6-ece-16.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[03/10 21:12:08     13] 
[03/10 21:12:08     13] Begin option processing ...
[03/10 21:12:08     13] srouteConnectPowerBump set to false
[03/10 21:12:08     13] routeSpecial set to true
[03/10 21:12:08     13] srouteConnectConverterPin set to false
[03/10 21:12:08     13] srouteFollowCorePinEnd set to 3
[03/10 21:12:08     13] srouteJogControl set to "preferWithChanges differentLayer"
[03/10 21:12:08     13] sroutePadPinAllPorts set to true
[03/10 21:12:08     13] sroutePreserveExistingRoutes set to true
[03/10 21:12:08     13] srouteRoutePowerBarPortOnBothDir set to true
[03/10 21:12:08     13] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1381.00 megs.
[03/10 21:12:08     13] 
[03/10 21:12:08     13] Reading DB technology information...
[03/10 21:12:08     13] Finished reading DB technology information.
[03/10 21:12:08     13] Reading floorplan and netlist information...
[03/10 21:12:08     13] Finished reading floorplan and netlist information.
[03/10 21:12:08     14] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/10 21:12:08     14] Read in 846 macros, 133 used
[03/10 21:12:08     14] Read in 133 components
[03/10 21:12:08     14]   133 core components: 133 unplaced, 0 placed, 0 fixed
[03/10 21:12:08     14] Read in 403 logical pins
[03/10 21:12:08     14] Read in 403 nets
[03/10 21:12:08     14] Read in 2 special nets, 2 routed
[03/10 21:12:08     14] Read in 266 terminals
[03/10 21:12:08     14] Begin power routing ...
[03/10 21:12:08     14] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/10 21:12:08     14] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/10 21:12:08     14] Type 'man IMPSR-1256' for more detail.
[03/10 21:12:08     14] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/10 21:12:08     14] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/10 21:12:08     14] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/10 21:12:08     14] Type 'man IMPSR-1256' for more detail.
[03/10 21:12:08     14] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/10 21:12:08     14] CPU time for FollowPin 0 seconds
[03/10 21:12:08     14] CPU time for FollowPin 0 seconds
[03/10 21:12:08     14]   Number of IO ports routed: 0
[03/10 21:12:08     14]   Number of Block ports routed: 0
[03/10 21:12:08     14]   Number of Stripe ports routed: 0
[03/10 21:12:08     14]   Number of Core ports routed: 486
[03/10 21:12:08     14]   Number of Pad ports routed: 0
[03/10 21:12:08     14]   Number of Power Bump ports routed: 0
[03/10 21:12:08     14]   Number of Followpin connections: 243
[03/10 21:12:08     14] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1404.00 megs.
[03/10 21:12:08     14] 
[03/10 21:12:08     14] 
[03/10 21:12:08     14] 
[03/10 21:12:08     14]  Begin updating DB with routing results ...
[03/10 21:12:08     14]  Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
[03/10 21:12:09     14] Pin and blockage extraction finished
[03/10 21:12:09     14] 
[03/10 21:12:09     14] 
sroute post-processing starts at Mon Mar 10 21:12:09 2025
The viaGen is rebuilding shadow vias for net VSS.
[03/10 21:12:09     14] sroute post-processing ends at Mon Mar 10 21:12:09 2025

sroute post-processing starts at Mon Mar 10 21:12:09 2025
The viaGen is rebuilding shadow vias for net VDD.
[03/10 21:12:09     14] sroute post-processing ends at Mon Mar 10 21:12:09 2025
sroute: Total CPU time used = 0:0:0
[03/10 21:12:09     14] sroute: Total Real time used = 0:0:1
[03/10 21:12:09     14] sroute: Total Memory used = 23.42 megs
[03/10 21:12:09     14] sroute: Total Peak Memory used = 710.79 megs
[03/10 21:12:09     14] <CMD> setPinAssignMode -pinEditInBatch true
[03/10 21:12:09     14] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 2 -pin {{mem_in[*]} {clk} {inst[*]} {reset}}
[03/10 21:12:09     14] Successfully spread [83] pins.
[03/10 21:12:09     14] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 710.8M).
[03/10 21:12:09     14] <CMD> setPinAssignMode -pinEditInBatch false
[03/10 21:12:09     14] <CMD> setPinAssignMode -pinEditInBatch true
[03/10 21:12:09     14] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1 -pin {{out[*]} {sum_out[*]}}
[03/10 21:12:09     14] Successfully spread [320] pins.
[03/10 21:12:09     14] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 710.8M).
[03/10 21:12:09     14] <CMD> setPinAssignMode -pinEditInBatch false
[03/10 21:12:09     14] <CMD> legalizePin
[03/10 21:12:09     14] 
[03/10 21:12:09     14] Start pin legalization for the partition [core]:
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[159]] is [FIXED] at location ( 228.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[158]] is [FIXED] at location ( 227.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[157]] is [FIXED] at location ( 226.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[156]] is [FIXED] at location ( 225.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[155]] is [FIXED] at location ( 224.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[154]] is [FIXED] at location ( 223.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[153]] is [FIXED] at location ( 222.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[152]] is [FIXED] at location ( 221.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[151]] is [FIXED] at location ( 220.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[150]] is [FIXED] at location ( 219.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[149]] is [FIXED] at location ( 218.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[148]] is [FIXED] at location ( 217.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[147]] is [FIXED] at location ( 216.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[146]] is [FIXED] at location ( 215.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[145]] is [FIXED] at location ( 214.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[144]] is [FIXED] at location ( 213.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[143]] is [FIXED] at location ( 212.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[142]] is [FIXED] at location ( 211.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[141]] is [FIXED] at location ( 210.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[140]] is [FIXED] at location ( 209.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[139]] is [FIXED] at location ( 208.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[138]] is [FIXED] at location ( 207.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[137]] is [FIXED] at location ( 206.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[136]] is [FIXED] at location ( 205.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[135]] is [FIXED] at location ( 204.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[134]] is [FIXED] at location ( 203.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[133]] is [FIXED] at location ( 202.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[132]] is [FIXED] at location ( 201.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[131]] is [FIXED] at location ( 200.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[130]] is [FIXED] at location ( 199.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[129]] is [FIXED] at location ( 198.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[128]] is [FIXED] at location ( 197.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[127]] is [FIXED] at location ( 196.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[126]] is [FIXED] at location ( 195.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[125]] is [FIXED] at location ( 194.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[124]] is [FIXED] at location ( 193.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[123]] is [FIXED] at location ( 192.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[122]] is [FIXED] at location ( 191.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[121]] is [FIXED] at location ( 190.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[120]] is [FIXED] at location ( 189.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[119]] is [FIXED] at location ( 188.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[118]] is [FIXED] at location ( 187.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[117]] is [FIXED] at location ( 186.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[116]] is [FIXED] at location ( 185.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[115]] is [FIXED] at location ( 184.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[114]] is [FIXED] at location ( 183.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[113]] is [FIXED] at location ( 182.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[112]] is [FIXED] at location ( 181.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[111]] is [FIXED] at location ( 180.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[110]] is [FIXED] at location ( 179.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[109]] is [FIXED] at location ( 178.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[108]] is [FIXED] at location ( 177.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[107]] is [FIXED] at location ( 176.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[106]] is [FIXED] at location ( 175.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[105]] is [FIXED] at location ( 174.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[104]] is [FIXED] at location ( 173.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[103]] is [FIXED] at location ( 172.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[102]] is [FIXED] at location ( 171.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[101]] is [FIXED] at location ( 170.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[100]] is [FIXED] at location ( 169.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[99]] is [FIXED] at location ( 168.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[98]] is [FIXED] at location ( 167.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[97]] is [FIXED] at location ( 166.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[96]] is [FIXED] at location ( 165.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[95]] is [FIXED] at location ( 164.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[94]] is [FIXED] at location ( 163.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[93]] is [FIXED] at location ( 162.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[92]] is [FIXED] at location ( 161.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[91]] is [FIXED] at location ( 160.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[90]] is [FIXED] at location ( 159.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[89]] is [FIXED] at location ( 158.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[88]] is [FIXED] at location ( 157.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[87]] is [FIXED] at location ( 156.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[86]] is [FIXED] at location ( 155.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[85]] is [FIXED] at location ( 154.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[84]] is [FIXED] at location ( 153.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[83]] is [FIXED] at location ( 152.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[82]] is [FIXED] at location ( 151.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[81]] is [FIXED] at location ( 150.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[80]] is [FIXED] at location ( 149.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[79]] is [FIXED] at location ( 148.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[78]] is [FIXED] at location ( 147.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[77]] is [FIXED] at location ( 146.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[76]] is [FIXED] at location ( 145.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[75]] is [FIXED] at location ( 144.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[74]] is [FIXED] at location ( 143.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[73]] is [FIXED] at location ( 142.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[72]] is [FIXED] at location ( 141.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[71]] is [FIXED] at location ( 140.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[70]] is [FIXED] at location ( 139.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[69]] is [FIXED] at location ( 138.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[68]] is [FIXED] at location ( 137.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[67]] is [FIXED] at location ( 136.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[66]] is [FIXED] at location ( 135.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[65]] is [FIXED] at location ( 134.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[64]] is [FIXED] at location ( 133.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[63]] is [FIXED] at location ( 132.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[62]] is [FIXED] at location ( 131.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[61]] is [FIXED] at location ( 130.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[60]] is [FIXED] at location ( 129.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[59]] is [FIXED] at location ( 128.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[58]] is [FIXED] at location ( 127.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[57]] is [FIXED] at location ( 126.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[56]] is [FIXED] at location ( 125.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[55]] is [FIXED] at location ( 124.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[54]] is [FIXED] at location ( 123.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[53]] is [FIXED] at location ( 122.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[52]] is [FIXED] at location ( 121.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[51]] is [FIXED] at location ( 120.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[50]] is [FIXED] at location ( 119.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[49]] is [FIXED] at location ( 118.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[48]] is [FIXED] at location ( 117.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[47]] is [FIXED] at location ( 116.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[46]] is [FIXED] at location ( 115.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[45]] is [FIXED] at location ( 114.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[44]] is [FIXED] at location ( 113.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[43]] is [FIXED] at location ( 112.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[42]] is [FIXED] at location ( 111.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[41]] is [FIXED] at location ( 110.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[40]] is [FIXED] at location ( 109.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[39]] is [FIXED] at location ( 108.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[38]] is [FIXED] at location ( 107.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[37]] is [FIXED] at location ( 106.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[36]] is [FIXED] at location ( 105.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[35]] is [FIXED] at location ( 104.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[34]] is [FIXED] at location ( 103.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[33]] is [FIXED] at location ( 102.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[32]] is [FIXED] at location ( 101.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[31]] is [FIXED] at location ( 100.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[30]] is [FIXED] at location (  99.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[29]] is [FIXED] at location (  98.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[28]] is [FIXED] at location (  97.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[27]] is [FIXED] at location (  96.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[26]] is [FIXED] at location (  95.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[25]] is [FIXED] at location (  94.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[24]] is [FIXED] at location (  93.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location (  92.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location (  91.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location (  90.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location (  89.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location (  88.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location (  87.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location (  86.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location (  85.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location (  84.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location (  83.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location (  82.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location (  81.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location (  80.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location (  79.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location (  78.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location (  77.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location (  76.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location (  75.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location (  74.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location (  73.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location (  72.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location (  71.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location (  70.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location (  69.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 388.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 387.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 386.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 385.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 384.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 383.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 382.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 381.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 380.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 379.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 378.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 377.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 376.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 375.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 374.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 373.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 372.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 371.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 370.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 369.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 368.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 367.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 366.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 365.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 364.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 363.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 362.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 361.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 360.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 359.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 358.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 357.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 356.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 355.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 354.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 353.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 352.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 351.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 350.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 349.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 348.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 347.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 346.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 345.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 344.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 343.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 342.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 341.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 340.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 339.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 338.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 337.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 336.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 335.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 334.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 333.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 332.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 331.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 330.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 329.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 328.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 327.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 326.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 325.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 324.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 323.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 322.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 321.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 320.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 319.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 318.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 317.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 316.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 315.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 314.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 313.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 312.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 311.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 310.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 309.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 308.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 307.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 306.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 305.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 304.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 303.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 302.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 301.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 300.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 299.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 298.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 297.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 296.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 295.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 294.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 293.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 292.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 291.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 290.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 289.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 288.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 287.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 286.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 285.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 284.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 283.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 282.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 281.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 280.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 279.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 278.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 277.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 276.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 275.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 274.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 273.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 272.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 271.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 270.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 269.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 268.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 267.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 266.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 265.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 264.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 263.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 262.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 261.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 260.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 259.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 258.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 257.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 256.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 255.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 254.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 253.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 252.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 251.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 250.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 249.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 248.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 247.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 246.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 245.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 244.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 243.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 242.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 241.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 240.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 239.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 238.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 237.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 236.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 235.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 234.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 233.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 232.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 231.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 230.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] **WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 229.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/10 21:12:09     14] Summary report for top level: [core] 
[03/10 21:12:09     14] 	Total Pads                         : 0
[03/10 21:12:09     14] 	Total Pins                         : 403
[03/10 21:12:09     14] 	Legally Assigned Pins              : 83
[03/10 21:12:09     14] 	Illegally Assigned Pins            : 320
[03/10 21:12:09     14] 	Unplaced Pins                      : 0
[03/10 21:12:09     14] 	Constant/Spl Net Pins              : 0
[03/10 21:12:09     14] 	Internal Pins                      : 0
[03/10 21:12:09     14] 	Legally Assigned Feedthrough Pins  : 0
[03/10 21:12:09     14] 	Illegally Assigned Feedthrough Pins: 0
[03/10 21:12:09     14] End of Summary report
[03/10 21:12:09     14] 320 pin(s) of the Partition core could not be legalized.
[03/10 21:12:09     14] End pin legalization for the partition [core].
[03/10 21:12:09     14] 
[03/10 21:12:09     14] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 710.8M).
[03/10 21:12:09     14] <CMD> saveDesign pinPlaced.enc
[03/10 21:12:09     14] Writing Netlist "pinPlaced.enc.dat/core.v.gz" ...
[03/10 21:12:09     14] Saving AAE Data ...
[03/10 21:12:09     14] Saving preference file pinPlaced.enc.dat/gui.pref.tcl ...
[03/10 21:12:09     14] Saving mode setting ...
[03/10 21:12:09     14] Saving global file ...
[03/10 21:12:09     14] Saving floorplan file ...
[03/10 21:12:09     14] Saving Drc markers ...
[03/10 21:12:09     14] ... No Drc file written since there is no markers found.
[03/10 21:12:09     14] Saving placement file ...
[03/10 21:12:09     14] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=710.8M) ***
[03/10 21:12:09     14] Saving route file ...
[03/10 21:12:10     14] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=710.8M) ***
[03/10 21:12:10     14] Saving DEF file ...
[03/10 21:12:10     14] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 21:12:10     14] 
[03/10 21:12:10     14] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 21:12:10     14] 
[03/10 21:12:10     14] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/10 21:12:11     16] Generated self-contained design pinPlaced.enc.dat
[03/10 21:12:11     16] 
[03/10 21:12:11     16] *** Summary of all messages that are not suppressed in this session:
[03/10 21:12:11     16] Severity  ID               Count  Summary                                  
[03/10 21:12:11     16] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/10 21:12:11     16] ERROR     IMPOAX-142           2  %s                                       
[03/10 21:12:11     16] *** Message Summary: 0 warning(s), 3 error(s)
[03/10 21:12:11     16] 
[03/10 21:12:11     16] <CMD> saveDesign floorplan.enc
[03/10 21:12:11     16] Writing Netlist "floorplan.enc.dat/core.v.gz" ...
[03/10 21:12:11     16] Saving AAE Data ...
[03/10 21:12:11     16] Saving preference file floorplan.enc.dat/gui.pref.tcl ...
[03/10 21:12:12     16] Saving mode setting ...
[03/10 21:12:12     16] Saving global file ...
[03/10 21:12:12     16] Saving floorplan file ...
[03/10 21:12:12     16] Saving Drc markers ...
[03/10 21:12:12     16] ... No Drc file written since there is no markers found.
[03/10 21:12:12     16] Saving placement file ...
[03/10 21:12:12     16] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=720.9M) ***
[03/10 21:12:12     16] Saving route file ...
[03/10 21:12:12     16] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=721.9M) ***
[03/10 21:12:12     16] Saving DEF file ...
[03/10 21:12:12     16] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 21:12:12     16] 
[03/10 21:12:12     16] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 21:12:12     16] 
[03/10 21:12:12     16] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/10 21:12:13     17] Generated self-contained design floorplan.enc.dat
[03/10 21:12:13     17] 
[03/10 21:12:13     17] *** Summary of all messages that are not suppressed in this session:
[03/10 21:12:13     17] Severity  ID               Count  Summary                                  
[03/10 21:12:13     17] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/10 21:12:13     17] ERROR     IMPOAX-142           2  %s                                       
[03/10 21:12:13     17] *** Message Summary: 0 warning(s), 3 error(s)
[03/10 21:12:13     17] 
[03/10 21:12:13     17] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/10 21:12:13     17] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/10 21:12:13     17] <CMD> place_opt_design
[03/10 21:12:13     17] *** Starting GigaPlace ***
[03/10 21:12:13     17] **INFO: user set placement options
[03/10 21:12:13     17] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/10 21:12:13     17] **INFO: user set opt options
[03/10 21:12:13     17] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/10 21:12:14     17] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/10 21:12:14     17] **INFO: Enable pre-place timing setting for timing analysis
[03/10 21:12:14     17] Set Using Default Delay Limit as 101.
[03/10 21:12:14     17] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/10 21:12:14     17] Set Default Net Delay as 0 ps.
[03/10 21:12:14     17] Set Default Net Load as 0 pF. 
[03/10 21:12:14     17] **INFO: Analyzing IO path groups for slack adjustment
[03/10 21:12:14     18] Effort level <high> specified for reg2reg_tmp.14172 path_group
[03/10 21:12:14     18] #################################################################################
[03/10 21:12:14     18] # Design Stage: PreRoute
[03/10 21:12:14     18] # Design Name: core
[03/10 21:12:14     18] # Design Mode: 65nm
[03/10 21:12:14     18] # Analysis Mode: MMMC Non-OCV 
[03/10 21:12:14     18] # Parasitics Mode: No SPEF/RCDB
[03/10 21:12:14     18] # Signoff Settings: SI Off 
[03/10 21:12:14     18] #################################################################################
[03/10 21:12:14     18] Calculate delays in BcWc mode...
[03/10 21:12:15     18] Topological Sorting (CPU = 0:00:00.0, MEM = 751.8M, InitMEM = 748.3M)
[03/10 21:12:18     21] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 21:12:18     21] End delay calculation. (MEM=941.453 CPU=0:00:02.5 REAL=0:00:03.0)
[03/10 21:12:18     21] *** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 941.5M) ***
[03/10 21:12:18     22] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:04.8) (Real : 0:00:04.0) (mem : 941.5M)
[03/10 21:12:18     22] *** Start deleteBufferTree ***
[03/10 21:12:18     22] *info: Marking 0 level shifter instances dont touch
[03/10 21:12:18     22] *info: Marking 0 always on instances dont touch
[03/10 21:12:18     22] Info: Detect buffers to remove automatically.
[03/10 21:12:18     22] Analyzing netlist ...
[03/10 21:12:18     22] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/10 21:12:19     23] Updating netlist
[03/10 21:12:19     23] 
[03/10 21:12:19     23] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 448 instances (buffers/inverters) removed
[03/10 21:12:19     23] *       :      5 instances of type 'INVD4' removed
[03/10 21:12:19     23] *       :      5 instances of type 'INVD3' removed
[03/10 21:12:19     23] *       :      9 instances of type 'INVD2' removed
[03/10 21:12:19     23] *       :     13 instances of type 'INVD1' removed
[03/10 21:12:19     23] *       :     23 instances of type 'INVD0' removed
[03/10 21:12:19     23] *       :      1 instance  of type 'CKND3' removed
[03/10 21:12:19     23] *       :     19 instances of type 'CKND2' removed
[03/10 21:12:19     23] *       :    176 instances of type 'CKBD4' removed
[03/10 21:12:19     23] *       :      7 instances of type 'CKBD2' removed
[03/10 21:12:19     23] *       :     36 instances of type 'CKBD1' removed
[03/10 21:12:19     23] *       :      9 instances of type 'BUFFD8' removed
[03/10 21:12:19     23] *       :     15 instances of type 'BUFFD4' removed
[03/10 21:12:19     23] *       :     12 instances of type 'BUFFD3' removed
[03/10 21:12:19     23] *       :     88 instances of type 'BUFFD2' removed
[03/10 21:12:19     23] *       :     20 instances of type 'BUFFD1' removed
[03/10 21:12:19     23] *       :     10 instances of type 'BUFFD0' removed
[03/10 21:12:19     23] *** Finish deleteBufferTree (0:00:00.8) ***
[03/10 21:12:19     23] **INFO: Disable pre-place timing setting for timing analysis
[03/10 21:12:19     23] Set Using Default Delay Limit as 1000.
[03/10 21:12:19     23] Set Default Net Delay as 1000 ps.
[03/10 21:12:19     23] Set Default Net Load as 0.5 pF. 
[03/10 21:12:19     23] Deleted 0 physical inst  (cell - / prefix -).
[03/10 21:12:19     23] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/10 21:12:19     23] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/10 21:12:19     23] Define the scan chains before using this option.
[03/10 21:12:19     23] Type 'man IMPSP-9042' for more detail.
[03/10 21:12:19     23] #spOpts: N=65 
[03/10 21:12:19     23] #std cell=22610 (0 fixed + 22610 movable) #block=0 (0 floating + 0 preplaced)
[03/10 21:12:19     23] #ioInst=0 #net=24818 #term=86799 #term/net=3.50, #fixedIo=0, #floatIo=0, #fixedPin=243, #floatPin=0
[03/10 21:12:19     23] stdCell: 22610 single + 0 double + 0 multi
[03/10 21:12:19     23] Total standard cell length = 57.6648 (mm), area = 0.1038 (mm^2)
[03/10 21:12:19     23] Core basic site is core
[03/10 21:12:20     23] Estimated cell power/ground rail width = 0.365 um
[03/10 21:12:20     23] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 21:12:20     23] Apply auto density screen in pre-place stage.
[03/10 21:12:20     23] Auto density screen increases utilization from 0.544 to 0.547
[03/10 21:12:20     23] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 927.0M
[03/10 21:12:20     23] Average module density = 0.547.
[03/10 21:12:20     23] Density for the design = 0.547.
[03/10 21:12:20     23]        = stdcell_area 288324 sites (103797 um^2) / alloc_area 527071 sites (189746 um^2).
[03/10 21:12:20     23] Pin Density = 0.1638.
[03/10 21:12:20     23]             = total # of pins 86799 / total area 529980.
[03/10 21:12:20     23] Initial padding reaches pin density 0.394 for top
[03/10 21:12:20     23] Initial padding increases density from 0.547 to 0.667 for top
[03/10 21:12:20     23] *Internal placement parameters: * | 14 | 0x000555
[03/10 21:12:23     27] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 21:12:23     27] End delay calculation. (MEM=955.281 CPU=0:00:02.4 REAL=0:00:02.0)
[03/10 21:12:23     27] Clock gating cells determined by native netlist tracing.
[03/10 21:12:24     27] Iteration  1: Total net bbox = 9.744e+04 (5.76e+04 3.99e+04)
[03/10 21:12:24     27]               Est.  stn bbox = 1.230e+05 (8.12e+04 4.18e+04)
[03/10 21:12:24     27]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 955.3M
[03/10 21:12:24     28] Iteration  2: Total net bbox = 1.549e+05 (5.76e+04 9.74e+04)
[03/10 21:12:24     28]               Est.  stn bbox = 2.249e+05 (8.12e+04 1.44e+05)
[03/10 21:12:24     28]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 955.3M
[03/10 21:12:26     29] Iteration  3: Total net bbox = 1.687e+05 (7.46e+04 9.41e+04)
[03/10 21:12:26     29]               Est.  stn bbox = 2.512e+05 (1.15e+05 1.36e+05)
[03/10 21:12:26     29]               cpu = 0:00:01.3 real = 0:00:02.0 mem = 955.3M
[03/10 21:12:27     31] Iteration  4: Total net bbox = 1.795e+05 (7.23e+04 1.07e+05)
[03/10 21:12:27     31]               Est.  stn bbox = 2.588e+05 (1.12e+05 1.47e+05)
[03/10 21:12:27     31]               cpu = 0:00:01.7 real = 0:00:01.0 mem = 955.3M
[03/10 21:12:37     41] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 21:12:37     41] End delay calculation. (MEM=974.359 CPU=0:00:02.4 REAL=0:00:02.0)
[03/10 21:12:38     42] nrCritNet: 1.38% ( 343 / 24818 ) cutoffSlk: -1563.2ps stdDelay: 14.2ps
[03/10 21:12:38     42] Iteration  5: Total net bbox = 4.833e+05 (2.27e+05 2.57e+05)
[03/10 21:12:38     42]               Est.  stn bbox = 5.993e+05 (2.78e+05 3.21e+05)
[03/10 21:12:38     42]               cpu = 0:00:11.0 real = 0:00:11.0 mem = 974.4M
[03/10 21:12:40     44] Iteration  6: Total net bbox = 3.395e+05 (1.50e+05 1.90e+05)
[03/10 21:12:40     44]               Est.  stn bbox = 4.420e+05 (1.97e+05 2.45e+05)
[03/10 21:12:40     44]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 974.4M
[03/10 21:12:44     48] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 21:12:44     48] End delay calculation. (MEM=974.359 CPU=0:00:02.4 REAL=0:00:02.0)
[03/10 21:12:45     49] nrCritNet: 1.38% ( 343 / 24818 ) cutoffSlk: -1563.2ps stdDelay: 14.2ps
[03/10 21:12:45     49] Iteration  7: Total net bbox = 3.557e+05 (1.66e+05 1.90e+05)
[03/10 21:12:45     49]               Est.  stn bbox = 4.580e+05 (2.13e+05 2.45e+05)
[03/10 21:12:45     49]               cpu = 0:00:05.2 real = 0:00:05.0 mem = 974.4M
[03/10 21:12:46     50] Iteration  8: Total net bbox = 3.837e+05 (1.66e+05 2.17e+05)
[03/10 21:12:46     50]               Est.  stn bbox = 4.910e+05 (2.13e+05 2.78e+05)
[03/10 21:12:46     50]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 974.4M
[03/10 21:12:50     54] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 21:12:50     54] End delay calculation. (MEM=974.359 CPU=0:00:02.4 REAL=0:00:02.0)
[03/10 21:12:51     55] nrCritNet: 1.38% ( 343 / 24818 ) cutoffSlk: -1563.2ps stdDelay: 14.2ps
[03/10 21:12:51     55] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 21:12:51     55] enableMT= 3
[03/10 21:12:51     55] useHNameCompare= 3 (lazy mode)
[03/10 21:12:51     55] doMTMainInit= 1
[03/10 21:12:51     55] doMTFlushLazyWireDelete= 1
[03/10 21:12:51     55] useFastLRoute= 0
[03/10 21:12:51     55] useFastCRoute= 1
[03/10 21:12:51     55] doMTNetInitAdjWires= 1
[03/10 21:12:51     55] wireMPoolNoThreadCheck= 1
[03/10 21:12:51     55] allMPoolNoThreadCheck= 1
[03/10 21:12:51     55] doNotUseMPoolInCRoute= 1
[03/10 21:12:51     55] doMTSprFixZeroViaCodes= 1
[03/10 21:12:51     55] doMTDtrRoute1CleanupA= 1
[03/10 21:12:51     55] doMTDtrRoute1CleanupB= 1
[03/10 21:12:51     55] doMTWireLenCalc= 0
[03/10 21:12:51     55] doSkipQALenRecalc= 1
[03/10 21:12:51     55] doMTMainCleanup= 1
[03/10 21:12:51     55] doMTMoveCellTermsToMSLayer= 1
[03/10 21:12:51     55] doMTConvertWiresToNewViaCode= 1
[03/10 21:12:51     55] doMTRemoveAntenna= 1
[03/10 21:12:51     55] doMTCheckConnectivity= 1
[03/10 21:12:51     55] enableRuntimeLog= 0
[03/10 21:12:51     55] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 21:12:51     55] Iteration  9: Total net bbox = 3.953e+05 (1.78e+05 2.17e+05)
[03/10 21:12:51     55]               Est.  stn bbox = 5.058e+05 (2.28e+05 2.78e+05)
[03/10 21:12:51     55]               cpu = 0:00:05.3 real = 0:00:05.0 mem = 974.4M
[03/10 21:12:52     56] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 21:12:52     56] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 21:12:52     56] Iteration 10: Total net bbox = 4.139e+05 (1.78e+05 2.36e+05)
[03/10 21:12:52     56]               Est.  stn bbox = 5.278e+05 (2.28e+05 3.00e+05)
[03/10 21:12:52     56]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 974.4M
[03/10 21:12:56     60] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 21:12:56     60] End delay calculation. (MEM=974.359 CPU=0:00:02.3 REAL=0:00:02.0)
[03/10 21:12:57     61] nrCritNet: 1.38% ( 343 / 24818 ) cutoffSlk: -1563.2ps stdDelay: 14.2ps
[03/10 21:12:57     61] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 21:12:57     61] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 21:12:58     61] Iteration 11: Total net bbox = 4.258e+05 (1.90e+05 2.36e+05)
[03/10 21:12:58     61]               Est.  stn bbox = 5.412e+05 (2.41e+05 3.00e+05)
[03/10 21:12:58     61]               cpu = 0:00:05.2 real = 0:00:06.0 mem = 974.4M
[03/10 21:12:58     62] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 21:12:59     62] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 21:12:59     62] Iteration 12: Total net bbox = 4.417e+05 (1.90e+05 2.52e+05)
[03/10 21:12:59     62]               Est.  stn bbox = 5.584e+05 (2.41e+05 3.17e+05)
[03/10 21:12:59     62]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 974.4M
[03/10 21:13:03     66] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 21:13:03     66] End delay calculation. (MEM=974.359 CPU=0:00:02.4 REAL=0:00:03.0)
[03/10 21:13:04     67] nrCritNet: 1.38% ( 343 / 24818 ) cutoffSlk: -1563.2ps stdDelay: 14.2ps
[03/10 21:13:04     67] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 21:13:04     68] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 21:13:05     68] Iteration 13: Total net bbox = 4.495e+05 (1.90e+05 2.60e+05)
[03/10 21:13:05     68]               Est.  stn bbox = 5.666e+05 (2.41e+05 3.25e+05)
[03/10 21:13:05     68]               cpu = 0:00:05.8 real = 0:00:06.0 mem = 974.4M
[03/10 21:13:05     69] Iteration 14: Total net bbox = 4.492e+05 (1.90e+05 2.59e+05)
[03/10 21:13:05     69]               Est.  stn bbox = 5.663e+05 (2.41e+05 3.25e+05)
[03/10 21:13:05     69]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 974.4M
[03/10 21:13:05     69] Iteration 15: Total net bbox = 4.860e+05 (2.24e+05 2.62e+05)
[03/10 21:13:05     69]               Est.  stn bbox = 6.039e+05 (2.76e+05 3.28e+05)
[03/10 21:13:05     69]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 974.4M
[03/10 21:13:05     69] *** cost = 4.860e+05 (2.24e+05 2.62e+05) (cpu for global=0:00:41.9) real=0:00:42.0***
[03/10 21:13:05     69] Info: 0 clock gating cells identified, 0 (on average) moved
[03/10 21:13:06     69] #spOpts: N=65 mergeVia=F 
[03/10 21:13:06     69] Core basic site is core
[03/10 21:13:06     69] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 21:13:06     69] *** Starting refinePlace (0:01:10 mem=876.8M) ***
[03/10 21:13:06     69] Total net bbox length = 4.860e+05 (2.237e+05 2.622e+05) (ext = 2.578e+04)
[03/10 21:13:06     69] Starting refinePlace ...
[03/10 21:13:06     69] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:13:06     69] default core: bins with density >  0.75 =  2.4 % ( 15 / 625 )
[03/10 21:13:06     69] Density distribution unevenness ratio = 10.945%
[03/10 21:13:06     70]   Spread Effort: high, standalone mode, useDDP on.
[03/10 21:13:06     70] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=880.4MB) @(0:01:10 - 0:01:10).
[03/10 21:13:06     70] Move report: preRPlace moves 18057 insts, mean move: 0.83 um, max move: 6.80 um
[03/10 21:13:06     70] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U19): (430.40, 98.20) --> (427.20, 101.80)
[03/10 21:13:06     70] 	Length: 25 sites, height: 1 rows, site name: core, cell type: FA1D0
[03/10 21:13:06     70] wireLenOptFixPriorityInst 0 inst fixed
[03/10 21:13:06     70] Placement tweakage begins.
[03/10 21:13:07     70] wire length = 6.364e+05
[03/10 21:13:09     73] wire length = 5.988e+05
[03/10 21:13:09     73] Placement tweakage ends.
[03/10 21:13:09     73] Move report: tweak moves 8974 insts, mean move: 3.10 um, max move: 46.40 um
[03/10 21:13:09     73] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U750): (342.40, 335.80) --> (326.60, 305.20)
[03/10 21:13:09     73] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.9, real=0:00:03.0, mem=883.0MB) @(0:01:10 - 0:01:13).
[03/10 21:13:10     73] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:13:10     73] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=883.0MB) @(0:01:13 - 0:01:13).
[03/10 21:13:10     73] Move report: Detail placement moves 18840 insts, mean move: 1.68 um, max move: 45.40 um
[03/10 21:13:10     73] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U750): (341.40, 335.80) --> (326.60, 305.20)
[03/10 21:13:10     73] 	Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 883.0MB
[03/10 21:13:10     73] Statistics of distance of Instance movement in refine placement:
[03/10 21:13:10     73]   maximum (X+Y) =        45.40 um
[03/10 21:13:10     73]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U750) with max move: (341.4, 335.8) -> (326.6, 305.2)
[03/10 21:13:10     73]   mean    (X+Y) =         1.68 um
[03/10 21:13:10     73] Total instances flipped for WireLenOpt: 1464
[03/10 21:13:10     73] Total instances flipped, including legalization: 2838
[03/10 21:13:10     73] Summary Report:
[03/10 21:13:10     73] Instances move: 18840 (out of 22610 movable)
[03/10 21:13:10     73] Mean displacement: 1.68 um
[03/10 21:13:10     73] Max displacement: 45.40 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U750) (341.4, 335.8) -> (326.6, 305.2)
[03/10 21:13:10     73] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
[03/10 21:13:10     73] Total instances moved : 18840
[03/10 21:13:10     73] Total net bbox length = 4.646e+05 (2.025e+05 2.621e+05) (ext = 2.553e+04)
[03/10 21:13:10     73] Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 883.0MB
[03/10 21:13:10     73] [CPU] RefinePlace/total (cpu=0:00:03.6, real=0:00:04.0, mem=883.0MB) @(0:01:10 - 0:01:13).
[03/10 21:13:10     73] *** Finished refinePlace (0:01:13 mem=883.0M) ***
[03/10 21:13:10     73] *** Finished Initial Placement (cpu=0:00:50.0, real=0:00:51.0, mem=883.0M) ***
[03/10 21:13:10     73] #spOpts: N=65 mergeVia=F 
[03/10 21:13:10     73] Core basic site is core
[03/10 21:13:10     73] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 21:13:10     73] default core: bins with density >  0.75 = 1.28 % ( 8 / 625 )
[03/10 21:13:10     73] Density distribution unevenness ratio = 10.604%
[03/10 21:13:10     73] Starting IO pin assignment...
[03/10 21:13:10     73] [PSP] Started earlyGlobalRoute kernel
[03/10 21:13:10     73] [PSP] Initial Peak syMemory usage = 883.0 MB
[03/10 21:13:10     73] (I)       Reading DB...
[03/10 21:13:10     73] (I)       congestionReportName   : 
[03/10 21:13:10     73] (I)       buildTerm2TermWires    : 1
[03/10 21:13:10     73] (I)       doTrackAssignment      : 1
[03/10 21:13:10     73] (I)       dumpBookshelfFiles     : 0
[03/10 21:13:10     73] (I)       numThreads             : 1
[03/10 21:13:10     73] [NR-eagl] honorMsvRouteConstraint: false
[03/10 21:13:10     73] (I)       honorPin               : false
[03/10 21:13:10     73] (I)       honorPinGuide          : true
[03/10 21:13:10     73] (I)       honorPartition         : false
[03/10 21:13:10     73] (I)       allowPartitionCrossover: false
[03/10 21:13:10     73] (I)       honorSingleEntry       : true
[03/10 21:13:10     73] (I)       honorSingleEntryStrong : true
[03/10 21:13:10     73] (I)       handleViaSpacingRule   : false
[03/10 21:13:10     73] (I)       PDConstraint           : none
[03/10 21:13:10     73] (I)       expBetterNDRHandling   : false
[03/10 21:13:10     73] [NR-eagl] honorClockSpecNDR      : 0
[03/10 21:13:10     73] (I)       routingEffortLevel     : 3
[03/10 21:13:10     73] [NR-eagl] minRouteLayer          : 2
[03/10 21:13:10     73] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 21:13:10     73] (I)       numRowsPerGCell        : 1
[03/10 21:13:10     73] (I)       speedUpLargeDesign     : 0
[03/10 21:13:10     73] (I)       speedUpBlkViolationClean: 0
[03/10 21:13:10     73] (I)       multiThreadingTA       : 0
[03/10 21:13:10     73] (I)       blockedPinEscape       : 1
[03/10 21:13:10     73] (I)       blkAwareLayerSwitching : 0
[03/10 21:13:10     73] (I)       betterClockWireModeling: 1
[03/10 21:13:10     73] (I)       punchThroughDistance   : 500.00
[03/10 21:13:10     73] (I)       scenicBound            : 1.15
[03/10 21:13:10     73] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 21:13:10     73] (I)       source-to-sink ratio   : 0.00
[03/10 21:13:10     73] (I)       targetCongestionRatioH : 1.00
[03/10 21:13:10     73] (I)       targetCongestionRatioV : 1.00
[03/10 21:13:10     73] (I)       layerCongestionRatio   : 0.70
[03/10 21:13:10     73] (I)       m1CongestionRatio      : 0.10
[03/10 21:13:10     73] (I)       m2m3CongestionRatio    : 0.70
[03/10 21:13:10     73] (I)       localRouteEffort       : 1.00
[03/10 21:13:10     73] (I)       numSitesBlockedByOneVia: 8.00
[03/10 21:13:10     73] (I)       supplyScaleFactorH     : 1.00
[03/10 21:13:10     73] (I)       supplyScaleFactorV     : 1.00
[03/10 21:13:10     73] (I)       highlight3DOverflowFactor: 0.00
[03/10 21:13:10     73] (I)       doubleCutViaModelingRatio: 0.00
[03/10 21:13:10     73] (I)       blockTrack             : 
[03/10 21:13:10     73] (I)       readTROption           : true
[03/10 21:13:10     73] (I)       extraSpacingBothSide   : false
[03/10 21:13:10     73] [NR-eagl] numTracksPerClockWire  : 0
[03/10 21:13:10     73] (I)       routeSelectedNetsOnly  : false
[03/10 21:13:10     73] (I)       before initializing RouteDB syMemory usage = 899.9 MB
[03/10 21:13:10     73] (I)       starting read tracks
[03/10 21:13:10     73] (I)       build grid graph
[03/10 21:13:10     73] (I)       build grid graph start
[03/10 21:13:10     73] [NR-eagl] Layer1 has no routable track
[03/10 21:13:10     73] [NR-eagl] Layer2 has single uniform track structure
[03/10 21:13:10     73] [NR-eagl] Layer3 has single uniform track structure
[03/10 21:13:10     73] [NR-eagl] Layer4 has single uniform track structure
[03/10 21:13:10     73] [NR-eagl] Layer5 has single uniform track structure
[03/10 21:13:10     73] [NR-eagl] Layer6 has single uniform track structure
[03/10 21:13:10     73] [NR-eagl] Layer7 has single uniform track structure
[03/10 21:13:10     73] [NR-eagl] Layer8 has single uniform track structure
[03/10 21:13:10     73] (I)       build grid graph end
[03/10 21:13:10     73] (I)       Layer1   numNetMinLayer=24818
[03/10 21:13:10     73] (I)       Layer2   numNetMinLayer=0
[03/10 21:13:10     73] (I)       Layer3   numNetMinLayer=0
[03/10 21:13:10     73] (I)       Layer4   numNetMinLayer=0
[03/10 21:13:10     73] (I)       Layer5   numNetMinLayer=0
[03/10 21:13:10     73] (I)       Layer6   numNetMinLayer=0
[03/10 21:13:10     73] (I)       Layer7   numNetMinLayer=0
[03/10 21:13:10     73] (I)       Layer8   numNetMinLayer=0
[03/10 21:13:10     73] (I)       numViaLayers=7
[03/10 21:13:10     73] (I)       end build via table
[03/10 21:13:10     73] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 21:13:10     73] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 21:13:10     73] (I)       readDataFromPlaceDB
[03/10 21:13:10     73] (I)       Read net information..
[03/10 21:13:10     73] [NR-eagl] Read numTotalNets=24818  numIgnoredNets=0
[03/10 21:13:10     73] (I)       Read testcase time = 0.000 seconds
[03/10 21:13:10     73] 
[03/10 21:13:10     73] (I)       totalPins=86799  totalGlobalPin=82567 (95.12%)
[03/10 21:13:10     73] (I)       Model blockage into capacity
[03/10 21:13:10     73] (I)       Read numBlocks=16844  numPreroutedWires=0  numCapScreens=0
[03/10 21:13:10     73] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 21:13:10     73] (I)       blocked area on Layer2 : 63314665600  (7.59%)
[03/10 21:13:10     73] (I)       blocked area on Layer3 : 34695056000  (4.16%)
[03/10 21:13:10     73] (I)       blocked area on Layer4 : 274877556800  (32.93%)
[03/10 21:13:10     73] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 21:13:10     73] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 21:13:10     73] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 21:13:10     73] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 21:13:10     73] (I)       Modeling time = 0.020 seconds
[03/10 21:13:10     73] 
[03/10 21:13:10     73] (I)       Number of ignored nets = 0
[03/10 21:13:10     73] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 21:13:10     73] (I)       Number of clock nets = 1.  Ignored: No
[03/10 21:13:10     73] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 21:13:10     73] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 21:13:10     73] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 21:13:10     73] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 21:13:10     73] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 21:13:10     73] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 21:13:10     73] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 21:13:10     73] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 21:13:10     73] (I)       Before initializing earlyGlobalRoute syMemory usage = 899.9 MB
[03/10 21:13:10     73] (I)       Layer1  viaCost=300.00
[03/10 21:13:10     73] (I)       Layer2  viaCost=100.00
[03/10 21:13:10     73] (I)       Layer3  viaCost=100.00
[03/10 21:13:10     73] (I)       Layer4  viaCost=100.00
[03/10 21:13:10     73] (I)       Layer5  viaCost=100.00
[03/10 21:13:10     73] (I)       Layer6  viaCost=200.00
[03/10 21:13:10     73] (I)       Layer7  viaCost=100.00
[03/10 21:13:10     73] (I)       ---------------------Grid Graph Info--------------------
[03/10 21:13:10     73] (I)       routing area        :  (0, 0) - (916000, 911200)
[03/10 21:13:10     73] (I)       core area           :  (20000, 20000) - (896000, 891200)
[03/10 21:13:10     73] (I)       Site Width          :   400  (dbu)
[03/10 21:13:10     73] (I)       Row Height          :  3600  (dbu)
[03/10 21:13:10     73] (I)       GCell Width         :  3600  (dbu)
[03/10 21:13:10     73] (I)       GCell Height        :  3600  (dbu)
[03/10 21:13:10     73] (I)       grid                :   254   253     8
[03/10 21:13:10     73] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 21:13:10     73] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 21:13:10     73] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 21:13:10     73] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 21:13:10     73] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 21:13:10     73] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 21:13:10     73] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 21:13:10     73] (I)       Total num of tracks :     0  2290  2277  2290  2277  2290   569   572
[03/10 21:13:10     73] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 21:13:10     73] (I)       --------------------------------------------------------
[03/10 21:13:10     73] 
[03/10 21:13:10     73] [NR-eagl] ============ Routing rule table ============
[03/10 21:13:10     73] [NR-eagl] Rule id 0. Nets 24818 
[03/10 21:13:10     73] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 21:13:10     73] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 21:13:10     73] [NR-eagl] ========================================
[03/10 21:13:10     73] [NR-eagl] 
[03/10 21:13:10     73] (I)       After initializing earlyGlobalRoute syMemory usage = 902.5 MB
[03/10 21:13:10     73] (I)       Loading and dumping file time : 0.17 seconds
[03/10 21:13:10     73] (I)       ============= Initialization =============
[03/10 21:13:10     73] (I)       total 2D Cap : 2898662 = (1268475 H, 1630187 V)
[03/10 21:13:10     73] [NR-eagl] Layer group 1: route 24818 net(s) in layer range [2, 8]
[03/10 21:13:10     73] (I)       ============  Phase 1a Route ============
[03/10 21:13:10     73] (I)       Phase 1a runs 0.08 seconds
[03/10 21:13:10     73] (I)       Usage: 321943 = (144435 H, 177508 V) = (11.39% H, 10.89% V) = (2.600e+05um H, 3.195e+05um V)
[03/10 21:13:10     73] (I)       
[03/10 21:13:10     73] (I)       ============  Phase 1b Route ============
[03/10 21:13:10     73] (I)       Usage: 321943 = (144435 H, 177508 V) = (11.39% H, 10.89% V) = (2.600e+05um H, 3.195e+05um V)
[03/10 21:13:10     73] (I)       
[03/10 21:13:10     73] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 5.794974e+05um
[03/10 21:13:10     73] (I)       ============  Phase 1c Route ============
[03/10 21:13:10     73] (I)       Usage: 321943 = (144435 H, 177508 V) = (11.39% H, 10.89% V) = (2.600e+05um H, 3.195e+05um V)
[03/10 21:13:10     73] (I)       
[03/10 21:13:10     73] (I)       ============  Phase 1d Route ============
[03/10 21:13:10     73] (I)       Usage: 321943 = (144435 H, 177508 V) = (11.39% H, 10.89% V) = (2.600e+05um H, 3.195e+05um V)
[03/10 21:13:10     73] (I)       
[03/10 21:13:10     73] (I)       ============  Phase 1e Route ============
[03/10 21:13:10     73] (I)       Phase 1e runs 0.00 seconds
[03/10 21:13:10     73] (I)       Usage: 321943 = (144435 H, 177508 V) = (11.39% H, 10.89% V) = (2.600e+05um H, 3.195e+05um V)
[03/10 21:13:10     73] (I)       
[03/10 21:13:10     73] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 5.794974e+05um
[03/10 21:13:10     73] [NR-eagl] 
[03/10 21:13:10     73] (I)       ============  Phase 1l Route ============
[03/10 21:13:10     74] (I)       dpBasedLA: time=0.09  totalOF=4122  totalVia=167022  totalWL=321939  total(Via+WL)=488961 
[03/10 21:13:10     74] (I)       Total Global Routing Runtime: 0.26 seconds
[03/10 21:13:10     74] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 21:13:10     74] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[03/10 21:13:10     74] (I)       
[03/10 21:13:10     74] (I)       ============= track Assignment ============
[03/10 21:13:10     74] (I)       extract Global 3D Wires
[03/10 21:13:10     74] (I)       Extract Global WL : time=0.01
[03/10 21:13:10     74] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 21:13:10     74] (I)       Initialization real time=0.01 seconds
[03/10 21:13:11     74] (I)       Kernel real time=0.29 seconds
[03/10 21:13:11     74] (I)       End Greedy Track Assignment
[03/10 21:13:11     74] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 86556
[03/10 21:13:11     74] [NR-eagl] Layer2(M2)(V) length: 2.014020e+05um, number of vias: 121312
[03/10 21:13:11     74] [NR-eagl] Layer3(M3)(H) length: 2.286268e+05um, number of vias: 10972
[03/10 21:13:11     74] [NR-eagl] Layer4(M4)(V) length: 9.280973e+04um, number of vias: 3711
[03/10 21:13:11     74] [NR-eagl] Layer5(M5)(H) length: 3.790073e+04um, number of vias: 2318
[03/10 21:13:11     74] [NR-eagl] Layer6(M6)(V) length: 3.406002e+04um, number of vias: 53
[03/10 21:13:11     74] [NR-eagl] Layer7(M7)(H) length: 2.313000e+02um, number of vias: 35
[03/10 21:13:11     74] [NR-eagl] Layer8(M8)(V) length: 7.745995e+02um, number of vias: 0
[03/10 21:13:11     74] [NR-eagl] Total length: 5.958052e+05um, number of vias: 224957
[03/10 21:13:11     74] [NR-eagl] End Peak syMemory usage = 912.6 MB
[03/10 21:13:11     74] [NR-eagl] Early Global Router Kernel+IO runtime : 0.91 seconds
[03/10 21:13:11     74] **placeDesign ... cpu = 0: 0:57, real = 0: 0:57, mem = 902.0M **
[03/10 21:13:11     74] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/10 21:13:11     74] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[03/10 21:13:11     74] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/10 21:13:11     74] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 21:13:11     74] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 21:13:11     74] -setupDynamicPowerViewAsDefaultView false
[03/10 21:13:11     74]                                            # bool, default=false, private
[03/10 21:13:11     74] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/10 21:13:11     74] #spOpts: N=65 
[03/10 21:13:11     74] Core basic site is core
[03/10 21:13:11     74] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 21:13:11     74] #spOpts: N=65 mergeVia=F 
[03/10 21:13:11     74] GigaOpt running with 1 threads.
[03/10 21:13:11     74] Info: 1 threads available for lower-level modules during optimization.
[03/10 21:13:11     74] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 21:13:11     74] 	Cell FILL1_LL, site bcore.
[03/10 21:13:11     74] 	Cell FILL_NW_HH, site bcore.
[03/10 21:13:11     74] 	Cell FILL_NW_LL, site bcore.
[03/10 21:13:11     74] 	Cell GFILL, site gacore.
[03/10 21:13:11     74] 	Cell GFILL10, site gacore.
[03/10 21:13:11     74] 	Cell GFILL2, site gacore.
[03/10 21:13:11     74] 	Cell GFILL3, site gacore.
[03/10 21:13:11     74] 	Cell GFILL4, site gacore.
[03/10 21:13:11     74] 	Cell LVLLHCD1, site bcore.
[03/10 21:13:11     74] 	Cell LVLLHCD2, site bcore.
[03/10 21:13:11     74] 	Cell LVLLHCD4, site bcore.
[03/10 21:13:11     74] 	Cell LVLLHCD8, site bcore.
[03/10 21:13:11     74] 	Cell LVLLHD1, site bcore.
[03/10 21:13:11     74] 	Cell LVLLHD2, site bcore.
[03/10 21:13:11     74] 	Cell LVLLHD4, site bcore.
[03/10 21:13:11     74] 	Cell LVLLHD8, site bcore.
[03/10 21:13:11     74] .
[03/10 21:13:11     74] Updating RC grid for preRoute extraction ...
[03/10 21:13:11     74] Initializing multi-corner capacitance tables ... 
[03/10 21:13:11     74] Initializing multi-corner resistance tables ...
[03/10 21:13:11     75] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/10 21:13:11     75] Type 'man IMPTS-403' for more detail.
[03/10 21:13:12     76] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[03/10 21:13:12     76] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 910.0M, totSessionCpu=0:01:16 **
[03/10 21:13:12     76] Added -handlePreroute to trialRouteMode
[03/10 21:13:12     76] *** optDesign -preCTS ***
[03/10 21:13:12     76] DRC Margin: user margin 0.0; extra margin 0.2
[03/10 21:13:12     76] Setup Target Slack: user slack 0; extra slack 0.1
[03/10 21:13:12     76] Hold Target Slack: user slack 0
[03/10 21:13:12     76] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/10 21:13:12     76] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 21:13:12     76] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 21:13:12     76] -setupDynamicPowerViewAsDefaultView false
[03/10 21:13:12     76]                                            # bool, default=false, private
[03/10 21:13:12     76] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/10 21:13:12     76] Type 'man IMPOPT-3195' for more detail.
[03/10 21:13:13     76] Start to check current routing status for nets...
[03/10 21:13:13     76] Using hname+ instead name for net compare
[03/10 21:13:13     76] All nets are already routed correctly.
[03/10 21:13:13     76] End to check current routing status for nets (mem=911.0M)
[03/10 21:13:13     76] Extraction called for design 'core' of instances=22610 and nets=25074 using extraction engine 'preRoute' .
[03/10 21:13:13     76] PreRoute RC Extraction called for design core.
[03/10 21:13:13     76] RC Extraction called in multi-corner(2) mode.
[03/10 21:13:13     76] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 21:13:13     76] RCMode: PreRoute
[03/10 21:13:13     76]       RC Corner Indexes            0       1   
[03/10 21:13:13     76] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 21:13:13     76] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 21:13:13     76] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 21:13:13     76] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 21:13:13     76] Shrink Factor                : 1.00000
[03/10 21:13:13     76] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 21:13:13     76] Using capacitance table file ...
[03/10 21:13:13     76] Updating RC grid for preRoute extraction ...
[03/10 21:13:13     76] Initializing multi-corner capacitance tables ... 
[03/10 21:13:13     76] Initializing multi-corner resistance tables ...
[03/10 21:13:13     76] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 910.988M)
[03/10 21:13:13     76] ** Profile ** Start :  cpu=0:00:00.0, mem=911.0M
[03/10 21:13:13     76] ** Profile ** Other data :  cpu=0:00:00.1, mem=911.0M
[03/10 21:13:13     76] #################################################################################
[03/10 21:13:13     76] # Design Stage: PreRoute
[03/10 21:13:13     76] # Design Name: core
[03/10 21:13:13     76] # Design Mode: 65nm
[03/10 21:13:13     76] # Analysis Mode: MMMC Non-OCV 
[03/10 21:13:13     76] # Parasitics Mode: No SPEF/RCDB
[03/10 21:13:13     76] # Signoff Settings: SI Off 
[03/10 21:13:13     76] #################################################################################
[03/10 21:13:14     77] AAE_INFO: 1 threads acquired from CTE.
[03/10 21:13:14     77] Calculate delays in BcWc mode...
[03/10 21:13:14     77] Topological Sorting (CPU = 0:00:00.0, MEM = 937.8M, InitMEM = 934.3M)
[03/10 21:13:17     80] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 21:13:17     80] End delay calculation. (MEM=1012.05 CPU=0:00:03.0 REAL=0:00:03.0)
[03/10 21:13:17     80] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1012.0M) ***
[03/10 21:13:18     81] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:01:21 mem=1012.0M)
[03/10 21:13:18     81] ** Profile ** Overall slacks :  cpu=0:00:04.4, mem=1012.0M
[03/10 21:13:18     81] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1012.0M
[03/10 21:13:18     81] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.579  |
|           TNS (ns):|-12414.8 |
|    Violating Paths:|  6089   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    174 (174)     |   -0.568   |    174 (174)     |
|   max_tran     |    179 (9197)    |   -7.322   |    179 (9197)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.403%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1012.0M
[03/10 21:13:18     81] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 959.5M, totSessionCpu=0:01:22 **
[03/10 21:13:18     81] ** INFO : this run is activating medium effort placeOptDesign flow
[03/10 21:13:18     81] PhyDesignGrid: maxLocalDensity 0.98
[03/10 21:13:18     81] #spOpts: N=65 mergeVia=F 
[03/10 21:13:18     81] PhyDesignGrid: maxLocalDensity 0.98
[03/10 21:13:18     81] #spOpts: N=65 mergeVia=F 
[03/10 21:13:18     81] *** Starting optimizing excluded clock nets MEM= 962.5M) ***
[03/10 21:13:18     81] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 962.5M) ***
[03/10 21:13:18     81] 
[03/10 21:13:18     81] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/10 21:13:18     81] 
[03/10 21:13:18     81] Type 'man IMPOPT-3663' for more detail.
[03/10 21:13:18     82] 
[03/10 21:13:18     82] Power view               = WC_VIEW
[03/10 21:13:18     82] Number of VT partitions  = 2
[03/10 21:13:18     82] Standard cells in design = 811
[03/10 21:13:18     82] Instances in design      = 22610
[03/10 21:13:18     82] 
[03/10 21:13:18     82] Instance distribution across the VT partitions:
[03/10 21:13:18     82] 
[03/10 21:13:18     82]  LVT : inst = 7243 (32.0%), cells = 335 (41%)
[03/10 21:13:18     82]    Lib tcbn65gpluswc        : inst = 7243 (32.0%)
[03/10 21:13:18     82] 
[03/10 21:13:18     82]  HVT : inst = 15367 (68.0%), cells = 457 (56%)
[03/10 21:13:18     82]    Lib tcbn65gpluswc        : inst = 15367 (68.0%)
[03/10 21:13:18     82] 
[03/10 21:13:18     82] Reporting took 0 sec
[03/10 21:13:18     82] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:13:18     82] optDesignOneStep: Leakage Power Flow
[03/10 21:13:18     82] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:13:18     82] Info: 1 clock net  excluded from IPO operation.
[03/10 21:13:18     82] Design State:
[03/10 21:13:18     82]     #signal nets       :  24978
[03/10 21:13:18     82]     #routed signal nets:  0
[03/10 21:13:18     82]     #clock nets        :  0
[03/10 21:13:18     82]     #routed clock nets :  0
[03/10 21:13:18     82] OptMgr: Begin leakage power optimization
[03/10 21:13:18     82] OptMgr: Number of active setup views: 1
[03/10 21:13:19     82] 
[03/10 21:13:19     82] Power Net Detected:
[03/10 21:13:19     82]     Voltage	    Name
[03/10 21:13:19     82]     0.00V	    VSS
[03/10 21:13:19     82]     0.90V	    VDD
[03/10 21:13:19     82] 
[03/10 21:13:19     82] Begin Power Analysis
[03/10 21:13:19     82] 
[03/10 21:13:19     82]     0.00V	    VSS
[03/10 21:13:19     82]     0.90V	    VDD
[03/10 21:13:19     82] Begin Processing Timing Library for Power Calculation
[03/10 21:13:19     82] 
[03/10 21:13:19     82] Begin Processing Timing Library for Power Calculation
[03/10 21:13:19     82] 
[03/10 21:13:19     82] 
[03/10 21:13:19     82] 
[03/10 21:13:19     82] Begin Processing Power Net/Grid for Power Calculation
[03/10 21:13:19     82] 
[03/10 21:13:19     82] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=801.01MB/801.01MB)
[03/10 21:13:19     82] 
[03/10 21:13:19     82] Begin Processing Timing Window Data for Power Calculation
[03/10 21:13:19     82] 
[03/10 21:13:19     82] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=801.14MB/801.14MB)
[03/10 21:13:19     82] 
[03/10 21:13:19     82] Begin Processing User Attributes
[03/10 21:13:19     82] 
[03/10 21:13:19     82] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=801.18MB/801.18MB)
[03/10 21:13:19     82] 
[03/10 21:13:19     82] Begin Processing Signal Activity
[03/10 21:13:19     82] 
[03/10 21:13:20     83] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=802.18MB/802.18MB)
[03/10 21:13:20     83] 
[03/10 21:13:20     83] Begin Power Computation
[03/10 21:13:20     83] 
[03/10 21:13:20     83]       ----------------------------------------------------------
[03/10 21:13:20     83]       # of cell(s) missing both power/leakage table: 0
[03/10 21:13:20     83]       # of cell(s) missing power table: 0
[03/10 21:13:20     83]       # of cell(s) missing leakage table: 0
[03/10 21:13:20     83]       # of MSMV cell(s) missing power_level: 0
[03/10 21:13:20     83]       ----------------------------------------------------------
[03/10 21:13:20     83] 
[03/10 21:13:20     83] 
[03/10 21:13:20     83] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=802.34MB/802.34MB)
[03/10 21:13:20     83] 
[03/10 21:13:20     83] Begin Processing User Attributes
[03/10 21:13:20     83] 
[03/10 21:13:20     83] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=802.34MB/802.34MB)
[03/10 21:13:20     83] 
[03/10 21:13:20     83] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=802.37MB/802.37MB)
[03/10 21:13:20     83] 
[03/10 21:13:20     83] OptMgr: Optimization mode is pre-route
[03/10 21:13:20     83] OptMgr: current WNS: -9.679 ns
[03/10 21:13:20     83] OptMgr: Using aggressive mode for Force Mode
[03/10 21:13:20     83] PhyDesignGrid: maxLocalDensity 0.98
[03/10 21:13:20     83] #spOpts: N=65 mergeVia=F 
[03/10 21:13:21     84] 
[03/10 21:13:21     84] Design leakage power (state independent) = 0.926 mW
[03/10 21:13:21     84] Resizable instances =  22610 (100.0%), leakage = 0.926 mW (100.0%)
[03/10 21:13:21     84] Leakage power distribution among resizable instances:
[03/10 21:13:21     84]  Total LVT =   7243 (32.0%), lkg = 0.262 mW (28.3%)
[03/10 21:13:21     84]    -ve slk =   7236 (32.0%), lkg = 0.262 mW (28.3%)
[03/10 21:13:21     84]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/10 21:13:21     84]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/10 21:13:21     84]  Total HVT =  15367 (68.0%), lkg = 0.664 mW (71.7%)
[03/10 21:13:21     84]    -ve slk =  15195 (67.2%), lkg = 0.662 mW (71.5%)
[03/10 21:13:21     84] 
[03/10 21:13:21     84] OptMgr: Begin forced downsizing
[03/10 21:13:22     85] OptMgr: 6960 instances resized in force mode
[03/10 21:13:22     85] OptMgr: Updating timing
[03/10 21:13:22     85] #################################################################################
[03/10 21:13:22     85] # Design Stage: PreRoute
[03/10 21:13:22     85] # Design Name: core
[03/10 21:13:22     85] # Design Mode: 65nm
[03/10 21:13:22     85] # Analysis Mode: MMMC Non-OCV 
[03/10 21:13:22     85] # Parasitics Mode: No SPEF/RCDB
[03/10 21:13:22     85] # Signoff Settings: SI Off 
[03/10 21:13:22     85] #################################################################################
[03/10 21:13:23     86] AAE_INFO: 1 threads acquired from CTE.
[03/10 21:13:23     86] Calculate delays in BcWc mode...
[03/10 21:13:23     86] Topological Sorting (CPU = 0:00:00.0, MEM = 953.5M, InitMEM = 950.1M)
[03/10 21:13:26     89] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 21:13:26     89] End delay calculation. (MEM=1027.22 CPU=0:00:03.0 REAL=0:00:03.0)
[03/10 21:13:26     89] *** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1027.2M) ***
[03/10 21:13:26     89] OptMgr: Design WNS: -12.067 ns
[03/10 21:13:27     90] OptMgr: 2041 (29%) instances reverted to original cell
[03/10 21:13:27     90] OptMgr: Updating timing
[03/10 21:13:29     92] OptMgr: Design WNS: -9.679 ns
[03/10 21:13:29     92] 
[03/10 21:13:29     92] Design leakage power (state independent) = 0.865 mW
[03/10 21:13:29     92] Resizable instances =  22610 (100.0%), leakage = 0.865 mW (100.0%)
[03/10 21:13:29     92] Leakage power distribution among resizable instances:
[03/10 21:13:29     92]  Total LVT =   3175 (14.0%), lkg = 0.130 mW (15.1%)
[03/10 21:13:29     92]    -ve slk =   3169 (14.0%), lkg = 0.130 mW (15.0%)
[03/10 21:13:29     92]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/10 21:13:29     92]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/10 21:13:29     92]  Total HVT =  19435 (86.0%), lkg = 0.735 mW (84.9%)
[03/10 21:13:29     92]    -ve slk =  19268 (85.2%), lkg = 0.733 mW (84.7%)
[03/10 21:13:29     92] 
[03/10 21:13:29     92] 
[03/10 21:13:29     92] Summary: cell sizing
[03/10 21:13:29     92] 
[03/10 21:13:29     92]  4919 instances changed cell type
[03/10 21:13:29     92] 
[03/10 21:13:29     92]                        UpSize    DownSize   SameSize   Total
[03/10 21:13:29     92]                        ------    --------   --------   -----
[03/10 21:13:29     92]     Sequential            0          0          0          0
[03/10 21:13:29     92]  Combinational            0          0       4919       4919
[03/10 21:13:29     92] 
[03/10 21:13:29     92]     1 instances changed cell type from        AN2D0   to    CKAN2D0
[03/10 21:13:29     92]     5 instances changed cell type from        AN2D1   to    CKAN2D0
[03/10 21:13:29     92]    15 instances changed cell type from       AN2XD1   to    CKAN2D0
[03/10 21:13:29     92]   204 instances changed cell type from       AO21D1   to     AO21D0
[03/10 21:13:29     92]    11 instances changed cell type from      AOI21D1   to    AOI21D0
[03/10 21:13:29     92]    10 instances changed cell type from      CKAN2D1   to    CKAN2D0
[03/10 21:13:29     92]   327 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
[03/10 21:13:29     92]   149 instances changed cell type from      CKND2D1   to    CKND2D0
[03/10 21:13:29     92]   186 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
[03/10 21:13:29     92]     8 instances changed cell type from     CKXOR2D1   to     XOR2D0
[03/10 21:13:29     92]    41 instances changed cell type from       IND2D1   to     IND2D0
[03/10 21:13:29     92]    88 instances changed cell type from       INR2D1   to     INR2D0
[03/10 21:13:29     92]     1 instances changed cell type from       INR2D1   to    INR2XD0
[03/10 21:13:29     92]    36 instances changed cell type from       INR2D2   to    INR2XD1
[03/10 21:13:29     92]    23 instances changed cell type from      INR2XD0   to     INR2D0
[03/10 21:13:29     92]   188 instances changed cell type from        INVD1   to      CKND0
[03/10 21:13:29     92]     4 instances changed cell type from      IOA21D1   to    IOA21D0
[03/10 21:13:29     92]     3 instances changed cell type from     MOAI22D1   to   MOAI22D0
[03/10 21:13:29     92]    22 instances changed cell type from        ND2D0   to    CKND2D0
[03/10 21:13:29     92]   143 instances changed cell type from        ND2D1   to    CKND2D0
[03/10 21:13:29     92]   113 instances changed cell type from        ND2D2   to    CKND2D2
[03/10 21:13:29     92]    20 instances changed cell type from        ND2D3   to    CKND2D3
[03/10 21:13:29     92]    60 instances changed cell type from        ND2D4   to    CKND2D4
[03/10 21:13:29     92]     2 instances changed cell type from        ND2D8   to    CKND2D8
[03/10 21:13:29     92]     2 instances changed cell type from        ND3D1   to      ND3D0
[03/10 21:13:29     92]     1 instances changed cell type from        ND4D1   to      ND4D0
[03/10 21:13:29     92]    30 instances changed cell type from        NR2D1   to      NR2D0
[03/10 21:13:29     92]     6 instances changed cell type from        NR2D1   to     NR2XD0
[03/10 21:13:29     92]    26 instances changed cell type from        NR2D2   to     NR2XD1
[03/10 21:13:29     92]     1 instances changed cell type from        NR2D4   to     NR2XD2
[03/10 21:13:29     92]    28 instances changed cell type from       NR2XD0   to      NR2D0
[03/10 21:13:29     92]     3 instances changed cell type from       OA21D1   to     OA21D0
[03/10 21:13:29     92]    52 instances changed cell type from      OAI21D1   to    OAI21D0
[03/10 21:13:29     92]   878 instances changed cell type from      OAI22D1   to    OAI22D0
[03/10 21:13:29     92]    37 instances changed cell type from        OR2D1   to      OR2D0
[03/10 21:13:29     92]     2 instances changed cell type from       OR2XD1   to      OR2D0
[03/10 21:13:29     92]  2144 instances changed cell type from       XNR2D1   to     XNR2D0
[03/10 21:13:29     92]     2 instances changed cell type from       XNR3D1   to     XNR3D0
[03/10 21:13:29     92]    47 instances changed cell type from       XOR3D1   to     XOR3D0
[03/10 21:13:29     92]   checkSum: 4919
[03/10 21:13:29     92] 
[03/10 21:13:29     92] 
[03/10 21:13:29     92] 
[03/10 21:13:29     92] Begin Power Analysis
[03/10 21:13:29     92] 
[03/10 21:13:29     92]     0.00V	    VSS
[03/10 21:13:29     92]     0.90V	    VDD
[03/10 21:13:29     92] Begin Processing Timing Library for Power Calculation
[03/10 21:13:29     92] 
[03/10 21:13:29     92] Begin Processing Timing Library for Power Calculation
[03/10 21:13:29     92] 
[03/10 21:13:29     92] 
[03/10 21:13:29     92] 
[03/10 21:13:29     92] Begin Processing Power Net/Grid for Power Calculation
[03/10 21:13:29     92] 
[03/10 21:13:29     92] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=826.75MB/826.75MB)
[03/10 21:13:29     92] 
[03/10 21:13:29     92] Begin Processing Timing Window Data for Power Calculation
[03/10 21:13:29     92] 
[03/10 21:13:30     93] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=826.75MB/826.75MB)
[03/10 21:13:30     93] 
[03/10 21:13:30     93] Begin Processing User Attributes
[03/10 21:13:30     93] 
[03/10 21:13:30     93] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=826.75MB/826.75MB)
[03/10 21:13:30     93] 
[03/10 21:13:30     93] Begin Processing Signal Activity
[03/10 21:13:30     93] 
[03/10 21:13:31     94] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=829.89MB/829.89MB)
[03/10 21:13:31     94] 
[03/10 21:13:31     94] Begin Power Computation
[03/10 21:13:31     94] 
[03/10 21:13:31     94]       ----------------------------------------------------------
[03/10 21:13:31     94]       # of cell(s) missing both power/leakage table: 0
[03/10 21:13:31     94]       # of cell(s) missing power table: 0
[03/10 21:13:31     94]       # of cell(s) missing leakage table: 0
[03/10 21:13:31     94]       # of MSMV cell(s) missing power_level: 0
[03/10 21:13:31     94]       ----------------------------------------------------------
[03/10 21:13:31     94] 
[03/10 21:13:31     94] 
[03/10 21:13:31     94] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=829.89MB/829.89MB)
[03/10 21:13:31     94] 
[03/10 21:13:31     94] Begin Processing User Attributes
[03/10 21:13:31     94] 
[03/10 21:13:31     94] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=829.89MB/829.89MB)
[03/10 21:13:31     94] 
[03/10 21:13:31     94] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=829.89MB/829.89MB)
[03/10 21:13:31     94] 
[03/10 21:13:31     94] OptMgr: Leakage power optimization took: 13 seconds
[03/10 21:13:31     94] OptMgr: End leakage power optimization
[03/10 21:13:32     94] The useful skew maximum allowed delay is: 0.2
[03/10 21:13:32     94] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:13:32     94] optDesignOneStep: Leakage Power Flow
[03/10 21:13:32     94] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:13:32     95] Info: 1 clock net  excluded from IPO operation.
[03/10 21:13:33     96] PhyDesignGrid: maxLocalDensity 0.98
[03/10 21:13:33     96] #spOpts: N=65 
[03/10 21:13:33     96] *info: There are 18 candidate Buffer cells
[03/10 21:13:33     96] *info: There are 18 candidate Inverter cells
[03/10 21:13:35     98] 
[03/10 21:13:35     98] Netlist preparation processing... 
[03/10 21:13:35     98] 
[03/10 21:13:35     98] Constant propagation run...
[03/10 21:13:35     98] CPU of constant propagation run : 0:00:00.0 (mem :1127.5M)
[03/10 21:13:35     98] 
[03/10 21:13:35     98] Dangling output instance removal run...
[03/10 21:13:35     98] CPU of dangling output instance removal run : 0:00:00.0 (mem :1127.5M)
[03/10 21:13:35     98] 
[03/10 21:13:35     98] Dont care observability instance removal run...
[03/10 21:13:35     98] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1127.5M)
[03/10 21:13:35     98] 
[03/10 21:13:35     98] Removed instances... 
[03/10 21:13:35     98] 
[03/10 21:13:35     98] Replaced instances... 
[03/10 21:13:35     98] 
[03/10 21:13:35     98] Removed 0 instance
[03/10 21:13:35     98] 	CPU for removing db instances : 0:00:00.0 (mem :1127.5M)
[03/10 21:13:35     98] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1127.5M)
[03/10 21:13:35     98] CPU of: netlist preparation :0:00:00.0 (mem :1127.5M)
[03/10 21:13:35     98] 
[03/10 21:13:35     98] Mark undriven nets with IPOIgnored run...
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[159] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[158] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[157] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[156] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[155] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[154] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[153] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[152] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[151] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[150] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[149] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[148] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[147] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[146] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[145] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[144] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[143] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[142] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[141] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (IMPOPT-7098):	WARNING: out[140] is an undriven net with 1 fanouts.
[03/10 21:13:35     98] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[03/10 21:13:35     98] To increase the message display limit, refer to the product command reference manual.
[03/10 21:13:35     98] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1127.5M)
[03/10 21:13:35     98] *info: Marking 0 isolation instances dont touch
[03/10 21:13:35     98] *info: Marking 0 level shifter instances dont touch
[03/10 21:13:35     98] PhyDesignGrid: maxLocalDensity 0.98
[03/10 21:13:35     98] #spOpts: N=65 mergeVia=F 
[03/10 21:13:35     98] 
[03/10 21:13:35     98] Completed downsize cell map
[03/10 21:13:38    101] Forced downsizing resized 1276 out of 22610 instances
[03/10 21:13:38    101]      #inst not ok to resize: 0
[03/10 21:13:38    101]      #inst with no smaller cells: 16431
[03/10 21:13:38    101] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:13:38    101] optDesignOneStep: Leakage Power Flow
[03/10 21:13:38    101] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:13:38    101] Info: 1 clock net  excluded from IPO operation.
[03/10 21:13:38    101] Begin: Area Reclaim Optimization
[03/10 21:13:40    102] PhyDesignGrid: maxLocalDensity 0.98
[03/10 21:13:40    102] #spOpts: N=65 mergeVia=F 
[03/10 21:13:40    103] Reclaim Optimization WNS Slack -13.716  TNS Slack -26526.929 Density 53.32
[03/10 21:13:40    103] +----------+---------+--------+----------+------------+--------+
[03/10 21:13:40    103] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/10 21:13:40    103] +----------+---------+--------+----------+------------+--------+
[03/10 21:13:40    103] |    53.32%|        -| -13.716|-26526.929|   0:00:00.0| 1230.9M|
[03/10 21:13:41    104] |    53.32%|        0| -13.716|-26526.930|   0:00:01.0| 1230.9M|
[03/10 21:13:41    104] |    53.32%|        1| -13.716|-26526.793|   0:00:00.0| 1230.9M|
[03/10 21:13:45    108] |    52.92%|      645| -13.716|-26497.383|   0:00:04.0| 1230.9M|
[03/10 21:13:45    108] |    52.92%|        1| -13.716|-26497.350|   0:00:00.0| 1230.9M|
[03/10 21:13:45    108] |    52.92%|        0| -13.716|-26497.350|   0:00:00.0| 1230.9M|
[03/10 21:13:45    108] +----------+---------+--------+----------+------------+--------+
[03/10 21:13:45    108] Reclaim Optimization End WNS Slack -13.716  TNS Slack -26497.350 Density 52.92
[03/10 21:13:45    108] 
[03/10 21:13:45    108] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 571 **
[03/10 21:13:45    108] --------------------------------------------------------------
[03/10 21:13:45    108] |                                   | Total     | Sequential |
[03/10 21:13:45    108] --------------------------------------------------------------
[03/10 21:13:45    108] | Num insts resized                 |     571  |       0    |
[03/10 21:13:45    108] | Num insts undone                  |      75  |       0    |
[03/10 21:13:45    108] | Num insts Downsized               |     571  |       0    |
[03/10 21:13:45    108] | Num insts Samesized               |       0  |       0    |
[03/10 21:13:45    108] | Num insts Upsized                 |       0  |       0    |
[03/10 21:13:45    108] | Num multiple commits+uncommits    |       0  |       -    |
[03/10 21:13:45    108] --------------------------------------------------------------
[03/10 21:13:45    108] **** Begin NDR-Layer Usage Statistics ****
[03/10 21:13:45    108] 0 Ndr or Layer constraints added by optimization 
[03/10 21:13:45    108] **** End NDR-Layer Usage Statistics ****
[03/10 21:13:45    108] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.1) (real = 0:00:07.0) **
[03/10 21:13:46    108] Executing incremental physical updates
[03/10 21:13:46    108] Executing incremental physical updates
[03/10 21:13:46    108] *** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:08, mem=1074.07M, totSessionCpu=0:01:49).
[03/10 21:13:46    109] Leakage Power Opt: re-selecting buf/inv list 
[03/10 21:13:46    109] Summary for sequential cells idenfication: 
[03/10 21:13:46    109] Identified SBFF number: 199
[03/10 21:13:46    109] Identified MBFF number: 0
[03/10 21:13:46    109] Not identified SBFF number: 0
[03/10 21:13:46    109] Not identified MBFF number: 0
[03/10 21:13:46    109] Number of sequential cells which are not FFs: 104
[03/10 21:13:46    109] 
[03/10 21:13:46    109] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:13:46    109] optDesignOneStep: Leakage Power Flow
[03/10 21:13:46    109] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:13:46    109] Begin: GigaOpt high fanout net optimization
[03/10 21:13:46    109] Info: 1 clock net  excluded from IPO operation.
[03/10 21:13:46    109] Summary for sequential cells idenfication: 
[03/10 21:13:46    109] Identified SBFF number: 199
[03/10 21:13:46    109] Identified MBFF number: 0
[03/10 21:13:46    109] Not identified SBFF number: 0
[03/10 21:13:46    109] Not identified MBFF number: 0
[03/10 21:13:46    109] Number of sequential cells which are not FFs: 104
[03/10 21:13:46    109] 
[03/10 21:13:46    109] PhyDesignGrid: maxLocalDensity 0.98
[03/10 21:13:46    109] #spOpts: N=65 
[03/10 21:13:50    113] DEBUG: @coeDRVCandCache::init.
[03/10 21:13:50    113] +----------+---------+--------+----------+------------+--------+
[03/10 21:13:50    113] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/10 21:13:50    113] +----------+---------+--------+----------+------------+--------+
[03/10 21:13:50    113] |    52.92%|        -| -13.716|-26497.350|   0:00:00.0| 1207.6M|
[03/10 21:13:50    113] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 21:13:50    113] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 21:13:50    113] |    52.92%|        -| -13.716|-26497.350|   0:00:00.0| 1207.6M|
[03/10 21:13:50    113] +----------+---------+--------+----------+------------+--------+
[03/10 21:13:50    113] 
[03/10 21:13:50    113] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1207.6M) ***
[03/10 21:13:50    113] **** Begin NDR-Layer Usage Statistics ****
[03/10 21:13:50    113] 0 Ndr or Layer constraints added by optimization 
[03/10 21:13:50    113] **** End NDR-Layer Usage Statistics ****
[03/10 21:13:50    113] DEBUG: @coeDRVCandCache::cleanup.
[03/10 21:13:50    113] End: GigaOpt high fanout net optimization
[03/10 21:13:50    113] Begin: GigaOpt DRV Optimization
[03/10 21:13:50    113] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/10 21:13:50    113] Info: 1 clock net  excluded from IPO operation.
[03/10 21:13:50    113] PhyDesignGrid: maxLocalDensity 3.00
[03/10 21:13:50    113] #spOpts: N=65 mergeVia=F 
[03/10 21:13:52    115] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 21:13:52    115] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/10 21:13:52    115] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 21:13:52    115] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/10 21:13:52    115] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 21:13:52    115] DEBUG: @coeDRVCandCache::init.
[03/10 21:13:53    115] Info: violation cost 97660.585938 (cap = 696.746277, tran = 96941.835938, len = 0.000000, fanout load = 0.000000, fanout count = 22.000000, glitch 0.000000)
[03/10 21:13:53    115] |   339   | 10729   |   314   |    314  |     0   |     0   |     0   |     0   | -13.72 |          0|          0|          0|  52.92  |            |           |
[03/10 21:14:01    124] Info: violation cost 7.805593 (cap = 0.004005, tran = 7.801589, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 21:14:02    124] |    14   |   796   |     1   |      1  |     0   |     0   |     0   |     0   | -2.24 |        174|          0|        288|  53.15  |   0:00:08.0|    1226.9M|
[03/10 21:14:02    125] Info: violation cost 0.017637 (cap = 0.000000, tran = 0.017637, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 21:14:02    125] |     1   |    48   |     0   |      0  |     0   |     0   |     0   |     0   | -2.24 |          1|          0|         13|  53.15  |   0:00:00.0|    1226.9M|
[03/10 21:14:02    125] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 21:14:02    125] **** Begin NDR-Layer Usage Statistics ****
[03/10 21:14:02    125] 0 Ndr or Layer constraints added by optimization 
[03/10 21:14:02    125] **** End NDR-Layer Usage Statistics ****
[03/10 21:14:02    125] 
[03/10 21:14:02    125] *** Finish DRV Fixing (cpu=0:00:09.8 real=0:00:10.0 mem=1226.9M) ***
[03/10 21:14:02    125] 
[03/10 21:14:02    125] DEBUG: @coeDRVCandCache::cleanup.
[03/10 21:14:02    125] End: GigaOpt DRV Optimization
[03/10 21:14:02    125] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/10 21:14:02    125] Leakage Power Opt: resetting the buf/inv selection
[03/10 21:14:02    125] **optDesign ... cpu = 0:00:49, real = 0:00:50, mem = 1078.1M, totSessionCpu=0:02:05 **
[03/10 21:14:02    125] Leakage Power Opt: re-selecting buf/inv list 
[03/10 21:14:02    125] Summary for sequential cells idenfication: 
[03/10 21:14:02    125] Identified SBFF number: 199
[03/10 21:14:02    125] Identified MBFF number: 0
[03/10 21:14:02    125] Not identified SBFF number: 0
[03/10 21:14:02    125] Not identified MBFF number: 0
[03/10 21:14:02    125] Number of sequential cells which are not FFs: 104
[03/10 21:14:02    125] 
[03/10 21:14:02    125] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:14:02    125] optDesignOneStep: Leakage Power Flow
[03/10 21:14:02    125] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:14:02    125] Begin: GigaOpt Global Optimization
[03/10 21:14:02    125] *info: use new DP (enabled)
[03/10 21:14:02    125] Info: 1 clock net  excluded from IPO operation.
[03/10 21:14:02    125] PhyDesignGrid: maxLocalDensity 1.20
[03/10 21:14:02    125] #spOpts: N=65 mergeVia=F 
[03/10 21:14:02    125] Summary for sequential cells idenfication: 
[03/10 21:14:02    125] Identified SBFF number: 199
[03/10 21:14:02    125] Identified MBFF number: 0
[03/10 21:14:02    125] Not identified SBFF number: 0
[03/10 21:14:02    125] Not identified MBFF number: 0
[03/10 21:14:02    125] Number of sequential cells which are not FFs: 104
[03/10 21:14:02    125] 
[03/10 21:14:05    128] *info: 1 clock net excluded
[03/10 21:14:05    128] *info: 2 special nets excluded.
[03/10 21:14:05    128] *info: 257 no-driver nets excluded.
[03/10 21:14:09    132] ** GigaOpt Global Opt WNS Slack -2.243  TNS Slack -4462.971 
[03/10 21:14:10    132] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:14:10    132] |  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:14:10    132] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:14:10    132] |  -2.243|-4462.971|    53.15%|   0:00:01.0| 1222.6M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_17_/D   |
[03/10 21:14:26    149] |  -2.212|-2929.382|    53.42%|   0:00:16.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_/D   |
[03/10 21:14:37    160] |  -2.137|-2391.375|    53.87%|   0:00:11.0| 1280.1M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_/D   |
[03/10 21:14:39    161] |  -2.137|-2391.375|    53.87%|   0:00:02.0| 1280.1M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_/D   |
[03/10 21:15:12    195] |  -1.579|-1640.208|    54.44%|   0:00:33.0| 1280.1M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_12_/D   |
[03/10 21:15:21    204] |  -1.579|-1589.912|    54.60%|   0:00:09.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_12_/D   |
[03/10 21:15:25    208] |  -1.579|-1569.763|    54.69%|   0:00:04.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_12_/D   |
[03/10 21:15:26    209] |  -1.579|-1569.763|    54.69%|   0:00:01.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_12_/D   |
[03/10 21:15:39    221] |  -1.472|-1452.802|    55.08%|   0:00:13.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/10 21:15:44    226] |  -1.472|-1452.859|    55.10%|   0:00:05.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/10 21:15:46    229] |  -1.472|-1450.945|    55.11%|   0:00:02.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/10 21:15:47    230] |  -1.472|-1450.945|    55.11%|   0:00:01.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/10 21:15:54    236] |  -1.432|-1408.029|    55.45%|   0:00:07.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/10 21:15:57    240] |  -1.432|-1407.829|    55.46%|   0:00:03.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/10 21:15:59    242] |  -1.432|-1407.537|    55.47%|   0:00:02.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/10 21:16:00    243] |  -1.432|-1407.537|    55.47%|   0:00:01.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/10 21:16:04    247] |  -1.410|-1399.835|    55.61%|   0:00:04.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/10 21:16:08    250] |  -1.410|-1399.221|    55.60%|   0:00:04.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/10 21:16:08    250] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:16:08    250] 
[03/10 21:16:08    250] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:58 real=0:01:59 mem=1299.2M) ***
[03/10 21:16:08    250] 
[03/10 21:16:08    250] *** Finish pre-CTS Setup Fixing (cpu=0:01:58 real=0:01:59 mem=1299.2M) ***
[03/10 21:16:08    250] **** Begin NDR-Layer Usage Statistics ****
[03/10 21:16:08    250] Layer 7 has 5 constrained nets 
[03/10 21:16:08    250] **** End NDR-Layer Usage Statistics ****
[03/10 21:16:08    250] ** GigaOpt Global Opt End WNS Slack -1.410  TNS Slack -1399.221 
[03/10 21:16:08    250] End: GigaOpt Global Optimization
[03/10 21:16:08    250] Leakage Power Opt: resetting the buf/inv selection
[03/10 21:16:08    250] 
[03/10 21:16:08    250] Active setup views:
[03/10 21:16:08    250]  WC_VIEW
[03/10 21:16:08    250]   Dominating endpoints: 0
[03/10 21:16:08    250]   Dominating TNS: -0.000
[03/10 21:16:08    250] 
[03/10 21:16:08    250] *** Timing NOT met, worst failing slack is -1.410
[03/10 21:16:08    250] *** Check timing (0:00:00.0)
[03/10 21:16:08    250] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:16:08    250] optDesignOneStep: Leakage Power Flow
[03/10 21:16:08    250] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:16:08    250] Info: 1 clock net  excluded from IPO operation.
[03/10 21:16:08    251] Begin: Area Reclaim Optimization
[03/10 21:16:09    252] PhyDesignGrid: maxLocalDensity 0.98
[03/10 21:16:09    252] #spOpts: N=65 mergeVia=F 
[03/10 21:16:09    252] Reclaim Optimization WNS Slack -1.410  TNS Slack -1399.221 Density 55.60
[03/10 21:16:09    252] +----------+---------+--------+---------+------------+--------+
[03/10 21:16:09    252] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/10 21:16:09    252] +----------+---------+--------+---------+------------+--------+
[03/10 21:16:09    252] |    55.60%|        -|  -1.410|-1399.221|   0:00:00.0| 1275.9M|
[03/10 21:16:12    255] |    55.58%|       34|  -1.410|-1398.329|   0:00:03.0| 1275.9M|
[03/10 21:16:12    255] |    55.58%|        1|  -1.410|-1398.317|   0:00:00.0| 1275.9M|
[03/10 21:16:13    255] |    55.58%|        0|  -1.410|-1398.317|   0:00:01.0| 1275.9M|
[03/10 21:16:14    256] |    55.57%|       15|  -1.410|-1398.317|   0:00:01.0| 1275.9M|
[03/10 21:16:19    262] |    55.24%|      770|  -1.410|-1400.646|   0:00:05.0| 1275.9M|
[03/10 21:16:20    262] |    55.22%|       21|  -1.410|-1400.639|   0:00:01.0| 1275.9M|
[03/10 21:16:20    262] |    55.22%|        0|  -1.410|-1400.639|   0:00:00.0| 1275.9M|
[03/10 21:16:20    262] +----------+---------+--------+---------+------------+--------+
[03/10 21:16:20    262] Reclaim Optimization End WNS Slack -1.410  TNS Slack -1400.639 Density 55.22
[03/10 21:16:20    262] 
[03/10 21:16:20    262] ** Summary: Restruct = 35 Buffer Deletion = 9 Declone = 6 Resize = 744 **
[03/10 21:16:20    262] --------------------------------------------------------------
[03/10 21:16:20    262] |                                   | Total     | Sequential |
[03/10 21:16:20    262] --------------------------------------------------------------
[03/10 21:16:20    262] | Num insts resized                 |     726  |       0    |
[03/10 21:16:20    262] | Num insts undone                  |      47  |       0    |
[03/10 21:16:20    262] | Num insts Downsized               |     726  |       0    |
[03/10 21:16:20    262] | Num insts Samesized               |       0  |       0    |
[03/10 21:16:20    262] | Num insts Upsized                 |       0  |       0    |
[03/10 21:16:20    262] | Num multiple commits+uncommits    |      18  |       -    |
[03/10 21:16:20    262] --------------------------------------------------------------
[03/10 21:16:20    262] **** Begin NDR-Layer Usage Statistics ****
[03/10 21:16:20    262] Layer 7 has 5 constrained nets 
[03/10 21:16:20    262] **** End NDR-Layer Usage Statistics ****
[03/10 21:16:20    262] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.8) (real = 0:00:12.0) **
[03/10 21:16:20    262] Executing incremental physical updates
[03/10 21:16:20    262] Executing incremental physical updates
[03/10 21:16:20    262] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1127.11M, totSessionCpu=0:04:23).
[03/10 21:16:20    263] setup target slack: 0.1
[03/10 21:16:20    263] extra slack: 0.1
[03/10 21:16:20    263] std delay: 0.0142
[03/10 21:16:20    263] real setup target slack: 0.0142
[03/10 21:16:20    263] PhyDesignGrid: maxLocalDensity 0.98
[03/10 21:16:20    263] #spOpts: N=65 
[03/10 21:16:20    263] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 21:16:20    263] [NR-eagl] Started earlyGlobalRoute kernel
[03/10 21:16:20    263] [NR-eagl] Initial Peak syMemory usage = 1127.1 MB
[03/10 21:16:20    263] (I)       Reading DB...
[03/10 21:16:21    263] (I)       congestionReportName   : 
[03/10 21:16:21    263] (I)       buildTerm2TermWires    : 0
[03/10 21:16:21    263] (I)       doTrackAssignment      : 1
[03/10 21:16:21    263] (I)       dumpBookshelfFiles     : 0
[03/10 21:16:21    263] (I)       numThreads             : 1
[03/10 21:16:21    263] [NR-eagl] honorMsvRouteConstraint: false
[03/10 21:16:21    263] (I)       honorPin               : false
[03/10 21:16:21    263] (I)       honorPinGuide          : true
[03/10 21:16:21    263] (I)       honorPartition         : false
[03/10 21:16:21    263] (I)       allowPartitionCrossover: false
[03/10 21:16:21    263] (I)       honorSingleEntry       : true
[03/10 21:16:21    263] (I)       honorSingleEntryStrong : true
[03/10 21:16:21    263] (I)       handleViaSpacingRule   : false
[03/10 21:16:21    263] (I)       PDConstraint           : none
[03/10 21:16:21    263] (I)       expBetterNDRHandling   : false
[03/10 21:16:21    263] [NR-eagl] honorClockSpecNDR      : 0
[03/10 21:16:21    263] (I)       routingEffortLevel     : 3
[03/10 21:16:21    263] [NR-eagl] minRouteLayer          : 2
[03/10 21:16:21    263] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 21:16:21    263] (I)       numRowsPerGCell        : 1
[03/10 21:16:21    263] (I)       speedUpLargeDesign     : 0
[03/10 21:16:21    263] (I)       speedUpBlkViolationClean: 0
[03/10 21:16:21    263] (I)       multiThreadingTA       : 0
[03/10 21:16:21    263] (I)       blockedPinEscape       : 1
[03/10 21:16:21    263] (I)       blkAwareLayerSwitching : 0
[03/10 21:16:21    263] (I)       betterClockWireModeling: 1
[03/10 21:16:21    263] (I)       punchThroughDistance   : 500.00
[03/10 21:16:21    263] (I)       scenicBound            : 1.15
[03/10 21:16:21    263] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 21:16:21    263] (I)       source-to-sink ratio   : 0.00
[03/10 21:16:21    263] (I)       targetCongestionRatioH : 1.00
[03/10 21:16:21    263] (I)       targetCongestionRatioV : 1.00
[03/10 21:16:21    263] (I)       layerCongestionRatio   : 0.70
[03/10 21:16:21    263] (I)       m1CongestionRatio      : 0.10
[03/10 21:16:21    263] (I)       m2m3CongestionRatio    : 0.70
[03/10 21:16:21    263] (I)       localRouteEffort       : 1.00
[03/10 21:16:21    263] (I)       numSitesBlockedByOneVia: 8.00
[03/10 21:16:21    263] (I)       supplyScaleFactorH     : 1.00
[03/10 21:16:21    263] (I)       supplyScaleFactorV     : 1.00
[03/10 21:16:21    263] (I)       highlight3DOverflowFactor: 0.00
[03/10 21:16:21    263] (I)       doubleCutViaModelingRatio: 0.00
[03/10 21:16:21    263] (I)       blockTrack             : 
[03/10 21:16:21    263] (I)       readTROption           : true
[03/10 21:16:21    263] (I)       extraSpacingBothSide   : false
[03/10 21:16:21    263] [NR-eagl] numTracksPerClockWire  : 0
[03/10 21:16:21    263] (I)       routeSelectedNetsOnly  : false
[03/10 21:16:21    263] (I)       before initializing RouteDB syMemory usage = 1147.7 MB
[03/10 21:16:21    263] (I)       starting read tracks
[03/10 21:16:21    263] (I)       build grid graph
[03/10 21:16:21    263] (I)       build grid graph start
[03/10 21:16:21    263] [NR-eagl] Layer1 has no routable track
[03/10 21:16:21    263] [NR-eagl] Layer2 has single uniform track structure
[03/10 21:16:21    263] [NR-eagl] Layer3 has single uniform track structure
[03/10 21:16:21    263] [NR-eagl] Layer4 has single uniform track structure
[03/10 21:16:21    263] [NR-eagl] Layer5 has single uniform track structure
[03/10 21:16:21    263] [NR-eagl] Layer6 has single uniform track structure
[03/10 21:16:21    263] [NR-eagl] Layer7 has single uniform track structure
[03/10 21:16:21    263] [NR-eagl] Layer8 has single uniform track structure
[03/10 21:16:21    263] (I)       build grid graph end
[03/10 21:16:21    263] (I)       Layer1   numNetMinLayer=25518
[03/10 21:16:21    263] (I)       Layer2   numNetMinLayer=0
[03/10 21:16:21    263] (I)       Layer3   numNetMinLayer=0
[03/10 21:16:21    263] (I)       Layer4   numNetMinLayer=0
[03/10 21:16:21    263] (I)       Layer5   numNetMinLayer=0
[03/10 21:16:21    263] (I)       Layer6   numNetMinLayer=0
[03/10 21:16:21    263] (I)       Layer7   numNetMinLayer=5
[03/10 21:16:21    263] (I)       Layer8   numNetMinLayer=0
[03/10 21:16:21    263] (I)       numViaLayers=7
[03/10 21:16:21    263] (I)       end build via table
[03/10 21:16:21    263] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 21:16:21    263] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 21:16:21    263] (I)       readDataFromPlaceDB
[03/10 21:16:21    263] (I)       Read net information..
[03/10 21:16:21    263] [NR-eagl] Read numTotalNets=25523  numIgnoredNets=3
[03/10 21:16:21    263] (I)       Read testcase time = 0.020 seconds
[03/10 21:16:21    263] 
[03/10 21:16:21    263] (I)       totalPins=88203  totalGlobalPin=83424 (94.58%)
[03/10 21:16:21    263] (I)       Model blockage into capacity
[03/10 21:16:21    263] (I)       Read numBlocks=16844  numPreroutedWires=0  numCapScreens=0
[03/10 21:16:21    263] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 21:16:21    263] (I)       blocked area on Layer2 : 63314665600  (7.59%)
[03/10 21:16:21    263] (I)       blocked area on Layer3 : 34695056000  (4.16%)
[03/10 21:16:21    263] (I)       blocked area on Layer4 : 274877556800  (32.93%)
[03/10 21:16:21    263] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 21:16:21    263] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 21:16:21    263] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 21:16:21    263] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 21:16:21    263] (I)       Modeling time = 0.020 seconds
[03/10 21:16:21    263] 
[03/10 21:16:21    263] (I)       Number of ignored nets = 3
[03/10 21:16:21    263] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 21:16:21    263] (I)       Number of clock nets = 1.  Ignored: No
[03/10 21:16:21    263] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 21:16:21    263] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 21:16:21    263] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 21:16:21    263] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 21:16:21    263] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 21:16:21    263] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 21:16:21    263] (I)       Number of two pin nets which has pins at the same location = 3.  Ignored: Yes
[03/10 21:16:21    263] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 21:16:21    263] (I)       Before initializing earlyGlobalRoute syMemory usage = 1151.8 MB
[03/10 21:16:21    263] (I)       Layer1  viaCost=300.00
[03/10 21:16:21    263] (I)       Layer2  viaCost=100.00
[03/10 21:16:21    263] (I)       Layer3  viaCost=100.00
[03/10 21:16:21    263] (I)       Layer4  viaCost=100.00
[03/10 21:16:21    263] (I)       Layer5  viaCost=100.00
[03/10 21:16:21    263] (I)       Layer6  viaCost=200.00
[03/10 21:16:21    263] (I)       Layer7  viaCost=100.00
[03/10 21:16:21    263] (I)       ---------------------Grid Graph Info--------------------
[03/10 21:16:21    263] (I)       routing area        :  (0, 0) - (916000, 911200)
[03/10 21:16:21    263] (I)       core area           :  (20000, 20000) - (896000, 891200)
[03/10 21:16:21    263] (I)       Site Width          :   400  (dbu)
[03/10 21:16:21    263] (I)       Row Height          :  3600  (dbu)
[03/10 21:16:21    263] (I)       GCell Width         :  3600  (dbu)
[03/10 21:16:21    263] (I)       GCell Height        :  3600  (dbu)
[03/10 21:16:21    263] (I)       grid                :   254   253     8
[03/10 21:16:21    263] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 21:16:21    263] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 21:16:21    263] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 21:16:21    263] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 21:16:21    263] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 21:16:21    263] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 21:16:21    263] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 21:16:21    263] (I)       Total num of tracks :     0  2290  2277  2290  2277  2290   569   572
[03/10 21:16:21    263] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 21:16:21    263] (I)       --------------------------------------------------------
[03/10 21:16:21    263] 
[03/10 21:16:21    263] [NR-eagl] ============ Routing rule table ============
[03/10 21:16:21    263] [NR-eagl] Rule id 0. Nets 25520 
[03/10 21:16:21    263] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 21:16:21    263] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 21:16:21    263] [NR-eagl] ========================================
[03/10 21:16:21    263] [NR-eagl] 
[03/10 21:16:21    263] (I)       After initializing earlyGlobalRoute syMemory usage = 1151.8 MB
[03/10 21:16:21    263] (I)       Loading and dumping file time : 0.22 seconds
[03/10 21:16:21    263] (I)       ============= Initialization =============
[03/10 21:16:21    263] (I)       total 2D Cap : 2898662 = (1268475 H, 1630187 V)
[03/10 21:16:21    263] [NR-eagl] Layer group 2: route 25520 net(s) in layer range [2, 8]
[03/10 21:16:21    263] (I)       ============  Phase 1a Route ============
[03/10 21:16:21    263] (I)       Phase 1a runs 0.08 seconds
[03/10 21:16:21    263] (I)       Usage: 325318 = (148060 H, 177258 V) = (11.67% H, 10.87% V) = (2.665e+05um H, 3.191e+05um V)
[03/10 21:16:21    263] (I)       
[03/10 21:16:21    263] (I)       ============  Phase 1b Route ============
[03/10 21:16:21    263] (I)       Usage: 325318 = (148060 H, 177258 V) = (11.67% H, 10.87% V) = (2.665e+05um H, 3.191e+05um V)
[03/10 21:16:21    263] (I)       
[03/10 21:16:21    263] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 5.855724e+05um
[03/10 21:16:21    263] (I)       ============  Phase 1c Route ============
[03/10 21:16:21    263] (I)       Usage: 325318 = (148060 H, 177258 V) = (11.67% H, 10.87% V) = (2.665e+05um H, 3.191e+05um V)
[03/10 21:16:21    263] (I)       
[03/10 21:16:21    263] (I)       ============  Phase 1d Route ============
[03/10 21:16:21    263] (I)       Usage: 325318 = (148060 H, 177258 V) = (11.67% H, 10.87% V) = (2.665e+05um H, 3.191e+05um V)
[03/10 21:16:21    263] (I)       
[03/10 21:16:21    263] (I)       ============  Phase 1e Route ============
[03/10 21:16:21    263] (I)       Phase 1e runs 0.00 seconds
[03/10 21:16:21    263] (I)       Usage: 325318 = (148060 H, 177258 V) = (11.67% H, 10.87% V) = (2.665e+05um H, 3.191e+05um V)
[03/10 21:16:21    263] (I)       
[03/10 21:16:21    263] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 5.855724e+05um
[03/10 21:16:21    263] [NR-eagl] 
[03/10 21:16:21    263] (I)       ============  Phase 1l Route ============
[03/10 21:16:21    263] (I)       dpBasedLA: time=0.09  totalOF=4448  totalVia=171462  totalWL=325317  total(Via+WL)=496779 
[03/10 21:16:21    263] (I)       Total Global Routing Runtime: 0.27 seconds
[03/10 21:16:21    263] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 21:16:21    263] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[03/10 21:16:21    263] (I)       
[03/10 21:16:21    263] [NR-eagl] End Peak syMemory usage = 1151.8 MB
[03/10 21:16:21    263] [NR-eagl] Early Global Router Kernel+IO runtime : 0.50 seconds
[03/10 21:16:21    263] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 21:16:21    263] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 21:16:21    263] 
[03/10 21:16:21    263] ** np local hotspot detection info verbose **
[03/10 21:16:21    263] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 21:16:21    263] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/10 21:16:21    263] 
[03/10 21:16:21    263] #spOpts: N=65 
[03/10 21:16:21    264] Apply auto density screen in post-place stage.
[03/10 21:16:21    264] Auto density screen increases utilization from 0.552 to 0.552
[03/10 21:16:21    264] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1151.8M
[03/10 21:16:21    264] *** Starting refinePlace (0:04:24 mem=1151.8M) ***
[03/10 21:16:21    264] Total net bbox length = 4.853e+05 (2.160e+05 2.693e+05) (ext = 2.559e+04)
[03/10 21:16:21    264] default core: bins with density >  0.75 = 5.28 % ( 33 / 625 )
[03/10 21:16:21    264] Density distribution unevenness ratio = 10.910%
[03/10 21:16:21    264] RPlace IncrNP: Rollback Lev = -5
[03/10 21:16:21    264] RPlace: Density =1.033333, incremental np is triggered.
[03/10 21:16:21    264] incr SKP is on..., with optDC mode
[03/10 21:16:21    264] tdgpInitIgnoreNetLoadFix on 
[03/10 21:16:22    265] (cpu=0:00:01.1 mem=1151.8M) ***
[03/10 21:16:23    265] *** Build Virtual Sizing Timing Model
[03/10 21:16:23    265] (cpu=0:00:01.5 mem=1151.8M) ***
[03/10 21:16:26    267] Congestion driven padding in post-place stage.
[03/10 21:16:26    268] Congestion driven padding increases utilization from 0.765 to 0.767
[03/10 21:16:26    268] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1198.0M
[03/10 21:17:54    356] default core: bins with density >  0.75 =    4 % ( 25 / 625 )
[03/10 21:17:54    356] Density distribution unevenness ratio = 11.736%
[03/10 21:17:54    356] RPlace postIncrNP: Density = 1.033333 -> 0.837778.
[03/10 21:17:54    356] RPlace postIncrNP Info: Density distribution changes:
[03/10 21:17:54    356] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/10 21:17:54    356] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/10 21:17:54    356] [1.00 - 1.05] :	 1 (0.16%) -> 0 (0.00%)
[03/10 21:17:54    356] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/10 21:17:54    356] [0.90 - 0.95] :	 2 (0.32%) -> 0 (0.00%)
[03/10 21:17:54    356] [0.85 - 0.90] :	 2 (0.32%) -> 0 (0.00%)
[03/10 21:17:54    356] [0.80 - 0.85] :	 3 (0.48%) -> 4 (0.64%)
[03/10 21:17:54    356] [CPU] RefinePlace/IncrNP (cpu=0:01:32, real=0:01:33, mem=1296.0MB) @(0:04:24 - 0:05:56).
[03/10 21:17:54    356] Move report: incrNP moves 23306 insts, mean move: 23.20 um, max move: 133.40 um
[03/10 21:17:54    356] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_): (307.00, 222.40) --> (299.60, 348.40)
[03/10 21:17:54    356] Move report: Timing Driven Placement moves 23306 insts, mean move: 23.20 um, max move: 133.40 um
[03/10 21:17:54    356] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_): (307.00, 222.40) --> (299.60, 348.40)
[03/10 21:17:54    356] 	Runtime: CPU: 0:01:32 REAL: 0:01:33 MEM: 1296.0MB
[03/10 21:17:54    356] Starting refinePlace ...
[03/10 21:17:54    356] default core: bins with density >  0.75 =    4 % ( 25 / 625 )
[03/10 21:17:54    356] Density distribution unevenness ratio = 11.692%
[03/10 21:17:55    356]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 21:17:55    356] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1296.0MB) @(0:05:56 - 0:05:57).
[03/10 21:17:55    356] Move report: preRPlace moves 3013 insts, mean move: 0.48 um, max move: 4.40 um
[03/10 21:17:55    356] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1056): (92.40, 404.20) --> (89.80, 402.40)
[03/10 21:17:55    356] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/10 21:17:55    356] wireLenOptFixPriorityInst 0 inst fixed
[03/10 21:17:55    356] Placement tweakage begins.
[03/10 21:17:55    356] wire length = 5.693e+05
[03/10 21:17:57    358] wire length = 5.372e+05
[03/10 21:17:57    358] Placement tweakage ends.
[03/10 21:17:57    358] Move report: tweak moves 1819 insts, mean move: 2.78 um, max move: 19.60 um
[03/10 21:17:57    358] 	Max move on inst (mac_array_instance/FE_OFC1046_q_temp_306_): (330.40, 314.20) --> (350.00, 314.20)
[03/10 21:17:57    358] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:02.0, mem=1296.0MB) @(0:05:57 - 0:05:59).
[03/10 21:17:57    359] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:17:57    359] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1296.0MB) @(0:05:59 - 0:05:59).
[03/10 21:17:57    359] Move report: Detail placement moves 4354 insts, mean move: 1.42 um, max move: 19.60 um
[03/10 21:17:57    359] 	Max move on inst (mac_array_instance/FE_OFC1046_q_temp_306_): (330.40, 314.20) --> (350.00, 314.20)
[03/10 21:17:57    359] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1296.0MB
[03/10 21:17:57    359] Statistics of distance of Instance movement in refine placement:
[03/10 21:17:57    359]   maximum (X+Y) =       133.40 um
[03/10 21:17:57    359]   inst (mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_) with max move: (307, 222.4) -> (299.6, 348.4)
[03/10 21:17:57    359]   mean    (X+Y) =        23.22 um
[03/10 21:17:57    359] Total instances flipped for WireLenOpt: 1459
[03/10 21:17:57    359] Total instances flipped, including legalization: 4
[03/10 21:17:57    359] Summary Report:
[03/10 21:17:57    359] Instances move: 23306 (out of 23315 movable)
[03/10 21:17:57    359] Mean displacement: 23.22 um
[03/10 21:17:57    359] Max displacement: 133.40 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_) (307, 222.4) -> (299.6, 348.4)
[03/10 21:17:57    359] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[03/10 21:17:57    359] Total instances moved : 23306
[03/10 21:17:57    359] Total net bbox length = 4.260e+05 (1.864e+05 2.396e+05) (ext = 2.000e+04)
[03/10 21:17:57    359] Runtime: CPU: 0:01:35 REAL: 0:01:36 MEM: 1296.0MB
[03/10 21:17:57    359] [CPU] RefinePlace/total (cpu=0:01:35, real=0:01:36, mem=1296.0MB) @(0:04:24 - 0:05:59).
[03/10 21:17:57    359] *** Finished refinePlace (0:05:59 mem=1296.0M) ***
[03/10 21:17:57    359] #spOpts: N=65 
[03/10 21:17:57    359] default core: bins with density >  0.75 =    4 % ( 25 / 625 )
[03/10 21:17:57    359] Density distribution unevenness ratio = 11.689%
[03/10 21:17:57    359] Trial Route Overflow 0(H) 0(V)
[03/10 21:17:57    359] Starting congestion repair ...
[03/10 21:17:57    359] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/10 21:17:57    359] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 21:17:57    359] (I)       Reading DB...
[03/10 21:17:57    359] (I)       congestionReportName   : 
[03/10 21:17:57    359] (I)       buildTerm2TermWires    : 1
[03/10 21:17:57    359] (I)       doTrackAssignment      : 1
[03/10 21:17:57    359] (I)       dumpBookshelfFiles     : 0
[03/10 21:17:57    359] (I)       numThreads             : 1
[03/10 21:17:57    359] [NR-eagl] honorMsvRouteConstraint: false
[03/10 21:17:57    359] (I)       honorPin               : false
[03/10 21:17:57    359] (I)       honorPinGuide          : true
[03/10 21:17:57    359] (I)       honorPartition         : false
[03/10 21:17:57    359] (I)       allowPartitionCrossover: false
[03/10 21:17:57    359] (I)       honorSingleEntry       : true
[03/10 21:17:57    359] (I)       honorSingleEntryStrong : true
[03/10 21:17:57    359] (I)       handleViaSpacingRule   : false
[03/10 21:17:57    359] (I)       PDConstraint           : none
[03/10 21:17:57    359] (I)       expBetterNDRHandling   : false
[03/10 21:17:57    359] [NR-eagl] honorClockSpecNDR      : 0
[03/10 21:17:57    359] (I)       routingEffortLevel     : 3
[03/10 21:17:57    359] [NR-eagl] minRouteLayer          : 2
[03/10 21:17:57    359] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 21:17:57    359] (I)       numRowsPerGCell        : 1
[03/10 21:17:57    359] (I)       speedUpLargeDesign     : 0
[03/10 21:17:57    359] (I)       speedUpBlkViolationClean: 0
[03/10 21:17:57    359] (I)       multiThreadingTA       : 0
[03/10 21:17:57    359] (I)       blockedPinEscape       : 1
[03/10 21:17:57    359] (I)       blkAwareLayerSwitching : 0
[03/10 21:17:57    359] (I)       betterClockWireModeling: 1
[03/10 21:17:57    359] (I)       punchThroughDistance   : 500.00
[03/10 21:17:57    359] (I)       scenicBound            : 1.15
[03/10 21:17:57    359] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 21:17:57    359] (I)       source-to-sink ratio   : 0.00
[03/10 21:17:57    359] (I)       targetCongestionRatioH : 1.00
[03/10 21:17:57    359] (I)       targetCongestionRatioV : 1.00
[03/10 21:17:57    359] (I)       layerCongestionRatio   : 0.70
[03/10 21:17:57    359] (I)       m1CongestionRatio      : 0.10
[03/10 21:17:57    359] (I)       m2m3CongestionRatio    : 0.70
[03/10 21:17:57    359] (I)       localRouteEffort       : 1.00
[03/10 21:17:57    359] (I)       numSitesBlockedByOneVia: 8.00
[03/10 21:17:57    359] (I)       supplyScaleFactorH     : 1.00
[03/10 21:17:57    359] (I)       supplyScaleFactorV     : 1.00
[03/10 21:17:57    359] (I)       highlight3DOverflowFactor: 0.00
[03/10 21:17:57    359] (I)       doubleCutViaModelingRatio: 0.00
[03/10 21:17:57    359] (I)       blockTrack             : 
[03/10 21:17:57    359] (I)       readTROption           : true
[03/10 21:17:57    359] (I)       extraSpacingBothSide   : false
[03/10 21:17:57    359] [NR-eagl] numTracksPerClockWire  : 0
[03/10 21:17:57    359] (I)       routeSelectedNetsOnly  : false
[03/10 21:17:57    359] (I)       before initializing RouteDB syMemory usage = 1296.0 MB
[03/10 21:17:57    359] (I)       starting read tracks
[03/10 21:17:57    359] (I)       build grid graph
[03/10 21:17:57    359] (I)       build grid graph start
[03/10 21:17:57    359] [NR-eagl] Layer1 has no routable track
[03/10 21:17:57    359] [NR-eagl] Layer2 has single uniform track structure
[03/10 21:17:57    359] [NR-eagl] Layer3 has single uniform track structure
[03/10 21:17:57    359] [NR-eagl] Layer4 has single uniform track structure
[03/10 21:17:57    359] [NR-eagl] Layer5 has single uniform track structure
[03/10 21:17:57    359] [NR-eagl] Layer6 has single uniform track structure
[03/10 21:17:57    359] [NR-eagl] Layer7 has single uniform track structure
[03/10 21:17:57    359] [NR-eagl] Layer8 has single uniform track structure
[03/10 21:17:57    359] (I)       build grid graph end
[03/10 21:17:57    359] (I)       Layer1   numNetMinLayer=25518
[03/10 21:17:57    359] (I)       Layer2   numNetMinLayer=0
[03/10 21:17:57    359] (I)       Layer3   numNetMinLayer=0
[03/10 21:17:57    359] (I)       Layer4   numNetMinLayer=0
[03/10 21:17:57    359] (I)       Layer5   numNetMinLayer=0
[03/10 21:17:57    359] (I)       Layer6   numNetMinLayer=0
[03/10 21:17:57    359] (I)       Layer7   numNetMinLayer=5
[03/10 21:17:57    359] (I)       Layer8   numNetMinLayer=0
[03/10 21:17:57    359] (I)       numViaLayers=7
[03/10 21:17:57    359] (I)       end build via table
[03/10 21:17:57    359] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 21:17:57    359] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 21:17:57    359] (I)       readDataFromPlaceDB
[03/10 21:17:57    359] (I)       Read net information..
[03/10 21:17:57    359] [NR-eagl] Read numTotalNets=25523  numIgnoredNets=0
[03/10 21:17:57    359] (I)       Read testcase time = 0.010 seconds
[03/10 21:17:57    359] 
[03/10 21:17:57    359] (I)       totalPins=88209  totalGlobalPin=86874 (98.49%)
[03/10 21:17:57    359] (I)       Model blockage into capacity
[03/10 21:17:57    359] (I)       Read numBlocks=16844  numPreroutedWires=0  numCapScreens=0
[03/10 21:17:57    359] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 21:17:57    359] (I)       blocked area on Layer2 : 63314665600  (7.59%)
[03/10 21:17:57    359] (I)       blocked area on Layer3 : 34695056000  (4.16%)
[03/10 21:17:57    359] (I)       blocked area on Layer4 : 274877556800  (32.93%)
[03/10 21:17:57    359] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 21:17:57    359] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 21:17:57    359] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 21:17:57    359] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 21:17:57    359] (I)       Modeling time = 0.020 seconds
[03/10 21:17:57    359] 
[03/10 21:17:57    359] (I)       Number of ignored nets = 0
[03/10 21:17:57    359] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 21:17:57    359] (I)       Number of clock nets = 1.  Ignored: No
[03/10 21:17:57    359] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 21:17:57    359] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 21:17:57    359] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 21:17:57    359] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 21:17:57    359] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 21:17:57    359] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 21:17:57    359] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 21:17:57    359] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 21:17:57    359] (I)       Before initializing earlyGlobalRoute syMemory usage = 1296.0 MB
[03/10 21:17:57    359] (I)       Layer1  viaCost=300.00
[03/10 21:17:57    359] (I)       Layer2  viaCost=100.00
[03/10 21:17:57    359] (I)       Layer3  viaCost=100.00
[03/10 21:17:57    359] (I)       Layer4  viaCost=100.00
[03/10 21:17:57    359] (I)       Layer5  viaCost=100.00
[03/10 21:17:57    359] (I)       Layer6  viaCost=200.00
[03/10 21:17:57    359] (I)       Layer7  viaCost=100.00
[03/10 21:17:57    359] (I)       ---------------------Grid Graph Info--------------------
[03/10 21:17:57    359] (I)       routing area        :  (0, 0) - (916000, 911200)
[03/10 21:17:57    359] (I)       core area           :  (20000, 20000) - (896000, 891200)
[03/10 21:17:57    359] (I)       Site Width          :   400  (dbu)
[03/10 21:17:57    359] (I)       Row Height          :  3600  (dbu)
[03/10 21:17:57    359] (I)       GCell Width         :  3600  (dbu)
[03/10 21:17:57    359] (I)       GCell Height        :  3600  (dbu)
[03/10 21:17:57    359] (I)       grid                :   254   253     8
[03/10 21:17:57    359] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 21:17:57    359] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 21:17:57    359] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 21:17:57    359] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 21:17:57    359] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 21:17:57    359] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 21:17:57    359] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 21:17:57    359] (I)       Total num of tracks :     0  2290  2277  2290  2277  2290   569   572
[03/10 21:17:57    359] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 21:17:57    359] (I)       --------------------------------------------------------
[03/10 21:17:57    359] 
[03/10 21:17:57    359] [NR-eagl] ============ Routing rule table ============
[03/10 21:17:57    359] [NR-eagl] Rule id 0. Nets 25523 
[03/10 21:17:57    359] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 21:17:57    359] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 21:17:57    359] [NR-eagl] ========================================
[03/10 21:17:57    359] [NR-eagl] 
[03/10 21:17:57    359] (I)       After initializing earlyGlobalRoute syMemory usage = 1296.0 MB
[03/10 21:17:57    359] (I)       Loading and dumping file time : 0.17 seconds
[03/10 21:17:57    359] (I)       ============= Initialization =============
[03/10 21:17:57    359] (I)       total 2D Cap : 2898662 = (1268475 H, 1630187 V)
[03/10 21:17:57    359] [NR-eagl] Layer group 2: route 25523 net(s) in layer range [2, 8]
[03/10 21:17:57    359] (I)       ============  Phase 1a Route ============
[03/10 21:17:57    359] (I)       Phase 1a runs 0.08 seconds
[03/10 21:17:57    359] (I)       Usage: 289488 = (130170 H, 159318 V) = (10.26% H, 9.77% V) = (2.343e+05um H, 2.868e+05um V)
[03/10 21:17:57    359] (I)       
[03/10 21:17:57    359] (I)       ============  Phase 1b Route ============
[03/10 21:17:57    359] (I)       Usage: 289488 = (130170 H, 159318 V) = (10.26% H, 9.77% V) = (2.343e+05um H, 2.868e+05um V)
[03/10 21:17:57    359] (I)       
[03/10 21:17:57    359] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.210784e+05um
[03/10 21:17:57    359] (I)       ============  Phase 1c Route ============
[03/10 21:17:57    359] (I)       Usage: 289488 = (130170 H, 159318 V) = (10.26% H, 9.77% V) = (2.343e+05um H, 2.868e+05um V)
[03/10 21:17:57    359] (I)       
[03/10 21:17:57    359] (I)       ============  Phase 1d Route ============
[03/10 21:17:57    359] (I)       Usage: 289488 = (130170 H, 159318 V) = (10.26% H, 9.77% V) = (2.343e+05um H, 2.868e+05um V)
[03/10 21:17:57    359] (I)       
[03/10 21:17:57    359] (I)       ============  Phase 1e Route ============
[03/10 21:17:57    359] (I)       Phase 1e runs 0.00 seconds
[03/10 21:17:57    359] (I)       Usage: 289488 = (130170 H, 159318 V) = (10.26% H, 9.77% V) = (2.343e+05um H, 2.868e+05um V)
[03/10 21:17:57    359] (I)       
[03/10 21:17:57    359] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.210784e+05um
[03/10 21:17:57    359] [NR-eagl] 
[03/10 21:17:57    359] (I)       ============  Phase 1l Route ============
[03/10 21:17:58    359] (I)       dpBasedLA: time=0.07  totalOF=2357  totalVia=171631  totalWL=289479  total(Via+WL)=461110 
[03/10 21:17:58    359] (I)       Total Global Routing Runtime: 0.23 seconds
[03/10 21:17:58    359] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 21:17:58    359] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/10 21:17:58    359] (I)       
[03/10 21:17:58    359] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 21:17:58    359] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 21:17:58    359] 
[03/10 21:17:58    359] ** np local hotspot detection info verbose **
[03/10 21:17:58    359] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 21:17:58    359] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/10 21:17:58    359] 
[03/10 21:17:58    359] describeCongestion: hCong = 0.00 vCong = 0.00
[03/10 21:17:58    359] Skipped repairing congestion.
[03/10 21:17:58    359] (I)       ============= track Assignment ============
[03/10 21:17:58    359] (I)       extract Global 3D Wires
[03/10 21:17:58    359] (I)       Extract Global WL : time=0.01
[03/10 21:17:58    359] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 21:17:58    359] (I)       Initialization real time=0.01 seconds
[03/10 21:17:58    360] (I)       Kernel real time=0.30 seconds
[03/10 21:17:58    360] (I)       End Greedy Track Assignment
[03/10 21:17:58    360] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 87966
[03/10 21:17:58    360] [NR-eagl] Layer2(M2)(V) length: 2.075521e+05um, number of vias: 130486
[03/10 21:17:58    360] [NR-eagl] Layer3(M3)(H) length: 2.124076e+05um, number of vias: 6703
[03/10 21:17:58    360] [NR-eagl] Layer4(M4)(V) length: 6.415117e+04um, number of vias: 3021
[03/10 21:17:58    360] [NR-eagl] Layer5(M5)(H) length: 2.834633e+04um, number of vias: 1962
[03/10 21:17:58    360] [NR-eagl] Layer6(M6)(V) length: 2.105066e+04um, number of vias: 335
[03/10 21:17:58    360] [NR-eagl] Layer7(M7)(H) length: 1.783100e+03um, number of vias: 440
[03/10 21:17:58    360] [NR-eagl] Layer8(M8)(V) length: 2.046200e+03um, number of vias: 0
[03/10 21:17:58    360] [NR-eagl] Total length: 5.373372e+05um, number of vias: 230913
[03/10 21:17:58    360] End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
[03/10 21:17:58    360] Start to check current routing status for nets...
[03/10 21:17:58    360] Using hname+ instead name for net compare
[03/10 21:17:58    360] All nets are already routed correctly.
[03/10 21:17:58    360] End to check current routing status for nets (mem=1155.6M)
[03/10 21:17:58    360] Extraction called for design 'core' of instances=23315 and nets=25780 using extraction engine 'preRoute' .
[03/10 21:17:58    360] PreRoute RC Extraction called for design core.
[03/10 21:17:58    360] RC Extraction called in multi-corner(2) mode.
[03/10 21:17:58    360] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 21:17:58    360] RCMode: PreRoute
[03/10 21:17:58    360]       RC Corner Indexes            0       1   
[03/10 21:17:58    360] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 21:17:58    360] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 21:17:58    360] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 21:17:58    360] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 21:17:58    360] Shrink Factor                : 1.00000
[03/10 21:17:58    360] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 21:17:58    360] Using capacitance table file ...
[03/10 21:17:58    360] Updating RC grid for preRoute extraction ...
[03/10 21:17:58    360] Initializing multi-corner capacitance tables ... 
[03/10 21:17:58    360] Initializing multi-corner resistance tables ...
[03/10 21:17:59    360] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1155.621M)
[03/10 21:17:59    361] Compute RC Scale Done ...
[03/10 21:17:59    361] **optDesign ... cpu = 0:04:45, real = 0:04:47, mem = 1146.6M, totSessionCpu=0:06:02 **
[03/10 21:17:59    361] #################################################################################
[03/10 21:17:59    361] # Design Stage: PreRoute
[03/10 21:17:59    361] # Design Name: core
[03/10 21:17:59    361] # Design Mode: 65nm
[03/10 21:17:59    361] # Analysis Mode: MMMC Non-OCV 
[03/10 21:17:59    361] # Parasitics Mode: No SPEF/RCDB
[03/10 21:17:59    361] # Signoff Settings: SI Off 
[03/10 21:17:59    361] #################################################################################
[03/10 21:18:00    362] AAE_INFO: 1 threads acquired from CTE.
[03/10 21:18:00    362] Calculate delays in BcWc mode...
[03/10 21:18:00    362] Topological Sorting (CPU = 0:00:00.1, MEM = 1160.2M, InitMEM = 1156.7M)
[03/10 21:18:03    365] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 21:18:03    365] End delay calculation. (MEM=1233.93 CPU=0:00:03.0 REAL=0:00:03.0)
[03/10 21:18:03    365] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1233.9M) ***
[03/10 21:18:04    366] *** Timing NOT met, worst failing slack is -1.411
[03/10 21:18:04    366] *** Check timing (0:00:04.4)
[03/10 21:18:04    366] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:18:04    366] optDesignOneStep: Leakage Power Flow
[03/10 21:18:04    366] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:18:04    366] Begin: GigaOpt Optimization in TNS mode
[03/10 21:18:04    366] Effort level <high> specified for reg2reg path_group
[03/10 21:18:05    367] Info: 1 clock net  excluded from IPO operation.
[03/10 21:18:05    367] PhyDesignGrid: maxLocalDensity 0.95
[03/10 21:18:05    367] #spOpts: N=65 
[03/10 21:18:06    367] Core basic site is core
[03/10 21:18:06    367] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 21:18:09    370] *info: 1 clock net excluded
[03/10 21:18:09    370] *info: 2 special nets excluded.
[03/10 21:18:09    371] *info: 257 no-driver nets excluded.
[03/10 21:18:10    371] ** GigaOpt Optimizer WNS Slack -1.411 TNS Slack -1392.167 Density 55.22
[03/10 21:18:10    371] Optimizer TNS Opt
[03/10 21:18:10    372] Active Path Group: reg2reg  
[03/10 21:18:10    372] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:18:10    372] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:18:10    372] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:18:10    372] |  -1.411|   -1.411|-1390.941|-1392.167|    55.22%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_18_/D   |
[03/10 21:18:10    372] |  -1.380|   -1.380|-1379.133|-1380.358|    55.23%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
[03/10 21:18:10    372] |  -1.355|   -1.355|-1369.164|-1370.390|    55.23%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/10 21:18:11    372] |  -1.321|   -1.321|-1355.281|-1356.506|    55.23%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
[03/10 21:18:11    373] |  -1.293|   -1.293|-1327.782|-1329.007|    55.23%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
[03/10 21:18:11    373] |  -1.287|   -1.287|-1317.846|-1319.071|    55.25%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_/D   |
[03/10 21:18:12    373] |  -1.265|   -1.265|-1313.367|-1314.593|    55.26%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_/D   |
[03/10 21:18:12    374] |  -1.249|   -1.249|-1304.163|-1305.388|    55.26%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_/D   |
[03/10 21:18:12    374] |  -1.243|   -1.243|-1294.400|-1295.625|    55.28%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/10 21:18:13    374] |  -1.230|   -1.230|-1283.984|-1285.209|    55.28%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
[03/10 21:18:13    375] |  -1.223|   -1.223|-1275.898|-1277.123|    55.30%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/10 21:18:13    375] |  -1.217|   -1.217|-1266.788|-1268.014|    55.30%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_13_/D   |
[03/10 21:18:14    375] |  -1.206|   -1.206|-1261.098|-1262.324|    55.31%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_13_/D   |
[03/10 21:18:14    376] |  -1.190|   -1.190|-1252.482|-1253.708|    55.31%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/10 21:18:15    376] |  -1.183|   -1.183|-1242.950|-1244.176|    55.31%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_12_/D   |
[03/10 21:18:15    377] |  -1.174|   -1.174|-1233.681|-1234.906|    55.32%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
[03/10 21:18:15    377] |  -1.169|   -1.169|-1227.897|-1229.122|    55.32%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/10 21:18:16    377] |  -1.163|   -1.163|-1219.478|-1220.703|    55.33%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
[03/10 21:18:16    378] |  -1.159|   -1.159|-1211.982|-1213.208|    55.34%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/10 21:18:17    379] |  -1.148|   -1.148|-1205.903|-1207.129|    55.35%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
[03/10 21:18:18    379] |  -1.147|   -1.147|-1199.782|-1201.008|    55.36%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
[03/10 21:18:18    380] |  -1.140|   -1.140|-1199.080|-1200.306|    55.36%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/10 21:18:19    380] |  -1.133|   -1.133|-1193.124|-1194.350|    55.38%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/10 21:18:19    381] |  -1.133|   -1.133|-1184.303|-1185.528|    55.38%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
[03/10 21:18:19    381] |  -1.133|   -1.133|-1184.247|-1185.472|    55.39%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
[03/10 21:18:20    382] |  -1.125|   -1.125|-1181.255|-1182.481|    55.40%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
[03/10 21:18:21    383] |  -1.121|   -1.121|-1175.098|-1176.324|    55.41%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/10 21:18:21    383] |  -1.121|   -1.121|-1172.243|-1173.469|    55.42%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/10 21:18:21    383] |  -1.121|   -1.121|-1172.234|-1173.459|    55.43%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/10 21:18:22    383] |  -1.115|   -1.115|-1170.195|-1171.420|    55.44%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
[03/10 21:18:22    384] |  -1.115|   -1.115|-1163.466|-1164.692|    55.45%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
[03/10 21:18:22    384] |  -1.115|   -1.115|-1163.234|-1164.460|    55.45%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
[03/10 21:18:22    384] |  -1.110|   -1.110|-1161.435|-1162.661|    55.46%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
[03/10 21:18:23    385] |  -1.109|   -1.109|-1159.587|-1160.813|    55.47%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
[03/10 21:18:23    385] |  -1.109|   -1.109|-1158.186|-1159.412|    55.48%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
[03/10 21:18:23    385] |  -1.107|   -1.107|-1157.611|-1158.837|    55.49%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/10 21:18:24    385] |  -1.107|   -1.107|-1156.422|-1157.647|    55.50%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/10 21:18:24    385] |  -1.099|   -1.099|-1154.750|-1155.976|    55.51%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/10 21:18:24    386] |  -1.099|   -1.099|-1150.999|-1152.224|    55.52%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/10 21:18:25    387] |  -1.097|   -1.097|-1149.705|-1150.931|    55.54%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
[03/10 21:18:25    387] |  -1.098|   -1.098|-1149.138|-1150.363|    55.55%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
[03/10 21:18:25    387] |  -1.097|   -1.097|-1147.953|-1149.179|    55.56%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
[03/10 21:18:25    387] |  -1.097|   -1.097|-1146.495|-1147.721|    55.57%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
[03/10 21:18:26    387] |  -1.097|   -1.097|-1146.122|-1147.347|    55.57%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
[03/10 21:18:26    388] |  -1.091|   -1.091|-1145.384|-1146.610|    55.58%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
[03/10 21:18:27    388] |  -1.091|   -1.091|-1140.588|-1141.814|    55.60%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
[03/10 21:18:27    388] |  -1.091|   -1.091|-1139.762|-1140.988|    55.60%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
[03/10 21:18:27    389] |  -1.083|   -1.083|-1137.529|-1138.755|    55.62%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
[03/10 21:18:27    389] |  -1.083|   -1.083|-1134.847|-1136.073|    55.62%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
[03/10 21:18:27    389] |  -1.083|   -1.083|-1134.460|-1135.686|    55.62%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
[03/10 21:18:28    389] |  -1.083|   -1.083|-1133.113|-1134.339|    55.63%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
[03/10 21:18:28    389] |  -1.083|   -1.083|-1133.024|-1134.250|    55.63%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
[03/10 21:18:28    390] |  -1.079|   -1.079|-1131.730|-1132.956|    55.65%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/10 21:18:28    390] |  -1.079|   -1.079|-1130.528|-1131.754|    55.65%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/10 21:18:28    390] |  -1.079|   -1.079|-1130.458|-1131.683|    55.65%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/10 21:18:29    390] |  -1.077|   -1.077|-1129.632|-1130.858|    55.67%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/10 21:18:29    391] |  -1.077|   -1.077|-1128.910|-1130.136|    55.68%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/10 21:18:29    391] |  -1.077|   -1.077|-1128.748|-1129.974|    55.68%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/10 21:18:29    391] |  -1.075|   -1.075|-1128.245|-1129.470|    55.70%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
[03/10 21:18:30    392] |  -1.075|   -1.075|-1127.494|-1128.719|    55.70%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
[03/10 21:18:30    392] |  -1.072|   -1.072|-1126.765|-1127.991|    55.71%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
[03/10 21:18:30    392] |  -1.072|   -1.072|-1125.771|-1126.997|    55.72%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
[03/10 21:18:30    392] |  -1.072|   -1.072|-1125.629|-1126.855|    55.72%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
[03/10 21:18:31    393] |  -1.072|   -1.072|-1124.880|-1126.106|    55.73%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
[03/10 21:18:31    393] |  -1.070|   -1.070|-1124.696|-1125.921|    55.74%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
[03/10 21:18:31    393] |  -1.070|   -1.070|-1122.808|-1124.033|    55.75%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
[03/10 21:18:32    393] |  -1.068|   -1.068|-1122.015|-1123.240|    55.76%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
[03/10 21:18:32    394] |  -1.068|   -1.068|-1120.463|-1121.688|    55.77%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
[03/10 21:18:33    394] |  -1.065|   -1.065|-1119.593|-1120.819|    55.78%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
[03/10 21:18:33    395] |  -1.065|   -1.065|-1118.446|-1119.672|    55.79%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
[03/10 21:18:33    395] |  -1.064|   -1.064|-1118.401|-1119.626|    55.79%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/10 21:18:33    395] |  -1.064|   -1.064|-1117.845|-1119.071|    55.79%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/10 21:18:34    395] |  -1.063|   -1.063|-1117.519|-1118.745|    55.79%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
[03/10 21:18:34    395] |  -1.063|   -1.063|-1116.952|-1118.178|    55.80%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
[03/10 21:18:34    396] |  -1.062|   -1.062|-1116.153|-1117.379|    55.80%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/10 21:18:34    396] |  -1.062|   -1.062|-1116.095|-1117.321|    55.80%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/10 21:18:34    396] |  -1.061|   -1.061|-1115.182|-1116.408|    55.81%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
[03/10 21:18:34    396] |  -1.061|   -1.061|-1113.726|-1114.952|    55.81%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
[03/10 21:18:35    396] |  -1.060|   -1.060|-1113.861|-1115.087|    55.81%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/10 21:18:35    397] |  -1.059|   -1.059|-1113.290|-1114.516|    55.82%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/10 21:18:35    397] |  -1.059|   -1.059|-1113.286|-1114.511|    55.82%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/10 21:18:35    397] |  -1.059|   -1.059|-1112.974|-1114.200|    55.83%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/10 21:18:35    397] |  -1.058|   -1.058|-1112.507|-1113.732|    55.83%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:18:36    397] |  -1.058|   -1.058|-1111.881|-1113.106|    55.84%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:18:36    398] |  -1.055|   -1.055|-1111.401|-1112.626|    55.87%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/10 21:18:36    398] |  -1.055|   -1.055|-1110.402|-1111.627|    55.87%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/10 21:18:36    398] |  -1.055|   -1.055|-1110.275|-1111.500|    55.87%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/10 21:18:37    398] |  -1.052|   -1.052|-1108.717|-1109.943|    55.89%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:18:37    399] |  -1.052|   -1.052|-1106.485|-1107.711|    55.90%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:18:38    400] |  -1.050|   -1.050|-1105.310|-1106.535|    55.94%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/10 21:18:38    400] |  -1.050|   -1.050|-1104.657|-1105.883|    55.94%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/10 21:18:38    400] |  -1.050|   -1.050|-1104.410|-1105.636|    55.94%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/10 21:18:39    400] |  -1.050|   -1.050|-1104.198|-1105.423|    55.96%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
[03/10 21:18:39    401] |  -1.050|   -1.050|-1104.106|-1105.331|    55.96%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
[03/10 21:18:40    402] |  -1.050|   -1.050|-1101.706|-1102.931|    55.99%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
[03/10 21:18:40    402] |  -1.050|   -1.050|-1101.288|-1102.514|    56.00%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
[03/10 21:18:41    403] |  -1.050|   -1.050|-1099.690|-1100.916|    56.03%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:18:42    404] |  -1.050|   -1.050|-1098.331|-1099.557|    56.05%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
[03/10 21:18:42    404] |  -1.050|   -1.050|-1097.930|-1099.155|    56.05%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
[03/10 21:18:43    405] |  -1.050|   -1.050|-1097.690|-1098.915|    56.06%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
[03/10 21:18:43    405] |  -1.050|   -1.050|-1097.638|-1098.864|    56.06%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/10 21:18:43    405] |  -1.050|   -1.050|-1097.545|-1098.770|    56.06%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/10 21:18:43    405] |  -1.050|   -1.050|-1097.153|-1098.379|    56.07%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
[03/10 21:18:44    405] |  -1.050|   -1.050|-1096.051|-1097.276|    56.08%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
[03/10 21:18:44    406] |  -1.050|   -1.050|-1095.773|-1096.999|    56.08%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
[03/10 21:18:44    406] |  -1.050|   -1.050|-1095.400|-1096.626|    56.09%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
[03/10 21:18:44    406] |  -1.050|   -1.050|-1094.893|-1096.119|    56.10%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
[03/10 21:18:44    406] |  -1.050|   -1.050|-1094.835|-1096.061|    56.11%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
[03/10 21:18:46    407] |  -1.050|   -1.050|-1090.803|-1092.029|    56.12%|   0:00:02.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/10 21:18:46    407] |  -1.050|   -1.050|-1090.469|-1091.695|    56.13%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/10 21:18:48    410] |  -1.050|   -1.050|-1088.279|-1089.505|    56.16%|   0:00:02.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/10 21:18:48    410] |  -1.050|   -1.050|-1087.893|-1089.119|    56.17%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/10 21:18:49    411] |  -1.050|   -1.050|-1085.656|-1086.882|    56.23%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/10 21:18:50    412] |  -1.050|   -1.050|-1084.576|-1085.802|    56.26%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/10 21:18:51    413] |  -1.050|   -1.050|-1083.869|-1085.094|    56.30%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/10 21:18:51    413] |  -1.050|   -1.050|-1083.829|-1085.055|    56.31%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/10 21:18:53    415] |  -1.050|   -1.050|-1082.109|-1083.335|    56.34%|   0:00:02.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/10 21:18:53    415] |  -1.050|   -1.050|-1082.016|-1083.242|    56.34%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/10 21:18:54    416] |  -1.050|   -1.050|-1081.257|-1082.482|    56.41%|   0:00:01.0| 1319.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
[03/10 21:18:56    418] |  -1.050|   -1.050|-1080.178|-1081.404|    56.44%|   0:00:02.0| 1320.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
[03/10 21:18:57    418] |  -1.050|   -1.050|-1078.950|-1080.175|    56.47%|   0:00:01.0| 1320.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
[03/10 21:18:57    418] |  -1.050|   -1.050|-1078.905|-1080.130|    56.48%|   0:00:00.0| 1320.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
[03/10 21:18:57    419] |  -1.050|   -1.050|-1077.883|-1079.108|    56.48%|   0:00:00.0| 1320.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
[03/10 21:18:58    419] |  -1.050|   -1.050|-1077.412|-1078.638|    56.51%|   0:00:01.0| 1320.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
[03/10 21:19:00    422] |  -1.050|   -1.050|-1075.666|-1076.891|    56.54%|   0:00:02.0| 1321.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/10 21:19:00    422] |  -1.050|   -1.050|-1075.511|-1076.736|    56.56%|   0:00:00.0| 1321.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_11_/D   |
[03/10 21:19:01    423] |  -1.050|   -1.050|-1073.903|-1075.128|    56.64%|   0:00:01.0| 1322.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/10 21:19:01    423] |  -1.050|   -1.050|-1073.442|-1074.668|    56.64%|   0:00:00.0| 1322.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/10 21:19:03    424] |  -1.050|   -1.050|-1072.341|-1073.567|    56.65%|   0:00:02.0| 1322.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/10 21:19:03    425] |  -1.050|   -1.050|-1072.177|-1073.403|    56.65%|   0:00:00.0| 1322.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/10 21:19:04    426] |  -1.050|   -1.050|-1071.343|-1072.569|    56.73%|   0:00:01.0| 1322.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/10 21:19:05    427] |  -1.050|   -1.050|-1071.115|-1072.341|    56.74%|   0:00:01.0| 1323.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/10 21:19:06    427] |  -1.050|   -1.050|-1070.783|-1072.009|    56.80%|   0:00:01.0| 1323.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/10 21:19:06    427] |  -1.050|   -1.050|-1070.547|-1071.772|    56.80%|   0:00:00.0| 1323.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/10 21:19:08    430] |  -1.050|   -1.050|-1068.710|-1069.935|    56.86%|   0:00:02.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_19_/D   |
[03/10 21:19:08    430] |  -1.050|   -1.050|-1068.670|-1069.896|    56.86%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_19_/D   |
[03/10 21:19:10    431] |  -1.050|   -1.050|-1067.328|-1068.553|    56.94%|   0:00:02.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_19_/D   |
[03/10 21:19:10    432] |  -1.050|   -1.050|-1067.132|-1068.358|    56.94%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_19_/D   |
[03/10 21:19:11    433] |  -1.050|   -1.050|-1066.505|-1067.731|    56.99%|   0:00:01.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_19_/D   |
[03/10 21:19:11    433] |  -1.050|   -1.050|-1066.461|-1067.686|    56.99%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_19_/D   |
[03/10 21:19:13    435] |  -1.050|   -1.050|-1065.091|-1066.317|    57.01%|   0:00:02.0| 1326.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_/D   |
[03/10 21:19:13    435] |  -1.050|   -1.050|-1064.999|-1066.225|    57.01%|   0:00:00.0| 1326.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_/D   |
[03/10 21:19:14    436] |  -1.050|   -1.050|-1064.676|-1065.901|    57.05%|   0:00:01.0| 1326.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_/D   |
[03/10 21:19:15    436] |  -1.050|   -1.050|-1064.590|-1065.816|    57.06%|   0:00:01.0| 1326.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_/D   |
[03/10 21:19:15    437] |  -1.050|   -1.050|-1064.587|-1065.813|    57.06%|   0:00:00.0| 1326.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_/D   |
[03/10 21:19:16    438] |  -1.050|   -1.050|-1063.997|-1065.223|    57.08%|   0:00:01.0| 1326.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
[03/10 21:19:16    438] |  -1.050|   -1.050|-1063.413|-1064.638|    57.09%|   0:00:00.0| 1326.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
[03/10 21:19:16    438] |  -1.050|   -1.050|-1062.736|-1063.962|    57.10%|   0:00:00.0| 1326.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
[03/10 21:19:17    439] |  -1.050|   -1.050|-1062.531|-1063.757|    57.10%|   0:00:01.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
[03/10 21:19:17    439] |  -1.050|   -1.050|-1062.454|-1063.680|    57.11%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
[03/10 21:19:19    440] |  -1.050|   -1.050|-1061.785|-1063.011|    57.11%|   0:00:02.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/10 21:19:19    441] |  -1.050|   -1.050|-1061.620|-1062.845|    57.11%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
[03/10 21:19:19    441] |  -1.050|   -1.050|-1061.158|-1062.383|    57.13%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
[03/10 21:19:19    441] |  -1.050|   -1.050|-1061.019|-1062.245|    57.13%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
[03/10 21:19:20    441] |  -1.050|   -1.050|-1060.652|-1061.878|    57.13%|   0:00:01.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
[03/10 21:19:20    442] |  -1.050|   -1.050|-1060.608|-1061.833|    57.13%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
[03/10 21:19:20    442] |  -1.050|   -1.050|-1060.468|-1061.694|    57.14%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
[03/10 21:19:20    442] |  -1.050|   -1.050|-1060.379|-1061.605|    57.14%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
[03/10 21:19:21    443] |  -1.050|   -1.050|-1059.973|-1061.199|    57.15%|   0:00:01.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_16_/D   |
[03/10 21:19:21    443] |  -1.050|   -1.050|-1059.953|-1061.178|    57.15%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_16_/D   |
[03/10 21:19:22    444] |  -1.050|   -1.050|-1059.120|-1060.345|    57.15%|   0:00:01.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/D   |
[03/10 21:19:22    444] |  -1.050|   -1.050|-1058.526|-1059.752|    57.15%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/D   |
[03/10 21:19:22    444] |  -1.050|   -1.050|-1058.431|-1059.656|    57.16%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/D   |
[03/10 21:19:23    445] |  -1.050|   -1.050|-1058.057|-1059.283|    57.16%|   0:00:01.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D    |
[03/10 21:19:23    445] |  -1.050|   -1.050|-1058.052|-1059.278|    57.16%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D    |
[03/10 21:19:23    445] |  -1.050|   -1.050|-1057.967|-1059.192|    57.18%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D    |
[03/10 21:19:23    445] |  -1.050|   -1.050|-1057.856|-1059.081|    57.18%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D    |
[03/10 21:19:23    445] |  -1.050|   -1.050|-1057.826|-1059.052|    57.18%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D    |
[03/10 21:19:24    446] |  -1.050|   -1.050|-1057.570|-1058.795|    57.18%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/10 21:19:24    446] |  -1.050|   -1.050|-1057.567|-1058.792|    57.18%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/10 21:19:24    446] |  -1.050|   -1.050|-1056.656|-1057.881|    57.19%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/D    |
[03/10 21:19:25    447] |  -1.050|   -1.050|-1056.358|-1057.584|    57.19%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_6_/D    |
[03/10 21:19:25    447] |  -1.050|   -1.050|-1056.215|-1057.441|    57.19%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/10 21:19:26    447] |  -1.050|   -1.050|-1056.047|-1057.273|    57.19%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/10 21:19:26    447] |  -1.050|   -1.050|-1055.425|-1056.650|    57.20%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/10 21:19:26    448] |  -1.050|   -1.050|-1055.399|-1056.625|    57.20%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/10 21:19:26    448] |  -1.050|   -1.050|-1055.388|-1056.614|    57.20%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/10 21:19:26    448] |  -1.050|   -1.050|-1054.072|-1055.297|    57.21%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_8_/D    |
[03/10 21:19:26    448] |  -1.050|   -1.050|-1054.017|-1055.243|    57.21%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_8_/D    |
[03/10 21:19:26    448] |  -1.050|   -1.050|-1053.049|-1054.274|    57.21%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/10 21:19:27    448] |  -1.050|   -1.050|-1052.396|-1053.621|    57.21%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_8_/D    |
[03/10 21:19:27    449] |  -1.050|   -1.050|-1052.372|-1053.597|    57.21%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_8_/D    |
[03/10 21:19:27    449] |  -1.050|   -1.050|-1052.116|-1053.342|    57.21%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_8_/D    |
[03/10 21:19:27    449] |  -1.050|   -1.050|-1052.031|-1053.257|    57.22%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_8_/D    |
[03/10 21:19:27    449] |  -1.050|   -1.050|-1051.490|-1052.715|    57.22%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
[03/10 21:19:28    450] |  -1.050|   -1.050|-1051.312|-1052.537|    57.22%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
[03/10 21:19:28    450] |  -1.050|   -1.050|-1050.991|-1052.216|    57.22%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
[03/10 21:19:28    450] |  -1.050|   -1.050|-1050.946|-1052.171|    57.22%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
[03/10 21:19:29    451] |  -1.050|   -1.050|-1050.746|-1051.971|    57.22%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
[03/10 21:19:30    451] |  -1.050|   -1.050|-1050.236|-1051.462|    57.24%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
[03/10 21:19:30    451] |  -1.050|   -1.050|-1050.019|-1051.245|    57.24%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
[03/10 21:19:30    452] |  -1.050|   -1.050|-1049.783|-1051.009|    57.24%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/10 21:19:30    452] |  -1.050|   -1.050|-1049.725|-1050.951|    57.25%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/10 21:19:30    452] |  -1.050|   -1.050|-1049.700|-1050.926|    57.25%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/10 21:19:31    453] |  -1.050|   -1.050|-1049.355|-1050.581|    57.25%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D    |
[03/10 21:19:31    453] |  -1.050|   -1.050|-1049.282|-1050.508|    57.26%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D    |
[03/10 21:19:31    453] |  -1.050|   -1.050|-1049.260|-1050.486|    57.26%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D    |
[03/10 21:19:31    453] |  -1.050|   -1.050|-1049.239|-1050.464|    57.26%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D    |
[03/10 21:19:31    453] |  -1.050|   -1.050|-1048.868|-1050.094|    57.26%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_6_/D    |
[03/10 21:19:32    453] |  -1.050|   -1.050|-1048.559|-1049.784|    57.26%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
[03/10 21:19:32    454] |  -1.050|   -1.050|-1048.537|-1049.763|    57.26%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_5_/D    |
[03/10 21:19:32    454] |  -1.050|   -1.050|-1048.199|-1049.425|    57.26%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_5_/D    |
[03/10 21:19:32    454] |  -1.050|   -1.050|-1048.168|-1049.394|    57.26%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
[03/10 21:19:33    454] |  -1.050|   -1.050|-1046.693|-1047.919|    57.27%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
[03/10 21:19:33    455] |  -1.050|   -1.050|-1046.497|-1047.723|    57.27%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
[03/10 21:19:33    455] |  -1.050|   -1.050|-1046.491|-1047.717|    57.27%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
[03/10 21:19:33    455] |  -1.050|   -1.050|-1046.467|-1047.692|    57.28%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
[03/10 21:19:33    455] |  -1.050|   -1.050|-1046.436|-1047.662|    57.28%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
[03/10 21:19:33    455] |  -1.050|   -1.050|-1046.406|-1047.632|    57.28%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
[03/10 21:19:34    455] |  -1.050|   -1.050|-1046.354|-1047.580|    57.28%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
[03/10 21:19:34    455] |  -1.050|   -1.050|-1046.352|-1047.577|    57.28%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
[03/10 21:19:34    456] |  -1.050|   -1.050|-1046.306|-1047.532|    57.29%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
[03/10 21:19:34    456] |  -1.050|   -1.050|-1046.288|-1047.514|    57.29%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
[03/10 21:19:35    457] |  -1.050|   -1.050|-1046.340|-1047.565|    57.30%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
[03/10 21:19:35    457] |  -1.050|   -1.050|-1046.315|-1047.541|    57.30%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
[03/10 21:19:35    457] |  -1.050|   -1.050|-1046.297|-1047.522|    57.30%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
[03/10 21:19:36    457] |  -1.050|   -1.050|-1046.221|-1047.446|    57.30%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
[03/10 21:19:36    457] |  -1.050|   -1.050|-1046.141|-1047.366|    57.30%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
[03/10 21:19:36    457] |  -1.050|   -1.050|-1046.138|-1047.363|    57.30%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
[03/10 21:19:36    458] |  -1.050|   -1.050|-1045.854|-1047.079|    57.30%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
[03/10 21:19:36    458] |  -1.050|   -1.050|-1045.607|-1046.832|    57.30%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
[03/10 21:19:36    458] |  -1.050|   -1.050|-1044.710|-1045.935|    57.31%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
[03/10 21:19:36    458] |  -1.050|   -1.050|-1044.665|-1045.891|    57.31%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/10 21:19:36    458] |  -1.050|   -1.050|-1044.632|-1045.858|    57.31%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/10 21:19:37    458] |  -1.050|   -1.050|-1044.609|-1045.834|    57.31%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
[03/10 21:19:37    459] |  -1.050|   -1.050|-1044.588|-1045.814|    57.31%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_3_/D    |
[03/10 21:19:37    459] |  -1.050|   -1.050|-1044.539|-1045.764|    57.31%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_/D    |
[03/10 21:19:37    459] |  -1.050|   -1.050|-1044.515|-1045.741|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/D    |
[03/10 21:19:37    459] |  -1.050|   -1.050|-1044.408|-1045.634|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/D    |
[03/10 21:19:37    459] |  -1.050|   -1.050|-1044.381|-1045.607|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
[03/10 21:19:38    459] |  -1.050|   -1.050|-1044.359|-1045.584|    57.32%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
[03/10 21:19:38    460] |  -1.050|   -1.050|-1044.257|-1045.482|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
[03/10 21:19:38    460] |  -1.050|   -1.050|-1044.232|-1045.457|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
[03/10 21:19:38    460] |  -1.050|   -1.050|-1044.214|-1045.439|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
[03/10 21:19:38    460] |  -1.050|   -1.050|-1044.168|-1045.393|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_2_/D    |
[03/10 21:19:38    460] |  -1.050|   -1.050|-1044.144|-1045.370|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
[03/10 21:19:38    460] |  -1.050|   -1.050|-1044.125|-1045.350|    57.33%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
[03/10 21:19:38    460] |  -1.050|   -1.050|-1044.122|-1045.348|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
[03/10 21:19:39    460] |  -1.050|   -1.050|-1044.051|-1045.276|    57.32%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_1_/D    |
[03/10 21:19:39    460] |  -1.050|   -1.050|-1043.739|-1044.965|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
[03/10 21:19:39    461] |  -1.050|   -1.050|-1043.637|-1044.863|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
[03/10 21:19:39    461] |  -1.050|   -1.050|-1043.558|-1044.784|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
[03/10 21:19:39    461] |  -1.050|   -1.050|-1043.443|-1044.669|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D    |
[03/10 21:19:39    461] |  -1.050|   -1.050|-1043.415|-1044.641|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D    |
[03/10 21:19:39    461] |  -1.050|   -1.050|-1043.207|-1044.432|    57.33%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
[03/10 21:19:39    461] |  -1.050|   -1.050|-1043.199|-1044.425|    57.33%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_1_/D    |
[03/10 21:19:39    461] |  -1.050|   -1.050|-1041.154|-1042.380|    57.33%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| psum_mem_instance/memory7_reg_110_/D               |
[03/10 21:19:39    461] |  -1.050|   -1.050|-1036.749|-1037.996|    57.33%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/10 21:19:39    461] |        |         |         |         |          |            |        |          |         | eg_31_/D                                           |
[03/10 21:19:40    461] |  -1.050|   -1.050|-1034.256|-1035.243|    57.33%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_0_/D    |
[03/10 21:19:40    461] |  -1.050|   -1.050|-1034.020|-1035.006|    57.34%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_0_/D    |
[03/10 21:19:40    462] |  -1.050|   -1.050|-1033.996|-1034.983|    57.34%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_0_/D    |
[03/10 21:19:40    462] |  -1.050|   -1.050|-1033.996|-1034.983|    57.34%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
[03/10 21:19:40    462] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:19:40    462] 
[03/10 21:19:40    462] *** Finish Core Optimize Step (cpu=0:01:30 real=0:01:30 mem=1328.6M) ***
[03/10 21:19:40    462] 
[03/10 21:19:40    462] *** Finished Optimize Step Cumulative (cpu=0:01:30 real=0:01:30 mem=1328.6M) ***
[03/10 21:19:40    462] ** GigaOpt Optimizer WNS Slack -1.050 TNS Slack -1034.983 Density 57.34
[03/10 21:19:40    462] Placement Snapshot: Density distribution:
[03/10 21:19:40    462] [1.00 -  +++]: 16 (2.78%)
[03/10 21:19:40    462] [0.95 - 1.00]: 3 (0.52%)
[03/10 21:19:40    462] [0.90 - 0.95]: 4 (0.69%)
[03/10 21:19:40    462] [0.85 - 0.90]: 8 (1.39%)
[03/10 21:19:40    462] [0.80 - 0.85]: 5 (0.87%)
[03/10 21:19:40    462] [0.75 - 0.80]: 10 (1.74%)
[03/10 21:19:40    462] [0.70 - 0.75]: 14 (2.43%)
[03/10 21:19:40    462] [0.65 - 0.70]: 14 (2.43%)
[03/10 21:19:40    462] [0.60 - 0.65]: 32 (5.56%)
[03/10 21:19:40    462] [0.55 - 0.60]: 49 (8.51%)
[03/10 21:19:40    462] [0.50 - 0.55]: 47 (8.16%)
[03/10 21:19:40    462] [0.45 - 0.50]: 55 (9.55%)
[03/10 21:19:40    462] [0.40 - 0.45]: 89 (15.45%)
[03/10 21:19:40    462] [0.35 - 0.40]: 96 (16.67%)
[03/10 21:19:40    462] [0.30 - 0.35]: 74 (12.85%)
[03/10 21:19:40    462] [0.25 - 0.30]: 32 (5.56%)
[03/10 21:19:40    462] [0.20 - 0.25]: 19 (3.30%)
[03/10 21:19:40    462] [0.15 - 0.20]: 7 (1.22%)
[03/10 21:19:40    462] [0.10 - 0.15]: 2 (0.35%)
[03/10 21:19:40    462] [0.05 - 0.10]: 0 (0.00%)
[03/10 21:19:40    462] [0.00 - 0.05]: 0 (0.00%)
[03/10 21:19:40    462] Begin: Area Reclaim Optimization
[03/10 21:19:40    462] Reclaim Optimization WNS Slack -1.050  TNS Slack -1034.983 Density 57.34
[03/10 21:19:40    462] +----------+---------+--------+---------+------------+--------+
[03/10 21:19:40    462] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/10 21:19:40    462] +----------+---------+--------+---------+------------+--------+
[03/10 21:19:40    462] |    57.34%|        -|  -1.050|-1034.983|   0:00:00.0| 1328.6M|
[03/10 21:19:41    463] |    57.30%|       50|  -1.050|-1034.858|   0:00:01.0| 1328.6M|
[03/10 21:19:45    467] |    57.07%|      385|  -1.050|-1037.159|   0:00:04.0| 1328.6M|
[03/10 21:19:46    467] |    57.07%|        4|  -1.050|-1037.161|   0:00:01.0| 1328.6M|
[03/10 21:19:46    467] |    57.07%|        0|  -1.050|-1037.161|   0:00:00.0| 1328.6M|
[03/10 21:19:46    467] +----------+---------+--------+---------+------------+--------+
[03/10 21:19:46    467] Reclaim Optimization End WNS Slack -1.050  TNS Slack -1037.160 Density 57.07
[03/10 21:19:46    467] 
[03/10 21:19:46    467] ** Summary: Restruct = 0 Buffer Deletion = 12 Declone = 45 Resize = 339 **
[03/10 21:19:46    467] --------------------------------------------------------------
[03/10 21:19:46    467] |                                   | Total     | Sequential |
[03/10 21:19:46    467] --------------------------------------------------------------
[03/10 21:19:46    467] | Num insts resized                 |     336  |       0    |
[03/10 21:19:46    467] | Num insts undone                  |      49  |       0    |
[03/10 21:19:46    467] | Num insts Downsized               |     336  |       0    |
[03/10 21:19:46    467] | Num insts Samesized               |       0  |       0    |
[03/10 21:19:46    467] | Num insts Upsized                 |       0  |       0    |
[03/10 21:19:46    467] | Num multiple commits+uncommits    |       5  |       -    |
[03/10 21:19:46    467] --------------------------------------------------------------
[03/10 21:19:46    467] **** Begin NDR-Layer Usage Statistics ****
[03/10 21:19:46    467] Layer 7 has 5 constrained nets 
[03/10 21:19:46    467] **** End NDR-Layer Usage Statistics ****
[03/10 21:19:46    467] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.8) (real = 0:00:06.0) **
[03/10 21:19:46    467] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1328.64M, totSessionCpu=0:07:48).
[03/10 21:19:46    467] Placement Snapshot: Density distribution:
[03/10 21:19:46    467] [1.00 -  +++]: 16 (2.78%)
[03/10 21:19:46    467] [0.95 - 1.00]: 3 (0.52%)
[03/10 21:19:46    467] [0.90 - 0.95]: 4 (0.69%)
[03/10 21:19:46    467] [0.85 - 0.90]: 8 (1.39%)
[03/10 21:19:46    467] [0.80 - 0.85]: 5 (0.87%)
[03/10 21:19:46    467] [0.75 - 0.80]: 10 (1.74%)
[03/10 21:19:46    467] [0.70 - 0.75]: 14 (2.43%)
[03/10 21:19:46    467] [0.65 - 0.70]: 14 (2.43%)
[03/10 21:19:46    467] [0.60 - 0.65]: 32 (5.56%)
[03/10 21:19:46    467] [0.55 - 0.60]: 49 (8.51%)
[03/10 21:19:46    467] [0.50 - 0.55]: 48 (8.33%)
[03/10 21:19:46    467] [0.45 - 0.50]: 60 (10.42%)
[03/10 21:19:46    467] [0.40 - 0.45]: 90 (15.62%)
[03/10 21:19:46    467] [0.35 - 0.40]: 91 (15.80%)
[03/10 21:19:46    467] [0.30 - 0.35]: 79 (13.72%)
[03/10 21:19:46    467] [0.25 - 0.30]: 31 (5.38%)
[03/10 21:19:46    467] [0.20 - 0.25]: 16 (2.78%)
[03/10 21:19:46    467] [0.15 - 0.20]: 5 (0.87%)
[03/10 21:19:46    467] [0.10 - 0.15]: 1 (0.17%)
[03/10 21:19:46    467] [0.05 - 0.10]: 0 (0.00%)
[03/10 21:19:46    467] [0.00 - 0.05]: 0 (0.00%)
[03/10 21:19:46    468] ** GigaOpt Optimizer WNS Slack -1.050 TNS Slack -1037.160 Density 57.07
[03/10 21:19:46    468] **** Begin NDR-Layer Usage Statistics ****
[03/10 21:19:46    468] Layer 7 has 5 constrained nets 
[03/10 21:19:46    468] **** End NDR-Layer Usage Statistics ****
[03/10 21:19:46    468] 
[03/10 21:19:46    468] *** Finish pre-CTS Setup Fixing (cpu=0:01:36 real=0:01:36 mem=1328.6M) ***
[03/10 21:19:46    468] 
[03/10 21:19:46    468] End: GigaOpt Optimization in TNS mode
[03/10 21:19:46    468] setup target slack: 0.1
[03/10 21:19:46    468] extra slack: 0.1
[03/10 21:19:46    468] std delay: 0.0142
[03/10 21:19:46    468] real setup target slack: 0.0142
[03/10 21:19:46    468] PhyDesignGrid: maxLocalDensity 0.98
[03/10 21:19:46    468] #spOpts: N=65 
[03/10 21:19:46    468] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 21:19:46    468] [NR-eagl] Started earlyGlobalRoute kernel
[03/10 21:19:46    468] [NR-eagl] Initial Peak syMemory usage = 1193.1 MB
[03/10 21:19:46    468] (I)       Reading DB...
[03/10 21:19:46    468] (I)       congestionReportName   : 
[03/10 21:19:46    468] (I)       buildTerm2TermWires    : 0
[03/10 21:19:46    468] (I)       doTrackAssignment      : 1
[03/10 21:19:46    468] (I)       dumpBookshelfFiles     : 0
[03/10 21:19:46    468] (I)       numThreads             : 1
[03/10 21:19:46    468] [NR-eagl] honorMsvRouteConstraint: false
[03/10 21:19:46    468] (I)       honorPin               : false
[03/10 21:19:46    468] (I)       honorPinGuide          : true
[03/10 21:19:46    468] (I)       honorPartition         : false
[03/10 21:19:46    468] (I)       allowPartitionCrossover: false
[03/10 21:19:46    468] (I)       honorSingleEntry       : true
[03/10 21:19:46    468] (I)       honorSingleEntryStrong : true
[03/10 21:19:46    468] (I)       handleViaSpacingRule   : false
[03/10 21:19:46    468] (I)       PDConstraint           : none
[03/10 21:19:46    468] (I)       expBetterNDRHandling   : false
[03/10 21:19:46    468] [NR-eagl] honorClockSpecNDR      : 0
[03/10 21:19:46    468] (I)       routingEffortLevel     : 3
[03/10 21:19:46    468] [NR-eagl] minRouteLayer          : 2
[03/10 21:19:46    468] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 21:19:46    468] (I)       numRowsPerGCell        : 1
[03/10 21:19:46    468] (I)       speedUpLargeDesign     : 0
[03/10 21:19:46    468] (I)       speedUpBlkViolationClean: 0
[03/10 21:19:46    468] (I)       multiThreadingTA       : 0
[03/10 21:19:46    468] (I)       blockedPinEscape       : 1
[03/10 21:19:46    468] (I)       blkAwareLayerSwitching : 0
[03/10 21:19:46    468] (I)       betterClockWireModeling: 1
[03/10 21:19:46    468] (I)       punchThroughDistance   : 500.00
[03/10 21:19:46    468] (I)       scenicBound            : 1.15
[03/10 21:19:46    468] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 21:19:46    468] (I)       source-to-sink ratio   : 0.00
[03/10 21:19:46    468] (I)       targetCongestionRatioH : 1.00
[03/10 21:19:46    468] (I)       targetCongestionRatioV : 1.00
[03/10 21:19:46    468] (I)       layerCongestionRatio   : 0.70
[03/10 21:19:46    468] (I)       m1CongestionRatio      : 0.10
[03/10 21:19:46    468] (I)       m2m3CongestionRatio    : 0.70
[03/10 21:19:46    468] (I)       localRouteEffort       : 1.00
[03/10 21:19:46    468] (I)       numSitesBlockedByOneVia: 8.00
[03/10 21:19:46    468] (I)       supplyScaleFactorH     : 1.00
[03/10 21:19:46    468] (I)       supplyScaleFactorV     : 1.00
[03/10 21:19:46    468] (I)       highlight3DOverflowFactor: 0.00
[03/10 21:19:46    468] (I)       doubleCutViaModelingRatio: 0.00
[03/10 21:19:46    468] (I)       blockTrack             : 
[03/10 21:19:46    468] (I)       readTROption           : true
[03/10 21:19:46    468] (I)       extraSpacingBothSide   : false
[03/10 21:19:46    468] [NR-eagl] numTracksPerClockWire  : 0
[03/10 21:19:46    468] (I)       routeSelectedNetsOnly  : false
[03/10 21:19:46    468] (I)       before initializing RouteDB syMemory usage = 1213.7 MB
[03/10 21:19:46    468] (I)       starting read tracks
[03/10 21:19:46    468] (I)       build grid graph
[03/10 21:19:46    468] (I)       build grid graph start
[03/10 21:19:46    468] [NR-eagl] Layer1 has no routable track
[03/10 21:19:46    468] [NR-eagl] Layer2 has single uniform track structure
[03/10 21:19:46    468] [NR-eagl] Layer3 has single uniform track structure
[03/10 21:19:46    468] [NR-eagl] Layer4 has single uniform track structure
[03/10 21:19:46    468] [NR-eagl] Layer5 has single uniform track structure
[03/10 21:19:46    468] [NR-eagl] Layer6 has single uniform track structure
[03/10 21:19:46    468] [NR-eagl] Layer7 has single uniform track structure
[03/10 21:19:46    468] [NR-eagl] Layer8 has single uniform track structure
[03/10 21:19:46    468] (I)       build grid graph end
[03/10 21:19:46    468] (I)       Layer1   numNetMinLayer=26480
[03/10 21:19:46    468] (I)       Layer2   numNetMinLayer=0
[03/10 21:19:46    468] (I)       Layer3   numNetMinLayer=0
[03/10 21:19:46    468] (I)       Layer4   numNetMinLayer=0
[03/10 21:19:46    468] (I)       Layer5   numNetMinLayer=0
[03/10 21:19:46    468] (I)       Layer6   numNetMinLayer=0
[03/10 21:19:46    468] (I)       Layer7   numNetMinLayer=5
[03/10 21:19:46    468] (I)       Layer8   numNetMinLayer=0
[03/10 21:19:46    468] (I)       numViaLayers=7
[03/10 21:19:46    468] (I)       end build via table
[03/10 21:19:46    468] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 21:19:46    468] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 21:19:46    468] (I)       readDataFromPlaceDB
[03/10 21:19:46    468] (I)       Read net information..
[03/10 21:19:46    468] [NR-eagl] Read numTotalNets=26485  numIgnoredNets=4
[03/10 21:19:46    468] (I)       Read testcase time = 0.010 seconds
[03/10 21:19:46    468] 
[03/10 21:19:47    468] (I)       totalPins=90932  totalGlobalPin=87897 (96.66%)
[03/10 21:19:47    468] (I)       Model blockage into capacity
[03/10 21:19:47    468] (I)       Read numBlocks=16844  numPreroutedWires=0  numCapScreens=0
[03/10 21:19:47    468] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 21:19:47    468] (I)       blocked area on Layer2 : 63314665600  (7.59%)
[03/10 21:19:47    468] (I)       blocked area on Layer3 : 34695056000  (4.16%)
[03/10 21:19:47    468] (I)       blocked area on Layer4 : 274877556800  (32.93%)
[03/10 21:19:47    468] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 21:19:47    468] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 21:19:47    468] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 21:19:47    468] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 21:19:47    468] (I)       Modeling time = 0.020 seconds
[03/10 21:19:47    468] 
[03/10 21:19:47    468] (I)       Number of ignored nets = 4
[03/10 21:19:47    468] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 21:19:47    468] (I)       Number of clock nets = 1.  Ignored: No
[03/10 21:19:47    468] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 21:19:47    468] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 21:19:47    468] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 21:19:47    468] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 21:19:47    468] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 21:19:47    468] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 21:19:47    468] (I)       Number of two pin nets which has pins at the same location = 4.  Ignored: Yes
[03/10 21:19:47    468] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 21:19:47    468] (I)       Before initializing earlyGlobalRoute syMemory usage = 1218.0 MB
[03/10 21:19:47    468] (I)       Layer1  viaCost=300.00
[03/10 21:19:47    468] (I)       Layer2  viaCost=100.00
[03/10 21:19:47    468] (I)       Layer3  viaCost=100.00
[03/10 21:19:47    468] (I)       Layer4  viaCost=100.00
[03/10 21:19:47    468] (I)       Layer5  viaCost=100.00
[03/10 21:19:47    468] (I)       Layer6  viaCost=200.00
[03/10 21:19:47    468] (I)       Layer7  viaCost=100.00
[03/10 21:19:47    468] (I)       ---------------------Grid Graph Info--------------------
[03/10 21:19:47    468] (I)       routing area        :  (0, 0) - (916000, 911200)
[03/10 21:19:47    468] (I)       core area           :  (20000, 20000) - (896000, 891200)
[03/10 21:19:47    468] (I)       Site Width          :   400  (dbu)
[03/10 21:19:47    468] (I)       Row Height          :  3600  (dbu)
[03/10 21:19:47    468] (I)       GCell Width         :  3600  (dbu)
[03/10 21:19:47    468] (I)       GCell Height        :  3600  (dbu)
[03/10 21:19:47    468] (I)       grid                :   254   253     8
[03/10 21:19:47    468] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 21:19:47    468] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 21:19:47    468] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 21:19:47    468] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 21:19:47    468] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 21:19:47    468] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 21:19:47    468] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 21:19:47    468] (I)       Total num of tracks :     0  2290  2277  2290  2277  2290   569   572
[03/10 21:19:47    468] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 21:19:47    468] (I)       --------------------------------------------------------
[03/10 21:19:47    468] 
[03/10 21:19:47    468] [NR-eagl] ============ Routing rule table ============
[03/10 21:19:47    468] [NR-eagl] Rule id 0. Nets 26481 
[03/10 21:19:47    468] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 21:19:47    468] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 21:19:47    468] [NR-eagl] ========================================
[03/10 21:19:47    468] [NR-eagl] 
[03/10 21:19:47    468] (I)       After initializing earlyGlobalRoute syMemory usage = 1218.0 MB
[03/10 21:19:47    468] (I)       Loading and dumping file time : 0.22 seconds
[03/10 21:19:47    468] (I)       ============= Initialization =============
[03/10 21:19:47    468] (I)       total 2D Cap : 2898662 = (1268475 H, 1630187 V)
[03/10 21:19:47    468] [NR-eagl] Layer group 2: route 26481 net(s) in layer range [2, 8]
[03/10 21:19:47    468] (I)       ============  Phase 1a Route ============
[03/10 21:19:47    469] (I)       Phase 1a runs 0.09 seconds
[03/10 21:19:47    469] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/10 21:19:47    469] (I)       Usage: 292869 = (132639 H, 160230 V) = (10.46% H, 9.83% V) = (2.388e+05um H, 2.884e+05um V)
[03/10 21:19:47    469] (I)       
[03/10 21:19:47    469] (I)       ============  Phase 1b Route ============
[03/10 21:19:47    469] (I)       Phase 1b runs 0.02 seconds
[03/10 21:19:47    469] (I)       Usage: 292873 = (132643 H, 160230 V) = (10.46% H, 9.83% V) = (2.388e+05um H, 2.884e+05um V)
[03/10 21:19:47    469] (I)       
[03/10 21:19:47    469] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.06% V. EstWL: 5.271714e+05um
[03/10 21:19:47    469] (I)       ============  Phase 1c Route ============
[03/10 21:19:47    469] (I)       Level2 Grid: 51 x 51
[03/10 21:19:47    469] (I)       Phase 1c runs 0.00 seconds
[03/10 21:19:47    469] (I)       Usage: 292873 = (132643 H, 160230 V) = (10.46% H, 9.83% V) = (2.388e+05um H, 2.884e+05um V)
[03/10 21:19:47    469] (I)       
[03/10 21:19:47    469] (I)       ============  Phase 1d Route ============
[03/10 21:19:47    469] (I)       Phase 1d runs 0.02 seconds
[03/10 21:19:47    469] (I)       Usage: 292875 = (132643 H, 160232 V) = (10.46% H, 9.83% V) = (2.388e+05um H, 2.884e+05um V)
[03/10 21:19:47    469] (I)       
[03/10 21:19:47    469] (I)       ============  Phase 1e Route ============
[03/10 21:19:47    469] (I)       Phase 1e runs 0.00 seconds
[03/10 21:19:47    469] (I)       Usage: 292875 = (132643 H, 160232 V) = (10.46% H, 9.83% V) = (2.388e+05um H, 2.884e+05um V)
[03/10 21:19:47    469] (I)       
[03/10 21:19:47    469] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 5.271750e+05um
[03/10 21:19:47    469] [NR-eagl] 
[03/10 21:19:47    469] (I)       ============  Phase 1l Route ============
[03/10 21:19:47    469] (I)       dpBasedLA: time=0.09  totalOF=3752  totalVia=176072  totalWL=292867  total(Via+WL)=468939 
[03/10 21:19:47    469] (I)       Total Global Routing Runtime: 0.32 seconds
[03/10 21:19:47    469] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.04% V
[03/10 21:19:47    469] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.07% V
[03/10 21:19:47    469] (I)       
[03/10 21:19:47    469] [NR-eagl] End Peak syMemory usage = 1218.0 MB
[03/10 21:19:47    469] [NR-eagl] Early Global Router Kernel+IO runtime : 0.56 seconds
[03/10 21:19:47    469] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 21:19:47    469] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 21:19:47    469] 
[03/10 21:19:47    469] ** np local hotspot detection info verbose **
[03/10 21:19:47    469] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 21:19:47    469] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/10 21:19:47    469] 
[03/10 21:19:47    469] #spOpts: N=65 
[03/10 21:19:47    469] Apply auto density screen in post-place stage.
[03/10 21:19:47    469] Auto density screen increases utilization from 0.571 to 0.571
[03/10 21:19:47    469] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1218.0M
[03/10 21:19:47    469] *** Starting refinePlace (0:07:49 mem=1218.0M) ***
[03/10 21:19:47    469] Total net bbox length = 4.322e+05 (1.908e+05 2.414e+05) (ext = 2.000e+04)
[03/10 21:19:47    469] default core: bins with density >  0.75 = 8.48 % ( 53 / 625 )
[03/10 21:19:47    469] Density distribution unevenness ratio = 12.087%
[03/10 21:19:47    469] RPlace IncrNP: Rollback Lev = -5
[03/10 21:19:47    469] RPlace: Density =0.927778, incremental np is triggered.
[03/10 21:19:47    469] incr SKP is on..., with optDC mode
[03/10 21:19:47    469] tdgpInitIgnoreNetLoadFix on 
[03/10 21:19:50    471] Congestion driven padding in post-place stage.
[03/10 21:19:50    472] Congestion driven padding increases utilization from 0.770 to 0.772
[03/10 21:19:50    472] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1235.2M
[03/10 21:21:17    559] default core: bins with density >  0.75 = 12.8 % ( 80 / 625 )
[03/10 21:21:17    559] Density distribution unevenness ratio = 12.839%
[03/10 21:21:17    559] RPlace postIncrNP: Density = 0.927778 -> 0.894444.
[03/10 21:21:17    559] RPlace postIncrNP Info: Density distribution changes:
[03/10 21:21:17    559] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/10 21:21:17    559] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/10 21:21:17    559] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/10 21:21:17    559] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/10 21:21:17    559] [0.90 - 0.95] :	 2 (0.32%) -> 0 (0.00%)
[03/10 21:21:17    559] [0.85 - 0.90] :	 5 (0.80%) -> 3 (0.48%)
[03/10 21:21:17    559] [0.80 - 0.85] :	 18 (2.88%) -> 14 (2.24%)
[03/10 21:21:17    559] [CPU] RefinePlace/IncrNP (cpu=0:01:30, real=0:01:30, mem=1319.2MB) @(0:07:49 - 0:09:20).
[03/10 21:21:17    559] Move report: incrNP moves 24250 insts, mean move: 7.56 um, max move: 89.60 um
[03/10 21:21:17    559] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_385_0): (317.00, 307.00) --> (238.20, 296.20)
[03/10 21:21:17    559] Move report: Timing Driven Placement moves 24250 insts, mean move: 7.56 um, max move: 89.60 um
[03/10 21:21:17    559] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_385_0): (317.00, 307.00) --> (238.20, 296.20)
[03/10 21:21:17    559] 	Runtime: CPU: 0:01:30 REAL: 0:01:30 MEM: 1319.2MB
[03/10 21:21:17    559] Starting refinePlace ...
[03/10 21:21:17    559] default core: bins with density >  0.75 = 12.8 % ( 80 / 625 )
[03/10 21:21:17    559] Density distribution unevenness ratio = 12.821%
[03/10 21:21:18    560]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 21:21:18    560] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1319.2MB) @(0:09:20 - 0:09:20).
[03/10 21:21:18    560] Move report: preRPlace moves 3251 insts, mean move: 0.51 um, max move: 4.40 um
[03/10 21:21:18    560] 	Max move on inst (ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U14): (264.40, 64.00) --> (267.00, 65.80)
[03/10 21:21:18    560] 	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
[03/10 21:21:18    560] wireLenOptFixPriorityInst 0 inst fixed
[03/10 21:21:18    560] Placement tweakage begins.
[03/10 21:21:18    560] wire length = 5.614e+05
[03/10 21:21:20    562] wire length = 5.293e+05
[03/10 21:21:20    562] Placement tweakage ends.
[03/10 21:21:20    562] Move report: tweak moves 2098 insts, mean move: 2.57 um, max move: 15.20 um
[03/10 21:21:20    562] 	Max move on inst (mac_array_instance/FE_OFC1317_q_temp_72_): (86.40, 398.80) --> (101.60, 398.80)
[03/10 21:21:20    562] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:02.0, mem=1319.2MB) @(0:09:20 - 0:09:22).
[03/10 21:21:20    562] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:21:20    562] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1319.2MB) @(0:09:22 - 0:09:23).
[03/10 21:21:20    562] Move report: Detail placement moves 4804 insts, mean move: 1.40 um, max move: 15.00 um
[03/10 21:21:20    562] 	Max move on inst (mac_array_instance/FE_OFC1317_q_temp_72_): (86.60, 398.80) --> (101.60, 398.80)
[03/10 21:21:20    562] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1319.2MB
[03/10 21:21:20    562] Statistics of distance of Instance movement in refine placement:
[03/10 21:21:20    562]   maximum (X+Y) =        89.60 um
[03/10 21:21:20    562]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_385_0) with max move: (317, 307) -> (238.2, 296.2)
[03/10 21:21:20    562]   mean    (X+Y) =         7.60 um
[03/10 21:21:20    562] Total instances flipped for WireLenOpt: 1531
[03/10 21:21:20    562] Total instances flipped, including legalization: 20
[03/10 21:21:20    562] Summary Report:
[03/10 21:21:20    562] Instances move: 24248 (out of 24330 movable)
[03/10 21:21:20    562] Mean displacement: 7.60 um
[03/10 21:21:20    562] Max displacement: 89.60 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_385_0) (317, 307) -> (238.2, 296.2)
[03/10 21:21:20    562] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/10 21:21:20    562] Total instances moved : 24248
[03/10 21:21:20    562] Total net bbox length = 4.216e+05 (1.849e+05 2.367e+05) (ext = 1.900e+04)
[03/10 21:21:20    562] Runtime: CPU: 0:01:33 REAL: 0:01:33 MEM: 1319.2MB
[03/10 21:21:20    562] [CPU] RefinePlace/total (cpu=0:01:33, real=0:01:33, mem=1319.2MB) @(0:07:49 - 0:09:23).
[03/10 21:21:20    562] *** Finished refinePlace (0:09:23 mem=1319.2M) ***
[03/10 21:21:20    562] #spOpts: N=65 
[03/10 21:21:20    562] default core: bins with density >  0.75 = 12.3 % ( 77 / 625 )
[03/10 21:21:20    562] Density distribution unevenness ratio = 12.808%
[03/10 21:21:20    562] Trial Route Overflow 0(H) 0(V)
[03/10 21:21:20    562] Starting congestion repair ...
[03/10 21:21:20    562] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/10 21:21:20    562] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 21:21:20    562] (I)       Reading DB...
[03/10 21:21:21    563] (I)       congestionReportName   : 
[03/10 21:21:21    563] (I)       buildTerm2TermWires    : 1
[03/10 21:21:21    563] (I)       doTrackAssignment      : 1
[03/10 21:21:21    563] (I)       dumpBookshelfFiles     : 0
[03/10 21:21:21    563] (I)       numThreads             : 1
[03/10 21:21:21    563] [NR-eagl] honorMsvRouteConstraint: false
[03/10 21:21:21    563] (I)       honorPin               : false
[03/10 21:21:21    563] (I)       honorPinGuide          : true
[03/10 21:21:21    563] (I)       honorPartition         : false
[03/10 21:21:21    563] (I)       allowPartitionCrossover: false
[03/10 21:21:21    563] (I)       honorSingleEntry       : true
[03/10 21:21:21    563] (I)       honorSingleEntryStrong : true
[03/10 21:21:21    563] (I)       handleViaSpacingRule   : false
[03/10 21:21:21    563] (I)       PDConstraint           : none
[03/10 21:21:21    563] (I)       expBetterNDRHandling   : false
[03/10 21:21:21    563] [NR-eagl] honorClockSpecNDR      : 0
[03/10 21:21:21    563] (I)       routingEffortLevel     : 3
[03/10 21:21:21    563] [NR-eagl] minRouteLayer          : 2
[03/10 21:21:21    563] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 21:21:21    563] (I)       numRowsPerGCell        : 1
[03/10 21:21:21    563] (I)       speedUpLargeDesign     : 0
[03/10 21:21:21    563] (I)       speedUpBlkViolationClean: 0
[03/10 21:21:21    563] (I)       multiThreadingTA       : 0
[03/10 21:21:21    563] (I)       blockedPinEscape       : 1
[03/10 21:21:21    563] (I)       blkAwareLayerSwitching : 0
[03/10 21:21:21    563] (I)       betterClockWireModeling: 1
[03/10 21:21:21    563] (I)       punchThroughDistance   : 500.00
[03/10 21:21:21    563] (I)       scenicBound            : 1.15
[03/10 21:21:21    563] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 21:21:21    563] (I)       source-to-sink ratio   : 0.00
[03/10 21:21:21    563] (I)       targetCongestionRatioH : 1.00
[03/10 21:21:21    563] (I)       targetCongestionRatioV : 1.00
[03/10 21:21:21    563] (I)       layerCongestionRatio   : 0.70
[03/10 21:21:21    563] (I)       m1CongestionRatio      : 0.10
[03/10 21:21:21    563] (I)       m2m3CongestionRatio    : 0.70
[03/10 21:21:21    563] (I)       localRouteEffort       : 1.00
[03/10 21:21:21    563] (I)       numSitesBlockedByOneVia: 8.00
[03/10 21:21:21    563] (I)       supplyScaleFactorH     : 1.00
[03/10 21:21:21    563] (I)       supplyScaleFactorV     : 1.00
[03/10 21:21:21    563] (I)       highlight3DOverflowFactor: 0.00
[03/10 21:21:21    563] (I)       doubleCutViaModelingRatio: 0.00
[03/10 21:21:21    563] (I)       blockTrack             : 
[03/10 21:21:21    563] (I)       readTROption           : true
[03/10 21:21:21    563] (I)       extraSpacingBothSide   : false
[03/10 21:21:21    563] [NR-eagl] numTracksPerClockWire  : 0
[03/10 21:21:21    563] (I)       routeSelectedNetsOnly  : false
[03/10 21:21:21    563] (I)       before initializing RouteDB syMemory usage = 1319.2 MB
[03/10 21:21:21    563] (I)       starting read tracks
[03/10 21:21:21    563] (I)       build grid graph
[03/10 21:21:21    563] (I)       build grid graph start
[03/10 21:21:21    563] [NR-eagl] Layer1 has no routable track
[03/10 21:21:21    563] [NR-eagl] Layer2 has single uniform track structure
[03/10 21:21:21    563] [NR-eagl] Layer3 has single uniform track structure
[03/10 21:21:21    563] [NR-eagl] Layer4 has single uniform track structure
[03/10 21:21:21    563] [NR-eagl] Layer5 has single uniform track structure
[03/10 21:21:21    563] [NR-eagl] Layer6 has single uniform track structure
[03/10 21:21:21    563] [NR-eagl] Layer7 has single uniform track structure
[03/10 21:21:21    563] [NR-eagl] Layer8 has single uniform track structure
[03/10 21:21:21    563] (I)       build grid graph end
[03/10 21:21:21    563] (I)       Layer1   numNetMinLayer=26480
[03/10 21:21:21    563] (I)       Layer2   numNetMinLayer=0
[03/10 21:21:21    563] (I)       Layer3   numNetMinLayer=0
[03/10 21:21:21    563] (I)       Layer4   numNetMinLayer=0
[03/10 21:21:21    563] (I)       Layer5   numNetMinLayer=0
[03/10 21:21:21    563] (I)       Layer6   numNetMinLayer=0
[03/10 21:21:21    563] (I)       Layer7   numNetMinLayer=5
[03/10 21:21:21    563] (I)       Layer8   numNetMinLayer=0
[03/10 21:21:21    563] (I)       numViaLayers=7
[03/10 21:21:21    563] (I)       end build via table
[03/10 21:21:21    563] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 21:21:21    563] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 21:21:21    563] (I)       readDataFromPlaceDB
[03/10 21:21:21    563] (I)       Read net information..
[03/10 21:21:21    563] [NR-eagl] Read numTotalNets=26485  numIgnoredNets=0
[03/10 21:21:21    563] (I)       Read testcase time = 0.010 seconds
[03/10 21:21:21    563] 
[03/10 21:21:21    563] (I)       totalPins=90940  totalGlobalPin=89280 (98.17%)
[03/10 21:21:21    563] (I)       Model blockage into capacity
[03/10 21:21:21    563] (I)       Read numBlocks=16844  numPreroutedWires=0  numCapScreens=0
[03/10 21:21:21    563] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 21:21:21    563] (I)       blocked area on Layer2 : 63314665600  (7.59%)
[03/10 21:21:21    563] (I)       blocked area on Layer3 : 34695056000  (4.16%)
[03/10 21:21:21    563] (I)       blocked area on Layer4 : 274877556800  (32.93%)
[03/10 21:21:21    563] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 21:21:21    563] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 21:21:21    563] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 21:21:21    563] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 21:21:21    563] (I)       Modeling time = 0.020 seconds
[03/10 21:21:21    563] 
[03/10 21:21:21    563] (I)       Number of ignored nets = 0
[03/10 21:21:21    563] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 21:21:21    563] (I)       Number of clock nets = 1.  Ignored: No
[03/10 21:21:21    563] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 21:21:21    563] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 21:21:21    563] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 21:21:21    563] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 21:21:21    563] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 21:21:21    563] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 21:21:21    563] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 21:21:21    563] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 21:21:21    563] (I)       Before initializing earlyGlobalRoute syMemory usage = 1319.2 MB
[03/10 21:21:21    563] (I)       Layer1  viaCost=300.00
[03/10 21:21:21    563] (I)       Layer2  viaCost=100.00
[03/10 21:21:21    563] (I)       Layer3  viaCost=100.00
[03/10 21:21:21    563] (I)       Layer4  viaCost=100.00
[03/10 21:21:21    563] (I)       Layer5  viaCost=100.00
[03/10 21:21:21    563] (I)       Layer6  viaCost=200.00
[03/10 21:21:21    563] (I)       Layer7  viaCost=100.00
[03/10 21:21:21    563] (I)       ---------------------Grid Graph Info--------------------
[03/10 21:21:21    563] (I)       routing area        :  (0, 0) - (916000, 911200)
[03/10 21:21:21    563] (I)       core area           :  (20000, 20000) - (896000, 891200)
[03/10 21:21:21    563] (I)       Site Width          :   400  (dbu)
[03/10 21:21:21    563] (I)       Row Height          :  3600  (dbu)
[03/10 21:21:21    563] (I)       GCell Width         :  3600  (dbu)
[03/10 21:21:21    563] (I)       GCell Height        :  3600  (dbu)
[03/10 21:21:21    563] (I)       grid                :   254   253     8
[03/10 21:21:21    563] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 21:21:21    563] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 21:21:21    563] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 21:21:21    563] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 21:21:21    563] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 21:21:21    563] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 21:21:21    563] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 21:21:21    563] (I)       Total num of tracks :     0  2290  2277  2290  2277  2290   569   572
[03/10 21:21:21    563] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 21:21:21    563] (I)       --------------------------------------------------------
[03/10 21:21:21    563] 
[03/10 21:21:21    563] [NR-eagl] ============ Routing rule table ============
[03/10 21:21:21    563] [NR-eagl] Rule id 0. Nets 26485 
[03/10 21:21:21    563] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 21:21:21    563] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 21:21:21    563] [NR-eagl] ========================================
[03/10 21:21:21    563] [NR-eagl] 
[03/10 21:21:21    563] (I)       After initializing earlyGlobalRoute syMemory usage = 1319.2 MB
[03/10 21:21:21    563] (I)       Loading and dumping file time : 0.19 seconds
[03/10 21:21:21    563] (I)       ============= Initialization =============
[03/10 21:21:21    563] (I)       total 2D Cap : 2898662 = (1268475 H, 1630187 V)
[03/10 21:21:21    563] [NR-eagl] Layer group 2: route 26485 net(s) in layer range [2, 8]
[03/10 21:21:21    563] (I)       ============  Phase 1a Route ============
[03/10 21:21:21    563] (I)       Phase 1a runs 0.08 seconds
[03/10 21:21:21    563] (I)       Usage: 285377 = (128589 H, 156788 V) = (10.14% H, 9.62% V) = (2.315e+05um H, 2.822e+05um V)
[03/10 21:21:21    563] (I)       
[03/10 21:21:21    563] (I)       ============  Phase 1b Route ============
[03/10 21:21:21    563] (I)       Usage: 285377 = (128589 H, 156788 V) = (10.14% H, 9.62% V) = (2.315e+05um H, 2.822e+05um V)
[03/10 21:21:21    563] (I)       
[03/10 21:21:21    563] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.136786e+05um
[03/10 21:21:21    563] (I)       ============  Phase 1c Route ============
[03/10 21:21:21    563] (I)       Usage: 285377 = (128589 H, 156788 V) = (10.14% H, 9.62% V) = (2.315e+05um H, 2.822e+05um V)
[03/10 21:21:21    563] (I)       
[03/10 21:21:21    563] (I)       ============  Phase 1d Route ============
[03/10 21:21:21    563] (I)       Usage: 285377 = (128589 H, 156788 V) = (10.14% H, 9.62% V) = (2.315e+05um H, 2.822e+05um V)
[03/10 21:21:21    563] (I)       
[03/10 21:21:21    563] (I)       ============  Phase 1e Route ============
[03/10 21:21:21    563] (I)       Phase 1e runs 0.00 seconds
[03/10 21:21:21    563] (I)       Usage: 285377 = (128589 H, 156788 V) = (10.14% H, 9.62% V) = (2.315e+05um H, 2.822e+05um V)
[03/10 21:21:21    563] (I)       
[03/10 21:21:21    563] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.136786e+05um
[03/10 21:21:21    563] [NR-eagl] 
[03/10 21:21:21    563] (I)       ============  Phase 1l Route ============
[03/10 21:21:21    563] (I)       dpBasedLA: time=0.08  totalOF=2473  totalVia=175768  totalWL=285373  total(Via+WL)=461141 
[03/10 21:21:21    563] (I)       Total Global Routing Runtime: 0.25 seconds
[03/10 21:21:21    563] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 21:21:21    563] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/10 21:21:21    563] (I)       
[03/10 21:21:21    563] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 21:21:21    563] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 21:21:21    563] 
[03/10 21:21:21    563] ** np local hotspot detection info verbose **
[03/10 21:21:21    563] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 21:21:21    563] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/10 21:21:21    563] 
[03/10 21:21:21    563] describeCongestion: hCong = 0.00 vCong = 0.00
[03/10 21:21:21    563] Skipped repairing congestion.
[03/10 21:21:21    563] (I)       ============= track Assignment ============
[03/10 21:21:21    563] (I)       extract Global 3D Wires
[03/10 21:21:21    563] (I)       Extract Global WL : time=0.01
[03/10 21:21:21    563] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 21:21:21    563] (I)       Initialization real time=0.01 seconds
[03/10 21:21:21    563] (I)       Kernel real time=0.31 seconds
[03/10 21:21:21    563] (I)       End Greedy Track Assignment
[03/10 21:21:21    563] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 90697
[03/10 21:21:21    563] [NR-eagl] Layer2(M2)(V) length: 2.031921e+05um, number of vias: 133597
[03/10 21:21:21    563] [NR-eagl] Layer3(M3)(H) length: 2.118700e+05um, number of vias: 6834
[03/10 21:21:21    563] [NR-eagl] Layer4(M4)(V) length: 6.480535e+04um, number of vias: 2998
[03/10 21:21:21    563] [NR-eagl] Layer5(M5)(H) length: 2.609762e+04um, number of vias: 2003
[03/10 21:21:21    563] [NR-eagl] Layer6(M6)(V) length: 2.089032e+04um, number of vias: 332
[03/10 21:21:21    563] [NR-eagl] Layer7(M7)(H) length: 1.690200e+03um, number of vias: 403
[03/10 21:21:21    563] [NR-eagl] Layer8(M8)(V) length: 1.600600e+03um, number of vias: 0
[03/10 21:21:21    563] [NR-eagl] Total length: 5.301462e+05um, number of vias: 236864
[03/10 21:21:21    563] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[03/10 21:21:21    563] Start to check current routing status for nets...
[03/10 21:21:21    563] Using hname+ instead name for net compare
[03/10 21:21:22    564] All nets are already routed correctly.
[03/10 21:21:22    564] End to check current routing status for nets (mem=1174.4M)
[03/10 21:21:22    564] Extraction called for design 'core' of instances=24330 and nets=26742 using extraction engine 'preRoute' .
[03/10 21:21:22    564] PreRoute RC Extraction called for design core.
[03/10 21:21:22    564] RC Extraction called in multi-corner(2) mode.
[03/10 21:21:22    564] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 21:21:22    564] RCMode: PreRoute
[03/10 21:21:22    564]       RC Corner Indexes            0       1   
[03/10 21:21:22    564] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 21:21:22    564] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 21:21:22    564] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 21:21:22    564] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 21:21:22    564] Shrink Factor                : 1.00000
[03/10 21:21:22    564] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 21:21:22    564] Using capacitance table file ...
[03/10 21:21:22    564] Updating RC grid for preRoute extraction ...
[03/10 21:21:22    564] Initializing multi-corner capacitance tables ... 
[03/10 21:21:22    564] Initializing multi-corner resistance tables ...
[03/10 21:21:22    564] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1174.355M)
[03/10 21:21:23    565] Compute RC Scale Done ...
[03/10 21:21:23    565] **optDesign ... cpu = 0:08:09, real = 0:08:11, mem = 1167.1M, totSessionCpu=0:09:25 **
[03/10 21:21:23    565] Include MVT Delays for Hold Opt
[03/10 21:21:23    565] #################################################################################
[03/10 21:21:23    565] # Design Stage: PreRoute
[03/10 21:21:23    565] # Design Name: core
[03/10 21:21:23    565] # Design Mode: 65nm
[03/10 21:21:23    565] # Analysis Mode: MMMC Non-OCV 
[03/10 21:21:23    565] # Parasitics Mode: No SPEF/RCDB
[03/10 21:21:23    565] # Signoff Settings: SI Off 
[03/10 21:21:23    565] #################################################################################
[03/10 21:21:24    566] AAE_INFO: 1 threads acquired from CTE.
[03/10 21:21:24    566] Calculate delays in BcWc mode...
[03/10 21:21:24    566] Topological Sorting (CPU = 0:00:00.1, MEM = 1166.8M, InitMEM = 1165.1M)
[03/10 21:21:27    569] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 21:21:27    569] End delay calculation. (MEM=1240.52 CPU=0:00:03.0 REAL=0:00:03.0)
[03/10 21:21:27    569] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1240.5M) ***
[03/10 21:21:28    570] *** Timing NOT met, worst failing slack is -1.073
[03/10 21:21:28    570] *** Check timing (0:00:00.0)
[03/10 21:21:28    570] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:21:28    570] optDesignOneStep: Leakage Power Flow
[03/10 21:21:28    570] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:21:28    570] Begin: GigaOpt Optimization in WNS mode
[03/10 21:21:28    570] Info: 1 clock net  excluded from IPO operation.
[03/10 21:21:28    570] PhyDesignGrid: maxLocalDensity 1.00
[03/10 21:21:28    570] #spOpts: N=65 
[03/10 21:21:28    570] Core basic site is core
[03/10 21:21:28    570] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 21:21:28    570] Summary for sequential cells idenfication: 
[03/10 21:21:28    570] Identified SBFF number: 199
[03/10 21:21:28    570] Identified MBFF number: 0
[03/10 21:21:28    570] Not identified SBFF number: 0
[03/10 21:21:28    570] Not identified MBFF number: 0
[03/10 21:21:28    570] Number of sequential cells which are not FFs: 104
[03/10 21:21:28    570] 
[03/10 21:21:31    573] *info: 1 clock net excluded
[03/10 21:21:31    573] *info: 2 special nets excluded.
[03/10 21:21:31    573] *info: 257 no-driver nets excluded.
[03/10 21:21:33    575] ** GigaOpt Optimizer WNS Slack -1.073 TNS Slack -1069.761 Density 57.07
[03/10 21:21:33    575] Optimizer WNS Pass 0
[03/10 21:21:33    575] Active Path Group: reg2reg  
[03/10 21:21:33    575] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:21:33    575] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:21:33    575] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:21:33    575] |  -1.073|   -1.073|-1069.240|-1069.761|    57.07%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/10 21:21:33    575] |  -1.060|   -1.060|-1068.524|-1069.045|    57.07%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/10 21:21:33    575] |  -1.046|   -1.046|-1066.626|-1067.147|    57.07%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
[03/10 21:21:33    575] |  -1.038|   -1.038|-1066.204|-1066.725|    57.07%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:21:34    576] |  -1.031|   -1.031|-1061.645|-1062.166|    57.07%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/10 21:21:35    577] |  -1.028|   -1.028|-1054.177|-1054.698|    57.08%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
[03/10 21:21:35    577] |  -1.020|   -1.020|-1051.104|-1051.625|    57.09%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/10 21:21:36    578] |  -1.014|   -1.014|-1048.046|-1048.567|    57.10%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:21:37    579] |  -1.006|   -1.006|-1043.142|-1043.663|    57.11%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
[03/10 21:21:38    580] |  -1.005|   -1.005|-1032.364|-1032.885|    57.12%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D   |
[03/10 21:21:38    580] |  -1.005|   -1.005|-1031.731|-1032.251|    57.12%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D   |
[03/10 21:21:38    580] |  -0.997|   -0.997|-1031.214|-1031.734|    57.12%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D   |
[03/10 21:21:39    581] |  -0.993|   -0.993|-1025.069|-1025.589|    57.14%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:39    581] |  -0.991|   -0.991|-1020.057|-1020.578|    57.15%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D   |
[03/10 21:21:40    582] |  -0.984|   -0.984|-1018.498|-1019.019|    57.15%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:40    582] |  -0.984|   -0.984|-1013.334|-1013.855|    57.17%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:40    582] |  -0.977|   -0.977|-1012.321|-1012.842|    57.17%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D   |
[03/10 21:21:41    583] |  -0.975|   -0.975|-1003.441|-1003.962|    57.19%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_19_/D   |
[03/10 21:21:42    584] |  -0.970|   -0.970|-1001.380|-1001.901|    57.20%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/10 21:21:42    584] |  -0.969|   -0.969| -996.128| -996.648|    57.23%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:42    585] |  -0.962|   -0.962| -994.291| -994.811|    57.23%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:21:44    586] |  -0.961|   -0.961| -988.705| -989.226|    57.27%|   0:00:02.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D   |
[03/10 21:21:44    586] |  -0.953|   -0.953| -986.036| -986.557|    57.27%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:45    587] |  -0.953|   -0.953| -982.242| -982.763|    57.30%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:45    587] |  -0.948|   -0.948| -981.657| -982.178|    57.31%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
[03/10 21:21:46    588] |  -0.946|   -0.946| -978.237| -978.758|    57.34%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:21:47    589] |  -0.946|   -0.946| -974.289| -974.810|    57.35%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:21:47    589] |  -0.946|   -0.946| -974.120| -974.641|    57.35%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:21:47    589] |  -0.938|   -0.938| -972.738| -973.259|    57.36%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
[03/10 21:21:48    590] |  -0.938|   -0.938| -969.156| -969.677|    57.40%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/10 21:21:48    590] |  -0.934|   -0.934| -966.176| -966.697|    57.41%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:49    591] |  -0.934|   -0.934| -961.905| -962.426|    57.43%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:49    591] |  -0.934|   -0.934| -961.119| -961.640|    57.44%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:49    591] |  -0.928|   -0.928| -960.404| -960.925|    57.45%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/10 21:21:50    592] |  -0.927|   -0.927| -956.354| -956.876|    57.49%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:51    593] |  -0.927|   -0.927| -952.972| -953.494|    57.50%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:51    593] |  -0.927|   -0.927| -952.812| -953.334|    57.50%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:51    593] |  -0.925|   -0.925| -952.287| -952.808|    57.51%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:51    593] |  -0.925|   -0.925| -951.572| -952.093|    57.52%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:51    593] |  -0.925|   -0.925| -951.498| -952.019|    57.52%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:51    593] |  -0.924|   -0.924| -950.971| -951.492|    57.53%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:21:51    593] |  -0.924|   -0.924| -950.532| -951.054|    57.53%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:21:51    593] |  -0.924|   -0.924| -950.420| -950.941|    57.53%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:21:51    594] |  -0.919|   -0.919| -950.044| -950.565|    57.54%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/10 21:21:53    595] |  -0.919|   -0.919| -946.033| -946.554|    57.58%|   0:00:02.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/10 21:21:53    595] |  -0.919|   -0.919| -944.585| -945.106|    57.58%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/10 21:21:53    595] |  -0.916|   -0.916| -942.566| -943.087|    57.60%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:21:54    596] |  -0.916|   -0.916| -940.019| -940.540|    57.61%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:21:54    596] |  -0.916|   -0.916| -939.865| -940.385|    57.61%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:21:54    596] |  -0.911|   -0.911| -939.220| -939.741|    57.62%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:55    597] |  -0.911|   -0.911| -935.655| -936.176|    57.65%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:55    597] |  -0.911|   -0.911| -934.345| -934.866|    57.66%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/10 21:21:56    598] |  -0.907|   -0.907| -933.161| -933.682|    57.68%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:21:56    598] |  -0.907|   -0.907| -929.342| -929.880|    57.71%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:21:56    599] |  -0.907|   -0.907| -929.264| -929.802|    57.72%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:21:57    599] |  -0.905|   -0.905| -927.949| -928.487|    57.74%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:21:57    599] |  -0.905|   -0.905| -926.649| -927.187|    57.76%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:21:57    599] |  -0.900|   -0.900| -926.255| -926.793|    57.76%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/10 21:21:58    600] |  -0.900|   -0.900| -924.458| -924.996|    57.79%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/10 21:21:58    600] |  -0.900|   -0.900| -923.412| -923.950|    57.80%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/10 21:21:59    601] |  -0.898|   -0.898| -922.736| -923.274|    57.82%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/10 21:21:59    601] |  -0.898|   -0.898| -920.731| -921.269|    57.84%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/10 21:22:00    602] |  -0.898|   -0.898| -920.654| -921.192|    57.84%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/10 21:22:00    602] |  -0.895|   -0.895| -920.126| -920.664|    57.86%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:01    603] |  -0.895|   -0.895| -918.888| -919.425|    57.88%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:01    603] |  -0.895|   -0.895| -918.600| -919.138|    57.88%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:01    603] |  -0.893|   -0.893| -917.853| -918.391|    57.91%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/10 21:22:01    603] |  -0.893|   -0.893| -916.770| -917.308|    57.92%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/10 21:22:01    604] |  -0.893|   -0.893| -916.377| -916.915|    57.93%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/10 21:22:02    604] |  -0.892|   -0.892| -915.781| -916.319|    57.93%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:02    604] |  -0.891|   -0.891| -915.338| -915.876|    57.94%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/10 21:22:03    605] |  -0.891|   -0.891| -914.671| -915.209|    57.94%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/10 21:22:03    605] |  -0.888|   -0.888| -913.667| -914.205|    57.96%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:03    605] |  -0.888|   -0.888| -912.511| -913.049|    57.96%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:04    606] |  -0.887|   -0.887| -912.370| -912.908|    57.97%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:22:04    606] |  -0.887|   -0.887| -911.996| -912.534|    57.98%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:22:04    606] |  -0.885|   -0.885| -911.326| -911.863|    57.98%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:05    607] |  -0.885|   -0.885| -910.326| -910.881|    58.00%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:05    607] |  -0.885|   -0.885| -910.062| -910.617|    58.00%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:05    607] |  -0.884|   -0.884| -909.872| -910.427|    58.02%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/10 21:22:06    608] |  -0.884|   -0.884| -909.659| -910.213|    58.02%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/10 21:22:06    608] |  -0.882|   -0.882| -909.310| -909.865|    58.03%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
[03/10 21:22:06    608] |  -0.882|   -0.882| -908.353| -908.908|    58.04%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
[03/10 21:22:07    609] |  -0.879|   -0.879| -906.958| -907.513|    58.05%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:07    609] |  -0.879|   -0.879| -906.615| -907.187|    58.07%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:07    609] |  -0.879|   -0.879| -906.104| -906.676|    58.07%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:07    609] |  -0.877|   -0.877| -906.150| -906.722|    58.08%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:22:08    610] |  -0.877|   -0.877| -904.768| -905.357|    58.10%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:22:08    610] |  -0.877|   -0.877| -904.388| -904.977|    58.10%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:22:09    611] |  -0.875|   -0.875| -902.692| -903.281|    58.13%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/10 21:22:09    611] |  -0.875|   -0.875| -901.271| -901.860|    58.15%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/10 21:22:10    612] |  -0.875|   -0.875| -901.157| -901.746|    58.15%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/10 21:22:10    612] |  -0.871|   -0.871| -899.920| -900.509|    58.17%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
[03/10 21:22:11    613] |  -0.871|   -0.871| -897.908| -898.497|    58.18%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
[03/10 21:22:11    613] |  -0.871|   -0.871| -897.424| -898.013|    58.19%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
[03/10 21:22:11    613] |  -0.871|   -0.871| -897.348| -897.937|    58.20%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/10 21:22:11    613] |  -0.870|   -0.870| -896.970| -897.559|    58.21%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_16_/D   |
[03/10 21:22:12    614] |  -0.870|   -0.870| -896.868| -897.457|    58.21%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_16_/D   |
[03/10 21:22:12    614] |  -0.870|   -0.870| -896.864| -897.453|    58.22%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_16_/D   |
[03/10 21:22:12    614] |  -0.868|   -0.868| -896.081| -896.670|    58.22%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/10 21:22:13    615] |  -0.868|   -0.868| -894.637| -895.226|    58.24%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/10 21:22:13    615] |  -0.868|   -0.868| -894.602| -895.191|    58.24%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/10 21:22:13    615] |  -0.865|   -0.865| -894.030| -894.619|    58.26%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:14    616] |  -0.865|   -0.865| -892.877| -893.466|    58.27%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:14    616] |  -0.865|   -0.865| -892.806| -893.395|    58.27%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:15    617] |  -0.864|   -0.864| -891.851| -892.440|    58.30%|   0:00:01.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_12_/D   |
[03/10 21:22:15    617] |  -0.862|   -0.862| -890.990| -891.578|    58.31%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/10 21:22:16    618] |  -0.862|   -0.862| -890.102| -890.691|    58.33%|   0:00:01.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/10 21:22:16    618] |  -0.862|   -0.862| -889.864| -890.453|    58.33%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/10 21:22:18    620] |  -0.863|   -0.863| -889.689| -890.278|    58.35%|   0:00:02.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:19    621] |  -0.862|   -0.862| -889.618| -890.207|    58.36%|   0:00:01.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:19    621] |  -0.861|   -0.861| -889.580| -890.169|    58.36%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/10 21:22:21    623] |  -0.863|   -0.863| -888.137| -888.726|    58.38%|   0:00:02.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_12_/D   |
[03/10 21:22:21    623] |  -0.859|   -0.859| -887.851| -888.440|    58.38%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:23    625] |  -0.859|   -0.859| -886.054| -886.643|    58.40%|   0:00:02.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:22:23    625] |  -0.859|   -0.859| -885.520| -886.125|    58.41%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:22:24    626] |  -0.858|   -0.858| -885.313| -885.919|    58.41%|   0:00:01.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/10 21:22:24    626] |  -0.858|   -0.858| -884.779| -885.385|    58.42%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/10 21:22:24    627] |  -0.858|   -0.858| -884.760| -885.365|    58.42%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/10 21:22:26    628] |  -0.854|   -0.854| -883.713| -884.318|    58.46%|   0:00:02.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/10 21:22:28    630] |  -0.853|   -0.853| -880.977| -881.583|    58.49%|   0:00:02.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/10 21:22:30    632] |  -0.852|   -0.852| -879.511| -880.117|    58.51%|   0:00:02.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/10 21:22:33    635] |  -0.851|   -0.851| -878.655| -879.261|    58.52%|   0:00:03.0| 1329.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:35    637] |  -0.849|   -0.849| -877.842| -878.447|    58.53%|   0:00:02.0| 1329.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:36    638] |  -0.848|   -0.848| -877.044| -877.650|    58.55%|   0:00:01.0| 1329.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:22:40    642] |  -0.846|   -0.846| -876.502| -877.125|    58.57%|   0:00:04.0| 1330.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:22:41    643] |  -0.845|   -0.845| -875.649| -876.271|    58.58%|   0:00:01.0| 1330.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
[03/10 21:22:43    645] |  -0.843|   -0.843| -874.403| -875.025|    58.60%|   0:00:02.0| 1330.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:22:46    648] |  -0.842|   -0.842| -872.721| -873.360|    58.63%|   0:00:03.0| 1331.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:22:46    648] |  -0.842|   -0.842| -872.194| -872.834|    58.64%|   0:00:00.0| 1331.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:22:49    651] |  -0.840|   -0.840| -871.128| -871.786|    58.65%|   0:00:03.0| 1331.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:22:52    654] |  -0.839|   -0.839| -869.382| -870.039|    58.69%|   0:00:03.0| 1333.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:55    657] |  -0.838|   -0.838| -868.806| -869.463|    58.70%|   0:00:03.0| 1333.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:22:58    660] |  -0.837|   -0.837| -867.714| -868.371|    58.72%|   0:00:03.0| 1333.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:23:00    662] |  -0.836|   -0.836| -865.550| -866.207|    58.72%|   0:00:02.0| 1334.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:23:03    665] |  -0.834|   -0.834| -864.488| -865.160|    58.74%|   0:00:03.0| 1334.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_12_/D   |
[03/10 21:23:06    668] |  -0.833|   -0.833| -863.830| -864.502|    58.76%|   0:00:03.0| 1334.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:23:06    668] |  -0.832|   -0.832| -863.569| -864.242|    58.76%|   0:00:00.0| 1334.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:23:10    672] |  -0.831|   -0.831| -862.705| -863.394|    58.78%|   0:00:04.0| 1336.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:23:12    674] |  -0.830|   -0.830| -862.100| -862.794|    58.81%|   0:00:02.0| 1336.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:23:15    677] |  -0.830|   -0.830| -860.906| -861.599|    58.82%|   0:00:03.0| 1336.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:23:17    679] |  -0.829|   -0.829| -860.618| -861.312|    58.83%|   0:00:02.0| 1336.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:23:20    682] |  -0.828|   -0.828| -860.354| -861.048|    58.84%|   0:00:03.0| 1337.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/10 21:23:23    685] |  -0.827|   -0.827| -859.106| -859.800|    58.86%|   0:00:03.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:23:24    686] |  -0.826|   -0.826| -858.601| -859.312|    58.86%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:23:27    689] |  -0.826|   -0.826| -857.462| -858.173|    58.88%|   0:00:03.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:23:29    692] |  -0.826|   -0.826| -857.325| -858.036|    58.88%|   0:00:02.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:23:31    693] |  -0.824|   -0.824| -855.538| -856.249|    58.98%|   0:00:02.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:23:32    694] |  -0.823|   -0.823| -855.315| -856.026|    59.00%|   0:00:01.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:23:33    695] |  -0.822|   -0.822| -854.965| -855.676|    59.01%|   0:00:01.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_16_/D   |
[03/10 21:23:35    697] |  -0.822|   -0.822| -854.450| -855.166|    59.02%|   0:00:02.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/10 21:23:37    699] |  -0.822|   -0.822| -854.078| -854.793|    59.03%|   0:00:02.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/10 21:23:38    700] |  -0.820|   -0.820| -853.028| -853.744|    59.10%|   0:00:01.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/10 21:23:39    701] |  -0.818|   -0.818| -851.755| -852.471|    59.11%|   0:00:01.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:23:42    704] |  -0.818|   -0.818| -850.132| -850.848|    59.13%|   0:00:03.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:23:43    705] |  -0.817|   -0.817| -849.259| -849.975|    59.14%|   0:00:01.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/10 21:23:45    707] |  -0.816|   -0.816| -848.496| -849.229|    59.15%|   0:00:02.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:23:47    709] |  -0.816|   -0.816| -848.414| -849.147|    59.17%|   0:00:02.0| 1340.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:23:48    710] |  -0.815|   -0.815| -847.923| -848.656|    59.17%|   0:00:01.0| 1340.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:23:52    714] |  -0.816|   -0.816| -846.768| -847.518|    59.17%|   0:00:04.0| 1340.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:23:52    714] |  -0.814|   -0.814| -846.644| -847.393|    59.17%|   0:00:00.0| 1340.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:23:55    717] |  -0.813|   -0.813| -846.158| -846.908|    59.18%|   0:00:03.0| 1341.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:23:59    721] |  -0.812|   -0.812| -845.017| -845.784|    59.18%|   0:00:04.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:24:04    726] |  -0.812|   -0.812| -844.143| -844.909|    59.18%|   0:00:05.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:24:04    726] |  -0.811|   -0.811| -844.117| -844.883|    59.18%|   0:00:00.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:24:09    731] |  -0.810|   -0.810| -843.247| -844.013|    59.19%|   0:00:05.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/10 21:24:13    735] |  -0.809|   -0.809| -841.974| -842.744|    59.20%|   0:00:04.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:24:16    738] |  -0.809|   -0.809| -841.214| -841.990|    59.22%|   0:00:03.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:24:17    739] |  -0.809|   -0.809| -841.132| -841.908|    59.22%|   0:00:01.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:24:18    740] |  -0.808|   -0.808| -839.699| -840.475|    59.33%|   0:00:01.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:24:19    741] |  -0.807|   -0.807| -839.076| -839.852|    59.34%|   0:00:01.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/10 21:24:23    745] |  -0.806|   -0.806| -838.356| -839.132|    59.35%|   0:00:04.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:24:25    747] |  -0.806|   -0.806| -838.034| -838.810|    59.35%|   0:00:02.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:24:26    748] |  -0.806|   -0.806| -837.895| -838.671|    59.35%|   0:00:01.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:24:26    749] |  -0.805|   -0.805| -837.151| -837.927|    59.44%|   0:00:00.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:24:28    750] |  -0.804|   -0.804| -836.595| -837.405|    59.46%|   0:00:02.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:24:33    755] |  -0.804|   -0.804| -836.219| -837.029|    59.47%|   0:00:05.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:24:34    756] |  -0.804|   -0.804| -835.973| -836.783|    59.48%|   0:00:01.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:24:35    757] |  -0.803|   -0.803| -835.497| -836.323|    59.55%|   0:00:01.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:24:38    760] |  -0.803|   -0.803| -835.255| -836.082|    59.57%|   0:00:03.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:24:38    761] |  -0.803|   -0.803| -835.245| -836.072|    59.57%|   0:00:00.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:24:39    761] |  -0.802|   -0.802| -834.439| -835.266|    59.61%|   0:00:01.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:24:42    764] |  -0.801|   -0.801| -833.837| -834.664|    59.62%|   0:00:03.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/10 21:24:46    769] |  -0.801|   -0.801| -832.655| -833.499|    59.63%|   0:00:04.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/10 21:24:48    770] |  -0.800|   -0.800| -832.523| -833.384|    59.64%|   0:00:02.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:24:52    774] |  -0.800|   -0.800| -831.641| -832.502|    59.65%|   0:00:04.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:24:53    775] |  -0.799|   -0.799| -830.838| -831.698|    59.73%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:24:56    778] |  -0.798|   -0.798| -830.480| -831.375|    59.75%|   0:00:03.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/10 21:25:03    785] |  -0.797|   -0.797| -829.452| -830.346|    59.77%|   0:00:07.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/10 21:25:04    786] |  -0.797|   -0.797| -829.327| -830.238|    59.77%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/10 21:25:04    786] |  -0.797|   -0.797| -829.320| -830.231|    59.77%|   0:00:00.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/10 21:25:05    787] |  -0.797|   -0.797| -829.319| -830.230|    59.78%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/10 21:25:06    788] |  -0.796|   -0.796| -829.074| -829.986|    59.85%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:25:11    793] |  -0.796|   -0.796| -827.947| -828.886|    59.87%|   0:00:05.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:25:12    794] |  -0.796|   -0.796| -827.938| -828.877|    59.87%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:25:12    794] |  -0.796|   -0.796| -827.906| -828.846|    59.87%|   0:00:00.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:25:13    795] |  -0.795|   -0.795| -827.387| -828.326|    59.93%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
[03/10 21:25:17    799] |  -0.795|   -0.795| -826.793| -827.736|    59.94%|   0:00:04.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:25:23    805] |  -0.794|   -0.794| -825.962| -826.922|    59.95%|   0:00:06.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:25:26    808] |  -0.794|   -0.794| -825.794| -826.754|    59.95%|   0:00:03.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:25:27    809] |  -0.794|   -0.794| -825.732| -826.692|    59.96%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:25:28    810] |  -0.794|   -0.794| -825.242| -826.219|    60.04%|   0:00:01.0| 1343.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:25:28    810] |  -0.793|   -0.793| -825.143| -826.120|    60.06%|   0:00:00.0| 1343.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:25:31    813] |  -0.792|   -0.792| -824.917| -825.911|    60.07%|   0:00:03.0| 1343.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:25:33    815] |  -0.792|   -0.792| -824.005| -824.999|    60.08%|   0:00:02.0| 1344.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:25:34    816] |  -0.791|   -0.791| -823.818| -824.812|    60.12%|   0:00:01.0| 1344.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/10 21:25:43    825] |  -0.791|   -0.791| -822.910| -823.904|    60.14%|   0:00:09.0| 1345.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:25:44    826] |  -0.791|   -0.791| -822.443| -823.437|    60.15%|   0:00:01.0| 1345.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:25:45    827] |  -0.791|   -0.791| -822.097| -823.091|    60.23%|   0:00:01.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:25:45    827] |  -0.791|   -0.791| -821.599| -822.593|    60.25%|   0:00:00.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:25:48    830] |  -0.790|   -0.790| -821.477| -822.471|    60.29%|   0:00:03.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:25:55    837] |  -0.791|   -0.791| -821.343| -822.337|    60.39%|   0:00:07.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/10 21:25:56    838] |  -0.790|   -0.790| -821.063| -822.057|    60.39%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:25:57    839] |  -0.790|   -0.790| -820.849| -821.843|    60.40%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:25:58    840] |  -0.790|   -0.790| -820.837| -821.831|    60.40%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:25:58    840] |  -0.790|   -0.790| -820.713| -821.707|    60.41%|   0:00:00.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:26:00    842] |  -0.790|   -0.790| -820.755| -821.749|    60.43%|   0:00:02.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:26:00    842] |  -0.790|   -0.790| -820.752| -821.745|    60.44%|   0:00:00.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:26:00    842] |  -0.790|   -0.790| -820.751| -821.745|    60.44%|   0:00:00.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:26:00    842] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:26:00    842] 
[03/10 21:26:00    842] *** Finish Core Optimize Step (cpu=0:04:27 real=0:04:27 mem=1348.5M) ***
[03/10 21:26:00    842] Active Path Group: default 
[03/10 21:26:00    842] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:26:00    842] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:26:00    842] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:26:00    842] |  -0.055|   -0.790|  -0.994| -821.745|    60.44%|   0:00:00.0| 1348.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_107_/D                     |
[03/10 21:26:01    843] |   0.003|   -0.790|   0.000| -820.752|    60.45%|   0:00:01.0| 1367.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_92_/D                      |
[03/10 21:26:01    843] |   0.008|   -0.790|   0.000| -820.752|    60.45%|   0:00:00.0| 1367.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_99_/D                      |
[03/10 21:26:01    843] |   0.016|   -0.790|   0.000| -820.752|    60.45%|   0:00:00.0| 1367.6M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/cnt_q_r |
[03/10 21:26:01    843] |        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
[03/10 21:26:01    843] |   0.016|   -0.790|   0.000| -820.751|    60.45%|   0:00:00.0| 1367.6M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/cnt_q_r |
[03/10 21:26:01    843] |        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
[03/10 21:26:01    843] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:26:01    843] 
[03/10 21:26:01    843] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1367.6M) ***
[03/10 21:26:01    843] 
[03/10 21:26:01    843] *** Finished Optimize Step Cumulative (cpu=0:04:28 real=0:04:28 mem=1367.6M) ***
[03/10 21:26:01    843] ** GigaOpt Optimizer WNS Slack -0.790 TNS Slack -820.751 Density 60.45
[03/10 21:26:01    843] Placement Snapshot: Density distribution:
[03/10 21:26:01    843] [1.00 -  +++]: 14 (2.43%)
[03/10 21:26:01    843] [0.95 - 1.00]: 2 (0.35%)
[03/10 21:26:01    843] [0.90 - 0.95]: 5 (0.87%)
[03/10 21:26:01    843] [0.85 - 0.90]: 6 (1.04%)
[03/10 21:26:01    843] [0.80 - 0.85]: 10 (1.74%)
[03/10 21:26:01    843] [0.75 - 0.80]: 6 (1.04%)
[03/10 21:26:01    843] [0.70 - 0.75]: 16 (2.78%)
[03/10 21:26:01    843] [0.65 - 0.70]: 20 (3.47%)
[03/10 21:26:01    843] [0.60 - 0.65]: 29 (5.03%)
[03/10 21:26:01    843] [0.55 - 0.60]: 45 (7.81%)
[03/10 21:26:01    843] [0.50 - 0.55]: 46 (7.99%)
[03/10 21:26:01    843] [0.45 - 0.50]: 48 (8.33%)
[03/10 21:26:01    843] [0.40 - 0.45]: 66 (11.46%)
[03/10 21:26:01    843] [0.35 - 0.40]: 45 (7.81%)
[03/10 21:26:01    843] [0.30 - 0.35]: 61 (10.59%)
[03/10 21:26:01    843] [0.25 - 0.30]: 51 (8.85%)
[03/10 21:26:01    843] [0.20 - 0.25]: 53 (9.20%)
[03/10 21:26:01    843] [0.15 - 0.20]: 37 (6.42%)
[03/10 21:26:01    843] [0.10 - 0.15]: 10 (1.74%)
[03/10 21:26:01    843] [0.05 - 0.10]: 5 (0.87%)
[03/10 21:26:01    843] [0.00 - 0.05]: 1 (0.17%)
[03/10 21:26:01    843] Begin: Area Reclaim Optimization
[03/10 21:26:01    843] Reclaim Optimization WNS Slack -0.790  TNS Slack -820.751 Density 60.45
[03/10 21:26:01    843] +----------+---------+--------+--------+------------+--------+
[03/10 21:26:01    843] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 21:26:01    843] +----------+---------+--------+--------+------------+--------+
[03/10 21:26:01    843] |    60.45%|        -|  -0.790|-820.751|   0:00:00.0| 1367.6M|
[03/10 21:26:03    845] |    60.31%|       68|  -0.790|-820.462|   0:00:02.0| 1367.6M|
[03/10 21:26:07    849] |    60.10%|      388|  -0.790|-821.159|   0:00:04.0| 1367.6M|
[03/10 21:26:07    849] |    60.10%|        2|  -0.790|-821.159|   0:00:00.0| 1367.6M|
[03/10 21:26:07    850] |    60.10%|        0|  -0.790|-821.159|   0:00:00.0| 1367.6M|
[03/10 21:26:07    850] +----------+---------+--------+--------+------------+--------+
[03/10 21:26:07    850] Reclaim Optimization End WNS Slack -0.790  TNS Slack -821.159 Density 60.10
[03/10 21:26:07    850] 
[03/10 21:26:07    850] ** Summary: Restruct = 0 Buffer Deletion = 49 Declone = 20 Resize = 347 **
[03/10 21:26:07    850] --------------------------------------------------------------
[03/10 21:26:07    850] |                                   | Total     | Sequential |
[03/10 21:26:07    850] --------------------------------------------------------------
[03/10 21:26:07    850] | Num insts resized                 |     345  |       0    |
[03/10 21:26:07    850] | Num insts undone                  |      43  |       0    |
[03/10 21:26:07    850] | Num insts Downsized               |     345  |       0    |
[03/10 21:26:07    850] | Num insts Samesized               |       0  |       0    |
[03/10 21:26:07    850] | Num insts Upsized                 |       0  |       0    |
[03/10 21:26:07    850] | Num multiple commits+uncommits    |       2  |       -    |
[03/10 21:26:07    850] --------------------------------------------------------------
[03/10 21:26:07    850] **** Begin NDR-Layer Usage Statistics ****
[03/10 21:26:07    850] Layer 7 has 346 constrained nets 
[03/10 21:26:07    850] **** End NDR-Layer Usage Statistics ****
[03/10 21:26:07    850] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.3) (real = 0:00:06.0) **
[03/10 21:26:07    850] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1348.54M, totSessionCpu=0:14:10).
[03/10 21:26:07    850] Placement Snapshot: Density distribution:
[03/10 21:26:07    850] [1.00 -  +++]: 14 (2.43%)
[03/10 21:26:07    850] [0.95 - 1.00]: 2 (0.35%)
[03/10 21:26:07    850] [0.90 - 0.95]: 5 (0.87%)
[03/10 21:26:07    850] [0.85 - 0.90]: 6 (1.04%)
[03/10 21:26:07    850] [0.80 - 0.85]: 10 (1.74%)
[03/10 21:26:07    850] [0.75 - 0.80]: 7 (1.22%)
[03/10 21:26:07    850] [0.70 - 0.75]: 17 (2.95%)
[03/10 21:26:07    850] [0.65 - 0.70]: 18 (3.12%)
[03/10 21:26:07    850] [0.60 - 0.65]: 30 (5.21%)
[03/10 21:26:07    850] [0.55 - 0.60]: 46 (7.99%)
[03/10 21:26:07    850] [0.50 - 0.55]: 44 (7.64%)
[03/10 21:26:07    850] [0.45 - 0.50]: 50 (8.68%)
[03/10 21:26:07    850] [0.40 - 0.45]: 64 (11.11%)
[03/10 21:26:07    850] [0.35 - 0.40]: 52 (9.03%)
[03/10 21:26:07    850] [0.30 - 0.35]: 57 (9.90%)
[03/10 21:26:07    850] [0.25 - 0.30]: 53 (9.20%)
[03/10 21:26:07    850] [0.20 - 0.25]: 57 (9.90%)
[03/10 21:26:07    850] [0.15 - 0.20]: 33 (5.73%)
[03/10 21:26:07    850] [0.10 - 0.15]: 7 (1.22%)
[03/10 21:26:07    850] [0.05 - 0.10]: 4 (0.69%)
[03/10 21:26:07    850] [0.00 - 0.05]: 0 (0.00%)
[03/10 21:26:08    850] *** Starting refinePlace (0:14:10 mem=1380.6M) ***
[03/10 21:26:08    850] Total net bbox length = 4.283e+05 (1.905e+05 2.378e+05) (ext = 1.900e+04)
[03/10 21:26:08    850] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:26:08    850] default core: bins with density >  0.75 = 25.6 % ( 160 / 625 )
[03/10 21:26:08    850] Density distribution unevenness ratio = 13.558%
[03/10 21:26:08    850] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1380.6MB) @(0:14:10 - 0:14:10).
[03/10 21:26:08    850] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:26:08    850] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1380.6MB
[03/10 21:26:08    850] Starting refinePlace ...
[03/10 21:26:08    850] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:26:08    850] default core: bins with density >  0.75 = 25.4 % ( 159 / 625 )
[03/10 21:26:08    850] Density distribution unevenness ratio = 13.510%
[03/10 21:26:08    850]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 21:26:08    850] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1383.8MB) @(0:14:10 - 0:14:11).
[03/10 21:26:08    850] Move report: preRPlace moves 5307 insts, mean move: 0.82 um, max move: 5.80 um
[03/10 21:26:08    850] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_1590_0): (236.60, 429.40) --> (240.60, 427.60)
[03/10 21:26:08    850] 	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
[03/10 21:26:08    850] Move report: Detail placement moves 5307 insts, mean move: 0.82 um, max move: 5.80 um
[03/10 21:26:08    850] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_1590_0): (236.60, 429.40) --> (240.60, 427.60)
[03/10 21:26:08    850] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1383.8MB
[03/10 21:26:08    850] Statistics of distance of Instance movement in refine placement:
[03/10 21:26:08    850]   maximum (X+Y) =         5.80 um
[03/10 21:26:08    850]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_1590_0) with max move: (236.6, 429.4) -> (240.6, 427.6)
[03/10 21:26:08    850]   mean    (X+Y) =         0.82 um
[03/10 21:26:08    850] Summary Report:
[03/10 21:26:08    850] Instances move: 5307 (out of 24942 movable)
[03/10 21:26:08    850] Mean displacement: 0.82 um
[03/10 21:26:08    850] Max displacement: 5.80 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_1590_0) (236.6, 429.4) -> (240.6, 427.6)
[03/10 21:26:08    850] 	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
[03/10 21:26:08    850] Total instances moved : 5307
[03/10 21:26:08    850] Total net bbox length = 4.308e+05 (1.921e+05 2.387e+05) (ext = 1.900e+04)
[03/10 21:26:08    850] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1383.8MB
[03/10 21:26:08    850] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1383.8MB) @(0:14:10 - 0:14:11).
[03/10 21:26:08    850] *** Finished refinePlace (0:14:11 mem=1383.8M) ***
[03/10 21:26:08    850] Finished re-routing un-routed nets (0:00:00.0 1383.8M)
[03/10 21:26:08    850] 
[03/10 21:26:08    851] 
[03/10 21:26:08    851] Density : 0.6010
[03/10 21:26:08    851] Max route overflow : 0.0000
[03/10 21:26:08    851] 
[03/10 21:26:09    851] 
[03/10 21:26:09    851] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:02.0 mem=1383.8M) ***
[03/10 21:26:09    851] ** GigaOpt Optimizer WNS Slack -0.790 TNS Slack -821.159 Density 60.10
[03/10 21:26:09    851] Optimizer WNS Pass 1
[03/10 21:26:09    851] Active Path Group: reg2reg  
[03/10 21:26:09    851] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:26:09    851] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:26:09    851] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:26:09    851] |  -0.790|   -0.790|-821.159| -821.159|    60.10%|   0:00:00.0| 1383.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:26:44    886] |  -0.788|   -0.788|-819.808| -819.808|    60.14%|   0:00:35.0| 1385.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:27:12    914] |  -0.788|   -0.788|-819.021| -819.021|    60.17%|   0:00:28.0| 1385.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:27:18    920] |  -0.788|   -0.788|-818.476| -818.476|    60.18%|   0:00:06.0| 1385.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:27:18    920] |  -0.788|   -0.788|-818.459| -818.459|    60.18%|   0:00:00.0| 1385.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:27:20    922] |  -0.784|   -0.784|-817.317| -817.317|    60.24%|   0:00:02.0| 1385.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:27:58    961] |  -0.784|   -0.784|-816.302| -816.302|    60.27%|   0:00:38.0| 1395.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:28:01    963] |  -0.784|   -0.784|-815.892| -815.892|    60.29%|   0:00:03.0| 1395.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:28:03    965] |  -0.783|   -0.783|-814.258| -814.258|    60.44%|   0:00:02.0| 1395.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:14    976] |  -0.783|   -0.783|-813.728| -813.728|    60.45%|   0:00:11.0| 1396.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:15    977] |  -0.783|   -0.783|-813.602| -813.602|    60.45%|   0:00:01.0| 1396.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:17    979] |  -0.782|   -0.782|-813.107| -813.107|    60.51%|   0:00:02.0| 1396.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:19    981] |  -0.782|   -0.782|-812.880| -812.880|    60.53%|   0:00:02.0| 1396.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:39   1001] |  -0.782|   -0.782|-813.009| -813.009|    60.59%|   0:00:20.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:44   1006] |  -0.782|   -0.782|-812.947| -812.947|    60.62%|   0:00:05.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:45   1007] |  -0.782|   -0.782|-812.935| -812.935|    60.63%|   0:00:01.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:46   1008] |  -0.782|   -0.782|-812.875| -812.875|    60.64%|   0:00:01.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:46   1009] |  -0.782|   -0.782|-812.705| -812.705|    60.65%|   0:00:00.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:50   1012] |  -0.782|   -0.782|-812.639| -812.639|    60.67%|   0:00:04.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:54   1016] |  -0.782|   -0.782|-812.372| -812.372|    60.70%|   0:00:04.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:55   1017] |  -0.782|   -0.782|-812.314| -812.314|    60.71%|   0:00:01.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:56   1018] |  -0.782|   -0.782|-812.269| -812.269|    60.71%|   0:00:01.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:56   1018] |  -0.782|   -0.782|-812.265| -812.265|    60.71%|   0:00:00.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:57   1019] |  -0.782|   -0.782|-812.257| -812.257|    60.72%|   0:00:01.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:58   1020] |  -0.782|   -0.782|-812.250| -812.250|    60.72%|   0:00:01.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:58   1020] |  -0.782|   -0.782|-812.250| -812.250|    60.72%|   0:00:00.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:28:58   1020] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:28:58   1020] 
[03/10 21:28:58   1020] *** Finish Core Optimize Step (cpu=0:02:49 real=0:02:49 mem=1398.1M) ***
[03/10 21:28:58   1020] Active Path Group: default 
[03/10 21:28:58   1020] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:28:58   1020] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:28:58   1020] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:28:58   1020] |   0.011|   -0.782|   0.000| -812.250|    60.72%|   0:00:00.0| 1398.1M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/10 21:28:58   1020] |        |         |        |         |          |            |        |          |         | _reg_36_/D                                         |
[03/10 21:28:58   1020] |   0.020|   -0.782|   0.000| -812.250|    60.72%|   0:00:00.0| 1398.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_32_/D                      |
[03/10 21:28:58   1020] |   0.020|   -0.782|   0.000| -812.250|    60.72%|   0:00:00.0| 1398.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_32_/D                      |
[03/10 21:28:58   1020] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:28:58   1020] 
[03/10 21:28:58   1020] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1398.1M) ***
[03/10 21:28:58   1020] 
[03/10 21:28:58   1020] *** Finished Optimize Step Cumulative (cpu=0:02:49 real=0:02:49 mem=1398.1M) ***
[03/10 21:28:58   1020] ** GigaOpt Optimizer WNS Slack -0.782 TNS Slack -812.250 Density 60.72
[03/10 21:28:58   1020] Placement Snapshot: Density distribution:
[03/10 21:28:58   1020] [1.00 -  +++]: 14 (2.43%)
[03/10 21:28:58   1020] [0.95 - 1.00]: 2 (0.35%)
[03/10 21:28:58   1020] [0.90 - 0.95]: 4 (0.69%)
[03/10 21:28:58   1020] [0.85 - 0.90]: 8 (1.39%)
[03/10 21:28:58   1020] [0.80 - 0.85]: 10 (1.74%)
[03/10 21:28:58   1020] [0.75 - 0.80]: 6 (1.04%)
[03/10 21:28:58   1020] [0.70 - 0.75]: 14 (2.43%)
[03/10 21:28:58   1020] [0.65 - 0.70]: 20 (3.47%)
[03/10 21:28:58   1020] [0.60 - 0.65]: 28 (4.86%)
[03/10 21:28:58   1020] [0.55 - 0.60]: 46 (7.99%)
[03/10 21:28:58   1020] [0.50 - 0.55]: 47 (8.16%)
[03/10 21:28:58   1020] [0.45 - 0.50]: 49 (8.51%)
[03/10 21:28:58   1020] [0.40 - 0.45]: 59 (10.24%)
[03/10 21:28:58   1020] [0.35 - 0.40]: 54 (9.38%)
[03/10 21:28:58   1020] [0.30 - 0.35]: 48 (8.33%)
[03/10 21:28:58   1020] [0.25 - 0.30]: 51 (8.85%)
[03/10 21:28:58   1020] [0.20 - 0.25]: 69 (11.98%)
[03/10 21:28:58   1020] [0.15 - 0.20]: 26 (4.51%)
[03/10 21:28:58   1020] [0.10 - 0.15]: 13 (2.26%)
[03/10 21:28:58   1020] [0.05 - 0.10]: 7 (1.22%)
[03/10 21:28:58   1020] [0.00 - 0.05]: 1 (0.17%)
[03/10 21:28:58   1020] Begin: Area Reclaim Optimization
[03/10 21:28:58   1020] Reclaim Optimization WNS Slack -0.782  TNS Slack -812.250 Density 60.72
[03/10 21:28:58   1020] +----------+---------+--------+--------+------------+--------+
[03/10 21:28:58   1020] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 21:28:58   1020] +----------+---------+--------+--------+------------+--------+
[03/10 21:28:58   1020] |    60.72%|        -|  -0.782|-812.250|   0:00:00.0| 1398.1M|
[03/10 21:28:59   1021] |    60.72%|        8|  -0.782|-812.342|   0:00:01.0| 1398.1M|
[03/10 21:29:03   1025] |    60.59%|      261|  -0.779|-811.634|   0:00:04.0| 1398.1M|
[03/10 21:29:03   1025] |    60.58%|        1|  -0.779|-811.634|   0:00:00.0| 1398.1M|
[03/10 21:29:03   1025] |    60.58%|        0|  -0.779|-811.634|   0:00:00.0| 1398.1M|
[03/10 21:29:03   1025] +----------+---------+--------+--------+------------+--------+
[03/10 21:29:03   1025] Reclaim Optimization End WNS Slack -0.779  TNS Slack -811.634 Density 60.58
[03/10 21:29:03   1025] 
[03/10 21:29:03   1025] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 7 Resize = 215 **
[03/10 21:29:03   1025] --------------------------------------------------------------
[03/10 21:29:03   1025] |                                   | Total     | Sequential |
[03/10 21:29:03   1025] --------------------------------------------------------------
[03/10 21:29:03   1025] | Num insts resized                 |     214  |       0    |
[03/10 21:29:03   1025] | Num insts undone                  |      47  |       0    |
[03/10 21:29:03   1025] | Num insts Downsized               |     214  |       0    |
[03/10 21:29:03   1025] | Num insts Samesized               |       0  |       0    |
[03/10 21:29:03   1025] | Num insts Upsized                 |       0  |       0    |
[03/10 21:29:03   1025] | Num multiple commits+uncommits    |       1  |       -    |
[03/10 21:29:03   1025] --------------------------------------------------------------
[03/10 21:29:03   1025] **** Begin NDR-Layer Usage Statistics ****
[03/10 21:29:03   1025] Layer 7 has 362 constrained nets 
[03/10 21:29:03   1025] **** End NDR-Layer Usage Statistics ****
[03/10 21:29:03   1025] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.0) (real = 0:00:05.0) **
[03/10 21:29:03   1025] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1398.13M, totSessionCpu=0:17:06).
[03/10 21:29:03   1025] Placement Snapshot: Density distribution:
[03/10 21:29:03   1025] [1.00 -  +++]: 14 (2.43%)
[03/10 21:29:03   1025] [0.95 - 1.00]: 2 (0.35%)
[03/10 21:29:03   1025] [0.90 - 0.95]: 4 (0.69%)
[03/10 21:29:03   1025] [0.85 - 0.90]: 8 (1.39%)
[03/10 21:29:03   1025] [0.80 - 0.85]: 9 (1.56%)
[03/10 21:29:03   1025] [0.75 - 0.80]: 7 (1.22%)
[03/10 21:29:03   1025] [0.70 - 0.75]: 14 (2.43%)
[03/10 21:29:03   1025] [0.65 - 0.70]: 20 (3.47%)
[03/10 21:29:03   1025] [0.60 - 0.65]: 28 (4.86%)
[03/10 21:29:03   1025] [0.55 - 0.60]: 47 (8.16%)
[03/10 21:29:03   1025] [0.50 - 0.55]: 47 (8.16%)
[03/10 21:29:03   1025] [0.45 - 0.50]: 48 (8.33%)
[03/10 21:29:03   1025] [0.40 - 0.45]: 59 (10.24%)
[03/10 21:29:03   1025] [0.35 - 0.40]: 56 (9.72%)
[03/10 21:29:03   1025] [0.30 - 0.35]: 46 (7.99%)
[03/10 21:29:03   1025] [0.25 - 0.30]: 52 (9.03%)
[03/10 21:29:03   1025] [0.20 - 0.25]: 70 (12.15%)
[03/10 21:29:03   1025] [0.15 - 0.20]: 26 (4.51%)
[03/10 21:29:03   1025] [0.10 - 0.15]: 14 (2.43%)
[03/10 21:29:03   1025] [0.05 - 0.10]: 5 (0.87%)
[03/10 21:29:03   1025] [0.00 - 0.05]: 0 (0.00%)
[03/10 21:29:03   1025] *** Starting refinePlace (0:17:06 mem=1398.1M) ***
[03/10 21:29:03   1025] Total net bbox length = 4.327e+05 (1.934e+05 2.393e+05) (ext = 1.900e+04)
[03/10 21:29:03   1025] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:29:03   1025] default core: bins with density >  0.75 = 27.7 % ( 173 / 625 )
[03/10 21:29:03   1025] Density distribution unevenness ratio = 13.685%
[03/10 21:29:03   1025] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1398.1MB) @(0:17:06 - 0:17:06).
[03/10 21:29:03   1025] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:29:03   1025] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1398.1MB
[03/10 21:29:03   1025] Starting refinePlace ...
[03/10 21:29:03   1025] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:29:03   1025] default core: bins with density >  0.75 = 27.4 % ( 171 / 625 )
[03/10 21:29:03   1025] Density distribution unevenness ratio = 13.642%
[03/10 21:29:04   1026]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 21:29:04   1026] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1403.4MB) @(0:17:06 - 0:17:06).
[03/10 21:29:04   1026] Move report: preRPlace moves 2340 insts, mean move: 0.75 um, max move: 4.60 um
[03/10 21:29:04   1026] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3109_0): (367.20, 265.60) --> (370.00, 267.40)
[03/10 21:29:04   1026] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/10 21:29:04   1026] Move report: Detail placement moves 2340 insts, mean move: 0.75 um, max move: 4.60 um
[03/10 21:29:04   1026] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3109_0): (367.20, 265.60) --> (370.00, 267.40)
[03/10 21:29:04   1026] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1403.4MB
[03/10 21:29:04   1026] Statistics of distance of Instance movement in refine placement:
[03/10 21:29:04   1026]   maximum (X+Y) =         4.60 um
[03/10 21:29:04   1026]   inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3109_0) with max move: (367.2, 265.6) -> (370, 267.4)
[03/10 21:29:04   1026]   mean    (X+Y) =         0.75 um
[03/10 21:29:04   1026] Summary Report:
[03/10 21:29:04   1026] Instances move: 2340 (out of 25239 movable)
[03/10 21:29:04   1026] Mean displacement: 0.75 um
[03/10 21:29:04   1026] Max displacement: 4.60 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3109_0) (367.2, 265.6) -> (370, 267.4)
[03/10 21:29:04   1026] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/10 21:29:04   1026] Total instances moved : 2340
[03/10 21:29:04   1026] Total net bbox length = 4.338e+05 (1.942e+05 2.396e+05) (ext = 1.900e+04)
[03/10 21:29:04   1026] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1403.4MB
[03/10 21:29:04   1026] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1403.4MB) @(0:17:06 - 0:17:06).
[03/10 21:29:04   1026] *** Finished refinePlace (0:17:06 mem=1403.4M) ***
[03/10 21:29:04   1026] Finished re-routing un-routed nets (0:00:00.0 1403.4M)
[03/10 21:29:04   1026] 
[03/10 21:29:04   1026] 
[03/10 21:29:04   1026] Density : 0.6058
[03/10 21:29:04   1026] Max route overflow : 0.0000
[03/10 21:29:04   1026] 
[03/10 21:29:04   1026] 
[03/10 21:29:04   1026] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1403.4M) ***
[03/10 21:29:04   1026] ** GigaOpt Optimizer WNS Slack -0.779 TNS Slack -811.634 Density 60.58
[03/10 21:29:04   1026] Optimizer WNS Pass 2
[03/10 21:29:04   1026] Active Path Group: reg2reg  
[03/10 21:29:04   1026] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:29:04   1026] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:29:04   1026] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:29:04   1026] |  -0.779|   -0.779|-811.634| -811.634|    60.58%|   0:00:00.0| 1403.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:29:55   1077] |  -0.779|   -0.779|-810.859| -810.859|    60.64%|   0:00:51.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:30:06   1088] |  -0.779|   -0.779|-810.809| -810.809|    60.67%|   0:00:11.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:30:08   1090] |  -0.779|   -0.779|-810.481| -810.481|    60.68%|   0:00:02.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:30:09   1091] |  -0.779|   -0.779|-809.905| -809.905|    60.75%|   0:00:01.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:30:11   1093] |  -0.778|   -0.778|-809.556| -809.556|    60.78%|   0:00:02.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:30:23   1105] |  -0.778|   -0.778|-809.367| -809.367|    60.78%|   0:00:12.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:30:26   1108] |  -0.778|   -0.778|-809.219| -809.219|    60.78%|   0:00:03.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:30:27   1109] |  -0.777|   -0.777|-808.914| -808.914|    60.84%|   0:00:01.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:30:32   1114] |  -0.776|   -0.776|-808.506| -808.506|    60.87%|   0:00:05.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:30:39   1121] |  -0.776|   -0.776|-807.966| -807.966|    60.88%|   0:00:07.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:30:41   1123] |  -0.776|   -0.776|-807.949| -807.949|    60.88%|   0:00:02.0| 1399.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:31:11   1154] Analyzing useful skew in preCTS mode ...
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
[03/10 21:31:11   1154] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
[03/10 21:31:12   1154]  ** Useful skew failure reasons **
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:31:12   1154] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:33:19   1281] |  -0.769|   -0.769|-808.230| -810.969|    61.05%|   0:02:38.0| 1423.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:33:28   1290] |  -0.768|   -0.768|-806.636| -809.375|    61.09%|   0:00:09.0| 1423.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:33:32   1294] |  -0.768|   -0.768|-806.263| -809.003|    61.10%|   0:00:04.0| 1423.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:33:42   1304] |  -0.768|   -0.768|-805.986| -808.725|    61.11%|   0:00:10.0| 1423.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:33:46   1309] |  -0.768|   -0.768|-804.597| -807.336|    61.29%|   0:00:04.0| 1423.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:33:49   1311] |  -0.768|   -0.768|-804.526| -807.266|    61.32%|   0:00:03.0| 1423.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:33:49   1311] |  -0.768|   -0.768|-804.150| -806.889|    61.33%|   0:00:00.0| 1423.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:33:58   1320] |  -0.768|   -0.768|-804.134| -806.873|    61.34%|   0:00:09.0| 1423.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:34:02   1324] Analyzing useful skew in preCTS mode ...
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
[03/10 21:34:02   1324] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
[03/10 21:34:02   1324]  ** Useful skew failure reasons **
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324]  ** Useful skew failure reasons **
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324]  ** Useful skew failure reasons **
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:34:02   1324] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:35:19   1401] |  -0.762|   -0.762|-802.584| -806.917|    61.40%|   0:01:21.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:35:24   1406] |  -0.761|   -0.761|-801.258| -805.591|    61.43%|   0:00:05.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:35:35   1417] |  -0.760|   -0.760|-800.773| -805.106|    61.45%|   0:00:11.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:35:56   1438] |  -0.760|   -0.760|-799.383| -803.715|    61.47%|   0:00:21.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:35:59   1441] |  -0.760|   -0.760|-799.183| -803.516|    61.47%|   0:00:03.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:36:03   1445] |  -0.761|   -0.761|-798.068| -802.401|    61.67%|   0:00:04.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:36:06   1448] |  -0.761|   -0.761|-797.390| -801.723|    61.70%|   0:00:03.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:36:06   1448] |  -0.760|   -0.760|-797.278| -801.610|    61.70%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:36:12   1454] |  -0.760|   -0.760|-797.018| -801.350|    61.71%|   0:00:06.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:36:13   1455] |  -0.760|   -0.760|-796.987| -801.319|    61.71%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:36:14   1456] |  -0.758|   -0.758|-796.490| -800.823|    61.78%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:36:26   1469] |  -0.758|   -0.758|-794.791| -799.124|    61.78%|   0:00:12.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:36:32   1474] |  -0.758|   -0.758|-794.435| -798.768|    61.79%|   0:00:06.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:36:34   1477] |  -0.757|   -0.757|-793.971| -798.304|    61.89%|   0:00:02.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:36:37   1479] |  -0.757|   -0.757|-793.965| -798.298|    61.92%|   0:00:03.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:36:37   1480] |  -0.757|   -0.757|-793.806| -798.138|    61.92%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:36:38   1480] |  -0.757|   -0.757|-793.804| -798.136|    61.93%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:36:47   1489] |  -0.759|   -0.759|-793.773| -798.106|    61.95%|   0:00:09.0| 1455.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:36:50   1492] |  -0.760|   -0.760|-793.757| -798.090|    61.98%|   0:00:03.0| 1455.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:36:50   1493] Analyzing useful skew in preCTS mode ...
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
[03/10 21:36:51   1493] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
[03/10 21:36:51   1493]  ** Useful skew failure reasons **
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493]  ** Useful skew failure reasons **
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493]  ** Useful skew failure reasons **
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:36:51   1493] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:01   1503] |  -0.752|   -0.752|-794.182| -799.750|    62.02%|   0:00:11.0| 1455.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:37:03   1505] |  -0.752|   -0.752|-793.945| -799.513|    62.02%|   0:00:02.0| 1455.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:37:05   1507] |  -0.752|   -0.752|-793.757| -799.325|    62.17%|   0:00:02.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:37:14   1516] |  -0.752|   -0.752|-792.609| -798.177|    62.19%|   0:00:09.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:37:15   1517] |  -0.752|   -0.752|-792.534| -798.102|    62.19%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:37:15   1518] |  -0.751|   -0.751|-792.113| -797.681|    62.26%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:37:25   1527] |  -0.751|   -0.751|-791.765| -797.333|    62.27%|   0:00:10.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:37:26   1528] |  -0.751|   -0.751|-791.760| -797.328|    62.27%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:37:27   1529] |  -0.750|   -0.750|-791.549| -797.117|    62.34%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:37:34   1536] |  -0.750|   -0.750|-790.832| -796.400|    62.35%|   0:00:07.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:37:35   1537] |  -0.750|   -0.750|-790.811| -796.379|    62.35%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:37:36   1538] |  -0.749|   -0.749|-790.657| -796.225|    62.41%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:37:41   1543] |  -0.749|   -0.749|-789.445| -795.013|    62.48%|   0:00:05.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:37:41   1544] |  -0.749|   -0.749|-789.437| -795.005|    62.48%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:37:42   1544] |  -0.749|   -0.749|-789.388| -794.956|    62.48%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:37:43   1545] |  -0.749|   -0.749|-789.374| -794.942|    62.50%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:37:43   1545] |  -0.749|   -0.749|-789.307| -794.875|    62.50%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:37:44   1546] |  -0.749|   -0.749|-789.193| -794.761|    62.52%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:37:44   1546] |  -0.749|   -0.749|-789.173| -794.741|    62.53%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:37:44   1547] |  -0.749|   -0.749|-789.134| -794.702|    62.53%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:37:45   1547] Analyzing useful skew in preCTS mode ...
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
[03/10 21:37:45   1547] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
[03/10 21:37:45   1547]  ** Useful skew failure reasons **
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547]  ** Useful skew failure reasons **
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547]  ** Useful skew failure reasons **
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:45   1547] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:37:54   1556] |  -0.746|   -0.746|-791.339| -799.663|    62.54%|   0:00:10.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:37:54   1556] |  -0.746|   -0.746|-791.219| -799.543|    62.55%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:37:56   1558] |  -0.745|   -0.745|-790.720| -799.044|    62.65%|   0:00:02.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:38:03   1565] |  -0.745|   -0.745|-790.244| -798.567|    62.66%|   0:00:07.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:38:03   1566] |  -0.745|   -0.745|-790.229| -798.553|    62.66%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:38:04   1566] |  -0.745|   -0.745|-790.186| -798.510|    62.74%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:38:07   1569] |  -0.745|   -0.745|-789.702| -798.026|    62.77%|   0:00:03.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:38:07   1569] |  -0.745|   -0.745|-789.691| -798.015|    62.77%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:38:09   1571] Analyzing useful skew in preCTS mode ...
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
[03/10 21:38:09   1571] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
[03/10 21:38:09   1572]  ** Useful skew failure reasons **
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572]  ** Useful skew failure reasons **
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572]  ** Useful skew failure reasons **
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:09   1572] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:38:17   1579] |  -0.742|   -0.742|-791.625| -802.495|    62.81%|   0:00:10.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:38:17   1579] |  -0.742|   -0.742|-791.518| -802.388|    62.81%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:38:19   1581] |  -0.742|   -0.742|-791.227| -802.097|    62.90%|   0:00:02.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:38:21   1583] |  -0.742|   -0.742|-790.754| -801.624|    62.96%|   0:00:02.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:38:21   1584] |  -0.741|   -0.741|-790.415| -801.285|    62.96%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:38:25   1587] |  -0.741|   -0.741|-790.012| -800.883|    62.96%|   0:00:04.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/10 21:38:30   1592] |  -0.741|   -0.741|-789.741| -800.611|    62.97%|   0:00:05.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/10 21:38:30   1592] |  -0.741|   -0.741|-789.729| -800.599|    62.97%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/10 21:38:31   1593] |  -0.740|   -0.740|-789.206| -800.077|    63.03%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:38:40   1602] |  -0.740|   -0.740|-788.345| -799.215|    63.04%|   0:00:09.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:38:41   1603] |  -0.740|   -0.740|-788.078| -798.948|    63.04%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:38:43   1605] |  -0.739|   -0.739|-788.212| -799.083|    63.14%|   0:00:02.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:38:46   1608] |  -0.739|   -0.739|-787.313| -798.184|    63.21%|   0:00:03.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:38:47   1609] |  -0.738|   -0.738|-787.207| -798.077|    63.21%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:38:54   1616] |  -0.738|   -0.738|-786.887| -797.758|    63.23%|   0:00:07.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:38:55   1618] |  -0.738|   -0.738|-786.810| -797.681|    63.23%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:38:55   1618] |  -0.738|   -0.738|-786.801| -797.672|    63.23%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:39:03   1625] Analyzing useful skew in preCTS mode ...
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
[03/10 21:39:03   1625] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
[03/10 21:39:03   1625]  ** Useful skew failure reasons **
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625]  ** Useful skew failure reasons **
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625]  ** Useful skew failure reasons **
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:03   1625] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:20   1643] |  -0.733|   -0.733|-787.262| -801.246|    63.53%|   0:00:25.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:39:23   1645] |  -0.732|   -0.732|-786.859| -800.843|    63.54%|   0:00:03.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:39:25   1647] |  -0.732|   -0.732|-786.604| -800.588|    63.55%|   0:00:02.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:39:31   1653] |  -0.732|   -0.732|-786.330| -800.313|    63.87%|   0:00:06.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:39:31   1653] |  -0.732|   -0.732|-786.326| -800.310|    63.87%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:39:37   1659] Analyzing useful skew in preCTS mode ...
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
[03/10 21:39:37   1659] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
[03/10 21:39:37   1659]  ** Useful skew failure reasons **
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659]  ** Useful skew failure reasons **
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659]  ** Useful skew failure reasons **
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:37   1659] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:39:51   1673] |  -0.727|   -0.727|-786.010| -803.624|    64.02%|   0:00:20.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:39:52   1674] |  -0.727|   -0.727|-785.428| -803.042|    64.03%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:39:52   1674] |  -0.727|   -0.727|-785.418| -803.031|    64.03%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:39:55   1677] |  -0.727|   -0.727|-785.021| -802.635|    64.19%|   0:00:03.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:39:56   1679] |  -0.727|   -0.727|-784.786| -802.399|    64.26%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/10 21:39:57   1679] |  -0.727|   -0.727|-784.291| -801.904|    64.27%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/10 21:39:58   1680] |  -0.727|   -0.727|-784.028| -801.641|    64.27%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/10 21:39:58   1680] |  -0.727|   -0.727|-784.006| -801.619|    64.29%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/10 21:39:58   1680] |  -0.727|   -0.727|-784.003| -801.616|    64.30%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/10 21:40:02   1684] |  -0.728|   -0.728|-783.794| -801.407|    64.38%|   0:00:04.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/10 21:40:04   1686] Analyzing useful skew in preCTS mode ...
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
[03/10 21:40:04   1686] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
[03/10 21:40:04   1686]  ** Useful skew failure reasons **
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686]  ** Useful skew failure reasons **
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686]  ** Useful skew failure reasons **
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:04   1686] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:15   1697] |  -0.723|   -0.723|-782.898| -803.635|    64.44%|   0:00:13.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:40:16   1698] |  -0.723|   -0.723|-782.544| -803.281|    64.45%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:40:21   1703] |  -0.723|   -0.723|-783.026| -803.763|    64.67%|   0:00:05.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:40:21   1703] |  -0.723|   -0.723|-783.007| -803.744|    64.68%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:40:25   1707] |  -0.722|   -0.722|-782.520| -803.257|    64.75%|   0:00:04.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:40:32   1714] |  -0.722|   -0.722|-782.193| -802.929|    64.76%|   0:00:07.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:40:34   1716] |  -0.723|   -0.723|-782.135| -802.871|    64.84%|   0:00:02.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:40:34   1716] |  -0.723|   -0.723|-781.963| -802.699|    64.84%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:40:35   1717] |  -0.723|   -0.723|-781.583| -802.319|    64.87%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:40:35   1717] |  -0.723|   -0.723|-781.560| -802.297|    64.89%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:40:36   1718] Analyzing useful skew in preCTS mode ...
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
[03/10 21:40:36   1718] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
[03/10 21:40:36   1718]  ** Useful skew failure reasons **
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718]  ** Useful skew failure reasons **
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718]  ** Useful skew failure reasons **
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:36   1718] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:40:45   1728] |  -0.719|   -0.719|-780.456| -804.659|    64.89%|   0:00:10.0| 1440.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:40:46   1728] |  -0.719|   -0.719|-780.180| -804.383|    64.89%|   0:00:01.0| 1440.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:40:48   1730] |  -0.718|   -0.718|-779.943| -804.146|    65.02%|   0:00:02.0| 1440.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:40:56   1739] |  -0.718|   -0.718|-779.077| -803.280|    65.02%|   0:00:08.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:40:58   1740] |  -0.718|   -0.718|-779.072| -803.276|    65.02%|   0:00:02.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:40:59   1741] |  -0.718|   -0.718|-778.446| -802.649|    65.08%|   0:00:01.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:41:00   1742] |  -0.718|   -0.718|-778.396| -802.599|    65.10%|   0:00:01.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:41:05   1747] |  -0.720|   -0.720|-777.829| -802.033|    65.18%|   0:00:05.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:41:07   1749] Analyzing useful skew in preCTS mode ...
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
[03/10 21:41:07   1749] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
[03/10 21:41:07   1749]  ** Useful skew failure reasons **
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1749] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750]  ** Useful skew failure reasons **
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750]  ** Useful skew failure reasons **
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:07   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:41:16   1758] |  -0.715|   -0.715|-777.570| -804.365|    65.24%|   0:00:11.0| 1444.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/10 21:41:17   1759] |  -0.715|   -0.715|-777.451| -804.246|    65.24%|   0:00:01.0| 1444.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/10 21:41:19   1761] |  -0.714|   -0.714|-776.573| -803.367|    65.40%|   0:00:02.0| 1444.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:41:27   1770] |  -0.714|   -0.714|-776.429| -803.224|    65.41%|   0:00:08.0| 1443.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:41:28   1770] |  -0.714|   -0.714|-776.393| -803.187|    65.41%|   0:00:01.0| 1443.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:41:29   1772] |  -0.713|   -0.713|-775.843| -802.638|    65.50%|   0:00:01.0| 1443.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/10 21:41:38   1780] |  -0.713|   -0.713|-775.709| -802.504|    65.49%|   0:00:09.0| 1443.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/10 21:41:38   1780] |  -0.713|   -0.713|-775.685| -802.480|    65.48%|   0:00:00.0| 1443.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/10 21:41:39   1782] |  -0.712|   -0.712|-775.188| -801.982|    65.55%|   0:00:01.0| 1444.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/10 21:41:52   1794] |  -0.712|   -0.712|-774.296| -801.091|    65.54%|   0:00:13.0| 1444.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/10 21:41:54   1797] |  -0.712|   -0.712|-774.273| -801.068|    65.54%|   0:00:02.0| 1444.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/10 21:41:56   1798] |  -0.712|   -0.712|-773.862| -800.657|    65.62%|   0:00:02.0| 1444.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:41:58   1800] |  -0.712|   -0.712|-773.831| -800.626|    65.65%|   0:00:02.0| 1443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:42:02   1805] |  -0.713|   -0.713|-773.268| -800.062|    65.74%|   0:00:04.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:42:04   1806] |  -0.714|   -0.714|-773.251| -800.046|    65.78%|   0:00:02.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:42:04   1807] Analyzing useful skew in preCTS mode ...
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
[03/10 21:42:05   1807] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
[03/10 21:42:05   1807]  ** Useful skew failure reasons **
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807]  ** Useful skew failure reasons **
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807]  ** Useful skew failure reasons **
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:05   1807] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:17   1819] |  -0.710|   -0.710|-772.458| -802.042|    65.78%|   0:00:13.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:42:18   1820] |  -0.710|   -0.710|-772.256| -801.839|    65.78%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:42:20   1822] |  -0.710|   -0.710|-771.861| -801.444|    65.91%|   0:00:02.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:42:21   1823] |  -0.709|   -0.709|-771.749| -801.333|    65.93%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:42:24   1826] |  -0.709|   -0.709|-771.520| -801.103|    65.95%|   0:00:03.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:42:25   1827] |  -0.709|   -0.709|-771.464| -801.047|    65.95%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:42:26   1828] |  -0.709|   -0.709|-771.187| -800.771|    65.99%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:42:29   1831] |  -0.709|   -0.709|-770.695| -800.278|    66.07%|   0:00:02.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:42:32   1834] |  -0.709|   -0.709|-770.639| -800.222|    66.08%|   0:00:03.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:42:33   1835] |  -0.709|   -0.709|-770.409| -799.992|    66.10%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:42:33   1835] |  -0.709|   -0.709|-770.378| -799.961|    66.10%|   0:00:00.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:42:37   1839] |  -0.709|   -0.709|-770.339| -799.922|    66.21%|   0:00:04.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:42:38   1840] |  -0.709|   -0.709|-770.284| -799.867|    66.21%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:42:38   1840] Analyzing useful skew in preCTS mode ...
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
[03/10 21:42:38   1840] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
[03/10 21:42:38   1840]  ** Useful skew failure reasons **
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840]  ** Useful skew failure reasons **
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840]  ** Useful skew failure reasons **
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:38   1840] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:42:49   1851] |  -0.706|   -0.706|-770.222| -802.243|    66.21%|   0:00:11.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:42:50   1853] |  -0.706|   -0.706|-770.027| -802.047|    66.20%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:42:51   1853] |  -0.706|   -0.706|-770.016| -802.036|    66.20%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:42:52   1854] |  -0.706|   -0.706|-769.919| -801.939|    66.33%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:42:53   1855] |  -0.705|   -0.705|-769.634| -801.654|    66.37%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:42:54   1857] |  -0.705|   -0.705|-769.445| -801.465|    66.38%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:43:04   1866] |  -0.705|   -0.705|-768.812| -800.832|    66.58%|   0:00:10.0| 1448.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:43:08   1870] |  -0.707|   -0.707|-768.735| -800.755|    66.71%|   0:00:04.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:43:08   1871] Analyzing useful skew in preCTS mode ...
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
[03/10 21:43:09   1871] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
[03/10 21:43:09   1871]  ** Useful skew failure reasons **
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871]  ** Useful skew failure reasons **
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871]  ** Useful skew failure reasons **
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:09   1871] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:17   1879] |  -0.701|   -0.701|-769.079| -802.880|    66.70%|   0:00:09.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:43:17   1880] |  -0.701|   -0.701|-768.880| -802.681|    66.70%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:43:17   1880] |  -0.701|   -0.701|-768.880| -802.681|    66.70%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:43:19   1881] |  -0.701|   -0.701|-768.532| -802.334|    66.80%|   0:00:02.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:43:20   1882] |  -0.701|   -0.701|-768.396| -802.198|    66.83%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:43:20   1882] |  -0.701|   -0.701|-768.341| -802.142|    66.84%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:43:30   1892] |  -0.701|   -0.701|-767.953| -801.755|    66.83%|   0:00:10.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:43:31   1893] |  -0.701|   -0.701|-767.948| -801.750|    66.83%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:43:32   1894] |  -0.701|   -0.701|-767.640| -801.441|    66.86%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:43:32   1895] |  -0.700|   -0.700|-767.582| -801.384|    66.87%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:43:33   1895] |  -0.700|   -0.700|-767.401| -801.203|    66.88%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:43:35   1897] |  -0.700|   -0.700|-765.905| -799.707|    66.91%|   0:00:02.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:43:35   1897] |  -0.700|   -0.700|-765.891| -799.692|    66.94%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:43:35   1898] |  -0.700|   -0.700|-765.888| -799.689|    66.94%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:43:36   1898] Analyzing useful skew in preCTS mode ...
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
[03/10 21:43:36   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
[03/10 21:43:36   1898]  ** Useful skew failure reasons **
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898]  ** Useful skew failure reasons **
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898]  ** Useful skew failure reasons **
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:36   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:51   1913] |  -0.697|   -0.697|-765.195| -802.789|    66.93%|   0:00:16.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/10 21:43:52   1914] |  -0.697|   -0.697|-764.950| -802.544|    66.93%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/10 21:43:52   1914] |  -0.697|   -0.697|-764.943| -802.538|    66.93%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/10 21:43:54   1916] |  -0.700|   -0.700|-764.402| -801.997|    67.03%|   0:00:02.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/10 21:43:55   1917] |  -0.697|   -0.697|-764.231| -801.826|    67.05%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/10 21:43:55   1917] |  -0.697|   -0.697|-764.144| -801.739|    67.06%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:43:57   1920] |  -0.698|   -0.698|-763.489| -801.083|    67.10%|   0:00:02.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:43:58   1921] |  -0.698|   -0.698|-763.171| -800.766|    67.13%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:43:59   1921] |  -0.698|   -0.698|-763.107| -800.701|    67.13%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:43:59   1921] Analyzing useful skew in preCTS mode ...
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
[03/10 21:43:59   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
[03/10 21:43:59   1921]  ** Useful skew failure reasons **
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921]  ** Useful skew failure reasons **
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921]  ** Useful skew failure reasons **
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:43:59   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:12   1934] |  -0.695|   -0.695|-763.472| -804.204|    67.12%|   0:00:13.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:44:13   1935] |  -0.695|   -0.695|-763.455| -804.187|    67.12%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:44:14   1937] |  -0.695|   -0.695|-763.296| -804.027|    67.24%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/10 21:44:15   1938] |  -0.694|   -0.694|-762.836| -803.567|    67.28%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:44:16   1938] |  -0.694|   -0.694|-762.661| -803.392|    67.29%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:44:19   1941] |  -0.695|   -0.695|-762.433| -803.165|    67.37%|   0:00:03.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:44:21   1944] |  -0.695|   -0.695|-762.293| -803.025|    67.42%|   0:00:02.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:44:22   1944] Analyzing useful skew in preCTS mode ...
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
[03/10 21:44:22   1944] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
[03/10 21:44:22   1944]  ** Useful skew failure reasons **
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1944] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945]  ** Useful skew failure reasons **
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945]  ** Useful skew failure reasons **
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:22   1945] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:31   1953] |  -0.691|   -0.691|-762.245| -806.964|    67.42%|   0:00:10.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:44:33   1955] |  -0.691|   -0.691|-762.082| -806.801|    67.42%|   0:00:02.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:44:37   1959] |  -0.691|   -0.691|-761.942| -806.661|    67.42%|   0:00:04.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:44:39   1961] |  -0.691|   -0.691|-761.534| -806.253|    67.41%|   0:00:02.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:44:40   1963] |  -0.690|   -0.690|-761.007| -805.726|    67.49%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:44:43   1965] |  -0.690|   -0.690|-760.706| -805.425|    67.53%|   0:00:03.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:44:43   1966] |  -0.690|   -0.690|-760.413| -805.131|    67.54%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:44:47   1969] |  -0.689|   -0.689|-760.055| -804.774|    67.53%|   0:00:04.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:44:48   1970] |  -0.689|   -0.689|-759.902| -804.620|    67.53%|   0:00:01.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:44:50   1972] |  -0.689|   -0.689|-759.829| -804.548|    67.53%|   0:00:02.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:44:51   1973] |  -0.691|   -0.691|-759.720| -804.439|    67.60%|   0:00:01.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:44:52   1975] |  -0.690|   -0.690|-759.633| -804.352|    67.60%|   0:00:01.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:44:53   1975] |  -0.689|   -0.689|-759.591| -804.310|    67.60%|   0:00:01.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:44:57   1979] |  -0.690|   -0.690|-759.430| -804.149|    67.67%|   0:00:04.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:44:58   1980] |  -0.690|   -0.690|-759.086| -803.805|    67.70%|   0:00:01.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:44:58   1980] |  -0.690|   -0.690|-759.065| -803.783|    67.71%|   0:00:00.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:44:58   1980] Analyzing useful skew in preCTS mode ...
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
[03/10 21:44:58   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
[03/10 21:44:58   1980]  ** Useful skew failure reasons **
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980]  ** Useful skew failure reasons **
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980]  ** Useful skew failure reasons **
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:44:58   1980] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:09   1991] |  -0.686|   -0.686|-752.746| -800.960|    67.69%|   0:00:11.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:45:10   1992] |  -0.686|   -0.686|-752.559| -800.773|    67.68%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:45:10   1992] |  -0.686|   -0.686|-752.542| -800.756|    67.68%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:45:11   1993] |  -0.685|   -0.685|-752.226| -800.440|    67.76%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:45:13   1995] |  -0.685|   -0.685|-751.695| -799.909|    67.79%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:45:13   1995] |  -0.685|   -0.685|-751.652| -799.866|    67.80%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:45:14   1996] Analyzing useful skew in preCTS mode ...
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
[03/10 21:45:14   1996] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
[03/10 21:45:14   1996]  ** Useful skew failure reasons **
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996]  ** Useful skew failure reasons **
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1996] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997]  ** Useful skew failure reasons **
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:14   1997] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:29   2011] |  -0.682|   -0.682|-752.462| -803.884|    67.81%|   0:00:16.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:45:30   2012] |  -0.682|   -0.682|-752.074| -803.496|    67.81%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:45:30   2012] |  -0.682|   -0.682|-752.052| -803.474|    67.80%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:45:32   2014] |  -0.682|   -0.682|-751.842| -803.264|    67.90%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:45:33   2015] |  -0.682|   -0.682|-751.220| -802.642|    67.93%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:45:33   2015] |  -0.682|   -0.682|-751.212| -802.635|    67.93%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:45:36   2018] |  -0.682|   -0.682|-751.201| -802.623|    68.00%|   0:00:03.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:45:37   2019] |  -0.682|   -0.682|-750.965| -802.387|    68.04%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:45:37   2019] |  -0.682|   -0.682|-750.928| -802.351|    68.05%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:45:38   2020] Analyzing useful skew in preCTS mode ...
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
[03/10 21:45:38   2020] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
[03/10 21:45:38   2020]  ** Useful skew failure reasons **
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020]  ** Useful skew failure reasons **
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020]  ** Useful skew failure reasons **
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:38   2020] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:45:46   2028] |  -0.678|   -0.678|-750.213| -806.766|    68.04%|   0:00:09.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/10 21:45:48   2030] |  -0.678|   -0.678|-749.966| -806.519|    68.03%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/10 21:45:48   2030] |  -0.678|   -0.678|-749.925| -806.478|    68.03%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/10 21:45:50   2032] |  -0.678|   -0.678|-749.554| -806.107|    68.10%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/10 21:45:51   2033] |  -0.678|   -0.678|-749.192| -805.745|    68.13%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/10 21:45:51   2033] |  -0.677|   -0.677|-749.123| -805.676|    68.14%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:45:54   2036] |  -0.676|   -0.676|-748.701| -805.254|    68.13%|   0:00:03.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:45:58   2040] |  -0.676|   -0.676|-747.821| -804.374|    68.13%|   0:00:04.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:45:58   2040] |  -0.676|   -0.676|-747.753| -804.306|    68.13%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:45:59   2042] |  -0.676|   -0.676|-747.555| -804.108|    68.20%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:46:00   2042] |  -0.676|   -0.676|-747.340| -803.893|    68.21%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:46:01   2043] |  -0.676|   -0.676|-747.248| -803.801|    68.24%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:46:02   2044] |  -0.676|   -0.676|-747.160| -803.713|    68.26%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:46:02   2044] Analyzing useful skew in preCTS mode ...
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
[03/10 21:46:02   2044] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
[03/10 21:46:02   2044]  ** Useful skew failure reasons **
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044]  ** Useful skew failure reasons **
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044]  ** Useful skew failure reasons **
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:02   2044] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:11   2053] |  -0.672|   -0.672|-745.154| -805.891|    68.26%|   0:00:09.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:46:12   2054] |  -0.672|   -0.672|-745.140| -805.877|    68.26%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:46:13   2055] |  -0.672|   -0.672|-744.786| -805.523|    68.32%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:46:14   2056] |  -0.672|   -0.672|-744.638| -805.375|    68.35%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:46:14   2056] |  -0.672|   -0.672|-744.619| -805.356|    68.36%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:46:15   2057] |  -0.672|   -0.672|-744.081| -804.817|    68.37%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:46:16   2058] |  -0.672|   -0.672|-744.070| -804.807|    68.39%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:46:16   2058] Analyzing useful skew in preCTS mode ...
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
[03/10 21:46:16   2058] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
[03/10 21:46:16   2058]  ** Useful skew failure reasons **
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058]  ** Useful skew failure reasons **
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058]  ** Useful skew failure reasons **
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:16   2058] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:24   2066] |  -0.668|   -0.668|-742.387| -808.024|    68.39%|   0:00:08.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/10 21:46:24   2066] |  -0.668|   -0.668|-742.323| -807.961|    68.39%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:46:25   2067] |  -0.668|   -0.668|-742.239| -807.877|    68.40%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:46:26   2068] |  -0.667|   -0.667|-741.609| -807.247|    68.46%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/10 21:46:32   2074] |  -0.667|   -0.667|-741.372| -807.010|    68.46%|   0:00:06.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:46:32   2074] |  -0.667|   -0.667|-741.245| -806.883|    68.46%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:46:32   2074] |  -0.667|   -0.667|-741.083| -806.721|    68.46%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:46:34   2076] |  -0.667|   -0.667|-741.083| -806.721|    68.50%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:46:34   2076] Analyzing useful skew in preCTS mode ...
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
[03/10 21:46:34   2076] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
[03/10 21:46:34   2076]  ** Useful skew failure reasons **
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:34   2076] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077]  ** Useful skew failure reasons **
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077]  ** Useful skew failure reasons **
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:35   2077] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:40   2083] |  -0.662|   -0.662|-736.375| -808.006|    68.50%|   0:00:06.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:46:41   2084] |  -0.663|   -0.663|-736.347| -807.978|    68.50%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/10 21:46:42   2084] |  -0.662|   -0.662|-736.273| -807.904|    68.50%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:46:43   2085] |  -0.662|   -0.662|-735.633| -807.264|    68.56%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:46:43   2085] |  -0.662|   -0.662|-735.582| -807.213|    68.58%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:46:43   2085] |  -0.662|   -0.662|-735.480| -807.111|    68.59%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:46:45   2087] |  -0.662|   -0.662|-735.417| -807.048|    68.62%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:46:46   2088] Analyzing useful skew in preCTS mode ...
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
[03/10 21:46:46   2088] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
[03/10 21:46:46   2088]  ** Useful skew failure reasons **
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088]  ** Useful skew failure reasons **
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088]  ** Useful skew failure reasons **
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:46   2088] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:46:53   2095] |  -0.655|   -0.655|-721.332| -798.082|    68.65%|   0:00:08.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/10 21:46:55   2097] |  -0.655|   -0.655|-720.835| -797.585|    68.64%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/10 21:46:55   2097] |  -0.655|   -0.655|-720.820| -797.570|    68.64%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/10 21:46:56   2098] |  -0.654|   -0.654|-720.329| -797.078|    68.69%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:46:58   2100] |  -0.654|   -0.654|-720.210| -796.959|    68.69%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:46:59   2101] |  -0.654|   -0.654|-719.925| -796.675|    68.71%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:46:59   2101] |  -0.654|   -0.654|-719.792| -796.542|    68.72%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:47:00   2102] |  -0.654|   -0.654|-719.603| -796.352|    68.74%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:47:00   2102] Analyzing useful skew in preCTS mode ...
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
[03/10 21:47:00   2102] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
[03/10 21:47:00   2102]  ** Useful skew failure reasons **
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102]  ** Useful skew failure reasons **
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102]  ** Useful skew failure reasons **
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:00   2102] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:02   2104] |  -0.646|   -0.646|-708.728| -789.576|    68.75%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:02   2104] |  -0.646|   -0.646|-708.555| -789.403|    68.75%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:02   2104] |  -0.645|   -0.645|-708.005| -788.853|    68.77%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:03   2105] |  -0.644|   -0.644|-705.016| -785.863|    68.76%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:03   2105] |  -0.643|   -0.643|-704.822| -785.669|    68.76%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:04   2106] |  -0.642|   -0.642|-702.930| -783.778|    68.76%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:05   2107] |  -0.641|   -0.641|-702.930| -783.777|    68.76%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:05   2107] |  -0.641|   -0.641|-702.508| -783.356|    68.76%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:06   2108] |  -0.641|   -0.641|-701.739| -782.586|    68.78%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:06   2108] |  -0.641|   -0.641|-701.664| -782.512|    68.78%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:07   2109] |  -0.642|   -0.642|-701.622| -782.469|    68.80%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:07   2109] |  -0.642|   -0.642|-701.416| -782.263|    68.81%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:07   2109] Analyzing useful skew in preCTS mode ...
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
[03/10 21:47:07   2109] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
[03/10 21:47:07   2109]  ** Useful skew failure reasons **
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:07   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109]  ** Useful skew failure reasons **
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2109] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110]  ** Useful skew failure reasons **
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:08   2110] |  -0.629|   -0.629|-665.831| -750.293|    68.82%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/10 21:47:08   2110] |  -0.626|   -0.626|-664.024| -748.487|    68.82%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:08   2110] |  -0.623|   -0.623|-663.060| -747.522|    68.82%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:47:08   2110] |  -0.616|   -0.616|-661.164| -745.627|    68.81%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/10 21:47:09   2111] |  -0.614|   -0.614|-656.865| -741.328|    68.82%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:47:10   2112] |  -0.613|   -0.613|-654.303| -738.766|    68.82%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:11   2113] |  -0.608|   -0.608|-653.084| -737.547|    68.82%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:13   2115] |  -0.607|   -0.607|-652.311| -736.773|    68.82%|   0:00:02.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:47:13   2115] |  -0.606|   -0.606|-651.409| -735.871|    68.83%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:47:14   2116] |  -0.606|   -0.606|-648.373| -732.835|    68.83%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:47:14   2116] |  -0.603|   -0.603|-647.868| -732.331|    68.83%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:47:14   2116] |  -0.603|   -0.603|-647.446| -731.908|    68.84%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:47:14   2116] |  -0.597|   -0.597|-647.095| -731.557|    68.84%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:47:15   2117] |  -0.597|   -0.597|-645.819| -730.281|    68.84%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:47:16   2118] |  -0.595|   -0.595|-645.156| -729.619|    68.86%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:17   2119] |  -0.596|   -0.596|-644.850| -729.312|    68.86%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:17   2119] |  -0.596|   -0.596|-644.744| -729.206|    68.86%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:17   2119] |  -0.596|   -0.596|-644.482| -728.944|    68.86%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:18   2120] |  -0.596|   -0.596|-643.907| -728.370|    68.87%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:18   2120] |  -0.596|   -0.596|-643.829| -728.292|    68.88%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:18   2120] Analyzing useful skew in preCTS mode ...
[03/10 21:47:18   2120] skewClock did not found any end points to delay or to advance
[03/10 21:47:18   2120]  ** Useful skew failure reasons **
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] skewClock did not found any end points to delay or to advance
[03/10 21:47:18   2120]  ** Useful skew failure reasons **
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] skewClock did not found any end points to delay or to advance
[03/10 21:47:18   2120]  ** Useful skew failure reasons **
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:47:18   2120] skewClock did not found any end points to delay or to advance
[03/10 21:47:18   2120] |  -0.596|   -0.596|-643.819| -728.282|    68.88%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:19   2120] |  -0.596|   -0.596|-643.819| -728.282|    68.88%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:19   2120] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:47:19   2120] 
[03/10 21:47:19   2120] *** Finish Core Optimize Step (cpu=0:18:14 real=0:18:15 mem=1453.8M) ***
[03/10 21:47:19   2121] Active Path Group: default 
[03/10 21:47:19   2121] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:47:19   2121] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:47:19   2121] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:47:19   2121] |  -0.189|   -0.596|-128.527| -728.282|    68.88%|   0:00:00.0| 1453.8M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/10 21:47:19   2121] |        |         |        |         |          |            |        |          |         | _reg_36_/D                                         |
[03/10 21:47:19   2121] |  -0.177|   -0.596|-124.526| -724.280|    68.88%|   0:00:00.0| 1453.8M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/10 21:47:19   2121] |        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
[03/10 21:47:19   2121] |  -0.169|   -0.596|-112.695| -712.059|    68.89%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/10 21:47:19   2121] |        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
[03/10 21:47:19   2121] |  -0.152|   -0.596|-100.362| -699.726|    68.89%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/10 21:47:19   2121] |        |         |        |         |          |            |        |          |         | eg_38_/D                                           |
[03/10 21:47:19   2121] |  -0.127|   -0.596| -86.956| -686.147|    68.89%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/10 21:47:19   2121] |        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
[03/10 21:47:20   2122] |  -0.120|   -0.596| -67.523| -667.063|    68.89%|   0:00:01.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/10 21:47:20   2122] |        |         |        |         |          |            |        |          |         | _reg_24_/D                                         |
[03/10 21:47:20   2122] |  -0.109|   -0.596| -64.561| -664.101|    68.89%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/10 21:47:20   2122] |        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
[03/10 21:47:20   2122] |  -0.101|   -0.596| -54.407| -653.807|    68.89%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/10 21:47:20   2122] |        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
[03/10 21:47:20   2122] |  -0.090|   -0.596| -50.624| -649.974|    68.89%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/10 21:47:20   2122] |        |         |        |         |          |            |        |          |         | _reg_36_/D                                         |
[03/10 21:47:20   2122] |  -0.087|   -0.596| -48.876| -648.226|    68.89%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/10 21:47:20   2122] |        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
[03/10 21:47:20   2122] |  -0.079|   -0.596| -46.735| -645.919|    68.90%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/10 21:47:20   2122] |        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
[03/10 21:47:21   2123] |  -0.054|   -0.596| -25.422| -628.305|    68.90%|   0:00:01.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/10 21:47:21   2123] |        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
[03/10 21:47:22   2123] |  -0.044|   -0.596| -15.341| -623.999|    68.90%|   0:00:01.0| 1492.0M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_/D    |
[03/10 21:47:22   2124] |  -0.032|   -0.596|  -4.829| -615.736|    68.90%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/10 21:47:22   2124] |        |         |        |         |          |            |        |          |         | eg_62_/D                                           |
[03/10 21:47:22   2124] |  -0.023|   -0.596|  -2.633| -612.816|    68.90%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/10 21:47:22   2124] |        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
[03/10 21:47:23   2125] |  -0.012|   -0.596|  -0.353| -609.522|    68.91%|   0:00:01.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/10 21:47:23   2125] |        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
[03/10 21:47:23   2125] |  -0.004|   -0.596|  -0.013| -609.196|    68.91%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q7_reg_12_/D   |
[03/10 21:47:23   2125] |   0.008|   -0.596|   0.000| -604.045|    68.92%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/10 21:47:23   2125] |        |         |        |         |          |            |        |          |         | eg_5_/D                                            |
[03/10 21:47:24   2126] |   0.015|   -0.596|   0.000| -594.329|    68.92%|   0:00:01.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/10 21:47:24   2126] |        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
[03/10 21:47:24   2126] |   0.015|   -0.596|   0.000| -594.329|    68.92%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/10 21:47:24   2126] |        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
[03/10 21:47:24   2126] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:47:24   2126] 
[03/10 21:47:24   2126] *** Finish Core Optimize Step (cpu=0:00:05.3 real=0:00:05.0 mem=1492.0M) ***
[03/10 21:47:24   2126] 
[03/10 21:47:24   2126] *** Finished Optimize Step Cumulative (cpu=0:18:19 real=0:18:20 mem=1492.0M) ***
[03/10 21:47:24   2126] ** GigaOpt Optimizer WNS Slack -0.596 TNS Slack -594.329 Density 68.92
[03/10 21:47:24   2126] Placement Snapshot: Density distribution:
[03/10 21:47:24   2126] [1.00 -  +++]: 14 (2.43%)
[03/10 21:47:24   2126] [0.95 - 1.00]: 2 (0.35%)
[03/10 21:47:24   2126] [0.90 - 0.95]: 3 (0.52%)
[03/10 21:47:24   2126] [0.85 - 0.90]: 5 (0.87%)
[03/10 21:47:24   2126] [0.80 - 0.85]: 13 (2.26%)
[03/10 21:47:24   2126] [0.75 - 0.80]: 5 (0.87%)
[03/10 21:47:24   2126] [0.70 - 0.75]: 11 (1.91%)
[03/10 21:47:24   2126] [0.65 - 0.70]: 16 (2.78%)
[03/10 21:47:24   2126] [0.60 - 0.65]: 26 (4.51%)
[03/10 21:47:24   2126] [0.55 - 0.60]: 42 (7.29%)
[03/10 21:47:24   2126] [0.50 - 0.55]: 49 (8.51%)
[03/10 21:47:24   2126] [0.45 - 0.50]: 42 (7.29%)
[03/10 21:47:24   2126] [0.40 - 0.45]: 57 (9.90%)
[03/10 21:47:24   2126] [0.35 - 0.40]: 49 (8.51%)
[03/10 21:47:24   2126] [0.30 - 0.35]: 28 (4.86%)
[03/10 21:47:24   2126] [0.25 - 0.30]: 12 (2.08%)
[03/10 21:47:24   2126] [0.20 - 0.25]: 10 (1.74%)
[03/10 21:47:24   2126] [0.15 - 0.20]: 27 (4.69%)
[03/10 21:47:24   2126] [0.10 - 0.15]: 25 (4.34%)
[03/10 21:47:24   2126] [0.05 - 0.10]: 36 (6.25%)
[03/10 21:47:24   2126] [0.00 - 0.05]: 104 (18.06%)
[03/10 21:47:24   2126] Begin: Area Reclaim Optimization
[03/10 21:47:24   2126] Reclaim Optimization WNS Slack -0.596  TNS Slack -594.329 Density 68.92
[03/10 21:47:24   2126] +----------+---------+--------+--------+------------+--------+
[03/10 21:47:24   2126] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 21:47:24   2126] +----------+---------+--------+--------+------------+--------+
[03/10 21:47:24   2126] |    68.92%|        -|  -0.596|-594.329|   0:00:00.0| 1492.0M|
[03/10 21:47:28   2130] |    68.37%|      474|  -0.596|-593.388|   0:00:04.0| 1492.0M|
[03/10 21:47:38   2140] |    66.63%|     2443|  -0.588|-580.110|   0:00:10.0| 1492.0M|
[03/10 21:47:38   2140] |    66.63%|        6|  -0.588|-580.110|   0:00:00.0| 1492.0M|
[03/10 21:47:39   2140] |    66.63%|        0|  -0.588|-580.110|   0:00:01.0| 1492.0M|
[03/10 21:47:39   2140] +----------+---------+--------+--------+------------+--------+
[03/10 21:47:39   2140] Reclaim Optimization End WNS Slack -0.588  TNS Slack -580.110 Density 66.63
[03/10 21:47:39   2140] 
[03/10 21:47:39   2140] ** Summary: Restruct = 0 Buffer Deletion = 410 Declone = 85 Resize = 2022 **
[03/10 21:47:39   2140] --------------------------------------------------------------
[03/10 21:47:39   2140] |                                   | Total     | Sequential |
[03/10 21:47:39   2140] --------------------------------------------------------------
[03/10 21:47:39   2140] | Num insts resized                 |    2016  |       0    |
[03/10 21:47:39   2140] | Num insts undone                  |     427  |       0    |
[03/10 21:47:39   2140] | Num insts Downsized               |    2016  |       0    |
[03/10 21:47:39   2140] | Num insts Samesized               |       0  |       0    |
[03/10 21:47:39   2140] | Num insts Upsized                 |       0  |       0    |
[03/10 21:47:39   2140] | Num multiple commits+uncommits    |       6  |       -    |
[03/10 21:47:39   2140] --------------------------------------------------------------
[03/10 21:47:39   2140] **** Begin NDR-Layer Usage Statistics ****
[03/10 21:47:39   2140] Layer 7 has 965 constrained nets 
[03/10 21:47:39   2140] **** End NDR-Layer Usage Statistics ****
[03/10 21:47:39   2140] ** Finished Core Area Reclaim Optimization (cpu = 0:00:14.6) (real = 0:00:15.0) **
[03/10 21:47:39   2140] *** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=1453.81M, totSessionCpu=0:35:41).
[03/10 21:47:39   2140] Placement Snapshot: Density distribution:
[03/10 21:47:39   2140] [1.00 -  +++]: 14 (2.43%)
[03/10 21:47:39   2140] [0.95 - 1.00]: 2 (0.35%)
[03/10 21:47:39   2140] [0.90 - 0.95]: 3 (0.52%)
[03/10 21:47:39   2140] [0.85 - 0.90]: 6 (1.04%)
[03/10 21:47:39   2140] [0.80 - 0.85]: 12 (2.08%)
[03/10 21:47:39   2140] [0.75 - 0.80]: 5 (0.87%)
[03/10 21:47:39   2140] [0.70 - 0.75]: 13 (2.26%)
[03/10 21:47:39   2140] [0.65 - 0.70]: 14 (2.43%)
[03/10 21:47:39   2140] [0.60 - 0.65]: 30 (5.21%)
[03/10 21:47:39   2140] [0.55 - 0.60]: 41 (7.12%)
[03/10 21:47:39   2140] [0.50 - 0.55]: 48 (8.33%)
[03/10 21:47:39   2140] [0.45 - 0.50]: 44 (7.64%)
[03/10 21:47:39   2140] [0.40 - 0.45]: 56 (9.72%)
[03/10 21:47:39   2140] [0.35 - 0.40]: 48 (8.33%)
[03/10 21:47:39   2140] [0.30 - 0.35]: 29 (5.03%)
[03/10 21:47:39   2140] [0.25 - 0.30]: 18 (3.12%)
[03/10 21:47:39   2140] [0.20 - 0.25]: 15 (2.60%)
[03/10 21:47:39   2140] [0.15 - 0.20]: 32 (5.56%)
[03/10 21:47:39   2140] [0.10 - 0.15]: 41 (7.12%)
[03/10 21:47:39   2140] [0.05 - 0.10]: 48 (8.33%)
[03/10 21:47:39   2140] [0.00 - 0.05]: 57 (9.90%)
[03/10 21:47:39   2141] *** Starting refinePlace (0:35:41 mem=1453.8M) ***
[03/10 21:47:39   2141] Total net bbox length = 4.589e+05 (2.084e+05 2.505e+05) (ext = 1.900e+04)
[03/10 21:47:39   2141] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:47:39   2141] default core: bins with density >  0.75 = 34.9 % ( 218 / 625 )
[03/10 21:47:39   2141] Density distribution unevenness ratio = 16.027%
[03/10 21:47:39   2141] RPlace IncrNP: Rollback Lev = -3
[03/10 21:47:39   2141] RPlace: Density =1.201111, incremental np is triggered.
[03/10 21:47:39   2141] nrCritNet: 1.99% ( 619 / 31175 ) cutoffSlk: -597.8ps stdDelay: 14.2ps
[03/10 21:47:48   2150] default core: bins with density >  0.75 = 44.2 % ( 276 / 625 )
[03/10 21:47:48   2150] Density distribution unevenness ratio = 12.620%
[03/10 21:47:48   2150] RPlace postIncrNP: Density = 1.201111 -> 0.995556.
[03/10 21:47:48   2150] RPlace postIncrNP Info: Density distribution changes:
[03/10 21:47:48   2150] [1.10+      ] :	 13 (2.08%) -> 0 (0.00%)
[03/10 21:47:48   2150] [1.05 - 1.10] :	 20 (3.20%) -> 0 (0.00%)
[03/10 21:47:48   2150] [1.00 - 1.05] :	 28 (4.48%) -> 0 (0.00%)
[03/10 21:47:48   2150] [0.95 - 1.00] :	 37 (5.92%) -> 1 (0.16%)
[03/10 21:47:48   2150] [0.90 - 0.95] :	 50 (8.00%) -> 7 (1.12%)
[03/10 21:47:48   2150] [0.85 - 0.90] :	 35 (5.60%) -> 98 (15.68%)
[03/10 21:47:48   2150] [0.80 - 0.85] :	 20 (3.20%) -> 119 (19.04%)
[03/10 21:47:48   2150] [CPU] RefinePlace/IncrNP (cpu=0:00:08.9, real=0:00:09.0, mem=1474.6MB) @(0:35:41 - 0:35:50).
[03/10 21:47:48   2150] Move report: incrNP moves 17157 insts, mean move: 8.01 um, max move: 74.60 um
[03/10 21:47:48   2150] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4746_0): (344.80, 373.60) --> (379.80, 413.20)
[03/10 21:47:48   2150] Move report: Timing Driven Placement moves 17157 insts, mean move: 8.01 um, max move: 74.60 um
[03/10 21:47:48   2150] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4746_0): (344.80, 373.60) --> (379.80, 413.20)
[03/10 21:47:48   2150] 	Runtime: CPU: 0:00:09.0 REAL: 0:00:09.0 MEM: 1474.6MB
[03/10 21:47:48   2150] Starting refinePlace ...
[03/10 21:47:48   2150] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:47:48   2150] default core: bins with density >  0.75 = 42.4 % ( 265 / 625 )
[03/10 21:47:48   2150] Density distribution unevenness ratio = 12.487%
[03/10 21:47:48   2150]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 21:47:48   2150] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=1474.6MB) @(0:35:50 - 0:35:51).
[03/10 21:47:48   2150] Move report: preRPlace moves 8233 insts, mean move: 0.55 um, max move: 6.40 um
[03/10 21:47:48   2150] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_7789_0): (257.60, 280.00) --> (260.40, 276.40)
[03/10 21:47:48   2150] 	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D1
[03/10 21:47:48   2150] Move report: Detail placement moves 8233 insts, mean move: 0.55 um, max move: 6.40 um
[03/10 21:47:48   2150] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_7789_0): (257.60, 280.00) --> (260.40, 276.40)
[03/10 21:47:48   2150] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1474.6MB
[03/10 21:47:48   2150] Statistics of distance of Instance movement in refine placement:
[03/10 21:47:48   2150]   maximum (X+Y) =        74.40 um
[03/10 21:47:48   2150]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4746_0) with max move: (344.8, 373.6) -> (379.6, 413.2)
[03/10 21:47:48   2150]   mean    (X+Y) =         7.58 um
[03/10 21:47:48   2150] Total instances flipped for legalization: 36
[03/10 21:47:48   2150] Summary Report:
[03/10 21:47:48   2150] Instances move: 18330 (out of 29129 movable)
[03/10 21:47:48   2150] Mean displacement: 7.58 um
[03/10 21:47:48   2150] Max displacement: 74.40 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4746_0) (344.8, 373.6) -> (379.6, 413.2)
[03/10 21:47:48   2150] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
[03/10 21:47:48   2150] Total instances moved : 18330
[03/10 21:47:48   2150] Total net bbox length = 4.768e+05 (2.208e+05 2.560e+05) (ext = 1.899e+04)
[03/10 21:47:48   2150] Runtime: CPU: 0:00:09.6 REAL: 0:00:09.0 MEM: 1474.6MB
[03/10 21:47:48   2150] [CPU] RefinePlace/total (cpu=0:00:09.6, real=0:00:09.0, mem=1474.6MB) @(0:35:41 - 0:35:51).
[03/10 21:47:48   2150] *** Finished refinePlace (0:35:51 mem=1474.6M) ***
[03/10 21:47:49   2151] Finished re-routing un-routed nets (0:00:00.3 1474.6M)
[03/10 21:47:49   2151] 
[03/10 21:47:50   2152] 
[03/10 21:47:50   2152] Density : 0.6663
[03/10 21:47:50   2152] Max route overflow : 0.0000
[03/10 21:47:50   2152] 
[03/10 21:47:50   2152] 
[03/10 21:47:50   2152] *** Finish Physical Update (cpu=0:00:12.0 real=0:00:11.0 mem=1474.6M) ***
[03/10 21:47:51   2153] ** GigaOpt Optimizer WNS Slack -0.663 TNS Slack -603.739 Density 66.63
[03/10 21:47:51   2153] Skipped Place ECO bump recovery (WNS opt)
[03/10 21:47:51   2153] Optimizer WNS Pass 3
[03/10 21:47:51   2153] Active Path Group: reg2reg  
[03/10 21:47:51   2153] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:47:51   2153] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:47:51   2153] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:47:51   2153] |  -0.663|   -0.663|-603.732| -603.739|    66.63%|   0:00:00.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:47:51   2153] |  -0.618|   -0.618|-598.126| -598.132|    66.63%|   0:00:00.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 21:47:52   2154] |  -0.607|   -0.607|-596.701| -596.707|    66.63%|   0:00:01.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
[03/10 21:47:52   2154] |  -0.603|   -0.603|-593.836| -593.842|    66.64%|   0:00:00.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:47:54   2156] |  -0.598|   -0.598|-591.881| -591.887|    66.64%|   0:00:02.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/10 21:48:01   2163] |  -0.594|   -0.594|-590.667| -590.673|    66.64%|   0:00:07.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:48:06   2168] |  -0.593|   -0.593|-587.966| -587.972|    66.66%|   0:00:05.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/10 21:48:06   2168] |  -0.588|   -0.588|-586.907| -586.914|    66.66%|   0:00:00.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/10 21:48:18   2180] |  -0.587|   -0.587|-584.905| -584.911|    66.68%|   0:00:12.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:48:21   2183] |  -0.582|   -0.582|-583.749| -583.755|    66.69%|   0:00:03.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:48:42   2204] |  -0.582|   -0.582|-581.277| -581.283|    66.70%|   0:00:21.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:48:46   2208] |  -0.582|   -0.582|-580.727| -580.734|    66.70%|   0:00:04.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:48:46   2208] |  -0.582|   -0.582|-580.666| -580.672|    66.70%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:48:47   2209] |  -0.580|   -0.580|-579.938| -579.944|    66.77%|   0:00:01.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:48:52   2214] |  -0.578|   -0.578|-579.403| -579.409|    66.77%|   0:00:05.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
[03/10 21:49:03   2225] |  -0.579|   -0.579|-577.625| -577.632|    66.77%|   0:00:11.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:49:04   2226] |  -0.579|   -0.579|-577.488| -577.494|    66.78%|   0:00:01.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:49:06   2228] |  -0.578|   -0.578|-576.398| -576.404|    66.83%|   0:00:02.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:49:10   2232] |  -0.574|   -0.574|-575.586| -575.593|    66.86%|   0:00:04.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:49:14   2236] |  -0.575|   -0.575|-573.845| -573.851|    66.89%|   0:00:04.0| 1455.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:49:14   2236] |  -0.575|   -0.575|-573.825| -573.832|    66.89%|   0:00:00.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:49:16   2238] |  -0.574|   -0.574|-573.796| -573.802|    66.97%|   0:00:02.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:49:19   2241] |  -0.572|   -0.572|-573.120| -573.126|    67.02%|   0:00:03.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:49:20   2242] |  -0.572|   -0.572|-572.664| -572.671|    67.04%|   0:00:01.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:49:22   2244] |  -0.571|   -0.571|-571.799| -571.805|    67.08%|   0:00:02.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:49:23   2245] |  -0.571|   -0.571|-571.730| -571.737|    67.09%|   0:00:01.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:49:25   2247] |  -0.571|   -0.571|-571.456| -571.462|    67.13%|   0:00:02.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:49:25   2247] |  -0.571|   -0.571|-571.372| -571.378|    67.14%|   0:00:00.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:49:30   2252] |  -0.572|   -0.572|-571.349| -571.356|    67.23%|   0:00:05.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:49:32   2253] |  -0.572|   -0.572|-571.295| -571.301|    67.28%|   0:00:02.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:49:32   2254] Analyzing useful skew in preCTS mode ...
[03/10 21:49:32   2254] skewClock did not found any end points to delay or to advance
[03/10 21:49:32   2254]  ** Useful skew failure reasons **
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] skewClock did not found any end points to delay or to advance
[03/10 21:49:32   2254]  ** Useful skew failure reasons **
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] skewClock did not found any end points to delay or to advance
[03/10 21:49:32   2254]  ** Useful skew failure reasons **
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:49:32   2254] skewClock did not found any end points to delay or to advance
[03/10 21:49:34   2256] |  -0.572|   -0.572|-571.345| -571.351|    67.37%|   0:00:02.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 21:49:34   2256] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:49:34   2256] 
[03/10 21:49:34   2256] *** Finish Core Optimize Step (cpu=0:01:43 real=0:01:43 mem=1456.8M) ***
[03/10 21:49:34   2256] Active Path Group: default 
[03/10 21:49:34   2256] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:49:34   2256] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:49:34   2256] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:49:34   2256] |  -0.006|   -0.572|  -0.011| -571.351|    67.37%|   0:00:00.0| 1456.8M|   WC_VIEW|  default| kmem_instance/memory4_reg_49_/D                    |
[03/10 21:49:34   2256] |   0.006|   -0.572|   0.000| -571.345|    67.37%|   0:00:00.0| 1456.8M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/10 21:49:34   2256] |        |         |        |         |          |            |        |          |         | eg_31_/D                                           |
[03/10 21:49:34   2256] |   0.015|   -0.572|   0.000| -571.345|    67.37%|   0:00:00.0| 1456.8M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/10 21:49:34   2256] |        |         |        |         |          |            |        |          |         | _reg_20_/D                                         |
[03/10 21:49:34   2256] |   0.015|   -0.572|   0.000| -571.345|    67.37%|   0:00:00.0| 1456.8M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/10 21:49:34   2256] |        |         |        |         |          |            |        |          |         | _reg_20_/D                                         |
[03/10 21:49:34   2256] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:49:34   2256] 
[03/10 21:49:34   2256] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1456.8M) ***
[03/10 21:49:35   2256] 
[03/10 21:49:35   2256] *** Finished Optimize Step Cumulative (cpu=0:01:43 real=0:01:44 mem=1456.8M) ***
[03/10 21:49:35   2256] ** GigaOpt Optimizer WNS Slack -0.572 TNS Slack -571.345 Density 67.37
[03/10 21:49:35   2256] Placement Snapshot: Density distribution:
[03/10 21:49:35   2256] [1.00 -  +++]: 11 (1.91%)
[03/10 21:49:35   2256] [0.95 - 1.00]: 3 (0.52%)
[03/10 21:49:35   2256] [0.90 - 0.95]: 2 (0.35%)
[03/10 21:49:35   2256] [0.85 - 0.90]: 4 (0.69%)
[03/10 21:49:35   2256] [0.80 - 0.85]: 8 (1.39%)
[03/10 21:49:35   2256] [0.75 - 0.80]: 6 (1.04%)
[03/10 21:49:35   2256] [0.70 - 0.75]: 8 (1.39%)
[03/10 21:49:35   2256] [0.65 - 0.70]: 14 (2.43%)
[03/10 21:49:35   2256] [0.60 - 0.65]: 21 (3.65%)
[03/10 21:49:35   2256] [0.55 - 0.60]: 34 (5.90%)
[03/10 21:49:35   2256] [0.50 - 0.55]: 34 (5.90%)
[03/10 21:49:35   2256] [0.45 - 0.50]: 40 (6.94%)
[03/10 21:49:35   2256] [0.40 - 0.45]: 52 (9.03%)
[03/10 21:49:35   2256] [0.35 - 0.40]: 35 (6.08%)
[03/10 21:49:35   2256] [0.30 - 0.35]: 38 (6.60%)
[03/10 21:49:35   2256] [0.25 - 0.30]: 40 (6.94%)
[03/10 21:49:35   2256] [0.20 - 0.25]: 83 (14.41%)
[03/10 21:49:35   2256] [0.15 - 0.20]: 109 (18.92%)
[03/10 21:49:35   2256] [0.10 - 0.15]: 20 (3.47%)
[03/10 21:49:35   2256] [0.05 - 0.10]: 10 (1.74%)
[03/10 21:49:35   2256] [0.00 - 0.05]: 4 (0.69%)
[03/10 21:49:35   2256] Begin: Area Reclaim Optimization
[03/10 21:49:35   2257] Reclaim Optimization WNS Slack -0.572  TNS Slack -571.345 Density 67.37
[03/10 21:49:35   2257] +----------+---------+--------+--------+------------+--------+
[03/10 21:49:35   2257] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 21:49:35   2257] +----------+---------+--------+--------+------------+--------+
[03/10 21:49:35   2257] |    67.37%|        -|  -0.572|-571.345|   0:00:00.0| 1456.8M|
[03/10 21:49:38   2260] |    67.12%|      204|  -0.572|-570.810|   0:00:03.0| 1456.8M|
[03/10 21:49:46   2268] |    66.57%|     1246|  -0.568|-569.274|   0:00:08.0| 1456.8M|
[03/10 21:49:46   2268] |    66.57%|        7|  -0.568|-569.200|   0:00:00.0| 1456.8M|
[03/10 21:49:46   2268] |    66.57%|        0|  -0.568|-569.200|   0:00:00.0| 1456.8M|
[03/10 21:49:46   2268] +----------+---------+--------+--------+------------+--------+
[03/10 21:49:46   2268] Reclaim Optimization End WNS Slack -0.568  TNS Slack -569.200 Density 66.57
[03/10 21:49:46   2268] 
[03/10 21:49:46   2268] ** Summary: Restruct = 0 Buffer Deletion = 192 Declone = 37 Resize = 917 **
[03/10 21:49:46   2268] --------------------------------------------------------------
[03/10 21:49:46   2268] |                                   | Total     | Sequential |
[03/10 21:49:46   2268] --------------------------------------------------------------
[03/10 21:49:46   2268] | Num insts resized                 |     910  |       0    |
[03/10 21:49:46   2268] | Num insts undone                  |     336  |       0    |
[03/10 21:49:46   2268] | Num insts Downsized               |     910  |       0    |
[03/10 21:49:46   2268] | Num insts Samesized               |       0  |       0    |
[03/10 21:49:46   2268] | Num insts Upsized                 |       0  |       0    |
[03/10 21:49:46   2268] | Num multiple commits+uncommits    |       7  |       -    |
[03/10 21:49:46   2268] --------------------------------------------------------------
[03/10 21:49:46   2268] **** Begin NDR-Layer Usage Statistics ****
[03/10 21:49:46   2268] Layer 7 has 999 constrained nets 
[03/10 21:49:46   2268] **** End NDR-Layer Usage Statistics ****
[03/10 21:49:46   2268] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.5) (real = 0:00:11.0) **
[03/10 21:49:46   2268] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:11, mem=1454.36M, totSessionCpu=0:37:48).
[03/10 21:49:46   2268] Placement Snapshot: Density distribution:
[03/10 21:49:46   2268] [1.00 -  +++]: 11 (1.91%)
[03/10 21:49:46   2268] [0.95 - 1.00]: 3 (0.52%)
[03/10 21:49:46   2268] [0.90 - 0.95]: 2 (0.35%)
[03/10 21:49:46   2268] [0.85 - 0.90]: 4 (0.69%)
[03/10 21:49:46   2268] [0.80 - 0.85]: 8 (1.39%)
[03/10 21:49:46   2268] [0.75 - 0.80]: 6 (1.04%)
[03/10 21:49:46   2268] [0.70 - 0.75]: 9 (1.56%)
[03/10 21:49:46   2268] [0.65 - 0.70]: 13 (2.26%)
[03/10 21:49:46   2268] [0.60 - 0.65]: 21 (3.65%)
[03/10 21:49:46   2268] [0.55 - 0.60]: 34 (5.90%)
[03/10 21:49:46   2268] [0.50 - 0.55]: 34 (5.90%)
[03/10 21:49:46   2268] [0.45 - 0.50]: 41 (7.12%)
[03/10 21:49:46   2268] [0.40 - 0.45]: 55 (9.55%)
[03/10 21:49:46   2268] [0.35 - 0.40]: 34 (5.90%)
[03/10 21:49:46   2268] [0.30 - 0.35]: 46 (7.99%)
[03/10 21:49:46   2268] [0.25 - 0.30]: 47 (8.16%)
[03/10 21:49:46   2268] [0.20 - 0.25]: 116 (20.14%)
[03/10 21:49:46   2268] [0.15 - 0.20]: 70 (12.15%)
[03/10 21:49:46   2268] [0.10 - 0.15]: 17 (2.95%)
[03/10 21:49:46   2268] [0.05 - 0.10]: 3 (0.52%)
[03/10 21:49:46   2268] [0.00 - 0.05]: 2 (0.35%)
[03/10 21:49:46   2268] *** Starting refinePlace (0:37:49 mem=1454.4M) ***
[03/10 21:49:46   2268] Total net bbox length = 4.786e+05 (2.219e+05 2.567e+05) (ext = 1.899e+04)
[03/10 21:49:46   2268] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:49:46   2268] default core: bins with density >  0.75 = 44.2 % ( 276 / 625 )
[03/10 21:49:46   2268] Density distribution unevenness ratio = 12.614%
[03/10 21:49:46   2268] RPlace IncrNP: Rollback Lev = -3
[03/10 21:49:46   2268] RPlace: Density =1.070000, incremental np is triggered.
[03/10 21:49:46   2268] nrCritNet: 1.97% ( 618 / 31297 ) cutoffSlk: -583.6ps stdDelay: 14.2ps
[03/10 21:49:48   2270] default core: bins with density >  0.75 = 44.6 % ( 279 / 625 )
[03/10 21:49:48   2270] Density distribution unevenness ratio = 12.586%
[03/10 21:49:48   2270] RPlace postIncrNP: Density = 1.070000 -> 0.963333.
[03/10 21:49:48   2270] RPlace postIncrNP Info: Density distribution changes:
[03/10 21:49:48   2270] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/10 21:49:48   2270] [1.05 - 1.10] :	 1 (0.16%) -> 0 (0.00%)
[03/10 21:49:48   2270] [1.00 - 1.05] :	 1 (0.16%) -> 0 (0.00%)
[03/10 21:49:48   2270] [0.95 - 1.00] :	 4 (0.64%) -> 1 (0.16%)
[03/10 21:49:48   2270] [0.90 - 0.95] :	 18 (2.88%) -> 16 (2.56%)
[03/10 21:49:48   2270] [0.85 - 0.90] :	 68 (10.88%) -> 81 (12.96%)
[03/10 21:49:48   2270] [0.80 - 0.85] :	 125 (20.00%) -> 125 (20.00%)
[03/10 21:49:48   2270] [CPU] RefinePlace/IncrNP (cpu=0:00:01.8, real=0:00:02.0, mem=1466.5MB) @(0:37:49 - 0:37:51).
[03/10 21:49:48   2270] Move report: incrNP moves 2107 insts, mean move: 3.96 um, max move: 40.00 um
[03/10 21:49:48   2270] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/U145): (340.60, 319.60) --> (342.80, 357.40)
[03/10 21:49:48   2270] Move report: Timing Driven Placement moves 2107 insts, mean move: 3.96 um, max move: 40.00 um
[03/10 21:49:48   2270] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/U145): (340.60, 319.60) --> (342.80, 357.40)
[03/10 21:49:48   2270] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1466.5MB
[03/10 21:49:48   2270] Starting refinePlace ...
[03/10 21:49:48   2270] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:49:48   2270] default core: bins with density >  0.75 = 42.6 % ( 266 / 625 )
[03/10 21:49:48   2270] Density distribution unevenness ratio = 12.446%
[03/10 21:49:49   2271]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 21:49:49   2271] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1466.5MB) @(0:37:51 - 0:37:51).
[03/10 21:49:49   2271] Move report: preRPlace moves 3101 insts, mean move: 0.59 um, max move: 5.00 um
[03/10 21:49:49   2271] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_8137_0): (403.60, 60.40) --> (402.20, 64.00)
[03/10 21:49:49   2271] 	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2XD1
[03/10 21:49:49   2271] Move report: Detail placement moves 3101 insts, mean move: 0.59 um, max move: 5.00 um
[03/10 21:49:49   2271] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_8137_0): (403.60, 60.40) --> (402.20, 64.00)
[03/10 21:49:49   2271] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1466.5MB
[03/10 21:49:49   2271] Statistics of distance of Instance movement in refine placement:
[03/10 21:49:49   2271]   maximum (X+Y) =        40.00 um
[03/10 21:49:49   2271]   inst (mac_array_instance/col_idx_5__mac_col_inst/U145) with max move: (340.6, 319.6) -> (342.8, 357.4)
[03/10 21:49:49   2271]   mean    (X+Y) =         2.33 um
[03/10 21:49:49   2271] Total instances flipped for legalization: 3
[03/10 21:49:49   2271] Summary Report:
[03/10 21:49:49   2271] Instances move: 4203 (out of 29257 movable)
[03/10 21:49:49   2271] Mean displacement: 2.33 um
[03/10 21:49:49   2271] Max displacement: 40.00 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/U145) (340.6, 319.6) -> (342.8, 357.4)
[03/10 21:49:49   2271] 	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
[03/10 21:49:49   2271] Total instances moved : 4203
[03/10 21:49:49   2271] Total net bbox length = 4.793e+05 (2.222e+05 2.571e+05) (ext = 1.899e+04)
[03/10 21:49:49   2271] Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 1466.5MB
[03/10 21:49:49   2271] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:03.0, mem=1466.5MB) @(0:37:49 - 0:37:51).
[03/10 21:49:49   2271] *** Finished refinePlace (0:37:51 mem=1466.5M) ***
[03/10 21:49:49   2271] Finished re-routing un-routed nets (0:00:00.0 1466.5M)
[03/10 21:49:49   2271] 
[03/10 21:49:49   2271] 
[03/10 21:49:49   2271] Density : 0.6657
[03/10 21:49:49   2271] Max route overflow : 0.0000
[03/10 21:49:49   2271] 
[03/10 21:49:49   2271] 
[03/10 21:49:49   2271] *** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=1466.5M) ***
[03/10 21:49:49   2271] ** GigaOpt Optimizer WNS Slack -0.577 TNS Slack -569.706 Density 66.57
[03/10 21:49:49   2271] Skipped Place ECO bump recovery (WNS opt)
[03/10 21:49:49   2271] Optimizer WNS Pass 4
[03/10 21:49:49   2271] Active Path Group: reg2reg  
[03/10 21:49:50   2272] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:49:50   2272] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:49:50   2272] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:49:50   2272] |  -0.577|   -0.577|-569.706| -569.706|    66.57%|   0:00:01.0| 1466.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:50:14   2295] |  -0.570|   -0.570|-568.597| -568.597|    66.58%|   0:00:24.0| 1476.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:50:17   2299] |  -0.570|   -0.570|-568.534| -568.534|    66.59%|   0:00:03.0| 1476.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:50:18   2300] |  -0.566|   -0.566|-568.288| -568.288|    66.63%|   0:00:01.0| 1476.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:50:45   2327] |  -0.566|   -0.566|-567.365| -567.365|    66.64%|   0:00:27.0| 1476.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:50:49   2331] |  -0.567|   -0.567|-567.188| -567.188|    66.64%|   0:00:04.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:50:50   2332] |  -0.567|   -0.567|-566.833| -566.833|    66.68%|   0:00:01.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:50:52   2334] |  -0.567|   -0.567|-566.713| -566.713|    66.69%|   0:00:02.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:50:52   2334] |  -0.567|   -0.567|-566.699| -566.699|    66.69%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:09   2350] |  -0.566|   -0.566|-566.367| -566.367|    66.74%|   0:00:17.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:14   2355] |  -0.567|   -0.567|-566.128| -566.128|    66.80%|   0:00:05.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:14   2356] Analyzing useful skew in preCTS mode ...
[03/10 21:51:14   2356] skewClock did not found any end points to delay or to advance
[03/10 21:51:14   2356]  ** Useful skew failure reasons **
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] skewClock did not found any end points to delay or to advance
[03/10 21:51:14   2356]  ** Useful skew failure reasons **
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] skewClock did not found any end points to delay or to advance
[03/10 21:51:14   2356]  ** Useful skew failure reasons **
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 21:51:14   2356] skewClock did not found any end points to delay or to advance
[03/10 21:51:14   2356] |  -0.567|   -0.567|-566.082| -566.082|    66.80%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:14   2356] |  -0.567|   -0.567|-565.997| -565.997|    66.80%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:18   2360] |  -0.566|   -0.566|-566.117| -566.117|    66.83%|   0:00:04.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:20   2362] |  -0.566|   -0.566|-566.100| -566.100|    66.84%|   0:00:02.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:20   2362] |  -0.566|   -0.566|-566.096| -566.096|    66.84%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:20   2362] |  -0.566|   -0.566|-566.096| -566.096|    66.84%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:20   2362] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:51:20   2362] 
[03/10 21:51:20   2362] *** Finish Core Optimize Step (cpu=0:01:31 real=0:01:31 mem=1468.7M) ***
[03/10 21:51:20   2362] Active Path Group: default 
[03/10 21:51:20   2362] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:51:20   2362] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:51:20   2362] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:51:20   2362] |   0.006|   -0.566|   0.000| -566.096|    66.84%|   0:00:00.0| 1468.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_130_/D                     |
[03/10 21:51:21   2363] |   0.006|   -0.566|   0.000| -564.816|    66.84%|   0:00:01.0| 1468.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_130_/D                     |
[03/10 21:51:21   2363] |   0.013|   -0.566|   0.000| -564.816|    66.84%|   0:00:00.0| 1468.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_155_/D                     |
[03/10 21:51:21   2363] |   0.020|   -0.566|   0.000| -564.786|    66.85%|   0:00:00.0| 1506.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_32_/D                      |
[03/10 21:51:21   2363] |   0.020|   -0.566|   0.000| -564.786|    66.85%|   0:00:00.0| 1506.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_32_/D                      |
[03/10 21:51:21   2363] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:51:21   2363] 
[03/10 21:51:21   2363] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1506.9M) ***
[03/10 21:51:21   2363] 
[03/10 21:51:21   2363] *** Finished Optimize Step Cumulative (cpu=0:01:31 real=0:01:32 mem=1506.9M) ***
[03/10 21:51:21   2363] ** GigaOpt Optimizer WNS Slack -0.566 TNS Slack -564.786 Density 66.85
[03/10 21:51:21   2363] *** Starting refinePlace (0:39:24 mem=1506.9M) ***
[03/10 21:51:21   2363] Total net bbox length = 4.799e+05 (2.225e+05 2.574e+05) (ext = 1.899e+04)
[03/10 21:51:21   2363] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:51:21   2363] default core: bins with density >  0.75 = 45.3 % ( 283 / 625 )
[03/10 21:51:21   2363] Density distribution unevenness ratio = 12.698%
[03/10 21:51:21   2363] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1506.9MB) @(0:39:24 - 0:39:24).
[03/10 21:51:21   2363] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:51:21   2363] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1506.9MB
[03/10 21:51:21   2363] Starting refinePlace ...
[03/10 21:51:21   2363] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:51:21   2363] default core: bins with density >  0.75 = 42.9 % ( 268 / 625 )
[03/10 21:51:21   2363] Density distribution unevenness ratio = 12.553%
[03/10 21:51:22   2364]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 21:51:22   2364] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1506.9MB) @(0:39:24 - 0:39:24).
[03/10 21:51:22   2364] Move report: preRPlace moves 1414 insts, mean move: 0.62 um, max move: 4.80 um
[03/10 21:51:22   2364] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8428_0): (250.00, 422.20) --> (253.00, 424.00)
[03/10 21:51:22   2364] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/10 21:51:22   2364] wireLenOptFixPriorityInst 0 inst fixed
[03/10 21:51:22   2364] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:51:22   2364] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1506.9MB) @(0:39:24 - 0:39:25).
[03/10 21:51:22   2364] Move report: Detail placement moves 1414 insts, mean move: 0.62 um, max move: 4.80 um
[03/10 21:51:22   2364] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8428_0): (250.00, 422.20) --> (253.00, 424.00)
[03/10 21:51:22   2364] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1506.9MB
[03/10 21:51:22   2364] Statistics of distance of Instance movement in refine placement:
[03/10 21:51:22   2364]   maximum (X+Y) =         4.80 um
[03/10 21:51:22   2364]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8428_0) with max move: (250, 422.2) -> (253, 424)
[03/10 21:51:22   2364]   mean    (X+Y) =         0.62 um
[03/10 21:51:22   2364] Total instances flipped for legalization: 7616
[03/10 21:51:22   2364] Summary Report:
[03/10 21:51:22   2364] Instances move: 1414 (out of 29360 movable)
[03/10 21:51:22   2364] Mean displacement: 0.62 um
[03/10 21:51:22   2364] Max displacement: 4.80 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8428_0) (250, 422.2) -> (253, 424)
[03/10 21:51:22   2364] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/10 21:51:22   2364] Total instances moved : 1414
[03/10 21:51:22   2364] Total net bbox length = 4.805e+05 (2.229e+05 2.577e+05) (ext = 1.899e+04)
[03/10 21:51:22   2364] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1506.9MB
[03/10 21:51:22   2364] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1506.9MB) @(0:39:24 - 0:39:25).
[03/10 21:51:22   2364] *** Finished refinePlace (0:39:25 mem=1506.9M) ***
[03/10 21:51:22   2364] Finished re-routing un-routed nets (0:00:00.0 1506.9M)
[03/10 21:51:22   2364] 
[03/10 21:51:22   2364] 
[03/10 21:51:22   2364] Density : 0.6685
[03/10 21:51:22   2364] Max route overflow : 0.0000
[03/10 21:51:22   2364] 
[03/10 21:51:22   2364] 
[03/10 21:51:22   2364] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1506.9M) ***
[03/10 21:51:23   2365] ** GigaOpt Optimizer WNS Slack -0.569 TNS Slack -565.572 Density 66.85
[03/10 21:51:23   2365] Recovering Place ECO bump
[03/10 21:51:23   2365] Active Path Group: reg2reg  
[03/10 21:51:23   2365] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:51:23   2365] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:51:23   2365] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:51:23   2365] |  -0.569|   -0.569|-565.572| -565.572|    66.85%|   0:00:00.0| 1506.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:31   2373] |  -0.564|   -0.564|-564.753| -564.753|    66.84%|   0:00:08.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:35   2377] |  -0.564|   -0.564|-564.621| -564.621|    66.84%|   0:00:04.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:35   2377] |  -0.564|   -0.564|-564.573| -564.573|    66.84%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:36   2378] |  -0.562|   -0.562|-564.254| -564.254|    66.89%|   0:00:01.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:44   2386] |  -0.562|   -0.562|-563.590| -563.590|    66.89%|   0:00:08.0| 1467.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:44   2386] |  -0.562|   -0.562|-563.535| -563.535|    66.90%|   0:00:00.0| 1467.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:46   2388] |  -0.562|   -0.562|-563.453| -563.453|    66.94%|   0:00:02.0| 1468.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:47   2389] |  -0.562|   -0.562|-563.380| -563.380|    66.95%|   0:00:01.0| 1468.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:47   2389] |  -0.562|   -0.562|-563.082| -563.082|    66.96%|   0:00:00.0| 1468.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:47   2389] |  -0.562|   -0.562|-563.036| -563.036|    66.96%|   0:00:00.0| 1468.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:48   2390] |  -0.562|   -0.562|-563.082| -563.082|    66.96%|   0:00:01.0| 1468.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:51:48   2390] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:51:48   2390] 
[03/10 21:51:48   2390] *** Finish Core Optimize Step (cpu=0:00:24.9 real=0:00:25.0 mem=1468.8M) ***
[03/10 21:51:48   2390] 
[03/10 21:51:48   2390] *** Finished Optimize Step Cumulative (cpu=0:00:25.0 real=0:00:25.0 mem=1468.8M) ***
[03/10 21:51:48   2390] *** Starting refinePlace (0:39:50 mem=1468.8M) ***
[03/10 21:51:48   2390] Total net bbox length = 4.810e+05 (2.231e+05 2.579e+05) (ext = 1.899e+04)
[03/10 21:51:48   2390] Starting refinePlace ...
[03/10 21:51:48   2390] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:51:48   2390] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:51:48   2390] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1468.8MB) @(0:39:51 - 0:39:51).
[03/10 21:51:48   2390] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:51:48   2390] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1468.8MB
[03/10 21:51:48   2390] Statistics of distance of Instance movement in refine placement:
[03/10 21:51:48   2390]   maximum (X+Y) =         0.00 um
[03/10 21:51:48   2390]   mean    (X+Y) =         0.00 um
[03/10 21:51:48   2390] Summary Report:
[03/10 21:51:48   2390] Instances move: 0 (out of 29423 movable)
[03/10 21:51:48   2390] Mean displacement: 0.00 um
[03/10 21:51:48   2390] Max displacement: 0.00 um 
[03/10 21:51:48   2390] Total instances moved : 0
[03/10 21:51:48   2390] Total net bbox length = 4.810e+05 (2.231e+05 2.579e+05) (ext = 1.899e+04)
[03/10 21:51:48   2390] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1468.8MB
[03/10 21:51:48   2390] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1468.8MB) @(0:39:50 - 0:39:51).
[03/10 21:51:48   2390] *** Finished refinePlace (0:39:51 mem=1468.8M) ***
[03/10 21:51:48   2390] Finished re-routing un-routed nets (0:00:00.0 1468.8M)
[03/10 21:51:48   2390] 
[03/10 21:51:49   2391] 
[03/10 21:51:49   2391] Density : 0.6696
[03/10 21:51:49   2391] Max route overflow : 0.0000
[03/10 21:51:49   2391] 
[03/10 21:51:49   2391] 
[03/10 21:51:49   2391] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1468.8M) ***
[03/10 21:51:49   2391] ** GigaOpt Optimizer WNS Slack -0.562 TNS Slack -563.082 Density 66.96
[03/10 21:51:49   2391] **** Begin NDR-Layer Usage Statistics ****
[03/10 21:51:49   2391] Layer 7 has 1008 constrained nets 
[03/10 21:51:49   2391] **** End NDR-Layer Usage Statistics ****
[03/10 21:51:49   2391] 
[03/10 21:51:49   2391] *** Finish pre-CTS Setup Fixing (cpu=0:30:17 real=0:30:17 mem=1468.8M) ***
[03/10 21:51:49   2391] 
[03/10 21:51:49   2391] End: GigaOpt Optimization in WNS mode
[03/10 21:51:49   2391] *** Timing NOT met, worst failing slack is -0.562
[03/10 21:51:49   2391] *** Check timing (0:00:00.0)
[03/10 21:51:49   2391] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:51:49   2391] optDesignOneStep: Leakage Power Flow
[03/10 21:51:49   2391] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 21:51:49   2391] Begin: GigaOpt Optimization in TNS mode
[03/10 21:51:49   2391] Info: 1 clock net  excluded from IPO operation.
[03/10 21:51:49   2391] PhyDesignGrid: maxLocalDensity 0.95
[03/10 21:51:49   2391] #spOpts: N=65 
[03/10 21:51:52   2394] *info: 1 clock net excluded
[03/10 21:51:52   2394] *info: 2 special nets excluded.
[03/10 21:51:52   2394] *info: 258 no-driver nets excluded.
[03/10 21:51:53   2395] ** GigaOpt Optimizer WNS Slack -0.562 TNS Slack -563.082 Density 66.96
[03/10 21:51:53   2395] Optimizer TNS Opt
[03/10 21:51:53   2395] Active Path Group: reg2reg  
[03/10 21:51:54   2396] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:51:54   2396] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:51:54   2396] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:51:54   2396] |  -0.562|   -0.562|-563.082| -563.082|    66.96%|   0:00:01.0| 1434.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/10 21:52:49   2451] |  -0.560|   -0.560|-560.422| -560.422|    67.00%|   0:00:55.0| 1441.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:53:13   2475] |  -0.560|   -0.560|-559.230| -559.230|    67.02%|   0:00:24.0| 1441.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:53:20   2482] |  -0.559|   -0.559|-558.982| -558.982|    67.02%|   0:00:07.0| 1441.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/10 21:53:28   2490] |  -0.559|   -0.559|-558.452| -558.452|    67.03%|   0:00:08.0| 1441.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/10 21:53:31   2493] |  -0.559|   -0.559|-558.232| -558.232|    67.03%|   0:00:03.0| 1441.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/10 21:53:34   2496] |  -0.558|   -0.558|-557.075| -557.075|    67.13%|   0:00:03.0| 1441.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:53:36   2498] |  -0.558|   -0.558|-556.893| -556.893|    67.13%|   0:00:02.0| 1441.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:53:47   2509] |  -0.558|   -0.558|-556.405| -556.405|    67.14%|   0:00:11.0| 1441.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:53:52   2514] |  -0.558|   -0.558|-556.383| -556.383|    67.14%|   0:00:05.0| 1438.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:53:55   2517] |  -0.558|   -0.558|-556.062| -556.062|    67.20%|   0:00:03.0| 1438.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:53:55   2517] |  -0.558|   -0.558|-556.003| -556.003|    67.20%|   0:00:00.0| 1438.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:54:02   2524] |  -0.558|   -0.558|-555.563| -555.563|    67.24%|   0:00:07.0| 1438.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:54:21   2543] |  -0.558|   -0.558|-554.705| -554.705|    67.25%|   0:00:19.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
[03/10 21:54:22   2544] |  -0.558|   -0.558|-554.651| -554.651|    67.26%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
[03/10 21:54:27   2549] |  -0.558|   -0.558|-553.419| -553.419|    67.30%|   0:00:05.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/10 21:54:28   2550] |  -0.558|   -0.558|-553.341| -553.341|    67.31%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/10 21:54:33   2555] |  -0.558|   -0.558|-552.982| -552.982|    67.32%|   0:00:05.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/10 21:54:33   2555] |  -0.558|   -0.558|-552.973| -552.973|    67.32%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/10 21:54:34   2556] |  -0.558|   -0.558|-552.840| -552.840|    67.34%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/10 21:54:35   2557] |  -0.558|   -0.558|-552.823| -552.823|    67.34%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/10 21:54:37   2559] |  -0.558|   -0.558|-552.713| -552.713|    67.34%|   0:00:02.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/10 21:54:37   2559] |  -0.558|   -0.558|-552.695| -552.695|    67.35%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/10 21:54:40   2562] |  -0.558|   -0.558|-550.594| -550.594|    67.36%|   0:00:03.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_/D   |
[03/10 21:54:41   2563] |  -0.558|   -0.558|-550.560| -550.560|    67.38%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_/D   |
[03/10 21:54:42   2564] |  -0.558|   -0.558|-550.185| -550.185|    67.41%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_/D   |
[03/10 21:54:44   2566] |  -0.558|   -0.558|-549.966| -549.966|    67.42%|   0:00:02.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_/D   |
[03/10 21:54:44   2566] |  -0.558|   -0.558|-549.864| -549.864|    67.44%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_/D   |
[03/10 21:54:45   2567] |  -0.558|   -0.558|-549.831| -549.831|    67.44%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_/D   |
[03/10 21:54:45   2567] |  -0.558|   -0.558|-549.811| -549.811|    67.44%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_/D   |
[03/10 21:54:49   2571] |  -0.558|   -0.558|-548.330| -548.330|    67.45%|   0:00:04.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
[03/10 21:54:49   2571] |  -0.558|   -0.558|-548.218| -548.218|    67.45%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
[03/10 21:54:50   2572] |  -0.558|   -0.558|-547.636| -547.636|    67.48%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
[03/10 21:54:50   2572] |  -0.558|   -0.558|-547.505| -547.505|    67.49%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
[03/10 21:54:52   2574] |  -0.558|   -0.558|-547.383| -547.383|    67.49%|   0:00:02.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
[03/10 21:54:52   2574] |  -0.558|   -0.558|-547.045| -547.045|    67.51%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
[03/10 21:54:53   2575] |  -0.558|   -0.558|-547.030| -547.030|    67.51%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
[03/10 21:54:53   2575] |  -0.558|   -0.558|-547.004| -547.004|    67.52%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
[03/10 21:54:57   2579] |  -0.559|   -0.559|-545.374| -545.374|    67.53%|   0:00:04.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/10 21:54:57   2579] |  -0.559|   -0.559|-545.215| -545.215|    67.53%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/10 21:54:58   2580] |  -0.559|   -0.559|-544.974| -544.974|    67.55%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/10 21:54:59   2581] |  -0.559|   -0.559|-544.932| -544.932|    67.56%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/10 21:54:59   2581] |  -0.559|   -0.559|-544.849| -544.849|    67.58%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/10 21:55:00   2582] |  -0.559|   -0.559|-544.794| -544.794|    67.58%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/10 21:55:03   2585] |  -0.559|   -0.559|-543.469| -543.469|    67.59%|   0:00:03.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/D    |
[03/10 21:55:05   2587] |  -0.559|   -0.559|-542.829| -542.829|    67.59%|   0:00:02.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/10 21:55:06   2588] |  -0.559|   -0.559|-542.778| -542.778|    67.63%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/10 21:55:07   2589] |  -0.559|   -0.559|-542.740| -542.740|    67.64%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/10 21:55:07   2589] |  -0.559|   -0.559|-542.732| -542.732|    67.64%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/10 21:55:09   2591] |  -0.559|   -0.559|-540.973| -540.973|    67.65%|   0:00:02.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_/D   |
[03/10 21:55:09   2591] |  -0.559|   -0.559|-540.940| -540.940|    67.65%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_/D   |
[03/10 21:55:14   2596] |  -0.559|   -0.559|-540.202| -540.202|    67.65%|   0:00:05.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_/D   |
[03/10 21:55:14   2596] |  -0.559|   -0.559|-540.183| -540.183|    67.65%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_17_/D   |
[03/10 21:55:15   2597] |  -0.559|   -0.559|-540.157| -540.157|    67.66%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_17_/D   |
[03/10 21:55:15   2597] |  -0.559|   -0.559|-539.847| -539.847|    67.69%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_17_/D   |
[03/10 21:55:16   2598] |  -0.559|   -0.559|-539.668| -539.668|    67.69%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_9_/D    |
[03/10 21:55:18   2600] |  -0.559|   -0.559|-539.476| -539.476|    67.69%|   0:00:02.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
[03/10 21:55:21   2603] |  -0.559|   -0.559|-539.030| -539.030|    67.75%|   0:00:03.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D    |
[03/10 21:55:21   2603] |  -0.559|   -0.559|-538.318| -538.318|    67.76%|   0:00:00.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/10 21:55:22   2604] |  -0.559|   -0.559|-537.568| -537.568|    67.76%|   0:00:01.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/10 21:55:23   2605] |  -0.559|   -0.559|-537.383| -537.383|    67.78%|   0:00:01.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/10 21:55:23   2605] |  -0.559|   -0.559|-537.380| -537.380|    67.78%|   0:00:00.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/10 21:55:25   2607] |  -0.559|   -0.559|-537.363| -537.363|    67.78%|   0:00:02.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/10 21:55:26   2608] |  -0.559|   -0.559|-537.089| -537.089|    67.79%|   0:00:01.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
[03/10 21:55:26   2608] |  -0.559|   -0.559|-536.781| -536.781|    67.79%|   0:00:00.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/10 21:55:26   2608] |  -0.559|   -0.559|-536.645| -536.645|    67.80%|   0:00:00.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/10 21:55:27   2610] |  -0.559|   -0.559|-536.625| -536.625|    67.80%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/10 21:55:28   2610] |  -0.559|   -0.559|-536.606| -536.606|    67.80%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/10 21:55:31   2613] |  -0.559|   -0.559|-535.257| -535.257|    67.81%|   0:00:03.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_10_/D   |
[03/10 21:55:31   2613] |  -0.559|   -0.559|-535.142| -535.142|    67.82%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_/D    |
[03/10 21:55:35   2617] |  -0.559|   -0.559|-534.854| -534.854|    67.82%|   0:00:04.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_/D    |
[03/10 21:55:35   2617] |  -0.559|   -0.559|-534.800| -534.800|    67.82%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
[03/10 21:55:35   2617] |  -0.559|   -0.559|-534.654| -534.654|    67.82%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
[03/10 21:55:36   2618] |  -0.559|   -0.559|-534.609| -534.609|    67.82%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
[03/10 21:55:36   2618] |  -0.559|   -0.559|-534.604| -534.604|    67.82%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
[03/10 21:55:37   2620] |  -0.559|   -0.559|-533.105| -533.105|    67.83%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/10 21:55:38   2620] |  -0.559|   -0.559|-533.072| -533.072|    67.83%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/10 21:55:39   2621] |  -0.559|   -0.559|-532.646| -532.646|    67.85%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/10 21:55:41   2623] |  -0.559|   -0.559|-531.796| -531.796|    67.86%|   0:00:02.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/10 21:55:41   2623] |  -0.559|   -0.559|-531.730| -531.730|    67.86%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/10 21:55:41   2623] |  -0.559|   -0.559|-531.652| -531.652|    67.86%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/10 21:55:42   2624] |  -0.559|   -0.559|-531.632| -531.632|    67.86%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/10 21:55:42   2624] |  -0.559|   -0.559|-531.506| -531.506|    67.86%|   0:00:00.0| 1440.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
[03/10 21:55:45   2627] |  -0.559|   -0.559|-531.276| -531.276|    67.86%|   0:00:03.0| 1440.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
[03/10 21:55:46   2628] |  -0.559|   -0.559|-531.253| -531.253|    67.86%|   0:00:01.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/10 21:55:47   2629] |  -0.559|   -0.559|-531.239| -531.239|    67.86%|   0:00:01.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/10 21:55:47   2629] |  -0.559|   -0.559|-531.212| -531.212|    67.87%|   0:00:00.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/10 21:55:47   2630] |  -0.559|   -0.559|-531.209| -531.209|    67.87%|   0:00:00.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/10 21:55:49   2631] |  -0.559|   -0.559|-529.639| -529.639|    67.88%|   0:00:02.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
[03/10 21:55:49   2631] |  -0.559|   -0.559|-529.256| -529.256|    67.88%|   0:00:00.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
[03/10 21:55:50   2632] |  -0.559|   -0.559|-529.237| -529.237|    67.88%|   0:00:01.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
[03/10 21:55:50   2632] |  -0.559|   -0.559|-529.066| -529.066|    67.89%|   0:00:00.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
[03/10 21:55:51   2633] |  -0.559|   -0.559|-528.674| -528.674|    67.89%|   0:00:01.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
[03/10 21:55:52   2634] |  -0.559|   -0.559|-528.617| -528.617|    67.90%|   0:00:01.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_/D    |
[03/10 21:55:53   2635] |  -0.559|   -0.559|-528.216| -528.216|    67.90%|   0:00:01.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
[03/10 21:55:56   2638] |  -0.559|   -0.559|-528.154| -528.154|    67.90%|   0:00:03.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
[03/10 21:55:57   2639] |  -0.559|   -0.559|-528.033| -528.033|    67.90%|   0:00:01.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
[03/10 21:55:57   2639] |  -0.559|   -0.559|-527.910| -527.910|    67.91%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
[03/10 21:55:57   2639] |  -0.559|   -0.559|-527.821| -527.821|    67.91%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
[03/10 21:55:57   2639] |  -0.559|   -0.559|-527.812| -527.812|    67.91%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
[03/10 21:55:57   2639] |  -0.559|   -0.559|-527.797| -527.797|    67.91%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
[03/10 21:55:58   2640] |  -0.559|   -0.559|-526.855| -526.855|    67.92%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
[03/10 21:55:59   2641] |  -0.559|   -0.559|-526.788| -526.788|    67.92%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/10 21:55:59   2641] |  -0.559|   -0.559|-526.680| -526.680|    67.93%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/10 21:55:59   2641] |  -0.559|   -0.559|-526.661| -526.661|    67.93%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/10 21:55:59   2642] |  -0.559|   -0.559|-526.648| -526.648|    67.93%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/10 21:56:00   2642] |  -0.559|   -0.559|-525.879| -525.879|    67.94%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
[03/10 21:56:01   2643] |  -0.559|   -0.559|-525.591| -525.591|    67.94%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
[03/10 21:56:01   2643] |  -0.559|   -0.559|-525.545| -525.545|    67.95%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
[03/10 21:56:02   2644] |  -0.559|   -0.559|-525.536| -525.536|    67.95%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
[03/10 21:56:02   2644] |  -0.559|   -0.559|-525.424| -525.424|    67.96%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
[03/10 21:56:03   2645] |  -0.559|   -0.559|-524.990| -524.990|    67.96%|   0:00:01.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
[03/10 21:56:04   2646] |  -0.559|   -0.559|-524.922| -524.922|    67.96%|   0:00:01.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
[03/10 21:56:04   2646] |  -0.559|   -0.559|-524.627| -524.627|    67.96%|   0:00:00.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
[03/10 21:56:04   2646] |  -0.559|   -0.559|-524.550| -524.550|    67.96%|   0:00:00.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
[03/10 21:56:06   2648] |  -0.559|   -0.559|-523.354| -523.354|    67.97%|   0:00:02.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
[03/10 21:56:06   2648] |  -0.559|   -0.559|-523.149| -523.149|    67.97%|   0:00:00.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
[03/10 21:56:06   2649] |  -0.559|   -0.559|-523.099| -523.099|    67.97%|   0:00:00.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
[03/10 21:56:07   2649] |  -0.559|   -0.559|-522.812| -522.812|    67.98%|   0:00:01.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
[03/10 21:56:07   2649] |  -0.559|   -0.559|-522.775| -522.775|    67.98%|   0:00:00.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
[03/10 21:56:07   2649] |  -0.559|   -0.559|-522.754| -522.754|    67.99%|   0:00:00.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
[03/10 21:56:08   2651] |  -0.559|   -0.559|-521.996| -521.996|    68.00%|   0:00:01.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
[03/10 21:56:09   2651] |  -0.559|   -0.559|-521.986| -521.986|    68.00%|   0:00:01.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
[03/10 21:56:10   2652] |  -0.559|   -0.559|-521.546| -521.546|    68.00%|   0:00:01.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/10 21:56:10   2652] |  -0.559|   -0.559|-521.442| -521.442|    68.00%|   0:00:00.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
[03/10 21:56:11   2653] |  -0.559|   -0.559|-521.249| -521.249|    68.00%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
[03/10 21:56:12   2654] |  -0.559|   -0.559|-521.090| -521.090|    68.00%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_7_/D    |
[03/10 21:56:12   2654] |  -0.559|   -0.559|-520.738| -520.738|    68.02%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_/D    |
[03/10 21:56:13   2655] |  -0.559|   -0.559|-520.713| -520.713|    68.02%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_/D    |
[03/10 21:56:13   2655] |  -0.559|   -0.559|-520.602| -520.602|    68.03%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
[03/10 21:56:14   2656] |  -0.559|   -0.559|-520.446| -520.446|    68.03%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
[03/10 21:56:15   2657] |  -0.559|   -0.559|-520.122| -520.122|    68.03%|   0:00:01.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
[03/10 21:56:15   2657] |  -0.559|   -0.559|-520.114| -520.114|    68.03%|   0:00:00.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
[03/10 21:56:16   2658] |  -0.559|   -0.559|-519.524| -519.524|    68.04%|   0:00:01.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
[03/10 21:56:17   2659] |  -0.559|   -0.559|-519.328| -519.328|    68.04%|   0:00:01.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/10 21:56:17   2659] |  -0.559|   -0.559|-519.059| -519.059|    68.04%|   0:00:00.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
[03/10 21:56:17   2659] |  -0.559|   -0.559|-518.964| -518.964|    68.05%|   0:00:00.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_6_/D    |
[03/10 21:56:19   2661] |  -0.559|   -0.559|-518.626| -518.626|    68.05%|   0:00:02.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_5_/D    |
[03/10 21:56:20   2662] |  -0.559|   -0.559|-518.613| -518.613|    68.05%|   0:00:01.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_5_/D    |
[03/10 21:56:20   2662] |  -0.559|   -0.559|-518.334| -518.334|    68.07%|   0:00:00.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/10 21:56:22   2664] |  -0.559|   -0.559|-517.986| -517.986|    68.07%|   0:00:02.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_6_/D    |
[03/10 21:56:22   2664] |  -0.559|   -0.559|-517.961| -517.961|    68.07%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_6_/D    |
[03/10 21:56:23   2665] |  -0.559|   -0.559|-517.742| -517.742|    68.07%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_6_/D    |
[03/10 21:56:23   2665] |  -0.559|   -0.559|-517.734| -517.734|    68.09%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_6_/D    |
[03/10 21:56:24   2666] |  -0.559|   -0.559|-515.531| -515.531|    68.10%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_5_/D    |
[03/10 21:56:24   2666] |  -0.559|   -0.559|-515.269| -515.269|    68.10%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
[03/10 21:56:24   2666] |  -0.559|   -0.559|-515.124| -515.124|    68.11%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
[03/10 21:56:25   2667] |  -0.559|   -0.559|-514.045| -514.045|    68.12%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
[03/10 21:56:25   2667] |  -0.559|   -0.559|-513.984| -513.984|    68.12%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
[03/10 21:56:25   2667] |  -0.559|   -0.559|-513.980| -513.980|    68.12%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
[03/10 21:56:27   2669] |  -0.559|   -0.559|-513.520| -513.520|    68.12%|   0:00:02.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
[03/10 21:56:28   2670] |  -0.559|   -0.559|-513.327| -513.327|    68.12%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
[03/10 21:56:28   2670] |  -0.559|   -0.559|-513.276| -513.276|    68.12%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
[03/10 21:56:28   2670] |  -0.559|   -0.559|-513.251| -513.251|    68.12%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
[03/10 21:56:29   2671] |  -0.559|   -0.559|-513.180| -513.180|    68.13%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
[03/10 21:56:29   2671] |  -0.559|   -0.559|-513.074| -513.074|    68.13%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
[03/10 21:56:30   2672] |  -0.559|   -0.559|-513.033| -513.033|    68.13%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
[03/10 21:56:31   2673] |  -0.559|   -0.559|-512.777| -512.777|    68.13%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/10 21:56:32   2674] |  -0.559|   -0.559|-512.298| -512.298|    68.14%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/10 21:56:32   2674] |  -0.559|   -0.559|-512.257| -512.257|    68.14%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/10 21:56:33   2675] |  -0.559|   -0.559|-512.217| -512.217|    68.14%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/10 21:56:33   2675] |  -0.559|   -0.559|-512.211| -512.211|    68.14%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/10 21:56:34   2676] |  -0.559|   -0.559|-511.871| -511.871|    68.15%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
[03/10 21:56:34   2676] |  -0.559|   -0.559|-511.781| -511.781|    68.15%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
[03/10 21:56:34   2676] |  -0.559|   -0.559|-511.753| -511.753|    68.15%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
[03/10 21:56:34   2676] |  -0.559|   -0.559|-511.559| -511.559|    68.15%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
[03/10 21:56:35   2677] |  -0.559|   -0.559|-510.892| -510.892|    68.16%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/10 21:56:35   2677] |  -0.559|   -0.559|-510.794| -510.794|    68.16%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D    |
[03/10 21:56:36   2678] |  -0.559|   -0.559|-510.655| -510.655|    68.16%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_5_/D    |
[03/10 21:56:37   2679] |  -0.559|   -0.559|-510.594| -510.594|    68.16%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_5_/D    |
[03/10 21:56:39   2681] |  -0.559|   -0.559|-510.586| -510.586|    68.16%|   0:00:02.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_5_/D    |
[03/10 21:56:39   2681] |  -0.559|   -0.559|-510.434| -510.434|    68.17%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/10 21:56:39   2681] |  -0.559|   -0.559|-510.068| -510.068|    68.17%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
[03/10 21:56:39   2681] |  -0.559|   -0.559|-509.585| -509.585|    68.17%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D    |
[03/10 21:56:40   2682] |  -0.559|   -0.559|-509.486| -509.486|    68.17%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D    |
[03/10 21:56:40   2682] |  -0.559|   -0.559|-509.164| -509.164|    68.18%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_5_/D    |
[03/10 21:56:40   2682] |  -0.559|   -0.559|-509.149| -509.149|    68.18%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_5_/D    |
[03/10 21:56:41   2683] |  -0.559|   -0.559|-509.052| -509.052|    68.18%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_4_/D    |
[03/10 21:56:41   2683] |  -0.559|   -0.559|-508.840| -508.840|    68.18%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
[03/10 21:56:41   2684] |  -0.559|   -0.559|-508.670| -508.670|    68.18%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/10 21:56:42   2684] |  -0.559|   -0.559|-508.595| -508.595|    68.18%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/10 21:56:42   2685] |  -0.559|   -0.559|-508.531| -508.531|    68.18%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/10 21:56:43   2685] |  -0.559|   -0.559|-508.522| -508.522|    68.18%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
[03/10 21:56:43   2685] |  -0.559|   -0.559|-508.122| -508.122|    68.19%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
[03/10 21:56:43   2685] |  -0.559|   -0.559|-507.953| -507.953|    68.19%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
[03/10 21:56:43   2685] |  -0.559|   -0.559|-507.926| -507.926|    68.19%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
[03/10 21:56:43   2685] |  -0.559|   -0.559|-505.151| -505.151|    68.20%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
[03/10 21:56:44   2686] |  -0.559|   -0.559|-505.032| -505.032|    68.20%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/10 21:56:44   2686] |  -0.559|   -0.559|-504.957| -504.957|    68.20%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D    |
[03/10 21:56:44   2686] |  -0.559|   -0.559|-504.942| -504.942|    68.20%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D    |
[03/10 21:56:44   2686] |  -0.559|   -0.559|-504.842| -504.842|    68.20%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D    |
[03/10 21:56:45   2687] |  -0.559|   -0.559|-504.538| -504.538|    68.20%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D    |
[03/10 21:56:45   2687] |  -0.559|   -0.559|-504.528| -504.528|    68.20%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_4_/D    |
[03/10 21:56:46   2688] |  -0.559|   -0.559|-504.403| -504.403|    68.20%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
[03/10 21:56:46   2688] |  -0.559|   -0.559|-503.458| -503.458|    68.21%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
[03/10 21:56:46   2688] |  -0.559|   -0.559|-503.413| -503.413|    68.21%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
[03/10 21:56:46   2688] |  -0.559|   -0.559|-491.958| -491.958|    68.21%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
[03/10 21:56:46   2689] |  -0.559|   -0.559|-491.922| -491.922|    68.22%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
[03/10 21:56:47   2689] |  -0.559|   -0.559|-491.867| -491.867|    68.22%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
[03/10 21:56:47   2690] |  -0.559|   -0.559|-491.592| -491.592|    68.22%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D    |
[03/10 21:56:48   2690] |  -0.559|   -0.559|-491.494| -491.494|    68.22%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
[03/10 21:56:48   2690] |  -0.559|   -0.559|-491.392| -491.392|    68.22%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D    |
[03/10 21:56:48   2690] |  -0.559|   -0.559|-491.356| -491.356|    68.22%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
[03/10 21:56:49   2691] |  -0.559|   -0.559|-491.327| -491.327|    68.22%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
[03/10 21:56:50   2692] |  -0.559|   -0.559|-491.297| -491.297|    68.22%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
[03/10 21:56:51   2693] |  -0.559|   -0.559|-491.040| -491.040|    68.23%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
[03/10 21:56:51   2693] |  -0.559|   -0.559|-491.022| -491.022|    68.23%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
[03/10 21:56:52   2694] |  -0.559|   -0.559|-490.976| -490.976|    68.24%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
[03/10 21:56:52   2694] |  -0.559|   -0.559|-490.869| -490.869|    68.24%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/10 21:56:52   2694] |  -0.559|   -0.559|-490.791| -490.791|    68.24%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
[03/10 21:56:53   2695] |  -0.559|   -0.559|-490.682| -490.682|    68.24%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_3_/D    |
[03/10 21:56:53   2695] |  -0.559|   -0.559|-490.375| -490.375|    68.24%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D    |
[03/10 21:56:53   2696] |  -0.559|   -0.559|-490.152| -490.152|    68.25%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D    |
[03/10 21:56:54   2696] |  -0.559|   -0.559|-489.942| -489.942|    68.25%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
[03/10 21:56:54   2696] |  -0.559|   -0.559|-489.857| -489.857|    68.25%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
[03/10 21:56:55   2697] |  -0.559|   -0.559|-489.698| -489.698|    68.26%|   0:00:01.0| 1460.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_2_/D    |
[03/10 21:56:55   2697] |  -0.559|   -0.559|-489.065| -489.065|    68.26%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
[03/10 21:56:56   2698] |  -0.559|   -0.559|-489.042| -489.042|    68.26%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
[03/10 21:56:56   2698] |  -0.559|   -0.559|-488.190| -488.190|    68.27%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
[03/10 21:56:57   2699] |  -0.559|   -0.559|-487.848| -487.848|    68.28%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
[03/10 21:56:57   2699] |  -0.559|   -0.559|-487.567| -487.567|    68.28%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
[03/10 21:56:58   2700] |  -0.559|   -0.559|-487.542| -487.542|    68.28%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
[03/10 21:56:58   2700] |  -0.559|   -0.559|-487.499| -487.499|    68.28%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
[03/10 21:56:58   2701] |  -0.559|   -0.559|-487.443| -487.443|    68.28%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
[03/10 21:56:59   2701] |  -0.559|   -0.559|-487.403| -487.403|    68.28%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
[03/10 21:56:59   2701] |  -0.559|   -0.559|-487.326| -487.326|    68.28%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
[03/10 21:57:00   2702] |  -0.559|   -0.559|-487.304| -487.304|    68.28%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
[03/10 21:57:00   2702] |  -0.559|   -0.559|-487.284| -487.284|    68.29%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/10 21:57:00   2702] |  -0.559|   -0.559|-487.152| -487.152|    68.29%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/10 21:57:00   2702] |  -0.559|   -0.559|-487.084| -487.084|    68.30%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/10 21:57:00   2702] |  -0.559|   -0.559|-487.075| -487.075|    68.30%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
[03/10 21:57:01   2703] |  -0.559|   -0.559|-487.042| -487.042|    68.30%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
[03/10 21:57:01   2703] |  -0.559|   -0.559|-486.975| -486.975|    68.30%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
[03/10 21:57:01   2703] |  -0.559|   -0.559|-485.124| -485.124|    68.30%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/10 21:57:02   2704] |  -0.559|   -0.559|-485.062| -485.062|    68.30%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/10 21:57:02   2704] |  -0.559|   -0.559|-485.046| -485.046|    68.31%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
[03/10 21:57:02   2705] |  -0.559|   -0.559|-484.962| -484.962|    68.31%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/10 21:57:03   2705] |  -0.559|   -0.559|-484.948| -484.948|    68.31%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/10 21:57:03   2705] |  -0.559|   -0.559|-484.912| -484.912|    68.31%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/10 21:57:03   2705] |  -0.559|   -0.559|-484.874| -484.874|    68.31%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/10 21:57:03   2705] |  -0.559|   -0.559|-484.620| -484.620|    68.31%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/10 21:57:03   2705] |  -0.559|   -0.559|-484.610| -484.610|    68.31%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/10 21:57:03   2705] |  -0.559|   -0.559|-483.823| -483.823|    68.31%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
[03/10 21:57:03   2705] |  -0.559|   -0.559|-483.716| -483.716|    68.31%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
[03/10 21:57:04   2706] |  -0.559|   -0.559|-483.693| -483.693|    68.31%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
[03/10 21:57:04   2706] |  -0.559|   -0.559|-483.440| -483.440|    68.32%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
[03/10 21:57:04   2706] |  -0.559|   -0.559|-483.347| -483.347|    68.32%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
[03/10 21:57:04   2706] |  -0.559|   -0.559|-483.054| -483.054|    68.32%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_/D    |
[03/10 21:57:04   2707] |  -0.559|   -0.559|-482.989| -482.989|    68.32%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_/D    |
[03/10 21:57:05   2707] |  -0.559|   -0.559|-482.983| -482.983|    68.32%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/10 21:57:05   2707] |  -0.559|   -0.559|-482.885| -482.885|    68.32%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/10 21:57:06   2708] |  -0.559|   -0.559|-482.724| -482.724|    68.33%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_/D    |
[03/10 21:57:06   2708] |  -0.559|   -0.559|-482.668| -482.668|    68.33%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_/D    |
[03/10 21:57:06   2708] |  -0.559|   -0.559|-482.663| -482.663|    68.33%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_2_/D    |
[03/10 21:57:07   2709] |  -0.559|   -0.559|-482.624| -482.624|    68.34%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D    |
[03/10 21:57:07   2709] |  -0.559|   -0.559|-482.593| -482.593|    68.34%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
[03/10 21:57:08   2710] |  -0.559|   -0.559|-482.536| -482.536|    68.34%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
[03/10 21:57:08   2710] |  -0.559|   -0.559|-482.536| -482.536|    68.34%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
[03/10 21:57:08   2710] |  -0.559|   -0.559|-482.536| -482.536|    68.34%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:57:08   2710] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:57:08   2710] 
[03/10 21:57:08   2710] *** Finish Core Optimize Step (cpu=0:05:15 real=0:05:15 mem=1441.0M) ***
[03/10 21:57:08   2710] Active Path Group: default 
[03/10 21:57:08   2711] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:57:08   2711] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:57:08   2711] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:57:08   2711] |   0.011|   -0.559|   0.000| -482.536|    68.34%|   0:00:00.0| 1441.0M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
[03/10 21:57:09   2711] |   0.021|   -0.559|   0.000| -482.509|    68.34%|   0:00:01.0| 1441.0M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/10 21:57:09   2711] |        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
[03/10 21:57:09   2711] |   0.021|   -0.559|   0.000| -482.509|    68.34%|   0:00:00.0| 1441.0M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/10 21:57:09   2711] |        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
[03/10 21:57:09   2711] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:57:09   2711] 
[03/10 21:57:09   2711] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1441.0M) ***
[03/10 21:57:09   2711] 
[03/10 21:57:09   2711] *** Finished Optimize Step Cumulative (cpu=0:05:15 real=0:05:16 mem=1441.0M) ***
[03/10 21:57:09   2711] ** GigaOpt Optimizer WNS Slack -0.559 TNS Slack -482.509 Density 68.34
[03/10 21:57:09   2711] Placement Snapshot: Density distribution:
[03/10 21:57:09   2711] [1.00 -  +++]: 11 (1.91%)
[03/10 21:57:09   2711] [0.95 - 1.00]: 3 (0.52%)
[03/10 21:57:09   2711] [0.90 - 0.95]: 1 (0.17%)
[03/10 21:57:09   2711] [0.85 - 0.90]: 5 (0.87%)
[03/10 21:57:09   2711] [0.80 - 0.85]: 8 (1.39%)
[03/10 21:57:09   2711] [0.75 - 0.80]: 6 (1.04%)
[03/10 21:57:09   2711] [0.70 - 0.75]: 7 (1.22%)
[03/10 21:57:09   2711] [0.65 - 0.70]: 13 (2.26%)
[03/10 21:57:09   2711] [0.60 - 0.65]: 23 (3.99%)
[03/10 21:57:09   2711] [0.55 - 0.60]: 31 (5.38%)
[03/10 21:57:09   2711] [0.50 - 0.55]: 36 (6.25%)
[03/10 21:57:09   2711] [0.45 - 0.50]: 31 (5.38%)
[03/10 21:57:09   2711] [0.40 - 0.45]: 59 (10.24%)
[03/10 21:57:09   2711] [0.35 - 0.40]: 31 (5.38%)
[03/10 21:57:09   2711] [0.30 - 0.35]: 32 (5.56%)
[03/10 21:57:09   2711] [0.25 - 0.30]: 35 (6.08%)
[03/10 21:57:09   2711] [0.20 - 0.25]: 78 (13.54%)
[03/10 21:57:09   2711] [0.15 - 0.20]: 106 (18.40%)
[03/10 21:57:09   2711] [0.10 - 0.15]: 49 (8.51%)
[03/10 21:57:09   2711] [0.05 - 0.10]: 11 (1.91%)
[03/10 21:57:09   2711] [0.00 - 0.05]: 0 (0.00%)
[03/10 21:57:09   2711] Begin: Area Reclaim Optimization
[03/10 21:57:09   2711] Reclaim Optimization WNS Slack -0.559  TNS Slack -482.509 Density 68.34
[03/10 21:57:09   2711] +----------+---------+--------+--------+------------+--------+
[03/10 21:57:09   2711] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 21:57:09   2711] +----------+---------+--------+--------+------------+--------+
[03/10 21:57:09   2711] |    68.34%|        -|  -0.559|-482.509|   0:00:00.0| 1441.0M|
[03/10 21:57:12   2714] |    68.23%|      114|  -0.558|-482.077|   0:00:03.0| 1441.0M|
[03/10 21:57:20   2722] |    67.75%|     1040|  -0.554|-485.413|   0:00:08.0| 1441.0M|
[03/10 21:57:20   2722] |    67.75%|        3|  -0.554|-485.408|   0:00:00.0| 1441.0M|
[03/10 21:57:20   2722] |    67.75%|        0|  -0.554|-485.408|   0:00:00.0| 1441.0M|
[03/10 21:57:20   2722] +----------+---------+--------+--------+------------+--------+
[03/10 21:57:20   2722] Reclaim Optimization End WNS Slack -0.554  TNS Slack -485.408 Density 67.75
[03/10 21:57:20   2722] 
[03/10 21:57:20   2722] ** Summary: Restruct = 0 Buffer Deletion = 93 Declone = 29 Resize = 752 **
[03/10 21:57:20   2722] --------------------------------------------------------------
[03/10 21:57:20   2722] |                                   | Total     | Sequential |
[03/10 21:57:20   2722] --------------------------------------------------------------
[03/10 21:57:20   2722] | Num insts resized                 |     749  |       0    |
[03/10 21:57:20   2722] | Num insts undone                  |     291  |       0    |
[03/10 21:57:20   2722] | Num insts Downsized               |     749  |       0    |
[03/10 21:57:20   2722] | Num insts Samesized               |       0  |       0    |
[03/10 21:57:20   2722] | Num insts Upsized                 |       0  |       0    |
[03/10 21:57:20   2722] | Num multiple commits+uncommits    |       3  |       -    |
[03/10 21:57:20   2722] --------------------------------------------------------------
[03/10 21:57:20   2722] **** Begin NDR-Layer Usage Statistics ****
[03/10 21:57:20   2722] Layer 7 has 1149 constrained nets 
[03/10 21:57:20   2722] **** End NDR-Layer Usage Statistics ****
[03/10 21:57:20   2722] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.1) (real = 0:00:11.0) **
[03/10 21:57:20   2722] *** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1441.00M, totSessionCpu=0:45:22).
[03/10 21:57:20   2722] Placement Snapshot: Density distribution:
[03/10 21:57:20   2722] [1.00 -  +++]: 11 (1.91%)
[03/10 21:57:20   2722] [0.95 - 1.00]: 3 (0.52%)
[03/10 21:57:20   2722] [0.90 - 0.95]: 1 (0.17%)
[03/10 21:57:20   2722] [0.85 - 0.90]: 5 (0.87%)
[03/10 21:57:20   2722] [0.80 - 0.85]: 8 (1.39%)
[03/10 21:57:20   2722] [0.75 - 0.80]: 6 (1.04%)
[03/10 21:57:20   2722] [0.70 - 0.75]: 8 (1.39%)
[03/10 21:57:20   2722] [0.65 - 0.70]: 12 (2.08%)
[03/10 21:57:20   2722] [0.60 - 0.65]: 23 (3.99%)
[03/10 21:57:20   2722] [0.55 - 0.60]: 32 (5.56%)
[03/10 21:57:20   2722] [0.50 - 0.55]: 35 (6.08%)
[03/10 21:57:20   2722] [0.45 - 0.50]: 36 (6.25%)
[03/10 21:57:20   2722] [0.40 - 0.45]: 54 (9.38%)
[03/10 21:57:20   2722] [0.35 - 0.40]: 31 (5.38%)
[03/10 21:57:20   2722] [0.30 - 0.35]: 38 (6.60%)
[03/10 21:57:20   2722] [0.25 - 0.30]: 38 (6.60%)
[03/10 21:57:20   2722] [0.20 - 0.25]: 93 (16.15%)
[03/10 21:57:20   2722] [0.15 - 0.20]: 96 (16.67%)
[03/10 21:57:20   2722] [0.10 - 0.15]: 42 (7.29%)
[03/10 21:57:20   2722] [0.05 - 0.10]: 4 (0.69%)
[03/10 21:57:20   2722] [0.00 - 0.05]: 0 (0.00%)
[03/10 21:57:20   2722] *** Starting refinePlace (0:45:23 mem=1457.0M) ***
[03/10 21:57:20   2722] Total net bbox length = 4.835e+05 (2.249e+05 2.586e+05) (ext = 1.899e+04)
[03/10 21:57:20   2722] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:57:20   2722] default core: bins with density >  0.75 = 46.9 % ( 293 / 625 )
[03/10 21:57:20   2722] Density distribution unevenness ratio = 12.883%
[03/10 21:57:20   2722] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1457.0MB) @(0:45:23 - 0:45:23).
[03/10 21:57:20   2722] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:57:20   2722] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1457.0MB
[03/10 21:57:20   2722] Starting refinePlace ...
[03/10 21:57:20   2722] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:57:20   2722] default core: bins with density >  0.75 = 44.2 % ( 276 / 625 )
[03/10 21:57:20   2722] Density distribution unevenness ratio = 12.731%
[03/10 21:57:21   2723]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 21:57:21   2723] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1459.8MB) @(0:45:23 - 0:45:23).
[03/10 21:57:21   2723] Move report: preRPlace moves 5998 insts, mean move: 0.74 um, max move: 5.00 um
[03/10 21:57:21   2723] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_9627_0): (329.20, 413.20) --> (327.80, 416.80)
[03/10 21:57:21   2723] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/10 21:57:21   2723] wireLenOptFixPriorityInst 0 inst fixed
[03/10 21:57:21   2723] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:57:21   2723] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1459.8MB) @(0:45:23 - 0:45:23).
[03/10 21:57:21   2723] Move report: Detail placement moves 5998 insts, mean move: 0.74 um, max move: 5.00 um
[03/10 21:57:21   2723] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_9627_0): (329.20, 413.20) --> (327.80, 416.80)
[03/10 21:57:21   2723] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1459.8MB
[03/10 21:57:21   2723] Statistics of distance of Instance movement in refine placement:
[03/10 21:57:21   2723]   maximum (X+Y) =         5.00 um
[03/10 21:57:21   2723]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_9627_0) with max move: (329.2, 413.2) -> (327.8, 416.8)
[03/10 21:57:21   2723]   mean    (X+Y) =         0.74 um
[03/10 21:57:21   2723] Summary Report:
[03/10 21:57:21   2723] Instances move: 5998 (out of 30065 movable)
[03/10 21:57:21   2723] Mean displacement: 0.74 um
[03/10 21:57:21   2723] Max displacement: 5.00 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_9627_0) (329.2, 413.2) -> (327.8, 416.8)
[03/10 21:57:21   2723] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/10 21:57:21   2723] Total instances moved : 5998
[03/10 21:57:21   2723] Total net bbox length = 4.866e+05 (2.270e+05 2.596e+05) (ext = 1.900e+04)
[03/10 21:57:21   2723] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1459.8MB
[03/10 21:57:21   2723] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1459.8MB) @(0:45:23 - 0:45:24).
[03/10 21:57:21   2723] *** Finished refinePlace (0:45:24 mem=1459.8M) ***
[03/10 21:57:21   2723] Finished re-routing un-routed nets (0:00:00.0 1459.8M)
[03/10 21:57:21   2723] 
[03/10 21:57:21   2723] 
[03/10 21:57:21   2723] Density : 0.6775
[03/10 21:57:21   2723] Max route overflow : 0.0000
[03/10 21:57:21   2723] 
[03/10 21:57:21   2723] 
[03/10 21:57:21   2723] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1459.8M) ***
[03/10 21:57:22   2724] ** GigaOpt Optimizer WNS Slack -0.554 TNS Slack -485.588 Density 67.75
[03/10 21:57:22   2724] **** Begin NDR-Layer Usage Statistics ****
[03/10 21:57:22   2724] Layer 7 has 1149 constrained nets 
[03/10 21:57:22   2724] **** End NDR-Layer Usage Statistics ****
[03/10 21:57:22   2724] 
[03/10 21:57:22   2724] *** Finish pre-CTS Setup Fixing (cpu=0:05:29 real=0:05:29 mem=1459.8M) ***
[03/10 21:57:22   2724] 
[03/10 21:57:22   2724] End: GigaOpt Optimization in TNS mode
[03/10 21:57:22   2724] Info: 1 clock net  excluded from IPO operation.
[03/10 21:57:22   2724] Begin: Area Reclaim Optimization
[03/10 21:57:22   2724] PhyDesignGrid: maxLocalDensity 0.98
[03/10 21:57:22   2724] #spOpts: N=65 mergeVia=F 
[03/10 21:57:22   2724] Reclaim Optimization WNS Slack -0.554  TNS Slack -485.588 Density 67.75
[03/10 21:57:22   2724] +----------+---------+--------+--------+------------+--------+
[03/10 21:57:22   2724] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 21:57:22   2724] +----------+---------+--------+--------+------------+--------+
[03/10 21:57:22   2724] |    67.75%|        -|  -0.554|-485.588|   0:00:00.0| 1451.3M|
[03/10 21:57:23   2725] |    67.75%|        1|  -0.554|-485.588|   0:00:01.0| 1451.3M|
[03/10 21:57:25   2727] |    67.69%|      118|  -0.554|-485.595|   0:00:02.0| 1451.3M|
[03/10 21:57:25   2727] |    67.68%|       13|  -0.554|-485.595|   0:00:00.0| 1451.3M|
[03/10 21:57:25   2727] |    67.68%|        0|  -0.554|-485.595|   0:00:00.0| 1451.3M|
[03/10 21:57:25   2727] +----------+---------+--------+--------+------------+--------+
[03/10 21:57:25   2727] Reclaim Optimization End WNS Slack -0.554  TNS Slack -485.595 Density 67.68
[03/10 21:57:25   2727] 
[03/10 21:57:25   2727] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 128 **
[03/10 21:57:25   2727] --------------------------------------------------------------
[03/10 21:57:25   2727] |                                   | Total     | Sequential |
[03/10 21:57:25   2727] --------------------------------------------------------------
[03/10 21:57:25   2727] | Num insts resized                 |     116  |       0    |
[03/10 21:57:25   2727] | Num insts undone                  |       3  |       0    |
[03/10 21:57:25   2727] | Num insts Downsized               |     116  |       0    |
[03/10 21:57:25   2727] | Num insts Samesized               |       0  |       0    |
[03/10 21:57:25   2727] | Num insts Upsized                 |       0  |       0    |
[03/10 21:57:25   2727] | Num multiple commits+uncommits    |      12  |       -    |
[03/10 21:57:25   2727] --------------------------------------------------------------
[03/10 21:57:25   2727] **** Begin NDR-Layer Usage Statistics ****
[03/10 21:57:25   2727] Layer 7 has 1149 constrained nets 
[03/10 21:57:25   2727] **** End NDR-Layer Usage Statistics ****
[03/10 21:57:25   2727] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:03.0) **
[03/10 21:57:25   2728] *** Starting refinePlace (0:45:28 mem=1451.3M) ***
[03/10 21:57:25   2728] Total net bbox length = 4.866e+05 (2.271e+05 2.596e+05) (ext = 1.900e+04)
[03/10 21:57:25   2728] Starting refinePlace ...
[03/10 21:57:25   2728] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:57:26   2728] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:57:26   2728] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1451.3MB) @(0:45:28 - 0:45:28).
[03/10 21:57:26   2728] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:57:26   2728] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1451.3MB
[03/10 21:57:26   2728] Statistics of distance of Instance movement in refine placement:
[03/10 21:57:26   2728]   maximum (X+Y) =         0.00 um
[03/10 21:57:26   2728]   mean    (X+Y) =         0.00 um
[03/10 21:57:26   2728] Summary Report:
[03/10 21:57:26   2728] Instances move: 0 (out of 30064 movable)
[03/10 21:57:26   2728] Mean displacement: 0.00 um
[03/10 21:57:26   2728] Max displacement: 0.00 um 
[03/10 21:57:26   2728] Total instances moved : 0
[03/10 21:57:26   2728] Total net bbox length = 4.866e+05 (2.271e+05 2.596e+05) (ext = 1.900e+04)
[03/10 21:57:26   2728] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1451.3MB
[03/10 21:57:26   2728] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1451.3MB) @(0:45:28 - 0:45:28).
[03/10 21:57:26   2728] *** Finished refinePlace (0:45:28 mem=1451.3M) ***
[03/10 21:57:26   2728] Finished re-routing un-routed nets (0:00:00.0 1451.3M)
[03/10 21:57:26   2728] 
[03/10 21:57:26   2728] 
[03/10 21:57:26   2728] Density : 0.6768
[03/10 21:57:26   2728] Max route overflow : 0.0000
[03/10 21:57:26   2728] 
[03/10 21:57:26   2728] 
[03/10 21:57:26   2728] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1451.3M) ***
[03/10 21:57:26   2728] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1302.51M, totSessionCpu=0:45:29).
[03/10 21:57:26   2729] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 21:57:26   2729] [PSP] Started earlyGlobalRoute kernel
[03/10 21:57:26   2729] [PSP] Initial Peak syMemory usage = 1302.5 MB
[03/10 21:57:26   2729] (I)       Reading DB...
[03/10 21:57:27   2729] (I)       congestionReportName   : 
[03/10 21:57:27   2729] (I)       buildTerm2TermWires    : 1
[03/10 21:57:27   2729] (I)       doTrackAssignment      : 1
[03/10 21:57:27   2729] (I)       dumpBookshelfFiles     : 0
[03/10 21:57:27   2729] (I)       numThreads             : 1
[03/10 21:57:27   2729] [NR-eagl] honorMsvRouteConstraint: false
[03/10 21:57:27   2729] (I)       honorPin               : false
[03/10 21:57:27   2729] (I)       honorPinGuide          : true
[03/10 21:57:27   2729] (I)       honorPartition         : false
[03/10 21:57:27   2729] (I)       allowPartitionCrossover: false
[03/10 21:57:27   2729] (I)       honorSingleEntry       : true
[03/10 21:57:27   2729] (I)       honorSingleEntryStrong : true
[03/10 21:57:27   2729] (I)       handleViaSpacingRule   : false
[03/10 21:57:27   2729] (I)       PDConstraint           : none
[03/10 21:57:27   2729] (I)       expBetterNDRHandling   : false
[03/10 21:57:27   2729] [NR-eagl] honorClockSpecNDR      : 0
[03/10 21:57:27   2729] (I)       routingEffortLevel     : 3
[03/10 21:57:27   2729] [NR-eagl] minRouteLayer          : 2
[03/10 21:57:27   2729] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 21:57:27   2729] (I)       numRowsPerGCell        : 1
[03/10 21:57:27   2729] (I)       speedUpLargeDesign     : 0
[03/10 21:57:27   2729] (I)       speedUpBlkViolationClean: 0
[03/10 21:57:27   2729] (I)       multiThreadingTA       : 0
[03/10 21:57:27   2729] (I)       blockedPinEscape       : 1
[03/10 21:57:27   2729] (I)       blkAwareLayerSwitching : 0
[03/10 21:57:27   2729] (I)       betterClockWireModeling: 1
[03/10 21:57:27   2729] (I)       punchThroughDistance   : 500.00
[03/10 21:57:27   2729] (I)       scenicBound            : 1.15
[03/10 21:57:27   2729] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 21:57:27   2729] (I)       source-to-sink ratio   : 0.00
[03/10 21:57:27   2729] (I)       targetCongestionRatioH : 1.00
[03/10 21:57:27   2729] (I)       targetCongestionRatioV : 1.00
[03/10 21:57:27   2729] (I)       layerCongestionRatio   : 0.70
[03/10 21:57:27   2729] (I)       m1CongestionRatio      : 0.10
[03/10 21:57:27   2729] (I)       m2m3CongestionRatio    : 0.70
[03/10 21:57:27   2729] (I)       localRouteEffort       : 1.00
[03/10 21:57:27   2729] (I)       numSitesBlockedByOneVia: 8.00
[03/10 21:57:27   2729] (I)       supplyScaleFactorH     : 1.00
[03/10 21:57:27   2729] (I)       supplyScaleFactorV     : 1.00
[03/10 21:57:27   2729] (I)       highlight3DOverflowFactor: 0.00
[03/10 21:57:27   2729] (I)       doubleCutViaModelingRatio: 0.00
[03/10 21:57:27   2729] (I)       blockTrack             : 
[03/10 21:57:27   2729] (I)       readTROption           : true
[03/10 21:57:27   2729] (I)       extraSpacingBothSide   : false
[03/10 21:57:27   2729] [NR-eagl] numTracksPerClockWire  : 0
[03/10 21:57:27   2729] (I)       routeSelectedNetsOnly  : false
[03/10 21:57:27   2729] (I)       before initializing RouteDB syMemory usage = 1323.1 MB
[03/10 21:57:27   2729] (I)       starting read tracks
[03/10 21:57:27   2729] (I)       build grid graph
[03/10 21:57:27   2729] (I)       build grid graph start
[03/10 21:57:27   2729] [NR-eagl] Layer1 has no routable track
[03/10 21:57:27   2729] [NR-eagl] Layer2 has single uniform track structure
[03/10 21:57:27   2729] [NR-eagl] Layer3 has single uniform track structure
[03/10 21:57:27   2729] [NR-eagl] Layer4 has single uniform track structure
[03/10 21:57:27   2729] [NR-eagl] Layer5 has single uniform track structure
[03/10 21:57:27   2729] [NR-eagl] Layer6 has single uniform track structure
[03/10 21:57:27   2729] [NR-eagl] Layer7 has single uniform track structure
[03/10 21:57:27   2729] [NR-eagl] Layer8 has single uniform track structure
[03/10 21:57:27   2729] (I)       build grid graph end
[03/10 21:57:27   2729] (I)       Layer1   numNetMinLayer=30937
[03/10 21:57:27   2729] (I)       Layer2   numNetMinLayer=0
[03/10 21:57:27   2729] (I)       Layer3   numNetMinLayer=0
[03/10 21:57:27   2729] (I)       Layer4   numNetMinLayer=0
[03/10 21:57:27   2729] (I)       Layer5   numNetMinLayer=0
[03/10 21:57:27   2729] (I)       Layer6   numNetMinLayer=0
[03/10 21:57:27   2729] (I)       Layer7   numNetMinLayer=1149
[03/10 21:57:27   2729] (I)       Layer8   numNetMinLayer=0
[03/10 21:57:27   2729] (I)       numViaLayers=7
[03/10 21:57:27   2729] (I)       end build via table
[03/10 21:57:27   2729] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 21:57:27   2729] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 21:57:27   2729] (I)       readDataFromPlaceDB
[03/10 21:57:27   2729] (I)       Read net information..
[03/10 21:57:27   2729] [NR-eagl] Read numTotalNets=32086  numIgnoredNets=0
[03/10 21:57:27   2729] (I)       Read testcase time = 0.010 seconds
[03/10 21:57:27   2729] 
[03/10 21:57:27   2729] (I)       totalPins=106662  totalGlobalPin=102882 (96.46%)
[03/10 21:57:27   2729] (I)       Model blockage into capacity
[03/10 21:57:27   2729] (I)       Read numBlocks=16844  numPreroutedWires=0  numCapScreens=0
[03/10 21:57:27   2729] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 21:57:27   2729] (I)       blocked area on Layer2 : 63314665600  (7.59%)
[03/10 21:57:27   2729] (I)       blocked area on Layer3 : 34695056000  (4.16%)
[03/10 21:57:27   2729] (I)       blocked area on Layer4 : 274877556800  (32.93%)
[03/10 21:57:27   2729] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 21:57:27   2729] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 21:57:27   2729] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 21:57:27   2729] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 21:57:27   2729] (I)       Modeling time = 0.020 seconds
[03/10 21:57:27   2729] 
[03/10 21:57:27   2729] (I)       Number of ignored nets = 0
[03/10 21:57:27   2729] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 21:57:27   2729] (I)       Number of clock nets = 1.  Ignored: No
[03/10 21:57:27   2729] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 21:57:27   2729] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 21:57:27   2729] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 21:57:27   2729] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 21:57:27   2729] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 21:57:27   2729] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 21:57:27   2729] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 21:57:27   2729] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 21:57:27   2729] (I)       Before initializing earlyGlobalRoute syMemory usage = 1328.3 MB
[03/10 21:57:27   2729] (I)       Layer1  viaCost=300.00
[03/10 21:57:27   2729] (I)       Layer2  viaCost=100.00
[03/10 21:57:27   2729] (I)       Layer3  viaCost=100.00
[03/10 21:57:27   2729] (I)       Layer4  viaCost=100.00
[03/10 21:57:27   2729] (I)       Layer5  viaCost=100.00
[03/10 21:57:27   2729] (I)       Layer6  viaCost=200.00
[03/10 21:57:27   2729] (I)       Layer7  viaCost=100.00
[03/10 21:57:27   2729] (I)       ---------------------Grid Graph Info--------------------
[03/10 21:57:27   2729] (I)       routing area        :  (0, 0) - (916000, 911200)
[03/10 21:57:27   2729] (I)       core area           :  (20000, 20000) - (896000, 891200)
[03/10 21:57:27   2729] (I)       Site Width          :   400  (dbu)
[03/10 21:57:27   2729] (I)       Row Height          :  3600  (dbu)
[03/10 21:57:27   2729] (I)       GCell Width         :  3600  (dbu)
[03/10 21:57:27   2729] (I)       GCell Height        :  3600  (dbu)
[03/10 21:57:27   2729] (I)       grid                :   254   253     8
[03/10 21:57:27   2729] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 21:57:27   2729] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 21:57:27   2729] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 21:57:27   2729] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 21:57:27   2729] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 21:57:27   2729] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 21:57:27   2729] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 21:57:27   2729] (I)       Total num of tracks :     0  2290  2277  2290  2277  2290   569   572
[03/10 21:57:27   2729] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 21:57:27   2729] (I)       --------------------------------------------------------
[03/10 21:57:27   2729] 
[03/10 21:57:27   2729] [NR-eagl] ============ Routing rule table ============
[03/10 21:57:27   2729] [NR-eagl] Rule id 0. Nets 32086 
[03/10 21:57:27   2729] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 21:57:27   2729] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 21:57:27   2729] [NR-eagl] ========================================
[03/10 21:57:27   2729] [NR-eagl] 
[03/10 21:57:27   2729] (I)       After initializing earlyGlobalRoute syMemory usage = 1328.3 MB
[03/10 21:57:27   2729] (I)       Loading and dumping file time : 0.27 seconds
[03/10 21:57:27   2729] (I)       ============= Initialization =============
[03/10 21:57:27   2729] (I)       total 2D Cap : 289242 = (144526 H, 144716 V)
[03/10 21:57:27   2729] [NR-eagl] Layer group 1: route 1149 net(s) in layer range [7, 8]
[03/10 21:57:27   2729] (I)       ============  Phase 1a Route ============
[03/10 21:57:27   2729] (I)       Phase 1a runs 0.01 seconds
[03/10 21:57:27   2729] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/10 21:57:27   2729] (I)       Usage: 35218 = (14648 H, 20570 V) = (10.14% H, 14.21% V) = (2.637e+04um H, 3.703e+04um V)
[03/10 21:57:27   2729] (I)       
[03/10 21:57:27   2729] (I)       ============  Phase 1b Route ============
[03/10 21:57:27   2729] (I)       Phase 1b runs 0.01 seconds
[03/10 21:57:27   2729] (I)       Usage: 35251 = (14661 H, 20590 V) = (10.14% H, 14.23% V) = (2.639e+04um H, 3.706e+04um V)
[03/10 21:57:27   2729] (I)       
[03/10 21:57:27   2729] (I)       earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.22% V. EstWL: 6.345180e+04um
[03/10 21:57:27   2729] (I)       ============  Phase 1c Route ============
[03/10 21:57:27   2729] (I)       Level2 Grid: 51 x 51
[03/10 21:57:27   2729] (I)       Phase 1c runs 0.00 seconds
[03/10 21:57:27   2729] (I)       Usage: 35251 = (14661 H, 20590 V) = (10.14% H, 14.23% V) = (2.639e+04um H, 3.706e+04um V)
[03/10 21:57:27   2729] (I)       
[03/10 21:57:27   2729] (I)       ============  Phase 1d Route ============
[03/10 21:57:27   2729] (I)       Phase 1d runs 0.00 seconds
[03/10 21:57:27   2729] (I)       Usage: 35255 = (14665 H, 20590 V) = (10.15% H, 14.23% V) = (2.640e+04um H, 3.706e+04um V)
[03/10 21:57:27   2729] (I)       
[03/10 21:57:27   2729] (I)       ============  Phase 1e Route ============
[03/10 21:57:27   2729] (I)       Phase 1e runs 0.00 seconds
[03/10 21:57:27   2729] (I)       Usage: 35255 = (14665 H, 20590 V) = (10.15% H, 14.23% V) = (2.640e+04um H, 3.706e+04um V)
[03/10 21:57:27   2729] (I)       
[03/10 21:57:27   2729] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.18% V. EstWL: 6.345900e+04um
[03/10 21:57:27   2729] [NR-eagl] 
[03/10 21:57:27   2729] (I)       dpBasedLA: time=0.01  totalOF=6443  totalVia=46624  totalWL=35252  total(Via+WL)=81876 
[03/10 21:57:27   2729] (I)       total 2D Cap : 2898662 = (1268475 H, 1630187 V)
[03/10 21:57:27   2729] [NR-eagl] Layer group 2: route 30937 net(s) in layer range [2, 8]
[03/10 21:57:27   2729] (I)       ============  Phase 1a Route ============
[03/10 21:57:27   2729] (I)       Phase 1a runs 0.08 seconds
[03/10 21:57:27   2729] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/10 21:57:27   2729] (I)       Usage: 320840 = (151910 H, 168930 V) = (11.98% H, 10.36% V) = (2.734e+05um H, 3.041e+05um V)
[03/10 21:57:27   2729] (I)       
[03/10 21:57:27   2729] (I)       ============  Phase 1b Route ============
[03/10 21:57:27   2729] (I)       Phase 1b runs 0.02 seconds
[03/10 21:57:27   2729] (I)       Usage: 320874 = (151939 H, 168935 V) = (11.98% H, 10.36% V) = (2.735e+05um H, 3.041e+05um V)
[03/10 21:57:27   2729] (I)       
[03/10 21:57:27   2729] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 5.141142e+05um
[03/10 21:57:27   2729] (I)       ============  Phase 1c Route ============
[03/10 21:57:27   2729] (I)       Level2 Grid: 51 x 51
[03/10 21:57:27   2729] (I)       Phase 1c runs 0.01 seconds
[03/10 21:57:27   2729] (I)       Usage: 320874 = (151939 H, 168935 V) = (11.98% H, 10.36% V) = (2.735e+05um H, 3.041e+05um V)
[03/10 21:57:27   2729] (I)       
[03/10 21:57:27   2729] (I)       ============  Phase 1d Route ============
[03/10 21:57:27   2729] (I)       Phase 1d runs 0.03 seconds
[03/10 21:57:27   2729] (I)       Usage: 320892 = (151950 H, 168942 V) = (11.98% H, 10.36% V) = (2.735e+05um H, 3.041e+05um V)
[03/10 21:57:27   2729] (I)       
[03/10 21:57:27   2729] (I)       ============  Phase 1e Route ============
[03/10 21:57:27   2729] (I)       Phase 1e runs 0.00 seconds
[03/10 21:57:27   2729] (I)       Usage: 320892 = (151950 H, 168942 V) = (11.98% H, 10.36% V) = (2.735e+05um H, 3.041e+05um V)
[03/10 21:57:27   2729] (I)       
[03/10 21:57:27   2729] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 5.141466e+05um
[03/10 21:57:27   2729] [NR-eagl] 
[03/10 21:57:27   2729] (I)       dpBasedLA: time=0.09  totalOF=9654  totalVia=193673  totalWL=285632  total(Via+WL)=479305 
[03/10 21:57:27   2729] (I)       ============  Phase 1l Route ============
[03/10 21:57:27   2729] (I)       Total Global Routing Runtime: 0.48 seconds
[03/10 21:57:27   2729] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 21:57:27   2729] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/10 21:57:27   2729] (I)       
[03/10 21:57:27   2729] (I)       ============= track Assignment ============
[03/10 21:57:27   2729] (I)       extract Global 3D Wires
[03/10 21:57:27   2729] (I)       Extract Global WL : time=0.02
[03/10 21:57:27   2729] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 21:57:27   2729] (I)       Initialization real time=0.01 seconds
[03/10 21:57:28   2730] (I)       Kernel real time=0.42 seconds
[03/10 21:57:28   2730] (I)       End Greedy Track Assignment
[03/10 21:57:28   2730] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 106419
[03/10 21:57:28   2730] [NR-eagl] Layer2(M2)(V) length: 1.930410e+05um, number of vias: 149723
[03/10 21:57:28   2730] [NR-eagl] Layer3(M3)(H) length: 2.186635e+05um, number of vias: 14495
[03/10 21:57:28   2730] [NR-eagl] Layer4(M4)(V) length: 6.416400e+04um, number of vias: 9956
[03/10 21:57:28   2730] [NR-eagl] Layer5(M5)(H) length: 3.679592e+04um, number of vias: 8457
[03/10 21:57:28   2730] [NR-eagl] Layer6(M6)(V) length: 2.135753e+04um, number of vias: 6379
[03/10 21:57:28   2730] [NR-eagl] Layer7(M7)(H) length: 2.714050e+04um, number of vias: 6954
[03/10 21:57:28   2730] [NR-eagl] Layer8(M8)(V) length: 3.734907e+04um, number of vias: 0
[03/10 21:57:28   2730] [NR-eagl] Total length: 5.985116e+05um, number of vias: 302383
[03/10 21:57:28   2730] [NR-eagl] End Peak syMemory usage = 1298.4 MB
[03/10 21:57:28   2730] [NR-eagl] Early Global Router Kernel+IO runtime : 1.59 seconds
[03/10 21:57:28   2730] Extraction called for design 'core' of instances=30064 and nets=32344 using extraction engine 'preRoute' .
[03/10 21:57:28   2730] PreRoute RC Extraction called for design core.
[03/10 21:57:28   2730] RC Extraction called in multi-corner(2) mode.
[03/10 21:57:28   2730] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 21:57:28   2730] RCMode: PreRoute
[03/10 21:57:28   2730]       RC Corner Indexes            0       1   
[03/10 21:57:28   2730] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 21:57:28   2730] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 21:57:28   2730] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 21:57:28   2730] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 21:57:28   2730] Shrink Factor                : 1.00000
[03/10 21:57:28   2730] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 21:57:28   2730] Using capacitance table file ...
[03/10 21:57:28   2730] Updating RC grid for preRoute extraction ...
[03/10 21:57:28   2730] Initializing multi-corner capacitance tables ... 
[03/10 21:57:28   2730] Initializing multi-corner resistance tables ...
[03/10 21:57:28   2731] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1287.746M)
[03/10 21:57:29   2731] Compute RC Scale Done ...
[03/10 21:57:29   2731] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 21:57:29   2731] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 21:57:29   2731] 
[03/10 21:57:29   2731] ** np local hotspot detection info verbose **
[03/10 21:57:29   2731] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 21:57:29   2731] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/10 21:57:29   2731] 
[03/10 21:57:29   2732] #################################################################################
[03/10 21:57:29   2732] # Design Stage: PreRoute
[03/10 21:57:29   2732] # Design Name: core
[03/10 21:57:29   2732] # Design Mode: 65nm
[03/10 21:57:29   2732] # Analysis Mode: MMMC Non-OCV 
[03/10 21:57:29   2732] # Parasitics Mode: No SPEF/RCDB
[03/10 21:57:29   2732] # Signoff Settings: SI Off 
[03/10 21:57:29   2732] #################################################################################
[03/10 21:57:30   2733] AAE_INFO: 1 threads acquired from CTE.
[03/10 21:57:30   2733] Calculate delays in BcWc mode...
[03/10 21:57:30   2733] Topological Sorting (CPU = 0:00:00.1, MEM = 1343.0M, InitMEM = 1343.0M)
[03/10 21:57:34   2736] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 21:57:34   2736] End delay calculation. (MEM=1359.57 CPU=0:00:03.6 REAL=0:00:03.0)
[03/10 21:57:34   2736] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 1359.6M) ***
[03/10 21:57:35   2737] Begin: GigaOpt postEco DRV Optimization
[03/10 21:57:35   2737] Info: 1 clock net  excluded from IPO operation.
[03/10 21:57:35   2737] PhyDesignGrid: maxLocalDensity 0.98
[03/10 21:57:35   2737] #spOpts: N=65 
[03/10 21:57:35   2737] Core basic site is core
[03/10 21:57:35   2737] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 21:57:38   2740] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 21:57:38   2740] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/10 21:57:38   2740] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 21:57:38   2740] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/10 21:57:38   2740] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 21:57:38   2740] DEBUG: @coeDRVCandCache::init.
[03/10 21:57:38   2741] Info: violation cost 9.913831 (cap = 0.521767, tran = 4.392064, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[03/10 21:57:38   2741] |     1   |     9   |     1   |      1  |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          0|  67.68  |            |           |
[03/10 21:57:38   2741] Info: violation cost 5.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[03/10 21:57:38   2741] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          1|  67.68  |   0:00:00.0|    1435.9M|
[03/10 21:57:38   2741] Info: violation cost 5.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[03/10 21:57:38   2741] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          0|  67.68  |   0:00:00.0|    1435.9M|
[03/10 21:57:38   2741] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 21:57:38   2741] **** Begin NDR-Layer Usage Statistics ****
[03/10 21:57:38   2741] Layer 7 has 342 constrained nets 
[03/10 21:57:38   2741] **** End NDR-Layer Usage Statistics ****
[03/10 21:57:38   2741] 
[03/10 21:57:38   2741] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=1435.9M) ***
[03/10 21:57:38   2741] 
[03/10 21:57:39   2741] *** Starting refinePlace (0:45:42 mem=1467.9M) ***
[03/10 21:57:39   2741] Total net bbox length = 4.866e+05 (2.271e+05 2.596e+05) (ext = 1.900e+04)
[03/10 21:57:39   2741] Starting refinePlace ...
[03/10 21:57:39   2741] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:57:39   2741] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:57:39   2741] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1467.9MB) @(0:45:42 - 0:45:42).
[03/10 21:57:39   2741] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:57:39   2741] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1467.9MB
[03/10 21:57:39   2741] Statistics of distance of Instance movement in refine placement:
[03/10 21:57:39   2741]   maximum (X+Y) =         0.00 um
[03/10 21:57:39   2741]   mean    (X+Y) =         0.00 um
[03/10 21:57:39   2741] Summary Report:
[03/10 21:57:39   2741] Instances move: 0 (out of 30064 movable)
[03/10 21:57:39   2741] Mean displacement: 0.00 um
[03/10 21:57:39   2741] Max displacement: 0.00 um 
[03/10 21:57:39   2741] Total instances moved : 0
[03/10 21:57:39   2741] Total net bbox length = 4.866e+05 (2.271e+05 2.596e+05) (ext = 1.900e+04)
[03/10 21:57:39   2741] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1467.9MB
[03/10 21:57:39   2741] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1467.9MB) @(0:45:42 - 0:45:42).
[03/10 21:57:39   2741] *** Finished refinePlace (0:45:42 mem=1467.9M) ***
[03/10 21:57:39   2742] Finished re-routing un-routed nets (0:00:00.0 1467.9M)
[03/10 21:57:39   2742] 
[03/10 21:57:39   2742] 
[03/10 21:57:39   2742] Density : 0.6768
[03/10 21:57:39   2742] Max route overflow : 0.0000
[03/10 21:57:39   2742] 
[03/10 21:57:39   2742] 
[03/10 21:57:39   2742] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1467.9M) ***
[03/10 21:57:39   2742] DEBUG: @coeDRVCandCache::cleanup.
[03/10 21:57:39   2742] End: GigaOpt postEco DRV Optimization
[03/10 21:57:39   2742] GigaOpt: WNS changes after routing: -0.554 -> -0.699 (bump = 0.145)
[03/10 21:57:39   2742] Begin: GigaOpt postEco optimization
[03/10 21:57:40   2742] Info: 1 clock net  excluded from IPO operation.
[03/10 21:57:40   2742] PhyDesignGrid: maxLocalDensity 1.00
[03/10 21:57:40   2742] #spOpts: N=65 
[03/10 21:57:42   2744] *info: 1 clock net excluded
[03/10 21:57:42   2744] *info: 2 special nets excluded.
[03/10 21:57:42   2744] *info: 258 no-driver nets excluded.
[03/10 21:57:43   2745] ** GigaOpt Optimizer WNS Slack -0.699 TNS Slack -589.010 Density 67.68
[03/10 21:57:43   2745] Optimizer WNS Pass 0
[03/10 21:57:43   2745] Active Path Group: reg2reg  
[03/10 21:57:43   2745] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:57:43   2745] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:57:43   2745] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:57:43   2745] |  -0.699|   -0.699|-588.964| -589.010|    67.68%|   0:00:00.0| 1470.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/10 21:57:43   2746] |  -0.674|   -0.674|-586.910| -586.956|    67.69%|   0:00:00.0| 1470.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/10 21:57:44   2747] |  -0.669|   -0.669|-585.207| -585.253|    67.69%|   0:00:01.0| 1470.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/10 21:57:45   2748] |  -0.664|   -0.664|-582.388| -582.434|    67.69%|   0:00:01.0| 1470.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:57:47   2749] |  -0.662|   -0.662|-580.722| -580.768|    67.70%|   0:00:02.0| 1470.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:57:47   2750] |  -0.655|   -0.655|-580.502| -580.548|    67.71%|   0:00:00.0| 1470.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:57:48   2751] |  -0.650|   -0.650|-577.967| -578.013|    67.72%|   0:00:01.0| 1470.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:57:49   2752] |  -0.647|   -0.647|-577.972| -578.018|    67.72%|   0:00:01.0| 1470.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:57:50   2752] |  -0.647|   -0.647|-576.583| -576.629|    67.72%|   0:00:01.0| 1453.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:57:50   2753] |  -0.647|   -0.647|-576.537| -576.583|    67.72%|   0:00:00.0| 1453.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:57:50   2753] |  -0.640|   -0.640|-575.995| -576.041|    67.74%|   0:00:00.0| 1453.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:57:58   2761] |  -0.640|   -0.640|-574.093| -574.139|    67.73%|   0:00:08.0| 1453.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:57:59   2762] |  -0.640|   -0.640|-573.509| -573.555|    67.76%|   0:00:01.0| 1453.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:58:00   2762] |  -0.640|   -0.640|-573.496| -573.542|    67.76%|   0:00:01.0| 1453.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:58:00   2762] |  -0.640|   -0.640|-573.496| -573.542|    67.76%|   0:00:00.0| 1453.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:58:00   2762] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:58:00   2762] 
[03/10 21:58:00   2762] *** Finish Core Optimize Step (cpu=0:00:16.7 real=0:00:17.0 mem=1453.2M) ***
[03/10 21:58:00   2762] Active Path Group: default 
[03/10 21:58:00   2762] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:58:00   2762] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:58:00   2762] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:58:00   2762] |  -0.017|   -0.640|  -0.050| -573.542|    67.76%|   0:00:00.0| 1453.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_91_/D                      |
[03/10 21:58:00   2762] |   0.000|   -0.640|   0.000| -573.491|    67.76%|   0:00:00.0| 1453.2M|   WC_VIEW|       NA| NA                                                 |
[03/10 21:58:00   2762] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:58:00   2762] 
[03/10 21:58:00   2762] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1453.2M) ***
[03/10 21:58:00   2762] 
[03/10 21:58:00   2762] *** Finished Optimize Step Cumulative (cpu=0:00:17.1 real=0:00:17.0 mem=1453.2M) ***
[03/10 21:58:00   2762] ** GigaOpt Optimizer WNS Slack -0.640 TNS Slack -573.491 Density 67.76
[03/10 21:58:00   2763] *** Starting refinePlace (0:46:03 mem=1453.2M) ***
[03/10 21:58:00   2763] Total net bbox length = 4.870e+05 (2.272e+05 2.598e+05) (ext = 1.900e+04)
[03/10 21:58:00   2763] Starting refinePlace ...
[03/10 21:58:00   2763] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:58:00   2763] Move report: legalization moves 5 insts, mean move: 2.40 um, max move: 3.60 um
[03/10 21:58:00   2763] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U4): (439.20, 332.20) --> (439.20, 335.80)
[03/10 21:58:00   2763] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1453.2MB) @(0:46:03 - 0:46:03).
[03/10 21:58:00   2763] Move report: Detail placement moves 5 insts, mean move: 2.40 um, max move: 3.60 um
[03/10 21:58:00   2763] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U4): (439.20, 332.20) --> (439.20, 335.80)
[03/10 21:58:00   2763] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1453.2MB
[03/10 21:58:00   2763] Statistics of distance of Instance movement in refine placement:
[03/10 21:58:00   2763]   maximum (X+Y) =         3.60 um
[03/10 21:58:00   2763]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U4) with max move: (439.2, 332.2) -> (439.2, 335.8)
[03/10 21:58:00   2763]   mean    (X+Y) =         2.40 um
[03/10 21:58:00   2763] Summary Report:
[03/10 21:58:00   2763] Instances move: 5 (out of 30098 movable)
[03/10 21:58:00   2763] Mean displacement: 2.40 um
[03/10 21:58:00   2763] Max displacement: 3.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U4) (439.2, 332.2) -> (439.2, 335.8)
[03/10 21:58:00   2763] 	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2D2
[03/10 21:58:00   2763] Total instances moved : 5
[03/10 21:58:00   2763] Total net bbox length = 4.870e+05 (2.272e+05 2.598e+05) (ext = 1.900e+04)
[03/10 21:58:00   2763] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1453.2MB
[03/10 21:58:00   2763] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1453.2MB) @(0:46:03 - 0:46:03).
[03/10 21:58:00   2763] *** Finished refinePlace (0:46:03 mem=1453.2M) ***
[03/10 21:58:01   2763] Finished re-routing un-routed nets (0:00:00.0 1453.2M)
[03/10 21:58:01   2763] 
[03/10 21:58:01   2763] 
[03/10 21:58:01   2763] Density : 0.6777
[03/10 21:58:01   2763] Max route overflow : 0.0000
[03/10 21:58:01   2763] 
[03/10 21:58:01   2763] 
[03/10 21:58:01   2763] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1453.2M) ***
[03/10 21:58:01   2763] ** GigaOpt Optimizer WNS Slack -0.640 TNS Slack -573.491 Density 67.77
[03/10 21:58:01   2763] **** Begin NDR-Layer Usage Statistics ****
[03/10 21:58:01   2763] Layer 7 has 352 constrained nets 
[03/10 21:58:01   2763] **** End NDR-Layer Usage Statistics ****
[03/10 21:58:01   2763] 
[03/10 21:58:01   2763] *** Finish pre-CTS Setup Fixing (cpu=0:00:18.4 real=0:00:18.0 mem=1453.2M) ***
[03/10 21:58:01   2763] 
[03/10 21:58:01   2763] End: GigaOpt postEco optimization
[03/10 21:58:01   2764] GigaOpt: WNS changes after postEco optimization: -0.554 -> -0.640 (bump = 0.086)
[03/10 21:58:01   2764] Begin: GigaOpt nonLegal postEco optimization
[03/10 21:58:01   2764] Info: 1 clock net  excluded from IPO operation.
[03/10 21:58:01   2764] PhyDesignGrid: maxLocalDensity 1.00
[03/10 21:58:01   2764] #spOpts: N=65 
[03/10 21:58:03   2766] *info: 1 clock net excluded
[03/10 21:58:03   2766] *info: 2 special nets excluded.
[03/10 21:58:03   2766] *info: 258 no-driver nets excluded.
[03/10 21:58:04   2767] ** GigaOpt Optimizer WNS Slack -0.640 TNS Slack -573.491 Density 67.77
[03/10 21:58:04   2767] Optimizer WNS Pass 0
[03/10 21:58:04   2767] Active Path Group: reg2reg  
[03/10 21:58:04   2767] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:58:04   2767] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:58:04   2767] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:58:04   2767] |  -0.640|   -0.640|-573.491| -573.491|    67.77%|   0:00:00.0| 1472.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:58:21   2784] |  -0.633|   -0.633|-571.102| -571.102|    67.78%|   0:00:17.0| 1472.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 21:58:25   2788] |  -0.633|   -0.633|-569.479| -569.479|    67.79%|   0:00:04.0| 1472.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:58:26   2788] |  -0.633|   -0.633|-569.304| -569.304|    67.80%|   0:00:01.0| 1472.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:58:26   2789] |  -0.630|   -0.630|-568.374| -568.374|    67.85%|   0:00:00.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:58:30   2792] |  -0.630|   -0.630|-565.826| -565.826|    67.86%|   0:00:04.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:58:30   2793] |  -0.630|   -0.630|-565.826| -565.826|    67.86%|   0:00:00.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:58:30   2793] |  -0.626|   -0.626|-565.510| -565.510|    67.86%|   0:00:00.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:58:38   2801] |  -0.626|   -0.626|-564.338| -564.338|    67.88%|   0:00:08.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:58:39   2802] |  -0.626|   -0.626|-564.228| -564.228|    67.88%|   0:00:01.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:58:40   2803] |  -0.626|   -0.626|-563.583| -563.583|    67.93%|   0:00:01.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:58:50   2813] |  -0.627|   -0.627|-563.530| -563.530|    67.96%|   0:00:10.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:58:53   2815] |  -0.627|   -0.627|-563.022| -563.022|    67.98%|   0:00:03.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:58:53   2815] |  -0.627|   -0.627|-562.906| -562.906|    67.98%|   0:00:00.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:58:55   2817] |  -0.627|   -0.627|-562.635| -562.635|    68.01%|   0:00:02.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:58:56   2818] |  -0.627|   -0.627|-562.397| -562.397|    68.03%|   0:00:01.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:58:56   2818] |  -0.627|   -0.627|-562.397| -562.397|    68.03%|   0:00:00.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:58:56   2818] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:58:56   2818] 
[03/10 21:58:56   2818] *** Finish Core Optimize Step (cpu=0:00:51.5 real=0:00:52.0 mem=1455.2M) ***
[03/10 21:58:56   2818] 
[03/10 21:58:56   2818] *** Finished Optimize Step Cumulative (cpu=0:00:51.6 real=0:00:52.0 mem=1455.2M) ***
[03/10 21:58:56   2818] ** GigaOpt Optimizer WNS Slack -0.627 TNS Slack -562.397 Density 68.03
[03/10 21:58:56   2819] *** Starting refinePlace (0:46:59 mem=1455.2M) ***
[03/10 21:58:56   2819] Total net bbox length = 4.875e+05 (2.275e+05 2.600e+05) (ext = 1.900e+04)
[03/10 21:58:56   2819] Starting refinePlace ...
[03/10 21:58:56   2819] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 21:58:56   2819] default core: bins with density >  0.75 = 44.6 % ( 279 / 625 )
[03/10 21:58:56   2819] Density distribution unevenness ratio = 12.891%
[03/10 21:58:57   2819]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 21:58:57   2819] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1460.1MB) @(0:46:59 - 0:47:00).
[03/10 21:58:57   2819] Move report: preRPlace moves 2077 insts, mean move: 0.68 um, max move: 4.40 um
[03/10 21:58:57   2819] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8273_0): (244.80, 422.20) --> (242.20, 420.40)
[03/10 21:58:57   2819] 	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
[03/10 21:58:57   2819] Move report: Detail placement moves 2077 insts, mean move: 0.68 um, max move: 4.40 um
[03/10 21:58:57   2819] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8273_0): (244.80, 422.20) --> (242.20, 420.40)
[03/10 21:58:57   2819] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1460.1MB
[03/10 21:58:57   2819] Statistics of distance of Instance movement in refine placement:
[03/10 21:58:57   2819]   maximum (X+Y) =         4.40 um
[03/10 21:58:57   2819]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8273_0) with max move: (244.8, 422.2) -> (242.2, 420.4)
[03/10 21:58:57   2819]   mean    (X+Y) =         0.68 um
[03/10 21:58:57   2819] Summary Report:
[03/10 21:58:57   2819] Instances move: 2077 (out of 30248 movable)
[03/10 21:58:57   2819] Mean displacement: 0.68 um
[03/10 21:58:57   2819] Max displacement: 4.40 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8273_0) (244.8, 422.2) -> (242.2, 420.4)
[03/10 21:58:57   2819] 	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
[03/10 21:58:57   2819] Total instances moved : 2077
[03/10 21:58:57   2819] Total net bbox length = 4.884e+05 (2.281e+05 2.603e+05) (ext = 1.900e+04)
[03/10 21:58:57   2819] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1460.1MB
[03/10 21:58:57   2819] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1460.1MB) @(0:46:59 - 0:47:00).
[03/10 21:58:57   2819] *** Finished refinePlace (0:47:00 mem=1460.1M) ***
[03/10 21:58:57   2820] Finished re-routing un-routed nets (0:00:00.0 1460.1M)
[03/10 21:58:57   2820] 
[03/10 21:58:57   2820] 
[03/10 21:58:57   2820] Density : 0.6803
[03/10 21:58:57   2820] Max route overflow : 0.0000
[03/10 21:58:57   2820] 
[03/10 21:58:57   2820] 
[03/10 21:58:57   2820] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1460.1M) ***
[03/10 21:58:57   2820] ** GigaOpt Optimizer WNS Slack -0.627 TNS Slack -562.397 Density 68.03
[03/10 21:58:57   2820] Optimizer WNS Pass 1
[03/10 21:58:57   2820] Active Path Group: reg2reg  
[03/10 21:58:58   2820] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:58:58   2820] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 21:58:58   2820] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 21:58:58   2820] |  -0.627|   -0.627|-562.397| -562.397|    68.03%|   0:00:01.0| 1460.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/10 21:59:03   2825] |  -0.625|   -0.625|-561.919| -561.919|    68.05%|   0:00:05.0| 1460.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:59:06   2829] |  -0.625|   -0.625|-561.701| -561.701|    68.05%|   0:00:03.0| 1460.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:59:07   2829] |  -0.625|   -0.625|-561.446| -561.446|    68.06%|   0:00:01.0| 1460.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:59:07   2829] |  -0.621|   -0.621|-560.857| -560.857|    68.08%|   0:00:00.0| 1460.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:59:23   2845] |  -0.621|   -0.621|-560.070| -560.070|    68.09%|   0:00:16.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:59:26   2849] |  -0.621|   -0.621|-560.031| -560.031|    68.10%|   0:00:03.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:59:27   2850] |  -0.621|   -0.621|-559.771| -559.771|    68.10%|   0:00:01.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:59:28   2850] |  -0.618|   -0.618|-558.478| -558.478|    68.17%|   0:00:01.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:59:36   2858] |  -0.618|   -0.618|-557.095| -557.095|    68.17%|   0:00:08.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:59:37   2859] |  -0.618|   -0.618|-556.759| -556.759|    68.18%|   0:00:01.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:59:37   2860] |  -0.618|   -0.618|-556.600| -556.600|    68.20%|   0:00:00.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 21:59:38   2860] |  -0.618|   -0.618|-556.473| -556.473|    68.22%|   0:00:01.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:00:05   2887] |  -0.619|   -0.619|-555.930| -555.930|    68.29%|   0:00:27.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:00:12   2894] |  -0.619|   -0.619|-555.848| -555.848|    68.37%|   0:00:07.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/10 22:00:12   2895] |  -0.619|   -0.619|-555.742| -555.742|    68.37%|   0:00:00.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/10 22:00:17   2900] |  -0.618|   -0.618|-555.394| -555.394|    68.46%|   0:00:05.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:00:18   2900] |  -0.616|   -0.616|-555.245| -555.245|    68.46%|   0:00:01.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:00:22   2904] |  -0.616|   -0.616|-555.194| -555.194|    68.46%|   0:00:04.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:00:22   2905] |  -0.616|   -0.616|-554.934| -554.934|    68.49%|   0:00:00.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:00:23   2905] |  -0.616|   -0.616|-554.820| -554.820|    68.49%|   0:00:01.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:00:35   2917] |  -0.616|   -0.616|-554.581| -554.581|    68.53%|   0:00:12.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:00:40   2922] |  -0.616|   -0.616|-554.544| -554.544|    68.57%|   0:00:05.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:00:42   2924] |  -0.616|   -0.616|-554.623| -554.623|    68.59%|   0:00:02.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:00:42   2924] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:00:42   2924] 
[03/10 22:00:42   2924] *** Finish Core Optimize Step (cpu=0:01:44 real=0:01:45 mem=1469.6M) ***
[03/10 22:00:42   2924] Active Path Group: default 
[03/10 22:00:42   2924] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:00:42   2924] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:00:42   2924] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:00:42   2924] |  -0.007|   -0.616|  -0.007| -554.623|    68.59%|   0:00:00.0| 1469.6M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/10 22:00:42   2924] |   0.000|   -0.616|   0.000| -554.595|    68.59%|   0:00:00.0| 1469.6M|   WC_VIEW|       NA| NA                                                 |
[03/10 22:00:42   2924] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:00:42   2924] 
[03/10 22:00:42   2924] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1469.6M) ***
[03/10 22:00:42   2924] 
[03/10 22:00:42   2924] *** Finished Optimize Step Cumulative (cpu=0:01:44 real=0:01:45 mem=1469.6M) ***
[03/10 22:00:42   2924] ** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -554.595 Density 68.59
[03/10 22:00:42   2924] *** Starting refinePlace (0:48:45 mem=1469.6M) ***
[03/10 22:00:42   2924] Total net bbox length = 4.895e+05 (2.286e+05 2.608e+05) (ext = 1.900e+04)
[03/10 22:00:42   2924] Starting refinePlace ...
[03/10 22:00:42   2924] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:00:42   2925] default core: bins with density >  0.75 = 45.3 % ( 283 / 625 )
[03/10 22:00:42   2925] Density distribution unevenness ratio = 13.091%
[03/10 22:00:43   2925]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 22:00:43   2925] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1472.4MB) @(0:48:45 - 0:48:46).
[03/10 22:00:43   2925] Move report: preRPlace moves 4004 insts, mean move: 0.88 um, max move: 6.00 um
[03/10 22:00:43   2925] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_10772_0): (247.40, 415.00) --> (245.00, 411.40)
[03/10 22:00:43   2925] 	Length: 9 sites, height: 1 rows, site name: core, cell type: OAI21D2
[03/10 22:00:43   2925] wireLenOptFixPriorityInst 0 inst fixed
[03/10 22:00:43   2925] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:00:43   2925] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1472.4MB) @(0:48:46 - 0:48:46).
[03/10 22:00:43   2925] Move report: Detail placement moves 4004 insts, mean move: 0.88 um, max move: 6.00 um
[03/10 22:00:43   2925] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_10772_0): (247.40, 415.00) --> (245.00, 411.40)
[03/10 22:00:43   2925] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1472.4MB
[03/10 22:00:43   2925] Statistics of distance of Instance movement in refine placement:
[03/10 22:00:43   2925]   maximum (X+Y) =         6.00 um
[03/10 22:00:43   2925]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_10772_0) with max move: (247.4, 415) -> (245, 411.4)
[03/10 22:00:43   2925]   mean    (X+Y) =         0.88 um
[03/10 22:00:43   2925] Total instances flipped for legalization: 83
[03/10 22:00:43   2925] Summary Report:
[03/10 22:00:43   2925] Instances move: 4004 (out of 30493 movable)
[03/10 22:00:43   2925] Mean displacement: 0.88 um
[03/10 22:00:43   2925] Max displacement: 6.00 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_10772_0) (247.4, 415) -> (245, 411.4)
[03/10 22:00:43   2925] 	Length: 9 sites, height: 1 rows, site name: core, cell type: OAI21D2
[03/10 22:00:43   2925] Total instances moved : 4004
[03/10 22:00:43   2925] Total net bbox length = 4.914e+05 (2.299e+05 2.615e+05) (ext = 1.900e+04)
[03/10 22:00:43   2925] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1472.4MB
[03/10 22:00:43   2925] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1472.4MB) @(0:48:45 - 0:48:46).
[03/10 22:00:43   2925] *** Finished refinePlace (0:48:46 mem=1472.4M) ***
[03/10 22:00:43   2926] Finished re-routing un-routed nets (0:00:00.0 1472.4M)
[03/10 22:00:43   2926] 
[03/10 22:00:43   2926] 
[03/10 22:00:43   2926] Density : 0.6859
[03/10 22:00:43   2926] Max route overflow : 0.0000
[03/10 22:00:43   2926] 
[03/10 22:00:43   2926] 
[03/10 22:00:43   2926] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1472.4M) ***
[03/10 22:00:44   2926] ** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -554.595 Density 68.59
[03/10 22:00:44   2926] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:00:44   2926] Layer 7 has 328 constrained nets 
[03/10 22:00:44   2926] **** End NDR-Layer Usage Statistics ****
[03/10 22:00:44   2926] 
[03/10 22:00:44   2926] *** Finish pre-CTS Setup Fixing (cpu=0:02:39 real=0:02:40 mem=1472.4M) ***
[03/10 22:00:44   2926] 
[03/10 22:00:44   2926] End: GigaOpt nonLegal postEco optimization
[03/10 22:00:44   2926] Design TNS changes after trial route: -485.495 -> -554.495
[03/10 22:00:44   2926] Begin: GigaOpt TNS recovery
[03/10 22:00:44   2927] Info: 1 clock net  excluded from IPO operation.
[03/10 22:00:44   2927] PhyDesignGrid: maxLocalDensity 1.00
[03/10 22:00:44   2927] #spOpts: N=65 
[03/10 22:00:46   2929] *info: 1 clock net excluded
[03/10 22:00:46   2929] *info: 2 special nets excluded.
[03/10 22:00:46   2929] *info: 258 no-driver nets excluded.
[03/10 22:00:47   2930] ** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -554.595 Density 68.59
[03/10 22:00:47   2930] Optimizer TNS Opt
[03/10 22:00:47   2930] Active Path Group: reg2reg  
[03/10 22:00:47   2930] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:00:47   2930] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:00:47   2930] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:00:47   2930] |  -0.616|   -0.616|-554.595| -554.595|    68.59%|   0:00:00.0| 1472.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:00:54   2936] |  -0.615|   -0.615|-552.675| -552.675|    68.60%|   0:00:07.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:00:54   2936] |  -0.615|   -0.615|-552.671| -552.671|    68.60%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:00:55   2938] |  -0.615|   -0.615|-552.022| -552.022|    68.61%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:00:56   2938] |  -0.615|   -0.615|-551.512| -551.512|    68.63%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:00:59   2941] |  -0.615|   -0.615|-550.549| -550.549|    68.63%|   0:00:03.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/10 22:00:59   2942] |  -0.615|   -0.615|-550.320| -550.320|    68.64%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/10 22:01:01   2944] |  -0.615|   -0.615|-549.942| -549.942|    68.65%|   0:00:02.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_19_/D   |
[03/10 22:01:04   2946] |  -0.615|   -0.615|-549.206| -549.206|    68.66%|   0:00:03.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_/D   |
[03/10 22:01:04   2946] |  -0.615|   -0.615|-549.047| -549.047|    68.66%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_/D   |
[03/10 22:01:05   2947] |  -0.615|   -0.615|-549.240| -549.240|    68.66%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_/D   |
[03/10 22:01:05   2948] |  -0.615|   -0.615|-549.173| -549.173|    68.66%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_/D   |
[03/10 22:01:06   2949] |  -0.615|   -0.615|-548.088| -548.088|    68.66%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
[03/10 22:01:06   2949] |  -0.615|   -0.615|-548.048| -548.048|    68.66%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
[03/10 22:01:08   2950] |  -0.615|   -0.615|-547.930| -547.930|    68.67%|   0:00:02.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_11_/D   |
[03/10 22:01:09   2951] |  -0.615|   -0.615|-547.554| -547.554|    68.67%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
[03/10 22:01:10   2952] |  -0.615|   -0.615|-547.242| -547.242|    68.67%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_/D   |
[03/10 22:01:10   2952] |  -0.615|   -0.615|-547.192| -547.192|    68.67%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_/D   |
[03/10 22:01:10   2952] |  -0.615|   -0.615|-547.166| -547.166|    68.67%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_/D   |
[03/10 22:01:10   2953] |  -0.615|   -0.615|-546.598| -546.598|    68.68%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
[03/10 22:01:11   2953] |  -0.615|   -0.615|-546.589| -546.589|    68.68%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_9_/D    |
[03/10 22:01:11   2953] |  -0.615|   -0.615|-546.567| -546.567|    68.68%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_9_/D    |
[03/10 22:01:12   2954] |  -0.615|   -0.615|-546.259| -546.259|    68.69%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
[03/10 22:01:12   2955] |  -0.615|   -0.615|-545.989| -545.989|    68.69%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
[03/10 22:01:12   2955] |  -0.615|   -0.615|-545.960| -545.960|    68.69%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
[03/10 22:01:12   2955] |  -0.615|   -0.615|-545.480| -545.480|    68.69%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_/D    |
[03/10 22:01:13   2955] |  -0.615|   -0.615|-545.321| -545.321|    68.69%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D    |
[03/10 22:01:14   2956] |  -0.615|   -0.615|-545.070| -545.070|    68.69%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_8_/D    |
[03/10 22:01:14   2956] |  -0.615|   -0.615|-545.061| -545.061|    68.69%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_8_/D    |
[03/10 22:01:14   2957] |  -0.615|   -0.615|-544.961| -544.961|    68.70%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
[03/10 22:01:14   2957] |  -0.615|   -0.615|-544.959| -544.959|    68.70%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
[03/10 22:01:15   2957] |  -0.615|   -0.615|-544.694| -544.694|    68.70%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
[03/10 22:01:15   2958] |  -0.615|   -0.615|-544.622| -544.622|    68.70%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
[03/10 22:01:16   2958] |  -0.615|   -0.615|-544.579| -544.579|    68.70%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/10 22:01:16   2958] |  -0.615|   -0.615|-544.127| -544.127|    68.70%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/10 22:01:16   2958] |  -0.615|   -0.615|-544.013| -544.013|    68.70%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/10 22:01:16   2959] |  -0.615|   -0.615|-544.007| -544.007|    68.70%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
[03/10 22:01:17   2959] |  -0.615|   -0.615|-543.912| -543.912|    68.70%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/10 22:01:17   2959] |  -0.615|   -0.615|-543.911| -543.911|    68.70%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/10 22:01:17   2960] |  -0.615|   -0.615|-543.830| -543.830|    68.70%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/10 22:01:17   2960] |  -0.615|   -0.615|-543.805| -543.805|    68.71%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/10 22:01:17   2960] |  -0.615|   -0.615|-543.795| -543.795|    68.71%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/10 22:01:18   2960] |  -0.615|   -0.615|-543.734| -543.734|    68.71%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
[03/10 22:01:18   2961] |  -0.615|   -0.615|-542.843| -542.843|    68.71%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/10 22:01:18   2961] |  -0.615|   -0.615|-542.716| -542.716|    68.72%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/10 22:01:19   2962] |  -0.615|   -0.615|-542.079| -542.079|    68.72%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
[03/10 22:01:19   2962] |  -0.615|   -0.615|-542.062| -542.062|    68.72%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
[03/10 22:01:20   2962] |  -0.615|   -0.615|-540.870| -540.870|    68.73%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/10 22:01:20   2963] |  -0.615|   -0.615|-540.849| -540.849|    68.73%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/10 22:01:21   2963] |  -0.615|   -0.615|-540.578| -540.578|    68.73%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
[03/10 22:01:21   2963] |  -0.615|   -0.615|-540.553| -540.553|    68.73%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
[03/10 22:01:21   2963] |  -0.615|   -0.615|-540.266| -540.266|    68.73%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_4_/D    |
[03/10 22:01:21   2963] |  -0.615|   -0.615|-540.208| -540.208|    68.73%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_4_/D    |
[03/10 22:01:21   2964] |  -0.615|   -0.615|-540.152| -540.152|    68.73%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D    |
[03/10 22:01:21   2964] |  -0.615|   -0.615|-540.007| -540.007|    68.74%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D    |
[03/10 22:01:22   2964] |  -0.615|   -0.615|-540.008| -540.008|    68.74%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D    |
[03/10 22:01:22   2965] |  -0.615|   -0.615|-539.284| -539.284|    68.74%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
[03/10 22:01:22   2965] |  -0.615|   -0.615|-539.240| -539.240|    68.74%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
[03/10 22:01:23   2965] |  -0.615|   -0.615|-539.141| -539.141|    68.74%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
[03/10 22:01:23   2965] |  -0.615|   -0.615|-538.445| -538.445|    68.75%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_3_/D    |
[03/10 22:01:23   2966] |  -0.615|   -0.615|-538.440| -538.440|    68.75%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_/D    |
[03/10 22:01:24   2966] |  -0.615|   -0.615|-538.394| -538.394|    68.75%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_/D    |
[03/10 22:01:24   2966] |  -0.615|   -0.615|-538.364| -538.364|    68.75%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
[03/10 22:01:24   2966] |  -0.615|   -0.615|-538.289| -538.289|    68.75%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_3_/D    |
[03/10 22:01:24   2966] |  -0.615|   -0.615|-538.285| -538.285|    68.75%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_3_/D    |
[03/10 22:01:24   2967] |  -0.615|   -0.615|-538.084| -538.084|    68.76%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
[03/10 22:01:24   2967] |  -0.615|   -0.615|-537.950| -537.950|    68.75%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
[03/10 22:01:24   2967] |  -0.615|   -0.615|-537.774| -537.774|    68.76%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
[03/10 22:01:25   2967] |  -0.615|   -0.615|-537.748| -537.748|    68.76%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
[03/10 22:01:25   2967] |  -0.615|   -0.615|-537.705| -537.705|    68.76%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
[03/10 22:01:25   2967] |  -0.615|   -0.615|-537.677| -537.677|    68.76%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
[03/10 22:01:25   2968] |  -0.615|   -0.615|-537.540| -537.540|    68.76%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D    |
[03/10 22:01:26   2968] |  -0.615|   -0.615|-537.457| -537.457|    68.77%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_2_/D    |
[03/10 22:01:26   2968] |  -0.615|   -0.615|-537.440| -537.440|    68.77%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
[03/10 22:01:26   2968] |  -0.615|   -0.615|-537.440| -537.440|    68.77%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:01:26   2968] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:01:26   2968] 
[03/10 22:01:26   2968] *** Finish Core Optimize Step (cpu=0:00:38.3 real=0:00:39.0 mem=1464.5M) ***
[03/10 22:01:26   2968] 
[03/10 22:01:26   2968] *** Finished Optimize Step Cumulative (cpu=0:00:38.4 real=0:00:39.0 mem=1464.5M) ***
[03/10 22:01:26   2968] ** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -537.440 Density 68.77
[03/10 22:01:26   2968] *** Starting refinePlace (0:49:29 mem=1464.5M) ***
[03/10 22:01:26   2968] Total net bbox length = 4.919e+05 (2.301e+05 2.618e+05) (ext = 1.900e+04)
[03/10 22:01:26   2968] Starting refinePlace ...
[03/10 22:01:26   2968] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:01:26   2969] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:01:26   2969] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1464.5MB) @(0:49:29 - 0:49:29).
[03/10 22:01:26   2969] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:01:26   2969] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1464.5MB
[03/10 22:01:26   2969] Statistics of distance of Instance movement in refine placement:
[03/10 22:01:26   2969]   maximum (X+Y) =         0.00 um
[03/10 22:01:26   2969]   mean    (X+Y) =         0.00 um
[03/10 22:01:26   2969] Summary Report:
[03/10 22:01:26   2969] Instances move: 0 (out of 30524 movable)
[03/10 22:01:26   2969] Mean displacement: 0.00 um
[03/10 22:01:26   2969] Max displacement: 0.00 um 
[03/10 22:01:26   2969] Total instances moved : 0
[03/10 22:01:26   2969] Total net bbox length = 4.919e+05 (2.301e+05 2.618e+05) (ext = 1.900e+04)
[03/10 22:01:26   2969] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1464.5MB
[03/10 22:01:26   2969] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1464.5MB) @(0:49:29 - 0:49:29).
[03/10 22:01:26   2969] *** Finished refinePlace (0:49:29 mem=1464.5M) ***
[03/10 22:01:26   2969] Finished re-routing un-routed nets (0:00:00.0 1464.5M)
[03/10 22:01:26   2969] 
[03/10 22:01:27   2969] 
[03/10 22:01:27   2969] Density : 0.6877
[03/10 22:01:27   2969] Max route overflow : 0.0000
[03/10 22:01:27   2969] 
[03/10 22:01:27   2969] 
[03/10 22:01:27   2969] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1464.5M) ***
[03/10 22:01:27   2969] ** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -537.440 Density 68.77
[03/10 22:01:27   2969] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:01:27   2969] Layer 7 has 339 constrained nets 
[03/10 22:01:27   2969] **** End NDR-Layer Usage Statistics ****
[03/10 22:01:27   2969] 
[03/10 22:01:27   2969] *** Finish pre-CTS Setup Fixing (cpu=0:00:39.8 real=0:00:40.0 mem=1464.5M) ***
[03/10 22:01:27   2969] 
[03/10 22:01:27   2969] End: GigaOpt TNS recovery
[03/10 22:01:27   2970] GigaOpt: WNS changes after routing: -0.554 -> -0.615 (bump = 0.061)
[03/10 22:01:27   2970] Begin: GigaOpt postEco optimization
[03/10 22:01:27   2970] Info: 1 clock net  excluded from IPO operation.
[03/10 22:01:27   2970] PhyDesignGrid: maxLocalDensity 1.00
[03/10 22:01:27   2970] #spOpts: N=65 
[03/10 22:01:29   2972] *info: 1 clock net excluded
[03/10 22:01:29   2972] *info: 2 special nets excluded.
[03/10 22:01:29   2972] *info: 258 no-driver nets excluded.
[03/10 22:01:30   2973] ** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -537.440 Density 68.77
[03/10 22:01:30   2973] Optimizer WNS Pass 0
[03/10 22:01:30   2973] Active Path Group: reg2reg  
[03/10 22:01:30   2973] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:01:30   2973] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:01:30   2973] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:01:30   2973] |  -0.615|   -0.615|-537.440| -537.440|    68.77%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:01:41   2983] |  -0.615|   -0.615|-538.588| -538.588|    68.79%|   0:00:11.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:01:41   2983] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:01:41   2983] 
[03/10 22:01:41   2983] *** Finish Core Optimize Step (cpu=0:00:10.4 real=0:00:11.0 mem=1464.5M) ***
[03/10 22:01:41   2983] 
[03/10 22:01:41   2983] *** Finished Optimize Step Cumulative (cpu=0:00:10.4 real=0:00:11.0 mem=1464.5M) ***
[03/10 22:01:41   2983] ** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -538.588 Density 68.79
[03/10 22:01:41   2984] *** Starting refinePlace (0:49:44 mem=1464.5M) ***
[03/10 22:01:41   2984] Total net bbox length = 4.920e+05 (2.302e+05 2.619e+05) (ext = 1.900e+04)
[03/10 22:01:41   2984] Starting refinePlace ...
[03/10 22:01:41   2984] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:01:41   2984] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:01:41   2984] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1464.5MB) @(0:49:44 - 0:49:44).
[03/10 22:01:41   2984] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:01:41   2984] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1464.5MB
[03/10 22:01:41   2984] Statistics of distance of Instance movement in refine placement:
[03/10 22:01:41   2984]   maximum (X+Y) =         0.00 um
[03/10 22:01:41   2984]   mean    (X+Y) =         0.00 um
[03/10 22:01:41   2984] Summary Report:
[03/10 22:01:41   2984] Instances move: 0 (out of 30546 movable)
[03/10 22:01:41   2984] Mean displacement: 0.00 um
[03/10 22:01:41   2984] Max displacement: 0.00 um 
[03/10 22:01:41   2984] Total instances moved : 0
[03/10 22:01:41   2984] Total net bbox length = 4.920e+05 (2.302e+05 2.619e+05) (ext = 1.900e+04)
[03/10 22:01:41   2984] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1464.5MB
[03/10 22:01:41   2984] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1464.5MB) @(0:49:44 - 0:49:44).
[03/10 22:01:41   2984] *** Finished refinePlace (0:49:44 mem=1464.5M) ***
[03/10 22:01:41   2984] Finished re-routing un-routed nets (0:00:00.0 1464.5M)
[03/10 22:01:41   2984] 
[03/10 22:01:42   2984] 
[03/10 22:01:42   2984] Density : 0.6879
[03/10 22:01:42   2984] Max route overflow : 0.0000
[03/10 22:01:42   2984] 
[03/10 22:01:42   2984] 
[03/10 22:01:42   2984] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1464.5M) ***
[03/10 22:01:42   2984] ** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -538.588 Density 68.79
[03/10 22:01:42   2984] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:01:42   2984] Layer 7 has 342 constrained nets 
[03/10 22:01:42   2984] **** End NDR-Layer Usage Statistics ****
[03/10 22:01:42   2984] 
[03/10 22:01:42   2984] *** Finish pre-CTS Setup Fixing (cpu=0:00:11.8 real=0:00:12.0 mem=1464.5M) ***
[03/10 22:01:42   2984] 
[03/10 22:01:42   2984] End: GigaOpt postEco optimization
[03/10 22:01:42   2984] *** Steiner Routed Nets: 6.339%; Threshold: 100; Threshold for Hold: 100
[03/10 22:01:42   2984] Start to check current routing status for nets...
[03/10 22:01:42   2984] Using hname+ instead name for net compare
[03/10 22:01:42   2985] All nets are already routed correctly.
[03/10 22:01:42   2985] End to check current routing status for nets (mem=1430.2M)
[03/10 22:01:42   2985] Begin: GigaOpt Optimization in post-eco TNS mode
[03/10 22:01:42   2985] Info: 1 clock net  excluded from IPO operation.
[03/10 22:01:42   2985] PhyDesignGrid: maxLocalDensity 1.00
[03/10 22:01:42   2985] #spOpts: N=65 
[03/10 22:01:42   2985] Core basic site is core
[03/10 22:01:42   2985] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 22:01:44   2987] *info: 1 clock net excluded
[03/10 22:01:44   2987] *info: 2 special nets excluded.
[03/10 22:01:44   2987] *info: 258 no-driver nets excluded.
[03/10 22:01:45   2988] ** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -538.588 Density 68.79
[03/10 22:01:45   2988] Optimizer TNS Opt
[03/10 22:01:45   2988] Active Path Group: reg2reg  
[03/10 22:01:45   2988] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:01:45   2988] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:01:45   2988] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:01:45   2988] |  -0.615|   -0.615|-538.588| -538.588|    68.79%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:01:48   2990] |  -0.615|   -0.615|-538.588| -538.588|    68.79%|   0:00:03.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
[03/10 22:01:48   2991] |  -0.615|   -0.615|-538.588| -538.588|    68.79%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
[03/10 22:01:48   2991] |  -0.615|   -0.615|-538.588| -538.588|    68.79%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
[03/10 22:01:48   2991] |  -0.615|   -0.615|-538.612| -538.612|    68.79%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_2_/D    |
[03/10 22:01:48   2991] |  -0.615|   -0.615|-538.612| -538.612|    68.79%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:01:48   2991] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:01:48   2991] 
[03/10 22:01:48   2991] *** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=1464.5M) ***
[03/10 22:01:48   2991] 
[03/10 22:01:48   2991] *** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=1464.5M) ***
[03/10 22:01:48   2991] ** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -538.612 Density 68.79
[03/10 22:01:48   2991] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:01:48   2991] Layer 7 has 342 constrained nets 
[03/10 22:01:48   2991] **** End NDR-Layer Usage Statistics ****
[03/10 22:01:48   2991] 
[03/10 22:01:48   2991] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=1464.5M) ***
[03/10 22:01:48   2991] 
[03/10 22:01:48   2991] End: GigaOpt Optimization in post-eco TNS mode
[03/10 22:01:49   2991] **optDesign ... cpu = 0:48:35, real = 0:48:37, mem = 1315.7M, totSessionCpu=0:49:52 **
[03/10 22:01:49   2991] ** Profile ** Start :  cpu=0:00:00.0, mem=1315.7M
[03/10 22:01:49   2991] ** Profile ** Other data :  cpu=0:00:00.1, mem=1315.7M
[03/10 22:01:49   2992] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1323.7M
[03/10 22:01:49   2992] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1323.7M
[03/10 22:01:49   2992] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.615  | -0.615  |  0.001  |
|           TNS (ns):|-538.611 |-538.611 |  0.000  |
|    Violating Paths:|  1152   |  1152   |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.794%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1323.7M
[03/10 22:01:50   2992] Info: 1 clock net  excluded from IPO operation.
[03/10 22:01:50   2992] 
[03/10 22:01:50   2992] Begin Power Analysis
[03/10 22:01:50   2992] 
[03/10 22:01:50   2992]     0.00V	    VSS
[03/10 22:01:50   2992]     0.90V	    VDD
[03/10 22:01:50   2992] Begin Processing Timing Library for Power Calculation
[03/10 22:01:50   2992] 
[03/10 22:01:50   2992] Begin Processing Timing Library for Power Calculation
[03/10 22:01:50   2992] 
[03/10 22:01:50   2992] 
[03/10 22:01:50   2992] 
[03/10 22:01:50   2992] Begin Processing Power Net/Grid for Power Calculation
[03/10 22:01:50   2992] 
[03/10 22:01:50   2992] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1118.32MB/1118.32MB)
[03/10 22:01:50   2992] 
[03/10 22:01:50   2992] Begin Processing Timing Window Data for Power Calculation
[03/10 22:01:50   2992] 
[03/10 22:01:50   2993] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1118.32MB/1118.32MB)
[03/10 22:01:50   2993] 
[03/10 22:01:50   2993] Begin Processing User Attributes
[03/10 22:01:50   2993] 
[03/10 22:01:50   2993] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1118.32MB/1118.32MB)
[03/10 22:01:50   2993] 
[03/10 22:01:50   2993] Begin Processing Signal Activity
[03/10 22:01:50   2993] 
[03/10 22:01:52   2994] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1119.11MB/1119.11MB)
[03/10 22:01:52   2994] 
[03/10 22:01:52   2994] Begin Power Computation
[03/10 22:01:52   2994] 
[03/10 22:01:52   2994]       ----------------------------------------------------------
[03/10 22:01:52   2994]       # of cell(s) missing both power/leakage table: 0
[03/10 22:01:52   2994]       # of cell(s) missing power table: 0
[03/10 22:01:52   2994]       # of cell(s) missing leakage table: 0
[03/10 22:01:52   2994]       # of MSMV cell(s) missing power_level: 0
[03/10 22:01:52   2994]       ----------------------------------------------------------
[03/10 22:01:52   2994] 
[03/10 22:01:52   2994] 
[03/10 22:01:55   2998] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1119.21MB/1119.21MB)
[03/10 22:01:55   2998] 
[03/10 22:01:55   2998] Begin Processing User Attributes
[03/10 22:01:55   2998] 
[03/10 22:01:55   2998] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1119.21MB/1119.21MB)
[03/10 22:01:55   2998] 
[03/10 22:01:55   2998] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1119.21MB/1119.21MB)
[03/10 22:01:55   2998] 
[03/10 22:01:56   2999]   Timing Snapshot: (REF)
[03/10 22:01:56   2999]      Weighted WNS: -0.615
[03/10 22:01:56   2999]       All  PG WNS: -0.615
[03/10 22:01:56   2999]       High PG WNS: -0.615
[03/10 22:01:56   2999]       All  PG TNS: -538.612
[03/10 22:01:56   2999]       High PG TNS: -538.612
[03/10 22:01:56   2999]          Tran DRV: 0
[03/10 22:01:56   2999]           Cap DRV: 0
[03/10 22:01:56   2999]        Fanout DRV: 0
[03/10 22:01:56   2999]            Glitch: 0
[03/10 22:01:56   2999]    Category Slack: { [L, -0.615] [H, -0.615] }
[03/10 22:01:56   2999] 
[03/10 22:01:56   2999] Begin: Power Optimization
[03/10 22:01:56   2999] PhyDesignGrid: maxLocalDensity 0.98
[03/10 22:01:56   2999] #spOpts: N=65 mergeVia=F 
[03/10 22:01:57   3000] Reclaim Optimization WNS Slack -0.615  TNS Slack -538.612 Density 68.79
[03/10 22:01:57   3000] +----------+---------+--------+--------+------------+--------+
[03/10 22:01:57   3000] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 22:01:57   3000] +----------+---------+--------+--------+------------+--------+
[03/10 22:01:57   3000] |    68.79%|        -|  -0.615|-538.612|   0:00:00.0| 1472.5M|
[03/10 22:02:01   3004] |    68.79%|        0|  -0.615|-538.612|   0:00:04.0| 1472.5M|
[03/10 22:02:15   3017] |    68.79%|       69|  -0.615|-538.632|   0:00:14.0| 1472.5M|
[03/10 22:02:36   3039] |    68.70%|      111|  -0.615|-538.497|   0:00:21.0| 1466.8M|
[03/10 22:02:37   3040] |    68.70%|        2|  -0.615|-538.497|   0:00:01.0| 1466.8M|
[03/10 22:02:47   3050] |    68.65%|     1555|  -0.615|-538.344|   0:00:10.0| 1469.8M|
[03/10 22:02:47   3050] +----------+---------+--------+--------+------------+--------+
[03/10 22:02:47   3050] Reclaim Optimization End WNS Slack -0.615  TNS Slack -538.344 Density 68.65
[03/10 22:02:47   3050] 
[03/10 22:02:47   3050] ** Summary: Restruct = 113 Buffer Deletion = 0 Declone = 0 Resize = 1563 **
[03/10 22:02:47   3050] --------------------------------------------------------------
[03/10 22:02:47   3050] |                                   | Total     | Sequential |
[03/10 22:02:47   3050] --------------------------------------------------------------
[03/10 22:02:47   3050] | Num insts resized                 |    1402  |       0    |
[03/10 22:02:47   3050] | Num insts undone                  |       8  |       0    |
[03/10 22:02:47   3050] | Num insts Downsized               |      79  |       0    |
[03/10 22:02:47   3050] | Num insts Samesized               |    1323  |       0    |
[03/10 22:02:47   3050] | Num insts Upsized                 |       0  |       0    |
[03/10 22:02:47   3050] | Num multiple commits+uncommits    |     145  |       -    |
[03/10 22:02:47   3050] --------------------------------------------------------------
[03/10 22:02:47   3050] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:02:47   3050] Layer 7 has 342 constrained nets 
[03/10 22:02:47   3050] **** End NDR-Layer Usage Statistics ****
[03/10 22:02:47   3050] ** Finished Core Power Optimization (cpu = 0:00:51.0) (real = 0:00:51.0) **
[03/10 22:02:47   3050] Executing incremental physical updates
[03/10 22:02:47   3050] #spOpts: N=65 mergeVia=F 
[03/10 22:02:47   3050] *** Starting refinePlace (0:50:50 mem=1435.5M) ***
[03/10 22:02:47   3050] Total net bbox length = 4.911e+05 (2.296e+05 2.614e+05) (ext = 1.899e+04)
[03/10 22:02:47   3050] default core: bins with density >  0.75 = 48.2 % ( 301 / 625 )
[03/10 22:02:47   3050] Density distribution unevenness ratio = 13.212%
[03/10 22:02:47   3050] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1435.5MB) @(0:50:50 - 0:50:50).
[03/10 22:02:47   3050] Starting refinePlace ...
[03/10 22:02:47   3050] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:02:47   3050] default core: bins with density >  0.75 = 45.3 % ( 283 / 625 )
[03/10 22:02:47   3050] Density distribution unevenness ratio = 13.042%
[03/10 22:02:48   3051]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 22:02:48   3051] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1435.5MB) @(0:50:50 - 0:50:51).
[03/10 22:02:48   3051] Move report: preRPlace moves 1409 insts, mean move: 0.55 um, max move: 4.00 um
[03/10 22:02:48   3051] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_7977_0): (298.00, 434.80) --> (298.40, 438.40)
[03/10 22:02:48   3051] 	Length: 25 sites, height: 1 rows, site name: core, cell type: OAI22D4
[03/10 22:02:48   3051] wireLenOptFixPriorityInst 0 inst fixed
[03/10 22:02:48   3051] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:02:48   3051] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1435.5MB) @(0:50:51 - 0:50:51).
[03/10 22:02:48   3051] Move report: Detail placement moves 1409 insts, mean move: 0.55 um, max move: 4.00 um
[03/10 22:02:48   3051] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_7977_0): (298.00, 434.80) --> (298.40, 438.40)
[03/10 22:02:48   3051] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1435.5MB
[03/10 22:02:48   3051] Statistics of distance of Instance movement in refine placement:
[03/10 22:02:48   3051]   maximum (X+Y) =         4.00 um
[03/10 22:02:48   3051]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_7977_0) with max move: (298, 434.8) -> (298.4, 438.4)
[03/10 22:02:48   3051]   mean    (X+Y) =         0.55 um
[03/10 22:02:48   3051] Total instances flipped for legalization: 25
[03/10 22:02:48   3051] Summary Report:
[03/10 22:02:48   3051] Instances move: 1409 (out of 30399 movable)
[03/10 22:02:48   3051] Mean displacement: 0.55 um
[03/10 22:02:48   3051] Max displacement: 4.00 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_7977_0) (298, 434.8) -> (298.4, 438.4)
[03/10 22:02:48   3051] 	Length: 25 sites, height: 1 rows, site name: core, cell type: OAI22D4
[03/10 22:02:48   3051] Total instances moved : 1409
[03/10 22:02:48   3051] Total net bbox length = 4.914e+05 (2.298e+05 2.616e+05) (ext = 1.899e+04)
[03/10 22:02:48   3051] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1435.5MB
[03/10 22:02:48   3051] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1435.5MB) @(0:50:50 - 0:50:51).
[03/10 22:02:48   3051] *** Finished refinePlace (0:50:51 mem=1435.5M) ***
[03/10 22:02:49   3052]   Timing Snapshot: (TGT)
[03/10 22:02:49   3052]      Weighted WNS: -0.615
[03/10 22:02:49   3052]       All  PG WNS: -0.615
[03/10 22:02:49   3052]       High PG WNS: -0.615
[03/10 22:02:49   3052]       All  PG TNS: -538.344
[03/10 22:02:49   3052]       High PG TNS: -538.344
[03/10 22:02:49   3052]          Tran DRV: 0
[03/10 22:02:49   3052]           Cap DRV: 0
[03/10 22:02:49   3052]        Fanout DRV: 0
[03/10 22:02:49   3052]            Glitch: 0
[03/10 22:02:49   3052]    Category Slack: { [L, -0.615] [H, -0.615] }
[03/10 22:02:49   3052] 
[03/10 22:02:49   3052] Checking setup slack degradation ...
[03/10 22:02:49   3052] 
[03/10 22:02:49   3052] Recovery Manager:
[03/10 22:02:49   3052]   Low  Effort WNS Jump: 0.000 (REF: -0.615, TGT: -0.615, Threshold: 0.010) - Skip
[03/10 22:02:49   3052]   High Effort WNS Jump: 0.000 (REF: -0.615, TGT: -0.615, Threshold: 0.010) - Skip
[03/10 22:02:49   3052]   Low  Effort TNS Jump: 0.000 (REF: -538.612, TGT: -538.344, Threshold: 50.000) - Skip
[03/10 22:02:49   3052]   High Effort TNS Jump: 0.000 (REF: -538.612, TGT: -538.344, Threshold: 50.000) - Skip
[03/10 22:02:49   3052] 
[03/10 22:02:49   3052] Info: 1 clock net  excluded from IPO operation.
[03/10 22:02:49   3052] PhyDesignGrid: maxLocalDensity 0.98
[03/10 22:02:49   3052] #spOpts: N=65 mergeVia=F 
[03/10 22:02:52   3054] Info: 1 clock net  excluded from IPO operation.
[03/10 22:02:53   3055] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:02:53   3055] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:02:53   3055] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:02:53   3055] |  -0.615|   -0.615|-538.344| -538.344|    68.65%|   0:00:00.0| 1469.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/10 22:02:54   3056] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:02:54   3056] 
[03/10 22:02:54   3056] *** Finish pre-CTS Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1469.8M) ***
[03/10 22:02:54   3056] 
[03/10 22:02:54   3056] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:02.0 mem=1469.8M) ***
[03/10 22:02:54   3056] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:02:54   3056] Layer 7 has 342 constrained nets 
[03/10 22:02:54   3056] **** End NDR-Layer Usage Statistics ****
[03/10 22:02:54   3056] 
[03/10 22:02:54   3056] Begin Power Analysis
[03/10 22:02:54   3056] 
[03/10 22:02:54   3056]     0.00V	    VSS
[03/10 22:02:54   3056]     0.90V	    VDD
[03/10 22:02:54   3056] Begin Processing Timing Library for Power Calculation
[03/10 22:02:54   3056] 
[03/10 22:02:54   3056] Begin Processing Timing Library for Power Calculation
[03/10 22:02:54   3056] 
[03/10 22:02:54   3056] 
[03/10 22:02:54   3056] 
[03/10 22:02:54   3056] Begin Processing Power Net/Grid for Power Calculation
[03/10 22:02:54   3056] 
[03/10 22:02:54   3056] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1167.72MB/1167.72MB)
[03/10 22:02:54   3056] 
[03/10 22:02:54   3056] Begin Processing Timing Window Data for Power Calculation
[03/10 22:02:54   3056] 
[03/10 22:02:54   3057] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1167.72MB/1167.72MB)
[03/10 22:02:54   3057] 
[03/10 22:02:54   3057] Begin Processing User Attributes
[03/10 22:02:54   3057] 
[03/10 22:02:54   3057] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1167.72MB/1167.72MB)
[03/10 22:02:54   3057] 
[03/10 22:02:54   3057] Begin Processing Signal Activity
[03/10 22:02:54   3057] 
[03/10 22:02:55   3058] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1168.15MB/1168.15MB)
[03/10 22:02:55   3058] 
[03/10 22:02:55   3058] Begin Power Computation
[03/10 22:02:55   3058] 
[03/10 22:02:55   3058]       ----------------------------------------------------------
[03/10 22:02:55   3058]       # of cell(s) missing both power/leakage table: 0
[03/10 22:02:55   3058]       # of cell(s) missing power table: 0
[03/10 22:02:55   3058]       # of cell(s) missing leakage table: 0
[03/10 22:02:55   3058]       # of MSMV cell(s) missing power_level: 0
[03/10 22:02:55   3058]       ----------------------------------------------------------
[03/10 22:02:55   3058] 
[03/10 22:02:55   3058] 
[03/10 22:02:59   3062] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1168.15MB/1168.15MB)
[03/10 22:02:59   3062] 
[03/10 22:02:59   3062] Begin Processing User Attributes
[03/10 22:02:59   3062] 
[03/10 22:02:59   3062] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1168.15MB/1168.15MB)
[03/10 22:02:59   3062] 
[03/10 22:02:59   3062] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1168.15MB/1168.15MB)
[03/10 22:02:59   3062] 
[03/10 22:02:59   3062] *** Finished Leakage Power Optimization (cpu=0:01:03, real=0:01:03, mem=1316.00M, totSessionCpu=0:51:03).
[03/10 22:02:59   3062] Extraction called for design 'core' of instances=30399 and nets=32656 using extraction engine 'preRoute' .
[03/10 22:02:59   3062] PreRoute RC Extraction called for design core.
[03/10 22:02:59   3062] RC Extraction called in multi-corner(2) mode.
[03/10 22:02:59   3062] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 22:02:59   3062] RCMode: PreRoute
[03/10 22:02:59   3062]       RC Corner Indexes            0       1   
[03/10 22:02:59   3062] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 22:02:59   3062] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 22:02:59   3062] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 22:02:59   3062] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 22:02:59   3062] Shrink Factor                : 1.00000
[03/10 22:02:59   3062] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 22:02:59   3062] Using capacitance table file ...
[03/10 22:02:59   3062] Initializing multi-corner capacitance tables ... 
[03/10 22:03:00   3062] Initializing multi-corner resistance tables ...
[03/10 22:03:00   3063] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1295.574M)
[03/10 22:03:00   3063] doiPBLastSyncSlave
[03/10 22:03:00   3063] #################################################################################
[03/10 22:03:00   3063] # Design Stage: PreRoute
[03/10 22:03:00   3063] # Design Name: core
[03/10 22:03:00   3063] # Design Mode: 65nm
[03/10 22:03:00   3063] # Analysis Mode: MMMC Non-OCV 
[03/10 22:03:00   3063] # Parasitics Mode: No SPEF/RCDB
[03/10 22:03:00   3063] # Signoff Settings: SI Off 
[03/10 22:03:00   3063] #################################################################################
[03/10 22:03:01   3064] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:03:01   3064] Calculate delays in BcWc mode...
[03/10 22:03:01   3064] Topological Sorting (CPU = 0:00:00.1, MEM = 1302.2M, InitMEM = 1297.6M)
[03/10 22:03:05   3068] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 22:03:05   3068] End delay calculation. (MEM=1373.48 CPU=0:00:03.6 REAL=0:00:04.0)
[03/10 22:03:05   3068] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1373.5M) ***
[03/10 22:03:05   3068] 
[03/10 22:03:05   3068] Begin Power Analysis
[03/10 22:03:05   3068] 
[03/10 22:03:05   3068]     0.00V	    VSS
[03/10 22:03:05   3068]     0.90V	    VDD
[03/10 22:03:05   3068] Begin Processing Timing Library for Power Calculation
[03/10 22:03:05   3068] 
[03/10 22:03:05   3068] Begin Processing Timing Library for Power Calculation
[03/10 22:03:05   3068] 
[03/10 22:03:05   3068] 
[03/10 22:03:05   3068] 
[03/10 22:03:05   3068] Begin Processing Power Net/Grid for Power Calculation
[03/10 22:03:05   3068] 
[03/10 22:03:06   3068] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.57MB/1131.57MB)
[03/10 22:03:06   3068] 
[03/10 22:03:06   3068] Begin Processing Timing Window Data for Power Calculation
[03/10 22:03:06   3068] 
[03/10 22:03:06   3069] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.87MB/1131.87MB)
[03/10 22:03:06   3069] 
[03/10 22:03:06   3069] Begin Processing User Attributes
[03/10 22:03:06   3069] 
[03/10 22:03:06   3069] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.87MB/1131.87MB)
[03/10 22:03:06   3069] 
[03/10 22:03:06   3069] Begin Processing Signal Activity
[03/10 22:03:06   3069] 
[03/10 22:03:07   3070] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1132.63MB/1132.63MB)
[03/10 22:03:07   3070] 
[03/10 22:03:07   3070] Begin Power Computation
[03/10 22:03:07   3070] 
[03/10 22:03:07   3070]       ----------------------------------------------------------
[03/10 22:03:07   3070]       # of cell(s) missing both power/leakage table: 0
[03/10 22:03:07   3070]       # of cell(s) missing power table: 0
[03/10 22:03:07   3070]       # of cell(s) missing leakage table: 0
[03/10 22:03:07   3070]       # of MSMV cell(s) missing power_level: 0
[03/10 22:03:07   3070]       ----------------------------------------------------------
[03/10 22:03:07   3070] 
[03/10 22:03:07   3070] 
[03/10 22:03:10   3073] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1132.63MB/1132.63MB)
[03/10 22:03:10   3073] 
[03/10 22:03:10   3073] Begin Processing User Attributes
[03/10 22:03:10   3073] 
[03/10 22:03:10   3073] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1132.63MB/1132.63MB)
[03/10 22:03:10   3073] 
[03/10 22:03:10   3073] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1132.63MB/1132.63MB)
[03/10 22:03:10   3073] 
[03/10 22:03:11   3074] <optDesign CMD> Restore Using all VT Cells
[03/10 22:03:11   3074] Reported timing to dir ./timingReports
[03/10 22:03:11   3074] **optDesign ... cpu = 0:49:58, real = 0:49:59, mem = 1316.2M, totSessionCpu=0:51:14 **
[03/10 22:03:11   3074] ** Profile ** Start :  cpu=0:00:00.0, mem=1316.2M
[03/10 22:03:11   3074] ** Profile ** Other data :  cpu=0:00:00.1, mem=1316.2M
[03/10 22:03:11   3074] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1326.3M
[03/10 22:03:12   3075] ** Profile ** Total reports :  cpu=0:00:00.8, mem=1318.2M
[03/10 22:03:13   3075] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1318.2M
[03/10 22:03:13   3075] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.615  | -0.615  |  0.003  |
|           TNS (ns):|-538.480 |-538.480 |  0.000  |
|    Violating Paths:|  1152   |  1152   |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.654%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1318.2M
[03/10 22:03:13   3075] **optDesign ... cpu = 0:50:00, real = 0:50:01, mem = 1316.2M, totSessionCpu=0:51:16 **
[03/10 22:03:13   3075] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/10 22:03:13   3075] Type 'man IMPOPT-3195' for more detail.
[03/10 22:03:13   3075] *** Finished optDesign ***
[03/10 22:03:13   3075] 
[03/10 22:03:13   3075] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:50:20 real=  0:50:21)
[03/10 22:03:13   3075] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.4 real=0:00:03.4)
[03/10 22:03:13   3075] 	OPT_RUNTIME:            reclaim (count = 10): (cpu=  0:01:22 real=  0:01:22)
[03/10 22:03:13   3075] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:02:06 real=  0:02:06)
[03/10 22:03:13   3075] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:03:15 real=  0:03:16)
[03/10 22:03:13   3075] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:07:22 real=  0:07:21)
[03/10 22:03:13   3075] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:07:27 real=  0:07:27)
[03/10 22:03:13   3075] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:30:26 real=  0:30:26)
[03/10 22:03:13   3075] 	OPT_RUNTIME:             wnsOpt (count =  9): (cpu=  0:31:56 real=  0:31:57)
[03/10 22:03:13   3075] 	OPT_RUNTIME:          phyUpdate (count = 14): (cpu=0:00:27.1 real=0:00:26.0)
[03/10 22:03:13   3075] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:25.1 real=0:00:25.1)
[03/10 22:03:13   3075] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:04:29 real=  0:04:29)
[03/10 22:03:13   3075] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:11 real=  0:01:11)
[03/10 22:03:13   3075] Info: pop threads available for lower-level modules during optimization.
[03/10 22:03:13   3076]  *** Writing scheduling file: 'scheduling_file.cts.14172' ***
[03/10 22:03:13   3076] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 22:03:13   3076] **place_opt_design ... cpu = 0:50:58, real = 0:51:00, mem = 1249.7M **
[03/10 22:03:13   3076] *** Finished GigaPlace ***
[03/10 22:03:13   3076] 
[03/10 22:03:13   3076] *** Summary of all messages that are not suppressed in this session:
[03/10 22:03:13   3076] Severity  ID               Count  Summary                                  
[03/10 22:03:13   3076] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/10 22:03:13   3076] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/10 22:03:13   3076] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/10 22:03:13   3076] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/10 22:03:13   3076] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/10 22:03:13   3076] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/10 22:03:13   3076] WARNING   IMPOPT-7098        160  WARNING: %s is an undriven net with %d f...
[03/10 22:03:13   3076] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[03/10 22:03:13   3076] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/10 22:03:13   3076] *** Message Summary: 173 warning(s), 0 error(s)
[03/10 22:03:13   3076] 
[03/10 22:03:13   3076] <CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
[03/10 22:03:13   3076] #spOpts: N=65 
[03/10 22:03:13   3076] Core basic site is core
[03/10 22:03:13   3076]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/10 22:03:13   3076] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 22:03:14   3076] *INFO: Adding fillers to top-module.
[03/10 22:03:14   3076] *INFO:   Added 1252 filler insts (cell DCAP32 / prefix FILLER).
[03/10 22:03:14   3076] *INFO:   Added 1675 filler insts (cell DCAP16 / prefix FILLER).
[03/10 22:03:14   3076] *INFO:   Added 3448 filler insts (cell DCAP8 / prefix FILLER).
[03/10 22:03:14   3076] *INFO:   Added 4897 filler insts (cell DCAP4 / prefix FILLER).
[03/10 22:03:14   3076] *INFO:   Added 14848 filler insts (cell DCAP / prefix FILLER).
[03/10 22:03:14   3076] *INFO: Total 26120 filler insts added - prefix FILLER (CPU: 0:00:00.6).
[03/10 22:03:14   3076] For 26120 new insts, 26120 new pwr-pin connections were made to global net 'VDD'.
[03/10 22:03:14   3076] 26120 new gnd-pin connections were made to global net 'VSS'.
[03/10 22:03:14   3076] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/10 22:03:14   3076] For 56519 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
[03/10 22:03:14   3076] 0 new gnd-pin connection was made to global net 'VSS'.
[03/10 22:03:14   3076] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/10 22:03:14   3076] <CMD> saveDesign placement.enc
[03/10 22:03:14   3076] Writing Netlist "placement.enc.dat/core.v.gz" ...
[03/10 22:03:14   3076] Saving AAE Data ...
[03/10 22:03:14   3077] Saving scheduling_file.cts.14172 in placement.enc.dat/scheduling_file.cts
[03/10 22:03:14   3077] Saving preference file placement.enc.dat/gui.pref.tcl ...
[03/10 22:03:14   3077] Saving mode setting ...
[03/10 22:03:14   3077] Saving global file ...
[03/10 22:03:14   3077] Saving floorplan file ...
[03/10 22:03:14   3077] Saving Drc markers ...
[03/10 22:03:14   3077] ... No Drc file written since there is no markers found.
[03/10 22:03:14   3077] Saving placement file ...
[03/10 22:03:15   3077] *** Completed savePlace (cpu=0:00:00.1 real=0:00:01.0 mem=1249.8M) ***
[03/10 22:03:15   3077] Saving route file ...
[03/10 22:03:16   3078] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1250.8M) ***
[03/10 22:03:16   3078] Saving DEF file ...
[03/10 22:03:16   3078] Saving rc congestion map placement.enc.dat/core.congmap.gz ...
[03/10 22:03:16   3078] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 22:03:16   3078] 
[03/10 22:03:16   3078] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 22:03:16   3078] 
[03/10 22:03:16   3078] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/10 22:03:17   3079] Generated self-contained design placement.enc.dat
[03/10 22:03:17   3079] 
[03/10 22:03:17   3079] *** Summary of all messages that are not suppressed in this session:
[03/10 22:03:17   3079] Severity  ID               Count  Summary                                  
[03/10 22:03:17   3079] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/10 22:03:17   3079] ERROR     IMPOAX-142           2  %s                                       
[03/10 22:03:17   3079] *** Message Summary: 0 warning(s), 3 error(s)
[03/10 22:03:17   3079] 
[03/10 22:03:17   3079] <CMD> set_ccopt_property -update_io_latency false
[03/10 22:03:17   3079] <CMD> create_ccopt_clock_tree_spec -file constraints/core.ccopt
[03/10 22:03:17   3079] Creating clock tree spec for modes (timing configs): CON
[03/10 22:03:17   3079] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/10 22:03:19   3080] Analyzing clock structure... 
[03/10 22:03:19   3080] Analyzing clock structure done.
[03/10 22:03:19   3081] Wrote: constraints/core.ccopt
[03/10 22:03:19   3081] <CMD> ccopt_design
[03/10 22:03:19   3081] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/10 22:03:19   3081] (ccopt_design): create_ccopt_clock_tree_spec
[03/10 22:03:19   3081] Creating clock tree spec for modes (timing configs): CON
[03/10 22:03:19   3081] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/10 22:03:20   3082] Analyzing clock structure... 
[03/10 22:03:20   3082] Analyzing clock structure done.
[03/10 22:03:20   3082] Extracting original clock gating for clk... 
[03/10 22:03:21   3082]   clock_tree clk contains 5024 sinks and 0 clock gates.
[03/10 22:03:21   3082]   Extraction for clk complete.
[03/10 22:03:21   3082] Extracting original clock gating for clk done.
[03/10 22:03:21   3082] Checking clock tree convergence... 
[03/10 22:03:21   3082] Checking clock tree convergence done.
[03/10 22:03:21   3082] Preferred extra space for top nets is 0
[03/10 22:03:21   3082] Preferred extra space for trunk nets is 1
[03/10 22:03:21   3082] Preferred extra space for leaf nets is 1
[03/10 22:03:21   3082] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/10 22:03:21   3082] Set place::cacheFPlanSiteMark to 1
[03/10 22:03:21   3082] Using CCOpt effort low.
[03/10 22:03:21   3082] #spOpts: N=65 
[03/10 22:03:21   3082] Core basic site is core
[03/10 22:03:21   3082] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 22:03:21   3082] Begin checking placement ... (start mem=1244.9M, init mem=1244.9M)
[03/10 22:03:21   3082] *info: Placed = 56519         
[03/10 22:03:21   3082] *info: Unplaced = 0           
[03/10 22:03:21   3082] Placement Density:98.58%(188077/190793)
[03/10 22:03:21   3082] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1244.9M)
[03/10 22:03:21   3082] Validating CTS configuration... 
[03/10 22:03:21   3082]   Non-default CCOpt properties:
[03/10 22:03:21   3082]   preferred_extra_space is set for at least one key
[03/10 22:03:21   3082]   route_type is set for at least one key
[03/10 22:03:21   3082]   update_io_latency: 0 (default: true)
[03/10 22:03:21   3082] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/10 22:03:21   3082] #spOpts: N=65 
[03/10 22:03:21   3082] Core basic site is core
[03/10 22:03:21   3082] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 22:03:21   3083]   Route type trimming info:
[03/10 22:03:21   3083]     No route type modifications were made.
[03/10 22:03:21   3083]   Clock tree balancer configuration for clock_tree clk:
[03/10 22:03:21   3083]   Non-default CCOpt properties for clock tree clk:
[03/10 22:03:21   3083]     route_type (leaf): default_route_type_leaf (default: default)
[03/10 22:03:21   3083]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/10 22:03:21   3083]     route_type (top): default_route_type_nonleaf (default: default)
[03/10 22:03:21   3083]   For power_domain auto-default and effective power_domain auto-default:
[03/10 22:03:21   3083]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/10 22:03:21   3083]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/10 22:03:21   3083]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/10 22:03:21   3083]     Unblocked area available for placement of any clock cells in power_domain auto-default: 208664.800um^2
[03/10 22:03:21   3083]   Top Routing info:
[03/10 22:03:21   3083]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/10 22:03:21   3083]     Unshielded; Mask Constraint: 0.
[03/10 22:03:21   3083]   Trunk Routing info:
[03/10 22:03:21   3083]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/10 22:03:21   3083]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/10 22:03:21   3083]   Leaf Routing info:
[03/10 22:03:21   3083]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/10 22:03:21   3083]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/10 22:03:21   3083]   Rebuilding timing graph... 
[03/10 22:03:22   3083]   Rebuilding timing graph done.
[03/10 22:03:22   3084]   For timing_corner WC:setup, late:
[03/10 22:03:22   3084]     Slew time target (leaf):    0.105ns
[03/10 22:03:22   3084]     Slew time target (trunk):   0.105ns
[03/10 22:03:22   3084]     Slew time target (top):     0.105ns
[03/10 22:03:22   3084]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/10 22:03:22   3084]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/10 22:03:22   3084]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/10 22:03:22   3084]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/10 22:03:22   3084]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/10 22:03:22   3084]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/10 22:03:22   3084]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[03/10 22:03:22   3084]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[03/10 22:03:22   3084]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[03/10 22:03:22   3084]   Clock tree balancer configuration for skew_group clk/CON:
[03/10 22:03:22   3084]     Sources:                     pin clk
[03/10 22:03:22   3084]     Total number of sinks:       5024
[03/10 22:03:22   3084]     Delay constrained sinks:     5024
[03/10 22:03:22   3084]     Non-leaf sinks:              0
[03/10 22:03:22   3084]     Ignore pins:                 0
[03/10 22:03:22   3084]    Timing corner WC:setup.late:
[03/10 22:03:22   3084]     Skew target:                 0.057ns
[03/10 22:03:22   3084] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 22:03:22   3084] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 22:03:22   3084] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 22:03:22   3084]   
[03/10 22:03:22   3084]   Via Selection for Estimated Routes (rule default):
[03/10 22:03:22   3084]   
[03/10 22:03:22   3084]   ----------------------------------------------------------------
[03/10 22:03:22   3084]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/10 22:03:22   3084]   Range                    (Ohm)    (fF)     (fs)     Only
[03/10 22:03:22   3084]   ----------------------------------------------------------------
[03/10 22:03:22   3084]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/10 22:03:22   3084]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/10 22:03:22   3084]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/10 22:03:22   3084]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/10 22:03:22   3084]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/10 22:03:22   3084]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/10 22:03:22   3084]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/10 22:03:22   3084]   ----------------------------------------------------------------
[03/10 22:03:22   3084]   
[03/10 22:03:22   3084] Validating CTS configuration done.
[03/10 22:03:22   3084] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/10 22:03:22   3084]  * CCOpt property update_io_latency is false
[03/10 22:03:22   3084] 
[03/10 22:03:22   3084] All good
[03/10 22:03:22   3084] Executing ccopt post-processing.
[03/10 22:03:22   3084] Synthesizing clock trees with CCOpt...
[03/10 22:03:22   3084] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/10 22:03:22   3084] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 22:03:22   3084] [PSP] Started earlyGlobalRoute kernel
[03/10 22:03:22   3084] [PSP] Initial Peak syMemory usage = 1305.4 MB
[03/10 22:03:22   3084] (I)       Reading DB...
[03/10 22:03:23   3084] (I)       congestionReportName   : 
[03/10 22:03:23   3084] (I)       buildTerm2TermWires    : 1
[03/10 22:03:23   3084] (I)       doTrackAssignment      : 1
[03/10 22:03:23   3084] (I)       dumpBookshelfFiles     : 0
[03/10 22:03:23   3084] (I)       numThreads             : 1
[03/10 22:03:23   3084] [NR-eagl] honorMsvRouteConstraint: false
[03/10 22:03:23   3084] (I)       honorPin               : false
[03/10 22:03:23   3084] (I)       honorPinGuide          : true
[03/10 22:03:23   3084] (I)       honorPartition         : false
[03/10 22:03:23   3084] (I)       allowPartitionCrossover: false
[03/10 22:03:23   3084] (I)       honorSingleEntry       : true
[03/10 22:03:23   3084] (I)       honorSingleEntryStrong : true
[03/10 22:03:23   3084] (I)       handleViaSpacingRule   : false
[03/10 22:03:23   3084] (I)       PDConstraint           : none
[03/10 22:03:23   3084] (I)       expBetterNDRHandling   : false
[03/10 22:03:23   3084] [NR-eagl] honorClockSpecNDR      : 0
[03/10 22:03:23   3084] (I)       routingEffortLevel     : 3
[03/10 22:03:23   3084] [NR-eagl] minRouteLayer          : 2
[03/10 22:03:23   3084] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 22:03:23   3084] (I)       numRowsPerGCell        : 1
[03/10 22:03:23   3084] (I)       speedUpLargeDesign     : 0
[03/10 22:03:23   3084] (I)       speedUpBlkViolationClean: 0
[03/10 22:03:23   3084] (I)       multiThreadingTA       : 0
[03/10 22:03:23   3084] (I)       blockedPinEscape       : 1
[03/10 22:03:23   3084] (I)       blkAwareLayerSwitching : 0
[03/10 22:03:23   3084] (I)       betterClockWireModeling: 1
[03/10 22:03:23   3084] (I)       punchThroughDistance   : 500.00
[03/10 22:03:23   3084] (I)       scenicBound            : 1.15
[03/10 22:03:23   3084] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 22:03:23   3084] (I)       source-to-sink ratio   : 0.00
[03/10 22:03:23   3084] (I)       targetCongestionRatioH : 1.00
[03/10 22:03:23   3084] (I)       targetCongestionRatioV : 1.00
[03/10 22:03:23   3084] (I)       layerCongestionRatio   : 0.70
[03/10 22:03:23   3084] (I)       m1CongestionRatio      : 0.10
[03/10 22:03:23   3084] (I)       m2m3CongestionRatio    : 0.70
[03/10 22:03:23   3084] (I)       localRouteEffort       : 1.00
[03/10 22:03:23   3084] (I)       numSitesBlockedByOneVia: 8.00
[03/10 22:03:23   3084] (I)       supplyScaleFactorH     : 1.00
[03/10 22:03:23   3084] (I)       supplyScaleFactorV     : 1.00
[03/10 22:03:23   3084] (I)       highlight3DOverflowFactor: 0.00
[03/10 22:03:23   3084] (I)       doubleCutViaModelingRatio: 0.00
[03/10 22:03:23   3084] (I)       blockTrack             : 
[03/10 22:03:23   3084] (I)       readTROption           : true
[03/10 22:03:23   3084] (I)       extraSpacingBothSide   : false
[03/10 22:03:23   3084] [NR-eagl] numTracksPerClockWire  : 0
[03/10 22:03:23   3084] (I)       routeSelectedNetsOnly  : false
[03/10 22:03:23   3084] (I)       before initializing RouteDB syMemory usage = 1305.4 MB
[03/10 22:03:23   3084] (I)       starting read tracks
[03/10 22:03:23   3084] (I)       build grid graph
[03/10 22:03:23   3084] (I)       build grid graph start
[03/10 22:03:23   3084] [NR-eagl] Layer1 has no routable track
[03/10 22:03:23   3084] [NR-eagl] Layer2 has single uniform track structure
[03/10 22:03:23   3084] [NR-eagl] Layer3 has single uniform track structure
[03/10 22:03:23   3084] [NR-eagl] Layer4 has single uniform track structure
[03/10 22:03:23   3084] [NR-eagl] Layer5 has single uniform track structure
[03/10 22:03:23   3084] [NR-eagl] Layer6 has single uniform track structure
[03/10 22:03:23   3084] [NR-eagl] Layer7 has single uniform track structure
[03/10 22:03:23   3084] [NR-eagl] Layer8 has single uniform track structure
[03/10 22:03:23   3084] (I)       build grid graph end
[03/10 22:03:23   3084] (I)       Layer1   numNetMinLayer=32056
[03/10 22:03:23   3084] (I)       Layer2   numNetMinLayer=0
[03/10 22:03:23   3084] (I)       Layer3   numNetMinLayer=0
[03/10 22:03:23   3084] (I)       Layer4   numNetMinLayer=0
[03/10 22:03:23   3084] (I)       Layer5   numNetMinLayer=0
[03/10 22:03:23   3084] (I)       Layer6   numNetMinLayer=0
[03/10 22:03:23   3084] (I)       Layer7   numNetMinLayer=342
[03/10 22:03:23   3084] (I)       Layer8   numNetMinLayer=0
[03/10 22:03:23   3084] (I)       numViaLayers=7
[03/10 22:03:23   3084] (I)       end build via table
[03/10 22:03:23   3084] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 22:03:23   3084] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 22:03:23   3084] (I)       readDataFromPlaceDB
[03/10 22:03:23   3084] (I)       Read net information..
[03/10 22:03:23   3084] [NR-eagl] Read numTotalNets=32398  numIgnoredNets=0
[03/10 22:03:23   3084] (I)       Read testcase time = 0.010 seconds
[03/10 22:03:23   3084] 
[03/10 22:03:23   3084] (I)       totalPins=107653  totalGlobalPin=103761 (96.38%)
[03/10 22:03:23   3084] (I)       Model blockage into capacity
[03/10 22:03:23   3084] (I)       Read numBlocks=16844  numPreroutedWires=0  numCapScreens=0
[03/10 22:03:23   3084] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 22:03:23   3084] (I)       blocked area on Layer2 : 63314665600  (7.59%)
[03/10 22:03:23   3084] (I)       blocked area on Layer3 : 34695056000  (4.16%)
[03/10 22:03:23   3084] (I)       blocked area on Layer4 : 274877556800  (32.93%)
[03/10 22:03:23   3084] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 22:03:23   3084] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 22:03:23   3084] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 22:03:23   3084] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 22:03:23   3084] (I)       Modeling time = 0.020 seconds
[03/10 22:03:23   3084] 
[03/10 22:03:23   3084] (I)       Number of ignored nets = 0
[03/10 22:03:23   3084] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 22:03:23   3084] (I)       Number of clock nets = 1.  Ignored: No
[03/10 22:03:23   3084] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 22:03:23   3084] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 22:03:23   3084] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 22:03:23   3084] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 22:03:23   3084] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 22:03:23   3084] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 22:03:23   3084] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 22:03:23   3084] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 22:03:23   3084] (I)       Before initializing earlyGlobalRoute syMemory usage = 1305.4 MB
[03/10 22:03:23   3084] (I)       Layer1  viaCost=300.00
[03/10 22:03:23   3084] (I)       Layer2  viaCost=100.00
[03/10 22:03:23   3084] (I)       Layer3  viaCost=100.00
[03/10 22:03:23   3084] (I)       Layer4  viaCost=100.00
[03/10 22:03:23   3084] (I)       Layer5  viaCost=100.00
[03/10 22:03:23   3084] (I)       Layer6  viaCost=200.00
[03/10 22:03:23   3084] (I)       Layer7  viaCost=100.00
[03/10 22:03:23   3084] (I)       ---------------------Grid Graph Info--------------------
[03/10 22:03:23   3084] (I)       routing area        :  (0, 0) - (916000, 911200)
[03/10 22:03:23   3084] (I)       core area           :  (20000, 20000) - (896000, 891200)
[03/10 22:03:23   3084] (I)       Site Width          :   400  (dbu)
[03/10 22:03:23   3084] (I)       Row Height          :  3600  (dbu)
[03/10 22:03:23   3084] (I)       GCell Width         :  3600  (dbu)
[03/10 22:03:23   3084] (I)       GCell Height        :  3600  (dbu)
[03/10 22:03:23   3084] (I)       grid                :   254   253     8
[03/10 22:03:23   3084] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 22:03:23   3084] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 22:03:23   3084] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 22:03:23   3084] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 22:03:23   3084] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 22:03:23   3084] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 22:03:23   3084] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 22:03:23   3084] (I)       Total num of tracks :     0  2290  2277  2290  2277  2290   569   572
[03/10 22:03:23   3084] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 22:03:23   3084] (I)       --------------------------------------------------------
[03/10 22:03:23   3084] 
[03/10 22:03:23   3084] [NR-eagl] ============ Routing rule table ============
[03/10 22:03:23   3084] [NR-eagl] Rule id 0. Nets 32398 
[03/10 22:03:23   3084] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 22:03:23   3084] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 22:03:23   3084] [NR-eagl] ========================================
[03/10 22:03:23   3084] [NR-eagl] 
[03/10 22:03:23   3084] (I)       After initializing earlyGlobalRoute syMemory usage = 1305.4 MB
[03/10 22:03:23   3084] (I)       Loading and dumping file time : 0.29 seconds
[03/10 22:03:23   3084] (I)       ============= Initialization =============
[03/10 22:03:23   3084] (I)       total 2D Cap : 289242 = (144526 H, 144716 V)
[03/10 22:03:23   3084] [NR-eagl] Layer group 1: route 342 net(s) in layer range [7, 8]
[03/10 22:03:23   3084] (I)       ============  Phase 1a Route ============
[03/10 22:03:23   3084] (I)       Phase 1a runs 0.00 seconds
[03/10 22:03:23   3084] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/10 22:03:23   3084] (I)       Usage: 22130 = (8916 H, 13214 V) = (6.17% H, 9.13% V) = (1.605e+04um H, 2.379e+04um V)
[03/10 22:03:23   3084] (I)       
[03/10 22:03:23   3084] (I)       ============  Phase 1b Route ============
[03/10 22:03:23   3084] (I)       Phase 1b runs 0.00 seconds
[03/10 22:03:23   3084] (I)       Usage: 22138 = (8918 H, 13220 V) = (6.17% H, 9.14% V) = (1.605e+04um H, 2.380e+04um V)
[03/10 22:03:23   3084] (I)       
[03/10 22:03:23   3084] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 3.984840e+04um
[03/10 22:03:23   3084] (I)       ============  Phase 1c Route ============
[03/10 22:03:23   3084] (I)       Level2 Grid: 51 x 51
[03/10 22:03:23   3084] (I)       Phase 1c runs 0.00 seconds
[03/10 22:03:23   3084] (I)       Usage: 22138 = (8918 H, 13220 V) = (6.17% H, 9.14% V) = (1.605e+04um H, 2.380e+04um V)
[03/10 22:03:23   3084] (I)       
[03/10 22:03:23   3084] (I)       ============  Phase 1d Route ============
[03/10 22:03:23   3084] (I)       Phase 1d runs 0.01 seconds
[03/10 22:03:23   3084] (I)       Usage: 22142 = (8920 H, 13222 V) = (6.17% H, 9.14% V) = (1.606e+04um H, 2.380e+04um V)
[03/10 22:03:23   3084] (I)       
[03/10 22:03:23   3084] (I)       ============  Phase 1e Route ============
[03/10 22:03:23   3084] (I)       Phase 1e runs 0.00 seconds
[03/10 22:03:23   3084] (I)       Usage: 22142 = (8920 H, 13222 V) = (6.17% H, 9.14% V) = (1.606e+04um H, 2.380e+04um V)
[03/10 22:03:23   3084] (I)       
[03/10 22:03:23   3084] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.985560e+04um
[03/10 22:03:23   3084] [NR-eagl] 
[03/10 22:03:23   3084] (I)       dpBasedLA: time=0.00  totalOF=2057  totalVia=22315  totalWL=22142  total(Via+WL)=44457 
[03/10 22:03:23   3084] (I)       total 2D Cap : 2898662 = (1268475 H, 1630187 V)
[03/10 22:03:23   3084] [NR-eagl] Layer group 2: route 32056 net(s) in layer range [2, 8]
[03/10 22:03:23   3084] (I)       ============  Phase 1a Route ============
[03/10 22:03:23   3085] (I)       Phase 1a runs 0.08 seconds
[03/10 22:03:23   3085] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/10 22:03:23   3085] (I)       Usage: 323506 = (153409 H, 170097 V) = (12.09% H, 10.43% V) = (2.761e+05um H, 3.062e+05um V)
[03/10 22:03:23   3085] (I)       
[03/10 22:03:23   3085] (I)       ============  Phase 1b Route ============
[03/10 22:03:23   3085] (I)       Phase 1b runs 0.02 seconds
[03/10 22:03:23   3085] (I)       Usage: 323539 = (153436 H, 170103 V) = (12.10% H, 10.43% V) = (2.762e+05um H, 3.062e+05um V)
[03/10 22:03:23   3085] (I)       
[03/10 22:03:23   3085] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.425146e+05um
[03/10 22:03:23   3085] (I)       ============  Phase 1c Route ============
[03/10 22:03:23   3085] (I)       Level2 Grid: 51 x 51
[03/10 22:03:23   3085] (I)       Phase 1c runs 0.01 seconds
[03/10 22:03:23   3085] (I)       Usage: 323539 = (153436 H, 170103 V) = (12.10% H, 10.43% V) = (2.762e+05um H, 3.062e+05um V)
[03/10 22:03:23   3085] (I)       
[03/10 22:03:23   3085] (I)       ============  Phase 1d Route ============
[03/10 22:03:23   3085] (I)       Phase 1d runs 0.12 seconds
[03/10 22:03:23   3085] (I)       Usage: 323546 = (153446 H, 170100 V) = (12.10% H, 10.43% V) = (2.762e+05um H, 3.062e+05um V)
[03/10 22:03:23   3085] (I)       
[03/10 22:03:23   3085] (I)       ============  Phase 1e Route ============
[03/10 22:03:23   3085] (I)       Phase 1e runs 0.00 seconds
[03/10 22:03:23   3085] (I)       Usage: 323546 = (153446 H, 170100 V) = (12.10% H, 10.43% V) = (2.762e+05um H, 3.062e+05um V)
[03/10 22:03:23   3085] (I)       
[03/10 22:03:23   3085] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.425272e+05um
[03/10 22:03:23   3085] [NR-eagl] 
[03/10 22:03:23   3085] (I)       dpBasedLA: time=0.09  totalOF=5678  totalVia=204289  totalWL=301400  total(Via+WL)=505689 
[03/10 22:03:23   3085] (I)       ============  Phase 1l Route ============
[03/10 22:03:23   3085] (I)       Total Global Routing Runtime: 0.52 seconds
[03/10 22:03:23   3085] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 22:03:23   3085] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/10 22:03:23   3085] (I)       
[03/10 22:03:23   3085] (I)       ============= track Assignment ============
[03/10 22:03:23   3085] (I)       extract Global 3D Wires
[03/10 22:03:23   3085] (I)       Extract Global WL : time=0.01
[03/10 22:03:23   3085] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 22:03:23   3085] (I)       Initialization real time=0.01 seconds
[03/10 22:03:24   3085] (I)       Kernel real time=0.37 seconds
[03/10 22:03:24   3085] (I)       End Greedy Track Assignment
[03/10 22:03:24   3085] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 107410
[03/10 22:03:24   3085] [NR-eagl] Layer2(M2)(V) length: 1.987274e+05um, number of vias: 152893
[03/10 22:03:24   3085] [NR-eagl] Layer3(M3)(H) length: 2.272080e+05um, number of vias: 12346
[03/10 22:03:24   3085] [NR-eagl] Layer4(M4)(V) length: 6.989139e+04um, number of vias: 7252
[03/10 22:03:24   3085] [NR-eagl] Layer5(M5)(H) length: 4.120881e+04um, number of vias: 5503
[03/10 22:03:24   3085] [NR-eagl] Layer6(M6)(V) length: 2.488626e+04um, number of vias: 3080
[03/10 22:03:24   3085] [NR-eagl] Layer7(M7)(H) length: 1.651520e+04um, number of vias: 3584
[03/10 22:03:24   3085] [NR-eagl] Layer8(M8)(V) length: 2.437759e+04um, number of vias: 0
[03/10 22:03:24   3085] [NR-eagl] Total length: 6.028147e+05um, number of vias: 292068
[03/10 22:03:24   3086] [NR-eagl] End Peak syMemory usage = 1251.9 MB
[03/10 22:03:24   3086] [NR-eagl] Early Global Router Kernel+IO runtime : 1.41 seconds
[03/10 22:03:24   3086] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/10 22:03:24   3086] #spOpts: N=65 
[03/10 22:03:24   3086] Core basic site is core
[03/10 22:03:24   3086] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 22:03:24   3086] Validating CTS configuration... 
[03/10 22:03:24   3086]   Non-default CCOpt properties:
[03/10 22:03:24   3086]   cts_merge_clock_gates is set for at least one key
[03/10 22:03:24   3086]   cts_merge_clock_logic is set for at least one key
[03/10 22:03:24   3086]   preferred_extra_space is set for at least one key
[03/10 22:03:24   3086]   route_type is set for at least one key
[03/10 22:03:24   3086]   update_io_latency: 0 (default: true)
[03/10 22:03:24   3086]   Route type trimming info:
[03/10 22:03:24   3086]     No route type modifications were made.
[03/10 22:03:24   3086]   Clock tree balancer configuration for clock_tree clk:
[03/10 22:03:24   3086]   Non-default CCOpt properties for clock tree clk:
[03/10 22:03:24   3086]     cts_merge_clock_gates: true (default: false)
[03/10 22:03:24   3086]     cts_merge_clock_logic: true (default: false)
[03/10 22:03:24   3086]     route_type (leaf): default_route_type_leaf (default: default)
[03/10 22:03:24   3086]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/10 22:03:24   3086]     route_type (top): default_route_type_nonleaf (default: default)
[03/10 22:03:24   3086]   For power_domain auto-default and effective power_domain auto-default:
[03/10 22:03:24   3086]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/10 22:03:24   3086]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/10 22:03:24   3086]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/10 22:03:24   3086]     Unblocked area available for placement of any clock cells in power_domain auto-default: 208664.800um^2
[03/10 22:03:24   3086]   Top Routing info:
[03/10 22:03:24   3086]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/10 22:03:24   3086]     Unshielded; Mask Constraint: 0.
[03/10 22:03:24   3086]   Trunk Routing info:
[03/10 22:03:24   3086]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/10 22:03:24   3086]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/10 22:03:24   3086]   Leaf Routing info:
[03/10 22:03:24   3086]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/10 22:03:24   3086]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/10 22:03:24   3086] Updating RC grid for preRoute extraction ...
[03/10 22:03:24   3086] Initializing multi-corner capacitance tables ... 
[03/10 22:03:24   3086] Initializing multi-corner resistance tables ...
[03/10 22:03:24   3086]   Rebuilding timing graph... 
[03/10 22:03:25   3086]   Rebuilding timing graph done.
[03/10 22:03:25   3086]   For timing_corner WC:setup, late:
[03/10 22:03:25   3086]     Slew time target (leaf):    0.105ns
[03/10 22:03:25   3086]     Slew time target (trunk):   0.105ns
[03/10 22:03:25   3086]     Slew time target (top):     0.105ns
[03/10 22:03:25   3086]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/10 22:03:25   3086]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/10 22:03:25   3086]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/10 22:03:25   3086]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/10 22:03:25   3087]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/10 22:03:25   3087]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/10 22:03:25   3087]   Clock tree balancer configuration for skew_group clk/CON:
[03/10 22:03:25   3087]     Sources:                     pin clk
[03/10 22:03:25   3087]     Total number of sinks:       5024
[03/10 22:03:25   3087]     Delay constrained sinks:     5024
[03/10 22:03:25   3087]     Non-leaf sinks:              0
[03/10 22:03:25   3087]     Ignore pins:                 0
[03/10 22:03:25   3087]    Timing corner WC:setup.late:
[03/10 22:03:25   3087]     Skew target:                 0.057ns
[03/10 22:03:25   3087] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 22:03:25   3087] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 22:03:25   3087] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 22:03:25   3087]   
[03/10 22:03:25   3087]   Via Selection for Estimated Routes (rule default):
[03/10 22:03:25   3087]   
[03/10 22:03:25   3087]   ----------------------------------------------------------------
[03/10 22:03:25   3087]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/10 22:03:25   3087]   Range                    (Ohm)    (fF)     (fs)     Only
[03/10 22:03:25   3087]   ----------------------------------------------------------------
[03/10 22:03:25   3087]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/10 22:03:25   3087]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/10 22:03:25   3087]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/10 22:03:25   3087]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/10 22:03:25   3087]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/10 22:03:25   3087]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/10 22:03:25   3087]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/10 22:03:25   3087]   ----------------------------------------------------------------
[03/10 22:03:25   3087]   
[03/10 22:03:25   3087] Validating CTS configuration done.
[03/10 22:03:25   3087] Adding driver cell for primary IO roots...
[03/10 22:03:25   3087] Maximizing clock DAG abstraction... 
[03/10 22:03:25   3087] Maximizing clock DAG abstraction done.
[03/10 22:03:25   3087] Synthesizing clock trees... #spOpts: N=65 
[03/10 22:03:25   3087] 
[03/10 22:03:25   3087]   Merging duplicate siblings in DAG... 
[03/10 22:03:25   3087]     Resynthesising clock tree into netlist... 
[03/10 22:03:25   3087]     Resynthesising clock tree into netlist done.
[03/10 22:03:25   3087]     Summary of the merge of duplicate siblings
[03/10 22:03:25   3087]     
[03/10 22:03:25   3087]     ----------------------------------------------------------
[03/10 22:03:25   3087]     Description                          Number of occurrences
[03/10 22:03:25   3087]     ----------------------------------------------------------
[03/10 22:03:25   3087]     Total clock gates                              0
[03/10 22:03:25   3087]     Globally unique enables                        0
[03/10 22:03:25   3087]     Potentially mergeable clock gates              0
[03/10 22:03:25   3087]     Actually merged                                0
[03/10 22:03:25   3087]     ----------------------------------------------------------
[03/10 22:03:25   3087]     
[03/10 22:03:25   3087]     
[03/10 22:03:25   3087]     Disconnecting clock tree from netlist... 
[03/10 22:03:25   3087]     Disconnecting clock tree from netlist done.
[03/10 22:03:25   3087]   Merging duplicate siblings in DAG done.
[03/10 22:03:25   3087]   Clustering... 
[03/10 22:03:25   3087]     Clock DAG stats before clustering:
[03/10 22:03:25   3087]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[03/10 22:03:25   3087]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/10 22:03:25   3087]     Clustering clock_tree clk... 
[03/10 22:03:25   3087]       Creating channel graph for ccopt_3_8... 
[03/10 22:03:25   3087]       Creating channel graph for ccopt_3_8 done.
[03/10 22:03:25   3087]       Creating channel graph for ccopt_3_4_available_3_8... 
[03/10 22:03:25   3087]       Creating channel graph for ccopt_3_4_available_3_8 done.
[03/10 22:03:25   3087]       Rebuilding timing graph... 
[03/10 22:03:26   3087]       Rebuilding timing graph done.
[03/10 22:03:31   3093]     Clustering clock_tree clk done.
[03/10 22:03:31   3093]     Clock DAG stats after bottom-up phase:
[03/10 22:03:31   3093]       cell counts    : b=92, i=0, cg=0, l=0, total=92
[03/10 22:03:31   3093]       cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
[03/10 22:03:31   3093]     Legalizing clock trees... 
[03/10 22:03:31   3093]       Resynthesising clock tree into netlist... 
[03/10 22:03:32   3093]       Resynthesising clock tree into netlist done.
[03/10 22:03:32   3093] #spOpts: N=65 
[03/10 22:03:32   3093] *** Starting refinePlace (0:51:34 mem=1306.4M) ***
[03/10 22:03:32   3093] Total net bbox length = 5.001e+05 (2.343e+05 2.658e+05) (ext = 1.916e+04)
[03/10 22:03:32   3093] Starting refinePlace ...
[03/10 22:03:32   3093] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/10 22:03:32   3093] Type 'man IMPSP-2002' for more detail.
[03/10 22:03:32   3093] Total net bbox length = 5.001e+05 (2.343e+05 2.658e+05) (ext = 1.916e+04)
[03/10 22:03:32   3093] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1306.4MB
[03/10 22:03:32   3093] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1306.4MB) @(0:51:34 - 0:51:34).
[03/10 22:03:32   3093] *** Finished refinePlace (0:51:34 mem=1306.4M) ***
[03/10 22:03:32   3094] #spOpts: N=65 
[03/10 22:03:32   3094]       Disconnecting clock tree from netlist... 
[03/10 22:03:32   3094]       Disconnecting clock tree from netlist done.
[03/10 22:03:32   3094] #spOpts: N=65 
[03/10 22:03:32   3094]       Rebuilding timing graph... 
[03/10 22:03:32   3094]       Rebuilding timing graph done.
[03/10 22:03:33   3095]       
[03/10 22:03:33   3095]       Clock tree legalization - Histogram:
[03/10 22:03:33   3095]       ====================================
[03/10 22:03:33   3095]       
[03/10 22:03:33   3095]       --------------------------------
[03/10 22:03:33   3095]       Movement (um)    Number of cells
[03/10 22:03:33   3095]       --------------------------------
[03/10 22:03:33   3095]       [2.02,2.578)            1
[03/10 22:03:33   3095]       [2.578,3.136)           0
[03/10 22:03:33   3095]       [3.136,3.694)           3
[03/10 22:03:33   3095]       [3.694,4.252)           0
[03/10 22:03:33   3095]       [4.252,4.81)            0
[03/10 22:03:33   3095]       [4.81,5.368)            1
[03/10 22:03:33   3095]       [5.368,5.926)           4
[03/10 22:03:33   3095]       [5.926,6.484)           1
[03/10 22:03:33   3095]       [6.484,7.042)           1
[03/10 22:03:33   3095]       [7.042,7.6)             2
[03/10 22:03:33   3095]       --------------------------------
[03/10 22:03:33   3095]       
[03/10 22:03:33   3095]       
[03/10 22:03:33   3095]       Clock tree legalization - Top 10 Movements:
[03/10 22:03:33   3095]       ===========================================
[03/10 22:03:33   3095]       
[03/10 22:03:33   3095]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 22:03:33   3095]       Movement (um)    Desired              Achieved             Node
[03/10 22:03:33   3095]                        location             location             
[03/10 22:03:33   3095]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 22:03:33   3095]           7.6          (151.907,142.118)    (159.507,142.118)    ccl clock buffer, uid:A16f7c (a lib_cell CKBD16) at (157.000,141.400), in power domain auto-default
[03/10 22:03:33   3095]           7.2          (181.107,210.518)    (181.107,203.317)    ccl clock buffer, uid:A16f97 (a lib_cell CKBD16) at (178.600,202.600), in power domain auto-default
[03/10 22:03:33   3095]           7.02         (151.907,142.118)    (153.893,137.083)    ccl clock buffer, uid:A16f7e (a lib_cell CKBD16) at (150.800,136.000), in power domain auto-default
[03/10 22:03:33   3095]           6.35         (184.107,210.518)    (184.692,216.282)    ccl clock buffer, uid:A16f85 (a lib_cell CKBD16) at (181.600,215.200), in power domain auto-default
[03/10 22:03:33   3095]           5.75         (226.507,131.317)    (230.093,133.482)    ccl clock buffer, uid:A16f95 (a lib_cell CKBD16) at (227.000,132.400), in power domain auto-default
[03/10 22:03:33   3095]           5.65         (141.507,210.518)    (140.893,205.482)    ccl clock buffer, uid:A16f82 (a lib_cell CKBD16) at (137.800,204.400), in power domain auto-default
[03/10 22:03:33   3095]           5.62         (220.708,131.317)    (221.292,126.283)    ccl clock buffer, uid:A16f64 (a lib_cell CKBD16) at (218.200,125.200), in power domain auto-default
[03/10 22:03:33   3095]           5.4          (178.907,203.317)    (173.507,203.317)    ccl clock buffer, uid:A16f70 (a lib_cell CKBD16) at (171.000,202.600), in power domain auto-default
[03/10 22:03:33   3095]           5            (169.708,210.518)    (168.308,214.118)    ccl clock buffer, uid:A170fd (a lib_cell CKBD16) at (165.800,213.400), in power domain auto-default
[03/10 22:03:33   3095]           3.6          (381.507,178.118)    (381.507,181.718)    ccl clock buffer, uid:A170cc (a lib_cell CKBD16) at (379.000,181.000), in power domain auto-default
[03/10 22:03:33   3095]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 22:03:33   3095]       
[03/10 22:03:33   3095]     Legalizing clock trees done.
[03/10 22:03:33   3095]     Clock DAG stats after 'Clustering':
[03/10 22:03:33   3095]       cell counts    : b=92, i=0, cg=0, l=0, total=92
[03/10 22:03:33   3095]       cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
[03/10 22:03:33   3095]       gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
[03/10 22:03:33   3095]       wire capacitance : top=0.000pF, trunk=0.452pF, leaf=4.192pF, total=4.644pF
[03/10 22:03:33   3095]       wire lengths   : top=0.000um, trunk=2844.180um, leaf=22119.570um, total=24963.750um
[03/10 22:03:33   3095]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:33   3095]     Clock DAG net violations after 'Clustering':none
[03/10 22:03:33   3095]     Clock tree state after 'Clustering':
[03/10 22:03:33   3095]       clock_tree clk: worst slew is leaf(0.097),trunk(0.095),top(nil), margined worst slew is leaf(0.097),trunk(0.095),top(nil)
[03/10 22:03:33   3095]       skew_group clk/CON: insertion delay [min=0.339, max=0.432, avg=0.375, sd=0.024], skew [0.093 vs 0.057*, 79.6% {0.341, 0.369, 0.398}] (wid=0.025 ws=0.015) (gid=0.410 gs=0.081)
[03/10 22:03:33   3095]     Clock network insertion delays are now [0.339ns, 0.432ns] average 0.375ns std.dev 0.024ns
[03/10 22:03:33   3095]   Clustering done.
[03/10 22:03:33   3095]   Resynthesising clock tree into netlist... 
[03/10 22:03:33   3095]   Resynthesising clock tree into netlist done.
[03/10 22:03:33   3095]   Updating congestion map to accurately time the clock tree... 
[03/10 22:03:34   3095]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=56611 and nets=36756 using extraction engine 'preRoute' .
[03/10 22:03:34   3095] PreRoute RC Extraction called for design core.
[03/10 22:03:34   3095] RC Extraction called in multi-corner(2) mode.
[03/10 22:03:34   3095] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 22:03:34   3095] RCMode: PreRoute
[03/10 22:03:34   3095]       RC Corner Indexes            0       1   
[03/10 22:03:34   3095] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 22:03:34   3095] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 22:03:34   3095] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 22:03:34   3095] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 22:03:34   3095] Shrink Factor                : 1.00000
[03/10 22:03:34   3095] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 22:03:34   3095] Using capacitance table file ...
[03/10 22:03:34   3095] Updating RC grid for preRoute extraction ...
[03/10 22:03:34   3095] Initializing multi-corner capacitance tables ... 
[03/10 22:03:34   3096] Initializing multi-corner resistance tables ...
[03/10 22:03:34   3096] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1241.160M)
[03/10 22:03:34   3096] 
[03/10 22:03:34   3096]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 22:03:34   3096]   Updating congestion map to accurately time the clock tree done.
[03/10 22:03:34   3096]   Disconnecting clock tree from netlist... 
[03/10 22:03:34   3096]   Disconnecting clock tree from netlist done.
[03/10 22:03:34   3096]   Rebuilding timing graph... 
[03/10 22:03:34   3096]   Rebuilding timing graph done.
[03/10 22:03:35   3096]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/10 22:03:35   3096]   Rebuilding timing graph   cell counts    : b=92, i=0, cg=0, l=0, total=92
[03/10 22:03:35   3096]   Rebuilding timing graph   cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
[03/10 22:03:35   3096]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
[03/10 22:03:35   3096]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.454pF, leaf=4.203pF, total=4.657pF
[03/10 22:03:35   3096]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2844.180um, leaf=22119.570um, total=24963.750um
[03/10 22:03:35   3096]   Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:35   3096]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/10 22:03:35   3096]   Clock tree state After congestion update:
[03/10 22:03:35   3096]     clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
[03/10 22:03:35   3097]     skew_group clk/CON: insertion delay [min=0.339, max=0.432, avg=0.376, sd=0.023], skew [0.093 vs 0.057*, 79.8% {0.341, 0.369, 0.398}] (wid=0.025 ws=0.016) (gid=0.410 gs=0.081)
[03/10 22:03:35   3097]   Clock network insertion delays are now [0.339ns, 0.432ns] average 0.376ns std.dev 0.023ns
[03/10 22:03:35   3097]   Fixing clock tree slew time and max cap violations... 
[03/10 22:03:35   3097]     Fixing clock tree overload: 
[03/10 22:03:35   3097]     Fixing clock tree overload: .
[03/10 22:03:35   3097]     Fixing clock tree overload: ..
[03/10 22:03:35   3097]     Fixing clock tree overload: ...
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% 
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% .
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ..
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ...
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% 
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% .
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ..
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ...
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 22:03:35   3097]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/10 22:03:35   3097]       cell counts    : b=92, i=0, cg=0, l=0, total=92
[03/10 22:03:35   3097]       cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
[03/10 22:03:35   3097]       gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
[03/10 22:03:35   3097]       wire capacitance : top=0.000pF, trunk=0.454pF, leaf=4.203pF, total=4.657pF
[03/10 22:03:35   3097]       wire lengths   : top=0.000um, trunk=2844.180um, leaf=22119.570um, total=24963.750um
[03/10 22:03:35   3097]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:35   3097]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[03/10 22:03:35   3097]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/10 22:03:35   3097]       clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
[03/10 22:03:35   3097]       skew_group clk/CON: insertion delay [min=0.339, max=0.432, avg=0.376, sd=0.023], skew [0.093 vs 0.057*, 79.8% {0.341, 0.369, 0.398}] (wid=0.025 ws=0.016) (gid=0.410 gs=0.081)
[03/10 22:03:35   3097]     Clock network insertion delays are now [0.339ns, 0.432ns] average 0.376ns std.dev 0.023ns
[03/10 22:03:35   3097]   Fixing clock tree slew time and max cap violations done.
[03/10 22:03:35   3097]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/10 22:03:35   3097]     Fixing clock tree overload: 
[03/10 22:03:35   3097]     Fixing clock tree overload: .
[03/10 22:03:35   3097]     Fixing clock tree overload: ..
[03/10 22:03:35   3097]     Fixing clock tree overload: ...
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% 
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% .
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ..
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ...
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% 
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% .
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ..
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ...
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/10 22:03:35   3097]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 22:03:35   3097]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/10 22:03:35   3097]       cell counts    : b=92, i=0, cg=0, l=0, total=92
[03/10 22:03:35   3097]       cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
[03/10 22:03:35   3097]       gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
[03/10 22:03:35   3097]       wire capacitance : top=0.000pF, trunk=0.454pF, leaf=4.203pF, total=4.657pF
[03/10 22:03:35   3097]       wire lengths   : top=0.000um, trunk=2844.180um, leaf=22119.570um, total=24963.750um
[03/10 22:03:35   3097]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:35   3097]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[03/10 22:03:35   3097]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/10 22:03:35   3097]       clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
[03/10 22:03:35   3097]       skew_group clk/CON: insertion delay [min=0.339, max=0.432, avg=0.376, sd=0.023], skew [0.093 vs 0.057*, 79.8% {0.341, 0.369, 0.398}] (wid=0.025 ws=0.016) (gid=0.410 gs=0.081)
[03/10 22:03:35   3097]     Clock network insertion delays are now [0.339ns, 0.432ns] average 0.376ns std.dev 0.023ns
[03/10 22:03:35   3097]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/10 22:03:35   3097]   Removing unnecessary root buffering... 
[03/10 22:03:35   3097]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/10 22:03:35   3097]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:35   3097]       cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
[03/10 22:03:35   3097]       gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.080pF
[03/10 22:03:35   3097]       wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.203pF, total=4.654pF
[03/10 22:03:35   3097]       wire lengths   : top=0.000um, trunk=2830.352um, leaf=22119.570um, total=24949.923um
[03/10 22:03:35   3097]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:35   3097]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[03/10 22:03:35   3097]     Clock tree state after 'Removing unnecessary root buffering':
[03/10 22:03:35   3097]       clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
[03/10 22:03:35   3097]       skew_group clk/CON: insertion delay [min=0.282, max=0.375, avg=0.319, sd=0.024], skew [0.093 vs 0.057*, 79.1% {0.283, 0.312, 0.340}] (wid=0.026 ws=0.016) (gid=0.352 gs=0.081)
[03/10 22:03:36   3097]     Clock network insertion delays are now [0.282ns, 0.375ns] average 0.319ns std.dev 0.024ns
[03/10 22:03:36   3097]   Removing unnecessary root buffering done.
[03/10 22:03:36   3097]   Equalizing net lengths... 
[03/10 22:03:36   3097]     Clock DAG stats after 'Equalizing net lengths':
[03/10 22:03:36   3097]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:36   3097]       cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
[03/10 22:03:36   3097]       gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.080pF
[03/10 22:03:36   3097]       wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.203pF, total=4.654pF
[03/10 22:03:36   3097]       wire lengths   : top=0.000um, trunk=2830.352um, leaf=22119.570um, total=24949.923um
[03/10 22:03:36   3097]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:36   3097]     Clock DAG net violations after 'Equalizing net lengths':none
[03/10 22:03:36   3097]     Clock tree state after 'Equalizing net lengths':
[03/10 22:03:36   3097]       clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
[03/10 22:03:36   3097]       skew_group clk/CON: insertion delay [min=0.282, max=0.375, avg=0.319, sd=0.024], skew [0.093 vs 0.057*, 79.1% {0.283, 0.312, 0.340}] (wid=0.026 ws=0.016) (gid=0.352 gs=0.081)
[03/10 22:03:36   3097]     Clock network insertion delays are now [0.282ns, 0.375ns] average 0.319ns std.dev 0.024ns
[03/10 22:03:36   3097]   Equalizing net lengths done.
[03/10 22:03:36   3097]   Reducing insertion delay 1... 
[03/10 22:03:36   3098]     Clock DAG stats after 'Reducing insertion delay 1':
[03/10 22:03:36   3098]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:36   3098]       cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
[03/10 22:03:36   3098]       gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.080pF
[03/10 22:03:36   3098]       wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.203pF, total=4.654pF
[03/10 22:03:36   3098]       wire lengths   : top=0.000um, trunk=2830.352um, leaf=22119.570um, total=24949.923um
[03/10 22:03:36   3098]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:36   3098]     Clock DAG net violations after 'Reducing insertion delay 1':none
[03/10 22:03:36   3098]     Clock tree state after 'Reducing insertion delay 1':
[03/10 22:03:36   3098]       clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
[03/10 22:03:36   3098]       skew_group clk/CON: insertion delay [min=0.282, max=0.375, avg=0.319, sd=0.024], skew [0.093 vs 0.057*, 79.1% {0.283, 0.312, 0.340}] (wid=0.026 ws=0.016) (gid=0.352 gs=0.081)
[03/10 22:03:36   3098]     Clock network insertion delays are now [0.282ns, 0.375ns] average 0.319ns std.dev 0.024ns
[03/10 22:03:36   3098]   Reducing insertion delay 1 done.
[03/10 22:03:36   3098]   Removing longest path buffering... 
[03/10 22:03:36   3098]     Clock DAG stats after removing longest path buffering:
[03/10 22:03:36   3098]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:36   3098]       cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
[03/10 22:03:36   3098]       gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.080pF
[03/10 22:03:36   3098]       wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.203pF, total=4.654pF
[03/10 22:03:36   3098]       wire lengths   : top=0.000um, trunk=2830.352um, leaf=22119.570um, total=24949.923um
[03/10 22:03:36   3098]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:36   3098]     Clock DAG net violations after removing longest path buffering:none
[03/10 22:03:36   3098]     Clock tree state after removing longest path buffering:
[03/10 22:03:36   3098]       clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
[03/10 22:03:36   3098]       skew_group clk/CON: insertion delay [min=0.282, max=0.375, avg=0.319, sd=0.024], skew [0.093 vs 0.057*, 79.1% {0.283, 0.312, 0.340}] (wid=0.026 ws=0.016) (gid=0.352 gs=0.081)
[03/10 22:03:36   3098]     Clock network insertion delays are now [0.282ns, 0.375ns] average 0.319ns std.dev 0.024ns
[03/10 22:03:36   3098]     Clock DAG stats after 'Removing longest path buffering':
[03/10 22:03:36   3098]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:36   3098]       cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
[03/10 22:03:36   3098]       gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.080pF
[03/10 22:03:36   3098]       wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.203pF, total=4.654pF
[03/10 22:03:36   3098]       wire lengths   : top=0.000um, trunk=2830.352um, leaf=22119.570um, total=24949.923um
[03/10 22:03:36   3098]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:36   3098]     Clock DAG net violations after 'Removing longest path buffering':none
[03/10 22:03:36   3098]     Clock tree state after 'Removing longest path buffering':
[03/10 22:03:36   3098]       clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
[03/10 22:03:36   3098]       skew_group clk/CON: insertion delay [min=0.282, max=0.375, avg=0.319, sd=0.024], skew [0.093 vs 0.057*, 79.1% {0.283, 0.312, 0.340}] (wid=0.026 ws=0.016) (gid=0.352 gs=0.081)
[03/10 22:03:36   3098]     Clock network insertion delays are now [0.282ns, 0.375ns] average 0.319ns std.dev 0.024ns
[03/10 22:03:36   3098]   Removing longest path buffering done.
[03/10 22:03:36   3098]   Reducing insertion delay 2... 
[03/10 22:03:37   3099]     Path optimization required 164 stage delay updates 
[03/10 22:03:37   3099]     Clock DAG stats after 'Reducing insertion delay 2':
[03/10 22:03:37   3099]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:37   3099]       cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
[03/10 22:03:37   3099]       gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.080pF
[03/10 22:03:37   3099]       wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.201pF, total=4.652pF
[03/10 22:03:37   3099]       wire lengths   : top=0.000um, trunk=2827.195um, leaf=22113.023um, total=24940.218um
[03/10 22:03:37   3099]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:37   3099]     Clock DAG net violations after 'Reducing insertion delay 2':none
[03/10 22:03:37   3099]     Clock tree state after 'Reducing insertion delay 2':
[03/10 22:03:37   3099]       clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
[03/10 22:03:38   3099]       skew_group clk/CON: insertion delay [min=0.282, max=0.375, avg=0.319, sd=0.024], skew [0.093 vs 0.057*, 79.1% {0.283, 0.312, 0.340}] (wid=0.026 ws=0.016) (gid=0.352 gs=0.081)
[03/10 22:03:38   3099]     Clock network insertion delays are now [0.282ns, 0.375ns] average 0.319ns std.dev 0.024ns
[03/10 22:03:38   3099]   Reducing insertion delay 2 done.
[03/10 22:03:38   3099]   Reducing clock tree power 1... 
[03/10 22:03:38   3099]     Resizing gates: 
[03/10 22:03:38   3099]     Resizing gates: .
[03/10 22:03:38   3100]     Resizing gates: ..
[03/10 22:03:38   3100]     Resizing gates: ...
[03/10 22:03:38   3100]     Resizing gates: ... 20% 
[03/10 22:03:38   3100]     Resizing gates: ... 20% .
[03/10 22:03:38   3100]     Resizing gates: ... 20% ..
[03/10 22:03:38   3100]     Resizing gates: ... 20% ...
[03/10 22:03:39   3100]     Resizing gates: ... 20% ... 40% 
[03/10 22:03:39   3101]     Resizing gates: ... 20% ... 40% .
[03/10 22:03:39   3101]     Resizing gates: ... 20% ... 40% ..
[03/10 22:03:39   3101]     Resizing gates: ... 20% ... 40% ...
[03/10 22:03:39   3101]     Resizing gates: ... 20% ... 40% ... 60% 
[03/10 22:03:40   3102]     Resizing gates: ... 20% ... 40% ... 60% .
[03/10 22:03:40   3102]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/10 22:03:40   3102]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/10 22:03:40   3102]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/10 22:03:41   3102]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/10 22:03:41   3103]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/10 22:03:41   3103]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/10 22:03:41   3103]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 22:03:41   3103]     Clock DAG stats after 'Reducing clock tree power 1':
[03/10 22:03:41   3103]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:41   3103]       cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
[03/10 22:03:41   3103]       gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
[03/10 22:03:41   3103]       wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
[03/10 22:03:41   3103]       wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
[03/10 22:03:41   3103]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:41   3103]     Clock DAG net violations after 'Reducing clock tree power 1':none
[03/10 22:03:41   3103]     Clock tree state after 'Reducing clock tree power 1':
[03/10 22:03:41   3103]       clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/10 22:03:41   3103]       skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.015) (gid=0.357 gs=0.024)
[03/10 22:03:41   3103]     Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
[03/10 22:03:41   3103]   Reducing clock tree power 1 done.
[03/10 22:03:41   3103]   Reducing clock tree power 2... 
[03/10 22:03:41   3103]     Path optimization required 0 stage delay updates 
[03/10 22:03:41   3103]     Clock DAG stats after 'Reducing clock tree power 2':
[03/10 22:03:41   3103]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:41   3103]       cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
[03/10 22:03:41   3103]       gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
[03/10 22:03:41   3103]       wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
[03/10 22:03:41   3103]       wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
[03/10 22:03:41   3103]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:41   3103]     Clock DAG net violations after 'Reducing clock tree power 2':none
[03/10 22:03:41   3103]     Clock tree state after 'Reducing clock tree power 2':
[03/10 22:03:41   3103]       clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/10 22:03:41   3103]       skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.015) (gid=0.357 gs=0.024)
[03/10 22:03:41   3103]     Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
[03/10 22:03:41   3103]   Reducing clock tree power 2 done.
[03/10 22:03:41   3103]   Approximately balancing fragments step... 
[03/10 22:03:41   3103]     Resolving skew group constraints... 
[03/10 22:03:42   3103]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/10 22:03:42   3104]     Resolving skew group constraints done.
[03/10 22:03:42   3104]     Approximately balancing fragments... 
[03/10 22:03:42   3104]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/10 22:03:42   3104]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/10 22:03:42   3104]           cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:42   3104]           cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
[03/10 22:03:42   3104]           gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
[03/10 22:03:42   3104]           wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
[03/10 22:03:42   3104]           wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
[03/10 22:03:42   3104]           sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:42   3104]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[03/10 22:03:42   3104]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/10 22:03:42   3104]     Approximately balancing fragments done.
[03/10 22:03:42   3104]     Clock DAG stats after 'Approximately balancing fragments step':
[03/10 22:03:42   3104]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:42   3104]       cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
[03/10 22:03:42   3104]       gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
[03/10 22:03:42   3104]       wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
[03/10 22:03:42   3104]       wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
[03/10 22:03:42   3104]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:42   3104]     Clock DAG net violations after 'Approximately balancing fragments step':none
[03/10 22:03:42   3104]     Clock tree state after 'Approximately balancing fragments step':
[03/10 22:03:42   3104]       clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/10 22:03:42   3104]     Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
[03/10 22:03:42   3104]   Approximately balancing fragments step done.
[03/10 22:03:42   3104]   Clock DAG stats after Approximately balancing fragments:
[03/10 22:03:42   3104]     cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:42   3104]     cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
[03/10 22:03:42   3104]     gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
[03/10 22:03:42   3104]     wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
[03/10 22:03:42   3104]     wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
[03/10 22:03:42   3104]     sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:42   3104]   Clock DAG net violations after Approximately balancing fragments:none
[03/10 22:03:42   3104]   Clock tree state after Approximately balancing fragments:
[03/10 22:03:42   3104]     clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/10 22:03:42   3104]     skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.015) (gid=0.357 gs=0.024)
[03/10 22:03:42   3104]   Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
[03/10 22:03:42   3104]   Improving fragments clock skew... 
[03/10 22:03:42   3104]     Clock DAG stats after 'Improving fragments clock skew':
[03/10 22:03:42   3104]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:42   3104]       cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
[03/10 22:03:42   3104]       gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
[03/10 22:03:42   3104]       wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
[03/10 22:03:42   3104]       wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
[03/10 22:03:42   3104]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:42   3104]     Clock DAG net violations after 'Improving fragments clock skew':none
[03/10 22:03:42   3104]     Clock tree state after 'Improving fragments clock skew':
[03/10 22:03:42   3104]       clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/10 22:03:42   3104]       skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.015) (gid=0.357 gs=0.024)
[03/10 22:03:42   3104]     Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
[03/10 22:03:42   3104]   Improving fragments clock skew done.
[03/10 22:03:42   3104]   Approximately balancing step... 
[03/10 22:03:42   3104]     Resolving skew group constraints... 
[03/10 22:03:43   3105]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/10 22:03:43   3105]     Resolving skew group constraints done.
[03/10 22:03:43   3105]     Approximately balancing... 
[03/10 22:03:43   3105]       Approximately balancing, wire and cell delays, iteration 1... 
[03/10 22:03:43   3105]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/10 22:03:43   3105]           cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:43   3105]           cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
[03/10 22:03:43   3105]           gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
[03/10 22:03:43   3105]           wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
[03/10 22:03:43   3105]           wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
[03/10 22:03:43   3105]           sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:43   3105]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[03/10 22:03:43   3105]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/10 22:03:43   3105]     Approximately balancing done.
[03/10 22:03:43   3105]     Clock DAG stats after 'Approximately balancing step':
[03/10 22:03:43   3105]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:43   3105]       cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
[03/10 22:03:43   3105]       gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
[03/10 22:03:43   3105]       wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
[03/10 22:03:43   3105]       wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
[03/10 22:03:43   3105]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:43   3105]     Clock DAG net violations after 'Approximately balancing step':none
[03/10 22:03:43   3105]     Clock tree state after 'Approximately balancing step':
[03/10 22:03:43   3105]       clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/10 22:03:43   3105]       skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.015) (gid=0.357 gs=0.024)
[03/10 22:03:43   3105]     Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
[03/10 22:03:43   3105]   Approximately balancing step done.
[03/10 22:03:43   3105]   Fixing clock tree overload... 
[03/10 22:03:43   3105]     Fixing clock tree overload: 
[03/10 22:03:43   3105]     Fixing clock tree overload: .
[03/10 22:03:43   3105]     Fixing clock tree overload: ..
[03/10 22:03:43   3105]     Fixing clock tree overload: ...
[03/10 22:03:43   3105]     Fixing clock tree overload: ... 20% 
[03/10 22:03:43   3105]     Fixing clock tree overload: ... 20% .
[03/10 22:03:43   3105]     Fixing clock tree overload: ... 20% ..
[03/10 22:03:43   3105]     Fixing clock tree overload: ... 20% ...
[03/10 22:03:43   3105]     Fixing clock tree overload: ... 20% ... 40% 
[03/10 22:03:43   3105]     Fixing clock tree overload: ... 20% ... 40% .
[03/10 22:03:43   3105]     Fixing clock tree overload: ... 20% ... 40% ..
[03/10 22:03:43   3105]     Fixing clock tree overload: ... 20% ... 40% ...
[03/10 22:03:43   3105]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/10 22:03:43   3105]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/10 22:03:43   3105]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/10 22:03:43   3105]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/10 22:03:43   3105]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/10 22:03:43   3105]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/10 22:03:43   3105]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/10 22:03:43   3105]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/10 22:03:43   3105]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 22:03:43   3105]     Clock DAG stats after 'Fixing clock tree overload':
[03/10 22:03:43   3105]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:43   3105]       cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
[03/10 22:03:43   3105]       gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
[03/10 22:03:43   3105]       wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
[03/10 22:03:43   3105]       wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
[03/10 22:03:43   3105]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:43   3105]     Clock DAG net violations after 'Fixing clock tree overload':none
[03/10 22:03:43   3105]     Clock tree state after 'Fixing clock tree overload':
[03/10 22:03:43   3105]       clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/10 22:03:43   3105]       skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.015) (gid=0.357 gs=0.024)
[03/10 22:03:43   3105]     Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
[03/10 22:03:43   3105]   Fixing clock tree overload done.
[03/10 22:03:43   3105]   Approximately balancing paths... 
[03/10 22:03:43   3105]     Added 0 buffers.
[03/10 22:03:43   3105]     Clock DAG stats after 'Approximately balancing paths':
[03/10 22:03:43   3105]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:43   3105]       cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
[03/10 22:03:43   3105]       gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
[03/10 22:03:43   3105]       wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
[03/10 22:03:43   3105]       wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
[03/10 22:03:43   3105]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:43   3105]     Clock DAG net violations after 'Approximately balancing paths':none
[03/10 22:03:43   3105]     Clock tree state after 'Approximately balancing paths':
[03/10 22:03:43   3105]       clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/10 22:03:43   3105]       skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.015) (gid=0.357 gs=0.024)
[03/10 22:03:43   3105]     Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
[03/10 22:03:43   3105]   Approximately balancing paths done.
[03/10 22:03:43   3105]   Resynthesising clock tree into netlist... 
[03/10 22:03:43   3105]   Resynthesising clock tree into netlist done.
[03/10 22:03:43   3105]   Updating congestion map to accurately time the clock tree... 
[03/10 22:03:44   3105]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=56610 and nets=36755 using extraction engine 'preRoute' .
[03/10 22:03:44   3105] PreRoute RC Extraction called for design core.
[03/10 22:03:44   3105] RC Extraction called in multi-corner(2) mode.
[03/10 22:03:44   3105] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 22:03:44   3105] RCMode: PreRoute
[03/10 22:03:44   3105]       RC Corner Indexes            0       1   
[03/10 22:03:44   3105] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 22:03:44   3105] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 22:03:44   3105] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 22:03:44   3105] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 22:03:44   3105] Shrink Factor                : 1.00000
[03/10 22:03:44   3105] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 22:03:44   3105] Using capacitance table file ...
[03/10 22:03:44   3105] Updating RC grid for preRoute extraction ...
[03/10 22:03:44   3105] Initializing multi-corner capacitance tables ... 
[03/10 22:03:44   3106] Initializing multi-corner resistance tables ...
[03/10 22:03:44   3106] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1241.164M)
[03/10 22:03:44   3106] 
[03/10 22:03:44   3106]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 22:03:44   3106]   Updating congestion map to accurately time the clock tree done.
[03/10 22:03:44   3106]   Disconnecting clock tree from netlist... 
[03/10 22:03:44   3106]   Disconnecting clock tree from netlist done.
[03/10 22:03:44   3106]   Rebuilding timing graph... 
[03/10 22:03:44   3106]   Rebuilding timing graph done.
[03/10 22:03:45   3106]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/10 22:03:45   3106]   Rebuilding timing graph   cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:45   3106]   Rebuilding timing graph   cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
[03/10 22:03:45   3106]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
[03/10 22:03:45   3106]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
[03/10 22:03:45   3106]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
[03/10 22:03:45   3106]   Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:45   3106]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/10 22:03:45   3106]   Clock tree state After congestion update:
[03/10 22:03:45   3106]     clock_tree clk: worst slew is leaf(0.105),trunk(0.083),top(nil), margined worst slew is leaf(0.105),trunk(0.083),top(nil)
[03/10 22:03:45   3106]     skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.014) (gid=0.357 gs=0.024)
[03/10 22:03:45   3107]   Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
[03/10 22:03:45   3107]   Improving clock skew... 
[03/10 22:03:45   3107]     Clock DAG stats after 'Improving clock skew':
[03/10 22:03:45   3107]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:45   3107]       cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
[03/10 22:03:45   3107]       gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
[03/10 22:03:45   3107]       wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
[03/10 22:03:45   3107]       wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
[03/10 22:03:45   3107]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:45   3107]     Clock DAG net violations after 'Improving clock skew':none
[03/10 22:03:45   3107]     Clock tree state after 'Improving clock skew':
[03/10 22:03:45   3107]       clock_tree clk: worst slew is leaf(0.105),trunk(0.083),top(nil), margined worst slew is leaf(0.105),trunk(0.083),top(nil)
[03/10 22:03:45   3107]       skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.014) (gid=0.357 gs=0.024)
[03/10 22:03:45   3107]     Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
[03/10 22:03:45   3107]   Improving clock skew done.
[03/10 22:03:45   3107]   Reducing clock tree power 3... 
[03/10 22:03:45   3107]     Initial gate capacitance is (rise=4.971pF fall=4.955pF).
[03/10 22:03:45   3107]     Resizing gates: 
[03/10 22:03:45   3107]     Resizing gates: .
[03/10 22:03:45   3107]     Resizing gates: ..
[03/10 22:03:45   3107]     Resizing gates: ...
[03/10 22:03:45   3107]     Resizing gates: ... 20% 
[03/10 22:03:45   3107]     Resizing gates: ... 20% .
[03/10 22:03:45   3107]     Resizing gates: ... 20% ..
[03/10 22:03:45   3107]     Resizing gates: ... 20% ...
[03/10 22:03:46   3107]     Resizing gates: ... 20% ... 40% 
[03/10 22:03:46   3107]     Resizing gates: ... 20% ... 40% .
[03/10 22:03:46   3107]     Resizing gates: ... 20% ... 40% ..
[03/10 22:03:46   3107]     Resizing gates: ... 20% ... 40% ...
[03/10 22:03:46   3108]     Resizing gates: ... 20% ... 40% ... 60% 
[03/10 22:03:46   3108]     Resizing gates: ... 20% ... 40% ... 60% .
[03/10 22:03:46   3108]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/10 22:03:46   3108]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/10 22:03:46   3108]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/10 22:03:46   3108]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/10 22:03:46   3108]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/10 22:03:46   3108]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/10 22:03:46   3108]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 22:03:46   3108]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/10 22:03:46   3108]     Iteration 1: gate capacitance is (rise=4.958pF fall=4.942pF).
[03/10 22:03:46   3108]     Clock DAG stats after 'Reducing clock tree power 3':
[03/10 22:03:46   3108]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:46   3108]       cell areas     : b=684.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=684.000um^2
[03/10 22:03:46   3108]       gate capacitance : top=0.000pF, trunk=0.378pF, leaf=4.579pF, total=4.958pF
[03/10 22:03:46   3108]       wire capacitance : top=0.000pF, trunk=0.452pF, leaf=4.198pF, total=4.649pF
[03/10 22:03:46   3108]       wire lengths   : top=0.000um, trunk=2834.913um, leaf=22093.023um, total=24927.935um
[03/10 22:03:46   3108]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:46   3108]     Clock DAG net violations after 'Reducing clock tree power 3':none
[03/10 22:03:46   3108]     Clock tree state after 'Reducing clock tree power 3':
[03/10 22:03:46   3108]       clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
[03/10 22:03:46   3108]       skew_group clk/CON: insertion delay [min=0.341, max=0.391, avg=0.369, sd=0.011], skew [0.050 vs 0.057, 100% {0.341, 0.369, 0.391}] (wid=0.024 ws=0.014) (gid=0.369 gs=0.041)
[03/10 22:03:46   3108]     Clock network insertion delays are now [0.341ns, 0.391ns] average 0.369ns std.dev 0.011ns
[03/10 22:03:46   3108] BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/10 22:03:46   3108] {clk/CON,WC: 3812.86 -> 3906}
[03/10 22:03:46   3108]   Reducing clock tree power 3 done.
[03/10 22:03:46   3108]   Improving insertion delay... 
[03/10 22:03:46   3108]     Clock DAG stats after improving insertion delay:
[03/10 22:03:46   3108]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:46   3108]       cell areas     : b=684.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=684.000um^2
[03/10 22:03:46   3108]       gate capacitance : top=0.000pF, trunk=0.378pF, leaf=4.579pF, total=4.958pF
[03/10 22:03:46   3108]       wire capacitance : top=0.000pF, trunk=0.452pF, leaf=4.198pF, total=4.649pF
[03/10 22:03:46   3108]       wire lengths   : top=0.000um, trunk=2834.913um, leaf=22093.023um, total=24927.935um
[03/10 22:03:46   3108]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:46   3108]     Clock DAG net violations after improving insertion delay:none
[03/10 22:03:46   3108]     Clock tree state after improving insertion delay:
[03/10 22:03:46   3108]       clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
[03/10 22:03:46   3108]       skew_group clk/CON: insertion delay [min=0.341, max=0.391, avg=0.369, sd=0.011], skew [0.050 vs 0.057, 100% {0.341, 0.369, 0.391}] (wid=0.024 ws=0.014) (gid=0.369 gs=0.041)
[03/10 22:03:46   3108]     Clock network insertion delays are now [0.341ns, 0.391ns] average 0.369ns std.dev 0.011ns
[03/10 22:03:46   3108]     Clock DAG stats after 'Improving insertion delay':
[03/10 22:03:46   3108]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:03:46   3108]       cell areas     : b=684.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=684.000um^2
[03/10 22:03:46   3108]       gate capacitance : top=0.000pF, trunk=0.378pF, leaf=4.579pF, total=4.958pF
[03/10 22:03:46   3108]       wire capacitance : top=0.000pF, trunk=0.452pF, leaf=4.198pF, total=4.649pF
[03/10 22:03:46   3108]       wire lengths   : top=0.000um, trunk=2834.913um, leaf=22093.023um, total=24927.935um
[03/10 22:03:46   3108]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:03:46   3108]     Clock DAG net violations after 'Improving insertion delay':none
[03/10 22:03:46   3108]     Clock tree state after 'Improving insertion delay':
[03/10 22:03:46   3108]       clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
[03/10 22:03:46   3108]       skew_group clk/CON: insertion delay [min=0.341, max=0.391, avg=0.369, sd=0.011], skew [0.050 vs 0.057, 100% {0.341, 0.369, 0.391}] (wid=0.024 ws=0.014) (gid=0.369 gs=0.041)
[03/10 22:03:46   3108]     Clock network insertion delays are now [0.341ns, 0.391ns] average 0.369ns std.dev 0.011ns
[03/10 22:03:46   3108] BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/10 22:03:46   3108] {clk/CON,WC: 3812.86 -> 3906}
[03/10 22:03:46   3108]   Improving insertion delay done.
[03/10 22:03:46   3108]   Total capacitance is (rise=9.607pF fall=9.592pF), of which (rise=4.649pF fall=4.649pF) is wire, and (rise=4.958pF fall=4.942pF) is gate.
[03/10 22:03:46   3108]   Legalizer releasing space for clock trees... 
[03/10 22:03:46   3108]   Legalizer releasing space for clock trees done.
[03/10 22:03:46   3108]   Updating netlist... 
[03/10 22:03:47   3108] *
[03/10 22:03:47   3108] * Starting clock placement refinement...
[03/10 22:03:47   3108] *
[03/10 22:03:47   3108] * First pass: Refine non-clock instances...
[03/10 22:03:47   3108] *
[03/10 22:03:47   3109] #spOpts: N=65 
[03/10 22:03:47   3109] *** Starting refinePlace (0:51:49 mem=1306.4M) ***
[03/10 22:03:47   3109] Total net bbox length = 5.001e+05 (2.343e+05 2.658e+05) (ext = 1.915e+04)
[03/10 22:03:47   3109] Starting refinePlace ...
[03/10 22:03:47   3109] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:03:47   3109] default core: bins with density >  0.75 = 90.1 % ( 563 / 625 )
[03/10 22:03:47   3109] Density distribution unevenness ratio = 0.644%
[03/10 22:03:48   3110]   Spread Effort: high, standalone mode, useDDP on.
[03/10 22:03:48   3110] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=1306.4MB) @(0:51:49 - 0:51:50).
[03/10 22:03:48   3110] Move report: preRPlace moves 18755 insts, mean move: 7.15 um, max move: 344.40 um
[03/10 22:03:48   3110] 	Max move on inst (FILLER_2969): (62.20, 53.20) --> (66.40, 393.40)
[03/10 22:03:48   3110] 	Length: 3 sites, height: 1 rows, site name: core, cell type: DCAP
[03/10 22:03:48   3110] wireLenOptFixPriorityInst 0 inst fixed
[03/10 22:03:48   3110] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:03:48   3110] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1306.4MB) @(0:51:50 - 0:51:50).
[03/10 22:03:48   3110] Move report: Detail placement moves 18755 insts, mean move: 7.15 um, max move: 344.40 um
[03/10 22:03:48   3110] 	Max move on inst (FILLER_2969): (62.20, 53.20) --> (66.40, 393.40)
[03/10 22:03:48   3110] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1306.4MB
[03/10 22:03:48   3110] Statistics of distance of Instance movement in refine placement:
[03/10 22:03:48   3110]   maximum (X+Y) =       137.80 um
[03/10 22:03:48   3110]   inst (psum_mem_instance/FE_OFC1123_n1793) with max move: (199.2, 127) -> (173, 15.4)
[03/10 22:03:48   3110]   mean    (X+Y) =         1.82 um
[03/10 22:03:48   3110] Summary Report:
[03/10 22:03:48   3110] Instances move: 9074 (out of 25375 movable)
[03/10 22:03:48   3110] Mean displacement: 1.82 um
[03/10 22:03:48   3110] Max displacement: 137.80 um (Instance: psum_mem_instance/FE_OFC1123_n1793) (199.2, 127) -> (173, 15.4)
[03/10 22:03:48   3110] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/10 22:03:48   3110] Total instances moved : 9074
[03/10 22:03:48   3110] Total net bbox length = 5.158e+05 (2.428e+05 2.730e+05) (ext = 1.909e+04)
[03/10 22:03:48   3110] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1306.4MB
[03/10 22:03:48   3110] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=1306.4MB) @(0:51:49 - 0:51:50).
[03/10 22:03:48   3110] *** Finished refinePlace (0:51:50 mem=1306.4M) ***
[03/10 22:03:48   3110] *
[03/10 22:03:48   3110] * Second pass: Refine clock instances...
[03/10 22:03:48   3110] *
[03/10 22:03:48   3110] #spOpts: N=65 mergeVia=F 
[03/10 22:03:48   3110] *** Starting refinePlace (0:51:51 mem=1306.4M) ***
[03/10 22:03:48   3110] Total net bbox length = 5.158e+05 (2.428e+05 2.730e+05) (ext = 1.909e+04)
[03/10 22:03:48   3110] Starting refinePlace ...
[03/10 22:03:48   3110] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:03:48   3110] default core: bins with density >  0.75 = 92.2 % ( 576 / 625 )
[03/10 22:03:48   3110] Density distribution unevenness ratio = 0.138%
[03/10 22:03:48   3110]   Spread Effort: high, standalone mode, useDDP on.
[03/10 22:03:48   3110] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1306.4MB) @(0:51:51 - 0:51:51).
[03/10 22:03:48   3110] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:03:48   3110] wireLenOptFixPriorityInst 5024 inst fixed
[03/10 22:03:49   3111] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:03:49   3111] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1306.4MB) @(0:51:51 - 0:51:51).
[03/10 22:03:49   3111] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:03:49   3111] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1306.4MB
[03/10 22:03:49   3111] Statistics of distance of Instance movement in refine placement:
[03/10 22:03:49   3111]   maximum (X+Y) =         0.00 um
[03/10 22:03:49   3111]   mean    (X+Y) =         0.00 um
[03/10 22:03:49   3111] Summary Report:
[03/10 22:03:49   3111] Instances move: 0 (out of 30490 movable)
[03/10 22:03:49   3111] Mean displacement: 0.00 um
[03/10 22:03:49   3111] Max displacement: 0.00 um 
[03/10 22:03:49   3111] Total instances moved : 0
[03/10 22:03:49   3111] Total net bbox length = 5.158e+05 (2.428e+05 2.730e+05) (ext = 1.909e+04)
[03/10 22:03:49   3111] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1306.4MB
[03/10 22:03:49   3111] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1306.4MB) @(0:51:51 - 0:51:51).
[03/10 22:03:49   3111] *** Finished refinePlace (0:51:51 mem=1306.4M) ***
[03/10 22:03:49   3111] *
[03/10 22:03:49   3111] * No clock instances moved during refinement.
[03/10 22:03:49   3111] *
[03/10 22:03:49   3111] * Finished with clock placement refinement.
[03/10 22:03:49   3111] *
[03/10 22:03:49   3111] #spOpts: N=65 
[03/10 22:03:49   3111] 
[03/10 22:03:49   3111]     Rebuilding timing graph... 
[03/10 22:03:49   3111]     Rebuilding timing graph done.
[03/10 22:03:50   3112]     Clock implementation routing... Net route status summary:
[03/10 22:03:51   3112]   Clock:        92 (unrouted=92, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/10 22:03:51   3112]   Non-clock: 32397 (unrouted=0, trialRouted=32397, noStatus=0, routed=0, fixed=0)
[03/10 22:03:51   3112] (Not counting 4266 nets with <2 term connections)
[03/10 22:03:51   3112] 
[03/10 22:03:51   3112]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=56610 and nets=36755 using extraction engine 'preRoute' .
[03/10 22:03:51   3112] PreRoute RC Extraction called for design core.
[03/10 22:03:51   3112] RC Extraction called in multi-corner(2) mode.
[03/10 22:03:51   3112] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 22:03:51   3112] RCMode: PreRoute
[03/10 22:03:51   3112]       RC Corner Indexes            0       1   
[03/10 22:03:51   3112] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 22:03:51   3112] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 22:03:51   3112] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 22:03:51   3112] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 22:03:51   3112] Shrink Factor                : 1.00000
[03/10 22:03:51   3112] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 22:03:51   3112] Using capacitance table file ...
[03/10 22:03:51   3113] Updating RC grid for preRoute extraction ...
[03/10 22:03:51   3113] Initializing multi-corner capacitance tables ... 
[03/10 22:03:51   3113] Initializing multi-corner resistance tables ...
[03/10 22:03:51   3113] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1309.617M)
[03/10 22:03:51   3113] 
[03/10 22:03:51   3113]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 22:03:51   3113] 
[03/10 22:03:51   3113] CCOPT: Preparing to route 92 clock nets with NanoRoute.
[03/10 22:03:51   3113]   All net are default rule.
[03/10 22:03:51   3113]   Removed pre-existing routes for 92 nets.
[03/10 22:03:51   3113]   Preferred NanoRoute mode settings: Current
[03/10 22:03:51   3113] 
[03/10 22:03:51   3113]   drouteAutoStop = "false"
[03/10 22:03:51   3113]   drouteEndIteration = "20"
[03/10 22:03:51   3113]   drouteExpDeterministicMultiThread = "true"
[03/10 22:03:51   3113]   envHonorGlobalRoute = "false"
[03/10 22:03:51   3113]   grouteExpUseNanoRoute2 = "false"
[03/10 22:03:51   3113]   routeAllowPinAsFeedthrough = "false"
[03/10 22:03:51   3113]   routeExpDeterministicMultiThread = "true"
[03/10 22:03:51   3113]   routeSelectedNetOnly = "true"
[03/10 22:03:51   3113]   routeWithEco = "true"
[03/10 22:03:51   3113]   routeWithSiDriven = "false"
[03/10 22:03:51   3113]   routeWithTimingDriven = "false"
[03/10 22:03:51   3113]       Clock detailed routing... 
[03/10 22:03:51   3113] globalDetailRoute
[03/10 22:03:51   3113] 
[03/10 22:03:51   3113] #setNanoRouteMode -drouteAutoStop false
[03/10 22:03:51   3113] #setNanoRouteMode -drouteEndIteration 20
[03/10 22:03:51   3113] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/10 22:03:51   3113] #setNanoRouteMode -routeSelectedNetOnly true
[03/10 22:03:51   3113] #setNanoRouteMode -routeWithEco true
[03/10 22:03:51   3113] #setNanoRouteMode -routeWithSiDriven false
[03/10 22:03:51   3113] #setNanoRouteMode -routeWithTimingDriven false
[03/10 22:03:51   3113] #Start globalDetailRoute on Mon Mar 10 22:03:51 2025
[03/10 22:03:51   3113] #
[03/10 22:03:52   3114] ### Net info: total nets: 36755
[03/10 22:03:52   3114] ### Net info: dirty nets: 92
[03/10 22:03:52   3114] ### Net info: marked as disconnected nets: 0
[03/10 22:03:52   3114] ### Net info: fully routed nets: 0
[03/10 22:03:52   3114] ### Net info: trivial (single pin) nets: 0
[03/10 22:03:52   3114] ### Net info: unrouted nets: 36755
[03/10 22:03:52   3114] ### Net info: re-extraction nets: 0
[03/10 22:03:52   3114] ### Net info: selected nets: 92
[03/10 22:03:52   3114] ### Net info: ignored nets: 0
[03/10 22:03:52   3114] ### Net info: skip routing nets: 0
[03/10 22:03:52   3114] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 22:03:52   3114] #Start routing data preparation.
[03/10 22:03:52   3114] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/10 22:03:52   3114] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/10 22:03:52   3114] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 22:03:52   3114] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 22:03:52   3114] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 22:03:52   3114] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 22:03:52   3114] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/10 22:03:52   3114] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 22:03:52   3114] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/10 22:03:52   3114] #Minimum voltage of a net in the design = 0.000.
[03/10 22:03:52   3114] #Maximum voltage of a net in the design = 1.100.
[03/10 22:03:52   3114] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 22:03:52   3114] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 22:03:52   3114] #Voltage range [0.000 - 1.100] has 36753 nets.
[03/10 22:04:10   3132] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 22:04:10   3132] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:04:10   3132] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:04:10   3132] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:04:10   3132] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:04:10   3132] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:04:10   3132] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 22:04:10   3132] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 22:04:11   3133] #Regenerating Ggrids automatically.
[03/10 22:04:11   3133] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 22:04:11   3133] #Using automatically generated G-grids.
[03/10 22:04:11   3133] #Done routing data preparation.
[03/10 22:04:11   3133] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1131.54 (MB), peak = 1193.62 (MB)
[03/10 22:04:11   3133] #Merging special wires...
[03/10 22:04:11   3133] #reading routing guides ......
[03/10 22:04:11   3133] #Number of eco nets is 0
[03/10 22:04:11   3133] #
[03/10 22:04:11   3133] #Start data preparation...
[03/10 22:04:11   3133] #
[03/10 22:04:11   3133] #Data preparation is done on Mon Mar 10 22:04:11 2025
[03/10 22:04:11   3133] #
[03/10 22:04:11   3133] #Analyzing routing resource...
[03/10 22:04:12   3134] #Routing resource analysis is done on Mon Mar 10 22:04:12 2025
[03/10 22:04:12   3134] #
[03/10 22:04:12   3134] #  Resource Analysis:
[03/10 22:04:12   3134] #
[03/10 22:04:12   3134] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 22:04:12   3134] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 22:04:12   3134] #  --------------------------------------------------------------
[03/10 22:04:12   3134] #  Metal 1        H        2198          79       23256    92.29%
[03/10 22:04:12   3134] #  Metal 2        V        2206          84       23256     0.74%
[03/10 22:04:12   3134] #  Metal 3        H        2277           0       23256     0.43%
[03/10 22:04:12   3134] #  Metal 4        V        1596         694       23256     3.23%
[03/10 22:04:12   3134] #  Metal 5        H        2277           0       23256     0.00%
[03/10 22:04:12   3134] #  Metal 6        V        2290           0       23256     0.00%
[03/10 22:04:12   3134] #  Metal 7        H         569           0       23256     0.00%
[03/10 22:04:12   3134] #  Metal 8        V         572           0       23256     0.00%
[03/10 22:04:12   3134] #  --------------------------------------------------------------
[03/10 22:04:12   3134] #  Total                  13986       4.67%  186048    12.09%
[03/10 22:04:12   3134] #
[03/10 22:04:12   3134] #  92 nets (0.25%) with 1 preferred extra spacing.
[03/10 22:04:12   3134] #
[03/10 22:04:12   3134] #
[03/10 22:04:12   3134] #Routing guide is on.
[03/10 22:04:12   3134] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1135.43 (MB), peak = 1193.62 (MB)
[03/10 22:04:12   3134] #
[03/10 22:04:12   3134] #start global routing iteration 1...
[03/10 22:04:13   3135] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1164.29 (MB), peak = 1193.62 (MB)
[03/10 22:04:13   3135] #
[03/10 22:04:13   3135] #start global routing iteration 2...
[03/10 22:04:13   3135] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.49 (MB), peak = 1193.62 (MB)
[03/10 22:04:13   3135] #
[03/10 22:04:13   3135] #
[03/10 22:04:13   3135] #Total number of trivial nets (e.g. < 2 pins) = 4266 (skipped).
[03/10 22:04:13   3135] #Total number of selected nets for routing = 92.
[03/10 22:04:13   3135] #Total number of unselected nets (but routable) for routing = 32397 (skipped).
[03/10 22:04:13   3135] #Total number of nets in the design = 36755.
[03/10 22:04:13   3135] #
[03/10 22:04:13   3135] #32397 skipped nets do not have any wires.
[03/10 22:04:13   3135] #92 routable nets have only global wires.
[03/10 22:04:13   3135] #92 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 22:04:13   3135] #
[03/10 22:04:13   3135] #Routed net constraints summary:
[03/10 22:04:13   3135] #------------------------------------------------
[03/10 22:04:13   3135] #        Rules   Pref Extra Space   Unconstrained  
[03/10 22:04:13   3135] #------------------------------------------------
[03/10 22:04:13   3135] #      Default                 92               0  
[03/10 22:04:13   3135] #------------------------------------------------
[03/10 22:04:13   3135] #        Total                 92               0  
[03/10 22:04:13   3135] #------------------------------------------------
[03/10 22:04:13   3135] #
[03/10 22:04:13   3135] #Routing constraints summary of the whole design:
[03/10 22:04:13   3135] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 22:04:13   3135] #-------------------------------------------------------------------
[03/10 22:04:13   3135] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/10 22:04:13   3135] #-------------------------------------------------------------------
[03/10 22:04:13   3135] #      Default                 92                340           32057  
[03/10 22:04:13   3135] #-------------------------------------------------------------------
[03/10 22:04:13   3135] #        Total                 92                340           32057  
[03/10 22:04:13   3135] #-------------------------------------------------------------------
[03/10 22:04:13   3135] #
[03/10 22:04:13   3135] #
[03/10 22:04:13   3135] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 22:04:13   3135] #
[03/10 22:04:13   3135] #                 OverCon          
[03/10 22:04:13   3135] #                  #Gcell    %Gcell
[03/10 22:04:13   3135] #     Layer           (1)   OverCon
[03/10 22:04:13   3135] #  --------------------------------
[03/10 22:04:13   3135] #   Metal 1      0(0.00%)   (0.00%)
[03/10 22:04:13   3135] #   Metal 2      0(0.00%)   (0.00%)
[03/10 22:04:13   3135] #   Metal 3      0(0.00%)   (0.00%)
[03/10 22:04:13   3135] #   Metal 4      9(0.04%)   (0.04%)
[03/10 22:04:13   3135] #   Metal 5      0(0.00%)   (0.00%)
[03/10 22:04:13   3135] #   Metal 6      0(0.00%)   (0.00%)
[03/10 22:04:13   3135] #   Metal 7      0(0.00%)   (0.00%)
[03/10 22:04:13   3135] #   Metal 8      0(0.00%)   (0.00%)
[03/10 22:04:13   3135] #  --------------------------------
[03/10 22:04:13   3135] #     Total      9(0.01%)   (0.01%)
[03/10 22:04:13   3135] #
[03/10 22:04:13   3135] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/10 22:04:13   3135] #  Overflow after GR: 0.00% H + 0.01% V
[03/10 22:04:13   3135] #
[03/10 22:04:13   3135] #Complete Global Routing.
[03/10 22:04:13   3135] #Total number of nets with non-default rule or having extra spacing = 92
[03/10 22:04:13   3135] #Total wire length = 25044 um.
[03/10 22:04:13   3135] #Total half perimeter of net bounding box = 9712 um.
[03/10 22:04:13   3135] #Total wire length on LAYER M1 = 0 um.
[03/10 22:04:13   3135] #Total wire length on LAYER M2 = 111 um.
[03/10 22:04:13   3135] #Total wire length on LAYER M3 = 15291 um.
[03/10 22:04:13   3135] #Total wire length on LAYER M4 = 9483 um.
[03/10 22:04:13   3135] #Total wire length on LAYER M5 = 63 um.
[03/10 22:04:13   3135] #Total wire length on LAYER M6 = 96 um.
[03/10 22:04:13   3135] #Total wire length on LAYER M7 = 0 um.
[03/10 22:04:13   3135] #Total wire length on LAYER M8 = 0 um.
[03/10 22:04:13   3135] #Total number of vias = 13066
[03/10 22:04:13   3135] #Up-Via Summary (total 13066):
[03/10 22:04:13   3135] #           
[03/10 22:04:13   3135] #-----------------------
[03/10 22:04:13   3135] #  Metal 1         5206
[03/10 22:04:13   3135] #  Metal 2         4633
[03/10 22:04:13   3135] #  Metal 3         3173
[03/10 22:04:13   3135] #  Metal 4           27
[03/10 22:04:13   3135] #  Metal 5           27
[03/10 22:04:13   3135] #-----------------------
[03/10 22:04:13   3135] #                 13066 
[03/10 22:04:13   3135] #
[03/10 22:04:13   3135] #Total number of involved priority nets 92
[03/10 22:04:13   3135] #Maximum src to sink distance for priority net 384.1
[03/10 22:04:13   3135] #Average of max src_to_sink distance for priority net 98.2
[03/10 22:04:13   3135] #Average of ave src_to_sink distance for priority net 56.9
[03/10 22:04:13   3135] #Max overcon = 1 tracks.
[03/10 22:04:13   3135] #Total overcon = 0.01%.
[03/10 22:04:13   3135] #Worst layer Gcell overcon rate = 0.04%.
[03/10 22:04:13   3135] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1164.64 (MB), peak = 1193.62 (MB)
[03/10 22:04:13   3135] #
[03/10 22:04:13   3135] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1141.12 (MB), peak = 1193.62 (MB)
[03/10 22:04:13   3135] #Start Track Assignment.
[03/10 22:04:13   3135] #Done with 3592 horizontal wires in 2 hboxes and 2354 vertical wires in 2 hboxes.
[03/10 22:04:14   3136] #Done with 106 horizontal wires in 2 hboxes and 39 vertical wires in 2 hboxes.
[03/10 22:04:14   3136] #Complete Track Assignment.
[03/10 22:04:14   3136] #Total number of nets with non-default rule or having extra spacing = 92
[03/10 22:04:14   3136] #Total wire length = 27864 um.
[03/10 22:04:14   3136] #Total half perimeter of net bounding box = 9712 um.
[03/10 22:04:14   3136] #Total wire length on LAYER M1 = 2850 um.
[03/10 22:04:14   3136] #Total wire length on LAYER M2 = 107 um.
[03/10 22:04:14   3136] #Total wire length on LAYER M3 = 15269 um.
[03/10 22:04:14   3136] #Total wire length on LAYER M4 = 9479 um.
[03/10 22:04:14   3136] #Total wire length on LAYER M5 = 59 um.
[03/10 22:04:14   3136] #Total wire length on LAYER M6 = 101 um.
[03/10 22:04:14   3136] #Total wire length on LAYER M7 = 0 um.
[03/10 22:04:14   3136] #Total wire length on LAYER M8 = 0 um.
[03/10 22:04:14   3136] #Total number of vias = 13066
[03/10 22:04:14   3136] #Up-Via Summary (total 13066):
[03/10 22:04:14   3136] #           
[03/10 22:04:14   3136] #-----------------------
[03/10 22:04:14   3136] #  Metal 1         5206
[03/10 22:04:14   3136] #  Metal 2         4633
[03/10 22:04:14   3136] #  Metal 3         3173
[03/10 22:04:14   3136] #  Metal 4           27
[03/10 22:04:14   3136] #  Metal 5           27
[03/10 22:04:14   3136] #-----------------------
[03/10 22:04:14   3136] #                 13066 
[03/10 22:04:14   3136] #
[03/10 22:04:14   3136] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1157.66 (MB), peak = 1193.62 (MB)
[03/10 22:04:14   3136] #
[03/10 22:04:14   3136] #Cpu time = 00:00:22
[03/10 22:04:14   3136] #Elapsed time = 00:00:22
[03/10 22:04:14   3136] #Increased memory = 46.48 (MB)
[03/10 22:04:14   3136] #Total memory = 1157.70 (MB)
[03/10 22:04:14   3136] #Peak memory = 1193.62 (MB)
[03/10 22:04:14   3136] #
[03/10 22:04:14   3136] #Start Detail Routing..
[03/10 22:04:14   3136] #start initial detail routing ...
[03/10 22:04:52   3174] # ECO: 5.3% of the total area was rechecked for DRC, and 76.8% required routing.
[03/10 22:04:52   3175] #    number of violations = 0
[03/10 22:04:52   3175] #cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1190.07 (MB), peak = 1195.55 (MB)
[03/10 22:04:52   3175] #start 1st optimization iteration ...
[03/10 22:04:52   3175] #    number of violations = 0
[03/10 22:04:52   3175] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1152.46 (MB), peak = 1195.55 (MB)
[03/10 22:04:52   3175] #Complete Detail Routing.
[03/10 22:04:52   3175] #Total number of nets with non-default rule or having extra spacing = 92
[03/10 22:04:52   3175] #Total wire length = 26136 um.
[03/10 22:04:52   3175] #Total half perimeter of net bounding box = 9712 um.
[03/10 22:04:52   3175] #Total wire length on LAYER M1 = 11 um.
[03/10 22:04:52   3175] #Total wire length on LAYER M2 = 1158 um.
[03/10 22:04:52   3175] #Total wire length on LAYER M3 = 14371 um.
[03/10 22:04:52   3175] #Total wire length on LAYER M4 = 10596 um.
[03/10 22:04:52   3175] #Total wire length on LAYER M5 = 0 um.
[03/10 22:04:52   3175] #Total wire length on LAYER M6 = 0 um.
[03/10 22:04:52   3175] #Total wire length on LAYER M7 = 0 um.
[03/10 22:04:52   3175] #Total wire length on LAYER M8 = 0 um.
[03/10 22:04:52   3175] #Total number of vias = 14843
[03/10 22:04:52   3175] #Total number of multi-cut vias = 91 (  0.6%)
[03/10 22:04:52   3175] #Total number of single cut vias = 14752 ( 99.4%)
[03/10 22:04:52   3175] #Up-Via Summary (total 14843):
[03/10 22:04:52   3175] #                   single-cut          multi-cut      Total
[03/10 22:04:52   3175] #-----------------------------------------------------------
[03/10 22:04:52   3175] #  Metal 1        5094 ( 98.2%)        91 (  1.8%)       5185
[03/10 22:04:52   3175] #  Metal 2        5011 (100.0%)         0 (  0.0%)       5011
[03/10 22:04:52   3175] #  Metal 3        4647 (100.0%)         0 (  0.0%)       4647
[03/10 22:04:52   3175] #-----------------------------------------------------------
[03/10 22:04:52   3175] #                14752 ( 99.4%)        91 (  0.6%)      14843 
[03/10 22:04:52   3175] #
[03/10 22:04:52   3175] #Total number of DRC violations = 0
[03/10 22:04:52   3175] #Cpu time = 00:00:39
[03/10 22:04:52   3175] #Elapsed time = 00:00:39
[03/10 22:04:52   3175] #Increased memory = -6.96 (MB)
[03/10 22:04:52   3175] #Total memory = 1150.74 (MB)
[03/10 22:04:52   3175] #Peak memory = 1195.55 (MB)
[03/10 22:04:53   3175] #detailRoute Statistics:
[03/10 22:04:53   3175] #Cpu time = 00:00:39
[03/10 22:04:53   3175] #Elapsed time = 00:00:39
[03/10 22:04:53   3175] #Increased memory = -6.96 (MB)
[03/10 22:04:53   3175] #Total memory = 1150.74 (MB)
[03/10 22:04:53   3175] #Peak memory = 1195.55 (MB)
[03/10 22:04:53   3175] #
[03/10 22:04:53   3175] #globalDetailRoute statistics:
[03/10 22:04:53   3175] #Cpu time = 00:01:02
[03/10 22:04:53   3175] #Elapsed time = 00:01:02
[03/10 22:04:53   3175] #Increased memory = 46.39 (MB)
[03/10 22:04:53   3175] #Total memory = 1129.46 (MB)
[03/10 22:04:53   3175] #Peak memory = 1195.55 (MB)
[03/10 22:04:53   3175] #Number of warnings = 28
[03/10 22:04:53   3175] #Total number of warnings = 28
[03/10 22:04:53   3175] #Number of fails = 0
[03/10 22:04:53   3175] #Total number of fails = 0
[03/10 22:04:53   3175] #Complete globalDetailRoute on Mon Mar 10 22:04:53 2025
[03/10 22:04:53   3175] #
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175]       Clock detailed routing done.
[03/10 22:04:53   3175] Checking guided vs. routed lengths for 92 nets...
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175]       
[03/10 22:04:53   3175]       Guided max path lengths
[03/10 22:04:53   3175]       =======================
[03/10 22:04:53   3175]       
[03/10 22:04:53   3175]       ---------------------------------------
[03/10 22:04:53   3175]       From (um)    To (um)    Number of paths
[03/10 22:04:53   3175]       ---------------------------------------
[03/10 22:04:53   3175]          0.000      50.000           1
[03/10 22:04:53   3175]         50.000     100.000          68
[03/10 22:04:53   3175]        100.000     150.000          15
[03/10 22:04:53   3175]        150.000     200.000           5
[03/10 22:04:53   3175]        200.000     250.000           2
[03/10 22:04:53   3175]        250.000     300.000           0
[03/10 22:04:53   3175]        300.000     350.000           0
[03/10 22:04:53   3175]        350.000     400.000           1
[03/10 22:04:53   3175]       ---------------------------------------
[03/10 22:04:53   3175]       
[03/10 22:04:53   3175]       Deviation of routing from guided max path lengths
[03/10 22:04:53   3175]       =================================================
[03/10 22:04:53   3175]       
[03/10 22:04:53   3175]       --------------------------------------
[03/10 22:04:53   3175]       From (%)    To (%)     Number of paths
[03/10 22:04:53   3175]       --------------------------------------
[03/10 22:04:53   3175]       below         0.000          10
[03/10 22:04:53   3175]         0.000      20.000          45
[03/10 22:04:53   3175]        20.000      40.000          20
[03/10 22:04:53   3175]        40.000      60.000           9
[03/10 22:04:53   3175]        60.000      80.000           6
[03/10 22:04:53   3175]        80.000     100.000           0
[03/10 22:04:53   3175]       100.000     120.000           2
[03/10 22:04:53   3175]       --------------------------------------
[03/10 22:04:53   3175]       
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175]     Top 10 notable deviations of routed length from guided length
[03/10 22:04:53   3175]     =============================================================
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175]     Net ofifo_inst/CTS_8 (67 terminals)
[03/10 22:04:53   3175]     Guided length:  max path =    58.943um, total =   261.642um
[03/10 22:04:53   3175]     Routed length:  max path =   129.400um, total =   282.780um
[03/10 22:04:53   3175]     Deviation:      max path =   119.536%,  total =     8.079%
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175]     Net CTS_164 (83 terminals)
[03/10 22:04:53   3175]     Guided length:  max path =    76.025um, total =   327.058um
[03/10 22:04:53   3175]     Routed length:  max path =   157.400um, total =   361.500um
[03/10 22:04:53   3175]     Deviation:      max path =   107.037%,  total =    10.531%
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175]     Net psum_mem_instance/CTS_35 (66 terminals)
[03/10 22:04:53   3175]     Guided length:  max path =    70.192um, total =   308.438um
[03/10 22:04:53   3175]     Routed length:  max path =   124.600um, total =   338.360um
[03/10 22:04:53   3175]     Deviation:      max path =    77.512%,  total =     9.701%
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175]     Net CTS_190 (59 terminals)
[03/10 22:04:53   3175]     Guided length:  max path =    46.825um, total =   249.803um
[03/10 22:04:53   3175]     Routed length:  max path =    80.000um, total =   284.280um
[03/10 22:04:53   3175]     Deviation:      max path =    70.849%,  total =    13.802%
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175]     Net CTS_200 (49 terminals)
[03/10 22:04:53   3175]     Guided length:  max path =    78.218um, total =   247.352um
[03/10 22:04:53   3175]     Routed length:  max path =   130.600um, total =   282.360um
[03/10 22:04:53   3175]     Deviation:      max path =    66.970%,  total =    14.153%
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175]     Net CTS_169 (82 terminals)
[03/10 22:04:53   3175]     Guided length:  max path =    81.873um, total =   306.933um
[03/10 22:04:53   3175]     Routed length:  max path =   136.200um, total =   385.400um
[03/10 22:04:53   3175]     Deviation:      max path =    66.356%,  total =    25.565%
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175]     Net CTS_196 (80 terminals)
[03/10 22:04:53   3175]     Guided length:  max path =    64.573um, total =   302.858um
[03/10 22:04:53   3175]     Routed length:  max path =   106.800um, total =   358.780um
[03/10 22:04:53   3175]     Deviation:      max path =    65.395%,  total =    18.465%
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175]     Net mac_array_instance/CTS_76 (66 terminals)
[03/10 22:04:53   3175]     Guided length:  max path =    81.218um, total =   305.495um
[03/10 22:04:53   3175]     Routed length:  max path =   130.800um, total =   346.920um
[03/10 22:04:53   3175]     Deviation:      max path =    61.049%,  total =    13.560%
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175]     Net CTS_202 (61 terminals)
[03/10 22:04:53   3175]     Guided length:  max path =    72.903um, total =   259.808um
[03/10 22:04:53   3175]     Routed length:  max path =   116.000um, total =   285.060um
[03/10 22:04:53   3175]     Deviation:      max path =    59.117%,  total =     9.720%
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175]     Net CTS_203 (57 terminals)
[03/10 22:04:53   3175]     Guided length:  max path =    52.695um, total =   227.153um
[03/10 22:04:53   3175]     Routed length:  max path =    82.200um, total =   258.940um
[03/10 22:04:53   3175]     Deviation:      max path =    55.992%,  total =    13.994%
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175] Set FIXED routing status on 92 net(s)
[03/10 22:04:53   3175] Set FIXED placed status on 91 instance(s)
[03/10 22:04:53   3175] Net route status summary:
[03/10 22:04:53   3175]   Clock:        92 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=92)
[03/10 22:04:53   3175]   Non-clock: 32397 (unrouted=32397, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/10 22:04:53   3175] (Not counting 4266 nets with <2 term connections)
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175] CCOPT: Done with clock implementation routing.
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175] CCOPT: Starting congestion repair using flow wrapper.
[03/10 22:04:53   3175] Trial Route Overflow 0(H) 0(V)
[03/10 22:04:53   3175] Starting congestion repair ...
[03/10 22:04:53   3175] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/10 22:04:53   3175] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 22:04:53   3175] (I)       Reading DB...
[03/10 22:04:53   3175] (I)       congestionReportName   : 
[03/10 22:04:53   3175] (I)       buildTerm2TermWires    : 1
[03/10 22:04:53   3175] (I)       doTrackAssignment      : 1
[03/10 22:04:53   3175] (I)       dumpBookshelfFiles     : 0
[03/10 22:04:53   3175] (I)       numThreads             : 1
[03/10 22:04:53   3175] [NR-eagl] honorMsvRouteConstraint: false
[03/10 22:04:53   3175] (I)       honorPin               : false
[03/10 22:04:53   3175] (I)       honorPinGuide          : true
[03/10 22:04:53   3175] (I)       honorPartition         : false
[03/10 22:04:53   3175] (I)       allowPartitionCrossover: false
[03/10 22:04:53   3175] (I)       honorSingleEntry       : true
[03/10 22:04:53   3175] (I)       honorSingleEntryStrong : true
[03/10 22:04:53   3175] (I)       handleViaSpacingRule   : false
[03/10 22:04:53   3175] (I)       PDConstraint           : none
[03/10 22:04:53   3175] (I)       expBetterNDRHandling   : false
[03/10 22:04:53   3175] [NR-eagl] honorClockSpecNDR      : 0
[03/10 22:04:53   3175] (I)       routingEffortLevel     : 3
[03/10 22:04:53   3175] [NR-eagl] minRouteLayer          : 2
[03/10 22:04:53   3175] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 22:04:53   3175] (I)       numRowsPerGCell        : 1
[03/10 22:04:53   3175] (I)       speedUpLargeDesign     : 0
[03/10 22:04:53   3175] (I)       speedUpBlkViolationClean: 0
[03/10 22:04:53   3175] (I)       multiThreadingTA       : 0
[03/10 22:04:53   3175] (I)       blockedPinEscape       : 1
[03/10 22:04:53   3175] (I)       blkAwareLayerSwitching : 0
[03/10 22:04:53   3175] (I)       betterClockWireModeling: 1
[03/10 22:04:53   3175] (I)       punchThroughDistance   : 500.00
[03/10 22:04:53   3175] (I)       scenicBound            : 1.15
[03/10 22:04:53   3175] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 22:04:53   3175] (I)       source-to-sink ratio   : 0.00
[03/10 22:04:53   3175] (I)       targetCongestionRatioH : 1.00
[03/10 22:04:53   3175] (I)       targetCongestionRatioV : 1.00
[03/10 22:04:53   3175] (I)       layerCongestionRatio   : 0.70
[03/10 22:04:53   3175] (I)       m1CongestionRatio      : 0.10
[03/10 22:04:53   3175] (I)       m2m3CongestionRatio    : 0.70
[03/10 22:04:53   3175] (I)       localRouteEffort       : 1.00
[03/10 22:04:53   3175] (I)       numSitesBlockedByOneVia: 8.00
[03/10 22:04:53   3175] (I)       supplyScaleFactorH     : 1.00
[03/10 22:04:53   3175] (I)       supplyScaleFactorV     : 1.00
[03/10 22:04:53   3175] (I)       highlight3DOverflowFactor: 0.00
[03/10 22:04:53   3175] (I)       doubleCutViaModelingRatio: 0.00
[03/10 22:04:53   3175] (I)       blockTrack             : 
[03/10 22:04:53   3175] (I)       readTROption           : true
[03/10 22:04:53   3175] (I)       extraSpacingBothSide   : false
[03/10 22:04:53   3175] [NR-eagl] numTracksPerClockWire  : 0
[03/10 22:04:53   3175] (I)       routeSelectedNetsOnly  : false
[03/10 22:04:53   3175] (I)       before initializing RouteDB syMemory usage = 1314.5 MB
[03/10 22:04:53   3175] (I)       starting read tracks
[03/10 22:04:53   3175] (I)       build grid graph
[03/10 22:04:53   3175] (I)       build grid graph start
[03/10 22:04:53   3175] [NR-eagl] Layer1 has no routable track
[03/10 22:04:53   3175] [NR-eagl] Layer2 has single uniform track structure
[03/10 22:04:53   3175] [NR-eagl] Layer3 has single uniform track structure
[03/10 22:04:53   3175] [NR-eagl] Layer4 has single uniform track structure
[03/10 22:04:53   3175] [NR-eagl] Layer5 has single uniform track structure
[03/10 22:04:53   3175] [NR-eagl] Layer6 has single uniform track structure
[03/10 22:04:53   3175] [NR-eagl] Layer7 has single uniform track structure
[03/10 22:04:53   3175] [NR-eagl] Layer8 has single uniform track structure
[03/10 22:04:53   3175] (I)       build grid graph end
[03/10 22:04:53   3175] (I)       Layer1   numNetMinLayer=32090
[03/10 22:04:53   3175] (I)       Layer2   numNetMinLayer=0
[03/10 22:04:53   3175] (I)       Layer3   numNetMinLayer=92
[03/10 22:04:53   3175] (I)       Layer4   numNetMinLayer=0
[03/10 22:04:53   3175] (I)       Layer5   numNetMinLayer=0
[03/10 22:04:53   3175] (I)       Layer6   numNetMinLayer=0
[03/10 22:04:53   3175] (I)       Layer7   numNetMinLayer=307
[03/10 22:04:53   3175] (I)       Layer8   numNetMinLayer=0
[03/10 22:04:53   3175] (I)       numViaLayers=7
[03/10 22:04:53   3175] (I)       end build via table
[03/10 22:04:53   3175] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 22:04:53   3175] [NR-eagl] numPreroutedNet = 92  numPreroutedWires = 15647
[03/10 22:04:53   3175] (I)       readDataFromPlaceDB
[03/10 22:04:53   3175] (I)       Read net information..
[03/10 22:04:53   3175] [NR-eagl] Read numTotalNets=32489  numIgnoredNets=92
[03/10 22:04:53   3175] (I)       Read testcase time = 0.010 seconds
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175] (I)       totalPins=102628  totalGlobalPin=98840 (96.31%)
[03/10 22:04:53   3175] (I)       Model blockage into capacity
[03/10 22:04:53   3175] (I)       Read numBlocks=16844  numPreroutedWires=15647  numCapScreens=0
[03/10 22:04:53   3175] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 22:04:53   3175] (I)       blocked area on Layer2 : 63314665600  (7.59%)
[03/10 22:04:53   3175] (I)       blocked area on Layer3 : 34695056000  (4.16%)
[03/10 22:04:53   3175] (I)       blocked area on Layer4 : 274877556800  (32.93%)
[03/10 22:04:53   3175] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 22:04:53   3175] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 22:04:53   3175] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 22:04:53   3175] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 22:04:53   3175] (I)       Modeling time = 0.020 seconds
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175] (I)       Number of ignored nets = 92
[03/10 22:04:53   3175] (I)       Number of fixed nets = 92.  Ignored: Yes
[03/10 22:04:53   3175] (I)       Number of clock nets = 92.  Ignored: No
[03/10 22:04:53   3175] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 22:04:53   3175] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 22:04:53   3175] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 22:04:53   3175] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 22:04:53   3175] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 22:04:53   3175] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 22:04:53   3175] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 22:04:53   3175] (I)       Before initializing earlyGlobalRoute syMemory usage = 1314.5 MB
[03/10 22:04:53   3175] (I)       Layer1  viaCost=300.00
[03/10 22:04:53   3175] (I)       Layer2  viaCost=100.00
[03/10 22:04:53   3175] (I)       Layer3  viaCost=100.00
[03/10 22:04:53   3175] (I)       Layer4  viaCost=100.00
[03/10 22:04:53   3175] (I)       Layer5  viaCost=100.00
[03/10 22:04:53   3175] (I)       Layer6  viaCost=200.00
[03/10 22:04:53   3175] (I)       Layer7  viaCost=100.00
[03/10 22:04:53   3175] (I)       ---------------------Grid Graph Info--------------------
[03/10 22:04:53   3175] (I)       routing area        :  (0, 0) - (916000, 911200)
[03/10 22:04:53   3175] (I)       core area           :  (20000, 20000) - (896000, 891200)
[03/10 22:04:53   3175] (I)       Site Width          :   400  (dbu)
[03/10 22:04:53   3175] (I)       Row Height          :  3600  (dbu)
[03/10 22:04:53   3175] (I)       GCell Width         :  3600  (dbu)
[03/10 22:04:53   3175] (I)       GCell Height        :  3600  (dbu)
[03/10 22:04:53   3175] (I)       grid                :   254   253     8
[03/10 22:04:53   3175] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 22:04:53   3175] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 22:04:53   3175] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 22:04:53   3175] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 22:04:53   3175] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 22:04:53   3175] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 22:04:53   3175] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 22:04:53   3175] (I)       Total num of tracks :     0  2290  2277  2290  2277  2290   569   572
[03/10 22:04:53   3175] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 22:04:53   3175] (I)       --------------------------------------------------------
[03/10 22:04:53   3175] 
[03/10 22:04:53   3175] [NR-eagl] ============ Routing rule table ============
[03/10 22:04:53   3175] [NR-eagl] Rule id 0. Nets 0 
[03/10 22:04:53   3175] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/10 22:04:53   3175] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/10 22:04:53   3175] [NR-eagl] Rule id 1. Nets 32397 
[03/10 22:04:53   3175] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 22:04:53   3175] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 22:04:53   3175] [NR-eagl] ========================================
[03/10 22:04:53   3175] [NR-eagl] 
[03/10 22:04:53   3175] (I)       After initializing earlyGlobalRoute syMemory usage = 1314.5 MB
[03/10 22:04:53   3175] (I)       Loading and dumping file time : 0.33 seconds
[03/10 22:04:53   3175] (I)       free getNanoCongMap()->getMpool()
[03/10 22:04:53   3175] (I)       ============= Initialization =============
[03/10 22:04:53   3175] (I)       total 2D Cap : 289242 = (144526 H, 144716 V)
[03/10 22:04:53   3175] [NR-eagl] Layer group 1: route 307 net(s) in layer range [7, 8]
[03/10 22:04:53   3175] (I)       ============  Phase 1a Route ============
[03/10 22:04:53   3175] (I)       Phase 1a runs 0.00 seconds
[03/10 22:04:53   3175] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/10 22:04:53   3175] (I)       Usage: 21970 = (8916 H, 13054 V) = (6.17% H, 9.02% V) = (1.605e+04um H, 2.350e+04um V)
[03/10 22:04:53   3175] (I)       
[03/10 22:04:53   3175] (I)       ============  Phase 1b Route ============
[03/10 22:04:53   3175] (I)       Phase 1b runs 0.01 seconds
[03/10 22:04:53   3175] (I)       Usage: 21977 = (8919 H, 13058 V) = (6.17% H, 9.02% V) = (1.605e+04um H, 2.350e+04um V)
[03/10 22:04:53   3175] (I)       
[03/10 22:04:53   3175] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.955860e+04um
[03/10 22:04:53   3175] (I)       ============  Phase 1c Route ============
[03/10 22:04:53   3175] (I)       Level2 Grid: 51 x 51
[03/10 22:04:53   3175] (I)       Phase 1c runs 0.00 seconds
[03/10 22:04:53   3175] (I)       Usage: 21977 = (8919 H, 13058 V) = (6.17% H, 9.02% V) = (1.605e+04um H, 2.350e+04um V)
[03/10 22:04:53   3175] (I)       
[03/10 22:04:53   3175] (I)       ============  Phase 1d Route ============
[03/10 22:04:53   3175] (I)       Phase 1d runs 0.00 seconds
[03/10 22:04:53   3175] (I)       Usage: 21980 = (8920 H, 13060 V) = (6.17% H, 9.02% V) = (1.606e+04um H, 2.351e+04um V)
[03/10 22:04:53   3175] (I)       
[03/10 22:04:53   3175] (I)       ============  Phase 1e Route ============
[03/10 22:04:53   3175] (I)       Phase 1e runs 0.00 seconds
[03/10 22:04:53   3175] (I)       Usage: 21980 = (8920 H, 13060 V) = (6.17% H, 9.02% V) = (1.606e+04um H, 2.351e+04um V)
[03/10 22:04:53   3175] (I)       
[03/10 22:04:53   3175] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.956400e+04um
[03/10 22:04:53   3175] [NR-eagl] 
[03/10 22:04:53   3175] (I)       dpBasedLA: time=0.00  totalOF=2282  totalVia=21320  totalWL=21980  total(Via+WL)=43300 
[03/10 22:04:53   3175] (I)       total 2D Cap : 2898662 = (1268475 H, 1630187 V)
[03/10 22:04:53   3175] [NR-eagl] Layer group 2: route 32090 net(s) in layer range [2, 8]
[03/10 22:04:53   3175] (I)       ============  Phase 1a Route ============
[03/10 22:04:53   3175] (I)       Phase 1a runs 0.08 seconds
[03/10 22:04:53   3175] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/10 22:04:53   3175] (I)       Usage: 322055 = (153367 H, 168688 V) = (12.09% H, 10.35% V) = (2.761e+05um H, 3.036e+05um V)
[03/10 22:04:53   3175] (I)       
[03/10 22:04:53   3175] (I)       ============  Phase 1b Route ============
[03/10 22:04:53   3175] (I)       Phase 1b runs 0.02 seconds
[03/10 22:04:53   3175] (I)       Usage: 322080 = (153384 H, 168696 V) = (12.09% H, 10.35% V) = (2.761e+05um H, 3.037e+05um V)
[03/10 22:04:53   3175] (I)       
[03/10 22:04:53   3175] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 5.401800e+05um
[03/10 22:04:53   3175] (I)       ============  Phase 1c Route ============
[03/10 22:04:53   3175] (I)       Level2 Grid: 51 x 51
[03/10 22:04:53   3175] (I)       Phase 1c runs 0.00 seconds
[03/10 22:04:53   3175] (I)       Usage: 322080 = (153384 H, 168696 V) = (12.09% H, 10.35% V) = (2.761e+05um H, 3.037e+05um V)
[03/10 22:04:53   3175] (I)       
[03/10 22:04:53   3175] (I)       ============  Phase 1d Route ============
[03/10 22:04:53   3175] (I)       Phase 1d runs 0.06 seconds
[03/10 22:04:53   3175] (I)       Usage: 322102 = (153396 H, 168706 V) = (12.09% H, 10.35% V) = (2.761e+05um H, 3.037e+05um V)
[03/10 22:04:53   3175] (I)       
[03/10 22:04:53   3175] (I)       ============  Phase 1e Route ============
[03/10 22:04:53   3175] (I)       Phase 1e runs 0.00 seconds
[03/10 22:04:53   3175] (I)       Usage: 322102 = (153396 H, 168706 V) = (12.09% H, 10.35% V) = (2.761e+05um H, 3.037e+05um V)
[03/10 22:04:53   3175] (I)       
[03/10 22:04:53   3175] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.402196e+05um
[03/10 22:04:53   3175] [NR-eagl] 
[03/10 22:04:54   3176] (I)       dpBasedLA: time=0.08  totalOF=6880  totalVia=200478  totalWL=300111  total(Via+WL)=500589 
[03/10 22:04:54   3176] (I)       ============  Phase 1l Route ============
[03/10 22:04:54   3176] (I)       Total Global Routing Runtime: 0.45 seconds
[03/10 22:04:54   3176] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 22:04:54   3176] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/10 22:04:54   3176] (I)       
[03/10 22:04:54   3176] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 22:04:54   3176] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 22:04:54   3176] 
[03/10 22:04:54   3176] ** np local hotspot detection info verbose **
[03/10 22:04:54   3176] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 22:04:54   3176] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/10 22:04:54   3176] 
[03/10 22:04:54   3176] describeCongestion: hCong = 0.00 vCong = 0.00
[03/10 22:04:54   3176] Skipped repairing congestion.
[03/10 22:04:54   3176] (I)       ============= track Assignment ============
[03/10 22:04:54   3176] (I)       extract Global 3D Wires
[03/10 22:04:54   3176] (I)       Extract Global WL : time=0.01
[03/10 22:04:54   3176] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 22:04:54   3176] (I)       Initialization real time=0.01 seconds
[03/10 22:04:54   3176] (I)       Kernel real time=0.36 seconds
[03/10 22:04:54   3176] (I)       End Greedy Track Assignment
[03/10 22:04:54   3176] [NR-eagl] Layer1(M1)(F) length: 1.100000e+01um, number of vias: 107571
[03/10 22:04:54   3176] [NR-eagl] Layer2(M2)(V) length: 1.908445e+05um, number of vias: 148986
[03/10 22:04:54   3176] [NR-eagl] Layer3(M3)(H) length: 2.239684e+05um, number of vias: 18432
[03/10 22:04:54   3176] [NR-eagl] Layer4(M4)(V) length: 7.958454e+04um, number of vias: 8895
[03/10 22:04:54   3176] [NR-eagl] Layer5(M5)(H) length: 5.815158e+04um, number of vias: 5852
[03/10 22:04:54   3176] [NR-eagl] Layer6(M6)(V) length: 3.212145e+04um, number of vias: 2947
[03/10 22:04:54   3176] [NR-eagl] Layer7(M7)(H) length: 1.646720e+04um, number of vias: 3481
[03/10 22:04:54   3176] [NR-eagl] Layer8(M8)(V) length: 2.404420e+04um, number of vias: 0
[03/10 22:04:54   3176] [NR-eagl] Total length: 6.251929e+05um, number of vias: 296164
[03/10 22:04:54   3176] End of congRepair (cpu=0:00:01.4, real=0:00:01.0)
[03/10 22:04:54   3176] 
[03/10 22:04:54   3176] CCOPT: Done with congestion repair using flow wrapper.
[03/10 22:04:54   3176] 
[03/10 22:04:54   3176] #spOpts: N=65 
[03/10 22:04:54   3176] Core basic site is core
[03/10 22:04:54   3176] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 22:04:54   3176]     Clock implementation routing done.
[03/10 22:04:54   3176]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=56610 and nets=36755 using extraction engine 'preRoute' .
[03/10 22:04:54   3176] PreRoute RC Extraction called for design core.
[03/10 22:04:54   3176] RC Extraction called in multi-corner(2) mode.
[03/10 22:04:54   3176] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 22:04:54   3176] RCMode: PreRoute
[03/10 22:04:54   3176]       RC Corner Indexes            0       1   
[03/10 22:04:54   3176] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 22:04:54   3176] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 22:04:54   3176] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 22:04:54   3176] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 22:04:54   3176] Shrink Factor                : 1.00000
[03/10 22:04:54   3176] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 22:04:54   3176] Using capacitance table file ...
[03/10 22:04:54   3177] Updating RC grid for preRoute extraction ...
[03/10 22:04:54   3177] Initializing multi-corner capacitance tables ... 
[03/10 22:04:55   3177] Initializing multi-corner resistance tables ...
[03/10 22:04:55   3177] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1299.590M)
[03/10 22:04:55   3177] 
[03/10 22:04:55   3177]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 22:04:55   3177]     Rebuilding timing graph... 
[03/10 22:04:55   3177]     Rebuilding timing graph done.
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Routing Correlation Report
[03/10 22:04:57   3179]     ==========================
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Top/Trunk Low-Fanout (<=5) Routes:
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/10 22:04:57   3179]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/10 22:04:57   3179]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     Gate Delay           ns          0.088        0.089      1.014       0.000        0.000      1.000      1.000         1.000
[03/10 22:04:57   3179]     S->S Wire Len.       um        143.793      144.875      1.008     134.761      136.764      1.000      1.015         0.985
[03/10 22:04:57   3179]     S->S Wire Res.       Ohm       164.405      165.208      1.005     146.310      149.830      1.000      1.024         0.976
[03/10 22:04:57   3179]     S->S Wire Res./um    Ohm         1.126        1.084      0.963       0.530        0.470      0.984      0.873         1.109
[03/10 22:04:57   3179]     Total Wire Len.      um        207.723      209.333      1.008     216.743      218.740      1.000      1.009         0.991
[03/10 22:04:57   3179]     Trans. Time          ns          0.047        0.049      1.024       0.032        0.033      1.000      1.025         0.976
[03/10 22:04:57   3179]     Wire Cap.            fF         32.262       32.905      1.020      33.743       33.993      1.000      1.007         0.992
[03/10 22:04:57   3179]     Wire Cap./um         fF          0.103        0.105      1.020       0.090        0.091      0.999      1.020         0.979
[03/10 22:04:57   3179]     Wire Delay           ns          0.005        0.005      1.029       0.005        0.005      1.000      1.025         0.975
[03/10 22:04:57   3179]     Wire Skew            ns          0.003        0.003      1.074       0.003        0.003      0.999      1.095         0.911
[03/10 22:04:57   3179]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Top/Trunk High-Fanout (>5) Routes:
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/10 22:04:57   3179]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/10 22:04:57   3179]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     Gate Delay           ns          0.083        0.083      1.009      0.017         0.018      1.000      1.020         0.980
[03/10 22:04:57   3179]     S->S Wire Len.       um         85.149       87.667      1.030     57.527        57.446      0.998      0.996         0.999
[03/10 22:04:57   3179]     S->S Wire Res.       Ohm       104.619      107.611      1.029     64.829        64.992      0.994      0.996         0.992
[03/10 22:04:57   3179]     S->S Wire Res./um    Ohm         1.408        1.357      0.964      0.440         0.304      0.969      0.670         1.402
[03/10 22:04:57   3179]     Total Wire Len.      um        315.963      323.171      1.023     63.329        64.659      0.997      1.018         0.976
[03/10 22:04:57   3179]     Trans. Time          ns          0.088        0.089      1.014      0.015         0.015      0.999      1.022         0.977
[03/10 22:04:57   3179]     Wire Cap.            fF         50.727       52.080      1.027      9.338         9.780      0.995      1.042         0.950
[03/10 22:04:57   3179]     Wire Cap./um         fF          0.161        0.162      1.003      0.005         0.003      0.942      0.606         1.462
[03/10 22:04:57   3179]     Wire Delay           ns          0.005        0.005      1.030      0.003         0.003      0.992      0.980         1.004
[03/10 22:04:57   3179]     Wire Skew            ns          0.006        0.006      1.035      0.003         0.003      0.981      0.978         0.983
[03/10 22:04:57   3179]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Leaf Routes:
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/10 22:04:57   3179]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/10 22:04:57   3179]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     Gate Delay           ns          0.098        0.097      0.995      0.006         0.006      0.977      0.970         0.984
[03/10 22:04:57   3179]     S->S Wire Len.       um         43.178       54.010      1.251     21.745        27.385      0.811      1.021         0.644
[03/10 22:04:57   3179]     S->S Wire Res.       Ohm        68.870       77.230      1.121     29.885        36.587      0.798      0.977         0.652
[03/10 22:04:57   3179]     S->S Wire Res./um    Ohm         1.685        1.482      0.880      0.318         0.191      0.831      0.500         1.381
[03/10 22:04:57   3179]     Total Wire Len.      um        266.181      280.065      1.052     45.880        50.860      0.979      1.086         0.883
[03/10 22:04:57   3179]     Trans. Time          ns          0.092        0.093      1.010      0.009         0.009      0.985      1.052         0.921
[03/10 22:04:57   3179]     Wire Cap.            fF         50.573       50.389      0.996      9.685         9.718      0.981      0.984         0.978
[03/10 22:04:57   3179]     Wire Cap./um         fF          0.189        0.180      0.948      0.009         0.005      0.912      0.497         1.674
[03/10 22:04:57   3179]     Wire Delay           ns          0.004        0.005      1.401      0.002         0.003      0.713      1.058         0.480
[03/10 22:04:57   3179]     Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
[03/10 22:04:57   3179]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     ------------------------------------------------------------------------
[03/10 22:04:57   3179]     Route Sink Pin                                            Difference (%)
[03/10 22:04:57   3179]     ------------------------------------------------------------------------
[03/10 22:04:57   3179]     CTS_ccl_BUF_CLOCK_NODE_UID_A170fb/I                          -20.000
[03/10 22:04:57   3179]     CTS_ccl_BUF_CLOCK_NODE_UID_A170f8/I                           -8.333
[03/10 22:04:57   3179]     CTS_ccl_BUF_CLOCK_NODE_UID_A170f9/I                           -4.878
[03/10 22:04:57   3179]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17112/I        -3.759
[03/10 22:04:57   3179]     CTS_ccl_BUF_CLOCK_NODE_UID_A170fa/I                           -3.125
[03/10 22:04:57   3179]     ------------------------------------------------------------------------
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     -----------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
[03/10 22:04:57   3179]                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/10 22:04:57   3179]     -----------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     M2                             0.000um      0.200um        1.599         0.282         0.451
[03/10 22:04:57   3179]     M3                           381.970um    384.200um        1.599         0.282         0.451
[03/10 22:04:57   3179]     M4                           241.200um    243.600um        1.599         0.282         0.451
[03/10 22:04:57   3179]     Preferred Layer Adherence    100.000%      99.968%           -             -             -
[03/10 22:04:57   3179]     -----------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     No transition time violation increases to report
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     ------------------------------------------------------------------------
[03/10 22:04:57   3179]     Route Sink Pin                                            Difference (%)
[03/10 22:04:57   3179]     ------------------------------------------------------------------------
[03/10 22:04:57   3179]     CTS_ccl_BUF_CLOCK_NODE_UID_A16f85/I                          -133.333
[03/10 22:04:57   3179]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A170d5/I       -100.000
[03/10 22:04:57   3179]     CTS_ccl_BUF_CLOCK_NODE_UID_A16f69/I                           -62.500
[03/10 22:04:57   3179]     CTS_ccl_BUF_CLOCK_NODE_UID_A16f7e/I                           -50.000
[03/10 22:04:57   3179]     ofifo_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A16f84/I                -36.842
[03/10 22:04:57   3179]     ------------------------------------------------------------------------
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     ------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/10 22:04:57   3179]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/10 22:04:57   3179]     ------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     M2                              0.000um       7.400um       1.599         0.282         0.451
[03/10 22:04:57   3179]     M3                           1053.235um    1092.800um       1.599         0.282         0.451
[03/10 22:04:57   3179]     M4                           1158.508um    1162.000um       1.599         0.282         0.451
[03/10 22:04:57   3179]     Preferred Layer Adherence     100.000%       99.673%          -             -             -
[03/10 22:04:57   3179]     ------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Transition Time Violating Nets (Top/Trunk High-Fanout Routes)
[03/10 22:04:57   3179]     =============================================================
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Net: CTS_192:
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/10 22:04:57   3179]                          Length        Via Count     Length        Via Count
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     M2                     0.000um      17             0.800um         17
[03/10 22:04:57   3179]     M3                   173.567um      17           188.600um         17
[03/10 22:04:57   3179]     M4                   186.843um      24           186.400um         27
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Totals               359.000um      58           374.000um         61
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Quantity             Pre-Route     Post-Route        -             -
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/10 22:04:57   3179]     S->WS Trans. Time      0.104ns       0.106ns         -             -
[03/10 22:04:57   3179]     S->WS Wire Len.      159.590um     163.200um         -             -
[03/10 22:04:57   3179]     S->WS Wire Res.      188.726Ohm    197.906Ohm        -             -
[03/10 22:04:57   3179]     Wire Cap.             58.982fF      61.315fF         -             -
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Pre-route worst sink: CTS_ccl_BUF_CLOCK_NODE_UID_A16f5d/I.
[03/10 22:04:57   3179]     Post-route worst sink: CTS_ccl_BUF_CLOCK_NODE_UID_A16f5d/I.
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A170f9.
[03/10 22:04:57   3179]     Driver fanout: 16.
[03/10 22:04:57   3179]     Driver cell: CKBD12.
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Top Wire Delay Differences (Leaf routes):
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     -------------------------------------------------------------------
[03/10 22:04:57   3179]     Route Sink Pin                                       Difference (%)
[03/10 22:04:57   3179]     -------------------------------------------------------------------
[03/10 22:04:57   3179]     ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/CP        -857.143
[03/10 22:04:57   3179]     ofifo_inst/col_idx_5__fifo_instance/q4_reg_11_/CP       -775.000
[03/10 22:04:57   3179]     ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/CP        -737.500
[03/10 22:04:57   3179]     ofifo_inst/col_idx_5__fifo_instance/q5_reg_6_/CP        -725.000
[03/10 22:04:57   3179]     psum_mem_instance/memory4_reg_95_/CP                    -644.444
[03/10 22:04:57   3179]     -------------------------------------------------------------------
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Clock Tree Layer Assignment (Leaf Routes):
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     --------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
[03/10 22:04:57   3179]                                                                (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/10 22:04:57   3179]     --------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     M1                               0.000um       11.000um       1.787         0.272         0.487
[03/10 22:04:57   3179]     M2                               0.000um     1150.600um       1.599         0.282         0.451
[03/10 22:04:57   3179]     M3                           10760.802um    12893.600um       1.599         0.282         0.451
[03/10 22:04:57   3179]     M4                           11332.220um     9190.200um       1.599         0.282         0.451
[03/10 22:04:57   3179]     Preferred Layer Adherence      100.000%        95.003%          -             -             -
[03/10 22:04:57   3179]     --------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Top 5 Transition Time Violating Nets (Leaf Routes)
[03/10 22:04:57   3179]     ==================================================
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Net: CTS_170:
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/10 22:04:57   3179]                          Length        Via Count     Length        Via Count
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     M2                     0.000um      87            20.800um         87
[03/10 22:04:57   3179]     M3                   133.803um      87           174.400um         80
[03/10 22:04:57   3179]     M4                   181.440um     131           143.000um         78
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Totals               314.000um     305           337.000um        245
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Quantity             Pre-Route     Post-Route        -             -
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     S->WS OverSlew         0.000ns       0.004ns         -             -
[03/10 22:04:57   3179]     S->WS Trans. Time      0.105ns       0.109ns         -             -
[03/10 22:04:57   3179]     S->WS Wire Len.       24.997um      55.600um         -             -
[03/10 22:04:57   3179]     S->WS Wire Res.       39.212Ohm     80.775Ohm        -             -
[03/10 22:04:57   3179]     Wire Cap.             60.156fF      61.219fF         -             -
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Pre-route worst sink: kmem_instance/Q_reg_22_/CP.
[03/10 22:04:57   3179]     Post-route worst sink: kmem_instance/Q_reg_27_/CP.
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A16f7a.
[03/10 22:04:57   3179]     Driver fanout: 86.
[03/10 22:04:57   3179]     Driver cell: CKBD12.
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Net: CTS_169:
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/10 22:04:57   3179]                          Length        Via Count     Length        Via Count
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     M2                     0.000um      82             9.400um         82
[03/10 22:04:57   3179]     M3                   159.815um      82           199.600um         80
[03/10 22:04:57   3179]     M4                   147.118um     119           138.400um         72
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Totals               306.000um     283           346.000um        234
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Quantity             Pre-Route     Post-Route        -             -
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     S->WS OverSlew         0.000ns       0.004ns         -             -
[03/10 22:04:57   3179]     S->WS Trans. Time      0.104ns       0.109ns         -             -
[03/10 22:04:57   3179]     S->WS Wire Len.       29.277um     106.600um         -             -
[03/10 22:04:57   3179]     S->WS Wire Res.       52.871Ohm    145.293Ohm        -             -
[03/10 22:04:57   3179]     Wire Cap.             61.722fF      63.987fF         -             -
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Pre-route worst sink: kmem_instance/memory3_reg_61_/CP.
[03/10 22:04:57   3179]     Post-route worst sink: qmem_instance/memory4_reg_31_/CP.
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A16f78.
[03/10 22:04:57   3179]     Driver fanout: 81.
[03/10 22:04:57   3179]     Driver cell: CKBD12.
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Net: psum_mem_instance/CTS_33:
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/10 22:04:57   3179]                          Length        Via Count     Length        Via Count
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     M2                     0.000um      39             5.800um         39
[03/10 22:04:57   3179]     M3                    97.160um      39           115.800um         40
[03/10 22:04:57   3179]     M4                   113.160um      57            98.800um         43
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Totals               210.000um     135           218.000um        122
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Quantity             Pre-Route     Post-Route        -             -
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     S->WS OverSlew         0.000ns       0.002ns         -             -
[03/10 22:04:57   3179]     S->WS Trans. Time      0.105ns       0.107ns         -             -
[03/10 22:04:57   3179]     S->WS Wire Len.       57.905um      58.800um         -             -
[03/10 22:04:57   3179]     S->WS Wire Res.       87.034Ohm     87.258Ohm        -             -
[03/10 22:04:57   3179]     Wire Cap.             36.603fF      37.404fF         -             -
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Pre-route worst sink: psum_mem_instance/Q_reg_0_/CP.
[03/10 22:04:57   3179]     Post-route worst sink: psum_mem_instance/Q_reg_0_/CP.
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Driver instance: psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f88.
[03/10 22:04:57   3179]     Driver fanout: 38.
[03/10 22:04:57   3179]     Driver cell: CKBD6.
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Net: CTS_164:
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/10 22:04:57   3179]                          Length        Via Count     Length        Via Count
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     M2                     0.000um      83            25.400um         82
[03/10 22:04:57   3179]     M3                   161.205um      83           170.200um         80
[03/10 22:04:57   3179]     M4                   165.852um     127           127.800um         75
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Totals               326.000um     293           322.000um        237
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Quantity             Pre-Route     Post-Route        -             -
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     S->WS OverSlew         0.000ns       0.002ns         -             -
[03/10 22:04:57   3179]     S->WS Trans. Time      0.105ns       0.107ns         -             -
[03/10 22:04:57   3179]     S->WS Wire Len.       69.295um      98.400um         -             -
[03/10 22:04:57   3179]     S->WS Wire Res.      108.433Ohm    145.366Ohm        -             -
[03/10 22:04:57   3179]     Wire Cap.             63.765fF      59.964fF         -             -
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Pre-route worst sink: kmem_instance/Q_reg_34_/CP.
[03/10 22:04:57   3179]     Post-route worst sink: kmem_instance/Q_reg_34_/CP.
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A16f63.
[03/10 22:04:57   3179]     Driver fanout: 82.
[03/10 22:04:57   3179]     Driver cell: CKBD12.
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Net: CTS_203:
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/10 22:04:57   3179]                          Length        Via Count     Length        Via Count
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     M2                     0.000um      57             8.200um         57
[03/10 22:04:57   3179]     M3                   100.882um      57           122.200um         56
[03/10 22:04:57   3179]     M4                   126.270um      81           103.200um         57
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Totals               226.000um     195           233.000um        170
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Quantity             Pre-Route     Post-Route        -             -
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/10 22:04:57   3179]     S->WS Trans. Time      0.104ns       0.106ns         -             -
[03/10 22:04:57   3179]     S->WS Wire Len.       39.508um      55.600um         -             -
[03/10 22:04:57   3179]     S->WS Wire Res.       58.007Ohm     83.775Ohm        -             -
[03/10 22:04:57   3179]     Wire Cap.             42.855fF      42.555fF         -             -
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Pre-route worst sink:
[03/10 22:04:57   3179]     ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CP.
[03/10 22:04:57   3179]     Post-route worst sink:
[03/10 22:04:57   3179]     ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CP.
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A16f68.
[03/10 22:04:57   3179]     Driver fanout: 56.
[03/10 22:04:57   3179]     Driver cell: CKBD8.
[03/10 22:04:57   3179]     -------------------------------------------------------------------------
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Via Selection for Estimated Routes (rule default):
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     ----------------------------------------------------------------
[03/10 22:04:57   3179]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/10 22:04:57   3179]     Range                    (Ohm)    (fF)     (fs)     Only
[03/10 22:04:57   3179]     ----------------------------------------------------------------
[03/10 22:04:57   3179]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/10 22:04:57   3179]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/10 22:04:57   3179]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/10 22:04:57   3179]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/10 22:04:57   3179]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/10 22:04:57   3179]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/10 22:04:57   3179]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/10 22:04:57   3179]     ----------------------------------------------------------------
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Post-Route Via Usage Statistics:
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/10 22:04:57   3179]     Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/10 22:04:57   3179]                                                             Count                          Count                            Count                 
[03/10 22:04:57   3179]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     M1-M2    VIA12_1cut          1.500    0.032    0.047       1          0%        -        -           -           -        -          -         -
[03/10 22:04:57   3179]     M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       7          0%        -        -           -           -        -          -         -
[03/10 22:04:57   3179]     M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4995         98%       ER        91         92%        ER         -          -         -
[03/10 22:04:57   3179]     M1-M2    VIA12_2cut_N        0.750    0.059    0.044      49          1%        -         4          4%          -        -          -         -
[03/10 22:04:57   3179]     M1-M2    VIA12_2cut_S        0.750    0.059    0.044      34          1%        -         4          4%          -        -          -         -
[03/10 22:04:57   3179]     M2-M3    VIA23_1cut          1.500    0.030    0.046    4910        100%       ER       100        100%        ER         -          -         -
[03/10 22:04:57   3179]     M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
[03/10 22:04:57   3179]     M3-M4    VIA34_1cut          1.500    0.030    0.046    4508        100%       ER       139        100%        ER         -          -         -
[03/10 22:04:57   3179]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Tag Key:
[03/10 22:04:57   3179]     	E=Used for route estimates;
[03/10 22:04:57   3179]     	R=Most frequently used by router for this net type and layer transition.
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     
[03/10 22:04:57   3179]     Clock DAG stats after routing clock trees:
[03/10 22:04:57   3179]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:04:57   3179]       cell areas     : b=684.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=684.000um^2
[03/10 22:04:57   3179]       gate capacitance : top=0.000pF, trunk=0.378pF, leaf=4.579pF, total=4.958pF
[03/10 22:04:57   3179]       wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.182pF, total=4.646pF
[03/10 22:04:57   3179]       wire lengths   : top=0.000um, trunk=2890.200um, leaf=23245.400um, total=26135.600um
[03/10 22:04:57   3179]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:04:57   3179]     Clock DAG net violations after routing clock trees:
[03/10 22:04:57   3179]       Transition : {count=9, worst=[0.004ns, 0.004ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns
[03/10 22:04:57   3179]     Clock tree state after routing clock trees:
[03/10 22:04:57   3179]       clock_tree clk: worst slew is leaf(0.109),trunk(0.106),top(nil), margined worst slew is leaf(0.109),trunk(0.106),top(nil)
[03/10 22:04:57   3179]       skew_group clk/CON: insertion delay [min=0.343, max=0.392, avg=0.372, sd=0.010], skew [0.048 vs 0.057, 99.7% {0.344, 0.373, 0.392}] (wid=0.030 ws=0.020) (gid=0.369 gs=0.039)
[03/10 22:04:57   3179]     Clock network insertion delays are now [0.343ns, 0.392ns] average 0.372ns std.dev 0.010ns
[03/10 22:04:57   3179]     Legalizer reserving space for clock trees... 
[03/10 22:04:57   3179]     Legalizer reserving space for clock trees done.
[03/10 22:04:57   3179]     PostConditioning... 
[03/10 22:04:57   3179]       Update timing... 
[03/10 22:04:57   3179]         Updating timing graph... 
[03/10 22:04:57   3179]           
[03/10 22:04:57   3179] #################################################################################
[03/10 22:04:57   3179] # Design Stage: PreRoute
[03/10 22:04:57   3179] # Design Name: core
[03/10 22:04:57   3179] # Design Mode: 65nm
[03/10 22:04:57   3179] # Analysis Mode: MMMC Non-OCV 
[03/10 22:04:57   3179] # Parasitics Mode: No SPEF/RCDB
[03/10 22:04:57   3179] # Signoff Settings: SI Off 
[03/10 22:04:57   3179] #################################################################################
[03/10 22:04:58   3180] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:04:58   3180] Calculate delays in BcWc mode...
[03/10 22:04:58   3180] Topological Sorting (CPU = 0:00:00.1, MEM = 1364.4M, InitMEM = 1364.4M)
[03/10 22:05:02   3184] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 22:05:02   3184] End delay calculation. (MEM=1438.25 CPU=0:00:03.8 REAL=0:00:04.0)
[03/10 22:05:02   3184] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1438.2M) ***
[03/10 22:05:02   3184]         Updating timing graph done.
[03/10 22:05:02   3184]         Updating latch analysis... 
[03/10 22:05:03   3185]         Updating latch analysis done.
[03/10 22:05:03   3185]       Update timing done.
[03/10 22:05:03   3185]       Invalidating timing
[03/10 22:05:03   3185]       PostConditioning active optimizations:
[03/10 22:05:03   3185]        - DRV fixing with cell sizing
[03/10 22:05:03   3185]       
[03/10 22:05:03   3185]       Currently running CTS, using active skew data
[03/10 22:05:03   3185]       Rebuilding timing graph... 
[03/10 22:05:03   3185]       Rebuilding timing graph done.
[03/10 22:05:03   3185]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[03/10 22:05:03   3185]       Rebuilding timing graph   cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:05:03   3185]       Rebuilding timing graph   cell areas     : b=684.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=684.000um^2
[03/10 22:05:03   3185]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.378pF, leaf=4.579pF, total=4.958pF
[03/10 22:05:03   3185]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.182pF, total=4.646pF
[03/10 22:05:03   3185]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2890.200um, leaf=23245.400um, total=26135.600um
[03/10 22:05:03   3185]       Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:05:03   3185]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
[03/10 22:05:03   3185]       Rebuilding timing graph   Transition : {count=9, worst=[0.004ns, 0.004ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns
[03/10 22:05:03   3185]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/10 22:05:03   3185]       Clock DAG stats PostConditioning initial state:
[03/10 22:05:03   3185]         cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:05:03   3185]         cell areas     : b=684.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=684.000um^2
[03/10 22:05:03   3185]         gate capacitance : top=0.000pF, trunk=0.378pF, leaf=4.579pF, total=4.958pF
[03/10 22:05:03   3185]         wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.182pF, total=4.646pF
[03/10 22:05:03   3185]         wire lengths   : top=0.000um, trunk=2890.200um, leaf=23245.400um, total=26135.600um
[03/10 22:05:03   3185]         sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:05:03   3185]       Clock DAG net violations PostConditioning initial state:
[03/10 22:05:03   3185]         Transition : {count=9, worst=[0.004ns, 0.004ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns
[03/10 22:05:03   3185]       Recomputing CTS skew targets... 
[03/10 22:05:03   3185]         Resolving skew group constraints... 
[03/10 22:05:03   3186]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/10 22:05:04   3186]         Resolving skew group constraints done.
[03/10 22:05:04   3186]       Recomputing CTS skew targets done.
[03/10 22:05:04   3186]       Fixing DRVs... 
[03/10 22:05:04   3186]         Fixing clock tree DRVs: 
[03/10 22:05:04   3186]         Fixing clock tree DRVs: .
[03/10 22:05:04   3186]         Fixing clock tree DRVs: ..
[03/10 22:05:04   3186]         Fixing clock tree DRVs: ...
[03/10 22:05:04   3186]         Fixing clock tree DRVs: ... 20% 
[03/10 22:05:04   3186]         Fixing clock tree DRVs: ... 20% .
[03/10 22:05:04   3186]         Fixing clock tree DRVs: ... 20% ..
[03/10 22:05:04   3186]         Fixing clock tree DRVs: ... 20% ...
[03/10 22:05:04   3186]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/10 22:05:05   3187]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/10 22:05:05   3187]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/10 22:05:05   3187]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/10 22:05:05   3187]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/10 22:05:05   3187]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/10 22:05:05   3187]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/10 22:05:05   3187]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/10 22:05:05   3187]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/10 22:05:05   3187]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/10 22:05:06   3188]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/10 22:05:06   3188]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/10 22:05:06   3188]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 22:05:06   3188]         CCOpt-PostConditioning: considered: 92, tested: 92, violation detected: 9, cannot run: 0, attempted: 9, failed: 0, sized: 9
[03/10 22:05:06   3188]         
[03/10 22:05:06   3188]         PRO Statistics: Fix DRVs (cell sizing):
[03/10 22:05:06   3188]         =======================================
[03/10 22:05:06   3188]         
[03/10 22:05:06   3188]         Cell changes by Net Type:
[03/10 22:05:06   3188]         
[03/10 22:05:06   3188]         ------------------------------
[03/10 22:05:06   3188]         Net Type    Attempted    Sized
[03/10 22:05:06   3188]         ------------------------------
[03/10 22:05:06   3188]         top             0          0
[03/10 22:05:06   3188]         trunk           1          1
[03/10 22:05:06   3188]         leaf            8          8
[03/10 22:05:06   3188]         ------------------------------
[03/10 22:05:06   3188]         Total           9          9
[03/10 22:05:06   3188]         ------------------------------
[03/10 22:05:06   3188]         
[03/10 22:05:06   3188]         Upsized: 9, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 18.720um^2
[03/10 22:05:06   3188]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/10 22:05:06   3188]         
[03/10 22:05:06   3188]         Clock DAG stats PostConditioning after DRV fixing:
[03/10 22:05:06   3188]           cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:05:06   3188]           cell areas     : b=702.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=702.720um^2
[03/10 22:05:06   3188]           gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.968pF
[03/10 22:05:06   3188]           wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.182pF, total=4.646pF
[03/10 22:05:06   3188]           wire lengths   : top=0.000um, trunk=2890.200um, leaf=23245.400um, total=26135.600um
[03/10 22:05:06   3188]           sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:05:06   3188]         Clock DAG net violations PostConditioning after DRV fixing:none
[03/10 22:05:06   3188]         Clock tree state PostConditioning after DRV fixing:
[03/10 22:05:06   3188]           clock_tree clk: worst slew is leaf(0.103),trunk(0.102),top(nil), margined worst slew is leaf(0.103),trunk(0.102),top(nil)
[03/10 22:05:06   3188]           skew_group clk/CON: insertion delay [min=0.344, max=0.392, avg=0.368, sd=0.010], skew [0.048 vs 0.057, 100% {0.344, 0.370, 0.392}] (wid=0.030 ws=0.020) (gid=0.369 gs=0.037)
[03/10 22:05:06   3188]         Clock network insertion delays are now [0.344ns, 0.392ns] average 0.368ns std.dev 0.010ns
[03/10 22:05:06   3188]       Fixing DRVs done.
[03/10 22:05:06   3188]       
[03/10 22:05:06   3188]       Slew Diagnostics: After DRV fixing
[03/10 22:05:06   3188]       ==================================
[03/10 22:05:06   3188]       
[03/10 22:05:06   3188]       Global Causes:
[03/10 22:05:06   3188]       
[03/10 22:05:06   3188]       -------------------------------------
[03/10 22:05:06   3188]       Cause
[03/10 22:05:06   3188]       -------------------------------------
[03/10 22:05:06   3188]       DRV fixing with buffering is disabled
[03/10 22:05:06   3188]       -------------------------------------
[03/10 22:05:06   3188]       
[03/10 22:05:06   3188]       Top 5 overslews:
[03/10 22:05:06   3188]       
[03/10 22:05:06   3188]       ---------------------------------
[03/10 22:05:06   3188]       Overslew    Causes    Driving Pin
[03/10 22:05:06   3188]       ---------------------------------
[03/10 22:05:06   3188]         (empty table)
[03/10 22:05:06   3188]       ---------------------------------
[03/10 22:05:06   3188]       
[03/10 22:05:06   3188]       Slew Diagnostics Counts:
[03/10 22:05:06   3188]       
[03/10 22:05:06   3188]       -------------------
[03/10 22:05:06   3188]       Cause    Occurences
[03/10 22:05:06   3188]       -------------------
[03/10 22:05:06   3188]         (empty table)
[03/10 22:05:06   3188]       -------------------
[03/10 22:05:06   3188]       
[03/10 22:05:06   3188]       Reconnecting optimized routes... 
[03/10 22:05:06   3188]       Reconnecting optimized routes done.
[03/10 22:05:06   3188]       Refining placement... 
[03/10 22:05:06   3188] *
[03/10 22:05:06   3188] * Starting clock placement refinement...
[03/10 22:05:06   3188] *
[03/10 22:05:06   3188] * First pass: Refine non-clock instances...
[03/10 22:05:06   3188] *
[03/10 22:05:06   3188] #spOpts: N=65 
[03/10 22:05:06   3188] *** Starting refinePlace (0:53:09 mem=1309.0M) ***
[03/10 22:05:06   3188] Total net bbox length = 5.158e+05 (2.428e+05 2.730e+05) (ext = 1.909e+04)
[03/10 22:05:06   3188] Starting refinePlace ...
[03/10 22:05:06   3188] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:05:06   3188] default core: bins with density >  0.75 = 89.4 % ( 559 / 625 )
[03/10 22:05:06   3188] Density distribution unevenness ratio = 0.421%
[03/10 22:05:06   3188]   Spread Effort: high, standalone mode, useDDP on.
[03/10 22:05:06   3188] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1318.8MB) @(0:53:09 - 0:53:09).
[03/10 22:05:06   3188] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:05:06   3188] wireLenOptFixPriorityInst 0 inst fixed
[03/10 22:05:07   3189] Move report: legalization moves 2436 insts, mean move: 3.31 um, max move: 181.60 um
[03/10 22:05:07   3189] 	Max move on inst (FILLER_26120): (447.40, 443.80) --> (409.80, 299.80)
[03/10 22:05:07   3189] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1318.8MB) @(0:53:09 - 0:53:09).
[03/10 22:05:07   3189] Move report: Detail placement moves 2436 insts, mean move: 3.31 um, max move: 181.60 um
[03/10 22:05:07   3189] 	Max move on inst (FILLER_26120): (447.40, 443.80) --> (409.80, 299.80)
[03/10 22:05:07   3189] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1318.8MB
[03/10 22:05:07   3189] Statistics of distance of Instance movement in refine placement:
[03/10 22:05:07   3189]   maximum (X+Y) =        10.80 um
[03/10 22:05:07   3189]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U251) with max move: (447.4, 348.4) -> (447.4, 359.2)
[03/10 22:05:07   3189]   mean    (X+Y) =         3.36 um
[03/10 22:05:07   3189] Summary Report:
[03/10 22:05:07   3189] Instances move: 238 (out of 25375 movable)
[03/10 22:05:07   3189] Mean displacement: 3.36 um
[03/10 22:05:07   3189] Max displacement: 10.80 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U251) (447.4, 348.4) -> (447.4, 359.2)
[03/10 22:05:07   3189] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/10 22:05:07   3189] Total instances moved : 238
[03/10 22:05:07   3189] Total net bbox length = 5.166e+05 (2.432e+05 2.734e+05) (ext = 1.909e+04)
[03/10 22:05:07   3189] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1318.8MB
[03/10 22:05:07   3189] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1318.8MB) @(0:53:09 - 0:53:09).
[03/10 22:05:07   3189] *** Finished refinePlace (0:53:09 mem=1318.8M) ***
[03/10 22:05:07   3189] *
[03/10 22:05:07   3189] * Second pass: Refine clock instances...
[03/10 22:05:07   3189] *
[03/10 22:05:07   3189] #spOpts: N=65 mergeVia=F 
[03/10 22:05:07   3189] *** Starting refinePlace (0:53:10 mem=1318.8M) ***
[03/10 22:05:07   3189] Total net bbox length = 5.166e+05 (2.432e+05 2.734e+05) (ext = 1.909e+04)
[03/10 22:05:07   3189] Starting refinePlace ...
[03/10 22:05:07   3189] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:05:07   3189] default core: bins with density >  0.75 = 92.2 % ( 576 / 625 )
[03/10 22:05:07   3189] Density distribution unevenness ratio = 0.131%
[03/10 22:05:07   3189]   Spread Effort: high, standalone mode, useDDP on.
[03/10 22:05:07   3189] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1318.8MB) @(0:53:10 - 0:53:10).
[03/10 22:05:07   3189] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:05:07   3189] wireLenOptFixPriorityInst 5024 inst fixed
[03/10 22:05:08   3190] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:05:08   3190] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1318.8MB) @(0:53:10 - 0:53:10).
[03/10 22:05:08   3190] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:05:08   3190] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1318.8MB
[03/10 22:05:08   3190] Statistics of distance of Instance movement in refine placement:
[03/10 22:05:08   3190]   maximum (X+Y) =         0.00 um
[03/10 22:05:08   3190]   mean    (X+Y) =         0.00 um
[03/10 22:05:08   3190] Summary Report:
[03/10 22:05:08   3190] Instances move: 0 (out of 30490 movable)
[03/10 22:05:08   3190] Mean displacement: 0.00 um
[03/10 22:05:08   3190] Max displacement: 0.00 um 
[03/10 22:05:08   3190] Total instances moved : 0
[03/10 22:05:08   3190] Total net bbox length = 5.166e+05 (2.432e+05 2.734e+05) (ext = 1.909e+04)
[03/10 22:05:08   3190] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1318.8MB
[03/10 22:05:08   3190] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1318.8MB) @(0:53:10 - 0:53:10).
[03/10 22:05:08   3190] *** Finished refinePlace (0:53:10 mem=1318.8M) ***
[03/10 22:05:08   3190] *
[03/10 22:05:08   3190] * No clock instances moved during refinement.
[03/10 22:05:08   3190] *
[03/10 22:05:08   3190] * Finished with clock placement refinement.
[03/10 22:05:08   3190] *
[03/10 22:05:08   3190] #spOpts: N=65 
[03/10 22:05:08   3190] 
[03/10 22:05:08   3190]       Refining placement done.
[03/10 22:05:08   3190]       Set dirty flag on 932 insts, 28 nets
[03/10 22:05:08   3190]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=56610 and nets=36755 using extraction engine 'preRoute' .
[03/10 22:05:08   3190] PreRoute RC Extraction called for design core.
[03/10 22:05:08   3190] RC Extraction called in multi-corner(2) mode.
[03/10 22:05:08   3190] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 22:05:08   3190] RCMode: PreRoute
[03/10 22:05:08   3190]       RC Corner Indexes            0       1   
[03/10 22:05:08   3190] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 22:05:08   3190] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 22:05:08   3190] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 22:05:08   3190] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 22:05:08   3190] Shrink Factor                : 1.00000
[03/10 22:05:08   3190] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 22:05:08   3190] Using capacitance table file ...
[03/10 22:05:08   3190] Updating RC grid for preRoute extraction ...
[03/10 22:05:08   3190] Initializing multi-corner capacitance tables ... 
[03/10 22:05:08   3190] Initializing multi-corner resistance tables ...
[03/10 22:05:08   3190] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1309.004M)
[03/10 22:05:08   3191] 
[03/10 22:05:08   3191]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 22:05:08   3191]       Rebuilding timing graph... 
[03/10 22:05:09   3192]       Rebuilding timing graph done.
[03/10 22:05:10   3192]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[03/10 22:05:10   3192]       Rebuilding timing graph   cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:05:10   3192]       Rebuilding timing graph   cell areas     : b=702.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=702.720um^2
[03/10 22:05:10   3192]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.968pF
[03/10 22:05:10   3192]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.182pF, total=4.646pF
[03/10 22:05:10   3192]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2890.200um, leaf=23245.400um, total=26135.600um
[03/10 22:05:10   3192]       Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:05:10   3192]       Rebuilding timing graph Clock DAG net violations PostConditioning final:none
[03/10 22:05:10   3192]     PostConditioning done.
[03/10 22:05:10   3192] Net route status summary:
[03/10 22:05:10   3192]   Clock:        92 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=92)
[03/10 22:05:10   3192]   Non-clock: 32397 (unrouted=0, trialRouted=32397, noStatus=0, routed=0, fixed=0)
[03/10 22:05:10   3192] (Not counting 4266 nets with <2 term connections)
[03/10 22:05:10   3192]     Clock DAG stats after post-conditioning:
[03/10 22:05:10   3192]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:05:10   3192]       cell areas     : b=702.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=702.720um^2
[03/10 22:05:10   3192]       gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.968pF
[03/10 22:05:10   3192]       wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.182pF, total=4.646pF
[03/10 22:05:10   3192]       wire lengths   : top=0.000um, trunk=2890.200um, leaf=23245.400um, total=26135.600um
[03/10 22:05:10   3192]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:05:10   3192]     Clock DAG net violations after post-conditioning:none
[03/10 22:05:10   3192]     Clock tree state after post-conditioning:
[03/10 22:05:10   3192]       clock_tree clk: worst slew is leaf(0.103),trunk(0.102),top(nil), margined worst slew is leaf(0.103),trunk(0.102),top(nil)
[03/10 22:05:10   3192]       skew_group clk/CON: insertion delay [min=0.344, max=0.392, avg=0.368, sd=0.010], skew [0.048 vs 0.057, 100% {0.344, 0.370, 0.392}] (wid=0.030 ws=0.020) (gid=0.369 gs=0.037)
[03/10 22:05:10   3192]     Clock network insertion delays are now [0.344ns, 0.392ns] average 0.368ns std.dev 0.010ns
[03/10 22:05:10   3192]   Updating netlist done.
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   Clock DAG stats at end of CTS:
[03/10 22:05:10   3192]   ==============================
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   -------------------------------
[03/10 22:05:10   3192]   Cell type      Count    Area
[03/10 22:05:10   3192]   -------------------------------
[03/10 22:05:10   3192]   Buffers         91      702.720
[03/10 22:05:10   3192]   Inverters        0        0.000
[03/10 22:05:10   3192]   Clock Gates      0        0.000
[03/10 22:05:10   3192]   Clock Logic      0        0.000
[03/10 22:05:10   3192]   All             91      702.720
[03/10 22:05:10   3192]   -------------------------------
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   Clock DAG wire lengths at end of CTS:
[03/10 22:05:10   3192]   =====================================
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   --------------------
[03/10 22:05:10   3192]   Type     Wire Length
[03/10 22:05:10   3192]   --------------------
[03/10 22:05:10   3192]   Top           0.000
[03/10 22:05:10   3192]   Trunk      2890.200
[03/10 22:05:10   3192]   Leaf      23245.400
[03/10 22:05:10   3192]   Total     26135.600
[03/10 22:05:10   3192]   --------------------
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   Clock DAG capacitances at end of CTS:
[03/10 22:05:10   3192]   =====================================
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   --------------------------------
[03/10 22:05:10   3192]   Type     Gate     Wire     Total
[03/10 22:05:10   3192]   --------------------------------
[03/10 22:05:10   3192]   Top      0.000    0.000    0.000
[03/10 22:05:10   3192]   Trunk    0.388    0.463    0.852
[03/10 22:05:10   3192]   Leaf     4.579    4.182    8.761
[03/10 22:05:10   3192]   Total    4.968    4.646    9.613
[03/10 22:05:10   3192]   --------------------------------
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   Clock DAG sink capacitances at end of CTS:
[03/10 22:05:10   3192]   ==========================================
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   --------------------------------------------------------
[03/10 22:05:10   3192]   Count    Total    Average    Std. Dev.    Min      Max
[03/10 22:05:10   3192]   --------------------------------------------------------
[03/10 22:05:10   3192]   5024     4.579     0.001       0.000      0.001    0.001
[03/10 22:05:10   3192]   --------------------------------------------------------
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   Clock DAG net violations at end of CTS:
[03/10 22:05:10   3192]   =======================================
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   None
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   Clock tree summary at end of CTS:
[03/10 22:05:10   3192]   =================================
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   -----------------------------------------------------
[03/10 22:05:10   3192]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[03/10 22:05:10   3192]   -----------------------------------------------------
[03/10 22:05:10   3192]   clock_tree clk         0.102               0.103
[03/10 22:05:10   3192]   -----------------------------------------------------
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   Skew group summary at end of CTS:
[03/10 22:05:10   3192]   =================================
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 22:05:10   3192]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/10 22:05:10   3192]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 22:05:10   3192]   WC:setup.late    clk/CON       0.344     0.392     0.048       0.057         0.020           0.013           0.368        0.010     100% {0.344, 0.370, 0.392}
[03/10 22:05:10   3192]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   Clock network insertion delays are now [0.344ns, 0.392ns] average 0.368ns std.dev 0.010ns
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192]   Found a total of 0 clock tree pins with a slew violation.
[03/10 22:05:10   3192]   
[03/10 22:05:10   3192] Synthesizing clock trees done.
[03/10 22:05:10   3192] Connecting clock gate test enables... 
[03/10 22:05:10   3192] Connecting clock gate test enables done.
[03/10 22:05:10   3192] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/10 22:05:10   3192]  * CCOpt property update_io_latency is false
[03/10 22:05:10   3192] 
[03/10 22:05:10   3192] Setting all clocks to propagated mode.
[03/10 22:05:10   3192] Resetting all latency settings from fanout cone of clock 'clk'
[03/10 22:05:10   3192] Resetting all latency settings from fanout cone of clock 'clk'
[03/10 22:05:11   3193] Clock DAG stats after update timingGraph:
[03/10 22:05:11   3193]   cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/10 22:05:11   3193]   cell areas     : b=702.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=702.720um^2
[03/10 22:05:11   3193]   gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.968pF
[03/10 22:05:11   3193]   wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.182pF, total=4.646pF
[03/10 22:05:11   3193]   wire lengths   : top=0.000um, trunk=2890.200um, leaf=23245.400um, total=26135.600um
[03/10 22:05:11   3193]   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 22:05:11   3193] Clock DAG net violations after update timingGraph:none
[03/10 22:05:11   3193] Clock tree state after update timingGraph:
[03/10 22:05:11   3193]   clock_tree clk: worst slew is leaf(0.103),trunk(0.102),top(nil), margined worst slew is leaf(0.103),trunk(0.102),top(nil)
[03/10 22:05:11   3193]   skew_group clk/CON: insertion delay [min=0.344, max=0.392, avg=0.368, sd=0.010], skew [0.048 vs 0.057, 100% {0.344, 0.370, 0.392}] (wid=0.030 ws=0.020) (gid=0.369 gs=0.037)
[03/10 22:05:11   3193] Clock network insertion delays are now [0.344ns, 0.392ns] average 0.368ns std.dev 0.010ns
[03/10 22:05:11   3193] Logging CTS constraint violations... 
[03/10 22:05:11   3193]   No violations found.
[03/10 22:05:11   3193] Logging CTS constraint violations done.
[03/10 22:05:11   3193] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/10 22:05:11   3194] Synthesizing clock trees with CCOpt done.
[03/10 22:05:11   3194] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/10 22:05:11   3194] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 22:05:11   3194] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 22:05:11   3194] -setupDynamicPowerViewAsDefaultView false
[03/10 22:05:11   3194]                                            # bool, default=false, private
[03/10 22:05:11   3194] #spOpts: N=65 
[03/10 22:05:12   3195] #spOpts: N=65 mergeVia=F 
[03/10 22:05:12   3195] GigaOpt running with 1 threads.
[03/10 22:05:12   3195] Info: 1 threads available for lower-level modules during optimization.
[03/10 22:05:12   3195] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 22:05:12   3195] 	Cell FILL1_LL, site bcore.
[03/10 22:05:12   3195] 	Cell FILL_NW_HH, site bcore.
[03/10 22:05:12   3195] 	Cell FILL_NW_LL, site bcore.
[03/10 22:05:12   3195] 	Cell GFILL, site gacore.
[03/10 22:05:12   3195] 	Cell GFILL10, site gacore.
[03/10 22:05:12   3195] 	Cell GFILL2, site gacore.
[03/10 22:05:12   3195] 	Cell GFILL3, site gacore.
[03/10 22:05:12   3195] 	Cell GFILL4, site gacore.
[03/10 22:05:12   3195] 	Cell LVLLHCD1, site bcore.
[03/10 22:05:12   3195] 	Cell LVLLHCD2, site bcore.
[03/10 22:05:12   3195] 	Cell LVLLHCD4, site bcore.
[03/10 22:05:12   3195] 	Cell LVLLHCD8, site bcore.
[03/10 22:05:12   3195] 	Cell LVLLHD1, site bcore.
[03/10 22:05:12   3195] 	Cell LVLLHD2, site bcore.
[03/10 22:05:12   3195] 	Cell LVLLHD4, site bcore.
[03/10 22:05:12   3195] 	Cell LVLLHD8, site bcore.
[03/10 22:05:12   3195] .
[03/10 22:05:14   3196] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1300.4M, totSessionCpu=0:53:16 **
[03/10 22:05:14   3196] *** optDesign -postCTS ***
[03/10 22:05:14   3196] DRC Margin: user margin 0.0; extra margin 0.2
[03/10 22:05:14   3196] Hold Target Slack: user slack 0
[03/10 22:05:14   3196] Setup Target Slack: user slack 0; extra slack 0.1
[03/10 22:05:14   3196] setUsefulSkewMode -noEcoRoute
[03/10 22:05:14   3196] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/10 22:05:14   3196] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 22:05:14   3196] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 22:05:14   3196] -setupDynamicPowerViewAsDefaultView false
[03/10 22:05:14   3196]                                            # bool, default=false, private
[03/10 22:05:14   3196] Start to check current routing status for nets...
[03/10 22:05:14   3196] Using hname+ instead name for net compare
[03/10 22:05:14   3196] All nets are already routed correctly.
[03/10 22:05:14   3196] End to check current routing status for nets (mem=1300.4M)
[03/10 22:05:14   3196] ** Profile ** Start :  cpu=0:00:00.0, mem=1300.4M
[03/10 22:05:14   3196] ** Profile ** Other data :  cpu=0:00:00.1, mem=1300.4M
[03/10 22:05:14   3196] #################################################################################
[03/10 22:05:14   3196] # Design Stage: PreRoute
[03/10 22:05:14   3196] # Design Name: core
[03/10 22:05:14   3196] # Design Mode: 65nm
[03/10 22:05:14   3196] # Analysis Mode: MMMC Non-OCV 
[03/10 22:05:14   3196] # Parasitics Mode: No SPEF/RCDB
[03/10 22:05:14   3196] # Signoff Settings: SI Off 
[03/10 22:05:14   3196] #################################################################################
[03/10 22:05:14   3197] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:05:14   3197] Calculate delays in BcWc mode...
[03/10 22:05:14   3197] Topological Sorting (CPU = 0:00:00.1, MEM = 1303.0M, InitMEM = 1298.4M)
[03/10 22:05:18   3200] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 22:05:18   3200] End delay calculation. (MEM=1374.91 CPU=0:00:03.6 REAL=0:00:03.0)
[03/10 22:05:18   3200] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1374.9M) ***
[03/10 22:05:19   3201] *** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:53:21 mem=1374.9M)
[03/10 22:05:19   3201] ** Profile ** Overall slacks :  cpu=0:00:04.6, mem=1374.9M
[03/10 22:05:19   3202] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1374.9M
[03/10 22:05:19   3202] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.772  |
|           TNS (ns):|-578.591 |
|    Violating Paths:|  1238   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.023%
       (98.945% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1374.9M
[03/10 22:05:19   3202] **optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1315.0M, totSessionCpu=0:53:22 **
[03/10 22:05:19   3202] ** INFO : this run is activating low effort ccoptDesign flow
[03/10 22:05:19   3202] PhyDesignGrid: maxLocalDensity 0.98
[03/10 22:05:19   3202] #spOpts: N=65 mergeVia=F 
[03/10 22:05:19   3202] 
[03/10 22:05:19   3202] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/10 22:05:19   3202] 
[03/10 22:05:19   3202] Type 'man IMPOPT-3663' for more detail.
[03/10 22:05:20   3202] 
[03/10 22:05:20   3202] Power view               = WC_VIEW
[03/10 22:05:20   3202] Number of VT partitions  = 2
[03/10 22:05:20   3202] Standard cells in design = 811
[03/10 22:05:20   3202] Instances in design      = 30490
[03/10 22:05:20   3202] 
[03/10 22:05:20   3202] Instance distribution across the VT partitions:
[03/10 22:05:20   3202] 
[03/10 22:05:20   3202]  LVT : inst = 13850 (45.4%), cells = 335 (41%)
[03/10 22:05:20   3202]    Lib tcbn65gpluswc        : inst = 13850 (45.4%)
[03/10 22:05:20   3202] 
[03/10 22:05:20   3202]  HVT : inst = 16640 (54.6%), cells = 457 (56%)
[03/10 22:05:20   3202]    Lib tcbn65gpluswc        : inst = 16640 (54.6%)
[03/10 22:05:20   3202] 
[03/10 22:05:20   3202] Reporting took 0 sec
[03/10 22:05:20   3202] *** Starting optimizing excluded clock nets MEM= 1315.0M) ***
[03/10 22:05:20   3202] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1315.0M) ***
[03/10 22:05:20   3202] *** Starting optimizing excluded clock nets MEM= 1315.0M) ***
[03/10 22:05:20   3202] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1315.0M) ***
[03/10 22:05:20   3203] Include MVT Delays for Hold Opt
[03/10 22:05:21   3203] *** Timing NOT met, worst failing slack is -0.772
[03/10 22:05:21   3203] *** Check timing (0:00:00.0)
[03/10 22:05:21   3203] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:05:21   3203] optDesignOneStep: Leakage Power Flow
[03/10 22:05:21   3203] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:05:21   3203] Begin: GigaOpt Optimization in TNS mode
[03/10 22:05:21   3203] Info: 92 nets with fixed/cover wires excluded.
[03/10 22:05:21   3203] Info: 92 clock nets excluded from IPO operation.
[03/10 22:05:21   3203] PhyDesignGrid: maxLocalDensity 0.95
[03/10 22:05:21   3203] #spOpts: N=65 
[03/10 22:05:26   3208] *info: 92 clock nets excluded
[03/10 22:05:26   3208] *info: 2 special nets excluded.
[03/10 22:05:26   3208] *info: 258 no-driver nets excluded.
[03/10 22:05:26   3208] *info: 92 nets with fixed/cover wires excluded.
[03/10 22:05:27   3209] Effort level <high> specified for reg2reg path_group
[03/10 22:05:29   3211] ** GigaOpt Optimizer WNS Slack -0.772 TNS Slack -578.592 Density 98.94
[03/10 22:05:29   3211] Optimizer TNS Opt
[03/10 22:05:29   3211] Active Path Group: reg2reg  
[03/10 22:05:29   3211] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:05:29   3211] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:05:29   3211] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:05:29   3211] |  -0.772|   -0.772|-578.592| -578.592|    98.94%|   0:00:00.0| 1525.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/10 22:05:33   3215] |  -0.772|   -0.772|-578.520| -578.520|    98.94%|   0:00:04.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/10 22:05:35   3217] |  -0.772|   -0.772|-578.566| -578.566|    98.94%|   0:00:02.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/D   |
[03/10 22:05:36   3218] |  -0.772|   -0.772|-578.303| -578.303|    98.94%|   0:00:01.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
[03/10 22:05:36   3218] |  -0.772|   -0.772|-578.076| -578.076|    98.94%|   0:00:00.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_7_/D    |
[03/10 22:05:37   3219] |  -0.772|   -0.772|-578.076| -578.076|    98.94%|   0:00:01.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_7_/D    |
[03/10 22:05:37   3219] |  -0.772|   -0.772|-577.957| -577.957|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_5_/D    |
[03/10 22:05:38   3220] |  -0.772|   -0.772|-577.933| -577.933|    98.94%|   0:00:01.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_5_/D    |
[03/10 22:05:38   3220] |  -0.772|   -0.772|-577.734| -577.734|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_4_/D    |
[03/10 22:05:38   3220] |  -0.772|   -0.772|-577.702| -577.702|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
[03/10 22:05:38   3221] |  -0.772|   -0.772|-577.632| -577.632|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_/ |
[03/10 22:05:38   3221] |        |         |        |         |          |            |        |          |         | D                                                  |
[03/10 22:05:39   3221] |  -0.772|   -0.772|-577.588| -577.588|    98.94%|   0:00:01.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D    |
[03/10 22:05:39   3222] |  -0.772|   -0.772|-577.552| -577.552|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
[03/10 22:05:39   3222] |  -0.772|   -0.772|-577.542| -577.542|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
[03/10 22:05:39   3222] |  -0.772|   -0.772|-577.427| -577.427|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
[03/10 22:05:40   3222] |  -0.772|   -0.772|-577.223| -577.223|    98.94%|   0:00:01.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
[03/10 22:05:40   3222] |  -0.772|   -0.772|-577.207| -577.207|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
[03/10 22:05:40   3222] |  -0.772|   -0.772|-577.197| -577.197|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
[03/10 22:05:40   3222] |  -0.772|   -0.772|-576.844| -576.844|    98.94%|   0:00:00.0| 1533.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_1_/D    |
[03/10 22:05:41   3223] |  -0.772|   -0.772|-576.808| -576.808|    98.94%|   0:00:01.0| 1533.6M|   WC_VIEW|  reg2reg| psum_mem_instance/memory4_reg_30_/D                |
[03/10 22:05:41   3223] |  -0.772|   -0.772|-576.808| -576.808|    98.94%|   0:00:00.0| 1533.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/10 22:05:41   3223] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:05:41   3223] 
[03/10 22:05:41   3223] *** Finish Core Optimize Step (cpu=0:00:11.9 real=0:00:12.0 mem=1533.6M) ***
[03/10 22:05:41   3223] 
[03/10 22:05:41   3223] *** Finished Optimize Step Cumulative (cpu=0:00:11.9 real=0:00:12.0 mem=1533.6M) ***
[03/10 22:05:41   3223] ** GigaOpt Optimizer WNS Slack -0.772 TNS Slack -576.808 Density 98.94
[03/10 22:05:41   3223] *** Starting refinePlace (0:53:44 mem=1549.7M) ***
[03/10 22:05:41   3223] Total net bbox length = 5.166e+05 (2.432e+05 2.734e+05) (ext = 1.909e+04)
[03/10 22:05:41   3223] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/10 22:05:41   3223] Density distribution unevenness ratio = 0.304%
[03/10 22:05:41   3223] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1550.7MB) @(0:53:44 - 0:53:44).
[03/10 22:05:41   3223] Starting refinePlace ...
[03/10 22:05:41   3223] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:05:41   3224] default core: bins with density >  0.75 = 92.2 % ( 576 / 625 )
[03/10 22:05:41   3224] Density distribution unevenness ratio = 0.295%
[03/10 22:05:41   3224]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 22:05:41   3224] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1567.7MB) @(0:53:44 - 0:53:44).
[03/10 22:05:41   3224] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:05:41   3224] wireLenOptFixPriorityInst 5024 inst fixed
[03/10 22:05:42   3224] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:05:42   3224] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1567.7MB) @(0:53:44 - 0:53:45).
[03/10 22:05:42   3224] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:05:42   3224] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1567.7MB
[03/10 22:05:42   3224] Statistics of distance of Instance movement in refine placement:
[03/10 22:05:42   3224]   maximum (X+Y) =         0.00 um
[03/10 22:05:42   3224]   mean    (X+Y) =         0.00 um
[03/10 22:05:42   3224] Summary Report:
[03/10 22:05:42   3224] Instances move: 0 (out of 30397 movable)
[03/10 22:05:42   3224] Mean displacement: 0.00 um
[03/10 22:05:42   3224] Max displacement: 0.00 um 
[03/10 22:05:42   3224] Total instances moved : 0
[03/10 22:05:42   3224] Total net bbox length = 5.166e+05 (2.432e+05 2.734e+05) (ext = 1.909e+04)
[03/10 22:05:42   3224] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1567.7MB
[03/10 22:05:42   3224] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1567.7MB) @(0:53:44 - 0:53:45).
[03/10 22:05:42   3224] *** Finished refinePlace (0:53:45 mem=1567.7M) ***
[03/10 22:05:42   3224] Finished re-routing un-routed nets (0:00:00.0 1567.7M)
[03/10 22:05:42   3224] 
[03/10 22:05:42   3224] 
[03/10 22:05:42   3224] Density : 0.9894
[03/10 22:05:42   3224] Max route overflow : 0.0000
[03/10 22:05:42   3224] 
[03/10 22:05:42   3224] 
[03/10 22:05:42   3224] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1567.7M) ***
[03/10 22:05:42   3225] ** GigaOpt Optimizer WNS Slack -0.772 TNS Slack -576.808 Density 98.94
[03/10 22:05:42   3225] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:05:42   3225] Layer 3 has 92 constrained nets 
[03/10 22:05:42   3225] Layer 7 has 307 constrained nets 
[03/10 22:05:42   3225] **** End NDR-Layer Usage Statistics ****
[03/10 22:05:42   3225] 
[03/10 22:05:42   3225] *** Finish post-CTS Setup Fixing (cpu=0:00:15.5 real=0:00:15.0 mem=1567.7M) ***
[03/10 22:05:42   3225] 
[03/10 22:05:42   3225] End: GigaOpt Optimization in TNS mode
[03/10 22:05:42   3225] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:05:42   3225] optDesignOneStep: Leakage Power Flow
[03/10 22:05:42   3225] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:05:42   3225] Begin: GigaOpt Optimization in WNS mode
[03/10 22:05:42   3225] Info: 92 nets with fixed/cover wires excluded.
[03/10 22:05:42   3225] Info: 92 clock nets excluded from IPO operation.
[03/10 22:05:42   3225] PhyDesignGrid: maxLocalDensity 1.00
[03/10 22:05:42   3225] #spOpts: N=65 
[03/10 22:05:46   3228] *info: 92 clock nets excluded
[03/10 22:05:46   3228] *info: 2 special nets excluded.
[03/10 22:05:46   3228] *info: 258 no-driver nets excluded.
[03/10 22:05:46   3228] *info: 92 nets with fixed/cover wires excluded.
[03/10 22:05:47   3229] ** GigaOpt Optimizer WNS Slack -0.772 TNS Slack -576.808 Density 98.94
[03/10 22:05:47   3229] Optimizer WNS Pass 0
[03/10 22:05:47   3230] Active Path Group: reg2reg  
[03/10 22:05:47   3230] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:05:47   3230] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:05:47   3230] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:05:47   3230] |  -0.772|   -0.772|-576.808| -576.808|    98.94%|   0:00:00.0| 1538.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/10 22:05:49   3231] |  -0.743|   -0.743|-575.949| -575.949|    98.94%|   0:00:02.0| 1540.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/10 22:05:50   3232] |  -0.738|   -0.738|-575.372| -575.372|    98.94%|   0:00:01.0| 1540.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/10 22:05:50   3232] |  -0.738|   -0.738|-575.319| -575.319|    98.94%|   0:00:00.0| 1540.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/10 22:05:53   3235] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:05:53   3235] **INFO: Starting Blocking QThread with 1 CPU
[03/10 22:05:53   3235]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 22:05:53   3235] #################################################################################
[03/10 22:05:53   3235] # Design Stage: PreRoute
[03/10 22:05:53   3235] # Design Name: core
[03/10 22:05:53   3235] # Design Mode: 65nm
[03/10 22:05:53   3235] # Analysis Mode: MMMC Non-OCV 
[03/10 22:05:53   3235] # Parasitics Mode: No SPEF/RCDB
[03/10 22:05:53   3235] # Signoff Settings: SI Off 
[03/10 22:05:53   3235] #################################################################################
[03/10 22:05:53   3235] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:05:53   3235] Calculate delays in BcWc mode...
[03/10 22:05:53   3235] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/10 22:05:53   3235] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 22:05:53   3235] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 22:05:53   3235] End delay calculation. (MEM=6.23828 CPU=0:00:03.6 REAL=0:00:04.0)
[03/10 22:05:53   3235] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 6.2M) ***
[03/10 22:05:53   3235] { slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.053 } { 0 } { 5278 } } } }
[03/10 22:05:59   3241]  
_______________________________________________________________________
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4410_CTS_213 (CKBD6)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4411_CTS_201 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC4412_CTS_4 (CKBD8)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4413_CTS_213 (CKBD6)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4414_CTS_214 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4415_CTS_212 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC4416_CTS_4 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4417_CTS_201 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC4418_CTS_4 (CKBD1)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4419_CTS_192 (CKBD16)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4420_CTS_191 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted ofifo_inst/FE_USKC4421_CTS_8 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4422_CTS_212 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4423_CTS_192 (CKBD16)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4424_CTS_214 (CKBD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4425_CTS_173 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4426_CTS_182 (CKBD16)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4427_CTS_180 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4428_CTS_191 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4429_CTS_194 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4430_CTS_200 (CKBD8)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4431_CTS_185 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4432_CTS_184 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4433_CTS_211 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4434_CTS_188 (CKBD8)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4435_CTS_207 (CKBD16)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4436_CTS_206 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4437_CTS_177 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted ofifo_inst/FE_USKC4438_CTS_8 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4439_CTS_196 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4440_CTS_195 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4441_CTS_204 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4442_CTS_189 (BUFFD12)
[03/10 22:06:05   3248] skewClock has inserted FE_USKC4443_CTS_199 (CKBD8)
[03/10 22:06:05   3248] skewClock sized 0 and inserted 34 insts
[03/10 22:06:07   3249] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:06:07   3249] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:06:07   3249] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:06:07   3249] |  -0.529|   -0.529|-406.194| -408.539|    98.93%|   0:00:17.0| 1574.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/10 22:06:07   3249] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:06:13   3255] skewClock has sized CTS_ccl_BUF_clk_G0_L4_21 (BUFFD3)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4444_CTS_201 (BUFFD8)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4445_CTS_201 (CKBD8)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4446_CTS_201 (BUFFD12)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4447_CTS_213 (CKBD4)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4448_CTS_213 (CKBD6)
[03/10 22:06:13   3255] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC4449_CTS_4 (CKBD2)
[03/10 22:06:13   3255] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC4450_CTS_4 (CKBD4)
[03/10 22:06:13   3255] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC4451_CTS_4 (CKBD8)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4452_CTS_192 (BUFFD8)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4453_CTS_179 (BUFFD12)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4454_CTS_213 (BUFFD8)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4455_CTS_173 (CKBD6)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4456_CTS_173 (BUFFD12)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4457_CTS_176 (BUFFD12)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4458_CTS_207 (CKBD8)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4459_CTS_207 (CKBD16)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4460_CTS_212 (BUFFD8)
[03/10 22:06:13   3255] skewClock has inserted mac_array_instance/FE_USKC4461_CTS_64 (BUFFD12)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4462_CTS_201 (BUFFD8)
[03/10 22:06:13   3255] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC4463_CTS_7 (BUFFD12)
[03/10 22:06:13   3255] skewClock has inserted mac_array_instance/col_idx_3__mac_col_inst/FE_USKC4464_CTS_4 (BUFFD12)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4465_CTS_182 (CKBD16)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4466_CTS_180 (BUFFD6)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4467_CTS_180 (BUFFD12)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4468_CTS_200 (CKBD4)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4469_CTS_200 (CKBD8)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4470_CTS_191 (BUFFD8)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4471_CTS_191 (CKBD8)
[03/10 22:06:13   3255] skewClock has inserted FE_USKC4472_CTS_191 (BUFFD12)
[03/10 22:06:13   3255] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC4473_CTS_4 (CKBD8)
[03/10 22:06:13   3255] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC4474_CTS_4 (BUFFD12)
[03/10 22:06:13   3255] skewClock sized 1 and inserted 31 insts
[03/10 22:06:14   3256] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:06:14   3256] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:06:14   3256] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:06:15   3257] |  -0.326|   -0.326|-364.381| -392.657|    98.93%|   0:00:08.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/10 22:06:16   3259] |  -0.326|   -0.326|-364.683| -392.960|    98.92%|   0:00:01.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/10 22:06:18   3261] |  -0.323|   -0.325|-364.393| -392.669|    98.92%|   0:00:02.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/10 22:06:21   3263] |  -0.321|   -0.325|-363.873| -392.149|    98.92%|   0:00:03.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/10 22:06:22   3264] |  -0.321|   -0.325|-363.655| -391.931|    98.92%|   0:00:01.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/10 22:06:22   3264] |  -0.321|   -0.325|-363.636| -391.913|    98.92%|   0:00:00.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/10 22:06:22   3264] |  -0.321|   -0.325|-363.630| -391.907|    98.92%|   0:00:00.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/10 22:06:24   3266] |  -0.321|   -0.325|-363.687| -391.963|    98.92%|   0:00:02.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/10 22:06:24   3266] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:06:24   3266] 
[03/10 22:06:24   3266] *** Finish Core Optimize Step (cpu=0:00:36.6 real=0:00:37.0 mem=1595.4M) ***
[03/10 22:06:24   3266] Active Path Group: default 
[03/10 22:06:24   3266] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:06:24   3266] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:06:24   3266] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:06:24   3266] |  -0.325|   -0.325| -28.276| -391.963|    98.92%|   0:00:00.0| 1595.4M|   WC_VIEW|  default| sum_out[26]                                        |
[03/10 22:06:24   3267] |  -0.306|   -0.321| -28.219| -391.905|    98.92%|   0:00:00.0| 1595.4M|   WC_VIEW|  default| sum_out[26]                                        |
[03/10 22:06:24   3267] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:06:24   3267] 
[03/10 22:06:24   3267] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1595.4M) ***
[03/10 22:06:24   3267] 
[03/10 22:06:24   3267] *** Finished Optimize Step Cumulative (cpu=0:00:37.0 real=0:00:37.0 mem=1595.4M) ***
[03/10 22:06:24   3267] ** GigaOpt Optimizer WNS Slack -0.321 TNS Slack -391.905 Density 98.92
[03/10 22:06:25   3267] *** Starting refinePlace (0:54:27 mem=1611.4M) ***
[03/10 22:06:25   3267] Total net bbox length = 5.166e+05 (2.433e+05 2.734e+05) (ext = 1.909e+04)
[03/10 22:06:25   3267] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:06:25   3267] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/10 22:06:25   3267] Density distribution unevenness ratio = 0.404%
[03/10 22:06:25   3267] RPlace IncrNP: Rollback Lev = -3
[03/10 22:06:25   3267] RPlace: Density =1.162222, incremental np is triggered.
[03/10 22:06:25   3267] nrCritNet: 1.97% ( 642 / 32540 ) cutoffSlk: -329.4ps stdDelay: 14.2ps
[03/10 22:06:37   3279] default core: bins with density >  0.75 = 98.9 % ( 618 / 625 )
[03/10 22:06:37   3279] Density distribution unevenness ratio = 2.550%
[03/10 22:06:37   3279] RPlace postIncrNP: Density = 1.162222 -> 1.203333.
[03/10 22:06:37   3279] RPlace postIncrNP Info: Density distribution changes:
[03/10 22:06:37   3279] [1.10+      ] :	 2 (0.32%) -> 30 (4.80%)
[03/10 22:06:37   3279] [1.05 - 1.10] :	 5 (0.80%) -> 65 (10.40%)
[03/10 22:06:37   3279] [1.00 - 1.05] :	 21 (3.36%) -> 162 (25.92%)
[03/10 22:06:37   3279] [0.95 - 1.00] :	 595 (95.20%) -> 185 (29.60%)
[03/10 22:06:37   3279] [0.90 - 0.95] :	 2 (0.32%) -> 112 (17.92%)
[03/10 22:06:37   3279] [0.85 - 0.90] :	 0 (0.00%) -> 43 (6.88%)
[03/10 22:06:37   3279] [0.80 - 0.85] :	 0 (0.00%) -> 14 (2.24%)
[03/10 22:06:37   3279] [CPU] RefinePlace/IncrNP (cpu=0:00:12.5, real=0:00:12.0, mem=1640.9MB) @(0:54:27 - 0:54:40).
[03/10 22:06:37   3279] Move report: incrNP moves 55974 insts, mean move: 4.67 um, max move: 89.40 um
[03/10 22:06:37   3279] 	Max move on inst (psum_mem_instance/FE_OFC1123_n1793): (173.00, 15.40) --> (181.40, 96.40)
[03/10 22:06:37   3279] Move report: Timing Driven Placement moves 55974 insts, mean move: 4.67 um, max move: 89.40 um
[03/10 22:06:37   3279] 	Max move on inst (psum_mem_instance/FE_OFC1123_n1793): (173.00, 15.40) --> (181.40, 96.40)
[03/10 22:06:37   3279] 	Runtime: CPU: 0:00:12.6 REAL: 0:00:12.0 MEM: 1640.9MB
[03/10 22:06:37   3279] Starting refinePlace ...
[03/10 22:06:37   3279] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/10 22:06:37   3279] Type 'man IMPSP-2002' for more detail.
[03/10 22:06:37   3279] Total net bbox length = 4.602e+05 (2.205e+05 2.397e+05) (ext = 1.976e+04)
[03/10 22:06:37   3279] Runtime: CPU: 0:00:12.6 REAL: 0:00:12.0 MEM: 1640.9MB
[03/10 22:06:37   3279] [CPU] RefinePlace/total (cpu=0:00:12.6, real=0:00:12.0, mem=1640.9MB) @(0:54:27 - 0:54:40).
[03/10 22:06:37   3279] *** Finished refinePlace (0:54:40 mem=1640.9M) ***
[03/10 22:06:37   3280] Finished re-routing un-routed nets (0:00:00.1 1640.9M)
[03/10 22:06:37   3280] 
[03/10 22:06:39   3281] 
[03/10 22:06:39   3281] Density : 0.9915
[03/10 22:06:39   3281] Max route overflow : 0.0000
[03/10 22:06:39   3281] 
[03/10 22:06:39   3281] 
[03/10 22:06:39   3281] *** Finish Physical Update (cpu=0:00:14.5 real=0:00:15.0 mem=1640.9M) ***
[03/10 22:06:39   3282] ** GigaOpt Optimizer WNS Slack -0.358 TNS Slack -394.919 Density 99.15
[03/10 22:06:39   3282] Skipped Place ECO bump recovery (WNS opt)
[03/10 22:06:39   3282] Optimizer WNS Pass 1
[03/10 22:06:40   3282] Active Path Group: reg2reg  
[03/10 22:06:40   3282] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:06:40   3282] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:06:40   3282] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:06:40   3282] |  -0.358|   -0.358|-366.679| -394.919|    99.15%|   0:00:00.0| 1640.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/10 22:06:40   3282] |  -0.334|   -0.334|-363.118| -391.357|    99.15%|   0:00:00.0| 1640.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/10 22:06:41   3283] |  -0.332|   -0.332|-362.966| -391.205|    99.15%|   0:00:01.0| 1640.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/10 22:06:41   3283] |        |         |        |         |          |            |        |          |         | eg_5_/D                                            |
[03/10 22:06:42   3284] |  -0.328|   -0.328|-362.595| -390.835|    99.15%|   0:00:01.0| 1660.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/10 22:06:42   3284] |        |         |        |         |          |            |        |          |         | eg_5_/D                                            |
[03/10 22:06:42   3285] |  -0.328|   -0.328|-362.384| -390.624|    99.15%|   0:00:00.0| 1660.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/10 22:06:42   3285] |  -0.328|   -0.328|-361.642| -389.881|    99.15%|   0:00:00.0| 1660.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/10 22:06:44   3286] |  -0.328|   -0.328|-361.595| -389.835|    99.15%|   0:00:02.0| 1660.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/10 22:06:44   3286] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:06:49   3292] skewClock has sized FE_USKC4415_CTS_212 (CKBD3)
[03/10 22:06:49   3292] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4475_CTS_205 (CKBD2)
[03/10 22:06:49   3292] skewClock has inserted FE_USKC4476_CTS_163 (BUFFD12)
[03/10 22:06:49   3292] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4477_CTS_205 (CKBD2)
[03/10 22:06:49   3292] skewClock has inserted mac_array_instance/col_idx_4__mac_col_inst/FE_USKC4478_CTS_74 (CKBD1)
[03/10 22:06:49   3292] skewClock has inserted FE_USKC4479_CTS_189 (CKBD4)
[03/10 22:06:49   3292] skewClock has inserted FE_USKC4480_CTS_189 (BUFFD12)
[03/10 22:06:49   3292] skewClock has inserted mac_array_instance/col_idx_4__mac_col_inst/FE_USKC4481_CTS_74 (CKBD1)
[03/10 22:06:49   3292] skewClock has inserted FE_USKC4482_CTS_201 (BUFFD8)
[03/10 22:06:49   3292] skewClock has inserted mac_array_instance/FE_USKC4483_CTS_71 (CKBD16)
[03/10 22:06:49   3292] skewClock has inserted FE_USKC4484_CTS_180 (BUFFD8)
[03/10 22:06:49   3292] skewClock has inserted FE_USKC4485_CTS_180 (CKBD2)
[03/10 22:06:49   3292] skewClock has inserted FE_USKC4486_CTS_180 (CKBD4)
[03/10 22:06:49   3292] skewClock has inserted FE_USKC4487_CTS_180 (BUFFD12)
[03/10 22:06:49   3292] skewClock has inserted FE_USKC4488_CTS_182 (BUFFD8)
[03/10 22:06:49   3292] skewClock has inserted FE_USKC4489_CTS_182 (CKBD2)
[03/10 22:06:49   3292] skewClock has inserted FE_USKC4490_CTS_182 (CKBD16)
[03/10 22:06:49   3292] skewClock has inserted FE_USKC4491_CTS_200 (CKBD4)
[03/10 22:06:49   3292] skewClock has inserted FE_USKC4492_CTS_200 (CKBD2)
[03/10 22:06:49   3292] skewClock has inserted FE_USKC4493_CTS_200 (CKBD4)
[03/10 22:06:49   3292] skewClock has inserted FE_USKC4494_CTS_200 (CKBD8)
[03/10 22:06:49   3292] skewClock has inserted ofifo_inst/FE_USKC4495_CTS_8 (CKBD8)
[03/10 22:06:49   3292] skewClock has inserted ofifo_inst/FE_USKC4496_CTS_8 (BUFFD6)
[03/10 22:06:49   3292] skewClock has inserted ofifo_inst/FE_USKC4497_CTS_8 (BUFFD12)
[03/10 22:06:49   3292] skewClock sized 1 and inserted 23 insts
[03/10 22:06:50   3292] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:06:50   3292] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:06:50   3292] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:06:51   3293] |  -0.309|   -0.344|-342.093| -373.769|    99.14%|   0:00:07.0| 1615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
[03/10 22:06:55   3297] |  -0.308|   -0.344|-339.057| -370.733|    99.13%|   0:00:04.0| 1615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/D   |
[03/10 22:06:55   3298] |  -0.304|   -0.344|-338.284| -369.960|    99.13%|   0:00:00.0| 1615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/10 22:06:57   3299] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:02   3305] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4498_CTS_205 (BUFFD2)
[03/10 22:07:02   3305] skewClock has inserted FE_USKC4499_CTS_179 (CKBD4)
[03/10 22:07:02   3305] skewClock has inserted FE_USKC4500_CTS_179 (BUFFD12)
[03/10 22:07:02   3305] skewClock has inserted FE_USKC4501_CTS_163 (CKBD8)
[03/10 22:07:02   3305] skewClock has inserted FE_USKC4502_CTS_163 (BUFFD12)
[03/10 22:07:02   3305] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4503_CTS_178 (BUFFD2)
[03/10 22:07:02   3305] skewClock has inserted FE_USKC4504_CTS_176 (INVD16)
[03/10 22:07:02   3305] skewClock has inserted FE_USKC4505_CTS_176 (INVD16)
[03/10 22:07:02   3305] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4506_CTS_178 (BUFFD2)
[03/10 22:07:02   3305] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4507_CTS_205 (BUFFD2)
[03/10 22:07:02   3305] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4508_CTS_178 (BUFFD2)
[03/10 22:07:02   3305] skewClock has inserted mac_array_instance/col_idx_3__mac_col_inst/FE_USKC4509_CTS_4 (CKBD4)
[03/10 22:07:02   3305] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC4510_CTS_4 (CKBD8)
[03/10 22:07:02   3305] skewClock has inserted FE_USKC4511_CTS_177 (CKBD4)
[03/10 22:07:02   3305] skewClock has inserted FE_USKC4512_CTS_177 (BUFFD12)
[03/10 22:07:02   3305] skewClock has inserted FE_USKC4513_CTS_188 (CKBD4)
[03/10 22:07:02   3305] skewClock has inserted FE_USKC4514_CTS_188 (CKBD8)
[03/10 22:07:02   3305] skewClock has inserted FE_USKC4515_CTS_182 (BUFFD8)
[03/10 22:07:02   3305] skewClock has inserted FE_USKC4516_CTS_182 (BUFFD3)
[03/10 22:07:02   3305] skewClock has inserted FE_USKC4517_CTS_182 (BUFFD8)
[03/10 22:07:02   3305] skewClock has inserted FE_USKC4518_CTS_185 (BUFFD6)
[03/10 22:07:02   3305] skewClock has inserted FE_USKC4519_CTS_185 (BUFFD12)
[03/10 22:07:02   3305] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC4520_CTS_8 (CKBD6)
[03/10 22:07:02   3305] skewClock has inserted FE_USKC4521_CTS_184 (BUFFD6)
[03/10 22:07:02   3305] skewClock sized 0 and inserted 24 insts
[03/10 22:07:03   3305] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:03   3305] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:07:03   3305] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:06   3308] |  -0.297|   -0.344|-323.109| -355.747|    99.13%|   0:00:11.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/10 22:07:08   3310] |  -0.294|   -0.344|-323.066| -355.704|    99.13%|   0:00:02.0| 1620.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/10 22:07:13   3316] |  -0.292|   -0.344|-322.920| -355.558|    99.13%|   0:00:05.0| 1620.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/10 22:07:15   3317] |  -0.292|   -0.344|-322.650| -355.288|    99.13%|   0:00:02.0| 1620.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/10 22:07:16   3318] |  -0.292|   -0.344|-322.664| -355.302|    99.12%|   0:00:01.0| 1620.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/10 22:07:16   3318] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:16   3318] 
[03/10 22:07:16   3318] *** Finish Core Optimize Step (cpu=0:00:36.0 real=0:00:36.0 mem=1620.5M) ***
[03/10 22:07:16   3318] Active Path Group: default 
[03/10 22:07:16   3318] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:16   3318] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:07:16   3318] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:16   3318] |  -0.344|   -0.344| -32.638| -355.302|    99.12%|   0:00:00.0| 1620.5M|   WC_VIEW|  default| sum_out[26]                                        |
[03/10 22:07:16   3318] |  -0.344|   -0.344| -32.638| -355.302|    99.12%|   0:00:00.0| 1620.5M|   WC_VIEW|  default| sum_out[26]                                        |
[03/10 22:07:16   3318] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:16   3318] 
[03/10 22:07:16   3318] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1620.5M) ***
[03/10 22:07:16   3318] 
[03/10 22:07:16   3318] *** Finished Optimize Step Cumulative (cpu=0:00:36.3 real=0:00:36.0 mem=1620.5M) ***
[03/10 22:07:16   3318] ** GigaOpt Optimizer WNS Slack -0.344 TNS Slack -355.302 Density 99.12
[03/10 22:07:16   3319] *** Starting refinePlace (0:55:19 mem=1620.5M) ***
[03/10 22:07:16   3319] Total net bbox length = 4.642e+05 (2.214e+05 2.427e+05) (ext = 1.975e+04)
[03/10 22:07:16   3319] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:07:16   3319] default core: bins with density >  0.75 = 98.9 % ( 618 / 625 )
[03/10 22:07:16   3319] Density distribution unevenness ratio = 2.537%
[03/10 22:07:16   3319] RPlace IncrNP: Rollback Lev = -3
[03/10 22:07:16   3319] RPlace: Density =1.203333, incremental np is triggered.
[03/10 22:07:16   3319] nrCritNet: 2.00% ( 650 / 32580 ) cutoffSlk: -302.3ps stdDelay: 14.2ps
[03/10 22:07:29   3331] default core: bins with density >  0.75 = 98.9 % ( 618 / 625 )
[03/10 22:07:29   3331] Density distribution unevenness ratio = 2.778%
[03/10 22:07:29   3331] RPlace postIncrNP: Density = 1.203333 -> 1.197778.
[03/10 22:07:29   3331] RPlace postIncrNP Info: Density distribution changes:
[03/10 22:07:29   3331] [1.10+      ] :	 31 (4.96%) -> 39 (6.24%)
[03/10 22:07:29   3331] [1.05 - 1.10] :	 65 (10.40%) -> 74 (11.84%)
[03/10 22:07:29   3331] [1.00 - 1.05] :	 170 (27.20%) -> 147 (23.52%)
[03/10 22:07:29   3331] [0.95 - 1.00] :	 181 (28.96%) -> 180 (28.80%)
[03/10 22:07:29   3331] [0.90 - 0.95] :	 107 (17.12%) -> 104 (16.64%)
[03/10 22:07:29   3331] [0.85 - 0.90] :	 43 (6.88%) -> 41 (6.56%)
[03/10 22:07:29   3331] [0.80 - 0.85] :	 13 (2.08%) -> 29 (4.64%)
[03/10 22:07:29   3331] [CPU] RefinePlace/IncrNP (cpu=0:00:12.6, real=0:00:13.0, mem=1656.1MB) @(0:55:19 - 0:55:32).
[03/10 22:07:29   3331] Move report: incrNP moves 54438 insts, mean move: 3.16 um, max move: 74.00 um
[03/10 22:07:29   3331] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1): (428.60, 326.80) --> (365.40, 316.00)
[03/10 22:07:29   3331] Move report: Timing Driven Placement moves 54438 insts, mean move: 3.16 um, max move: 74.00 um
[03/10 22:07:29   3331] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1): (428.60, 326.80) --> (365.40, 316.00)
[03/10 22:07:29   3331] 	Runtime: CPU: 0:00:12.6 REAL: 0:00:13.0 MEM: 1656.1MB
[03/10 22:07:29   3331] Starting refinePlace ...
[03/10 22:07:29   3331] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/10 22:07:29   3331] Type 'man IMPSP-2002' for more detail.
[03/10 22:07:29   3331] Total net bbox length = 4.557e+05 (2.185e+05 2.372e+05) (ext = 1.984e+04)
[03/10 22:07:29   3331] Runtime: CPU: 0:00:12.7 REAL: 0:00:13.0 MEM: 1656.1MB
[03/10 22:07:29   3331] [CPU] RefinePlace/total (cpu=0:00:12.7, real=0:00:13.0, mem=1656.1MB) @(0:55:19 - 0:55:32).
[03/10 22:07:29   3331] *** Finished refinePlace (0:55:32 mem=1656.1M) ***
[03/10 22:07:29   3332] Finished re-routing un-routed nets (0:00:00.1 1656.1M)
[03/10 22:07:29   3332] 
[03/10 22:07:30   3333] 
[03/10 22:07:30   3333] Density : 0.9924
[03/10 22:07:30   3333] Max route overflow : 0.0000
[03/10 22:07:30   3333] 
[03/10 22:07:30   3333] 
[03/10 22:07:30   3333] *** Finish Physical Update (cpu=0:00:14.5 real=0:00:14.0 mem=1656.1M) ***
[03/10 22:07:31   3333] ** GigaOpt Optimizer WNS Slack -0.344 TNS Slack -345.527 Density 99.24
[03/10 22:07:31   3333] Skipped Place ECO bump recovery (WNS opt)
[03/10 22:07:31   3333] Optimizer WNS Pass 2
[03/10 22:07:31   3333] Active Path Group: reg2reg  
[03/10 22:07:31   3334] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:31   3334] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:07:31   3334] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:31   3334] |  -0.317|   -0.344|-312.827| -345.527|    99.24%|   0:00:00.0| 1656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/10 22:07:35   3337] |  -0.306|   -0.344|-311.732| -344.431|    99.24%|   0:00:04.0| 1656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/10 22:07:35   3338] |  -0.304|   -0.344|-311.680| -344.380|    99.24%|   0:00:00.0| 1656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/10 22:07:41   3343] |  -0.304|   -0.344|-311.637| -344.337|    99.22%|   0:00:06.0| 1649.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/10 22:07:41   3344] |  -0.304|   -0.344|-311.637| -344.337|    99.22%|   0:00:00.0| 1649.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/10 22:07:41   3344] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:41   3344] 
[03/10 22:07:41   3344] *** Finish Core Optimize Step (cpu=0:00:10.5 real=0:00:10.0 mem=1649.8M) ***
[03/10 22:07:41   3344] Active Path Group: default 
[03/10 22:07:42   3344] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:42   3344] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:07:42   3344] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:42   3344] |  -0.344|   -0.344| -32.700| -344.337|    99.22%|   0:00:01.0| 1649.8M|   WC_VIEW|  default| sum_out[26]                                        |
[03/10 22:07:42   3344] |  -0.344|   -0.344| -32.700| -344.337|    99.22%|   0:00:00.0| 1649.8M|   WC_VIEW|  default| sum_out[26]                                        |
[03/10 22:07:42   3344] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:42   3344] 
[03/10 22:07:42   3344] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1649.8M) ***
[03/10 22:07:42   3344] 
[03/10 22:07:42   3344] *** Finished Optimize Step Cumulative (cpu=0:00:10.8 real=0:00:11.0 mem=1649.8M) ***
[03/10 22:07:42   3344] ** GigaOpt Optimizer WNS Slack -0.344 TNS Slack -344.337 Density 99.22
[03/10 22:07:42   3345] *** Starting refinePlace (0:55:45 mem=1649.8M) ***
[03/10 22:07:42   3345] Total net bbox length = 4.579e+05 (2.185e+05 2.394e+05) (ext = 1.984e+04)
[03/10 22:07:42   3345] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:07:42   3345] default core: bins with density >  0.75 = 98.9 % ( 618 / 625 )
[03/10 22:07:42   3345] Density distribution unevenness ratio = 2.778%
[03/10 22:07:42   3345] RPlace IncrNP: Rollback Lev = -3
[03/10 22:07:42   3345] RPlace: Density =1.197778, incremental np is triggered.
[03/10 22:07:42   3345] nrCritNet: 1.98% ( 645 / 32572 ) cutoffSlk: -302.9ps stdDelay: 14.2ps
[03/10 22:07:53   3356] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/10 22:07:53   3356] Density distribution unevenness ratio = 2.168%
[03/10 22:07:53   3356] RPlace postIncrNP: Density = 1.197778 -> 1.187778.
[03/10 22:07:53   3356] RPlace postIncrNP Info: Density distribution changes:
[03/10 22:07:53   3356] [1.10+      ] :	 39 (6.24%) -> 15 (2.40%)
[03/10 22:07:53   3356] [1.05 - 1.10] :	 72 (11.52%) -> 71 (11.36%)
[03/10 22:07:53   3356] [1.00 - 1.05] :	 149 (23.84%) -> 165 (26.40%)
[03/10 22:07:53   3356] [0.95 - 1.00] :	 180 (28.80%) -> 225 (36.00%)
[03/10 22:07:53   3356] [0.90 - 0.95] :	 103 (16.48%) -> 102 (16.32%)
[03/10 22:07:53   3356] [0.85 - 0.90] :	 42 (6.72%) -> 29 (4.64%)
[03/10 22:07:53   3356] [0.80 - 0.85] :	 29 (4.64%) -> 14 (2.24%)
[03/10 22:07:53   3356] [CPU] RefinePlace/IncrNP (cpu=0:00:10.9, real=0:00:11.0, mem=1656.0MB) @(0:55:45 - 0:55:56).
[03/10 22:07:53   3356] Move report: incrNP moves 50076 insts, mean move: 1.76 um, max move: 43.00 um
[03/10 22:07:53   3356] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U503): (363.80, 335.80) --> (405.00, 337.60)
[03/10 22:07:53   3356] Move report: Timing Driven Placement moves 50076 insts, mean move: 1.76 um, max move: 43.00 um
[03/10 22:07:53   3356] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U503): (363.80, 335.80) --> (405.00, 337.60)
[03/10 22:07:53   3356] 	Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 1656.0MB
[03/10 22:07:53   3356] Starting refinePlace ...
[03/10 22:07:53   3356] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/10 22:07:53   3356] Type 'man IMPSP-2002' for more detail.
[03/10 22:07:53   3356] Total net bbox length = 4.569e+05 (2.193e+05 2.375e+05) (ext = 1.986e+04)
[03/10 22:07:53   3356] Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 1656.0MB
[03/10 22:07:53   3356] [CPU] RefinePlace/total (cpu=0:00:11.0, real=0:00:11.0, mem=1656.0MB) @(0:55:45 - 0:55:56).
[03/10 22:07:53   3356] *** Finished refinePlace (0:55:56 mem=1656.0M) ***
[03/10 22:07:53   3356] Finished re-routing un-routed nets (0:00:00.1 1656.0M)
[03/10 22:07:53   3356] 
[03/10 22:07:54   3356] 
[03/10 22:07:54   3356] Density : 0.9922
[03/10 22:07:54   3356] Max route overflow : 0.0000
[03/10 22:07:54   3356] 
[03/10 22:07:54   3356] 
[03/10 22:07:54   3356] *** Finish Physical Update (cpu=0:00:12.2 real=0:00:12.0 mem=1656.0M) ***
[03/10 22:07:54   3357] ** GigaOpt Optimizer WNS Slack -0.344 TNS Slack -343.138 Density 99.22
[03/10 22:07:54   3357] Recovering Place ECO bump
[03/10 22:07:54   3357] Active Path Group: reg2reg  
[03/10 22:07:54   3357] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:54   3357] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:07:54   3357] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:54   3357] |  -0.308|   -0.344|-310.421| -343.138|    99.22%|   0:00:00.0| 1656.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/10 22:07:56   3359] |  -0.297|   -0.344|-309.243| -341.960|    99.22%|   0:00:02.0| 1656.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 22:07:56   3359] |  -0.297|   -0.344|-309.243| -341.960|    99.22%|   0:00:00.0| 1656.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 22:07:56   3359] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:56   3359] 
[03/10 22:07:56   3359] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1656.0M) ***
[03/10 22:07:56   3359] Active Path Group: default 
[03/10 22:07:56   3359] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:56   3359] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:07:56   3359] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:56   3359] |  -0.344|   -0.344| -32.717| -341.960|    99.22%|   0:00:00.0| 1656.0M|   WC_VIEW|  default| sum_out[26]                                        |
[03/10 22:07:56   3359] |  -0.343|   -0.343| -32.569| -341.812|    99.22%|   0:00:00.0| 1656.0M|   WC_VIEW|  default| sum_out[48]                                        |
[03/10 22:07:56   3359] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:07:56   3359] 
[03/10 22:07:56   3359] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1656.0M) ***
[03/10 22:07:56   3359] 
[03/10 22:07:56   3359] *** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1656.0M) ***
[03/10 22:07:56   3359] *** Starting refinePlace (0:56:00 mem=1656.0M) ***
[03/10 22:07:56   3359] Total net bbox length = 4.593e+05 (2.194e+05 2.399e+05) (ext = 1.984e+04)
[03/10 22:07:56   3359] Starting refinePlace ...
[03/10 22:07:56   3359] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/10 22:07:56   3359] Type 'man IMPSP-2002' for more detail.
[03/10 22:07:56   3359] Total net bbox length = 4.593e+05 (2.194e+05 2.399e+05) (ext = 1.984e+04)
[03/10 22:07:56   3359] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1656.0MB
[03/10 22:07:56   3359] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1656.0MB) @(0:56:00 - 0:56:00).
[03/10 22:07:56   3359] *** Finished refinePlace (0:56:00 mem=1656.0M) ***
[03/10 22:07:57   3359] Finished re-routing un-routed nets (0:00:00.0 1656.0M)
[03/10 22:07:57   3359] 
[03/10 22:07:57   3360] 
[03/10 22:07:57   3360] Density : 0.9922
[03/10 22:07:57   3360] Max route overflow : 0.0000
[03/10 22:07:57   3360] 
[03/10 22:07:57   3360] 
[03/10 22:07:57   3360] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1656.0M) ***
[03/10 22:07:57   3360] ** GigaOpt Optimizer WNS Slack -0.343 TNS Slack -341.738 Density 99.22
[03/10 22:07:57   3360] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:07:57   3360] Layer 3 has 204 constrained nets 
[03/10 22:07:57   3360] Layer 7 has 308 constrained nets 
[03/10 22:07:57   3360] **** End NDR-Layer Usage Statistics ****
[03/10 22:07:57   3360] 
[03/10 22:07:57   3360] *** Finish post-CTS Setup Fixing (cpu=0:02:11 real=0:02:10 mem=1656.0M) ***
[03/10 22:07:57   3360] 
[03/10 22:07:57   3360] End: GigaOpt Optimization in WNS mode
[03/10 22:07:57   3360] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:07:57   3360] optDesignOneStep: Leakage Power Flow
[03/10 22:07:57   3360] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:07:57   3360] Begin: GigaOpt Optimization in TNS mode
[03/10 22:07:57   3360] Info: 92 nets with fixed/cover wires excluded.
[03/10 22:07:57   3360] Info: 204 clock nets excluded from IPO operation.
[03/10 22:07:57   3360] PhyDesignGrid: maxLocalDensity 0.95
[03/10 22:07:57   3360] #spOpts: N=65 
[03/10 22:08:01   3364] *info: 204 clock nets excluded
[03/10 22:08:01   3364] *info: 2 special nets excluded.
[03/10 22:08:01   3364] *info: 258 no-driver nets excluded.
[03/10 22:08:01   3364] *info: 92 nets with fixed/cover wires excluded.
[03/10 22:08:02   3365] ** GigaOpt Optimizer WNS Slack -0.343 TNS Slack -341.738 Density 99.22
[03/10 22:08:02   3365] Optimizer TNS Opt
[03/10 22:08:02   3365] Active Path Group: reg2reg  
[03/10 22:08:02   3365] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:08:02   3365] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:08:02   3365] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:08:02   3365] |  -0.297|   -0.343|-309.172| -341.738|    99.22%|   0:00:00.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 22:08:16   3379] |  -0.297|   -0.343|-306.764| -339.331|    99.22%|   0:00:14.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/10 22:08:16   3379] |  -0.297|   -0.343|-306.741| -339.307|    99.22%|   0:00:00.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/10 22:08:30   3393] |  -0.297|   -0.343|-307.886| -340.452|    99.19%|   0:00:14.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_10_/D   |
[03/10 22:08:36   3398] |  -0.297|   -0.343|-302.844| -335.411|    99.19%|   0:00:06.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/10 22:08:36   3398] |        |         |        |         |          |            |        |          |         | eg_62_/D                                           |
[03/10 22:08:37   3400] |  -0.297|   -0.343|-302.165| -334.732|    99.19%|   0:00:01.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/10 22:08:37   3400] |        |         |        |         |          |            |        |          |         | eg_62_/D                                           |
[03/10 22:08:39   3401] |  -0.297|   -0.343|-300.704| -333.270|    99.18%|   0:00:02.0| 1604.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/10 22:08:39   3401] |        |         |        |         |          |            |        |          |         | eg_30_/D                                           |
[03/10 22:08:39   3402] |  -0.297|   -0.343|-300.655| -333.221|    99.18%|   0:00:00.0| 1604.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/10 22:08:39   3402] |        |         |        |         |          |            |        |          |         | eg_30_/D                                           |
[03/10 22:08:41   3404] |  -0.297|   -0.343|-297.664| -330.231|    99.17%|   0:00:02.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_12_/D   |
[03/10 22:08:43   3406] |  -0.297|   -0.343|-297.019| -329.586|    99.16%|   0:00:02.0| 1604.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/10 22:08:43   3406] |        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
[03/10 22:08:44   3407] |  -0.297|   -0.343|-297.000| -329.566|    99.16%|   0:00:01.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/10 22:08:44   3407] |        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
[03/10 22:08:47   3410] |  -0.297|   -0.343|-294.924| -327.490|    99.16%|   0:00:03.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/10 22:08:47   3410] |        |         |        |         |          |            |        |          |         | eg_18_/D                                           |
[03/10 22:08:50   3412] |  -0.297|   -0.343|-294.773| -327.339|    99.15%|   0:00:03.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/10 22:08:50   3412] |        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
[03/10 22:08:51   3414] |  -0.297|   -0.343|-290.879| -323.446|    99.16%|   0:00:01.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/10 22:08:51   3414] |        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
[03/10 22:08:51   3414] |  -0.297|   -0.343|-290.600| -323.166|    99.16%|   0:00:00.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/10 22:08:51   3414] |        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
[03/10 22:08:51   3414] |  -0.297|   -0.343|-289.429| -321.995|    99.15%|   0:00:00.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/10 22:08:51   3414] |        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
[03/10 22:08:54   3417] |  -0.297|   -0.343|-288.159| -320.725|    99.15%|   0:00:03.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D   |
[03/10 22:08:56   3418] |  -0.297|   -0.343|-288.060| -320.626|    99.15%|   0:00:02.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/10 22:08:56   3418] |        |         |        |         |          |            |        |          |         | _reg_59_/D                                         |
[03/10 22:08:59   3422] |  -0.297|   -0.343|-286.033| -318.599|    99.15%|   0:00:03.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/10 22:08:59   3422] |        |         |        |         |          |            |        |          |         | eg_24_/D                                           |
[03/10 22:09:02   3424] |  -0.297|   -0.343|-285.027| -317.594|    99.15%|   0:00:03.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/10 22:09:02   3424] |        |         |        |         |          |            |        |          |         | _reg_53_/D                                         |
[03/10 22:09:02   3425] |  -0.297|   -0.343|-284.400| -316.966|    99.15%|   0:00:00.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/10 22:09:02   3425] |        |         |        |         |          |            |        |          |         | _reg_53_/D                                         |
[03/10 22:09:06   3429] |  -0.297|   -0.343|-283.527| -316.094|    99.15%|   0:00:04.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_12_/D   |
[03/10 22:09:07   3430] |  -0.297|   -0.343|-282.013| -314.580|    99.15%|   0:00:01.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/D   |
[03/10 22:09:12   3435] |  -0.297|   -0.343|-280.001| -312.567|    99.15%|   0:00:05.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/10 22:09:12   3435] |        |         |        |         |          |            |        |          |         | _reg_25_/D                                         |
[03/10 22:09:15   3438] |  -0.297|   -0.343|-279.865| -312.432|    99.15%|   0:00:03.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_8_/D    |
[03/10 22:09:17   3440] |  -0.297|   -0.343|-278.160| -310.726|    99.15%|   0:00:02.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_11_/D   |
[03/10 22:09:17   3440] |  -0.297|   -0.343|-278.155| -310.722|    99.15%|   0:00:00.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_11_/D   |
[03/10 22:09:20   3443] |  -0.297|   -0.343|-277.346| -309.912|    99.15%|   0:00:03.0| 1604.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/10 22:09:20   3443] |        |         |        |         |          |            |        |          |         | _reg_49_/D                                         |
[03/10 22:09:23   3446] |  -0.297|   -0.343|-277.031| -309.597|    99.16%|   0:00:03.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_17_/D   |
[03/10 22:09:24   3447] |  -0.297|   -0.343|-276.848| -309.415|    99.16%|   0:00:01.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_8_/D    |
[03/10 22:09:26   3449] |  -0.297|   -0.343|-276.647| -309.213|    99.16%|   0:00:02.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D    |
[03/10 22:09:28   3451] |  -0.297|   -0.343|-276.555| -309.122|    99.16%|   0:00:02.0| 1623.5M|   WC_VIEW|  reg2reg| psum_mem_instance/memory7_reg_91_/D                |
[03/10 22:09:30   3453] |  -0.297|   -0.343|-275.763| -308.329|    99.16%|   0:00:02.0| 1623.5M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_47_/D                |
[03/10 22:09:33   3456] |  -0.297|   -0.343|-275.742| -308.308|    99.16%|   0:00:03.0| 1623.5M|   WC_VIEW|  reg2reg| psum_mem_instance/memory7_reg_90_/D                |
[03/10 22:09:33   3456] |  -0.297|   -0.343|-275.742| -308.308|    99.16%|   0:00:00.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 22:09:33   3456] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:09:33   3456] 
[03/10 22:09:33   3456] *** Finish Core Optimize Step (cpu=0:01:31 real=0:01:31 mem=1623.5M) ***
[03/10 22:09:33   3456] 
[03/10 22:09:33   3456] *** Finished Optimize Step Cumulative (cpu=0:01:31 real=0:01:31 mem=1623.5M) ***
[03/10 22:09:33   3456] ** GigaOpt Optimizer WNS Slack -0.343 TNS Slack -308.308 Density 99.16
[03/10 22:09:34   3456] *** Starting refinePlace (0:57:37 mem=1639.5M) ***
[03/10 22:09:34   3457] Total net bbox length = 4.593e+05 (2.194e+05 2.399e+05) (ext = 1.984e+04)
[03/10 22:09:34   3457] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:09:34   3457] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/10 22:09:34   3457] Density distribution unevenness ratio = 2.177%
[03/10 22:09:34   3457] RPlace IncrNP: Rollback Lev = -3
[03/10 22:09:34   3457] RPlace: Density =1.192222, incremental np is triggered.
[03/10 22:09:34   3457] nrCritNet: 1.99% ( 649 / 32565 ) cutoffSlk: -294.6ps stdDelay: 14.2ps
[03/10 22:09:44   3467] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/10 22:09:44   3467] Density distribution unevenness ratio = 1.990%
[03/10 22:09:44   3467] RPlace postIncrNP: Density = 1.192222 -> 1.152222.
[03/10 22:09:44   3467] RPlace postIncrNP Info: Density distribution changes:
[03/10 22:09:44   3467] [1.10+      ] :	 15 (2.40%) -> 12 (1.92%)
[03/10 22:09:44   3467] [1.05 - 1.10] :	 70 (11.20%) -> 55 (8.80%)
[03/10 22:09:44   3467] [1.00 - 1.05] :	 163 (26.08%) -> 188 (30.08%)
[03/10 22:09:44   3467] [0.95 - 1.00] :	 224 (35.84%) -> 222 (35.52%)
[03/10 22:09:44   3467] [0.90 - 0.95] :	 103 (16.48%) -> 102 (16.32%)
[03/10 22:09:44   3467] [0.85 - 0.90] :	 32 (5.12%) -> 31 (4.96%)
[03/10 22:09:44   3467] [0.80 - 0.85] :	 14 (2.24%) -> 8 (1.28%)
[03/10 22:09:44   3467] [CPU] RefinePlace/IncrNP (cpu=0:00:10.9, real=0:00:10.0, mem=1651.3MB) @(0:57:37 - 0:57:48).
[03/10 22:09:45   3467] Move report: incrNP moves 47909 insts, mean move: 1.58 um, max move: 60.40 um
[03/10 22:09:45   3467] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1423): (379.20, 316.00) --> (423.40, 332.20)
[03/10 22:09:45   3467] Move report: Timing Driven Placement moves 47909 insts, mean move: 1.58 um, max move: 60.40 um
[03/10 22:09:45   3467] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1423): (379.20, 316.00) --> (423.40, 332.20)
[03/10 22:09:45   3467] 	Runtime: CPU: 0:00:10.9 REAL: 0:00:11.0 MEM: 1651.3MB
[03/10 22:09:45   3467] Starting refinePlace ...
[03/10 22:09:45   3467] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/10 22:09:45   3467] Type 'man IMPSP-2002' for more detail.
[03/10 22:09:45   3467] Total net bbox length = 4.572e+05 (2.197e+05 2.376e+05) (ext = 1.986e+04)
[03/10 22:09:45   3467] Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 1651.3MB
[03/10 22:09:45   3467] [CPU] RefinePlace/total (cpu=0:00:11.0, real=0:00:11.0, mem=1651.3MB) @(0:57:37 - 0:57:48).
[03/10 22:09:45   3467] *** Finished refinePlace (0:57:48 mem=1651.3M) ***
[03/10 22:09:45   3468] Finished re-routing un-routed nets (0:00:00.1 1651.3M)
[03/10 22:09:45   3468] 
[03/10 22:09:45   3468] 
[03/10 22:09:45   3468] Density : 0.9916
[03/10 22:09:45   3468] Max route overflow : 0.0000
[03/10 22:09:45   3468] 
[03/10 22:09:45   3468] 
[03/10 22:09:45   3468] *** Finish Physical Update (cpu=0:00:12.1 real=0:00:12.0 mem=1651.3M) ***
[03/10 22:09:46   3469] ** GigaOpt Optimizer WNS Slack -0.343 TNS Slack -308.895 Density 99.16
[03/10 22:09:46   3469] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:09:46   3469] Layer 3 has 204 constrained nets 
[03/10 22:09:46   3469] Layer 7 has 337 constrained nets 
[03/10 22:09:46   3469] **** End NDR-Layer Usage Statistics ****
[03/10 22:09:46   3469] 
[03/10 22:09:46   3469] *** Finish post-CTS Setup Fixing (cpu=0:01:44 real=0:01:44 mem=1651.3M) ***
[03/10 22:09:46   3469] 
[03/10 22:09:46   3469] End: GigaOpt Optimization in TNS mode
[03/10 22:09:46   3469] Info: 92 nets with fixed/cover wires excluded.
[03/10 22:09:46   3469] Info: 204 clock nets excluded from IPO operation.
[03/10 22:09:46   3469] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 22:09:46   3469] [PSP] Started earlyGlobalRoute kernel
[03/10 22:09:46   3469] [PSP] Initial Peak syMemory usage = 1468.8 MB
[03/10 22:09:46   3469] (I)       Reading DB...
[03/10 22:09:46   3469] (I)       congestionReportName   : 
[03/10 22:09:46   3469] (I)       buildTerm2TermWires    : 1
[03/10 22:09:46   3469] (I)       doTrackAssignment      : 1
[03/10 22:09:46   3469] (I)       dumpBookshelfFiles     : 0
[03/10 22:09:46   3469] (I)       numThreads             : 1
[03/10 22:09:46   3469] [NR-eagl] honorMsvRouteConstraint: false
[03/10 22:09:46   3469] (I)       honorPin               : false
[03/10 22:09:46   3469] (I)       honorPinGuide          : true
[03/10 22:09:46   3469] (I)       honorPartition         : false
[03/10 22:09:46   3469] (I)       allowPartitionCrossover: false
[03/10 22:09:46   3469] (I)       honorSingleEntry       : true
[03/10 22:09:46   3469] (I)       honorSingleEntryStrong : true
[03/10 22:09:46   3469] (I)       handleViaSpacingRule   : false
[03/10 22:09:46   3469] (I)       PDConstraint           : none
[03/10 22:09:46   3469] (I)       expBetterNDRHandling   : false
[03/10 22:09:46   3469] [NR-eagl] honorClockSpecNDR      : 0
[03/10 22:09:46   3469] (I)       routingEffortLevel     : 3
[03/10 22:09:46   3469] [NR-eagl] minRouteLayer          : 2
[03/10 22:09:46   3469] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 22:09:46   3469] (I)       numRowsPerGCell        : 1
[03/10 22:09:46   3469] (I)       speedUpLargeDesign     : 0
[03/10 22:09:46   3469] (I)       speedUpBlkViolationClean: 0
[03/10 22:09:46   3469] (I)       multiThreadingTA       : 0
[03/10 22:09:46   3469] (I)       blockedPinEscape       : 1
[03/10 22:09:46   3469] (I)       blkAwareLayerSwitching : 0
[03/10 22:09:46   3469] (I)       betterClockWireModeling: 1
[03/10 22:09:46   3469] (I)       punchThroughDistance   : 500.00
[03/10 22:09:46   3469] (I)       scenicBound            : 1.15
[03/10 22:09:46   3469] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 22:09:46   3469] (I)       source-to-sink ratio   : 0.00
[03/10 22:09:46   3469] (I)       targetCongestionRatioH : 1.00
[03/10 22:09:46   3469] (I)       targetCongestionRatioV : 1.00
[03/10 22:09:46   3469] (I)       layerCongestionRatio   : 0.70
[03/10 22:09:46   3469] (I)       m1CongestionRatio      : 0.10
[03/10 22:09:46   3469] (I)       m2m3CongestionRatio    : 0.70
[03/10 22:09:46   3469] (I)       localRouteEffort       : 1.00
[03/10 22:09:46   3469] (I)       numSitesBlockedByOneVia: 8.00
[03/10 22:09:46   3469] (I)       supplyScaleFactorH     : 1.00
[03/10 22:09:46   3469] (I)       supplyScaleFactorV     : 1.00
[03/10 22:09:46   3469] (I)       highlight3DOverflowFactor: 0.00
[03/10 22:09:46   3469] (I)       doubleCutViaModelingRatio: 0.00
[03/10 22:09:46   3469] (I)       blockTrack             : 
[03/10 22:09:46   3469] (I)       readTROption           : true
[03/10 22:09:46   3469] (I)       extraSpacingBothSide   : false
[03/10 22:09:46   3469] [NR-eagl] numTracksPerClockWire  : 0
[03/10 22:09:46   3469] (I)       routeSelectedNetsOnly  : false
[03/10 22:09:46   3469] (I)       before initializing RouteDB syMemory usage = 1496.9 MB
[03/10 22:09:46   3469] (I)       starting read tracks
[03/10 22:09:46   3469] (I)       build grid graph
[03/10 22:09:46   3469] (I)       build grid graph start
[03/10 22:09:46   3469] [NR-eagl] Layer1 has no routable track
[03/10 22:09:46   3469] [NR-eagl] Layer2 has single uniform track structure
[03/10 22:09:46   3469] [NR-eagl] Layer3 has single uniform track structure
[03/10 22:09:46   3469] [NR-eagl] Layer4 has single uniform track structure
[03/10 22:09:46   3469] [NR-eagl] Layer5 has single uniform track structure
[03/10 22:09:46   3469] [NR-eagl] Layer6 has single uniform track structure
[03/10 22:09:46   3469] [NR-eagl] Layer7 has single uniform track structure
[03/10 22:09:46   3469] [NR-eagl] Layer8 has single uniform track structure
[03/10 22:09:46   3469] (I)       build grid graph end
[03/10 22:09:46   3469] (I)       Layer1   numNetMinLayer=32024
[03/10 22:09:46   3469] (I)       Layer2   numNetMinLayer=0
[03/10 22:09:46   3469] (I)       Layer3   numNetMinLayer=204
[03/10 22:09:46   3469] (I)       Layer4   numNetMinLayer=0
[03/10 22:09:46   3469] (I)       Layer5   numNetMinLayer=0
[03/10 22:09:46   3469] (I)       Layer6   numNetMinLayer=0
[03/10 22:09:46   3469] (I)       Layer7   numNetMinLayer=337
[03/10 22:09:46   3469] (I)       Layer8   numNetMinLayer=0
[03/10 22:09:46   3469] (I)       numViaLayers=7
[03/10 22:09:46   3469] (I)       end build via table
[03/10 22:09:46   3469] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 22:09:46   3469] [NR-eagl] numPreroutedNet = 92  numPreroutedWires = 15777
[03/10 22:09:46   3469] (I)       readDataFromPlaceDB
[03/10 22:09:46   3469] (I)       Read net information..
[03/10 22:09:46   3470] [NR-eagl] Read numTotalNets=32565  numIgnoredNets=92
[03/10 22:09:46   3470] (I)       Read testcase time = 0.010 seconds
[03/10 22:09:46   3470] 
[03/10 22:09:46   3470] (I)       totalPins=102766  totalGlobalPin=95793 (93.21%)
[03/10 22:09:46   3470] (I)       Model blockage into capacity
[03/10 22:09:46   3470] (I)       Read numBlocks=16844  numPreroutedWires=15777  numCapScreens=0
[03/10 22:09:46   3470] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 22:09:46   3470] (I)       blocked area on Layer2 : 63314665600  (7.59%)
[03/10 22:09:46   3470] (I)       blocked area on Layer3 : 34695056000  (4.16%)
[03/10 22:09:46   3470] (I)       blocked area on Layer4 : 274877556800  (32.93%)
[03/10 22:09:46   3470] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 22:09:46   3470] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 22:09:46   3470] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 22:09:46   3470] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 22:09:46   3470] (I)       Modeling time = 0.020 seconds
[03/10 22:09:46   3470] 
[03/10 22:09:46   3470] (I)       Number of ignored nets = 92
[03/10 22:09:46   3470] (I)       Number of fixed nets = 92.  Ignored: Yes
[03/10 22:09:46   3470] (I)       Number of clock nets = 204.  Ignored: No
[03/10 22:09:46   3470] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 22:09:46   3470] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 22:09:46   3470] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 22:09:46   3470] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 22:09:46   3470] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 22:09:46   3470] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 22:09:46   3470] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 22:09:46   3470] [NR-eagl] There are 112 clock nets ( 112 with NDR ).
[03/10 22:09:46   3470] (I)       Before initializing earlyGlobalRoute syMemory usage = 1496.9 MB
[03/10 22:09:46   3470] (I)       Layer1  viaCost=300.00
[03/10 22:09:46   3470] (I)       Layer2  viaCost=100.00
[03/10 22:09:46   3470] (I)       Layer3  viaCost=100.00
[03/10 22:09:46   3470] (I)       Layer4  viaCost=100.00
[03/10 22:09:46   3470] (I)       Layer5  viaCost=100.00
[03/10 22:09:46   3470] (I)       Layer6  viaCost=200.00
[03/10 22:09:46   3470] (I)       Layer7  viaCost=100.00
[03/10 22:09:47   3470] (I)       ---------------------Grid Graph Info--------------------
[03/10 22:09:47   3470] (I)       routing area        :  (0, 0) - (916000, 911200)
[03/10 22:09:47   3470] (I)       core area           :  (20000, 20000) - (896000, 891200)
[03/10 22:09:47   3470] (I)       Site Width          :   400  (dbu)
[03/10 22:09:47   3470] (I)       Row Height          :  3600  (dbu)
[03/10 22:09:47   3470] (I)       GCell Width         :  3600  (dbu)
[03/10 22:09:47   3470] (I)       GCell Height        :  3600  (dbu)
[03/10 22:09:47   3470] (I)       grid                :   254   253     8
[03/10 22:09:47   3470] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 22:09:47   3470] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 22:09:47   3470] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 22:09:47   3470] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 22:09:47   3470] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 22:09:47   3470] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 22:09:47   3470] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 22:09:47   3470] (I)       Total num of tracks :     0  2290  2277  2290  2277  2290   569   572
[03/10 22:09:47   3470] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 22:09:47   3470] (I)       --------------------------------------------------------
[03/10 22:09:47   3470] 
[03/10 22:09:47   3470] [NR-eagl] ============ Routing rule table ============
[03/10 22:09:47   3470] [NR-eagl] Rule id 0. Nets 32353 
[03/10 22:09:47   3470] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 22:09:47   3470] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 22:09:47   3470] [NR-eagl] Rule id 1. Nets 112 
[03/10 22:09:47   3470] [NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/10 22:09:47   3470] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/10 22:09:47   3470] [NR-eagl] ========================================
[03/10 22:09:47   3470] [NR-eagl] 
[03/10 22:09:47   3470] (I)       After initializing earlyGlobalRoute syMemory usage = 1496.9 MB
[03/10 22:09:47   3470] (I)       Loading and dumping file time : 0.32 seconds
[03/10 22:09:47   3470] (I)       ============= Initialization =============
[03/10 22:09:47   3470] (I)       total 2D Cap : 289242 = (144526 H, 144716 V)
[03/10 22:09:47   3470] [NR-eagl] Layer group 1: route 337 net(s) in layer range [7, 8]
[03/10 22:09:47   3470] (I)       ============  Phase 1a Route ============
[03/10 22:09:47   3470] (I)       Phase 1a runs 0.00 seconds
[03/10 22:09:47   3470] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/10 22:09:47   3470] (I)       Usage: 22125 = (8841 H, 13284 V) = (6.12% H, 9.18% V) = (1.591e+04um H, 2.391e+04um V)
[03/10 22:09:47   3470] (I)       
[03/10 22:09:47   3470] (I)       ============  Phase 1b Route ============
[03/10 22:09:47   3470] (I)       Phase 1b runs 0.01 seconds
[03/10 22:09:47   3470] (I)       Usage: 22132 = (8845 H, 13287 V) = (6.12% H, 9.18% V) = (1.592e+04um H, 2.392e+04um V)
[03/10 22:09:47   3470] (I)       
[03/10 22:09:47   3470] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.05% V. EstWL: 3.983760e+04um
[03/10 22:09:47   3470] (I)       ============  Phase 1c Route ============
[03/10 22:09:47   3470] (I)       Level2 Grid: 51 x 51
[03/10 22:09:47   3470] (I)       Phase 1c runs 0.00 seconds
[03/10 22:09:47   3470] (I)       Usage: 22132 = (8845 H, 13287 V) = (6.12% H, 9.18% V) = (1.592e+04um H, 2.392e+04um V)
[03/10 22:09:47   3470] (I)       
[03/10 22:09:47   3470] (I)       ============  Phase 1d Route ============
[03/10 22:09:47   3470] (I)       Phase 1d runs 0.00 seconds
[03/10 22:09:47   3470] (I)       Usage: 22136 = (8847 H, 13289 V) = (6.12% H, 9.18% V) = (1.592e+04um H, 2.392e+04um V)
[03/10 22:09:47   3470] (I)       
[03/10 22:09:47   3470] (I)       ============  Phase 1e Route ============
[03/10 22:09:47   3470] (I)       Phase 1e runs 0.00 seconds
[03/10 22:09:47   3470] (I)       Usage: 22136 = (8847 H, 13289 V) = (6.12% H, 9.18% V) = (1.592e+04um H, 2.392e+04um V)
[03/10 22:09:47   3470] (I)       
[03/10 22:09:47   3470] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.05% V. EstWL: 3.984480e+04um
[03/10 22:09:47   3470] [NR-eagl] 
[03/10 22:09:47   3470] (I)       dpBasedLA: time=0.00  totalOF=2491  totalVia=25666  totalWL=22133  total(Via+WL)=47799 
[03/10 22:09:47   3470] (I)       total 2D Cap : 954033 = (545591 H, 408442 V)
[03/10 22:09:47   3470] [NR-eagl] Layer group 2: route 112 net(s) in layer range [3, 4]
[03/10 22:09:47   3470] (I)       ============  Phase 1a Route ============
[03/10 22:09:47   3470] (I)       Phase 1a runs 0.00 seconds
[03/10 22:09:47   3470] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[03/10 22:09:47   3470] (I)       Usage: 22397 = (8983 H, 13414 V) = (1.65% H, 3.28% V) = (1.617e+04um H, 2.415e+04um V)
[03/10 22:09:47   3470] (I)       
[03/10 22:09:47   3470] (I)       ============  Phase 1b Route ============
[03/10 22:09:47   3470] (I)       Phase 1b runs 0.00 seconds
[03/10 22:09:47   3470] (I)       Usage: 22397 = (8983 H, 13414 V) = (1.65% H, 3.28% V) = (1.617e+04um H, 2.415e+04um V)
[03/10 22:09:47   3470] (I)       
[03/10 22:09:47   3470] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 4.698000e+02um
[03/10 22:09:47   3470] (I)       ============  Phase 1c Route ============
[03/10 22:09:47   3470] (I)       Level2 Grid: 51 x 51
[03/10 22:09:47   3470] (I)       Phase 1c runs 0.00 seconds
[03/10 22:09:47   3470] (I)       Usage: 22397 = (8983 H, 13414 V) = (1.65% H, 3.28% V) = (1.617e+04um H, 2.415e+04um V)
[03/10 22:09:47   3470] (I)       
[03/10 22:09:47   3470] (I)       ============  Phase 1d Route ============
[03/10 22:09:47   3470] (I)       Phase 1d runs 0.00 seconds
[03/10 22:09:47   3470] (I)       Usage: 22397 = (8983 H, 13414 V) = (1.65% H, 3.28% V) = (1.617e+04um H, 2.415e+04um V)
[03/10 22:09:47   3470] (I)       
[03/10 22:09:47   3470] (I)       ============  Phase 1e Route ============
[03/10 22:09:47   3470] (I)       Phase 1e runs 0.00 seconds
[03/10 22:09:47   3470] (I)       Usage: 22397 = (8983 H, 13414 V) = (1.65% H, 3.28% V) = (1.617e+04um H, 2.415e+04um V)
[03/10 22:09:47   3470] (I)       
[03/10 22:09:47   3470] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 4.698000e+02um
[03/10 22:09:47   3470] [NR-eagl] 
[03/10 22:09:47   3470] (I)       dpBasedLA: time=0.00  totalOF=2525  totalVia=614  totalWL=261  total(Via+WL)=875 
[03/10 22:09:47   3470] (I)       total 2D Cap : 2898662 = (1268475 H, 1630187 V)
[03/10 22:09:47   3470] [NR-eagl] Layer group 3: route 32016 net(s) in layer range [2, 8]
[03/10 22:09:47   3470] (I)       ============  Phase 1a Route ============
[03/10 22:09:47   3470] (I)       Phase 1a runs 0.07 seconds
[03/10 22:09:47   3470] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/10 22:09:47   3470] (I)       Usage: 281846 = (135967 H, 145879 V) = (10.72% H, 8.95% V) = (2.447e+05um H, 2.626e+05um V)
[03/10 22:09:47   3470] (I)       
[03/10 22:09:47   3470] (I)       ============  Phase 1b Route ============
[03/10 22:09:47   3470] (I)       Phase 1b runs 0.01 seconds
[03/10 22:09:47   3470] (I)       Usage: 281897 = (136004 H, 145893 V) = (10.72% H, 8.95% V) = (2.448e+05um H, 2.626e+05um V)
[03/10 22:09:47   3470] (I)       
[03/10 22:09:47   3470] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.21% V. EstWL: 4.671000e+05um
[03/10 22:09:47   3470] (I)       ============  Phase 1c Route ============
[03/10 22:09:47   3470] (I)       Level2 Grid: 51 x 51
[03/10 22:09:47   3470] (I)       Phase 1c runs 0.01 seconds
[03/10 22:09:47   3470] (I)       Usage: 281897 = (136004 H, 145893 V) = (10.72% H, 8.95% V) = (2.448e+05um H, 2.626e+05um V)
[03/10 22:09:47   3470] (I)       
[03/10 22:09:47   3470] (I)       ============  Phase 1d Route ============
[03/10 22:09:47   3470] (I)       Phase 1d runs 0.02 seconds
[03/10 22:09:47   3470] (I)       Usage: 281908 = (136005 H, 145903 V) = (10.72% H, 8.95% V) = (2.448e+05um H, 2.626e+05um V)
[03/10 22:09:47   3470] (I)       
[03/10 22:09:47   3470] (I)       ============  Phase 1e Route ============
[03/10 22:09:47   3470] (I)       Phase 1e runs 0.00 seconds
[03/10 22:09:47   3470] (I)       Usage: 281908 = (136005 H, 145903 V) = (10.72% H, 8.95% V) = (2.448e+05um H, 2.626e+05um V)
[03/10 22:09:47   3470] (I)       
[03/10 22:09:47   3470] [NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.21% V. EstWL: 4.671198e+05um
[03/10 22:09:47   3470] [NR-eagl] 
[03/10 22:09:47   3470] (I)       dpBasedLA: time=0.07  totalOF=8927  totalVia=192372  totalWL=259508  total(Via+WL)=451880 
[03/10 22:09:47   3470] (I)       ============  Phase 1l Route ============
[03/10 22:09:47   3470] (I)       Total Global Routing Runtime: 0.36 seconds
[03/10 22:09:47   3470] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 22:09:47   3470] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/10 22:09:47   3470] (I)       
[03/10 22:09:47   3470] (I)       ============= track Assignment ============
[03/10 22:09:47   3470] (I)       extract Global 3D Wires
[03/10 22:09:47   3470] (I)       Extract Global WL : time=0.01
[03/10 22:09:47   3470] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 22:09:47   3470] (I)       Initialization real time=0.01 seconds
[03/10 22:09:47   3470] (I)       Kernel real time=0.31 seconds
[03/10 22:09:47   3470] (I)       End Greedy Track Assignment
[03/10 22:09:47   3470] [NR-eagl] Layer1(M1)(F) length: 1.100000e+01um, number of vias: 107725
[03/10 22:09:47   3470] [NR-eagl] Layer2(M2)(V) length: 1.511063e+05um, number of vias: 141819
[03/10 22:09:47   3470] [NR-eagl] Layer3(M3)(H) length: 1.937068e+05um, number of vias: 20328
[03/10 22:09:47   3470] [NR-eagl] Layer4(M4)(V) length: 7.941394e+04um, number of vias: 10103
[03/10 22:09:47   3470] [NR-eagl] Layer5(M5)(H) length: 5.681160e+04um, number of vias: 6608
[03/10 22:09:47   3470] [NR-eagl] Layer6(M6)(V) length: 3.129258e+04um, number of vias: 3567
[03/10 22:09:47   3470] [NR-eagl] Layer7(M7)(H) length: 1.647100e+04um, number of vias: 3924
[03/10 22:09:47   3470] [NR-eagl] Layer8(M8)(V) length: 2.471549e+04um, number of vias: 0
[03/10 22:09:47   3470] [NR-eagl] Total length: 5.535288e+05um, number of vias: 294074
[03/10 22:09:48   3471] [NR-eagl] End Peak syMemory usage = 1454.9 MB
[03/10 22:09:48   3471] [NR-eagl] Early Global Router Kernel+IO runtime : 1.47 seconds
[03/10 22:09:48   3471] Extraction called for design 'core' of instances=56686 and nets=32823 using extraction engine 'preRoute' .
[03/10 22:09:48   3471] PreRoute RC Extraction called for design core.
[03/10 22:09:48   3471] RC Extraction called in multi-corner(2) mode.
[03/10 22:09:48   3471] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 22:09:48   3471] RCMode: PreRoute
[03/10 22:09:48   3471]       RC Corner Indexes            0       1   
[03/10 22:09:48   3471] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 22:09:48   3471] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 22:09:48   3471] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 22:09:48   3471] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 22:09:48   3471] Shrink Factor                : 1.00000
[03/10 22:09:48   3471] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 22:09:48   3471] Using capacitance table file ...
[03/10 22:09:48   3471] Updating RC grid for preRoute extraction ...
[03/10 22:09:48   3471] Initializing multi-corner capacitance tables ... 
[03/10 22:09:48   3471] Initializing multi-corner resistance tables ...
[03/10 22:09:48   3471] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1449.652M)
[03/10 22:09:49   3472] Compute RC Scale Done ...
[03/10 22:09:49   3472] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 22:09:49   3472] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 22:09:49   3472] 
[03/10 22:09:49   3472] ** np local hotspot detection info verbose **
[03/10 22:09:49   3472] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 22:09:49   3472] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/10 22:09:49   3472] 
[03/10 22:09:49   3472] #################################################################################
[03/10 22:09:49   3472] # Design Stage: PreRoute
[03/10 22:09:49   3472] # Design Name: core
[03/10 22:09:49   3472] # Design Mode: 65nm
[03/10 22:09:49   3472] # Analysis Mode: MMMC Non-OCV 
[03/10 22:09:49   3472] # Parasitics Mode: No SPEF/RCDB
[03/10 22:09:49   3472] # Signoff Settings: SI Off 
[03/10 22:09:49   3472] #################################################################################
[03/10 22:09:50   3473] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:09:50   3473] Calculate delays in BcWc mode...
[03/10 22:09:50   3473] Topological Sorting (CPU = 0:00:00.1, MEM = 1504.9M, InitMEM = 1504.9M)
[03/10 22:09:54   3477] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 22:09:54   3477] End delay calculation. (MEM=1540.62 CPU=0:00:03.7 REAL=0:00:03.0)
[03/10 22:09:54   3477] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1540.6M) ***
[03/10 22:09:55   3478] Begin: GigaOpt postEco DRV Optimization
[03/10 22:09:55   3478] Info: 92 nets with fixed/cover wires excluded.
[03/10 22:09:55   3478] Info: 204 clock nets excluded from IPO operation.
[03/10 22:09:55   3478] PhyDesignGrid: maxLocalDensity 0.98
[03/10 22:09:55   3478] #spOpts: N=65 mergeVia=F 
[03/10 22:09:55   3478] Core basic site is core
[03/10 22:09:55   3478] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 22:09:59   3482] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 22:09:59   3482] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/10 22:09:59   3482] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 22:09:59   3482] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/10 22:09:59   3482] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 22:09:59   3482] DEBUG: @coeDRVCandCache::init.
[03/10 22:09:59   3482] Info: violation cost 5.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[03/10 22:09:59   3482] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.36 |          0|          0|          0|  99.16  |            |           |
[03/10 22:09:59   3482] Info: violation cost 5.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[03/10 22:09:59   3482] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.36 |          0|          0|          0|  99.16  |   0:00:00.0|    1616.9M|
[03/10 22:09:59   3482] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 22:09:59   3482] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:09:59   3482] Layer 3 has 204 constrained nets 
[03/10 22:09:59   3482] Layer 7 has 252 constrained nets 
[03/10 22:09:59   3482] **** End NDR-Layer Usage Statistics ****
[03/10 22:09:59   3482] 
[03/10 22:09:59   3482] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1616.9M) ***
[03/10 22:09:59   3482] 
[03/10 22:09:59   3482] DEBUG: @coeDRVCandCache::cleanup.
[03/10 22:09:59   3482] End: GigaOpt postEco DRV Optimization
[03/10 22:09:59   3482] GigaOpt: WNS changes after routing: -0.311 -> -0.310 (bump = -0.001)
[03/10 22:09:59   3482] Begin: GigaOpt postEco optimization
[03/10 22:09:59   3482] Info: 92 nets with fixed/cover wires excluded.
[03/10 22:09:59   3482] Info: 204 clock nets excluded from IPO operation.
[03/10 22:09:59   3482] PhyDesignGrid: maxLocalDensity 1.00
[03/10 22:09:59   3482] #spOpts: N=65 mergeVia=F 
[03/10 22:10:02   3485] *info: 204 clock nets excluded
[03/10 22:10:02   3485] *info: 2 special nets excluded.
[03/10 22:10:02   3485] *info: 258 no-driver nets excluded.
[03/10 22:10:02   3485] *info: 92 nets with fixed/cover wires excluded.
[03/10 22:10:03   3486] ** GigaOpt Optimizer WNS Slack -0.359 TNS Slack -316.032 Density 99.16
[03/10 22:10:03   3486] Optimizer WNS Pass 0
[03/10 22:10:03   3486] Active Path Group: reg2reg  
[03/10 22:10:03   3486] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:03   3486] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:10:03   3486] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:03   3486] |  -0.305|   -0.359|-283.087| -316.032|    99.16%|   0:00:00.0| 1632.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/10 22:10:03   3486] |  -0.294|   -0.359|-282.333| -315.278|    99.16%|   0:00:00.0| 1632.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/10 22:10:03   3487] |  -0.289|   -0.359|-281.983| -314.928|    99.16%|   0:00:00.0| 1632.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/10 22:10:05   3488] |  -0.289|   -0.359|-281.595| -314.540|    99.15%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/10 22:10:05   3488] |  -0.289|   -0.359|-281.595| -314.540|    99.15%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/10 22:10:05   3488] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:05   3488] 
[03/10 22:10:05   3488] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1619.2M) ***
[03/10 22:10:05   3488] Active Path Group: default 
[03/10 22:10:05   3488] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:05   3488] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:10:05   3488] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:05   3488] |  -0.359|   -0.359| -32.945| -314.540|    99.15%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[48]                                        |
[03/10 22:10:05   3488] |  -0.349|   -0.349| -32.887| -314.482|    99.15%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[72]                                        |
[03/10 22:10:05   3488] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:05   3488] 
[03/10 22:10:05   3488] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1619.2M) ***
[03/10 22:10:05   3488] 
[03/10 22:10:05   3488] *** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1619.2M) ***
[03/10 22:10:05   3488] ** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -314.482 Density 99.15
[03/10 22:10:05   3488] *** Starting refinePlace (0:58:09 mem=1619.2M) ***
[03/10 22:10:05   3488] Total net bbox length = 4.596e+05 (2.197e+05 2.399e+05) (ext = 1.986e+04)
[03/10 22:10:05   3488] Starting refinePlace ...
[03/10 22:10:05   3488] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/10 22:10:05   3488] Type 'man IMPSP-2002' for more detail.
[03/10 22:10:05   3488] Total net bbox length = 4.596e+05 (2.197e+05 2.399e+05) (ext = 1.986e+04)
[03/10 22:10:05   3488] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1619.2MB
[03/10 22:10:05   3488] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1619.2MB) @(0:58:09 - 0:58:09).
[03/10 22:10:05   3488] *** Finished refinePlace (0:58:09 mem=1619.2M) ***
[03/10 22:10:05   3488] Finished re-routing un-routed nets (0:00:00.0 1619.2M)
[03/10 22:10:05   3488] 
[03/10 22:10:05   3489] 
[03/10 22:10:05   3489] Density : 0.9915
[03/10 22:10:05   3489] Max route overflow : 0.0000
[03/10 22:10:05   3489] 
[03/10 22:10:05   3489] 
[03/10 22:10:05   3489] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=1619.2M) ***
[03/10 22:10:06   3489] ** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -314.482 Density 99.15
[03/10 22:10:06   3489] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:10:06   3489] Layer 3 has 204 constrained nets 
[03/10 22:10:06   3489] Layer 7 has 252 constrained nets 
[03/10 22:10:06   3489] **** End NDR-Layer Usage Statistics ****
[03/10 22:10:06   3489] 
[03/10 22:10:06   3489] *** Finish post-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:04.0 mem=1619.2M) ***
[03/10 22:10:06   3489] 
[03/10 22:10:06   3489] End: GigaOpt postEco optimization
[03/10 22:10:06   3489] GigaOpt: WNS changes after postEco optimization: -0.311 -> -0.295 (bump = -0.016)
[03/10 22:10:06   3489] GigaOpt: Skipping nonLegal postEco optimization
[03/10 22:10:06   3489] Design TNS changes after trial route: -308.795 -> -314.382
[03/10 22:10:06   3489] Begin: GigaOpt TNS recovery
[03/10 22:10:06   3489] Info: 92 nets with fixed/cover wires excluded.
[03/10 22:10:06   3489] Info: 204 clock nets excluded from IPO operation.
[03/10 22:10:06   3489] PhyDesignGrid: maxLocalDensity 1.00
[03/10 22:10:06   3489] #spOpts: N=65 
[03/10 22:10:08   3492] *info: 204 clock nets excluded
[03/10 22:10:08   3492] *info: 2 special nets excluded.
[03/10 22:10:08   3492] *info: 258 no-driver nets excluded.
[03/10 22:10:08   3492] *info: 92 nets with fixed/cover wires excluded.
[03/10 22:10:09   3493] ** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -314.482 Density 99.15
[03/10 22:10:09   3493] Optimizer TNS Opt
[03/10 22:10:09   3493] Active Path Group: reg2reg  
[03/10 22:10:10   3493] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:10   3493] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:10:10   3493] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:10   3493] |  -0.289|   -0.349|-281.595| -314.482|    99.15%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/10 22:10:11   3494] |  -0.289|   -0.349|-278.426| -311.313|    99.15%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/10 22:10:12   3495] |  -0.289|   -0.349|-277.857| -310.744|    99.16%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 22:10:12   3495] |  -0.289|   -0.349|-277.844| -310.731|    99.16%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/10 22:10:13   3496] |  -0.289|   -0.349|-277.034| -309.922|    99.16%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
[03/10 22:10:14   3497] |  -0.289|   -0.349|-274.261| -307.148|    99.16%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_10_/D   |
[03/10 22:10:14   3498] |  -0.289|   -0.349|-274.066| -306.953|    99.16%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/10 22:10:16   3499] |  -0.289|   -0.349|-263.816| -296.703|    99.17%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_12_/D   |
[03/10 22:10:16   3499] |  -0.289|   -0.349|-263.801| -296.688|    99.17%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_12_/D   |
[03/10 22:10:16   3500] |  -0.289|   -0.349|-263.574| -296.461|    99.17%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/10 22:10:17   3500] |  -0.289|   -0.349|-262.711| -295.598|    99.17%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/10 22:10:18   3501] |  -0.289|   -0.349|-256.983| -289.870|    99.18%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_16_/D   |
[03/10 22:10:18   3501] |  -0.289|   -0.349|-256.948| -289.835|    99.18%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_16_/D   |
[03/10 22:10:18   3501] |  -0.289|   -0.349|-255.322| -288.209|    99.18%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_16_/D   |
[03/10 22:10:19   3502] |  -0.289|   -0.349|-254.359| -287.246|    99.18%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/10 22:10:19   3502] |        |         |        |         |          |            |        |          |         | eg_30_/D                                           |
[03/10 22:10:20   3503] |  -0.289|   -0.349|-253.749| -286.636|    99.19%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/10 22:10:20   3503] |        |         |        |         |          |            |        |          |         | _reg_36_/D                                         |
[03/10 22:10:22   3505] |  -0.289|   -0.349|-251.789| -284.676|    99.20%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/10 22:10:22   3505] |        |         |        |         |          |            |        |          |         | eg_43_/D                                           |
[03/10 22:10:23   3506] |  -0.289|   -0.349|-249.609| -282.496|    99.21%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/10 22:10:23   3506] |        |         |        |         |          |            |        |          |         | eg_6_/D                                            |
[03/10 22:10:23   3506] |  -0.289|   -0.349|-249.441| -282.328|    99.21%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/10 22:10:23   3506] |        |         |        |         |          |            |        |          |         | eg_6_/D                                            |
[03/10 22:10:25   3508] |  -0.289|   -0.349|-246.351| -279.238|    99.22%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/10 22:10:25   3508] |        |         |        |         |          |            |        |          |         | _reg_20_/D                                         |
[03/10 22:10:27   3510] |  -0.289|   -0.349|-239.474| -272.361|    99.23%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/10 22:10:27   3511] |  -0.289|   -0.349|-239.388| -272.275|    99.23%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/10 22:10:29   3512] |  -0.289|   -0.349|-237.417| -270.304|    99.24%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/10 22:10:29   3512] |        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
[03/10 22:10:29   3512] |  -0.289|   -0.349|-237.092| -269.979|    99.24%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/10 22:10:29   3512] |        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
[03/10 22:10:29   3513] |  -0.289|   -0.349|-237.092| -269.979|    99.24%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/10 22:10:29   3513] |        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
[03/10 22:10:31   3515] |  -0.289|   -0.349|-234.471| -267.358|    99.25%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/10 22:10:31   3515] |        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
[03/10 22:10:32   3515] |  -0.289|   -0.349|-234.346| -267.233|    99.25%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/10 22:10:32   3515] |        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
[03/10 22:10:32   3515] |  -0.289|   -0.349|-234.320| -267.207|    99.25%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/10 22:10:32   3515] |        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
[03/10 22:10:33   3516] |  -0.289|   -0.349|-233.133| -266.020|    99.26%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/10 22:10:33   3516] |        |         |        |         |          |            |        |          |         | eg_20_/D                                           |
[03/10 22:10:33   3516] |  -0.289|   -0.349|-233.085| -265.972|    99.26%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/10 22:10:33   3516] |        |         |        |         |          |            |        |          |         | eg_20_/D                                           |
[03/10 22:10:34   3517] |  -0.289|   -0.349|-230.516| -263.403|    99.26%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/10 22:10:34   3517] |        |         |        |         |          |            |        |          |         | eg_38_/D                                           |
[03/10 22:10:36   3519] |  -0.289|   -0.349|-226.298| -259.185|    99.27%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_/D   |
[03/10 22:10:36   3519] |  -0.289|   -0.349|-226.149| -259.036|    99.27%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_/D   |
[03/10 22:10:37   3520] |  -0.289|   -0.349|-224.954| -257.841|    99.28%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/10 22:10:37   3520] |        |         |        |         |          |            |        |          |         | eg_7_/D                                            |
[03/10 22:10:37   3520] |  -0.289|   -0.349|-224.911| -257.798|    99.28%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/10 22:10:37   3520] |        |         |        |         |          |            |        |          |         | eg_7_/D                                            |
[03/10 22:10:38   3521] |  -0.289|   -0.349|-223.114| -256.001|    99.28%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
[03/10 22:10:39   3523] |  -0.289|   -0.349|-221.462| -254.348|    99.29%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/10 22:10:39   3523] |        |         |        |         |          |            |        |          |         | eg_43_/D                                           |
[03/10 22:10:40   3523] |  -0.289|   -0.349|-221.347| -254.234|    99.29%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/10 22:10:40   3523] |        |         |        |         |          |            |        |          |         | eg_43_/D                                           |
[03/10 22:10:40   3523] |  -0.289|   -0.349|-221.224| -254.111|    99.29%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/10 22:10:40   3523] |        |         |        |         |          |            |        |          |         | eg_43_/D                                           |
[03/10 22:10:40   3523] |  -0.289|   -0.349|-221.193| -254.080|    99.29%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/10 22:10:40   3523] |        |         |        |         |          |            |        |          |         | eg_43_/D                                           |
[03/10 22:10:41   3524] |  -0.289|   -0.349|-219.233| -252.120|    99.30%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/10 22:10:41   3524] |        |         |        |         |          |            |        |          |         | _reg_30_/D                                         |
[03/10 22:10:42   3525] |  -0.289|   -0.349|-218.657| -251.544|    99.30%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_5_/D    |
[03/10 22:10:42   3525] |  -0.289|   -0.349|-218.635| -251.522|    99.30%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_5_/D    |
[03/10 22:10:43   3526] |  -0.289|   -0.349|-218.511| -251.398|    99.30%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_7_/D    |
[03/10 22:10:43   3526] |  -0.289|   -0.349|-218.502| -251.389|    99.30%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_7_/D    |
[03/10 22:10:44   3527] |  -0.289|   -0.349|-218.441| -251.328|    99.31%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/10 22:10:44   3527] |        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
[03/10 22:10:44   3528] |  -0.289|   -0.349|-218.440| -251.327|    99.31%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/10 22:10:44   3528] |        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
[03/10 22:10:45   3528] |  -0.289|   -0.349|-218.435| -251.322|    99.31%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/10 22:10:45   3528] |        |         |        |         |          |            |        |          |         | _reg_9_/D                                          |
[03/10 22:10:45   3528] |  -0.289|   -0.349|-218.435| -251.322|    99.31%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/10 22:10:45   3528] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:45   3528] 
[03/10 22:10:45   3528] *** Finish Core Optimize Step (cpu=0:00:35.2 real=0:00:36.0 mem=1619.2M) ***
[03/10 22:10:45   3528] Active Path Group: default 
[03/10 22:10:45   3528] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:45   3528] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:10:45   3528] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:45   3528] |  -0.349|   -0.349| -32.887| -251.322|    99.31%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[72]                                        |
[03/10 22:10:45   3528] |  -0.349|   -0.349| -32.127| -250.561|    99.32%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[26]                                        |
[03/10 22:10:45   3528] |  -0.349|   -0.349| -32.074| -250.508|    99.32%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[50]                                        |
[03/10 22:10:45   3528] |  -0.349|   -0.349| -31.963| -250.397|    99.32%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[49]                                        |
[03/10 22:10:45   3528] |  -0.349|   -0.349| -31.839| -250.274|    99.32%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[24]                                        |
[03/10 22:10:45   3528] |  -0.349|   -0.349| -31.601| -250.036|    99.32%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[62]                                        |
[03/10 22:10:45   3528] |  -0.349|   -0.349| -31.469| -249.903|    99.32%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[123]                                       |
[03/10 22:10:45   3528] |  -0.349|   -0.349| -31.258| -249.693|    99.33%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[95]                                        |
[03/10 22:10:45   3528] |  -0.349|   -0.349| -30.994| -249.429|    99.33%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[14]                                        |
[03/10 22:10:45   3528] |  -0.349|   -0.349| -30.874| -249.309|    99.33%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[75]                                        |
[03/10 22:10:45   3528] |  -0.349|   -0.349| -30.644| -249.079|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[117]                                       |
[03/10 22:10:45   3529] |  -0.349|   -0.349| -30.524| -248.958|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[152]                                       |
[03/10 22:10:45   3529] |  -0.349|   -0.349| -30.359| -248.794|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[134]                                       |
[03/10 22:10:45   3529] |  -0.349|   -0.349| -30.307| -248.741|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[109]                                       |
[03/10 22:10:45   3529] |  -0.349|   -0.349| -30.279| -248.714|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[128]                                       |
[03/10 22:10:45   3529] |  -0.349|   -0.349| -30.241| -248.675|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[74]                                        |
[03/10 22:10:45   3529] |  -0.349|   -0.349| -30.241| -248.675|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[72]                                        |
[03/10 22:10:45   3529] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:45   3529] 
[03/10 22:10:45   3529] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=1619.2M) ***
[03/10 22:10:45   3529] 
[03/10 22:10:45   3529] *** Finished Optimize Step Cumulative (cpu=0:00:35.9 real=0:00:36.0 mem=1619.2M) ***
[03/10 22:10:45   3529] ** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -248.675 Density 99.34
[03/10 22:10:46   3529] *** Starting refinePlace (0:58:49 mem=1619.2M) ***
[03/10 22:10:46   3529] Total net bbox length = 4.601e+05 (2.199e+05 2.402e+05) (ext = 1.989e+04)
[03/10 22:10:46   3529] Starting refinePlace ...
[03/10 22:10:46   3529] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/10 22:10:46   3529] Type 'man IMPSP-2002' for more detail.
[03/10 22:10:46   3529] Total net bbox length = 4.601e+05 (2.199e+05 2.402e+05) (ext = 1.989e+04)
[03/10 22:10:46   3529] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1619.2MB
[03/10 22:10:46   3529] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1619.2MB) @(0:58:49 - 0:58:50).
[03/10 22:10:46   3529] *** Finished refinePlace (0:58:50 mem=1619.2M) ***
[03/10 22:10:46   3529] Finished re-routing un-routed nets (0:00:00.0 1619.2M)
[03/10 22:10:46   3529] 
[03/10 22:10:46   3529] 
[03/10 22:10:46   3529] Density : 0.9934
[03/10 22:10:46   3529] Max route overflow : 0.0000
[03/10 22:10:46   3529] 
[03/10 22:10:46   3529] 
[03/10 22:10:46   3529] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1619.2M) ***
[03/10 22:10:46   3530] ** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -248.675 Density 99.34
[03/10 22:10:46   3530] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:10:46   3530] Layer 3 has 204 constrained nets 
[03/10 22:10:46   3530] Layer 7 has 252 constrained nets 
[03/10 22:10:46   3530] **** End NDR-Layer Usage Statistics ****
[03/10 22:10:46   3530] 
[03/10 22:10:46   3530] *** Finish post-CTS Setup Fixing (cpu=0:00:37.2 real=0:00:37.0 mem=1619.2M) ***
[03/10 22:10:46   3530] 
[03/10 22:10:46   3530] End: GigaOpt TNS recovery
[03/10 22:10:46   3530] *** Steiner Routed Nets: 0.178%; Threshold: 100; Threshold for Hold: 100
[03/10 22:10:46   3530] Re-routed 0 nets
[03/10 22:10:46   3530] Begin: GigaOpt Optimization in post-eco TNS mode
[03/10 22:10:46   3530] Info: 92 nets with fixed/cover wires excluded.
[03/10 22:10:46   3530] Info: 204 clock nets excluded from IPO operation.
[03/10 22:10:46   3530] PhyDesignGrid: maxLocalDensity 1.00
[03/10 22:10:46   3530] #spOpts: N=65 
[03/10 22:10:49   3532] *info: 204 clock nets excluded
[03/10 22:10:49   3532] *info: 2 special nets excluded.
[03/10 22:10:49   3532] *info: 258 no-driver nets excluded.
[03/10 22:10:49   3532] *info: 92 nets with fixed/cover wires excluded.
[03/10 22:10:50   3533] ** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -248.675 Density 99.34
[03/10 22:10:50   3533] Optimizer TNS Opt
[03/10 22:10:50   3533] Active Path Group: reg2reg  
[03/10 22:10:50   3533] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:50   3533] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:10:50   3533] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:50   3533] |  -0.289|   -0.349|-218.435| -248.675|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/10 22:10:52   3535] |  -0.289|   -0.349|-218.435| -248.675|    99.34%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/10 22:10:52   3535] |        |         |        |         |          |            |        |          |         | _reg_17_/D                                         |
[03/10 22:10:52   3536] |  -0.289|   -0.349|-218.435| -248.675|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/10 22:10:52   3536] |        |         |        |         |          |            |        |          |         | eg_60_/D                                           |
[03/10 22:10:53   3536] |  -0.289|   -0.349|-218.435| -248.675|    99.34%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/10 22:10:53   3536] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:53   3536] 
[03/10 22:10:53   3536] *** Finish Core Optimize Step (cpu=0:00:02.8 real=0:00:03.0 mem=1619.2M) ***
[03/10 22:10:53   3536] Active Path Group: default 
[03/10 22:10:53   3536] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:53   3536] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:10:53   3536] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:53   3536] |  -0.349|   -0.349| -30.241| -248.675|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[72]                                        |
[03/10 22:10:53   3536] |  -0.349|   -0.349| -30.241| -248.675|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[116]                                       |
[03/10 22:10:53   3536] |  -0.349|   -0.349| -30.241| -248.675|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[38]                                        |
[03/10 22:10:53   3536] |  -0.349|   -0.349| -30.241| -248.675|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[72]                                        |
[03/10 22:10:53   3536] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:10:53   3536] 
[03/10 22:10:53   3536] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1619.2M) ***
[03/10 22:10:53   3536] 
[03/10 22:10:53   3536] *** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=1619.2M) ***
[03/10 22:10:53   3536] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:10:53   3536] Layer 3 has 204 constrained nets 
[03/10 22:10:53   3536] Layer 7 has 252 constrained nets 
[03/10 22:10:53   3536] **** End NDR-Layer Usage Statistics ****
[03/10 22:10:53   3536] 
[03/10 22:10:53   3536] *** Finish post-CTS Setup Fixing (cpu=0:00:03.4 real=0:00:04.0 mem=1619.2M) ***
[03/10 22:10:53   3536] 
[03/10 22:10:53   3536] End: GigaOpt Optimization in post-eco TNS mode
[03/10 22:10:53   3536] **optDesign ... cpu = 0:05:40, real = 0:05:39, mem = 1468.3M, totSessionCpu=0:58:57 **
[03/10 22:10:53   3536] ** Profile ** Start :  cpu=0:00:00.0, mem=1468.3M
[03/10 22:10:53   3537] ** Profile ** Other data :  cpu=0:00:00.1, mem=1468.3M
[03/10 22:10:53   3537] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1476.3M
[03/10 22:10:54   3537] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1476.3M
[03/10 22:10:54   3537] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.289  | -0.349  |
|           TNS (ns):|-248.674 |-218.434 | -30.241 |
|    Violating Paths:|  1885   |  1725   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.417%
       (99.339% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1476.3M
[03/10 22:10:54   3537] Info: 92 nets with fixed/cover wires excluded.
[03/10 22:10:54   3537] Info: 204 clock nets excluded from IPO operation.
[03/10 22:10:54   3537] 
[03/10 22:10:54   3537] Begin Power Analysis
[03/10 22:10:54   3537] 
[03/10 22:10:54   3537]     0.00V	    VSS
[03/10 22:10:54   3537]     0.90V	    VDD
[03/10 22:10:54   3538] Begin Processing Timing Library for Power Calculation
[03/10 22:10:54   3538] 
[03/10 22:10:54   3538] Begin Processing Timing Library for Power Calculation
[03/10 22:10:54   3538] 
[03/10 22:10:54   3538] 
[03/10 22:10:54   3538] 
[03/10 22:10:54   3538] Begin Processing Power Net/Grid for Power Calculation
[03/10 22:10:54   3538] 
[03/10 22:10:54   3538] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.58MB/1239.58MB)
[03/10 22:10:54   3538] 
[03/10 22:10:54   3538] Begin Processing Timing Window Data for Power Calculation
[03/10 22:10:54   3538] 
[03/10 22:10:54   3538] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.58MB/1239.58MB)
[03/10 22:10:54   3538] 
[03/10 22:10:54   3538] Begin Processing User Attributes
[03/10 22:10:54   3538] 
[03/10 22:10:54   3538] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.58MB/1239.58MB)
[03/10 22:10:54   3538] 
[03/10 22:10:54   3538] Begin Processing Signal Activity
[03/10 22:10:54   3538] 
[03/10 22:10:56   3539] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1242.32MB/1242.32MB)
[03/10 22:10:56   3539] 
[03/10 22:10:56   3539] Begin Power Computation
[03/10 22:10:56   3539] 
[03/10 22:10:56   3539]       ----------------------------------------------------------
[03/10 22:10:56   3539]       # of cell(s) missing both power/leakage table: 0
[03/10 22:10:56   3539]       # of cell(s) missing power table: 0
[03/10 22:10:56   3539]       # of cell(s) missing leakage table: 0
[03/10 22:10:56   3539]       # of MSMV cell(s) missing power_level: 0
[03/10 22:10:56   3539]       ----------------------------------------------------------
[03/10 22:10:56   3539] 
[03/10 22:10:56   3539] 
[03/10 22:11:00   3543] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1242.32MB/1242.32MB)
[03/10 22:11:00   3543] 
[03/10 22:11:00   3543] Begin Processing User Attributes
[03/10 22:11:00   3543] 
[03/10 22:11:00   3543] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1242.32MB/1242.32MB)
[03/10 22:11:00   3543] 
[03/10 22:11:00   3543] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1242.32MB/1242.32MB)
[03/10 22:11:00   3543] 
[03/10 22:11:01   3544]   Timing Snapshot: (REF)
[03/10 22:11:01   3544]      Weighted WNS: -0.295
[03/10 22:11:01   3544]       All  PG WNS: -0.349
[03/10 22:11:01   3544]       High PG WNS: -0.289
[03/10 22:11:01   3544]       All  PG TNS: -248.675
[03/10 22:11:01   3544]       High PG TNS: -218.435
[03/10 22:11:01   3544]          Tran DRV: 0
[03/10 22:11:01   3544]           Cap DRV: 0
[03/10 22:11:01   3544]        Fanout DRV: 0
[03/10 22:11:01   3544]            Glitch: 0
[03/10 22:11:01   3544]    Category Slack: { [L, -0.349] [H, -0.289] }
[03/10 22:11:01   3544] 
[03/10 22:11:01   3544] Begin: Power Optimization
[03/10 22:11:01   3544] PhyDesignGrid: maxLocalDensity 0.98
[03/10 22:11:01   3544] #spOpts: N=65 mergeVia=F 
[03/10 22:11:02   3546] Reclaim Optimization WNS Slack -0.349  TNS Slack -248.675 Density 99.34
[03/10 22:11:02   3546] +----------+---------+--------+--------+------------+--------+
[03/10 22:11:02   3546] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 22:11:02   3546] +----------+---------+--------+--------+------------+--------+
[03/10 22:11:02   3546] |    99.34%|        -|  -0.349|-248.675|   0:00:00.0| 1625.2M|
[03/10 22:11:06   3549] |    99.34%|        0|  -0.349|-248.675|   0:00:04.0| 1625.2M|
[03/10 22:11:18   3562] |    99.34%|        0|  -0.349|-248.675|   0:00:12.0| 1625.2M|
[03/10 22:11:40   3583] |    99.28%|       66|  -0.349|-248.686|   0:00:22.0| 1619.2M|
[03/10 22:11:40   3584] |    99.28%|        2|  -0.349|-248.686|   0:00:00.0| 1619.2M|
[03/10 22:11:55   3598] |    98.88%|     1746|  -0.349|-247.698|   0:00:15.0| 1622.2M|
[03/10 22:11:55   3598] +----------+---------+--------+--------+------------+--------+
[03/10 22:11:55   3598] Reclaim Optimization End WNS Slack -0.349  TNS Slack -247.698 Density 98.88
[03/10 22:11:55   3598] 
[03/10 22:11:55   3598] ** Summary: Restruct = 68 Buffer Deletion = 0 Declone = 0 Resize = 1766 **
[03/10 22:11:55   3598] --------------------------------------------------------------
[03/10 22:11:55   3598] |                                   | Total     | Sequential |
[03/10 22:11:55   3598] --------------------------------------------------------------
[03/10 22:11:55   3598] | Num insts resized                 |    1297  |       0    |
[03/10 22:11:55   3598] | Num insts undone                  |      20  |       0    |
[03/10 22:11:55   3598] | Num insts Downsized               |     469  |       0    |
[03/10 22:11:55   3598] | Num insts Samesized               |     828  |       0    |
[03/10 22:11:55   3598] | Num insts Upsized                 |       0  |       0    |
[03/10 22:11:55   3598] | Num multiple commits+uncommits    |     429  |       -    |
[03/10 22:11:55   3598] --------------------------------------------------------------
[03/10 22:11:55   3598] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:11:55   3598] Layer 3 has 204 constrained nets 
[03/10 22:11:55   3598] Layer 7 has 252 constrained nets 
[03/10 22:11:55   3598] **** End NDR-Layer Usage Statistics ****
[03/10 22:11:55   3598] ** Finished Core Power Optimization (cpu = 0:00:54.2) (real = 0:00:54.0) **
[03/10 22:11:55   3599] Executing incremental physical updates
[03/10 22:11:55   3599] #spOpts: N=65 mergeVia=F 
[03/10 22:11:55   3599] *** Starting refinePlace (0:59:59 mem=1587.8M) ***
[03/10 22:11:55   3599] Total net bbox length = 4.600e+05 (2.198e+05 2.402e+05) (ext = 1.989e+04)
[03/10 22:11:55   3599] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/10 22:11:55   3599] Density distribution unevenness ratio = 2.013%
[03/10 22:11:55   3599] RPlace IncrNP: Rollback Lev = -3
[03/10 22:11:55   3599] RPlace: Density =1.152222, incremental np is triggered.
[03/10 22:11:55   3599] nrCritNet: 1.97% ( 641 / 32465 ) cutoffSlk: -265.2ps stdDelay: 14.2ps
[03/10 22:12:06   3609] default core: bins with density >  0.75 = 99.5 % ( 622 / 625 )
[03/10 22:12:06   3609] Density distribution unevenness ratio = 2.405%
[03/10 22:12:06   3609] RPlace postIncrNP: Density = 1.152222 -> 1.185556.
[03/10 22:12:06   3609] RPlace postIncrNP Info: Density distribution changes:
[03/10 22:12:06   3609] [1.10+      ] :	 8 (1.28%) -> 22 (3.52%)
[03/10 22:12:06   3609] [1.05 - 1.10] :	 56 (8.96%) -> 68 (10.88%)
[03/10 22:12:06   3609] [1.00 - 1.05] :	 177 (28.32%) -> 149 (23.84%)
[03/10 22:12:06   3609] [0.95 - 1.00] :	 228 (36.48%) -> 219 (35.04%)
[03/10 22:12:06   3609] [0.90 - 0.95] :	 105 (16.80%) -> 99 (15.84%)
[03/10 22:12:06   3609] [0.85 - 0.90] :	 33 (5.28%) -> 42 (6.72%)
[03/10 22:12:06   3609] [0.80 - 0.85] :	 10 (1.60%) -> 17 (2.72%)
[03/10 22:12:06   3609] [CPU] RefinePlace/IncrNP (cpu=0:00:10.8, real=0:00:11.0, mem=1587.8MB) @(0:59:59 - 1:00:10).
[03/10 22:12:06   3609] Move report: incrNP moves 49624 insts, mean move: 1.83 um, max move: 36.40 um
[03/10 22:12:06   3609] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U200): (385.60, 397.00) --> (363.60, 411.40)
[03/10 22:12:06   3609] Move report: Timing Driven Placement moves 49624 insts, mean move: 1.83 um, max move: 36.40 um
[03/10 22:12:06   3610] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U200): (385.60, 397.00) --> (363.60, 411.40)
[03/10 22:12:06   3610] 	Runtime: CPU: 0:00:10.8 REAL: 0:00:11.0 MEM: 1587.8MB
[03/10 22:12:06   3610] Starting refinePlace ...
[03/10 22:12:06   3610] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:12:06   3610] default core: bins with density >  0.75 = 92.2 % ( 576 / 625 )
[03/10 22:12:06   3610] Density distribution unevenness ratio = 2.411%
[03/10 22:12:08   3611]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 22:12:08   3611] [CPU] RefinePlace/preRPlace (cpu=0:00:01.7, real=0:00:02.0, mem=1587.8MB) @(1:00:10 - 1:00:12).
[03/10 22:12:08   3611] Move report: preRPlace moves 52377 insts, mean move: 2.79 um, max move: 58.40 um
[03/10 22:12:08   3611] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_10565_0): (328.60, 370.00) --> (342.00, 415.00)
[03/10 22:12:08   3611] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/10 22:12:08   3611] wireLenOptFixPriorityInst 5025 inst fixed
[03/10 22:12:08   3612] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:12:08   3612] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1587.8MB) @(1:00:12 - 1:00:12).
[03/10 22:12:08   3612] Move report: Detail placement moves 52377 insts, mean move: 2.79 um, max move: 58.40 um
[03/10 22:12:08   3612] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_10565_0): (328.60, 370.00) --> (342.00, 415.00)
[03/10 22:12:08   3612] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1587.8MB
[03/10 22:12:08   3612] Statistics of distance of Instance movement in refine placement:
[03/10 22:12:08   3612]   maximum (X+Y) =        59.40 um
[03/10 22:12:08   3612]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U361) with max move: (274, 373.6) -> (290.2, 416.8)
[03/10 22:12:08   3612]   mean    (X+Y) =         4.01 um
[03/10 22:12:08   3612] Total instances flipped for legalization: 309
[03/10 22:12:08   3612] Summary Report:
[03/10 22:12:08   3612] Instances move: 29750 (out of 30376 movable)
[03/10 22:12:08   3612] Mean displacement: 4.01 um
[03/10 22:12:08   3612] Max displacement: 59.40 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U361) (274, 373.6) -> (290.2, 416.8)
[03/10 22:12:08   3612] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/10 22:12:08   3612] Total instances moved : 29750
[03/10 22:12:08   3612] Total net bbox length = 5.242e+05 (2.523e+05 2.719e+05) (ext = 1.983e+04)
[03/10 22:12:08   3612] Runtime: CPU: 0:00:13.0 REAL: 0:00:13.0 MEM: 1587.8MB
[03/10 22:12:08   3612] [CPU] RefinePlace/total (cpu=0:00:13.0, real=0:00:13.0, mem=1587.8MB) @(0:59:59 - 1:00:12).
[03/10 22:12:08   3612] *** Finished refinePlace (1:00:12 mem=1587.8M) ***
[03/10 22:12:09   3612]   Timing Snapshot: (TGT)
[03/10 22:12:09   3612]      Weighted WNS: -0.292
[03/10 22:12:09   3612]       All  PG WNS: -0.349
[03/10 22:12:09   3612]       High PG WNS: -0.286
[03/10 22:12:09   3612]       All  PG TNS: -247.698
[03/10 22:12:09   3612]       High PG TNS: -217.457
[03/10 22:12:09   3612]          Tran DRV: 0
[03/10 22:12:09   3612]           Cap DRV: 0
[03/10 22:12:09   3612]        Fanout DRV: 0
[03/10 22:12:09   3612]            Glitch: 0
[03/10 22:12:09   3612]    Category Slack: { [L, -0.349] [H, -0.286] }
[03/10 22:12:09   3612] 
[03/10 22:12:09   3612] Checking setup slack degradation ...
[03/10 22:12:09   3612] 
[03/10 22:12:09   3612] Recovery Manager:
[03/10 22:12:09   3612]   Low  Effort WNS Jump: 0.000 (REF: -0.349, TGT: -0.349, Threshold: 0.010) - Skip
[03/10 22:12:09   3612]   High Effort WNS Jump: 0.000 (REF: -0.289, TGT: -0.286, Threshold: 0.010) - Skip
[03/10 22:12:09   3612]   Low  Effort TNS Jump: 0.000 (REF: -248.675, TGT: -247.698, Threshold: 25.000) - Skip
[03/10 22:12:09   3612]   High Effort TNS Jump: 0.000 (REF: -218.435, TGT: -217.457, Threshold: 25.000) - Skip
[03/10 22:12:09   3612] 
[03/10 22:12:09   3613] Info: 92 nets with fixed/cover wires excluded.
[03/10 22:12:09   3613] Info: 204 clock nets excluded from IPO operation.
[03/10 22:12:09   3613] PhyDesignGrid: maxLocalDensity 0.98
[03/10 22:12:09   3613] #spOpts: N=65 mergeVia=F 
[03/10 22:12:12   3615] Info: 92 nets with fixed/cover wires excluded.
[03/10 22:12:12   3615] Info: 204 clock nets excluded from IPO operation.
[03/10 22:12:13   3617] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:12:13   3617] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:12:13   3617] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:12:13   3617] |  -0.349|   -0.349|-247.698| -247.698|    98.88%|   0:00:00.0| 1622.2M|   WC_VIEW|  default| sum_out[72]                                        |
[03/10 22:12:13   3617] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:12:13   3617] 
[03/10 22:12:13   3617] *** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1622.2M) ***
[03/10 22:12:13   3617] 
[03/10 22:12:13   3617] *** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1622.2M) ***
[03/10 22:12:13   3617] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:12:13   3617] Layer 3 has 204 constrained nets 
[03/10 22:12:13   3617] Layer 7 has 252 constrained nets 
[03/10 22:12:13   3617] **** End NDR-Layer Usage Statistics ****
[03/10 22:12:13   3617] 
[03/10 22:12:13   3617] Begin Power Analysis
[03/10 22:12:13   3617] 
[03/10 22:12:13   3617]     0.00V	    VSS
[03/10 22:12:13   3617]     0.90V	    VDD
[03/10 22:12:13   3617] Begin Processing Timing Library for Power Calculation
[03/10 22:12:13   3617] 
[03/10 22:12:13   3617] Begin Processing Timing Library for Power Calculation
[03/10 22:12:13   3617] 
[03/10 22:12:13   3617] 
[03/10 22:12:13   3617] 
[03/10 22:12:13   3617] Begin Processing Power Net/Grid for Power Calculation
[03/10 22:12:13   3617] 
[03/10 22:12:13   3617] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1343.11MB/1343.11MB)
[03/10 22:12:13   3617] 
[03/10 22:12:13   3617] Begin Processing Timing Window Data for Power Calculation
[03/10 22:12:13   3617] 
[03/10 22:12:13   3617] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1343.11MB/1343.11MB)
[03/10 22:12:13   3617] 
[03/10 22:12:13   3617] Begin Processing User Attributes
[03/10 22:12:13   3617] 
[03/10 22:12:13   3617] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1343.11MB/1343.11MB)
[03/10 22:12:13   3617] 
[03/10 22:12:13   3617] Begin Processing Signal Activity
[03/10 22:12:13   3617] 
[03/10 22:12:15   3619] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1343.11MB/1343.11MB)
[03/10 22:12:15   3619] 
[03/10 22:12:15   3619] Begin Power Computation
[03/10 22:12:15   3619] 
[03/10 22:12:15   3619]       ----------------------------------------------------------
[03/10 22:12:15   3619]       # of cell(s) missing both power/leakage table: 0
[03/10 22:12:15   3619]       # of cell(s) missing power table: 0
[03/10 22:12:15   3619]       # of cell(s) missing leakage table: 0
[03/10 22:12:15   3619]       # of MSMV cell(s) missing power_level: 0
[03/10 22:12:15   3619]       ----------------------------------------------------------
[03/10 22:12:15   3619] 
[03/10 22:12:15   3619] 
[03/10 22:12:18   3622] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1343.11MB/1343.11MB)
[03/10 22:12:18   3622] 
[03/10 22:12:18   3622] Begin Processing User Attributes
[03/10 22:12:18   3622] 
[03/10 22:12:18   3622] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1343.11MB/1343.11MB)
[03/10 22:12:18   3622] 
[03/10 22:12:18   3622] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1343.11MB/1343.11MB)
[03/10 22:12:18   3622] 
[03/10 22:12:19   3623] *** Finished Leakage Power Optimization (cpu=0:01:18, real=0:01:18, mem=1470.37M, totSessionCpu=1:00:23).
[03/10 22:12:19   3623] Extraction called for design 'core' of instances=56586 and nets=32723 using extraction engine 'preRoute' .
[03/10 22:12:19   3623] PreRoute RC Extraction called for design core.
[03/10 22:12:19   3623] RC Extraction called in multi-corner(2) mode.
[03/10 22:12:19   3623] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 22:12:19   3623] RCMode: PreRoute
[03/10 22:12:19   3623]       RC Corner Indexes            0       1   
[03/10 22:12:19   3623] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 22:12:19   3623] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 22:12:19   3623] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 22:12:19   3623] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 22:12:19   3623] Shrink Factor                : 1.00000
[03/10 22:12:19   3623] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 22:12:19   3623] Using capacitance table file ...
[03/10 22:12:19   3623] Initializing multi-corner capacitance tables ... 
[03/10 22:12:19   3623] Initializing multi-corner resistance tables ...
[03/10 22:12:19   3623] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1451.691M)
[03/10 22:12:19   3623] doiPBLastSyncSlave
[03/10 22:12:20   3623] #################################################################################
[03/10 22:12:20   3623] # Design Stage: PreRoute
[03/10 22:12:20   3623] # Design Name: core
[03/10 22:12:20   3623] # Design Mode: 65nm
[03/10 22:12:20   3623] # Analysis Mode: MMMC Non-OCV 
[03/10 22:12:20   3623] # Parasitics Mode: No SPEF/RCDB
[03/10 22:12:20   3623] # Signoff Settings: SI Off 
[03/10 22:12:20   3623] #################################################################################
[03/10 22:12:21   3624] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:12:21   3624] Calculate delays in BcWc mode...
[03/10 22:12:21   3624] Topological Sorting (CPU = 0:00:00.1, MEM = 1458.4M, InitMEM = 1453.7M)
[03/10 22:12:25   3628] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/10 22:12:25   3628] End delay calculation. (MEM=1530.26 CPU=0:00:03.6 REAL=0:00:04.0)
[03/10 22:12:25   3628] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1530.3M) ***
[03/10 22:12:25   3629] 
[03/10 22:12:25   3629] Begin Power Analysis
[03/10 22:12:25   3629] 
[03/10 22:12:25   3629]     0.00V	    VSS
[03/10 22:12:25   3629]     0.90V	    VDD
[03/10 22:12:25   3629] Begin Processing Timing Library for Power Calculation
[03/10 22:12:25   3629] 
[03/10 22:12:25   3629] Begin Processing Timing Library for Power Calculation
[03/10 22:12:25   3629] 
[03/10 22:12:25   3629] 
[03/10 22:12:25   3629] 
[03/10 22:12:25   3629] Begin Processing Power Net/Grid for Power Calculation
[03/10 22:12:25   3629] 
[03/10 22:12:25   3629] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.80MB/1276.80MB)
[03/10 22:12:25   3629] 
[03/10 22:12:25   3629] Begin Processing Timing Window Data for Power Calculation
[03/10 22:12:25   3629] 
[03/10 22:12:26   3629] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.80MB/1276.80MB)
[03/10 22:12:26   3629] 
[03/10 22:12:26   3629] Begin Processing User Attributes
[03/10 22:12:26   3629] 
[03/10 22:12:26   3629] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.80MB/1276.80MB)
[03/10 22:12:26   3629] 
[03/10 22:12:26   3629] Begin Processing Signal Activity
[03/10 22:12:26   3629] 
[03/10 22:12:27   3630] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1277.29MB/1277.29MB)
[03/10 22:12:27   3630] 
[03/10 22:12:27   3630] Begin Power Computation
[03/10 22:12:27   3630] 
[03/10 22:12:27   3630]       ----------------------------------------------------------
[03/10 22:12:27   3630]       # of cell(s) missing both power/leakage table: 0
[03/10 22:12:27   3630]       # of cell(s) missing power table: 0
[03/10 22:12:27   3630]       # of cell(s) missing leakage table: 0
[03/10 22:12:27   3630]       # of MSMV cell(s) missing power_level: 0
[03/10 22:12:27   3630]       ----------------------------------------------------------
[03/10 22:12:27   3630] 
[03/10 22:12:27   3630] 
[03/10 22:12:30   3634] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1277.29MB/1277.29MB)
[03/10 22:12:30   3634] 
[03/10 22:12:30   3634] Begin Processing User Attributes
[03/10 22:12:30   3634] 
[03/10 22:12:30   3634] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1277.29MB/1277.29MB)
[03/10 22:12:30   3634] 
[03/10 22:12:30   3634] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1277.29MB/1277.29MB)
[03/10 22:12:30   3634] 
[03/10 22:12:31   3634] <optDesign CMD> Restore Using all VT Cells
[03/10 22:12:31   3634] Reported timing to dir ./timingReports
[03/10 22:12:31   3634] **optDesign ... cpu = 0:07:19, real = 0:07:17, mem = 1470.4M, totSessionCpu=1:00:35 **
[03/10 22:12:31   3634] ** Profile ** Start :  cpu=0:00:00.0, mem=1470.4M
[03/10 22:12:31   3635] ** Profile ** Other data :  cpu=0:00:00.1, mem=1470.4M
[03/10 22:12:31   3635] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1480.4M
[03/10 22:12:32   3636] ** Profile ** Total reports :  cpu=0:00:00.9, mem=1472.4M
[03/10 22:12:33   3636] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1472.4M
[03/10 22:12:33   3636] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.286  | -0.349  |
|           TNS (ns):|-248.068 |-217.751 | -30.316 |
|    Violating Paths:|  1876   |  1716   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.957%
       (98.879% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1472.4M
[03/10 22:12:33   3636] **optDesign ... cpu = 0:07:20, real = 0:07:19, mem = 1470.4M, totSessionCpu=1:00:37 **
[03/10 22:12:33   3636] *** Finished optDesign ***
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:29 real=  0:07:28)
[03/10 22:12:33   3636] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:02:22 real=  0:02:22)
[03/10 22:12:33   3636] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:02:23 real=  0:02:23)
[03/10 22:12:33   3636] 	OPT_RUNTIME:          phyUpdate (count =  8): (cpu=0:00:56.0 real=0:00:54.9)
[03/10 22:12:33   3636] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:02:20 real=  0:02:19)
[03/10 22:12:33   3636] 	OPT_RUNTIME:             wnsOpt (count =  4): (cpu=  0:01:27 real=  0:01:27)
[03/10 22:12:33   3636] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[03/10 22:12:33   3636] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/10 22:12:33   3636] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:01:18 real=  0:01:18)
[03/10 22:12:33   3636] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:26 real=  0:01:26)
[03/10 22:12:33   3636] Info: pop threads available for lower-level modules during optimization.
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_, Center Move (317.700,169.300)->(306.700,169.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 306.900 158.500 306.900 180.100
[03/10 22:12:33   3636] addCustomLine AAA 306.900 158.500 328.500 158.500
[03/10 22:12:33   3636] addCustomLine AAA 306.900 180.100 328.500 180.100
[03/10 22:12:33   3636] addCustomLine AAA 328.500 158.500 328.500 180.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_, Center Move (265.000,54.100)->(266.400,64.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 254.200 43.300 254.200 64.900
[03/10 22:12:33   3636] addCustomLine AAA 254.200 43.300 275.800 43.300
[03/10 22:12:33   3636] addCustomLine AAA 254.200 64.900 275.800 64.900
[03/10 22:12:33   3636] addCustomLine AAA 275.800 43.300 275.800 64.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_, Center Move (280.700,52.300)->(265.700,55.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 269.900 41.500 269.900 63.100
[03/10 22:12:33   3636] addCustomLine AAA 269.900 41.500 291.500 41.500
[03/10 22:12:33   3636] addCustomLine AAA 269.900 63.100 291.500 63.100
[03/10 22:12:33   3636] addCustomLine AAA 291.500 41.500 291.500 63.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory2_reg_12_, Center Move (42.700,190.900)->(39.500,201.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 31.900 180.100 31.900 201.700
[03/10 22:12:33   3636] addCustomLine AAA 31.900 180.100 53.500 180.100
[03/10 22:12:33   3636] addCustomLine AAA 31.900 201.700 53.500 201.700
[03/10 22:12:33   3636] addCustomLine AAA 53.500 180.100 53.500 201.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory2_reg_9_, Center Move (83.700,151.300)->(73.100,162.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 72.900 140.500 72.900 162.100
[03/10 22:12:33   3636] addCustomLine AAA 72.900 140.500 94.500 140.500
[03/10 22:12:33   3636] addCustomLine AAA 72.900 162.100 94.500 162.100
[03/10 22:12:33   3636] addCustomLine AAA 94.500 140.500 94.500 162.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory2_reg_5_, Center Move (49.700,153.100)->(52.500,163.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 38.900 142.300 38.900 163.900
[03/10 22:12:33   3636] addCustomLine AAA 38.900 142.300 60.500 142.300
[03/10 22:12:33   3636] addCustomLine AAA 38.900 163.900 60.500 163.900
[03/10 22:12:33   3636] addCustomLine AAA 60.500 142.300 60.500 163.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory2_reg_3_, Center Move (57.700,153.100)->(56.300,163.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 46.900 142.300 46.900 163.900
[03/10 22:12:33   3636] addCustomLine AAA 46.900 142.300 68.500 142.300
[03/10 22:12:33   3636] addCustomLine AAA 46.900 163.900 68.500 163.900
[03/10 22:12:33   3636] addCustomLine AAA 68.500 142.300 68.500 163.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory2_reg_1_, Center Move (76.500,151.300)->(67.500,162.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 65.700 140.500 65.700 162.100
[03/10 22:12:33   3636] addCustomLine AAA 65.700 140.500 87.300 140.500
[03/10 22:12:33   3636] addCustomLine AAA 65.700 162.100 87.300 162.100
[03/10 22:12:33   3636] addCustomLine AAA 87.300 140.500 87.300 162.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory0_reg_30_, Center Move (11.900,234.100)->(23.500,241.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 1.100 223.300 1.100 244.900
[03/10 22:12:33   3636] addCustomLine AAA 1.100 223.300 22.700 223.300
[03/10 22:12:33   3636] addCustomLine AAA 1.100 244.900 22.700 244.900
[03/10 22:12:33   3636] addCustomLine AAA 22.700 223.300 22.700 244.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory0_reg_26_, Center Move (12.300,212.500)->(23.500,216.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 1.500 201.700 1.500 223.300
[03/10 22:12:33   3636] addCustomLine AAA 1.500 201.700 23.100 201.700
[03/10 22:12:33   3636] addCustomLine AAA 1.500 223.300 23.100 223.300
[03/10 22:12:33   3636] addCustomLine AAA 23.100 201.700 23.100 223.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory0_reg_16_, Center Move (85.300,163.900)->(86.500,174.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 74.500 153.100 74.500 174.700
[03/10 22:12:33   3636] addCustomLine AAA 74.500 153.100 96.100 153.100
[03/10 22:12:33   3636] addCustomLine AAA 74.500 174.700 96.100 174.700
[03/10 22:12:33   3636] addCustomLine AAA 96.100 153.100 96.100 174.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory0_reg_9_, Center Move (93.700,154.900)->(84.900,165.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 82.900 144.100 82.900 165.700
[03/10 22:12:33   3636] addCustomLine AAA 82.900 144.100 104.500 144.100
[03/10 22:12:33   3636] addCustomLine AAA 82.900 165.700 104.500 165.700
[03/10 22:12:33   3636] addCustomLine AAA 104.500 144.100 104.500 165.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory7_reg_10_, Center Move (60.600,142.300)->(61.000,153.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 49.800 131.500 49.800 153.100
[03/10 22:12:33   3636] addCustomLine AAA 49.800 131.500 71.400 131.500
[03/10 22:12:33   3636] addCustomLine AAA 49.800 153.100 71.400 153.100
[03/10 22:12:33   3636] addCustomLine AAA 71.400 131.500 71.400 153.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory7_reg_9_, Center Move (90.600,153.100)->(81.200,163.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 79.800 142.300 79.800 163.900
[03/10 22:12:33   3636] addCustomLine AAA 79.800 142.300 101.400 142.300
[03/10 22:12:33   3636] addCustomLine AAA 79.800 163.900 101.400 163.900
[03/10 22:12:33   3636] addCustomLine AAA 101.400 142.300 101.400 163.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory7_reg_8_, Center Move (17.600,183.700)->(19.000,194.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 6.800 172.900 6.800 194.500
[03/10 22:12:33   3636] addCustomLine AAA 6.800 172.900 28.400 172.900
[03/10 22:12:33   3636] addCustomLine AAA 6.800 194.500 28.400 194.500
[03/10 22:12:33   3636] addCustomLine AAA 28.400 172.900 28.400 194.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory7_reg_4_, Center Move (97.800,171.100)->(91.600,181.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 87.000 160.300 87.000 181.900
[03/10 22:12:33   3636] addCustomLine AAA 87.000 160.300 108.600 160.300
[03/10 22:12:33   3636] addCustomLine AAA 87.000 181.900 108.600 181.900
[03/10 22:12:33   3636] addCustomLine AAA 108.600 160.300 108.600 181.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory7_reg_3_, Center Move (52.400,142.300)->(55.800,153.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 41.600 131.500 41.600 153.100
[03/10 22:12:33   3636] addCustomLine AAA 41.600 131.500 63.200 131.500
[03/10 22:12:33   3636] addCustomLine AAA 41.600 153.100 63.200 153.100
[03/10 22:12:33   3636] addCustomLine AAA 63.200 131.500 63.200 153.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory7_reg_1_, Center Move (69.000,142.300)->(66.200,153.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 58.200 131.500 58.200 153.100
[03/10 22:12:33   3636] addCustomLine AAA 58.200 131.500 79.800 131.500
[03/10 22:12:33   3636] addCustomLine AAA 58.200 153.100 79.800 153.100
[03/10 22:12:33   3636] addCustomLine AAA 79.800 131.500 79.800 153.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory7_reg_0_, Center Move (47.200,183.700)->(47.400,194.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 36.400 172.900 36.400 194.500
[03/10 22:12:33   3636] addCustomLine AAA 36.400 172.900 58.000 172.900
[03/10 22:12:33   3636] addCustomLine AAA 36.400 194.500 58.000 194.500
[03/10 22:12:33   3636] addCustomLine AAA 58.000 172.900 58.000 194.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory5_reg_18_, Center Move (86.400,192.700)->(98.200,201.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 75.600 181.900 75.600 203.500
[03/10 22:12:33   3636] addCustomLine AAA 75.600 181.900 97.200 181.900
[03/10 22:12:33   3636] addCustomLine AAA 75.600 203.500 97.200 203.500
[03/10 22:12:33   3636] addCustomLine AAA 97.200 181.900 97.200 203.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory5_reg_16_, Center Move (106.400,165.700)->(95.800,176.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 95.600 154.900 95.600 176.500
[03/10 22:12:33   3636] addCustomLine AAA 95.600 154.900 117.200 154.900
[03/10 22:12:33   3636] addCustomLine AAA 95.600 176.500 117.200 176.500
[03/10 22:12:33   3636] addCustomLine AAA 117.200 154.900 117.200 176.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory5_reg_15_, Center Move (90.200,165.700)->(85.200,176.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 79.400 154.900 79.400 176.500
[03/10 22:12:33   3636] addCustomLine AAA 79.400 154.900 101.000 154.900
[03/10 22:12:33   3636] addCustomLine AAA 79.400 176.500 101.000 176.500
[03/10 22:12:33   3636] addCustomLine AAA 101.000 154.900 101.000 176.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory5_reg_10_, Center Move (60.400,140.500)->(61.200,151.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 49.600 129.700 49.600 151.300
[03/10 22:12:33   3636] addCustomLine AAA 49.600 129.700 71.200 129.700
[03/10 22:12:33   3636] addCustomLine AAA 49.600 151.300 71.200 151.300
[03/10 22:12:33   3636] addCustomLine AAA 71.200 129.700 71.200 151.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory5_reg_9_, Center Move (90.600,147.700)->(78.800,158.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 79.800 136.900 79.800 158.500
[03/10 22:12:33   3636] addCustomLine AAA 79.800 136.900 101.400 136.900
[03/10 22:12:33   3636] addCustomLine AAA 79.800 158.500 101.400 158.500
[03/10 22:12:33   3636] addCustomLine AAA 101.400 136.900 101.400 158.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory5_reg_8_, Center Move (18.000,185.500)->(24.200,196.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 7.200 174.700 7.200 196.300
[03/10 22:12:33   3636] addCustomLine AAA 7.200 174.700 28.800 174.700
[03/10 22:12:33   3636] addCustomLine AAA 7.200 196.300 28.800 196.300
[03/10 22:12:33   3636] addCustomLine AAA 28.800 174.700 28.800 196.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory5_reg_3_, Center Move (49.000,140.500)->(56.000,151.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 38.200 129.700 38.200 151.300
[03/10 22:12:33   3636] addCustomLine AAA 38.200 129.700 59.800 129.700
[03/10 22:12:33   3636] addCustomLine AAA 38.200 151.300 59.800 151.300
[03/10 22:12:33   3636] addCustomLine AAA 59.800 129.700 59.800 151.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory5_reg_1_, Center Move (68.600,140.500)->(66.400,151.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 57.800 129.700 57.800 151.300
[03/10 22:12:33   3636] addCustomLine AAA 57.800 129.700 79.400 129.700
[03/10 22:12:33   3636] addCustomLine AAA 57.800 151.300 79.400 151.300
[03/10 22:12:33   3636] addCustomLine AAA 79.400 129.700 79.400 151.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory5_reg_0_, Center Move (52.800,185.500)->(45.800,196.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 42.000 174.700 42.000 196.300
[03/10 22:12:33   3636] addCustomLine AAA 42.000 174.700 63.600 174.700
[03/10 22:12:33   3636] addCustomLine AAA 42.000 196.300 63.600 196.300
[03/10 22:12:33   3636] addCustomLine AAA 63.600 174.700 63.600 196.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory6_reg_16_, Center Move (108.600,163.900)->(99.200,174.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 97.800 153.100 97.800 174.700
[03/10 22:12:33   3636] addCustomLine AAA 97.800 153.100 119.400 153.100
[03/10 22:12:33   3636] addCustomLine AAA 97.800 174.700 119.400 174.700
[03/10 22:12:33   3636] addCustomLine AAA 119.400 153.100 119.400 174.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory6_reg_10_, Center Move (61.600,162.100)->(62.400,172.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 50.800 151.300 50.800 172.900
[03/10 22:12:33   3636] addCustomLine AAA 50.800 151.300 72.400 151.300
[03/10 22:12:33   3636] addCustomLine AAA 50.800 172.900 72.400 172.900
[03/10 22:12:33   3636] addCustomLine AAA 72.400 151.300 72.400 172.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory1_reg_16_, Center Move (100.900,160.300)->(91.300,171.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 90.100 149.500 90.100 171.100
[03/10 22:12:33   3636] addCustomLine AAA 90.100 149.500 111.700 149.500
[03/10 22:12:33   3636] addCustomLine AAA 90.100 171.100 111.700 171.100
[03/10 22:12:33   3636] addCustomLine AAA 111.700 149.500 111.700 171.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory1_reg_15_, Center Move (99.300,158.500)->(86.700,169.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 88.500 147.700 88.500 169.300
[03/10 22:12:33   3636] addCustomLine AAA 88.500 147.700 110.100 147.700
[03/10 22:12:33   3636] addCustomLine AAA 88.500 169.300 110.100 169.300
[03/10 22:12:33   3636] addCustomLine AAA 110.100 147.700 110.100 169.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory1_reg_11_, Center Move (66.700,171.100)->(68.100,181.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 55.900 160.300 55.900 181.900
[03/10 22:12:33   3636] addCustomLine AAA 55.900 160.300 77.500 160.300
[03/10 22:12:33   3636] addCustomLine AAA 55.900 181.900 77.500 181.900
[03/10 22:12:33   3636] addCustomLine AAA 77.500 160.300 77.500 181.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory1_reg_10_, Center Move (65.500,158.500)->(61.100,169.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 54.700 147.700 54.700 169.300
[03/10 22:12:33   3636] addCustomLine AAA 54.700 147.700 76.300 147.700
[03/10 22:12:33   3636] addCustomLine AAA 54.700 169.300 76.300 169.300
[03/10 22:12:33   3636] addCustomLine AAA 76.300 147.700 76.300 169.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory1_reg_9_, Center Move (92.300,158.500)->(80.900,169.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 81.500 147.700 81.500 169.300
[03/10 22:12:33   3636] addCustomLine AAA 81.500 147.700 103.100 147.700
[03/10 22:12:33   3636] addCustomLine AAA 81.500 169.300 103.100 169.300
[03/10 22:12:33   3636] addCustomLine AAA 103.100 147.700 103.100 169.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory1_reg_8_, Center Move (39.300,183.700)->(39.300,194.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 28.500 172.900 28.500 194.500
[03/10 22:12:33   3636] addCustomLine AAA 28.500 172.900 50.100 172.900
[03/10 22:12:33   3636] addCustomLine AAA 28.500 194.500 50.100 194.500
[03/10 22:12:33   3636] addCustomLine AAA 50.100 172.900 50.100 194.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory1_reg_3_, Center Move (57.500,158.500)->(57.300,169.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 46.700 147.700 46.700 169.300
[03/10 22:12:33   3636] addCustomLine AAA 46.700 147.700 68.300 147.700
[03/10 22:12:33   3636] addCustomLine AAA 46.700 169.300 68.300 169.300
[03/10 22:12:33   3636] addCustomLine AAA 68.300 147.700 68.300 169.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory3_reg_37_, Center Move (104.300,225.100)->(103.900,235.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 93.500 214.300 93.500 235.900
[03/10 22:12:33   3636] addCustomLine AAA 93.500 214.300 115.100 214.300
[03/10 22:12:33   3636] addCustomLine AAA 93.500 235.900 115.100 235.900
[03/10 22:12:33   3636] addCustomLine AAA 115.100 214.300 115.100 235.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory3_reg_3_, Center Move (54.900,147.700)->(54.300,158.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 44.100 136.900 44.100 158.500
[03/10 22:12:33   3636] addCustomLine AAA 44.100 136.900 65.700 136.900
[03/10 22:12:33   3636] addCustomLine AAA 44.100 158.500 65.700 158.500
[03/10 22:12:33   3636] addCustomLine AAA 65.700 136.900 65.700 158.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory3_reg_1_, Center Move (76.700,144.100)->(65.300,154.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 65.900 133.300 65.900 154.900
[03/10 22:12:33   3636] addCustomLine AAA 65.900 133.300 87.500 133.300
[03/10 22:12:33   3636] addCustomLine AAA 65.900 154.900 87.500 154.900
[03/10 22:12:33   3636] addCustomLine AAA 87.500 133.300 87.500 154.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory4_reg_29_, Center Move (99.900,199.900)->(99.300,210.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 89.100 189.100 89.100 210.700
[03/10 22:12:33   3636] addCustomLine AAA 89.100 189.100 110.700 189.100
[03/10 22:12:33   3636] addCustomLine AAA 89.100 210.700 110.700 210.700
[03/10 22:12:33   3636] addCustomLine AAA 110.700 189.100 110.700 210.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/Q_reg_9_, Center Move (81.900,147.700)->(70.800,158.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 71.100 136.900 71.100 158.500
[03/10 22:12:33   3636] addCustomLine AAA 71.100 136.900 92.700 136.900
[03/10 22:12:33   3636] addCustomLine AAA 71.100 158.500 92.700 158.500
[03/10 22:12:33   3636] addCustomLine AAA 92.700 136.900 92.700 158.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory4_reg_6_, Center Move (31.100,205.300)->(27.300,216.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 20.300 194.500 20.300 216.100
[03/10 22:12:33   3636] addCustomLine AAA 20.300 194.500 41.900 194.500
[03/10 22:12:33   3636] addCustomLine AAA 20.300 216.100 41.900 216.100
[03/10 22:12:33   3636] addCustomLine AAA 41.900 194.500 41.900 216.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory4_reg_4_, Center Move (99.700,178.300)->(94.100,189.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 88.900 167.500 88.900 189.100
[03/10 22:12:33   3636] addCustomLine AAA 88.900 167.500 110.500 167.500
[03/10 22:12:33   3636] addCustomLine AAA 88.900 189.100 110.500 189.100
[03/10 22:12:33   3636] addCustomLine AAA 110.500 167.500 110.500 189.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory4_reg_3_, Center Move (58.700,147.700)->(58.100,158.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 47.900 136.900 47.900 158.500
[03/10 22:12:33   3636] addCustomLine AAA 47.900 136.900 69.500 136.900
[03/10 22:12:33   3636] addCustomLine AAA 47.900 158.500 69.500 158.500
[03/10 22:12:33   3636] addCustomLine AAA 69.500 136.900 69.500 158.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/Q_reg_3_, Center Move (50.700,149.500)->(52.900,160.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 39.900 138.700 39.900 160.300
[03/10 22:12:33   3636] addCustomLine AAA 39.900 138.700 61.500 138.700
[03/10 22:12:33   3636] addCustomLine AAA 39.900 160.300 61.500 160.300
[03/10 22:12:33   3636] addCustomLine AAA 61.500 138.700 61.500 160.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: qmem_instance/memory4_reg_1_, Center Move (71.700,147.700)->(65.700,158.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 60.900 136.900 60.900 158.500
[03/10 22:12:33   3636] addCustomLine AAA 60.900 136.900 82.500 136.900
[03/10 22:12:33   3636] addCustomLine AAA 60.900 158.500 82.500 158.500
[03/10 22:12:33   3636] addCustomLine AAA 82.500 136.900 82.500 158.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory2_reg_16_, Center Move (110.700,172.900)->(111.700,183.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 99.900 162.100 99.900 183.700
[03/10 22:12:33   3636] addCustomLine AAA 99.900 162.100 121.500 162.100
[03/10 22:12:33   3636] addCustomLine AAA 99.900 183.700 121.500 183.700
[03/10 22:12:33   3636] addCustomLine AAA 121.500 162.100 121.500 183.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory2_reg_10_, Center Move (28.100,154.900)->(28.700,165.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 17.300 144.100 17.300 165.700
[03/10 22:12:33   3636] addCustomLine AAA 17.300 144.100 38.900 144.100
[03/10 22:12:33   3636] addCustomLine AAA 17.300 165.700 38.900 165.700
[03/10 22:12:33   3636] addCustomLine AAA 38.900 144.100 38.900 165.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory0_reg_16_, Center Move (111.500,167.500)->(111.500,178.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 100.700 156.700 100.700 178.300
[03/10 22:12:33   3636] addCustomLine AAA 100.700 156.700 122.300 156.700
[03/10 22:12:33   3636] addCustomLine AAA 100.700 178.300 122.300 178.300
[03/10 22:12:33   3636] addCustomLine AAA 122.300 156.700 122.300 178.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory0_reg_15_, Center Move (114.100,174.700)->(110.100,185.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 103.300 163.900 103.300 185.500
[03/10 22:12:33   3636] addCustomLine AAA 103.300 163.900 124.900 163.900
[03/10 22:12:33   3636] addCustomLine AAA 103.300 185.500 124.900 185.500
[03/10 22:12:33   3636] addCustomLine AAA 124.900 163.900 124.900 185.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory0_reg_1_, Center Move (37.500,151.300)->(36.500,162.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 26.700 140.500 26.700 162.100
[03/10 22:12:33   3636] addCustomLine AAA 26.700 140.500 48.300 140.500
[03/10 22:12:33   3636] addCustomLine AAA 26.700 162.100 48.300 162.100
[03/10 22:12:33   3636] addCustomLine AAA 48.300 140.500 48.300 162.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory7_reg_16_, Center Move (115.400,183.700)->(111.200,194.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 104.600 172.900 104.600 194.500
[03/10 22:12:33   3636] addCustomLine AAA 104.600 172.900 126.200 172.900
[03/10 22:12:33   3636] addCustomLine AAA 104.600 194.500 126.200 194.500
[03/10 22:12:33   3636] addCustomLine AAA 126.200 172.900 126.200 194.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory7_reg_10_, Center Move (24.800,151.300)->(26.200,162.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 14.000 140.500 14.000 162.100
[03/10 22:12:33   3636] addCustomLine AAA 14.000 140.500 35.600 140.500
[03/10 22:12:33   3636] addCustomLine AAA 14.000 162.100 35.600 162.100
[03/10 22:12:33   3636] addCustomLine AAA 35.600 140.500 35.600 162.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory7_reg_9_, Center Move (29.000,147.700)->(31.600,158.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 18.200 136.900 18.200 158.500
[03/10 22:12:33   3636] addCustomLine AAA 18.200 136.900 39.800 136.900
[03/10 22:12:33   3636] addCustomLine AAA 18.200 158.500 39.800 158.500
[03/10 22:12:33   3636] addCustomLine AAA 39.800 136.900 39.800 158.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory7_reg_7_, Center Move (78.000,190.900)->(79.000,201.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 67.200 180.100 67.200 201.700
[03/10 22:12:33   3636] addCustomLine AAA 67.200 180.100 88.800 180.100
[03/10 22:12:33   3636] addCustomLine AAA 67.200 201.700 88.800 201.700
[03/10 22:12:33   3636] addCustomLine AAA 88.800 180.100 88.800 201.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory7_reg_1_, Center Move (23.600,147.700)->(26.400,158.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 12.800 136.900 12.800 158.500
[03/10 22:12:33   3636] addCustomLine AAA 12.800 136.900 34.400 136.900
[03/10 22:12:33   3636] addCustomLine AAA 12.800 158.500 34.400 158.500
[03/10 22:12:33   3636] addCustomLine AAA 34.400 136.900 34.400 158.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory5_reg_19_, Center Move (132.800,221.500)->(121.200,225.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 122.000 210.700 122.000 232.300
[03/10 22:12:33   3636] addCustomLine AAA 122.000 210.700 143.600 210.700
[03/10 22:12:33   3636] addCustomLine AAA 122.000 232.300 143.600 232.300
[03/10 22:12:33   3636] addCustomLine AAA 143.600 210.700 143.600 232.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory5_reg_16_, Center Move (116.000,181.900)->(112.000,192.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 105.200 171.100 105.200 192.700
[03/10 22:12:33   3636] addCustomLine AAA 105.200 171.100 126.800 171.100
[03/10 22:12:33   3636] addCustomLine AAA 105.200 192.700 126.800 192.700
[03/10 22:12:33   3636] addCustomLine AAA 126.800 171.100 126.800 192.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory5_reg_9_, Center Move (30.400,151.300)->(32.000,162.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 19.600 140.500 19.600 162.100
[03/10 22:12:33   3636] addCustomLine AAA 19.600 140.500 41.200 140.500
[03/10 22:12:33   3636] addCustomLine AAA 19.600 162.100 41.200 162.100
[03/10 22:12:33   3636] addCustomLine AAA 41.200 140.500 41.200 162.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory5_reg_3_, Center Move (34.200,147.700)->(36.800,158.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 23.400 136.900 23.400 158.500
[03/10 22:12:33   3636] addCustomLine AAA 23.400 136.900 45.000 136.900
[03/10 22:12:33   3636] addCustomLine AAA 23.400 158.500 45.000 158.500
[03/10 22:12:33   3636] addCustomLine AAA 45.000 136.900 45.000 158.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory5_reg_1_, Center Move (23.400,145.900)->(27.400,156.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 12.600 135.100 12.600 156.700
[03/10 22:12:33   3636] addCustomLine AAA 12.600 135.100 34.200 135.100
[03/10 22:12:33   3636] addCustomLine AAA 12.600 156.700 34.200 156.700
[03/10 22:12:33   3636] addCustomLine AAA 34.200 135.100 34.200 156.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory6_reg_18_, Center Move (108.400,205.300)->(109.200,216.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 97.600 194.500 97.600 216.100
[03/10 22:12:33   3636] addCustomLine AAA 97.600 194.500 119.200 194.500
[03/10 22:12:33   3636] addCustomLine AAA 97.600 216.100 119.200 216.100
[03/10 22:12:33   3636] addCustomLine AAA 119.200 194.500 119.200 216.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory6_reg_10_, Center Move (22.800,144.100)->(26.000,154.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 12.000 133.300 12.000 154.900
[03/10 22:12:33   3636] addCustomLine AAA 12.000 133.300 33.600 133.300
[03/10 22:12:33   3636] addCustomLine AAA 12.000 154.900 33.600 154.900
[03/10 22:12:33   3636] addCustomLine AAA 33.600 133.300 33.600 154.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory6_reg_9_, Center Move (32.600,142.300)->(33.600,153.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 21.800 131.500 21.800 153.100
[03/10 22:12:33   3636] addCustomLine AAA 21.800 131.500 43.400 131.500
[03/10 22:12:33   3636] addCustomLine AAA 21.800 153.100 43.400 153.100
[03/10 22:12:33   3636] addCustomLine AAA 43.400 131.500 43.400 153.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory6_reg_3_, Center Move (39.600,144.100)->(37.200,154.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 28.800 133.300 28.800 154.900
[03/10 22:12:33   3636] addCustomLine AAA 28.800 133.300 50.400 133.300
[03/10 22:12:33   3636] addCustomLine AAA 28.800 154.900 50.400 154.900
[03/10 22:12:33   3636] addCustomLine AAA 50.400 133.300 50.400 154.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory6_reg_1_, Center Move (23.800,142.300)->(28.400,153.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 13.000 131.500 13.000 153.100
[03/10 22:12:33   3636] addCustomLine AAA 13.000 131.500 34.600 131.500
[03/10 22:12:33   3636] addCustomLine AAA 13.000 153.100 34.600 153.100
[03/10 22:12:33   3636] addCustomLine AAA 34.600 131.500 34.600 153.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory1_reg_49_, Center Move (34.500,313.300)->(46.300,322.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 23.700 302.500 23.700 324.100
[03/10 22:12:33   3636] addCustomLine AAA 23.700 302.500 45.300 302.500
[03/10 22:12:33   3636] addCustomLine AAA 23.700 324.100 45.300 324.100
[03/10 22:12:33   3636] addCustomLine AAA 45.300 302.500 45.300 324.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory1_reg_10_, Center Move (24.900,136.900)->(28.300,147.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 14.100 126.100 14.100 147.700
[03/10 22:12:33   3636] addCustomLine AAA 14.100 126.100 35.700 126.100
[03/10 22:12:33   3636] addCustomLine AAA 14.100 147.700 35.700 147.700
[03/10 22:12:33   3636] addCustomLine AAA 35.700 126.100 35.700 147.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory1_reg_9_, Center Move (33.100,136.900)->(32.100,147.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 22.300 126.100 22.300 147.700
[03/10 22:12:33   3636] addCustomLine AAA 22.300 126.100 43.900 126.100
[03/10 22:12:33   3636] addCustomLine AAA 22.300 147.700 43.900 147.700
[03/10 22:12:33   3636] addCustomLine AAA 43.900 126.100 43.900 147.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory1_reg_1_, Center Move (28.900,138.700)->(29.900,149.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 18.100 127.900 18.100 149.500
[03/10 22:12:33   3636] addCustomLine AAA 18.100 127.900 39.700 127.900
[03/10 22:12:33   3636] addCustomLine AAA 18.100 149.500 39.700 149.500
[03/10 22:12:33   3636] addCustomLine AAA 39.700 127.900 39.700 149.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory3_reg_10_, Center Move (18.300,153.100)->(19.700,163.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 7.500 142.300 7.500 163.900
[03/10 22:12:33   3636] addCustomLine AAA 7.500 142.300 29.100 142.300
[03/10 22:12:33   3636] addCustomLine AAA 7.500 163.900 29.100 163.900
[03/10 22:12:33   3636] addCustomLine AAA 29.100 142.300 29.100 163.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory3_reg_9_, Center Move (19.700,149.500)->(22.100,160.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 8.900 138.700 8.900 160.300
[03/10 22:12:33   3636] addCustomLine AAA 8.900 138.700 30.500 138.700
[03/10 22:12:33   3636] addCustomLine AAA 8.900 160.300 30.500 160.300
[03/10 22:12:33   3636] addCustomLine AAA 30.500 138.700 30.500 160.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory3_reg_1_, Center Move (15.900,149.500)->(18.300,160.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 5.100 138.700 5.100 160.300
[03/10 22:12:33   3636] addCustomLine AAA 5.100 138.700 26.700 138.700
[03/10 22:12:33   3636] addCustomLine AAA 5.100 160.300 26.700 160.300
[03/10 22:12:33   3636] addCustomLine AAA 26.700 138.700 26.700 160.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/Q_reg_60_, Center Move (28.300,316.900)->(36.500,327.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 17.500 306.100 17.500 327.700
[03/10 22:12:33   3636] addCustomLine AAA 17.500 306.100 39.100 306.100
[03/10 22:12:33   3636] addCustomLine AAA 17.500 327.700 39.100 327.700
[03/10 22:12:33   3636] addCustomLine AAA 39.100 306.100 39.100 327.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/Q_reg_31_, Center Move (24.300,336.700)->(23.300,325.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 13.500 325.900 13.500 347.500
[03/10 22:12:33   3636] addCustomLine AAA 13.500 325.900 35.100 325.900
[03/10 22:12:33   3636] addCustomLine AAA 13.500 347.500 35.100 347.500
[03/10 22:12:33   3636] addCustomLine AAA 35.100 325.900 35.100 347.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/Q_reg_25_, Center Move (34.500,199.900)->(30.300,210.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 23.700 189.100 23.700 210.700
[03/10 22:12:33   3636] addCustomLine AAA 23.700 189.100 45.300 189.100
[03/10 22:12:33   3636] addCustomLine AAA 23.700 210.700 45.300 210.700
[03/10 22:12:33   3636] addCustomLine AAA 45.300 189.100 45.300 210.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/Q_reg_16_, Center Move (106.700,185.500)->(110.500,196.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 95.900 174.700 95.900 196.300
[03/10 22:12:33   3636] addCustomLine AAA 95.900 174.700 117.500 174.700
[03/10 22:12:33   3636] addCustomLine AAA 95.900 196.300 117.500 196.300
[03/10 22:12:33   3636] addCustomLine AAA 117.500 174.700 117.500 196.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory4_reg_15_, Center Move (100.700,190.900)->(110.700,201.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 89.900 180.100 89.900 201.700
[03/10 22:12:33   3636] addCustomLine AAA 89.900 180.100 111.500 180.100
[03/10 22:12:33   3636] addCustomLine AAA 89.900 201.700 111.500 201.700
[03/10 22:12:33   3636] addCustomLine AAA 111.500 180.100 111.500 201.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/Q_reg_15_, Center Move (102.300,185.500)->(104.700,196.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 91.500 174.700 91.500 196.300
[03/10 22:12:33   3636] addCustomLine AAA 91.500 174.700 113.100 174.700
[03/10 22:12:33   3636] addCustomLine AAA 91.500 196.300 113.100 196.300
[03/10 22:12:33   3636] addCustomLine AAA 113.100 174.700 113.100 196.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/Q_reg_10_, Center Move (42.300,154.900)->(39.300,165.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 31.500 144.100 31.500 165.700
[03/10 22:12:33   3636] addCustomLine AAA 31.500 144.100 53.100 144.100
[03/10 22:12:33   3636] addCustomLine AAA 31.500 165.700 53.100 165.700
[03/10 22:12:33   3636] addCustomLine AAA 53.100 144.100 53.100 165.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory4_reg_9_, Center Move (18.100,135.100)->(22.300,145.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 7.300 124.300 7.300 145.900
[03/10 22:12:33   3636] addCustomLine AAA 7.300 124.300 28.900 124.300
[03/10 22:12:33   3636] addCustomLine AAA 7.300 145.900 28.900 145.900
[03/10 22:12:33   3636] addCustomLine AAA 28.900 124.300 28.900 145.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/Q_reg_9_, Center Move (46.700,144.100)->(47.500,154.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 35.900 133.300 35.900 154.900
[03/10 22:12:33   3636] addCustomLine AAA 35.900 133.300 57.500 133.300
[03/10 22:12:33   3636] addCustomLine AAA 35.900 154.900 57.500 154.900
[03/10 22:12:33   3636] addCustomLine AAA 57.500 133.300 57.500 154.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory4_reg_7_, Center Move (81.500,192.700)->(84.300,203.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 70.700 181.900 70.700 203.500
[03/10 22:12:33   3636] addCustomLine AAA 70.700 181.900 92.300 181.900
[03/10 22:12:33   3636] addCustomLine AAA 70.700 203.500 92.300 203.500
[03/10 22:12:33   3636] addCustomLine AAA 92.300 181.900 92.300 203.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory4_reg_3_, Center Move (13.300,142.300)->(20.100,153.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 2.500 131.500 2.500 153.100
[03/10 22:12:33   3636] addCustomLine AAA 2.500 131.500 24.100 131.500
[03/10 22:12:33   3636] addCustomLine AAA 2.500 153.100 24.100 153.100
[03/10 22:12:33   3636] addCustomLine AAA 24.100 131.500 24.100 153.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/memory4_reg_1_, Center Move (18.700,142.300)->(23.900,153.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 7.900 131.500 7.900 153.100
[03/10 22:12:33   3636] addCustomLine AAA 7.900 131.500 29.500 131.500
[03/10 22:12:33   3636] addCustomLine AAA 7.900 153.100 29.500 153.100
[03/10 22:12:33   3636] addCustomLine AAA 29.500 131.500 29.500 153.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: kmem_instance/Q_reg_1_, Center Move (43.300,151.300)->(40.300,162.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 32.500 140.500 32.500 162.100
[03/10 22:12:33   3636] addCustomLine AAA 32.500 140.500 54.100 140.500
[03/10 22:12:33   3636] addCustomLine AAA 32.500 162.100 54.100 162.100
[03/10 22:12:33   3636] addCustomLine AAA 54.100 140.500 54.100 162.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory2_reg_157_, Center Move (242.100,63.100)->(231.100,70.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 231.300 52.300 231.300 73.900
[03/10 22:12:33   3636] addCustomLine AAA 231.300 52.300 252.900 52.300
[03/10 22:12:33   3636] addCustomLine AAA 231.300 73.900 252.900 73.900
[03/10 22:12:33   3636] addCustomLine AAA 252.900 52.300 252.900 73.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory2_reg_125_, Center Move (261.900,97.300)->(268.300,108.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 251.100 86.500 251.100 108.100
[03/10 22:12:33   3636] addCustomLine AAA 251.100 86.500 272.700 86.500
[03/10 22:12:33   3636] addCustomLine AAA 251.100 108.100 272.700 108.100
[03/10 22:12:33   3636] addCustomLine AAA 272.700 86.500 272.700 108.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory2_reg_123_, Center Move (273.900,163.900)->(267.900,153.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 263.100 153.100 263.100 174.700
[03/10 22:12:33   3636] addCustomLine AAA 263.100 153.100 284.700 153.100
[03/10 22:12:33   3636] addCustomLine AAA 263.100 174.700 284.700 174.700
[03/10 22:12:33   3636] addCustomLine AAA 284.700 153.100 284.700 174.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory2_reg_119_, Center Move (271.300,176.500)->(268.100,165.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 260.500 165.700 260.500 187.300
[03/10 22:12:33   3636] addCustomLine AAA 260.500 165.700 282.100 165.700
[03/10 22:12:33   3636] addCustomLine AAA 260.500 187.300 282.100 187.300
[03/10 22:12:33   3636] addCustomLine AAA 282.100 165.700 282.100 187.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory2_reg_117_, Center Move (278.900,172.900)->(266.500,162.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 268.100 162.100 268.100 183.700
[03/10 22:12:33   3636] addCustomLine AAA 268.100 162.100 289.700 162.100
[03/10 22:12:33   3636] addCustomLine AAA 268.100 183.700 289.700 183.700
[03/10 22:12:33   3636] addCustomLine AAA 289.700 162.100 289.700 183.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory2_reg_14_, Center Move (48.100,34.300)->(56.900,45.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 37.300 23.500 37.300 45.100
[03/10 22:12:33   3636] addCustomLine AAA 37.300 23.500 58.900 23.500
[03/10 22:12:33   3636] addCustomLine AAA 37.300 45.100 58.900 45.100
[03/10 22:12:33   3636] addCustomLine AAA 58.900 23.500 58.900 45.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory2_reg_6_, Center Move (117.900,72.100)->(106.300,77.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 107.100 61.300 107.100 82.900
[03/10 22:12:33   3636] addCustomLine AAA 107.100 61.300 128.700 61.300
[03/10 22:12:33   3636] addCustomLine AAA 107.100 82.900 128.700 82.900
[03/10 22:12:33   3636] addCustomLine AAA 128.700 61.300 128.700 82.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory2_reg_3_, Center Move (84.900,55.900)->(86.900,66.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 74.100 45.100 74.100 66.700
[03/10 22:12:33   3636] addCustomLine AAA 74.100 45.100 95.700 45.100
[03/10 22:12:33   3636] addCustomLine AAA 74.100 66.700 95.700 66.700
[03/10 22:12:33   3636] addCustomLine AAA 95.700 45.100 95.700 66.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory2_reg_2_, Center Move (96.300,36.100)->(96.700,46.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 85.500 25.300 85.500 46.900
[03/10 22:12:33   3636] addCustomLine AAA 85.500 25.300 107.100 25.300
[03/10 22:12:33   3636] addCustomLine AAA 85.500 46.900 107.100 46.900
[03/10 22:12:33   3636] addCustomLine AAA 107.100 25.300 107.100 46.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory0_reg_158_, Center Move (238.700,70.300)->(227.300,70.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 227.900 59.500 227.900 81.100
[03/10 22:12:33   3636] addCustomLine AAA 227.900 59.500 249.500 59.500
[03/10 22:12:33   3636] addCustomLine AAA 227.900 81.100 249.500 81.100
[03/10 22:12:33   3636] addCustomLine AAA 249.500 59.500 249.500 81.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory0_reg_119_, Center Move (272.900,169.300)->(265.700,158.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 262.100 158.500 262.100 180.100
[03/10 22:12:33   3636] addCustomLine AAA 262.100 158.500 283.700 158.500
[03/10 22:12:33   3636] addCustomLine AAA 262.100 180.100 283.700 180.100
[03/10 22:12:33   3636] addCustomLine AAA 283.700 158.500 283.700 180.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory0_reg_117_, Center Move (279.100,167.500)->(269.300,156.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 268.300 156.700 268.300 178.300
[03/10 22:12:33   3636] addCustomLine AAA 268.300 156.700 289.900 156.700
[03/10 22:12:33   3636] addCustomLine AAA 268.300 178.300 289.900 178.300
[03/10 22:12:33   3636] addCustomLine AAA 289.900 156.700 289.900 178.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory0_reg_41_, Center Move (117.500,57.700)->(125.500,68.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 106.700 46.900 106.700 68.500
[03/10 22:12:33   3636] addCustomLine AAA 106.700 46.900 128.300 46.900
[03/10 22:12:33   3636] addCustomLine AAA 106.700 68.500 128.300 68.500
[03/10 22:12:33   3636] addCustomLine AAA 128.300 46.900 128.300 68.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory0_reg_19_, Center Move (46.700,57.700)->(58.100,54.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 35.900 46.900 35.900 68.500
[03/10 22:12:33   3636] addCustomLine AAA 35.900 46.900 57.500 46.900
[03/10 22:12:33   3636] addCustomLine AAA 35.900 68.500 57.500 68.500
[03/10 22:12:33   3636] addCustomLine AAA 57.500 46.900 57.500 68.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory0_reg_13_, Center Move (45.700,63.100)->(56.700,55.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 34.900 52.300 34.900 73.900
[03/10 22:12:33   3636] addCustomLine AAA 34.900 52.300 56.500 52.300
[03/10 22:12:33   3636] addCustomLine AAA 34.900 73.900 56.500 73.900
[03/10 22:12:33   3636] addCustomLine AAA 56.500 52.300 56.500 73.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory7_reg_157_, Center Move (242.600,55.900)->(231.600,54.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 231.800 45.100 231.800 66.700
[03/10 22:12:33   3636] addCustomLine AAA 231.800 45.100 253.400 45.100
[03/10 22:12:33   3636] addCustomLine AAA 231.800 66.700 253.400 66.700
[03/10 22:12:33   3636] addCustomLine AAA 253.400 45.100 253.400 66.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory7_reg_80_, Center Move (154.800,28.900)->(166.200,39.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 144.000 18.100 144.000 39.700
[03/10 22:12:33   3636] addCustomLine AAA 144.000 18.100 165.600 18.100
[03/10 22:12:33   3636] addCustomLine AAA 144.000 39.700 165.600 39.700
[03/10 22:12:33   3636] addCustomLine AAA 165.600 18.100 165.600 39.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory7_reg_44_, Center Move (124.400,37.900)->(127.200,48.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 113.600 27.100 113.600 48.700
[03/10 22:12:33   3636] addCustomLine AAA 113.600 27.100 135.200 27.100
[03/10 22:12:33   3636] addCustomLine AAA 113.600 48.700 135.200 48.700
[03/10 22:12:33   3636] addCustomLine AAA 135.200 27.100 135.200 48.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory7_reg_41_, Center Move (116.400,37.900)->(106.200,48.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 105.600 27.100 105.600 48.700
[03/10 22:12:33   3636] addCustomLine AAA 105.600 27.100 127.200 27.100
[03/10 22:12:33   3636] addCustomLine AAA 105.600 48.700 127.200 48.700
[03/10 22:12:33   3636] addCustomLine AAA 127.200 27.100 127.200 48.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory7_reg_14_, Center Move (56.200,28.900)->(67.000,39.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 45.400 18.100 45.400 39.700
[03/10 22:12:33   3636] addCustomLine AAA 45.400 18.100 67.000 18.100
[03/10 22:12:33   3636] addCustomLine AAA 45.400 39.700 67.000 39.700
[03/10 22:12:33   3636] addCustomLine AAA 67.000 18.100 67.000 39.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory7_reg_5_, Center Move (98.200,28.900)->(97.200,39.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 87.400 18.100 87.400 39.700
[03/10 22:12:33   3636] addCustomLine AAA 87.400 18.100 109.000 18.100
[03/10 22:12:33   3636] addCustomLine AAA 87.400 39.700 109.000 39.700
[03/10 22:12:33   3636] addCustomLine AAA 109.000 18.100 109.000 39.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory5_reg_67_, Center Move (140.600,36.100)->(141.000,46.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 129.800 25.300 129.800 46.900
[03/10 22:12:33   3636] addCustomLine AAA 129.800 25.300 151.400 25.300
[03/10 22:12:33   3636] addCustomLine AAA 129.800 46.900 151.400 46.900
[03/10 22:12:33   3636] addCustomLine AAA 151.400 25.300 151.400 46.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory5_reg_62_, Center Move (197.400,181.900)->(201.000,192.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 186.600 171.100 186.600 192.700
[03/10 22:12:33   3636] addCustomLine AAA 186.600 171.100 208.200 171.100
[03/10 22:12:33   3636] addCustomLine AAA 186.600 192.700 208.200 192.700
[03/10 22:12:33   3636] addCustomLine AAA 208.200 171.100 208.200 192.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory5_reg_57_, Center Move (132.200,36.100)->(131.400,46.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 121.400 25.300 121.400 46.900
[03/10 22:12:33   3636] addCustomLine AAA 121.400 25.300 143.000 25.300
[03/10 22:12:33   3636] addCustomLine AAA 121.400 46.900 143.000 46.900
[03/10 22:12:33   3636] addCustomLine AAA 143.000 25.300 143.000 46.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory5_reg_44_, Center Move (124.800,36.100)->(126.200,46.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 114.000 25.300 114.000 46.900
[03/10 22:12:33   3636] addCustomLine AAA 114.000 25.300 135.600 25.300
[03/10 22:12:33   3636] addCustomLine AAA 114.000 46.900 135.600 46.900
[03/10 22:12:33   3636] addCustomLine AAA 135.600 25.300 135.600 46.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory5_reg_41_, Center Move (114.200,43.300)->(102.400,50.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 103.400 32.500 103.400 54.100
[03/10 22:12:33   3636] addCustomLine AAA 103.400 32.500 125.000 32.500
[03/10 22:12:33   3636] addCustomLine AAA 103.400 54.100 125.000 54.100
[03/10 22:12:33   3636] addCustomLine AAA 125.000 32.500 125.000 54.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory5_reg_15_, Center Move (90.800,30.700)->(88.200,41.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 80.000 19.900 80.000 41.500
[03/10 22:12:33   3636] addCustomLine AAA 80.000 19.900 101.600 19.900
[03/10 22:12:33   3636] addCustomLine AAA 80.000 41.500 101.600 41.500
[03/10 22:12:33   3636] addCustomLine AAA 101.600 19.900 101.600 41.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory5_reg_13_, Center Move (51.600,45.100)->(64.200,54.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 40.800 34.300 40.800 55.900
[03/10 22:12:33   3636] addCustomLine AAA 40.800 34.300 62.400 34.300
[03/10 22:12:33   3636] addCustomLine AAA 40.800 55.900 62.400 55.900
[03/10 22:12:33   3636] addCustomLine AAA 62.400 34.300 62.400 55.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory6_reg_144_, Center Move (213.200,88.300)->(202.400,88.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 202.400 77.500 202.400 99.100
[03/10 22:12:33   3636] addCustomLine AAA 202.400 77.500 224.000 77.500
[03/10 22:12:33   3636] addCustomLine AAA 202.400 99.100 224.000 99.100
[03/10 22:12:33   3636] addCustomLine AAA 224.000 77.500 224.000 99.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory6_reg_119_, Center Move (266.600,167.500)->(263.200,154.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 255.800 156.700 255.800 178.300
[03/10 22:12:33   3636] addCustomLine AAA 255.800 156.700 277.400 156.700
[03/10 22:12:33   3636] addCustomLine AAA 255.800 178.300 277.400 178.300
[03/10 22:12:33   3636] addCustomLine AAA 277.400 156.700 277.400 178.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory6_reg_15_, Center Move (83.800,30.700)->(83.000,41.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 73.000 19.900 73.000 41.500
[03/10 22:12:33   3636] addCustomLine AAA 73.000 19.900 94.600 19.900
[03/10 22:12:33   3636] addCustomLine AAA 73.000 41.500 94.600 41.500
[03/10 22:12:33   3636] addCustomLine AAA 94.600 19.900 94.600 41.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory6_reg_5_, Center Move (114.000,36.100)->(102.600,46.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 103.200 25.300 103.200 46.900
[03/10 22:12:33   3636] addCustomLine AAA 103.200 25.300 124.800 25.300
[03/10 22:12:33   3636] addCustomLine AAA 103.200 46.900 124.800 46.900
[03/10 22:12:33   3636] addCustomLine AAA 124.800 25.300 124.800 46.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory1_reg_133_, Center Move (193.300,55.900)->(200.900,66.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 182.500 45.100 182.500 66.700
[03/10 22:12:33   3636] addCustomLine AAA 182.500 45.100 204.100 45.100
[03/10 22:12:33   3636] addCustomLine AAA 182.500 66.700 204.100 66.700
[03/10 22:12:33   3636] addCustomLine AAA 204.100 45.100 204.100 66.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory1_reg_123_, Center Move (260.700,162.100)->(256.100,151.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 249.900 151.300 249.900 172.900
[03/10 22:12:33   3636] addCustomLine AAA 249.900 151.300 271.500 151.300
[03/10 22:12:33   3636] addCustomLine AAA 249.900 172.900 271.500 172.900
[03/10 22:12:33   3636] addCustomLine AAA 271.500 151.300 271.500 172.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory1_reg_117_, Center Move (267.900,163.900)->(258.900,153.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 257.100 153.100 257.100 174.700
[03/10 22:12:33   3636] addCustomLine AAA 257.100 153.100 278.700 153.100
[03/10 22:12:33   3636] addCustomLine AAA 257.100 174.700 278.700 174.700
[03/10 22:12:33   3636] addCustomLine AAA 278.700 153.100 278.700 174.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory1_reg_86_, Center Move (153.500,57.700)->(165.300,57.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 142.700 46.900 142.700 68.500
[03/10 22:12:33   3636] addCustomLine AAA 142.700 46.900 164.300 46.900
[03/10 22:12:33   3636] addCustomLine AAA 142.700 68.500 164.300 68.500
[03/10 22:12:33   3636] addCustomLine AAA 164.300 46.900 164.300 68.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory1_reg_80_, Center Move (148.900,30.700)->(161.700,39.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 138.100 19.900 138.100 41.500
[03/10 22:12:33   3636] addCustomLine AAA 138.100 19.900 159.700 19.900
[03/10 22:12:33   3636] addCustomLine AAA 138.100 41.500 159.700 41.500
[03/10 22:12:33   3636] addCustomLine AAA 159.700 19.900 159.700 41.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory1_reg_63_, Center Move (115.700,135.100)->(126.500,129.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 104.900 124.300 104.900 145.900
[03/10 22:12:33   3636] addCustomLine AAA 104.900 124.300 126.500 124.300
[03/10 22:12:33   3636] addCustomLine AAA 104.900 145.900 126.500 145.900
[03/10 22:12:33   3636] addCustomLine AAA 126.500 124.300 126.500 145.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory1_reg_61_, Center Move (117.900,122.500)->(129.500,115.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 107.100 111.700 107.100 133.300
[03/10 22:12:33   3636] addCustomLine AAA 107.100 111.700 128.700 111.700
[03/10 22:12:33   3636] addCustomLine AAA 107.100 133.300 128.700 133.300
[03/10 22:12:33   3636] addCustomLine AAA 128.700 111.700 128.700 133.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory1_reg_15_, Center Move (88.300,27.100)->(83.500,37.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 77.500 16.300 77.500 37.900
[03/10 22:12:33   3636] addCustomLine AAA 77.500 16.300 99.100 16.300
[03/10 22:12:33   3636] addCustomLine AAA 77.500 37.900 99.100 37.900
[03/10 22:12:33   3636] addCustomLine AAA 99.100 16.300 99.100 37.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory1_reg_14_, Center Move (61.900,25.300)->(67.500,36.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 51.100 14.500 51.100 36.100
[03/10 22:12:33   3636] addCustomLine AAA 51.100 14.500 72.700 14.500
[03/10 22:12:33   3636] addCustomLine AAA 51.100 36.100 72.700 36.100
[03/10 22:12:33   3636] addCustomLine AAA 72.700 14.500 72.700 36.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory1_reg_5_, Center Move (114.300,27.100)->(102.500,37.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 103.500 16.300 103.500 37.900
[03/10 22:12:33   3636] addCustomLine AAA 103.500 16.300 125.100 16.300
[03/10 22:12:33   3636] addCustomLine AAA 103.500 37.900 125.100 37.900
[03/10 22:12:33   3636] addCustomLine AAA 125.100 16.300 125.100 37.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory1_reg_0_, Center Move (69.300,25.300)->(71.300,36.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 58.500 14.500 58.500 36.100
[03/10 22:12:33   3636] addCustomLine AAA 58.500 14.500 80.100 14.500
[03/10 22:12:33   3636] addCustomLine AAA 58.500 36.100 80.100 36.100
[03/10 22:12:33   3636] addCustomLine AAA 80.100 14.500 80.100 36.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory3_reg_155_, Center Move (274.300,84.700)->(268.900,95.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 263.500 73.900 263.500 95.500
[03/10 22:12:33   3636] addCustomLine AAA 263.500 73.900 285.100 73.900
[03/10 22:12:33   3636] addCustomLine AAA 263.500 95.500 285.100 95.500
[03/10 22:12:33   3636] addCustomLine AAA 285.100 73.900 285.100 95.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory3_reg_119_, Center Move (277.500,162.100)->(269.500,151.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 266.700 151.300 266.700 172.900
[03/10 22:12:33   3636] addCustomLine AAA 266.700 151.300 288.300 151.300
[03/10 22:12:33   3636] addCustomLine AAA 266.700 172.900 288.300 172.900
[03/10 22:12:33   3636] addCustomLine AAA 288.300 151.300 288.300 172.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory3_reg_117_, Center Move (281.900,162.100)->(273.300,151.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 271.100 151.300 271.100 172.900
[03/10 22:12:33   3636] addCustomLine AAA 271.100 151.300 292.700 151.300
[03/10 22:12:33   3636] addCustomLine AAA 271.100 172.900 292.700 172.900
[03/10 22:12:33   3636] addCustomLine AAA 292.700 151.300 292.700 172.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory3_reg_112_, Center Move (207.700,246.700)->(205.500,235.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 196.900 235.900 196.900 257.500
[03/10 22:12:33   3636] addCustomLine AAA 196.900 235.900 218.500 235.900
[03/10 22:12:33   3636] addCustomLine AAA 196.900 257.500 218.500 257.500
[03/10 22:12:33   3636] addCustomLine AAA 218.500 235.900 218.500 257.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory3_reg_91_, Center Move (306.900,52.300)->(291.300,50.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 296.100 41.500 296.100 63.100
[03/10 22:12:33   3636] addCustomLine AAA 296.100 41.500 317.700 41.500
[03/10 22:12:33   3636] addCustomLine AAA 296.100 63.100 317.700 63.100
[03/10 22:12:33   3636] addCustomLine AAA 317.700 41.500 317.700 63.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory3_reg_85_, Center Move (160.100,50.500)->(171.500,52.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 149.300 39.700 149.300 61.300
[03/10 22:12:33   3636] addCustomLine AAA 149.300 39.700 170.900 39.700
[03/10 22:12:33   3636] addCustomLine AAA 149.300 61.300 170.900 61.300
[03/10 22:12:33   3636] addCustomLine AAA 170.900 39.700 170.900 61.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory3_reg_24_, Center Move (198.300,246.700)->(186.700,244.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 187.500 235.900 187.500 257.500
[03/10 22:12:33   3636] addCustomLine AAA 187.500 235.900 209.100 235.900
[03/10 22:12:33   3636] addCustomLine AAA 187.500 257.500 209.100 257.500
[03/10 22:12:33   3636] addCustomLine AAA 209.100 235.900 209.100 257.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory3_reg_10_, Center Move (111.100,109.900)->(109.300,99.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 100.300 99.100 100.300 120.700
[03/10 22:12:33   3636] addCustomLine AAA 100.300 99.100 121.900 99.100
[03/10 22:12:33   3636] addCustomLine AAA 100.300 120.700 121.900 120.700
[03/10 22:12:33   3636] addCustomLine AAA 121.900 99.100 121.900 120.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory3_reg_8_, Center Move (84.300,48.700)->(80.700,59.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 73.500 37.900 73.500 59.500
[03/10 22:12:33   3636] addCustomLine AAA 73.500 37.900 95.100 37.900
[03/10 22:12:33   3636] addCustomLine AAA 73.500 59.500 95.100 59.500
[03/10 22:12:33   3636] addCustomLine AAA 95.100 37.900 95.100 59.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory3_reg_5_, Center Move (109.500,39.700)->(97.900,50.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 98.700 28.900 98.700 50.500
[03/10 22:12:33   3636] addCustomLine AAA 98.700 28.900 120.300 28.900
[03/10 22:12:33   3636] addCustomLine AAA 98.700 50.500 120.300 50.500
[03/10 22:12:33   3636] addCustomLine AAA 120.300 28.900 120.300 50.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory4_reg_112_, Center Move (214.700,244.900)->(206.500,234.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 203.900 234.100 203.900 255.700
[03/10 22:12:33   3636] addCustomLine AAA 203.900 234.100 225.500 234.100
[03/10 22:12:33   3636] addCustomLine AAA 203.900 255.700 225.500 255.700
[03/10 22:12:33   3636] addCustomLine AAA 225.500 234.100 225.500 255.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/memory4_reg_88_, Center Move (300.300,19.900)->(298.700,30.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 289.500 9.100 289.500 30.700
[03/10 22:12:33   3636] addCustomLine AAA 289.500 9.100 311.100 9.100
[03/10 22:12:33   3636] addCustomLine AAA 289.500 30.700 311.100 30.700
[03/10 22:12:33   3636] addCustomLine AAA 311.100 9.100 311.100 30.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/Q_reg_118_, Center Move (191.100,113.500)->(188.100,124.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 180.300 102.700 180.300 124.300
[03/10 22:12:33   3636] addCustomLine AAA 180.300 102.700 201.900 102.700
[03/10 22:12:33   3636] addCustomLine AAA 180.300 124.300 201.900 124.300
[03/10 22:12:33   3636] addCustomLine AAA 201.900 102.700 201.900 124.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/Q_reg_79_, Center Move (146.100,88.300)->(135.100,91.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 135.300 77.500 135.300 99.100
[03/10 22:12:33   3636] addCustomLine AAA 135.300 77.500 156.900 77.500
[03/10 22:12:33   3636] addCustomLine AAA 135.300 99.100 156.900 99.100
[03/10 22:12:33   3636] addCustomLine AAA 156.900 77.500 156.900 99.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/Q_reg_43_, Center Move (114.500,66.700)->(120.700,77.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 103.700 55.900 103.700 77.500
[03/10 22:12:33   3636] addCustomLine AAA 103.700 55.900 125.300 55.900
[03/10 22:12:33   3636] addCustomLine AAA 103.700 77.500 125.300 77.500
[03/10 22:12:33   3636] addCustomLine AAA 125.300 55.900 125.300 77.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/Q_reg_32_, Center Move (104.900,127.900)->(104.000,138.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 94.100 117.100 94.100 138.700
[03/10 22:12:33   3636] addCustomLine AAA 94.100 117.100 115.700 117.100
[03/10 22:12:33   3636] addCustomLine AAA 94.100 138.700 115.700 138.700
[03/10 22:12:33   3636] addCustomLine AAA 115.700 117.100 115.700 138.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: psum_mem_instance/Q_reg_5_, Center Move (106.300,10.900)->(99.500,21.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 95.500 0.100 95.500 21.700
[03/10 22:12:33   3636] addCustomLine AAA 95.500 0.100 117.100 0.100
[03/10 22:12:33   3636] addCustomLine AAA 95.500 21.700 117.100 21.700
[03/10 22:12:33   3636] addCustomLine AAA 117.100 0.100 117.100 21.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_, Center Move (332.900,417.700)->(341.900,406.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 322.100 406.900 322.100 428.500
[03/10 22:12:33   3636] addCustomLine AAA 322.100 406.900 343.700 406.900
[03/10 22:12:33   3636] addCustomLine AAA 322.100 428.500 343.700 428.500
[03/10 22:12:33   3636] addCustomLine AAA 343.700 406.900 343.700 428.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_, Center Move (333.100,408.700)->(341.900,397.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 322.300 397.900 322.300 419.500
[03/10 22:12:33   3636] addCustomLine AAA 322.300 397.900 343.900 397.900
[03/10 22:12:33   3636] addCustomLine AAA 322.300 419.500 343.900 419.500
[03/10 22:12:33   3636] addCustomLine AAA 343.900 397.900 343.900 419.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_, Center Move (335.100,410.500)->(339.100,399.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 324.300 399.700 324.300 421.300
[03/10 22:12:33   3636] addCustomLine AAA 324.300 399.700 345.900 399.700
[03/10 22:12:33   3636] addCustomLine AAA 324.300 421.300 345.900 421.300
[03/10 22:12:33   3636] addCustomLine AAA 345.900 399.700 345.900 421.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_, Center Move (362.300,316.900)->(368.700,327.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 351.500 306.100 351.500 327.700
[03/10 22:12:33   3636] addCustomLine AAA 351.500 306.100 373.100 306.100
[03/10 22:12:33   3636] addCustomLine AAA 351.500 327.700 373.100 327.700
[03/10 22:12:33   3636] addCustomLine AAA 373.100 306.100 373.100 327.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_, Center Move (355.500,315.100)->(347.100,325.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 344.700 304.300 344.700 325.900
[03/10 22:12:33   3636] addCustomLine AAA 344.700 304.300 366.300 304.300
[03/10 22:12:33   3636] addCustomLine AAA 344.700 325.900 366.300 325.900
[03/10 22:12:33   3636] addCustomLine AAA 366.300 304.300 366.300 325.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_, Center Move (369.500,325.900)->(369.300,336.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 358.700 315.100 358.700 336.700
[03/10 22:12:33   3636] addCustomLine AAA 358.700 315.100 380.300 315.100
[03/10 22:12:33   3636] addCustomLine AAA 358.700 336.700 380.300 336.700
[03/10 22:12:33   3636] addCustomLine AAA 380.300 315.100 380.300 336.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_, Center Move (345.100,325.900)->(350.500,336.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 334.300 315.100 334.300 336.700
[03/10 22:12:33   3636] addCustomLine AAA 334.300 315.100 355.900 315.100
[03/10 22:12:33   3636] addCustomLine AAA 334.300 336.700 355.900 336.700
[03/10 22:12:33   3636] addCustomLine AAA 355.900 315.100 355.900 336.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_, Center Move (340.300,408.700)->(351.900,397.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 329.500 397.900 329.500 419.500
[03/10 22:12:33   3636] addCustomLine AAA 329.500 397.900 351.100 397.900
[03/10 22:12:33   3636] addCustomLine AAA 329.500 419.500 351.100 419.500
[03/10 22:12:33   3636] addCustomLine AAA 351.100 397.900 351.100 419.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_, Center Move (390.500,316.900)->(391.500,327.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 379.700 306.100 379.700 327.700
[03/10 22:12:33   3636] addCustomLine AAA 379.700 306.100 401.300 306.100
[03/10 22:12:33   3636] addCustomLine AAA 379.700 327.700 401.300 327.700
[03/10 22:12:33   3636] addCustomLine AAA 401.300 306.100 401.300 327.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_, Center Move (347.700,313.300)->(344.700,324.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 336.900 302.500 336.900 324.100
[03/10 22:12:33   3636] addCustomLine AAA 336.900 302.500 358.500 302.500
[03/10 22:12:33   3636] addCustomLine AAA 336.900 324.100 358.500 324.100
[03/10 22:12:33   3636] addCustomLine AAA 358.500 302.500 358.500 324.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_, Center Move (328.100,396.100)->(329.100,385.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 317.300 385.300 317.300 406.900
[03/10 22:12:33   3636] addCustomLine AAA 317.300 385.300 338.900 385.300
[03/10 22:12:33   3636] addCustomLine AAA 317.300 406.900 338.900 406.900
[03/10 22:12:33   3636] addCustomLine AAA 338.900 385.300 338.900 406.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_, Center Move (349.900,311.500)->(363.900,311.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 339.100 300.700 339.100 322.300
[03/10 22:12:33   3636] addCustomLine AAA 339.100 300.700 360.700 300.700
[03/10 22:12:33   3636] addCustomLine AAA 339.100 322.300 360.700 322.300
[03/10 22:12:33   3636] addCustomLine AAA 360.700 300.700 360.700 322.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_, Center Move (339.300,309.700)->(335.900,320.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 328.500 298.900 328.500 320.500
[03/10 22:12:33   3636] addCustomLine AAA 328.500 298.900 350.100 298.900
[03/10 22:12:33   3636] addCustomLine AAA 328.500 320.500 350.100 320.500
[03/10 22:12:33   3636] addCustomLine AAA 350.100 298.900 350.100 320.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_, Center Move (431.900,315.100)->(429.900,304.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 421.100 304.300 421.100 325.900
[03/10 22:12:33   3636] addCustomLine AAA 421.100 304.300 442.700 304.300
[03/10 22:12:33   3636] addCustomLine AAA 421.100 325.900 442.700 325.900
[03/10 22:12:33   3636] addCustomLine AAA 442.700 304.300 442.700 325.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_, Center Move (413.500,293.500)->(399.500,289.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 402.700 282.700 402.700 304.300
[03/10 22:12:33   3636] addCustomLine AAA 402.700 282.700 424.300 282.700
[03/10 22:12:33   3636] addCustomLine AAA 402.700 304.300 424.300 304.300
[03/10 22:12:33   3636] addCustomLine AAA 424.300 282.700 424.300 304.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_, Center Move (322.700,212.500)->(333.500,223.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 311.900 201.700 311.900 223.300
[03/10 22:12:33   3636] addCustomLine AAA 311.900 201.700 333.500 201.700
[03/10 22:12:33   3636] addCustomLine AAA 311.900 223.300 333.500 223.300
[03/10 22:12:33   3636] addCustomLine AAA 333.500 201.700 333.500 223.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_, Center Move (323.100,214.300)->(334.500,225.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 312.300 203.500 312.300 225.100
[03/10 22:12:33   3636] addCustomLine AAA 312.300 203.500 333.900 203.500
[03/10 22:12:33   3636] addCustomLine AAA 312.300 225.100 333.900 225.100
[03/10 22:12:33   3636] addCustomLine AAA 333.900 203.500 333.900 225.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_, Center Move (327.900,214.300)->(338.900,221.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 317.100 203.500 317.100 225.100
[03/10 22:12:33   3636] addCustomLine AAA 317.100 203.500 338.700 203.500
[03/10 22:12:33   3636] addCustomLine AAA 317.100 225.100 338.700 225.100
[03/10 22:12:33   3636] addCustomLine AAA 338.700 203.500 338.700 225.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_, Center Move (337.100,252.100)->(325.900,250.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 326.300 241.300 326.300 262.900
[03/10 22:12:33   3636] addCustomLine AAA 326.300 241.300 347.900 241.300
[03/10 22:12:33   3636] addCustomLine AAA 326.300 262.900 347.900 262.900
[03/10 22:12:33   3636] addCustomLine AAA 347.900 241.300 347.900 262.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_, Center Move (331.500,221.500)->(339.700,232.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 320.700 210.700 320.700 232.300
[03/10 22:12:33   3636] addCustomLine AAA 320.700 210.700 342.300 210.700
[03/10 22:12:33   3636] addCustomLine AAA 320.700 232.300 342.300 232.300
[03/10 22:12:33   3636] addCustomLine AAA 342.300 210.700 342.300 232.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_, Center Move (415.300,286.300)->(413.300,275.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 404.500 275.500 404.500 297.100
[03/10 22:12:33   3636] addCustomLine AAA 404.500 275.500 426.100 275.500
[03/10 22:12:33   3636] addCustomLine AAA 404.500 297.100 426.100 297.100
[03/10 22:12:33   3636] addCustomLine AAA 426.100 275.500 426.100 297.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_, Center Move (417.100,307.900)->(415.100,297.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 406.300 297.100 406.300 318.700
[03/10 22:12:33   3636] addCustomLine AAA 406.300 297.100 427.900 297.100
[03/10 22:12:33   3636] addCustomLine AAA 406.300 318.700 427.900 318.700
[03/10 22:12:33   3636] addCustomLine AAA 427.900 297.100 427.900 318.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_, Center Move (422.300,311.500)->(420.300,300.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 411.500 300.700 411.500 322.300
[03/10 22:12:33   3636] addCustomLine AAA 411.500 300.700 433.100 300.700
[03/10 22:12:33   3636] addCustomLine AAA 411.500 322.300 433.100 322.300
[03/10 22:12:33   3636] addCustomLine AAA 433.100 300.700 433.100 322.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_, Center Move (328.100,212.500)->(338.900,212.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 317.300 201.700 317.300 223.300
[03/10 22:12:33   3636] addCustomLine AAA 317.300 201.700 338.900 201.700
[03/10 22:12:33   3636] addCustomLine AAA 317.300 223.300 338.900 223.300
[03/10 22:12:33   3636] addCustomLine AAA 338.900 201.700 338.900 223.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_, Center Move (323.500,208.900)->(334.300,210.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 312.700 198.100 312.700 219.700
[03/10 22:12:33   3636] addCustomLine AAA 312.700 198.100 334.300 198.100
[03/10 22:12:33   3636] addCustomLine AAA 312.700 219.700 334.300 219.700
[03/10 22:12:33   3636] addCustomLine AAA 334.300 198.100 334.300 219.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/load_ready_q_reg, Center Move (325.500,149.500)->(331.500,138.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 314.700 138.700 314.700 160.300
[03/10 22:12:33   3636] addCustomLine AAA 314.700 138.700 336.300 138.700
[03/10 22:12:33   3636] addCustomLine AAA 314.700 160.300 336.300 160.300
[03/10 22:12:33   3636] addCustomLine AAA 336.300 138.700 336.300 160.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_, Center Move (320.300,203.500)->(331.100,207.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 309.500 192.700 309.500 214.300
[03/10 22:12:33   3636] addCustomLine AAA 309.500 192.700 331.100 192.700
[03/10 22:12:33   3636] addCustomLine AAA 309.500 214.300 331.100 214.300
[03/10 22:12:33   3636] addCustomLine AAA 331.100 192.700 331.100 214.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_, Center Move (445.500,37.900)->(444.100,48.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 434.700 27.100 434.700 48.700
[03/10 22:12:33   3636] addCustomLine AAA 434.700 27.100 456.300 27.100
[03/10 22:12:33   3636] addCustomLine AAA 434.700 48.700 456.300 48.700
[03/10 22:12:33   3636] addCustomLine AAA 456.300 27.100 456.300 48.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_, Center Move (391.100,84.700)->(379.900,84.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 380.300 73.900 380.300 95.500
[03/10 22:12:33   3636] addCustomLine AAA 380.300 73.900 401.900 73.900
[03/10 22:12:33   3636] addCustomLine AAA 380.300 95.500 401.900 95.500
[03/10 22:12:33   3636] addCustomLine AAA 401.900 73.900 401.900 95.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_, Center Move (48.000,75.700)->(50.600,86.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 37.200 64.900 37.200 86.500
[03/10 22:12:33   3636] addCustomLine AAA 37.200 64.900 58.800 64.900
[03/10 22:12:33   3636] addCustomLine AAA 37.200 86.500 58.800 86.500
[03/10 22:12:33   3636] addCustomLine AAA 58.800 64.900 58.800 86.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_3_, Center Move (54.000,75.700)->(54.600,86.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 43.200 64.900 43.200 86.500
[03/10 22:12:33   3636] addCustomLine AAA 43.200 64.900 64.800 64.900
[03/10 22:12:33   3636] addCustomLine AAA 43.200 86.500 64.800 86.500
[03/10 22:12:33   3636] addCustomLine AAA 64.800 64.900 64.800 86.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_, Center Move (22.800,113.500)->(34.200,117.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 12.000 102.700 12.000 124.300
[03/10 22:12:33   3636] addCustomLine AAA 12.000 102.700 33.600 102.700
[03/10 22:12:33   3636] addCustomLine AAA 12.000 124.300 33.600 124.300
[03/10 22:12:33   3636] addCustomLine AAA 33.600 102.700 33.600 124.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_, Center Move (42.500,75.700)->(42.900,86.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 31.700 64.900 31.700 86.500
[03/10 22:12:33   3636] addCustomLine AAA 31.700 64.900 53.300 64.900
[03/10 22:12:33   3636] addCustomLine AAA 31.700 86.500 53.300 86.500
[03/10 22:12:33   3636] addCustomLine AAA 53.300 64.900 53.300 86.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_, Center Move (33.500,77.500)->(38.700,88.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 22.700 66.700 22.700 88.300
[03/10 22:12:33   3636] addCustomLine AAA 22.700 66.700 44.300 66.700
[03/10 22:12:33   3636] addCustomLine AAA 22.700 88.300 44.300 88.300
[03/10 22:12:33   3636] addCustomLine AAA 44.300 66.700 44.300 88.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_, Center Move (38.100,77.500)->(42.500,88.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 27.300 66.700 27.300 88.300
[03/10 22:12:33   3636] addCustomLine AAA 27.300 66.700 48.900 66.700
[03/10 22:12:33   3636] addCustomLine AAA 27.300 88.300 48.900 88.300
[03/10 22:12:33   3636] addCustomLine AAA 48.900 66.700 48.900 88.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_, Center Move (28.100,77.500)->(34.900,88.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 17.300 66.700 17.300 88.300
[03/10 22:12:33   3636] addCustomLine AAA 17.300 66.700 38.900 66.700
[03/10 22:12:33   3636] addCustomLine AAA 17.300 88.300 38.900 88.300
[03/10 22:12:33   3636] addCustomLine AAA 38.900 66.700 38.900 88.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_, Center Move (20.300,79.300)->(29.100,90.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 9.500 68.500 9.500 90.100
[03/10 22:12:33   3636] addCustomLine AAA 9.500 68.500 31.100 68.500
[03/10 22:12:33   3636] addCustomLine AAA 9.500 90.100 31.100 90.100
[03/10 22:12:33   3636] addCustomLine AAA 31.100 68.500 31.100 90.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_, Center Move (86.500,142.300)->(88.500,131.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 75.700 131.500 75.700 153.100
[03/10 22:12:33   3636] addCustomLine AAA 75.700 131.500 97.300 131.500
[03/10 22:12:33   3636] addCustomLine AAA 75.700 153.100 97.300 153.100
[03/10 22:12:33   3636] addCustomLine AAA 97.300 131.500 97.300 153.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_0_, Center Move (205.000,252.100)->(201.200,262.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 194.200 241.300 194.200 262.900
[03/10 22:12:33   3636] addCustomLine AAA 194.200 241.300 215.800 241.300
[03/10 22:12:33   3636] addCustomLine AAA 194.200 262.900 215.800 262.900
[03/10 22:12:33   3636] addCustomLine AAA 215.800 241.300 215.800 262.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_, Center Move (217.200,268.300)->(205.200,270.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 206.400 257.500 206.400 279.100
[03/10 22:12:33   3636] addCustomLine AAA 206.400 257.500 228.000 257.500
[03/10 22:12:33   3636] addCustomLine AAA 206.400 279.100 228.000 279.100
[03/10 22:12:33   3636] addCustomLine AAA 228.000 257.500 228.000 279.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_2_, Center Move (211.400,257.500)->(208.400,268.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 200.600 246.700 200.600 268.300
[03/10 22:12:33   3636] addCustomLine AAA 200.600 246.700 222.200 246.700
[03/10 22:12:33   3636] addCustomLine AAA 200.600 268.300 222.200 268.300
[03/10 22:12:33   3636] addCustomLine AAA 222.200 246.700 222.200 268.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_, Center Move (188.300,298.900)->(171.500,309.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 177.500 288.100 177.500 309.700
[03/10 22:12:33   3636] addCustomLine AAA 177.500 288.100 199.100 288.100
[03/10 22:12:33   3636] addCustomLine AAA 177.500 309.700 199.100 309.700
[03/10 22:12:33   3636] addCustomLine AAA 199.100 288.100 199.100 309.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_, Center Move (240.300,138.700)->(238.300,149.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 229.500 127.900 229.500 149.500
[03/10 22:12:33   3636] addCustomLine AAA 229.500 127.900 251.100 127.900
[03/10 22:12:33   3636] addCustomLine AAA 229.500 149.500 251.100 149.500
[03/10 22:12:33   3636] addCustomLine AAA 251.100 127.900 251.100 149.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_2__fifo_instance/q7_reg_19_, Center Move (233.500,136.900)->(230.900,147.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 222.700 126.100 222.700 147.700
[03/10 22:12:33   3636] addCustomLine AAA 222.700 126.100 244.300 126.100
[03/10 22:12:33   3636] addCustomLine AAA 222.700 147.700 244.300 147.700
[03/10 22:12:33   3636] addCustomLine AAA 244.300 126.100 244.300 147.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_, Center Move (275.100,180.100)->(262.100,181.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 264.300 169.300 264.300 190.900
[03/10 22:12:33   3636] addCustomLine AAA 264.300 169.300 285.900 169.300
[03/10 22:12:33   3636] addCustomLine AAA 264.300 190.900 285.900 190.900
[03/10 22:12:33   3636] addCustomLine AAA 285.900 169.300 285.900 190.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_, Center Move (229.200,138.700)->(228.000,149.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 218.400 127.900 218.400 149.500
[03/10 22:12:33   3636] addCustomLine AAA 218.400 127.900 240.000 127.900
[03/10 22:12:33   3636] addCustomLine AAA 218.400 149.500 240.000 149.500
[03/10 22:12:33   3636] addCustomLine AAA 240.000 127.900 240.000 149.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_, Center Move (227.600,140.500)->(230.000,151.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 216.800 129.700 216.800 151.300
[03/10 22:12:33   3636] addCustomLine AAA 216.800 129.700 238.400 129.700
[03/10 22:12:33   3636] addCustomLine AAA 216.800 151.300 238.400 151.300
[03/10 22:12:33   3636] addCustomLine AAA 238.400 129.700 238.400 151.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q6_reg_0_, Center Move (117.500,153.100)->(127.500,163.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 106.700 142.300 106.700 163.900
[03/10 22:12:33   3636] addCustomLine AAA 106.700 142.300 128.300 142.300
[03/10 22:12:33   3636] addCustomLine AAA 106.700 163.900 128.300 163.900
[03/10 22:12:33   3636] addCustomLine AAA 128.300 142.300 128.300 163.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_, Center Move (120.700,171.100)->(131.900,176.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 109.900 160.300 109.900 181.900
[03/10 22:12:33   3636] addCustomLine AAA 109.900 160.300 131.500 160.300
[03/10 22:12:33   3636] addCustomLine AAA 109.900 181.900 131.500 181.900
[03/10 22:12:33   3636] addCustomLine AAA 131.500 160.300 131.500 181.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q0_reg_11_, Center Move (310.000,66.700)->(311.000,77.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 299.200 55.900 299.200 77.500
[03/10 22:12:33   3636] addCustomLine AAA 299.200 55.900 320.800 55.900
[03/10 22:12:33   3636] addCustomLine AAA 299.200 77.500 320.800 77.500
[03/10 22:12:33   3636] addCustomLine AAA 320.800 55.900 320.800 77.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_, Center Move (310.900,57.700)->(313.500,68.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 300.100 46.900 300.100 68.500
[03/10 22:12:33   3636] addCustomLine AAA 300.100 46.900 321.700 46.900
[03/10 22:12:33   3636] addCustomLine AAA 300.100 68.500 321.700 68.500
[03/10 22:12:33   3636] addCustomLine AAA 321.700 46.900 321.700 68.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_, Center Move (300.900,61.300)->(306.900,72.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 290.100 50.500 290.100 72.100
[03/10 22:12:33   3636] addCustomLine AAA 290.100 50.500 311.700 50.500
[03/10 22:12:33   3636] addCustomLine AAA 290.100 72.100 311.700 72.100
[03/10 22:12:33   3636] addCustomLine AAA 311.700 50.500 311.700 72.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_, Center Move (322.500,57.700)->(311.700,54.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 311.700 46.900 311.700 68.500
[03/10 22:12:33   3636] addCustomLine AAA 311.700 46.900 333.300 46.900
[03/10 22:12:33   3636] addCustomLine AAA 311.700 68.500 333.300 68.500
[03/10 22:12:33   3636] addCustomLine AAA 333.300 46.900 333.300 68.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_, Center Move (307.100,59.500)->(308.100,70.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 296.300 48.700 296.300 70.300
[03/10 22:12:33   3636] addCustomLine AAA 296.300 48.700 317.900 48.700
[03/10 22:12:33   3636] addCustomLine AAA 296.300 70.300 317.900 70.300
[03/10 22:12:33   3636] addCustomLine AAA 317.900 48.700 317.900 70.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q1_reg_11_, Center Move (313.800,68.500)->(314.400,81.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 303.000 57.700 303.000 79.300
[03/10 22:12:33   3636] addCustomLine AAA 303.000 57.700 324.600 57.700
[03/10 22:12:33   3636] addCustomLine AAA 303.000 79.300 324.600 79.300
[03/10 22:12:33   3636] addCustomLine AAA 324.600 57.700 324.600 79.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q4_reg_19_, Center Move (317.000,21.700)->(321.400,32.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 306.200 10.900 306.200 32.500
[03/10 22:12:33   3636] addCustomLine AAA 306.200 10.900 327.800 10.900
[03/10 22:12:33   3636] addCustomLine AAA 306.200 32.500 327.800 32.500
[03/10 22:12:33   3636] addCustomLine AAA 327.800 10.900 327.800 32.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q4_reg_18_, Center Move (323.200,19.900)->(322.200,30.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 312.400 9.100 312.400 30.700
[03/10 22:12:33   3636] addCustomLine AAA 312.400 9.100 334.000 9.100
[03/10 22:12:33   3636] addCustomLine AAA 312.400 30.700 334.000 30.700
[03/10 22:12:33   3636] addCustomLine AAA 334.000 9.100 334.000 30.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q4_reg_8_, Center Move (330.200,19.900)->(328.000,30.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 319.400 9.100 319.400 30.700
[03/10 22:12:33   3636] addCustomLine AAA 319.400 9.100 341.000 9.100
[03/10 22:12:33   3636] addCustomLine AAA 319.400 30.700 341.000 30.700
[03/10 22:12:33   3636] addCustomLine AAA 341.000 9.100 341.000 30.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_, Center Move (334.700,18.100)->(331.700,28.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 323.900 7.300 323.900 28.900
[03/10 22:12:33   3636] addCustomLine AAA 323.900 7.300 345.500 7.300
[03/10 22:12:33   3636] addCustomLine AAA 323.900 28.900 345.500 28.900
[03/10 22:12:33   3636] addCustomLine AAA 345.500 7.300 345.500 28.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q2_reg_14_, Center Move (323.900,109.900)->(334.900,117.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 313.100 99.100 313.100 120.700
[03/10 22:12:33   3636] addCustomLine AAA 313.100 99.100 334.700 99.100
[03/10 22:12:33   3636] addCustomLine AAA 313.100 120.700 334.700 120.700
[03/10 22:12:33   3636] addCustomLine AAA 334.700 99.100 334.700 120.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_, Center Move (334.100,88.300)->(331.900,99.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 323.300 77.500 323.300 99.100
[03/10 22:12:33   3636] addCustomLine AAA 323.300 77.500 344.900 77.500
[03/10 22:12:33   3636] addCustomLine AAA 323.300 99.100 344.900 99.100
[03/10 22:12:33   3636] addCustomLine AAA 344.900 77.500 344.900 99.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_, Center Move (280.700,187.300)->(280.100,198.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 269.900 176.500 269.900 198.100
[03/10 22:12:33   3636] addCustomLine AAA 269.900 176.500 291.500 176.500
[03/10 22:12:33   3636] addCustomLine AAA 269.900 198.100 291.500 198.100
[03/10 22:12:33   3636] addCustomLine AAA 291.500 176.500 291.500 198.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_, Center Move (305.200,205.300)->(303.000,216.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 294.400 194.500 294.400 216.100
[03/10 22:12:33   3636] addCustomLine AAA 294.400 194.500 316.000 194.500
[03/10 22:12:33   3636] addCustomLine AAA 294.400 216.100 316.000 216.100
[03/10 22:12:33   3636] addCustomLine AAA 316.000 194.500 316.000 216.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q1_reg_13_, Center Move (240.800,232.300)->(252.000,228.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 230.000 221.500 230.000 243.100
[03/10 22:12:33   3636] addCustomLine AAA 230.000 221.500 251.600 221.500
[03/10 22:12:33   3636] addCustomLine AAA 230.000 243.100 251.600 243.100
[03/10 22:12:33   3636] addCustomLine AAA 251.600 221.500 251.600 243.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q4_reg_14_, Center Move (243.600,248.500)->(254.400,241.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 232.800 237.700 232.800 259.300
[03/10 22:12:33   3636] addCustomLine AAA 232.800 237.700 254.400 237.700
[03/10 22:12:33   3636] addCustomLine AAA 232.800 259.300 254.400 259.300
[03/10 22:12:33   3636] addCustomLine AAA 254.400 237.700 254.400 259.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q5_reg_12_, Center Move (249.800,225.100)->(260.800,226.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 239.000 214.300 239.000 235.900
[03/10 22:12:33   3636] addCustomLine AAA 239.000 214.300 260.600 214.300
[03/10 22:12:33   3636] addCustomLine AAA 239.000 235.900 260.600 235.900
[03/10 22:12:33   3636] addCustomLine AAA 260.600 214.300 260.600 235.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q5_reg_11_, Center Move (288.000,214.300)->(292.000,225.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 277.200 203.500 277.200 225.100
[03/10 22:12:33   3636] addCustomLine AAA 277.200 203.500 298.800 203.500
[03/10 22:12:33   3636] addCustomLine AAA 277.200 225.100 298.800 225.100
[03/10 22:12:33   3636] addCustomLine AAA 298.800 203.500 298.800 225.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_, Center Move (247.900,232.300)->(260.300,232.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 237.100 221.500 237.100 243.100
[03/10 22:12:33   3636] addCustomLine AAA 237.100 221.500 258.700 221.500
[03/10 22:12:33   3636] addCustomLine AAA 237.100 243.100 258.700 243.100
[03/10 22:12:33   3636] addCustomLine AAA 258.700 221.500 258.700 243.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q3_reg_10_, Center Move (287.700,187.300)->(292.100,198.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 276.900 176.500 276.900 198.100
[03/10 22:12:33   3636] addCustomLine AAA 276.900 176.500 298.500 176.500
[03/10 22:12:33   3636] addCustomLine AAA 276.900 198.100 298.500 198.100
[03/10 22:12:33   3636] addCustomLine AAA 298.500 176.500 298.500 198.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_, Center Move (315.200,205.300)->(314.200,194.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 304.400 194.500 304.400 216.100
[03/10 22:12:33   3636] addCustomLine AAA 304.400 194.500 326.000 194.500
[03/10 22:12:33   3636] addCustomLine AAA 304.400 216.100 326.000 216.100
[03/10 22:12:33   3636] addCustomLine AAA 326.000 194.500 326.000 216.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_, Center Move (120.700,333.100)->(108.500,333.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 109.900 322.300 109.900 343.900
[03/10 22:12:33   3636] addCustomLine AAA 109.900 322.300 131.500 322.300
[03/10 22:12:33   3636] addCustomLine AAA 109.900 343.900 131.500 343.900
[03/10 22:12:33   3636] addCustomLine AAA 131.500 322.300 131.500 343.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_, Center Move (118.500,356.500)->(107.500,358.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 107.700 345.700 107.700 367.300
[03/10 22:12:33   3636] addCustomLine AAA 107.700 345.700 129.300 345.700
[03/10 22:12:33   3636] addCustomLine AAA 107.700 367.300 129.300 367.300
[03/10 22:12:33   3636] addCustomLine AAA 129.300 345.700 129.300 367.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_, Center Move (58.700,358.300)->(47.100,354.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 47.900 347.500 47.900 369.100
[03/10 22:12:33   3636] addCustomLine AAA 47.900 347.500 69.500 347.500
[03/10 22:12:33   3636] addCustomLine AAA 47.900 369.100 69.500 369.100
[03/10 22:12:33   3636] addCustomLine AAA 69.500 347.500 69.500 369.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_, Center Move (116.700,383.500)->(117.500,394.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 105.900 372.700 105.900 394.300
[03/10 22:12:33   3636] addCustomLine AAA 105.900 372.700 127.500 372.700
[03/10 22:12:33   3636] addCustomLine AAA 105.900 394.300 127.500 394.300
[03/10 22:12:33   3636] addCustomLine AAA 127.500 372.700 127.500 394.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_, Center Move (15.100,403.300)->(26.200,392.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 4.300 392.500 4.300 414.100
[03/10 22:12:33   3636] addCustomLine AAA 4.300 392.500 25.900 392.500
[03/10 22:12:33   3636] addCustomLine AAA 4.300 414.100 25.900 414.100
[03/10 22:12:33   3636] addCustomLine AAA 25.900 392.500 25.900 414.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_, Center Move (21.100,333.100)->(32.300,340.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 10.300 322.300 10.300 343.900
[03/10 22:12:33   3636] addCustomLine AAA 10.300 322.300 31.900 322.300
[03/10 22:12:33   3636] addCustomLine AAA 10.300 343.900 31.900 343.900
[03/10 22:12:33   3636] addCustomLine AAA 31.900 322.300 31.900 343.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_, Center Move (175.700,345.700)->(170.900,356.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 164.900 334.900 164.900 356.500
[03/10 22:12:33   3636] addCustomLine AAA 164.900 334.900 186.500 334.900
[03/10 22:12:33   3636] addCustomLine AAA 164.900 356.500 186.500 356.500
[03/10 22:12:33   3636] addCustomLine AAA 186.500 334.900 186.500 356.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_, Center Move (128.700,437.500)->(129.100,426.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 117.900 426.700 117.900 448.300
[03/10 22:12:33   3636] addCustomLine AAA 117.900 426.700 139.500 426.700
[03/10 22:12:33   3636] addCustomLine AAA 117.900 448.300 139.500 448.300
[03/10 22:12:33   3636] addCustomLine AAA 139.500 426.700 139.500 448.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_, Center Move (219.400,293.500)->(206.700,298.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 208.600 282.700 208.600 304.300
[03/10 22:12:33   3636] addCustomLine AAA 208.600 282.700 230.200 282.700
[03/10 22:12:33   3636] addCustomLine AAA 208.600 304.300 230.200 304.300
[03/10 22:12:33   3636] addCustomLine AAA 230.200 282.700 230.200 304.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_, Center Move (174.700,315.100)->(184.300,325.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 163.900 304.300 163.900 325.900
[03/10 22:12:33   3636] addCustomLine AAA 163.900 304.300 185.500 304.300
[03/10 22:12:33   3636] addCustomLine AAA 163.900 325.900 185.500 325.900
[03/10 22:12:33   3636] addCustomLine AAA 185.500 304.300 185.500 325.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_, Center Move (185.700,342.100)->(181.500,352.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 174.900 331.300 174.900 352.900
[03/10 22:12:33   3636] addCustomLine AAA 174.900 331.300 196.500 331.300
[03/10 22:12:33   3636] addCustomLine AAA 174.900 352.900 196.500 352.900
[03/10 22:12:33   3636] addCustomLine AAA 196.500 331.300 196.500 352.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_, Center Move (121.900,437.500)->(123.900,426.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 111.100 426.700 111.100 448.300
[03/10 22:12:33   3636] addCustomLine AAA 111.100 426.700 132.700 426.700
[03/10 22:12:33   3636] addCustomLine AAA 111.100 448.300 132.700 448.300
[03/10 22:12:33   3636] addCustomLine AAA 132.700 426.700 132.700 448.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_, Center Move (115.100,316.900)->(122.500,327.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 104.300 306.100 104.300 327.700
[03/10 22:12:33   3636] addCustomLine AAA 104.300 306.100 125.900 306.100
[03/10 22:12:33   3636] addCustomLine AAA 104.300 327.700 125.900 327.700
[03/10 22:12:33   3636] addCustomLine AAA 125.900 306.100 125.900 327.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_, Center Move (125.700,435.700)->(138.300,424.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 114.900 424.900 114.900 446.500
[03/10 22:12:33   3636] addCustomLine AAA 114.900 424.900 136.500 424.900
[03/10 22:12:33   3636] addCustomLine AAA 114.900 446.500 136.500 446.500
[03/10 22:12:33   3636] addCustomLine AAA 136.500 424.900 136.500 446.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_, Center Move (117.500,433.900)->(125.100,423.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 106.700 423.100 106.700 444.700
[03/10 22:12:33   3636] addCustomLine AAA 106.700 423.100 128.300 423.100
[03/10 22:12:33   3636] addCustomLine AAA 106.700 444.700 128.300 444.700
[03/10 22:12:33   3636] addCustomLine AAA 128.300 423.100 128.300 444.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_, Center Move (182.500,396.100)->(189.100,406.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 171.700 385.300 171.700 406.900
[03/10 22:12:33   3636] addCustomLine AAA 171.700 385.300 193.300 385.300
[03/10 22:12:33   3636] addCustomLine AAA 171.700 406.900 193.300 406.900
[03/10 22:12:33   3636] addCustomLine AAA 193.300 385.300 193.300 406.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_, Center Move (118.100,322.300)->(123.500,333.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 107.300 311.500 107.300 333.100
[03/10 22:12:33   3636] addCustomLine AAA 107.300 311.500 128.900 311.500
[03/10 22:12:33   3636] addCustomLine AAA 107.300 333.100 128.900 333.100
[03/10 22:12:33   3636] addCustomLine AAA 128.900 311.500 128.900 333.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_, Center Move (113.300,325.900)->(117.100,336.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 102.500 315.100 102.500 336.700
[03/10 22:12:33   3636] addCustomLine AAA 102.500 315.100 124.100 315.100
[03/10 22:12:33   3636] addCustomLine AAA 102.500 336.700 124.100 336.700
[03/10 22:12:33   3636] addCustomLine AAA 124.100 315.100 124.100 336.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_, Center Move (300.900,442.900)->(302.300,432.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 290.100 432.100 290.100 453.700
[03/10 22:12:33   3636] addCustomLine AAA 290.100 432.100 311.700 432.100
[03/10 22:12:33   3636] addCustomLine AAA 290.100 453.700 311.700 453.700
[03/10 22:12:33   3636] addCustomLine AAA 311.700 432.100 311.700 453.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_, Center Move (288.500,433.900)->(306.700,423.100). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 277.700 423.100 277.700 444.700
[03/10 22:12:33   3636] addCustomLine AAA 277.700 423.100 299.300 423.100
[03/10 22:12:33   3636] addCustomLine AAA 277.700 444.700 299.300 444.700
[03/10 22:12:33   3636] addCustomLine AAA 299.300 423.100 299.300 444.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_, Center Move (211.500,419.500)->(223.900,415.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 200.700 408.700 200.700 430.300
[03/10 22:12:33   3636] addCustomLine AAA 200.700 408.700 222.300 408.700
[03/10 22:12:33   3636] addCustomLine AAA 200.700 430.300 222.300 430.300
[03/10 22:12:33   3636] addCustomLine AAA 222.300 408.700 222.300 430.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_, Center Move (214.900,318.700)->(212.100,329.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 204.100 307.900 204.100 329.500
[03/10 22:12:33   3636] addCustomLine AAA 204.100 307.900 225.700 307.900
[03/10 22:12:33   3636] addCustomLine AAA 204.100 329.500 225.700 329.500
[03/10 22:12:33   3636] addCustomLine AAA 225.700 307.900 225.700 329.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_, Center Move (246.500,399.700)->(257.900,397.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 235.700 388.900 235.700 410.500
[03/10 22:12:33   3636] addCustomLine AAA 235.700 388.900 257.300 388.900
[03/10 22:12:33   3636] addCustomLine AAA 235.700 410.500 257.300 410.500
[03/10 22:12:33   3636] addCustomLine AAA 257.300 388.900 257.300 410.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_, Center Move (276.700,444.700)->(283.100,433.900). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 265.900 433.900 265.900 455.500
[03/10 22:12:33   3636] addCustomLine AAA 265.900 433.900 287.500 433.900
[03/10 22:12:33   3636] addCustomLine AAA 265.900 455.500 287.500 455.500
[03/10 22:12:33   3636] addCustomLine AAA 287.500 433.900 287.500 455.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_, Center Move (301.300,441.100)->(306.500,430.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 290.500 430.300 290.500 451.900
[03/10 22:12:33   3636] addCustomLine AAA 290.500 430.300 312.100 430.300
[03/10 22:12:33   3636] addCustomLine AAA 290.500 451.900 312.100 451.900
[03/10 22:12:33   3636] addCustomLine AAA 312.100 430.300 312.100 451.900
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_, Center Move (265.500,271.900)->(267.400,282.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 254.700 261.100 254.700 282.700
[03/10 22:12:33   3636] addCustomLine AAA 254.700 261.100 276.300 261.100
[03/10 22:12:33   3636] addCustomLine AAA 254.700 282.700 276.300 282.700
[03/10 22:12:33   3636] addCustomLine AAA 276.300 261.100 276.300 282.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_, Center Move (269.300,264.700)->(269.300,275.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 258.500 253.900 258.500 275.500
[03/10 22:12:33   3636] addCustomLine AAA 258.500 253.900 280.100 253.900
[03/10 22:12:33   3636] addCustomLine AAA 258.500 275.500 280.100 275.500
[03/10 22:12:33   3636] addCustomLine AAA 280.100 253.900 280.100 275.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_, Center Move (300.900,356.500)->(302.900,345.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 290.100 345.700 290.100 367.300
[03/10 22:12:33   3636] addCustomLine AAA 290.100 345.700 311.700 345.700
[03/10 22:12:33   3636] addCustomLine AAA 290.100 367.300 311.700 367.300
[03/10 22:12:33   3636] addCustomLine AAA 311.700 345.700 311.700 367.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_, Center Move (322.700,302.500)->(340.500,309.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 311.900 291.700 311.900 313.300
[03/10 22:12:33   3636] addCustomLine AAA 311.900 291.700 333.500 291.700
[03/10 22:12:33   3636] addCustomLine AAA 311.900 313.300 333.500 313.300
[03/10 22:12:33   3636] addCustomLine AAA 333.500 291.700 333.500 313.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_, Center Move (327.500,313.300)->(341.700,313.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 316.700 302.500 316.700 324.100
[03/10 22:12:33   3636] addCustomLine AAA 316.700 302.500 338.300 302.500
[03/10 22:12:33   3636] addCustomLine AAA 316.700 324.100 338.300 324.100
[03/10 22:12:33   3636] addCustomLine AAA 338.300 302.500 338.300 324.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_, Center Move (323.900,331.300)->(312.700,327.700). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 313.100 320.500 313.100 342.100
[03/10 22:12:33   3636] addCustomLine AAA 313.100 320.500 334.700 320.500
[03/10 22:12:33   3636] addCustomLine AAA 313.100 342.100 334.700 342.100
[03/10 22:12:33   3636] addCustomLine AAA 334.700 320.500 334.700 342.100
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_, Center Move (342.100,307.900)->(353.500,311.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 331.300 297.100 331.300 318.700
[03/10 22:12:33   3636] addCustomLine AAA 331.300 297.100 352.900 297.100
[03/10 22:12:33   3636] addCustomLine AAA 331.300 318.700 352.900 318.700
[03/10 22:12:33   3636] addCustomLine AAA 352.900 297.100 352.900 318.700
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_, Center Move (373.900,320.500)->(368.500,331.300). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 363.100 309.700 363.100 331.300
[03/10 22:12:33   3636] addCustomLine AAA 363.100 309.700 384.700 309.700
[03/10 22:12:33   3636] addCustomLine AAA 363.100 331.300 384.700 331.300
[03/10 22:12:33   3636] addCustomLine AAA 384.700 309.700 384.700 331.300
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_, Center Move (359.500,318.700)->(364.100,329.500). Limit box is: 
[03/10 22:12:33   3636] addCustomLine AAA 348.700 307.900 348.700 329.500
[03/10 22:12:33   3636] addCustomLine AAA 348.700 307.900 370.300 307.900
[03/10 22:12:33   3636] addCustomLine AAA 348.700 329.500 370.300 329.500
[03/10 22:12:33   3636] addCustomLine AAA 370.300 307.900 370.300 329.500
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 22:12:33   3636] Set place::cacheFPlanSiteMark to 0
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] *** Summary of all messages that are not suppressed in this session:
[03/10 22:12:33   3636] Severity  ID               Count  Summary                                  
[03/10 22:12:33   3636] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[03/10 22:12:33   3636] ERROR     IMPSP-2002           8  Density too high (%.1f%%), stopping deta...
[03/10 22:12:33   3636] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/10 22:12:33   3636] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/10 22:12:33   3636] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[03/10 22:12:33   3636] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[03/10 22:12:33   3636] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/10 22:12:33   3636] *** Message Summary: 21 warning(s), 8 error(s)
[03/10 22:12:33   3636] 
[03/10 22:12:33   3636] **ccopt_design ... cpu = 0:09:16, real = 0:09:14, mem = 1408.5M, totSessionCpu=1:00:37 **
[03/10 22:12:33   3636] <CMD> set_propagated_clock [all_clocks]
[03/10 22:12:33   3636] <CMD> optDesign -postCTS -hold
[03/10 22:12:33   3636] GigaOpt running with 1 threads.
[03/10 22:12:33   3636] Info: 1 threads available for lower-level modules during optimization.
[03/10 22:12:33   3636] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 22:12:33   3636] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 22:12:33   3636] -setupDynamicPowerViewAsDefaultView false
[03/10 22:12:33   3636]                                            # bool, default=false, private
[03/10 22:12:33   3636] #spOpts: N=65 
[03/10 22:12:33   3636] Core basic site is core
[03/10 22:12:33   3637] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 22:12:33   3637] #spOpts: N=65 mergeVia=F 
[03/10 22:12:33   3637] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 22:12:33   3637] 	Cell FILL1_LL, site bcore.
[03/10 22:12:33   3637] 	Cell FILL_NW_HH, site bcore.
[03/10 22:12:33   3637] 	Cell FILL_NW_LL, site bcore.
[03/10 22:12:33   3637] 	Cell GFILL, site gacore.
[03/10 22:12:33   3637] 	Cell GFILL10, site gacore.
[03/10 22:12:33   3637] 	Cell GFILL2, site gacore.
[03/10 22:12:33   3637] 	Cell GFILL3, site gacore.
[03/10 22:12:33   3637] 	Cell GFILL4, site gacore.
[03/10 22:12:33   3637] 	Cell LVLLHCD1, site bcore.
[03/10 22:12:33   3637] 	Cell LVLLHCD2, site bcore.
[03/10 22:12:33   3637] 	Cell LVLLHCD4, site bcore.
[03/10 22:12:33   3637] 	Cell LVLLHCD8, site bcore.
[03/10 22:12:33   3637] 	Cell LVLLHD1, site bcore.
[03/10 22:12:33   3637] 	Cell LVLLHD2, site bcore.
[03/10 22:12:33   3637] 	Cell LVLLHD4, site bcore.
[03/10 22:12:33   3637] 	Cell LVLLHD8, site bcore.
[03/10 22:12:33   3637] .
[03/10 22:12:35   3638] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1414.6M, totSessionCpu=1:00:39 **
[03/10 22:12:35   3638] *** optDesign -postCTS ***
[03/10 22:12:35   3638] DRC Margin: user margin 0.0
[03/10 22:12:35   3638] Hold Target Slack: user slack 0
[03/10 22:12:35   3638] Setup Target Slack: user slack 0;
[03/10 22:12:35   3638] setUsefulSkewMode -noEcoRoute
[03/10 22:12:35   3638] Start to check current routing status for nets...
[03/10 22:12:35   3638] Using hname+ instead name for net compare
[03/10 22:12:35   3638] All nets are already routed correctly.
[03/10 22:12:35   3638] End to check current routing status for nets (mem=1414.6M)
[03/10 22:12:35   3638] DEL0 does not have usable cells
[03/10 22:12:35   3638]  This may be because it is dont_use, or because it has no LEF.
[03/10 22:12:35   3638]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/10 22:12:35   3638] Type 'man IMPOPT-3080' for more detail.
[03/10 22:12:35   3638] *info: All cells identified as Buffer and Delay cells:
[03/10 22:12:35   3638] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/10 22:12:35   3638] *info: ------------------------------------------------------------------
[03/10 22:12:35   3638] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/10 22:12:35   3638] PhyDesignGrid: maxLocalDensity 0.98
[03/10 22:12:35   3638] #spOpts: N=65 mergeVia=F 
[03/10 22:12:35   3638] Core basic site is core
[03/10 22:12:35   3638] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 22:12:35   3639] GigaOpt Hold Optimizer is used
[03/10 22:12:35   3639] Include MVT Delays for Hold Opt
[03/10 22:12:35   3639] <optDesign CMD> fixhold  no -lvt Cells
[03/10 22:12:35   3639] **INFO: Num dontuse cells 396, Num usable cells 544
[03/10 22:12:35   3639] optDesignOneStep: Leakage Power Flow
[03/10 22:12:35   3639] **INFO: Num dontuse cells 396, Num usable cells 544
[03/10 22:12:35   3639] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:00:39 mem=1414.6M ***
[03/10 22:12:35   3639] Effort level <high> specified for reg2reg path_group
[03/10 22:12:36   3640] **INFO: Starting Blocking QThread with 1 CPU
[03/10 22:12:36   3640]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 22:12:36   3640] #################################################################################
[03/10 22:12:36   3640] # Design Stage: PreRoute
[03/10 22:12:36   3640] # Design Name: core
[03/10 22:12:36   3640] # Design Mode: 65nm
[03/10 22:12:36   3640] # Analysis Mode: MMMC Non-OCV 
[03/10 22:12:36   3640] # Parasitics Mode: No SPEF/RCDB
[03/10 22:12:36   3640] # Signoff Settings: SI Off 
[03/10 22:12:36   3640] #################################################################################
[03/10 22:12:36   3640] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:12:36   3640] Calculate delays in BcWc mode...
[03/10 22:12:36   3640] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/10 22:12:36   3640] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 22:12:36   3640] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 22:12:36   3640] End delay calculation. (MEM=6.42578 CPU=0:00:03.7 REAL=0:00:04.0)
[03/10 22:12:36   3640] *** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 6.4M) ***
[03/10 22:12:36   3640] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:00:12.0 mem=6.4M)
[03/10 22:12:36   3640] 
[03/10 22:12:36   3640] Active hold views:
[03/10 22:12:36   3640]  BC_VIEW
[03/10 22:12:36   3640]   Dominating endpoints: 0
[03/10 22:12:36   3640]   Dominating TNS: -0.000
[03/10 22:12:36   3640] 
[03/10 22:12:36   3640] Done building cte hold timing graph (fixHold) cpu=0:00:06.1 real=0:00:06.0 totSessionCpu=0:00:12.1 mem=6.4M ***
[03/10 22:12:36   3640] ** Profile ** Start :  cpu=0:00:00.0, mem=6.4M
[03/10 22:12:36   3640] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=6.4M
[03/10 22:12:36   3640] Done building hold timer [27582 node(s), 44307 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.7 real=0:00:07.0 totSessionCpu=0:00:13.7 mem=6.4M ***
[03/10 22:12:44   3647]  
_______________________________________________________________________
[03/10 22:12:44   3647] Done building cte setup timing graph (fixHold) cpu=0:00:08.3 real=0:00:09.0 totSessionCpu=1:00:48 mem=1414.6M ***
[03/10 22:12:44   3647] ** Profile ** Start :  cpu=0:00:00.0, mem=1414.6M
[03/10 22:12:45   3647] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1422.6M
[03/10 22:12:45   3648] *info: category slack lower bound [L -349.3] default
[03/10 22:12:45   3648] *info: category slack lower bound [H -285.8] reg2reg 
[03/10 22:12:45   3648] --------------------------------------------------- 
[03/10 22:12:45   3648]    Setup Violation Summary with Target Slack (0.000 ns)
[03/10 22:12:45   3648] --------------------------------------------------- 
[03/10 22:12:45   3648]          WNS    reg2regWNS
[03/10 22:12:45   3648]    -0.349 ns     -0.286 ns
[03/10 22:12:45   3648] --------------------------------------------------- 
[03/10 22:12:46   3648] Restoring autoHoldViews:  BC_VIEW
[03/10 22:12:46   3649] ** Profile ** Start :  cpu=0:00:00.0, mem=1422.6M
[03/10 22:12:46   3649] ** Profile ** Other data :  cpu=0:00:00.1, mem=1422.6M
[03/10 22:12:46   3649] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1422.6M
[03/10 22:12:46   3649] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.286  | -0.349  |
|           TNS (ns):|-248.068 |-217.751 | -30.316 |
|    Violating Paths:|  1876   |  1716   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.122  | -0.122  |  0.000  |
|           TNS (ns):| -4.215  | -4.215  |  0.000  |
|    Violating Paths:|   123   |   123   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.957%
       (98.879% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/10 22:12:46   3649] Identified SBFF number: 199
[03/10 22:12:46   3649] Identified MBFF number: 0
[03/10 22:12:46   3649] Not identified SBFF number: 0
[03/10 22:12:46   3649] Not identified MBFF number: 0
[03/10 22:12:46   3649] Number of sequential cells which are not FFs: 104
[03/10 22:12:46   3649] 
[03/10 22:12:46   3649] Summary for sequential cells idenfication: 
[03/10 22:12:46   3649] Identified SBFF number: 199
[03/10 22:12:46   3649] Identified MBFF number: 0
[03/10 22:12:46   3649] Not identified SBFF number: 0
[03/10 22:12:46   3649] Not identified MBFF number: 0
[03/10 22:12:46   3649] Number of sequential cells which are not FFs: 104
[03/10 22:12:46   3649] 
[03/10 22:12:47   3650] 
[03/10 22:12:47   3650] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/10 22:12:47   3650] *Info: worst delay setup view: WC_VIEW
[03/10 22:12:47   3650] Footprint list for hold buffering (delay unit: ps)
[03/10 22:12:47   3650] =================================================================
[03/10 22:12:47   3650] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/10 22:12:47   3650] ------------------------------------------------------------------
[03/10 22:12:47   3650] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/10 22:12:47   3650] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/10 22:12:47   3650] =================================================================
[03/10 22:12:48   3650] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1414.6M, totSessionCpu=1:00:51 **
[03/10 22:12:48   3651] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/10 22:12:48   3651] *info: Run optDesign holdfix with 1 thread.
[03/10 22:12:48   3651] Info: 92 nets with fixed/cover wires excluded.
[03/10 22:12:48   3651] Info: 204 clock nets excluded from IPO operation.
[03/10 22:12:48   3651] --------------------------------------------------- 
[03/10 22:12:48   3651]    Hold Timing Summary  - Initial 
[03/10 22:12:48   3651] --------------------------------------------------- 
[03/10 22:12:48   3651]  Target slack: 0.000 ns
[03/10 22:12:48   3651] View: BC_VIEW 
[03/10 22:12:48   3651] 	WNS: -0.122 
[03/10 22:12:48   3651] 	TNS: -4.215 
[03/10 22:12:48   3651] 	VP: 123 
[03/10 22:12:48   3651] 	Worst hold path end point: ofifo_inst/col_idx_4__fifo_instance/q1_reg_0_/D 
[03/10 22:12:48   3651] --------------------------------------------------- 
[03/10 22:12:48   3651]    Setup Timing Summary  - Initial 
[03/10 22:12:48   3651] --------------------------------------------------- 
[03/10 22:12:48   3651]  Target slack: 0.000 ns
[03/10 22:12:48   3651] View: WC_VIEW 
[03/10 22:12:48   3651] 	WNS: -0.349 
[03/10 22:12:48   3651] 	TNS: -248.068 
[03/10 22:12:48   3651] 	VP: 1874 
[03/10 22:12:48   3651] 	Worst setup path end point:sum_out[72] 
[03/10 22:12:48   3651] --------------------------------------------------- 
[03/10 22:12:48   3651] PhyDesignGrid: maxLocalDensity 0.98
[03/10 22:12:48   3651] #spOpts: N=65 mergeVia=F 
[03/10 22:12:48   3651] 
[03/10 22:12:48   3651] *** Starting Core Fixing (fixHold) cpu=0:00:12.1 real=0:00:13.0 totSessionCpu=1:00:52 mem=1636.5M density=98.879% ***
[03/10 22:12:48   3651] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/10 22:12:48   3651] 
[03/10 22:12:48   3651] Phase I ......
[03/10 22:12:48   3651] *info: Multithread Hold Batch Commit is enabled
[03/10 22:12:48   3651] *info: Levelized Batch Commit is enabled
[03/10 22:12:48   3651] Executing transform: ECO Safe Resize
[03/10 22:12:49   3651] Worst hold path end point:
[03/10 22:12:49   3651]   ofifo_inst/col_idx_4__fifo_instance/q1_reg_0_/D
[03/10 22:12:49   3651]     net: array_out[80] (nrTerm=9)
[03/10 22:12:49   3651] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/10 22:12:49   3651] ===========================================================================================
[03/10 22:12:49   3651]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/10 22:12:49   3651] ------------------------------------------------------------------------------------------
[03/10 22:12:49   3651]  Hold WNS :      -0.1220
[03/10 22:12:49   3651]       TNS :      -4.2149
[03/10 22:12:49   3651]       #VP :          123
[03/10 22:12:49   3651]   Density :      98.879%
[03/10 22:12:49   3651] ------------------------------------------------------------------------------------------
[03/10 22:12:49   3651]  cpu=0:00:12.5 real=0:00:14.0 totSessionCpu=1:00:52 mem=1636.5M
[03/10 22:12:49   3651] ===========================================================================================
[03/10 22:12:49   3651] 
[03/10 22:12:49   3651] Executing transform: AddBuffer + LegalResize
[03/10 22:12:49   3652] Worst hold path end point:
[03/10 22:12:49   3652]   ofifo_inst/col_idx_4__fifo_instance/q1_reg_0_/D
[03/10 22:12:49   3652]     net: array_out[80] (nrTerm=9)
[03/10 22:12:49   3652] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/10 22:12:49   3652] ===========================================================================================
[03/10 22:12:49   3652]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/10 22:12:49   3652] ------------------------------------------------------------------------------------------
[03/10 22:12:49   3652]  Hold WNS :      -0.1220
[03/10 22:12:49   3652]       TNS :      -4.2149
[03/10 22:12:49   3652]       #VP :          123
[03/10 22:12:49   3652]   Density :      98.879%
[03/10 22:12:49   3652] ------------------------------------------------------------------------------------------
[03/10 22:12:49   3652]  cpu=0:00:12.6 real=0:00:14.0 totSessionCpu=1:00:52 mem=1636.5M
[03/10 22:12:49   3652] ===========================================================================================
[03/10 22:12:49   3652] 
[03/10 22:12:49   3652] --------------------------------------------------- 
[03/10 22:12:49   3652]    Hold Timing Summary  - Phase I 
[03/10 22:12:49   3652] --------------------------------------------------- 
[03/10 22:12:49   3652]  Target slack: 0.000 ns
[03/10 22:12:49   3652] View: BC_VIEW 
[03/10 22:12:49   3652] 	WNS: -0.122 
[03/10 22:12:49   3652] 	TNS: -4.215 
[03/10 22:12:49   3652] 	VP: 123 
[03/10 22:12:49   3652] 	Worst hold path end point: ofifo_inst/col_idx_4__fifo_instance/q1_reg_0_/D 
[03/10 22:12:49   3652] --------------------------------------------------- 
[03/10 22:12:49   3652]    Setup Timing Summary  - Phase I 
[03/10 22:12:49   3652] --------------------------------------------------- 
[03/10 22:12:49   3652]  Target slack: 0.000 ns
[03/10 22:12:49   3652] View: WC_VIEW 
[03/10 22:12:49   3652] 	WNS: -0.349 
[03/10 22:12:49   3652] 	TNS: -248.068 
[03/10 22:12:49   3652] 	VP: 1874 
[03/10 22:12:49   3652] 	Worst setup path end point:sum_out[72] 
[03/10 22:12:49   3652] --------------------------------------------------- 
[03/10 22:12:49   3652] 
[03/10 22:12:49   3652] *** Finished Core Fixing (fixHold) cpu=0:00:12.8 real=0:00:14.0 totSessionCpu=1:00:52 mem=1636.5M density=98.879% ***
[03/10 22:12:49   3652] *info:
[03/10 22:12:49   3652] 
[03/10 22:12:49   3652] 
[03/10 22:12:49   3652] =======================================================================
[03/10 22:12:49   3652]                 Reasons for remaining hold violations
[03/10 22:12:49   3652] =======================================================================
[03/10 22:12:49   3652] *info: Total 578 net(s) have violated hold timing slacks.
[03/10 22:12:49   3652] 
[03/10 22:12:49   3652] Buffering failure reasons
[03/10 22:12:49   3652] ------------------------------------------------
[03/10 22:12:49   3652] *info:   578 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n212
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n211
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n193
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n192
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n190
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n182
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n181
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n180
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n171
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n170
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n169
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n168
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/FE_RN_412_0
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n89
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n80
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n68
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n64
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n207
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n204
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n203
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n197
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n196
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n193
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n192
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n181
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n180
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n170
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n169
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n165
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n159
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_3__fifo_instance/n211
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_3__fifo_instance/n209
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_3__fifo_instance/n190
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_3__fifo_instance/n181
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_3__fifo_instance/n179
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4273_0
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_395_0
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n80
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n68
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n215
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n204
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n186
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n177
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n175
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n166
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n106
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n102
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n94
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n91
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n75
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n74
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n71
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n134
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n131
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n114
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n111
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n102
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[96]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[88]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[80]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[72]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[503]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[377]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[376]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[369]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[368]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[361]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[360]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[353]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[352]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[345]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[344]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[337]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[336]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[329]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[328]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[321]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[320]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[311]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[304]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[296]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[288]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[280]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[272]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[264]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[248]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[127]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[120]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[119]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[112]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[111]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[104]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[8]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[64]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[56]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[49]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[41]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[17]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n982
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n981
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n978
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n956
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n955
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n952
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n949
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n61
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n60
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n59
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n44
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n43
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n42
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n164
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1577
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1576
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1575
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1550
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1547
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1534
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1533
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1532
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1530
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1487
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1486
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1485
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n148
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n147
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n146
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1454
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1453
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1452
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1450
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1300
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1299
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1298
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1297
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1296
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1295
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1294
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1293
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1146
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1135
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1127
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1101
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5112_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4334_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4333_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_21
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1684_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1617_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1616_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1323_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1148_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1124_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1346_n_32_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3785_key_q_24_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3780_key_q_40_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3758_key_q_40_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3650_key_q_24_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3558_key_q_32_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3533_n_56_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3391_n_40_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3386_n_1_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3134_n1135
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3014_n1146
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2983_key_q_48_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1395_n982
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[53]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[47]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[21]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN2624_n_41_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN2555_n_17_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN2197_n_9_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1539
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n151
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1505
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1447
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_43_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_42_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n986
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1626
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1142
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n942
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n905
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n898
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n897
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n882
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n874
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n832
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n827
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n822
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n821
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n793
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n792
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n791
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n790
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n789
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n787
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n786
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n785
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n784
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n783
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n782
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n781
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n780
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n779
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n778
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n777
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n776
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n775
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n774
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n773
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n772
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n771
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n770
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n767
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n762
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n761
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n760
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n756
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n755
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n744
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n743
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n742
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n741
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n740
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n739
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n738
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n737
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n736
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n732
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n731
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n730
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n729
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n728
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n727
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n726
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n725
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n724
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n720
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n716
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n715
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n708
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n706
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n705
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n704
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n702
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n701
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n700
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n699
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n691
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n690
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n683
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n682
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n681
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n680
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n679
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n678
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n644
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n643
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n642
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n640
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n636
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n634
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n628
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n518
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n516
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n514
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n511
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n509
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n501
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n499
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n498
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n333
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n237
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n236
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1654
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1653
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1652
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1634
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1633
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1632
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1631
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1629
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1628
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1627
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1626
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1625
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1624
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1623
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1621
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1620
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1619
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1617
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n149
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5301_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5299_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5298_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4887_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4886_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4885_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4855_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4854_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4853_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_43
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3951_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3941_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3324_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1915_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1914_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_19
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1010_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1009_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1008_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1007_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFN477_key_q_35_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFN1192_q_temp_352_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4317_key_q_33_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4138_n760
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4110_n832
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4109_n898
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3920_key_q_57_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2982_key_q_40_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2981_key_q_40_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2023_key_q_32_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2022_key_q_32_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1999_n1621
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1821_n1617
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1753_n1619
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1634_n942
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1540_key_q_48_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1539_key_q_48_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1479_key_q_16_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1477_key_q_16_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[9]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[8]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[57]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[56]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[49]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[48]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[41]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[40]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[3]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[35]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[33]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[32]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[25]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[24]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[1]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[17]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[16]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[0]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_65
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_10
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/FE_OFN570_q_temp_336_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n988
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n950
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1586
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1585
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1584
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1548
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1545
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1517
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1448
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1447
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1102
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1101
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1100
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1099
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1098
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1096
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1095
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1011
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5447_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1166_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1274_q_temp_272_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1158_key_q_16_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[53]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_24
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_2
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN366_key_q_8_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1157_key_q_16_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OCPN3901_key_q_40_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n224
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n204
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n203
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1630
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1629
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1628
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1611
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1610
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1608
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1589
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1588
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1586
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1556
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1485
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1125
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1123
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1122
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1121
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1120
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1119
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1117
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1110
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1068
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1028
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1022
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1002
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_563_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5452_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3866_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3865_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_381_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1020_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1017_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3787_key_q_40_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3646_n1002
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3528_key_q_48_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3109_q_temp_248_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[8]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[48]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[40]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[24]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[16]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_2
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN286_key_q_8_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1159_key_q_16_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n998
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n993
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n969
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n244
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n225
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n220
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n196
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1628
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1627
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1626
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1607
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1606
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1605
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1588
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1587
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1584
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1547
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1546
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1545
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1517
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1516
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1515
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1513
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1487
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1485
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1482
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1459
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1457
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1456
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1455
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1452
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1115
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1113
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1112
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1111
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1110
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1109
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1108
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1107
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1106
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1101
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1100
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1059
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1056
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1013
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1009
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1008
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4383_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4382_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1998_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1997_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_149_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_148_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_147_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1450_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1267_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1096_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1095_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3873_n1459
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3546_FE_RN_56
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3131_q_temp_127_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3020_key_q_63_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2788_q_temp_111_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2595_FE_RN_1096_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2397_q_temp_119_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1485_FE_RN_1096_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1484_FE_RN_1096_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[15]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_56
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_46
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_36
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN414_key_q_40_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1155_q_temp_64_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1154_q_temp_64_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1138_key_q_0_
[03/10 22:12:49   3652] 	array_out[85]
[03/10 22:12:49   3652] 	array_out[84]
[03/10 22:12:49   3652] 	array_out[83]
[03/10 22:12:49   3652] 	array_out[81]
[03/10 22:12:49   3652] 	array_out[80]
[03/10 22:12:49   3652] 	array_out[78]
[03/10 22:12:49   3652] 	array_out[60]
[03/10 22:12:49   3652] 	array_out[58]
[03/10 22:12:49   3652] 	array_out[41]
[03/10 22:12:49   3652] 	array_out[1]
[03/10 22:12:49   3652] 	array_out[18]
[03/10 22:12:49   3652] 	array_out[17]
[03/10 22:12:49   3652] 	array_out[158]
[03/10 22:12:49   3652] 	array_out[157]
[03/10 22:12:49   3652] 	array_out[142]
[03/10 22:12:49   3652] 	array_out[141]
[03/10 22:12:49   3652] 	array_out[140]
[03/10 22:12:49   3652] 	array_out[138]
[03/10 22:12:49   3652] 	array_out[100]
[03/10 22:12:49   3652] 	array_out[0]
[03/10 22:12:49   3652] 	FE_OCPN4385_array_out_1_
[03/10 22:12:49   3652] 	FE_OCPN4278_array_out_141_
[03/10 22:12:49   3652] 	FE_OCPN4273_array_out_142_
[03/10 22:12:49   3652] 
[03/10 22:12:49   3652] 
[03/10 22:12:49   3652] Resizing failure reasons
[03/10 22:12:49   3652] ------------------------------------------------
[03/10 22:12:49   3652] *info:   578 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n212
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n211
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n193
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n192
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n190
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n182
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n181
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n180
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n171
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n170
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n169
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/n168
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_7__fifo_instance/FE_RN_412_0
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n89
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n80
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n68
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n64
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n207
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n204
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n203
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n197
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n196
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n193
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n192
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n181
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n180
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n170
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n169
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n165
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_4__fifo_instance/n159
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_3__fifo_instance/n211
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_3__fifo_instance/n209
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_3__fifo_instance/n190
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_3__fifo_instance/n181
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_3__fifo_instance/n179
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4273_0
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_395_0
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n80
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n68
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n215
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n204
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n186
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n177
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n175
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n166
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n106
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_2__fifo_instance/n102
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n94
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n91
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n75
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n74
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n71
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n134
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n131
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n114
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n111
[03/10 22:12:49   3652] 	ofifo_inst/col_idx_0__fifo_instance/n102
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[96]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[88]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[80]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[72]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[503]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[377]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[376]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[369]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[368]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[361]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[360]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[353]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[352]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[345]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[344]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[337]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[336]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[329]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[328]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[321]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[320]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[311]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[304]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[296]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[288]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[280]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[272]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[264]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[248]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[127]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[120]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[119]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[112]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[111]
[03/10 22:12:49   3652] 	mac_array_instance/q_temp[104]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[8]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[64]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[56]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[49]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[41]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[17]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n982
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n981
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n978
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n956
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n955
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n952
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n949
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n61
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n60
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n59
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n44
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n43
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n42
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n164
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1577
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1576
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1575
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1550
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1547
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1534
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1533
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1532
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1530
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1487
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1486
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1485
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n148
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n147
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n146
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1454
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1453
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1452
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1450
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1300
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1299
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1298
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1297
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1296
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1295
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1294
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1293
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1146
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1135
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1127
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1101
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5112_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4334_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4333_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_21
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1684_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1617_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1616_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1323_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1148_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1124_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1346_n_32_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3785_key_q_24_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3780_key_q_40_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3758_key_q_40_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3650_key_q_24_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3558_key_q_32_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3533_n_56_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3391_n_40_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3386_n_1_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3134_n1135
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3014_n1146
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2983_key_q_48_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1395_n982
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[53]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[47]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[21]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN2624_n_41_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN2555_n_17_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN2197_n_9_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1539
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n151
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1505
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1447
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_43_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_42_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n986
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1626
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1142
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n942
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n905
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n898
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n897
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n882
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n874
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n832
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n827
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n822
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n821
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n793
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n792
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n791
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n790
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n789
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n787
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n786
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n785
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n784
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n783
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n782
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n781
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n780
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n779
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n778
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n777
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n776
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n775
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n774
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n773
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n772
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n771
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n770
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n767
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n762
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n761
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n760
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n756
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n755
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n744
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n743
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n742
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n741
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n740
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n739
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n738
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n737
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n736
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n732
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n731
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n730
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n729
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n728
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n727
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n726
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n725
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n724
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n720
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n716
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n715
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n708
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n706
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n705
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n704
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n702
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n701
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n700
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n699
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n691
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n690
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n683
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n682
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n681
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n680
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n679
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n678
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n644
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n643
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n642
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n640
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n636
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n634
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n628
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n518
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n516
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n514
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n511
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n509
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n501
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n499
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n498
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n333
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n237
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n236
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1654
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1653
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1652
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1634
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1633
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1632
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1631
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1629
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1628
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1627
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1626
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1625
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1624
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1623
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1621
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1620
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1619
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1617
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n149
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5301_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5299_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5298_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4887_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4886_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4885_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4855_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4854_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4853_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_43
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3951_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3941_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3324_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1915_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1914_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_19
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1010_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1009_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1008_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1007_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFN477_key_q_35_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFN1192_q_temp_352_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4317_key_q_33_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4138_n760
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4110_n832
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4109_n898
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3920_key_q_57_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2982_key_q_40_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2981_key_q_40_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2023_key_q_32_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2022_key_q_32_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1999_n1621
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1821_n1617
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1753_n1619
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1634_n942
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1540_key_q_48_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1539_key_q_48_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1479_key_q_16_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1477_key_q_16_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[9]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[8]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[57]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[56]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[49]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[48]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[41]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[40]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[3]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[35]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[33]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[32]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[25]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[24]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[1]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[17]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[16]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[0]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_65
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_10
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_5__mac_col_inst/FE_OFN570_q_temp_336_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n988
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n950
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1586
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1585
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1584
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1548
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1545
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1517
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1448
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1447
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1102
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1101
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1100
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1099
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1098
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1096
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1095
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1011
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5447_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1166_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1274_q_temp_272_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1158_key_q_16_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[53]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_24
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_2
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN366_key_q_8_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1157_key_q_16_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OCPN3901_key_q_40_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n224
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n204
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n203
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1630
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1629
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1628
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1611
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1610
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1608
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1589
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1588
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1586
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1556
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1485
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1125
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1123
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1122
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1121
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1120
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1119
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1117
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1110
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1068
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1028
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1022
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1002
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_563_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5452_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3866_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3865_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_381_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1020_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1017_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3787_key_q_40_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3646_n1002
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3528_key_q_48_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3109_q_temp_248_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[8]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[48]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[40]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[24]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[16]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_2
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN286_key_q_8_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1159_key_q_16_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n998
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n993
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n969
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n244
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n225
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n220
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n196
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1628
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1627
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1626
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1607
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1606
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1605
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1588
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1587
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1584
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1547
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1546
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1545
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1517
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1516
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1515
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1513
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1487
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1485
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1482
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1459
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1457
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1456
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1455
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1452
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1115
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1113
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1112
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1111
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1110
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1109
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1108
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1107
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1106
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1101
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1100
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1059
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1056
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1013
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1009
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1008
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4383_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4382_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1998_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1997_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_149_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_148_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_147_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1450_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1267_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1096_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1095_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3873_n1459
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3546_FE_RN_56
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3131_q_temp_127_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3020_key_q_63_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2788_q_temp_111_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2595_FE_RN_1096_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2397_q_temp_119_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1485_FE_RN_1096_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1484_FE_RN_1096_0
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[15]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_56
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_46
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_36
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN414_key_q_40_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1155_q_temp_64_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1154_q_temp_64_
[03/10 22:12:49   3652] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1138_key_q_0_
[03/10 22:12:49   3652] 	array_out[85]
[03/10 22:12:49   3652] 	array_out[84]
[03/10 22:12:49   3652] 	array_out[83]
[03/10 22:12:49   3652] 	array_out[81]
[03/10 22:12:49   3652] 	array_out[80]
[03/10 22:12:49   3652] 	array_out[78]
[03/10 22:12:49   3652] 	array_out[60]
[03/10 22:12:49   3652] 	array_out[58]
[03/10 22:12:49   3652] 	array_out[41]
[03/10 22:12:49   3652] 	array_out[1]
[03/10 22:12:49   3652] 	array_out[18]
[03/10 22:12:49   3652] 	array_out[17]
[03/10 22:12:49   3652] 	array_out[158]
[03/10 22:12:49   3652] 	array_out[157]
[03/10 22:12:49   3652] 	array_out[142]
[03/10 22:12:49   3652] 	array_out[141]
[03/10 22:12:49   3652] 	array_out[140]
[03/10 22:12:49   3652] 	array_out[138]
[03/10 22:12:49   3652] 	array_out[100]
[03/10 22:12:49   3652] 	array_out[0]
[03/10 22:12:49   3652] 	FE_OCPN4385_array_out_1_
[03/10 22:12:49   3652] 	FE_OCPN4278_array_out_141_
[03/10 22:12:49   3652] 	FE_OCPN4273_array_out_142_
[03/10 22:12:49   3652] 
[03/10 22:12:49   3652] 
[03/10 22:12:49   3652] *info: net names were printed out to logv file
[03/10 22:12:49   3652] 
[03/10 22:12:49   3652] *** Finish Post CTS Hold Fixing (cpu=0:00:12.9 real=0:00:14.0 totSessionCpu=1:00:52 mem=1636.5M density=98.879%) ***
[03/10 22:12:49   3652] <optDesign CMD> Restore Using all VT Cells
[03/10 22:12:49   3652] Reported timing to dir ./timingReports
[03/10 22:12:49   3652] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1462.8M, totSessionCpu=1:00:52 **
[03/10 22:12:49   3652] ** Profile ** Start :  cpu=0:00:00.0, mem=1462.8M
[03/10 22:12:49   3652] ** Profile ** Other data :  cpu=0:00:00.1, mem=1462.8M
[03/10 22:12:49   3652] **INFO: Starting Blocking QThread with 1 CPU
[03/10 22:12:49   3652]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 22:12:49   3652] #################################################################################
[03/10 22:12:49   3652] # Design Stage: PreRoute
[03/10 22:12:49   3652] # Design Name: core
[03/10 22:12:49   3652] # Design Mode: 65nm
[03/10 22:12:49   3652] # Analysis Mode: MMMC Non-OCV 
[03/10 22:12:49   3652] # Parasitics Mode: No SPEF/RCDB
[03/10 22:12:49   3652] # Signoff Settings: SI Off 
[03/10 22:12:49   3652] #################################################################################
[03/10 22:12:49   3652] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:12:49   3652] Calculate delays in BcWc mode...
[03/10 22:12:49   3652] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/10 22:12:49   3652] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 22:12:49   3652] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/10 22:12:49   3652] End delay calculation. (MEM=6.66797 CPU=0:00:03.6 REAL=0:00:04.0)
[03/10 22:12:49   3652] *** CDM Built up (cpu=0:00:04.1  real=0:00:05.0  mem= 6.7M) ***
[03/10 22:12:49   3652] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:00:19.0 mem=6.7M)
[03/10 22:12:49   3652] ** Profile ** Overall slacks :  cpu=-1:00:0-3.-3, mem=6.7M
[03/10 22:12:49   3652] ** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
[03/10 22:12:56   3658]  
_______________________________________________________________________
[03/10 22:12:56   3658] ** Profile ** Overall slacks :  cpu=0:00:06.2, mem=1472.8M
[03/10 22:12:57   3659] ** Profile ** Total reports :  cpu=0:00:00.9, mem=1464.8M
[03/10 22:12:57   3660] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1464.8M
[03/10 22:12:57   3660] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.286  | -0.349  |
|           TNS (ns):|-248.068 |-217.751 | -30.316 |
|    Violating Paths:|  1876   |  1716   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.122  | -0.122  |  0.000  |
|           TNS (ns):| -4.215  | -4.215  |  0.000  |
|    Violating Paths:|   123   |   123   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.957%
       (98.879% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1464.8M
[03/10 22:12:57   3660] *** Final Summary (holdfix) CPU=0:00:07.8, REAL=0:00:08.0, MEM=1464.8M
[03/10 22:12:57   3660] **optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1462.8M, totSessionCpu=1:01:00 **
[03/10 22:12:57   3660] *** Finished optDesign ***
[03/10 22:12:57   3660] 
[03/10 22:12:57   3660] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:22.9 real=0:00:24.1)
[03/10 22:12:57   3660] Info: pop threads available for lower-level modules during optimization.
[03/10 22:12:57   3660] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 22:12:57   3660] <CMD> saveDesign cts.enc
[03/10 22:12:58   3660] Writing Netlist "cts.enc.dat/core.v.gz" ...
[03/10 22:12:58   3660] Saving AAE Data ...
[03/10 22:12:58   3661] Saving scheduling_file.cts.14172 in cts.enc.dat/scheduling_file.cts
[03/10 22:12:58   3661] Saving preference file cts.enc.dat/gui.pref.tcl ...
[03/10 22:12:58   3661] Saving mode setting ...
[03/10 22:12:58   3661] Saving global file ...
[03/10 22:12:58   3661] Saving floorplan file ...
[03/10 22:12:59   3661] Saving Drc markers ...
[03/10 22:12:59   3661] ... No Drc file written since there is no markers found.
[03/10 22:12:59   3661] Saving placement file ...
[03/10 22:12:59   3661] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1462.8M) ***
[03/10 22:12:59   3661] Saving route file ...
[03/10 22:13:00   3661] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1462.8M) ***
[03/10 22:13:00   3661] Saving DEF file ...
[03/10 22:13:00   3661] Saving rc congestion map cts.enc.dat/core.congmap.gz ...
[03/10 22:13:00   3661] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 22:13:00   3661] 
[03/10 22:13:00   3661] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 22:13:00   3661] 
[03/10 22:13:00   3661] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/10 22:13:02   3663] Generated self-contained design cts.enc.dat
[03/10 22:13:02   3663] 
[03/10 22:13:02   3663] *** Summary of all messages that are not suppressed in this session:
[03/10 22:13:02   3663] Severity  ID               Count  Summary                                  
[03/10 22:13:02   3663] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/10 22:13:02   3663] ERROR     IMPOAX-142           2  %s                                       
[03/10 22:13:02   3663] *** Message Summary: 0 warning(s), 3 error(s)
[03/10 22:13:02   3663] 
[03/10 22:13:02   3663] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/10 22:13:02   3663] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/10 22:13:02   3663] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/10 22:13:02   3663] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/10 22:13:02   3663] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/10 22:13:02   3663] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/10 22:13:02   3663] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/10 22:13:02   3663] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/10 22:13:02   3663] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/10 22:13:02   3663] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/10 22:13:02   3663] <CMD> routeDesign
[03/10 22:13:02   3663] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1203.41 (MB), peak = 1352.64 (MB)
[03/10 22:13:02   3663] #**INFO: setDesignMode -flowEffort standard
[03/10 22:13:02   3663] #**INFO: multi-cut via swapping  will be performed after routing.
[03/10 22:13:02   3663] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/10 22:13:02   3663] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/10 22:13:02   3663] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/10 22:13:02   3663] #spOpts: N=65 
[03/10 22:13:02   3663] Core basic site is core
[03/10 22:13:02   3663] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 22:13:02   3663] Begin checking placement ... (start mem=1406.6M, init mem=1406.6M)
[03/10 22:13:02   3663] *info: Placed = 56586          (Fixed = 90)
[03/10 22:13:02   3663] *info: Unplaced = 0           
[03/10 22:13:02   3663] Placement Density:98.88%(188654/190793)
[03/10 22:13:02   3663] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1406.6M)
[03/10 22:13:02   3663] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/10 22:13:02   3663] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/10 22:13:02   3663] 
[03/10 22:13:02   3663] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/10 22:13:02   3663] *** Changed status on (92) nets in Clock.
[03/10 22:13:02   3663] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1406.6M) ***
[03/10 22:13:02   3663] #Start route 204 clock nets...
[03/10 22:13:02   3663] 
[03/10 22:13:02   3663] globalDetailRoute
[03/10 22:13:02   3663] 
[03/10 22:13:02   3663] #setNanoRouteMode -drouteAutoStop true
[03/10 22:13:02   3663] #setNanoRouteMode -drouteEndIteration 5
[03/10 22:13:02   3663] #setNanoRouteMode -drouteFixAntenna true
[03/10 22:13:02   3663] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/10 22:13:02   3663] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/10 22:13:02   3663] #setNanoRouteMode -routeSelectedNetOnly false
[03/10 22:13:02   3663] #setNanoRouteMode -routeWithEco true
[03/10 22:13:02   3663] #setNanoRouteMode -routeWithSiDriven true
[03/10 22:13:02   3663] #setNanoRouteMode -routeWithTimingDriven true
[03/10 22:13:02   3663] #Start globalDetailRoute on Mon Mar 10 22:13:02 2025
[03/10 22:13:02   3663] #
[03/10 22:13:02   3663] Initializing multi-corner capacitance tables ... 
[03/10 22:13:02   3663] Initializing multi-corner resistance tables ...
[03/10 22:13:03   3664] ### Net info: total nets: 32723
[03/10 22:13:03   3664] ### Net info: dirty nets: 326
[03/10 22:13:03   3664] ### Net info: marked as disconnected nets: 0
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_ connects to NET mac_array_instance/CTS_77 at location ( 438.100 324.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_ connects to NET mac_array_instance/CTS_77 at location ( 431.500 325.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_ connects to NET mac_array_instance/CTS_77 at location ( 430.500 322.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_ connects to NET mac_array_instance/CTS_77 at location ( 432.500 318.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ connects to NET mac_array_instance/CTS_77 at location ( 438.100 313.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ connects to NET mac_array_instance/CTS_77 at location ( 434.300 315.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_ connects to NET mac_array_instance/CTS_77 at location ( 429.700 315.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ connects to NET mac_array_instance/CTS_77 at location ( 427.300 316.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_ connects to NET mac_array_instance/CTS_77 at location ( 426.100 318.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ connects to NET mac_array_instance/CTS_77 at location ( 424.300 315.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ connects to NET mac_array_instance/CTS_77 at location ( 420.100 316.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_ connects to NET mac_array_instance/CTS_77 at location ( 415.700 318.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ connects to NET mac_array_instance/CTS_77 at location ( 418.700 313.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_ connects to NET mac_array_instance/CTS_77 at location ( 415.700 315.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ connects to NET mac_array_instance/CTS_77 at location ( 411.300 316.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_ connects to NET mac_array_instance/CTS_77 at location ( 409.100 315.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_ connects to NET mac_array_instance/CTS_77 at location ( 404.500 315.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_ connects to NET mac_array_instance/CTS_77 at location ( 404.300 316.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_ connects to NET mac_array_instance/CTS_77 at location ( 399.900 315.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ connects to NET mac_array_instance/CTS_77 at location ( 402.900 309.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:13:03   3664] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/10 22:13:03   3664] #To increase the message display limit, refer to the product command reference manual.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_77 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_76 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_75 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_73 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_72 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_70 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET CTS_210 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET CTS_209 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET ofifo_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET CTS_208 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET CTS_202 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_36 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_35 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET CTS_198 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_32 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET CTS_197 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_31 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_30 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:13:03   3664] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/10 22:13:03   3664] #To increase the message display limit, refer to the product command reference manual.
[03/10 22:13:03   3664] ### Net info: fully routed nets: 0
[03/10 22:13:03   3664] ### Net info: trivial (single pin) nets: 0
[03/10 22:13:03   3664] ### Net info: unrouted nets: 32631
[03/10 22:13:03   3664] ### Net info: re-extraction nets: 92
[03/10 22:13:03   3664] ### Net info: ignored nets: 0
[03/10 22:13:03   3664] ### Net info: skip routing nets: 32519
[03/10 22:13:03   3664] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 22:13:03   3664] #Start routing data preparation.
[03/10 22:13:03   3664] #Minimum voltage of a net in the design = 0.000.
[03/10 22:13:03   3664] #Maximum voltage of a net in the design = 1.100.
[03/10 22:13:03   3664] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 22:13:03   3664] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 22:13:03   3664] #Voltage range [0.000 - 1.100] has 32721 nets.
[03/10 22:13:06   3667] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 22:13:06   3667] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:13:06   3667] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:13:06   3667] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:13:06   3667] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:13:06   3667] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:13:06   3667] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 22:13:06   3667] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 22:13:07   3668] #Regenerating Ggrids automatically.
[03/10 22:13:07   3668] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 22:13:07   3668] #Using automatically generated G-grids.
[03/10 22:13:07   3668] #Done routing data preparation.
[03/10 22:13:07   3668] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1212.98 (MB), peak = 1352.64 (MB)
[03/10 22:13:07   3668] #Merging special wires...
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 20.075 299.090 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 33.875 299.090 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 28.120 298.910 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 43.120 298.910 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 34.920 300.690 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 31.120 300.690 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 46.920 298.910 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 39.720 307.890 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 37.920 304.290 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 24.920 300.690 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 21.120 300.690 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 44.720 302.510 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 46.520 306.110 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 44.720 307.890 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 24.920 306.110 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 38.275 318.510 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 43.475 317.090 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 27.875 318.510 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 22.675 318.510 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 47.875 314.910 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:13:07   3668] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/10 22:13:07   3668] #To increase the message display limit, refer to the product command reference manual.
[03/10 22:13:07   3668] #
[03/10 22:13:07   3668] #Connectivity extraction summary:
[03/10 22:13:07   3668] #92 routed nets are extracted.
[03/10 22:13:07   3668] #    90 (0.28%) extracted nets are partially routed.
[03/10 22:13:07   3668] #112 (0.34%) nets are without wires.
[03/10 22:13:07   3668] #32519 nets are fixed|skipped|trivial (not extracted).
[03/10 22:13:07   3668] #Total number of nets = 32723.
[03/10 22:13:07   3668] #
[03/10 22:13:07   3668] #Number of eco nets is 90
[03/10 22:13:07   3668] #
[03/10 22:13:07   3668] #Start data preparation...
[03/10 22:13:07   3668] #
[03/10 22:13:07   3668] #Data preparation is done on Mon Mar 10 22:13:07 2025
[03/10 22:13:07   3668] #
[03/10 22:13:07   3668] #Analyzing routing resource...
[03/10 22:13:08   3669] #Routing resource analysis is done on Mon Mar 10 22:13:08 2025
[03/10 22:13:08   3669] #
[03/10 22:13:08   3669] #  Resource Analysis:
[03/10 22:13:08   3669] #
[03/10 22:13:08   3669] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 22:13:08   3669] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 22:13:08   3669] #  --------------------------------------------------------------
[03/10 22:13:08   3669] #  Metal 1        H        2198          79       23256    92.19%
[03/10 22:13:08   3669] #  Metal 2        V        2206          84       23256     0.74%
[03/10 22:13:08   3669] #  Metal 3        H        2277           0       23256     0.43%
[03/10 22:13:08   3669] #  Metal 4        V        1596         694       23256     3.23%
[03/10 22:13:08   3669] #  Metal 5        H        2277           0       23256     0.00%
[03/10 22:13:08   3669] #  Metal 6        V        2290           0       23256     0.00%
[03/10 22:13:08   3669] #  Metal 7        H         569           0       23256     0.00%
[03/10 22:13:08   3669] #  Metal 8        V         572           0       23256     0.00%
[03/10 22:13:08   3669] #  --------------------------------------------------------------
[03/10 22:13:08   3669] #  Total                  13986       4.67%  186048    12.07%
[03/10 22:13:08   3669] #
[03/10 22:13:08   3669] #  204 nets (0.62%) with 1 preferred extra spacing.
[03/10 22:13:08   3669] #
[03/10 22:13:08   3669] #
[03/10 22:13:08   3669] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1216.48 (MB), peak = 1352.64 (MB)
[03/10 22:13:08   3669] #
[03/10 22:13:08   3669] #start global routing iteration 1...
[03/10 22:13:09   3670] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1251.21 (MB), peak = 1352.64 (MB)
[03/10 22:13:09   3670] #
[03/10 22:13:09   3670] #start global routing iteration 2...
[03/10 22:13:09   3670] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1251.33 (MB), peak = 1352.64 (MB)
[03/10 22:13:09   3670] #
[03/10 22:13:09   3670] #
[03/10 22:13:09   3670] #Total number of trivial nets (e.g. < 2 pins) = 258 (skipped).
[03/10 22:13:09   3670] #Total number of nets with skipped attribute = 32261 (skipped).
[03/10 22:13:09   3670] #Total number of routable nets = 204.
[03/10 22:13:09   3670] #Total number of nets in the design = 32723.
[03/10 22:13:09   3670] #
[03/10 22:13:09   3670] #202 routable nets have only global wires.
[03/10 22:13:09   3670] #2 routable nets have only detail routed wires.
[03/10 22:13:09   3670] #32261 skipped nets have only detail routed wires.
[03/10 22:13:09   3670] #202 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 22:13:09   3670] #2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 22:13:09   3670] #
[03/10 22:13:09   3670] #Routed net constraints summary:
[03/10 22:13:09   3670] #------------------------------------------------
[03/10 22:13:09   3670] #        Rules   Pref Extra Space   Unconstrained  
[03/10 22:13:09   3670] #------------------------------------------------
[03/10 22:13:09   3670] #      Default                202               0  
[03/10 22:13:09   3670] #------------------------------------------------
[03/10 22:13:09   3670] #        Total                202               0  
[03/10 22:13:09   3670] #------------------------------------------------
[03/10 22:13:09   3670] #
[03/10 22:13:09   3670] #Routing constraints summary of the whole design:
[03/10 22:13:09   3670] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 22:13:09   3670] #-------------------------------------------------------------------
[03/10 22:13:09   3670] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/10 22:13:09   3670] #-------------------------------------------------------------------
[03/10 22:13:09   3670] #      Default                204                303           31958  
[03/10 22:13:09   3670] #-------------------------------------------------------------------
[03/10 22:13:09   3670] #        Total                204                303           31958  
[03/10 22:13:09   3670] #-------------------------------------------------------------------
[03/10 22:13:09   3670] #
[03/10 22:13:09   3670] #
[03/10 22:13:09   3670] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 22:13:09   3670] #
[03/10 22:13:09   3670] #                 OverCon          
[03/10 22:13:09   3670] #                  #Gcell    %Gcell
[03/10 22:13:09   3670] #     Layer           (1)   OverCon
[03/10 22:13:09   3670] #  --------------------------------
[03/10 22:13:09   3670] #   Metal 1      0(0.00%)   (0.00%)
[03/10 22:13:09   3670] #   Metal 2      0(0.00%)   (0.00%)
[03/10 22:13:09   3670] #   Metal 3      0(0.00%)   (0.00%)
[03/10 22:13:09   3670] #   Metal 4      0(0.00%)   (0.00%)
[03/10 22:13:09   3670] #   Metal 5      0(0.00%)   (0.00%)
[03/10 22:13:09   3670] #   Metal 6      0(0.00%)   (0.00%)
[03/10 22:13:09   3670] #   Metal 7      0(0.00%)   (0.00%)
[03/10 22:13:09   3670] #   Metal 8      0(0.00%)   (0.00%)
[03/10 22:13:09   3670] #  --------------------------------
[03/10 22:13:09   3670] #     Total      0(0.00%)   (0.00%)
[03/10 22:13:09   3670] #
[03/10 22:13:09   3670] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/10 22:13:09   3670] #  Overflow after GR: 0.00% H + 0.00% V
[03/10 22:13:09   3670] #
[03/10 22:13:09   3670] #Complete Global Routing.
[03/10 22:13:09   3670] #Total number of nets with non-default rule or having extra spacing = 204
[03/10 22:13:09   3670] #Total wire length = 34355 um.
[03/10 22:13:09   3670] #Total half perimeter of net bounding box = 10471 um.
[03/10 22:13:09   3670] #Total wire length on LAYER M1 = 1 um.
[03/10 22:13:09   3670] #Total wire length on LAYER M2 = 585 um.
[03/10 22:13:09   3670] #Total wire length on LAYER M3 = 19635 um.
[03/10 22:13:09   3670] #Total wire length on LAYER M4 = 13940 um.
[03/10 22:13:09   3670] #Total wire length on LAYER M5 = 192 um.
[03/10 22:13:09   3670] #Total wire length on LAYER M6 = 3 um.
[03/10 22:13:09   3670] #Total wire length on LAYER M7 = 0 um.
[03/10 22:13:09   3670] #Total wire length on LAYER M8 = 0 um.
[03/10 22:13:09   3670] #Total number of vias = 15407
[03/10 22:13:09   3670] #Total number of multi-cut vias = 60 (  0.4%)
[03/10 22:13:09   3670] #Total number of single cut vias = 15347 ( 99.6%)
[03/10 22:13:09   3670] #Up-Via Summary (total 15407):
[03/10 22:13:09   3670] #                   single-cut          multi-cut      Total
[03/10 22:13:09   3670] #-----------------------------------------------------------
[03/10 22:13:09   3670] #  Metal 1        5317 ( 98.9%)        60 (  1.1%)       5377
[03/10 22:13:09   3670] #  Metal 2        4794 (100.0%)         0 (  0.0%)       4794
[03/10 22:13:09   3670] #  Metal 3        5120 (100.0%)         0 (  0.0%)       5120
[03/10 22:13:09   3670] #  Metal 4         114 (100.0%)         0 (  0.0%)        114
[03/10 22:13:09   3670] #  Metal 5           2 (100.0%)         0 (  0.0%)          2
[03/10 22:13:09   3670] #-----------------------------------------------------------
[03/10 22:13:09   3670] #                15347 ( 99.6%)        60 (  0.4%)      15407 
[03/10 22:13:09   3670] #
[03/10 22:13:09   3670] #Total number of involved priority nets 202
[03/10 22:13:09   3670] #Maximum src to sink distance for priority net 247.2
[03/10 22:13:09   3670] #Average of max src_to_sink distance for priority net 53.4
[03/10 22:13:09   3670] #Average of ave src_to_sink distance for priority net 31.5
[03/10 22:13:09   3670] #Max overcon = 0 track.
[03/10 22:13:09   3670] #Total overcon = 0.00%.
[03/10 22:13:09   3670] #Worst layer Gcell overcon rate = 0.00%.
[03/10 22:13:09   3670] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1251.58 (MB), peak = 1352.64 (MB)
[03/10 22:13:09   3670] #
[03/10 22:13:09   3670] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.65 (MB), peak = 1352.64 (MB)
[03/10 22:13:09   3670] #Start Track Assignment.
[03/10 22:13:09   3671] #Done with 2111 horizontal wires in 2 hboxes and 1015 vertical wires in 2 hboxes.
[03/10 22:13:10   3671] #Done with 50 horizontal wires in 2 hboxes and 13 vertical wires in 2 hboxes.
[03/10 22:13:10   3671] #Complete Track Assignment.
[03/10 22:13:10   3671] #Total number of nets with non-default rule or having extra spacing = 204
[03/10 22:13:10   3671] #Total wire length = 36081 um.
[03/10 22:13:10   3671] #Total half perimeter of net bounding box = 10471 um.
[03/10 22:13:10   3671] #Total wire length on LAYER M1 = 1574 um.
[03/10 22:13:10   3671] #Total wire length on LAYER M2 = 586 um.
[03/10 22:13:10   3671] #Total wire length on LAYER M3 = 19684 um.
[03/10 22:13:10   3671] #Total wire length on LAYER M4 = 14008 um.
[03/10 22:13:10   3671] #Total wire length on LAYER M5 = 225 um.
[03/10 22:13:10   3671] #Total wire length on LAYER M6 = 4 um.
[03/10 22:13:10   3671] #Total wire length on LAYER M7 = 0 um.
[03/10 22:13:10   3671] #Total wire length on LAYER M8 = 0 um.
[03/10 22:13:10   3671] #Total number of vias = 15005
[03/10 22:13:10   3671] #Total number of multi-cut vias = 60 (  0.4%)
[03/10 22:13:10   3671] #Total number of single cut vias = 14945 ( 99.6%)
[03/10 22:13:10   3671] #Up-Via Summary (total 15005):
[03/10 22:13:10   3671] #                   single-cut          multi-cut      Total
[03/10 22:13:10   3671] #-----------------------------------------------------------
[03/10 22:13:10   3671] #  Metal 1        5131 ( 98.8%)        60 (  1.2%)       5191
[03/10 22:13:10   3671] #  Metal 2        4606 (100.0%)         0 (  0.0%)       4606
[03/10 22:13:10   3671] #  Metal 3        5095 (100.0%)         0 (  0.0%)       5095
[03/10 22:13:10   3671] #  Metal 4         111 (100.0%)         0 (  0.0%)        111
[03/10 22:13:10   3671] #  Metal 5           2 (100.0%)         0 (  0.0%)          2
[03/10 22:13:10   3671] #-----------------------------------------------------------
[03/10 22:13:10   3671] #                14945 ( 99.6%)        60 (  0.4%)      15005 
[03/10 22:13:10   3671] #
[03/10 22:13:10   3671] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1244.84 (MB), peak = 1352.64 (MB)
[03/10 22:13:10   3671] #
[03/10 22:13:10   3671] #Cpu time = 00:00:07
[03/10 22:13:10   3671] #Elapsed time = 00:00:07
[03/10 22:13:10   3671] #Increased memory = 38.79 (MB)
[03/10 22:13:10   3671] #Total memory = 1244.84 (MB)
[03/10 22:13:10   3671] #Peak memory = 1352.64 (MB)
[03/10 22:13:10   3672] #
[03/10 22:13:10   3672] #Start Detail Routing..
[03/10 22:13:10   3672] #start initial detail routing ...
[03/10 22:13:58   3719] # ECO: 6.6% of the total area was rechecked for DRC, and 75.0% required routing.
[03/10 22:13:58   3719] #    number of violations = 1
[03/10 22:13:58   3719] #
[03/10 22:13:58   3719] #    By Layer and Type :
[03/10 22:13:58   3719] #	         MetSpc   Totals
[03/10 22:13:58   3719] #	M1            1        1
[03/10 22:13:58   3719] #	Totals        1        1
[03/10 22:13:58   3719] #55121 out of 56586 instances need to be verified(marked ipoed).
[03/10 22:14:05   3726] #    number of violations = 1
[03/10 22:14:05   3726] #
[03/10 22:14:05   3726] #    By Layer and Type :
[03/10 22:14:05   3726] #	         MetSpc   Totals
[03/10 22:14:05   3726] #	M1            1        1
[03/10 22:14:05   3726] #	Totals        1        1
[03/10 22:14:05   3726] #cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1266.67 (MB), peak = 1352.64 (MB)
[03/10 22:14:05   3726] #start 1st optimization iteration ...
[03/10 22:14:05   3726] #    number of violations = 0
[03/10 22:14:05   3726] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1244.04 (MB), peak = 1352.64 (MB)
[03/10 22:14:05   3726] #Complete Detail Routing.
[03/10 22:14:05   3726] #Total number of nets with non-default rule or having extra spacing = 204
[03/10 22:14:05   3726] #Total wire length = 29452 um.
[03/10 22:14:05   3726] #Total half perimeter of net bounding box = 10471 um.
[03/10 22:14:05   3726] #Total wire length on LAYER M1 = 2 um.
[03/10 22:14:05   3726] #Total wire length on LAYER M2 = 4378 um.
[03/10 22:14:05   3726] #Total wire length on LAYER M3 = 15786 um.
[03/10 22:14:05   3726] #Total wire length on LAYER M4 = 9284 um.
[03/10 22:14:05   3726] #Total wire length on LAYER M5 = 3 um.
[03/10 22:14:05   3726] #Total wire length on LAYER M6 = 0 um.
[03/10 22:14:05   3726] #Total wire length on LAYER M7 = 0 um.
[03/10 22:14:05   3726] #Total wire length on LAYER M8 = 0 um.
[03/10 22:14:05   3726] #Total number of vias = 13240
[03/10 22:14:05   3726] #Total number of multi-cut vias = 186 (  1.4%)
[03/10 22:14:05   3726] #Total number of single cut vias = 13054 ( 98.6%)
[03/10 22:14:05   3726] #Up-Via Summary (total 13240):
[03/10 22:14:05   3726] #                   single-cut          multi-cut      Total
[03/10 22:14:05   3726] #-----------------------------------------------------------
[03/10 22:14:05   3726] #  Metal 1        5244 ( 96.6%)       186 (  3.4%)       5430
[03/10 22:14:05   3726] #  Metal 2        4810 (100.0%)         0 (  0.0%)       4810
[03/10 22:14:05   3726] #  Metal 3        2996 (100.0%)         0 (  0.0%)       2996
[03/10 22:14:05   3726] #  Metal 4           4 (100.0%)         0 (  0.0%)          4
[03/10 22:14:05   3726] #-----------------------------------------------------------
[03/10 22:14:05   3726] #                13054 ( 98.6%)       186 (  1.4%)      13240 
[03/10 22:14:05   3726] #
[03/10 22:14:05   3726] #Total number of DRC violations = 0
[03/10 22:14:05   3727] #Cpu time = 00:00:56
[03/10 22:14:05   3727] #Elapsed time = 00:00:56
[03/10 22:14:05   3727] #Increased memory = -9.08 (MB)
[03/10 22:14:05   3727] #Total memory = 1235.75 (MB)
[03/10 22:14:05   3727] #Peak memory = 1352.64 (MB)
[03/10 22:14:05   3727] #detailRoute Statistics:
[03/10 22:14:05   3727] #Cpu time = 00:00:56
[03/10 22:14:05   3727] #Elapsed time = 00:00:56
[03/10 22:14:05   3727] #Increased memory = -9.08 (MB)
[03/10 22:14:05   3727] #Total memory = 1235.75 (MB)
[03/10 22:14:05   3727] #Peak memory = 1352.64 (MB)
[03/10 22:14:06   3727] #
[03/10 22:14:06   3727] #globalDetailRoute statistics:
[03/10 22:14:06   3727] #Cpu time = 00:01:04
[03/10 22:14:06   3727] #Elapsed time = 00:01:04
[03/10 22:14:06   3727] #Increased memory = -4.78 (MB)
[03/10 22:14:06   3727] #Total memory = 1198.68 (MB)
[03/10 22:14:06   3727] #Peak memory = 1352.64 (MB)
[03/10 22:14:06   3727] #Number of warnings = 63
[03/10 22:14:06   3727] #Total number of warnings = 92
[03/10 22:14:06   3727] #Number of fails = 0
[03/10 22:14:06   3727] #Total number of fails = 0
[03/10 22:14:06   3727] #Complete globalDetailRoute on Mon Mar 10 22:14:06 2025
[03/10 22:14:06   3727] #
[03/10 22:14:06   3727] 
[03/10 22:14:06   3727] globalDetailRoute
[03/10 22:14:06   3727] 
[03/10 22:14:06   3727] #setNanoRouteMode -drouteAutoStop true
[03/10 22:14:06   3727] #setNanoRouteMode -drouteFixAntenna true
[03/10 22:14:06   3727] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/10 22:14:06   3727] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/10 22:14:06   3727] #setNanoRouteMode -routeSelectedNetOnly false
[03/10 22:14:06   3727] #setNanoRouteMode -routeWithSiDriven true
[03/10 22:14:06   3727] #setNanoRouteMode -routeWithTimingDriven true
[03/10 22:14:06   3727] #Start globalDetailRoute on Mon Mar 10 22:14:06 2025
[03/10 22:14:06   3727] #
[03/10 22:14:06   3727] #Generating timing data, please wait...
[03/10 22:14:06   3727] #32465 total nets, 204 already routed, 204 will ignore in trialRoute
[03/10 22:14:06   3727] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 22:14:07   3728] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 22:14:07   3729] #Dump tif for version 2.1
[03/10 22:14:13   3734] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/10 22:14:13   3734] End delay calculation. (MEM=1486.34 CPU=0:00:03.8 REAL=0:00:04.0)
[03/10 22:14:16   3737] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/10 22:14:16   3737] #Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1167.64 (MB), peak = 1352.64 (MB)
[03/10 22:14:16   3737] #Done generating timing data.
[03/10 22:14:16   3738] ### Net info: total nets: 32723
[03/10 22:14:16   3738] ### Net info: dirty nets: 0
[03/10 22:14:16   3738] ### Net info: marked as disconnected nets: 0
[03/10 22:14:17   3738] ### Net info: fully routed nets: 204
[03/10 22:14:17   3738] ### Net info: trivial (single pin) nets: 0
[03/10 22:14:17   3738] ### Net info: unrouted nets: 32519
[03/10 22:14:17   3738] ### Net info: re-extraction nets: 0
[03/10 22:14:17   3738] ### Net info: ignored nets: 0
[03/10 22:14:17   3738] ### Net info: skip routing nets: 0
[03/10 22:14:17   3738] #Start reading timing information from file .timing_file_14172.tif.gz ...
[03/10 22:14:17   3738] #Read in timing information for 403 ports, 30466 instances from timing file .timing_file_14172.tif.gz.
[03/10 22:14:17   3738] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 22:14:17   3738] #Start routing data preparation.
[03/10 22:14:17   3738] #Minimum voltage of a net in the design = 0.000.
[03/10 22:14:17   3738] #Maximum voltage of a net in the design = 1.100.
[03/10 22:14:17   3738] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 22:14:17   3738] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 22:14:17   3738] #Voltage range [0.000 - 1.100] has 32721 nets.
[03/10 22:14:18   3739] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 22:14:18   3739] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:14:18   3739] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:14:18   3739] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:14:18   3739] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:14:18   3739] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:14:18   3739] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 22:14:18   3739] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 22:14:19   3740] #297/32465 = 0% of signal nets have been set as priority nets
[03/10 22:14:19   3740] #Regenerating Ggrids automatically.
[03/10 22:14:19   3740] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 22:14:19   3740] #Using automatically generated G-grids.
[03/10 22:14:19   3740] #Done routing data preparation.
[03/10 22:14:19   3740] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1117.34 (MB), peak = 1352.64 (MB)
[03/10 22:14:19   3740] #Merging special wires...
[03/10 22:14:19   3740] #Number of eco nets is 0
[03/10 22:14:19   3740] #
[03/10 22:14:19   3740] #Start data preparation...
[03/10 22:14:19   3740] #
[03/10 22:14:19   3740] #Data preparation is done on Mon Mar 10 22:14:19 2025
[03/10 22:14:19   3740] #
[03/10 22:14:19   3740] #Analyzing routing resource...
[03/10 22:14:19   3741] #Routing resource analysis is done on Mon Mar 10 22:14:19 2025
[03/10 22:14:19   3741] #
[03/10 22:14:19   3741] #  Resource Analysis:
[03/10 22:14:19   3741] #
[03/10 22:14:19   3741] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 22:14:19   3741] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 22:14:19   3741] #  --------------------------------------------------------------
[03/10 22:14:19   3741] #  Metal 1        H        2198          79       23256    92.19%
[03/10 22:14:19   3741] #  Metal 2        V        2206          84       23256     0.74%
[03/10 22:14:19   3741] #  Metal 3        H        2277           0       23256     0.43%
[03/10 22:14:19   3741] #  Metal 4        V        1596         694       23256     3.23%
[03/10 22:14:19   3741] #  Metal 5        H        2277           0       23256     0.00%
[03/10 22:14:19   3741] #  Metal 6        V        2290           0       23256     0.00%
[03/10 22:14:19   3741] #  Metal 7        H         569           0       23256     0.00%
[03/10 22:14:19   3741] #  Metal 8        V         572           0       23256     0.00%
[03/10 22:14:19   3741] #  --------------------------------------------------------------
[03/10 22:14:19   3741] #  Total                  13986       4.67%  186048    12.07%
[03/10 22:14:19   3741] #
[03/10 22:14:19   3741] #  204 nets (0.62%) with 1 preferred extra spacing.
[03/10 22:14:19   3741] #
[03/10 22:14:19   3741] #
[03/10 22:14:19   3741] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1120.70 (MB), peak = 1352.64 (MB)
[03/10 22:14:19   3741] #
[03/10 22:14:19   3741] #start global routing iteration 1...
[03/10 22:14:20   3741] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.73 (MB), peak = 1352.64 (MB)
[03/10 22:14:20   3741] #
[03/10 22:14:20   3741] #start global routing iteration 2...
[03/10 22:14:38   3759] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1234.62 (MB), peak = 1352.64 (MB)
[03/10 22:14:38   3759] #
[03/10 22:14:38   3759] #start global routing iteration 3...
[03/10 22:14:43   3765] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1253.17 (MB), peak = 1352.64 (MB)
[03/10 22:14:43   3765] #
[03/10 22:14:43   3765] #
[03/10 22:14:43   3765] #Total number of trivial nets (e.g. < 2 pins) = 258 (skipped).
[03/10 22:14:43   3765] #Total number of routable nets = 32465.
[03/10 22:14:43   3765] #Total number of nets in the design = 32723.
[03/10 22:14:43   3765] #
[03/10 22:14:43   3765] #32261 routable nets have only global wires.
[03/10 22:14:43   3765] #204 routable nets have only detail routed wires.
[03/10 22:14:43   3765] #303 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 22:14:43   3765] #204 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 22:14:43   3765] #
[03/10 22:14:43   3765] #Routed nets constraints summary:
[03/10 22:14:43   3765] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 22:14:43   3765] #------------------------------------------------
[03/10 22:14:43   3765] #        Rules   Misc Constraints   Unconstrained  
[03/10 22:14:43   3765] #------------------------------------------------
[03/10 22:14:43   3765] #      Default                303           31958  
[03/10 22:14:43   3765] #------------------------------------------------
[03/10 22:14:43   3765] #        Total                303           31958  
[03/10 22:14:43   3765] #------------------------------------------------
[03/10 22:14:43   3765] #
[03/10 22:14:43   3765] #Routing constraints summary of the whole design:
[03/10 22:14:43   3765] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 22:14:43   3765] #-------------------------------------------------------------------
[03/10 22:14:43   3765] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/10 22:14:43   3765] #-------------------------------------------------------------------
[03/10 22:14:43   3765] #      Default                204                303           31958  
[03/10 22:14:43   3765] #-------------------------------------------------------------------
[03/10 22:14:43   3765] #        Total                204                303           31958  
[03/10 22:14:43   3765] #-------------------------------------------------------------------
[03/10 22:14:43   3765] #
[03/10 22:14:44   3765] #
[03/10 22:14:44   3765] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 22:14:44   3765] #
[03/10 22:14:44   3765] #                 OverCon       OverCon       OverCon       OverCon          
[03/10 22:14:44   3765] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/10 22:14:44   3765] #     Layer         (1-3)         (4-7)        (8-10)       (11-14)   OverCon
[03/10 22:14:44   3765] #  --------------------------------------------------------------------------
[03/10 22:14:44   3765] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 22:14:44   3765] #   Metal 2   1301(5.63%)    334(1.45%)     36(0.16%)      2(0.01%)   (7.24%)
[03/10 22:14:44   3765] #   Metal 3      3(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
[03/10 22:14:44   3765] #   Metal 4     19(0.08%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.08%)
[03/10 22:14:44   3765] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 22:14:44   3765] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 22:14:44   3765] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 22:14:44   3765] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 22:14:44   3765] #  --------------------------------------------------------------------------
[03/10 22:14:44   3765] #     Total   1323(0.81%)    334(0.20%)     36(0.02%)      2(0.00%)   (1.03%)
[03/10 22:14:44   3765] #
[03/10 22:14:44   3765] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 14
[03/10 22:14:44   3765] #  Overflow after GR: 0.00% H + 1.84% V
[03/10 22:14:44   3765] #
[03/10 22:14:44   3765] #Complete Global Routing.
[03/10 22:14:44   3765] #Total number of nets with non-default rule or having extra spacing = 204
[03/10 22:14:44   3765] #Total wire length = 600749 um.
[03/10 22:14:44   3765] #Total half perimeter of net bounding box = 561071 um.
[03/10 22:14:44   3765] #Total wire length on LAYER M1 = 50 um.
[03/10 22:14:44   3765] #Total wire length on LAYER M2 = 138863 um.
[03/10 22:14:44   3765] #Total wire length on LAYER M3 = 211320 um.
[03/10 22:14:44   3765] #Total wire length on LAYER M4 = 137485 um.
[03/10 22:14:44   3765] #Total wire length on LAYER M5 = 65712 um.
[03/10 22:14:44   3765] #Total wire length on LAYER M6 = 9396 um.
[03/10 22:14:44   3765] #Total wire length on LAYER M7 = 16653 um.
[03/10 22:14:44   3765] #Total wire length on LAYER M8 = 21270 um.
[03/10 22:14:44   3765] #Total number of vias = 214740
[03/10 22:14:44   3765] #Total number of multi-cut vias = 186 (  0.1%)
[03/10 22:14:44   3765] #Total number of single cut vias = 214554 ( 99.9%)
[03/10 22:14:44   3765] #Up-Via Summary (total 214740):
[03/10 22:14:44   3765] #                   single-cut          multi-cut      Total
[03/10 22:14:44   3765] #-----------------------------------------------------------
[03/10 22:14:44   3765] #  Metal 1      102912 ( 99.8%)       186 (  0.2%)     103098
[03/10 22:14:44   3765] #  Metal 2       76167 (100.0%)         0 (  0.0%)      76167
[03/10 22:14:44   3765] #  Metal 3       20211 (100.0%)         0 (  0.0%)      20211
[03/10 22:14:44   3765] #  Metal 4        6961 (100.0%)         0 (  0.0%)       6961
[03/10 22:14:44   3765] #  Metal 5        3217 (100.0%)         0 (  0.0%)       3217
[03/10 22:14:44   3765] #  Metal 6        2818 (100.0%)         0 (  0.0%)       2818
[03/10 22:14:44   3765] #  Metal 7        2268 (100.0%)         0 (  0.0%)       2268
[03/10 22:14:44   3765] #-----------------------------------------------------------
[03/10 22:14:44   3765] #               214554 ( 99.9%)       186 (  0.1%)     214740 
[03/10 22:14:44   3765] #
[03/10 22:14:44   3765] #Max overcon = 14 tracks.
[03/10 22:14:44   3765] #Total overcon = 1.03%.
[03/10 22:14:44   3765] #Worst layer Gcell overcon rate = 0.08%.
[03/10 22:14:44   3765] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1253.34 (MB), peak = 1352.64 (MB)
[03/10 22:14:44   3765] #
[03/10 22:14:44   3765] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.47 (MB), peak = 1352.64 (MB)
[03/10 22:14:44   3765] #Start Track Assignment.
[03/10 22:14:48   3769] #Done with 49470 horizontal wires in 2 hboxes and 43239 vertical wires in 2 hboxes.
[03/10 22:14:52   3773] #Done with 10255 horizontal wires in 2 hboxes and 8282 vertical wires in 2 hboxes.
[03/10 22:14:52   3773] #Complete Track Assignment.
[03/10 22:14:52   3773] #Total number of nets with non-default rule or having extra spacing = 204
[03/10 22:14:52   3773] #Total wire length = 635615 um.
[03/10 22:14:52   3773] #Total half perimeter of net bounding box = 561071 um.
[03/10 22:14:52   3773] #Total wire length on LAYER M1 = 24444 um.
[03/10 22:14:52   3773] #Total wire length on LAYER M2 = 136850 um.
[03/10 22:14:52   3773] #Total wire length on LAYER M3 = 221894 um.
[03/10 22:14:52   3773] #Total wire length on LAYER M4 = 137965 um.
[03/10 22:14:52   3773] #Total wire length on LAYER M5 = 66629 um.
[03/10 22:14:52   3773] #Total wire length on LAYER M6 = 9463 um.
[03/10 22:14:52   3773] #Total wire length on LAYER M7 = 16907 um.
[03/10 22:14:52   3773] #Total wire length on LAYER M8 = 21464 um.
[03/10 22:14:52   3773] #Total number of vias = 214740
[03/10 22:14:52   3773] #Total number of multi-cut vias = 186 (  0.1%)
[03/10 22:14:52   3773] #Total number of single cut vias = 214554 ( 99.9%)
[03/10 22:14:52   3773] #Up-Via Summary (total 214740):
[03/10 22:14:52   3773] #                   single-cut          multi-cut      Total
[03/10 22:14:52   3773] #-----------------------------------------------------------
[03/10 22:14:52   3773] #  Metal 1      102912 ( 99.8%)       186 (  0.2%)     103098
[03/10 22:14:52   3773] #  Metal 2       76167 (100.0%)         0 (  0.0%)      76167
[03/10 22:14:52   3773] #  Metal 3       20211 (100.0%)         0 (  0.0%)      20211
[03/10 22:14:52   3773] #  Metal 4        6961 (100.0%)         0 (  0.0%)       6961
[03/10 22:14:52   3773] #  Metal 5        3217 (100.0%)         0 (  0.0%)       3217
[03/10 22:14:52   3773] #  Metal 6        2818 (100.0%)         0 (  0.0%)       2818
[03/10 22:14:52   3773] #  Metal 7        2268 (100.0%)         0 (  0.0%)       2268
[03/10 22:14:52   3773] #-----------------------------------------------------------
[03/10 22:14:52   3773] #               214554 ( 99.9%)       186 (  0.1%)     214740 
[03/10 22:14:52   3773] #
[03/10 22:14:52   3773] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1176.88 (MB), peak = 1352.64 (MB)
[03/10 22:14:52   3773] #
[03/10 22:14:52   3773] #Cpu time = 00:00:35
[03/10 22:14:52   3773] #Elapsed time = 00:00:35
[03/10 22:14:52   3773] #Increased memory = 64.18 (MB)
[03/10 22:14:52   3773] #Total memory = 1176.88 (MB)
[03/10 22:14:52   3773] #Peak memory = 1352.64 (MB)
[03/10 22:14:53   3774] #routeSiEffort set to medium
[03/10 22:14:53   3774] #
[03/10 22:14:53   3774] #Start Detail Routing..
[03/10 22:14:53   3774] #start initial detail routing ...
[03/10 22:19:43   4064] #    number of violations = 330
[03/10 22:19:43   4064] #
[03/10 22:19:43   4064] #    By Layer and Type :
[03/10 22:19:43   4064] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut      Mar   Totals
[03/10 22:19:43   4064] #	M1          103       28       36       14        3        0        0      184
[03/10 22:19:43   4064] #	M2           66       34       44        0        0        0        1      145
[03/10 22:19:43   4064] #	M3            0        0        0        0        0        0        0        0
[03/10 22:19:43   4064] #	M4            0        0        0        0        0        0        0        0
[03/10 22:19:43   4064] #	M5            0        0        0        0        0        1        0        1
[03/10 22:19:43   4064] #	Totals      169       62       80       14        3        1        1      330
[03/10 22:19:43   4064] #cpu time = 00:04:50, elapsed time = 00:04:50, memory = 1230.40 (MB), peak = 1352.64 (MB)
[03/10 22:19:43   4064] #start 1st optimization iteration ...
[03/10 22:19:52   4074] #    number of violations = 227
[03/10 22:19:52   4074] #
[03/10 22:19:52   4074] #    By Layer and Type :
[03/10 22:19:52   4074] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/10 22:19:52   4074] #	M1           30       10       22        3        1        0       66
[03/10 22:19:52   4074] #	M2           59       30       62        6        0        4      161
[03/10 22:19:52   4074] #	Totals       89       40       84        9        1        4      227
[03/10 22:19:52   4074] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1179.04 (MB), peak = 1352.64 (MB)
[03/10 22:19:52   4074] #start 2nd optimization iteration ...
[03/10 22:20:00   4081] #    number of violations = 241
[03/10 22:20:00   4081] #
[03/10 22:20:00   4081] #    By Layer and Type :
[03/10 22:20:00   4081] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/10 22:20:00   4081] #	M1           28        7       21        1        3        0       60
[03/10 22:20:00   4081] #	M2           65       24       62       20        0       10      181
[03/10 22:20:00   4081] #	Totals       93       31       83       21        3       10      241
[03/10 22:20:00   4081] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1180.25 (MB), peak = 1352.64 (MB)
[03/10 22:20:00   4081] #start 3rd optimization iteration ...
[03/10 22:20:07   4088] #    number of violations = 31
[03/10 22:20:07   4088] #
[03/10 22:20:07   4088] #    By Layer and Type :
[03/10 22:20:07   4088] #	         MetSpc    Short   MinStp      Mar   Totals
[03/10 22:20:07   4088] #	M1            0        0        0        0        0
[03/10 22:20:07   4088] #	M2            3       17        6        5       31
[03/10 22:20:07   4088] #	Totals        3       17        6        5       31
[03/10 22:20:07   4088] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1179.75 (MB), peak = 1352.64 (MB)
[03/10 22:20:07   4088] #start 4th optimization iteration ...
[03/10 22:20:08   4089] #    number of violations = 0
[03/10 22:20:08   4089] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1180.20 (MB), peak = 1352.64 (MB)
[03/10 22:20:08   4089] #Complete Detail Routing.
[03/10 22:20:08   4089] #Total number of nets with non-default rule or having extra spacing = 204
[03/10 22:20:08   4089] #Total wire length = 639721 um.
[03/10 22:20:08   4089] #Total half perimeter of net bounding box = 561071 um.
[03/10 22:20:08   4089] #Total wire length on LAYER M1 = 599 um.
[03/10 22:20:08   4089] #Total wire length on LAYER M2 = 160806 um.
[03/10 22:20:08   4089] #Total wire length on LAYER M3 = 220295 um.
[03/10 22:20:08   4089] #Total wire length on LAYER M4 = 148199 um.
[03/10 22:20:08   4089] #Total wire length on LAYER M5 = 66699 um.
[03/10 22:20:08   4089] #Total wire length on LAYER M6 = 12231 um.
[03/10 22:20:08   4089] #Total wire length on LAYER M7 = 12718 um.
[03/10 22:20:08   4089] #Total wire length on LAYER M8 = 18174 um.
[03/10 22:20:08   4089] #Total number of vias = 235329
[03/10 22:20:08   4089] #Total number of multi-cut vias = 2077 (  0.9%)
[03/10 22:20:08   4089] #Total number of single cut vias = 233252 ( 99.1%)
[03/10 22:20:08   4089] #Up-Via Summary (total 235329):
[03/10 22:20:08   4089] #                   single-cut          multi-cut      Total
[03/10 22:20:08   4089] #-----------------------------------------------------------
[03/10 22:20:08   4089] #  Metal 1      105914 ( 99.0%)      1070 (  1.0%)     106984
[03/10 22:20:08   4089] #  Metal 2       94049 (100.0%)         0 (  0.0%)      94049
[03/10 22:20:08   4089] #  Metal 3       23845 (100.0%)         0 (  0.0%)      23845
[03/10 22:20:08   4089] #  Metal 4        6501 (100.0%)         0 (  0.0%)       6501
[03/10 22:20:08   4089] #  Metal 5         825 ( 45.0%)      1007 ( 55.0%)       1832
[03/10 22:20:08   4089] #  Metal 6        1214 (100.0%)         0 (  0.0%)       1214
[03/10 22:20:08   4089] #  Metal 7         904 (100.0%)         0 (  0.0%)        904
[03/10 22:20:08   4089] #-----------------------------------------------------------
[03/10 22:20:08   4089] #               233252 ( 99.1%)      2077 (  0.9%)     235329 
[03/10 22:20:08   4089] #
[03/10 22:20:08   4089] #Total number of DRC violations = 0
[03/10 22:20:08   4089] #Cpu time = 00:05:16
[03/10 22:20:08   4089] #Elapsed time = 00:05:16
[03/10 22:20:08   4089] #Increased memory = -17.53 (MB)
[03/10 22:20:08   4089] #Total memory = 1159.35 (MB)
[03/10 22:20:08   4089] #Peak memory = 1352.64 (MB)
[03/10 22:20:08   4089] #
[03/10 22:20:08   4089] #start routing for process antenna violation fix ...
[03/10 22:20:09   4090] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1161.11 (MB), peak = 1352.64 (MB)
[03/10 22:20:09   4090] #
[03/10 22:20:09   4090] #Total number of nets with non-default rule or having extra spacing = 204
[03/10 22:20:09   4090] #Total wire length = 639721 um.
[03/10 22:20:09   4090] #Total half perimeter of net bounding box = 561071 um.
[03/10 22:20:09   4090] #Total wire length on LAYER M1 = 599 um.
[03/10 22:20:09   4090] #Total wire length on LAYER M2 = 160806 um.
[03/10 22:20:09   4090] #Total wire length on LAYER M3 = 220295 um.
[03/10 22:20:09   4090] #Total wire length on LAYER M4 = 148199 um.
[03/10 22:20:09   4090] #Total wire length on LAYER M5 = 66699 um.
[03/10 22:20:09   4090] #Total wire length on LAYER M6 = 12231 um.
[03/10 22:20:09   4090] #Total wire length on LAYER M7 = 12718 um.
[03/10 22:20:09   4090] #Total wire length on LAYER M8 = 18174 um.
[03/10 22:20:09   4090] #Total number of vias = 235329
[03/10 22:20:09   4090] #Total number of multi-cut vias = 2077 (  0.9%)
[03/10 22:20:09   4090] #Total number of single cut vias = 233252 ( 99.1%)
[03/10 22:20:09   4090] #Up-Via Summary (total 235329):
[03/10 22:20:09   4090] #                   single-cut          multi-cut      Total
[03/10 22:20:09   4090] #-----------------------------------------------------------
[03/10 22:20:09   4090] #  Metal 1      105914 ( 99.0%)      1070 (  1.0%)     106984
[03/10 22:20:09   4090] #  Metal 2       94049 (100.0%)         0 (  0.0%)      94049
[03/10 22:20:09   4090] #  Metal 3       23845 (100.0%)         0 (  0.0%)      23845
[03/10 22:20:09   4090] #  Metal 4        6501 (100.0%)         0 (  0.0%)       6501
[03/10 22:20:09   4090] #  Metal 5         825 ( 45.0%)      1007 ( 55.0%)       1832
[03/10 22:20:09   4090] #  Metal 6        1214 (100.0%)         0 (  0.0%)       1214
[03/10 22:20:09   4090] #  Metal 7         904 (100.0%)         0 (  0.0%)        904
[03/10 22:20:09   4090] #-----------------------------------------------------------
[03/10 22:20:09   4090] #               233252 ( 99.1%)      2077 (  0.9%)     235329 
[03/10 22:20:09   4090] #
[03/10 22:20:09   4090] #Total number of DRC violations = 0
[03/10 22:20:09   4090] #Total number of net violated process antenna rule = 0
[03/10 22:20:09   4090] #
[03/10 22:20:11   4092] #
[03/10 22:20:11   4092] #Start Post Route wire spreading..
[03/10 22:20:11   4092] #
[03/10 22:20:11   4092] #Start data preparation for wire spreading...
[03/10 22:20:11   4092] #
[03/10 22:20:11   4092] #Data preparation is done on Mon Mar 10 22:20:11 2025
[03/10 22:20:11   4092] #
[03/10 22:20:11   4092] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1161.12 (MB), peak = 1352.64 (MB)
[03/10 22:20:11   4092] #
[03/10 22:20:11   4092] #Start Post Route Wire Spread.
[03/10 22:20:14   4096] #Done with 6373 horizontal wires in 3 hboxes and 5699 vertical wires in 3 hboxes.
[03/10 22:20:15   4096] #Complete Post Route Wire Spread.
[03/10 22:20:15   4096] #
[03/10 22:20:15   4096] #Total number of nets with non-default rule or having extra spacing = 204
[03/10 22:20:15   4096] #Total wire length = 644508 um.
[03/10 22:20:15   4096] #Total half perimeter of net bounding box = 561071 um.
[03/10 22:20:15   4096] #Total wire length on LAYER M1 = 599 um.
[03/10 22:20:15   4096] #Total wire length on LAYER M2 = 161518 um.
[03/10 22:20:15   4096] #Total wire length on LAYER M3 = 222194 um.
[03/10 22:20:15   4096] #Total wire length on LAYER M4 = 149722 um.
[03/10 22:20:15   4096] #Total wire length on LAYER M5 = 67084 um.
[03/10 22:20:15   4096] #Total wire length on LAYER M6 = 12259 um.
[03/10 22:20:15   4096] #Total wire length on LAYER M7 = 12822 um.
[03/10 22:20:15   4096] #Total wire length on LAYER M8 = 18310 um.
[03/10 22:20:15   4096] #Total number of vias = 235329
[03/10 22:20:15   4096] #Total number of multi-cut vias = 2077 (  0.9%)
[03/10 22:20:15   4096] #Total number of single cut vias = 233252 ( 99.1%)
[03/10 22:20:15   4096] #Up-Via Summary (total 235329):
[03/10 22:20:15   4096] #                   single-cut          multi-cut      Total
[03/10 22:20:15   4096] #-----------------------------------------------------------
[03/10 22:20:15   4096] #  Metal 1      105914 ( 99.0%)      1070 (  1.0%)     106984
[03/10 22:20:15   4096] #  Metal 2       94049 (100.0%)         0 (  0.0%)      94049
[03/10 22:20:15   4096] #  Metal 3       23845 (100.0%)         0 (  0.0%)      23845
[03/10 22:20:15   4096] #  Metal 4        6501 (100.0%)         0 (  0.0%)       6501
[03/10 22:20:15   4096] #  Metal 5         825 ( 45.0%)      1007 ( 55.0%)       1832
[03/10 22:20:15   4096] #  Metal 6        1214 (100.0%)         0 (  0.0%)       1214
[03/10 22:20:15   4096] #  Metal 7         904 (100.0%)         0 (  0.0%)        904
[03/10 22:20:15   4096] #-----------------------------------------------------------
[03/10 22:20:15   4096] #               233252 ( 99.1%)      2077 (  0.9%)     235329 
[03/10 22:20:15   4096] #
[03/10 22:20:15   4096] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1211.75 (MB), peak = 1352.64 (MB)
[03/10 22:20:15   4096] #
[03/10 22:20:15   4096] #Post Route wire spread is done.
[03/10 22:20:15   4096] #Total number of nets with non-default rule or having extra spacing = 204
[03/10 22:20:15   4096] #Total wire length = 644508 um.
[03/10 22:20:15   4096] #Total half perimeter of net bounding box = 561071 um.
[03/10 22:20:15   4096] #Total wire length on LAYER M1 = 599 um.
[03/10 22:20:15   4096] #Total wire length on LAYER M2 = 161518 um.
[03/10 22:20:15   4096] #Total wire length on LAYER M3 = 222194 um.
[03/10 22:20:15   4096] #Total wire length on LAYER M4 = 149722 um.
[03/10 22:20:15   4096] #Total wire length on LAYER M5 = 67084 um.
[03/10 22:20:15   4096] #Total wire length on LAYER M6 = 12259 um.
[03/10 22:20:15   4096] #Total wire length on LAYER M7 = 12822 um.
[03/10 22:20:15   4096] #Total wire length on LAYER M8 = 18310 um.
[03/10 22:20:15   4096] #Total number of vias = 235329
[03/10 22:20:15   4096] #Total number of multi-cut vias = 2077 (  0.9%)
[03/10 22:20:15   4096] #Total number of single cut vias = 233252 ( 99.1%)
[03/10 22:20:15   4096] #Up-Via Summary (total 235329):
[03/10 22:20:15   4096] #                   single-cut          multi-cut      Total
[03/10 22:20:15   4096] #-----------------------------------------------------------
[03/10 22:20:15   4096] #  Metal 1      105914 ( 99.0%)      1070 (  1.0%)     106984
[03/10 22:20:15   4096] #  Metal 2       94049 (100.0%)         0 (  0.0%)      94049
[03/10 22:20:15   4096] #  Metal 3       23845 (100.0%)         0 (  0.0%)      23845
[03/10 22:20:15   4096] #  Metal 4        6501 (100.0%)         0 (  0.0%)       6501
[03/10 22:20:15   4096] #  Metal 5         825 ( 45.0%)      1007 ( 55.0%)       1832
[03/10 22:20:15   4096] #  Metal 6        1214 (100.0%)         0 (  0.0%)       1214
[03/10 22:20:15   4096] #  Metal 7         904 (100.0%)         0 (  0.0%)        904
[03/10 22:20:15   4096] #-----------------------------------------------------------
[03/10 22:20:15   4096] #               233252 ( 99.1%)      2077 (  0.9%)     235329 
[03/10 22:20:15   4096] #
[03/10 22:20:16   4097] #
[03/10 22:20:16   4097] #Start DRC checking..
[03/10 22:20:34   4115] #    number of violations = 0
[03/10 22:20:34   4115] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1207.35 (MB), peak = 1352.64 (MB)
[03/10 22:20:34   4115] #CELL_VIEW core,init has no DRC violation.
[03/10 22:20:34   4115] #Total number of DRC violations = 0
[03/10 22:20:34   4115] #Total number of net violated process antenna rule = 0
[03/10 22:20:36   4117] #
[03/10 22:20:36   4117] #Start Post Route via swapping..
[03/10 22:21:12   4153] #    number of violations = 0
[03/10 22:21:12   4153] #cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1180.04 (MB), peak = 1352.64 (MB)
[03/10 22:21:15   4156] #    number of violations = 0
[03/10 22:21:15   4156] #cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1180.57 (MB), peak = 1352.64 (MB)
[03/10 22:21:15   4156] #CELL_VIEW core,init has 0 DRC violations
[03/10 22:21:15   4156] #Total number of DRC violations = 0
[03/10 22:21:15   4156] #Total number of process antenna violations = 23
[03/10 22:21:15   4156] #Post Route via swapping is done.
[03/10 22:21:15   4156] #Total number of nets with non-default rule or having extra spacing = 204
[03/10 22:21:15   4156] #Total wire length = 644508 um.
[03/10 22:21:15   4156] #Total half perimeter of net bounding box = 561071 um.
[03/10 22:21:15   4156] #Total wire length on LAYER M1 = 599 um.
[03/10 22:21:15   4156] #Total wire length on LAYER M2 = 161518 um.
[03/10 22:21:15   4156] #Total wire length on LAYER M3 = 222194 um.
[03/10 22:21:15   4156] #Total wire length on LAYER M4 = 149722 um.
[03/10 22:21:15   4156] #Total wire length on LAYER M5 = 67084 um.
[03/10 22:21:15   4156] #Total wire length on LAYER M6 = 12259 um.
[03/10 22:21:15   4156] #Total wire length on LAYER M7 = 12822 um.
[03/10 22:21:15   4156] #Total wire length on LAYER M8 = 18310 um.
[03/10 22:21:15   4156] #Total number of vias = 235329
[03/10 22:21:15   4156] #Total number of multi-cut vias = 164586 ( 69.9%)
[03/10 22:21:15   4156] #Total number of single cut vias = 70743 ( 30.1%)
[03/10 22:21:15   4156] #Up-Via Summary (total 235329):
[03/10 22:21:15   4156] #                   single-cut          multi-cut      Total
[03/10 22:21:15   4156] #-----------------------------------------------------------
[03/10 22:21:15   4156] #  Metal 1       68966 ( 64.5%)     38018 ( 35.5%)     106984
[03/10 22:21:15   4156] #  Metal 2        1558 (  1.7%)     92491 ( 98.3%)      94049
[03/10 22:21:15   4156] #  Metal 3         108 (  0.5%)     23737 ( 99.5%)      23845
[03/10 22:21:15   4156] #  Metal 4          37 (  0.6%)      6464 ( 99.4%)       6501
[03/10 22:21:15   4156] #  Metal 5           5 (  0.3%)      1827 ( 99.7%)       1832
[03/10 22:21:15   4156] #  Metal 6          41 (  3.4%)      1173 ( 96.6%)       1214
[03/10 22:21:15   4156] #  Metal 7          28 (  3.1%)       876 ( 96.9%)        904
[03/10 22:21:15   4156] #-----------------------------------------------------------
[03/10 22:21:15   4156] #                70743 ( 30.1%)    164586 ( 69.9%)     235329 
[03/10 22:21:15   4156] #
[03/10 22:21:15   4156] #detailRoute Statistics:
[03/10 22:21:15   4156] #Cpu time = 00:06:23
[03/10 22:21:15   4156] #Elapsed time = 00:06:23
[03/10 22:21:15   4156] #Increased memory = 1.96 (MB)
[03/10 22:21:15   4156] #Total memory = 1178.84 (MB)
[03/10 22:21:15   4156] #Peak memory = 1352.64 (MB)
[03/10 22:21:15   4156] #
[03/10 22:21:15   4156] #globalDetailRoute statistics:
[03/10 22:21:15   4156] #Cpu time = 00:07:10
[03/10 22:21:15   4156] #Elapsed time = 00:07:10
[03/10 22:21:15   4156] #Increased memory = -65.41 (MB)
[03/10 22:21:15   4156] #Total memory = 1133.27 (MB)
[03/10 22:21:15   4156] #Peak memory = 1352.64 (MB)
[03/10 22:21:15   4156] #Number of warnings = 0
[03/10 22:21:15   4156] #Total number of warnings = 92
[03/10 22:21:15   4156] #Number of fails = 0
[03/10 22:21:15   4156] #Total number of fails = 0
[03/10 22:21:15   4156] #Complete globalDetailRoute on Mon Mar 10 22:21:15 2025
[03/10 22:21:15   4156] #
[03/10 22:21:15   4156] #routeDesign: cpu time = 00:08:14, elapsed time = 00:08:14, memory = 1133.27 (MB), peak = 1352.64 (MB)
[03/10 22:21:15   4156] 
[03/10 22:21:15   4156] *** Summary of all messages that are not suppressed in this session:
[03/10 22:21:15   4156] Severity  ID               Count  Summary                                  
[03/10 22:21:15   4156] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/10 22:21:15   4156] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/10 22:21:15   4157] *** Message Summary: 2 warning(s), 0 error(s)
[03/10 22:21:15   4157] 
[03/10 22:21:15   4157] <CMD> setExtractRCMode -engine postRoute
[03/10 22:21:15   4157] <CMD> extractRC
[03/10 22:21:15   4157] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 22:21:15   4157] Extraction called for design 'core' of instances=56586 and nets=32723 using extraction engine 'postRoute' at effort level 'low' .
[03/10 22:21:15   4157] PostRoute (effortLevel low) RC Extraction called for design core.
[03/10 22:21:15   4157] RC Extraction called in multi-corner(2) mode.
[03/10 22:21:15   4157] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 22:21:15   4157] Process corner(s) are loaded.
[03/10 22:21:15   4157]  Corner: Cmax
[03/10 22:21:15   4157]  Corner: Cmin
[03/10 22:21:15   4157] extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d  -extended
[03/10 22:21:15   4157] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 22:21:15   4157]       RC Corner Indexes            0       1   
[03/10 22:21:15   4157] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 22:21:15   4157] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/10 22:21:15   4157] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 22:21:15   4157] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 22:21:15   4157] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 22:21:15   4157] Shrink Factor                : 1.00000
[03/10 22:21:16   4157] Initializing multi-corner capacitance tables ... 
[03/10 22:21:16   4157] Initializing multi-corner resistance tables ...
[03/10 22:21:16   4158] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1377.7M)
[03/10 22:21:16   4158] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for storing RC.
[03/10 22:21:17   4158] Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1443.9M)
[03/10 22:21:17   4158] Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1443.9M)
[03/10 22:21:17   4158] Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1443.9M)
[03/10 22:21:17   4159] Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1443.9M)
[03/10 22:21:18   4159] Extracted 50.0005% (CPU Time= 0:00:01.8  MEM= 1443.9M)
[03/10 22:21:18   4159] Extracted 60.0004% (CPU Time= 0:00:02.1  MEM= 1447.9M)
[03/10 22:21:18   4160] Extracted 70.0004% (CPU Time= 0:00:02.6  MEM= 1447.9M)
[03/10 22:21:19   4160] Extracted 80.0004% (CPU Time= 0:00:03.2  MEM= 1447.9M)
[03/10 22:21:20   4161] Extracted 90.0004% (CPU Time= 0:00:04.3  MEM= 1447.9M)
[03/10 22:21:21   4162] Extracted 100% (CPU Time= 0:00:05.1  MEM= 1447.9M)
[03/10 22:21:21   4162] Number of Extracted Resistors     : 592092
[03/10 22:21:21   4162] Number of Extracted Ground Cap.   : 582312
[03/10 22:21:21   4162] Number of Extracted Coupling Cap. : 973420
[03/10 22:21:21   4162] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:21:21   4162] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 22:21:21   4162]  Corner: Cmax
[03/10 22:21:21   4162]  Corner: Cmin
[03/10 22:21:21   4162] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1412.9M)
[03/10 22:21:21   4162] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb_Filter.rcdb.d' for storing RC.
[03/10 22:21:21   4163] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 32465 times net's RC data read were performed.
[03/10 22:21:22   4163] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1412.926M)
[03/10 22:21:22   4163] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:21:22   4163] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1412.926M)
[03/10 22:21:22   4163] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:07.0  MEM: 1412.926M)
[03/10 22:21:22   4163] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/10 22:21:22   4163] <CMD> optDesign -postRoute -setup -hold
[03/10 22:21:22   4163] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/10 22:21:22   4163] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/10 22:21:22   4163] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 22:21:22   4163] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 22:21:22   4163] -setupDynamicPowerViewAsDefaultView false
[03/10 22:21:22   4163]                                            # bool, default=false, private
[03/10 22:21:22   4163] #spOpts: N=65 
[03/10 22:21:22   4163] Core basic site is core
[03/10 22:21:22   4163] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 22:21:23   4164] Summary for sequential cells idenfication: 
[03/10 22:21:23   4164] Identified SBFF number: 199
[03/10 22:21:23   4164] Identified MBFF number: 0
[03/10 22:21:23   4164] Not identified SBFF number: 0
[03/10 22:21:23   4164] Not identified MBFF number: 0
[03/10 22:21:23   4164] Number of sequential cells which are not FFs: 104
[03/10 22:21:23   4164] 
[03/10 22:21:23   4164] #spOpts: N=65 mergeVia=F 
[03/10 22:21:23   4164] Switching SI Aware to true by default in postroute mode   
[03/10 22:21:23   4164] GigaOpt running with 1 threads.
[03/10 22:21:23   4164] Info: 1 threads available for lower-level modules during optimization.
[03/10 22:21:23   4164] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 22:21:23   4164] 	Cell FILL1_LL, site bcore.
[03/10 22:21:23   4164] 	Cell FILL_NW_HH, site bcore.
[03/10 22:21:23   4164] 	Cell FILL_NW_LL, site bcore.
[03/10 22:21:23   4164] 	Cell GFILL, site gacore.
[03/10 22:21:23   4164] 	Cell GFILL10, site gacore.
[03/10 22:21:23   4164] 	Cell GFILL2, site gacore.
[03/10 22:21:23   4164] 	Cell GFILL3, site gacore.
[03/10 22:21:23   4164] 	Cell GFILL4, site gacore.
[03/10 22:21:23   4164] 	Cell LVLLHCD1, site bcore.
[03/10 22:21:23   4164] 	Cell LVLLHCD2, site bcore.
[03/10 22:21:23   4164] 	Cell LVLLHCD4, site bcore.
[03/10 22:21:23   4164] 	Cell LVLLHCD8, site bcore.
[03/10 22:21:23   4164] 	Cell LVLLHD1, site bcore.
[03/10 22:21:23   4164] 	Cell LVLLHD2, site bcore.
[03/10 22:21:23   4164] 	Cell LVLLHD4, site bcore.
[03/10 22:21:23   4164] 	Cell LVLLHD8, site bcore.
[03/10 22:21:23   4164] .
[03/10 22:21:23   4164] Initializing multi-corner capacitance tables ... 
[03/10 22:21:23   4164] Initializing multi-corner resistance tables ...
[03/10 22:21:23   4164] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/10 22:21:23   4164] Type 'man IMPOPT-7077' for more detail.
[03/10 22:21:24   4166] Effort level <high> specified for reg2reg path_group
[03/10 22:21:25   4166] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1412.9M, totSessionCpu=1:09:26 **
[03/10 22:21:25   4166] #Created 847 library cell signatures
[03/10 22:21:25   4166] #Created 32723 NETS and 0 SPECIALNETS signatures
[03/10 22:21:25   4166] #Created 56587 instance signatures
[03/10 22:21:25   4166] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.50 (MB), peak = 1352.64 (MB)
[03/10 22:21:25   4166] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.50 (MB), peak = 1352.64 (MB)
[03/10 22:21:25   4166] #spOpts: N=65 
[03/10 22:21:25   4166] Begin checking placement ... (start mem=1414.2M, init mem=1414.2M)
[03/10 22:21:25   4167] *info: Placed = 56586          (Fixed = 90)
[03/10 22:21:25   4167] *info: Unplaced = 0           
[03/10 22:21:25   4167] Placement Density:98.88%(188654/190793)
[03/10 22:21:25   4167] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1414.2M)
[03/10 22:21:25   4167]  Initial DC engine is -> aae
[03/10 22:21:25   4167]  
[03/10 22:21:25   4167]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/10 22:21:25   4167]  
[03/10 22:21:25   4167]  
[03/10 22:21:25   4167]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/10 22:21:25   4167]  
[03/10 22:21:25   4167] Reset EOS DB
[03/10 22:21:25   4167] Ignoring AAE DB Resetting ...
[03/10 22:21:25   4167]  Set Options for AAE Based Opt flow 
[03/10 22:21:25   4167] *** optDesign -postRoute ***
[03/10 22:21:25   4167] DRC Margin: user margin 0.0; extra margin 0
[03/10 22:21:25   4167] Setup Target Slack: user slack 0
[03/10 22:21:25   4167] Hold Target Slack: user slack 0
[03/10 22:21:25   4167] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/10 22:21:25   4167] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 22:21:25   4167] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 22:21:25   4167] -setupDynamicPowerViewAsDefaultView false
[03/10 22:21:25   4167]                                            # bool, default=false, private
[03/10 22:21:26   4167] Include MVT Delays for Hold Opt
[03/10 22:21:26   4167] ** INFO : this run is activating 'postRoute' automaton
[03/10 22:21:26   4167] 
[03/10 22:21:26   4167] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/10 22:21:26   4167] 
[03/10 22:21:26   4167] Type 'man IMPOPT-3663' for more detail.
[03/10 22:21:26   4167] 
[03/10 22:21:26   4167] Power view               = WC_VIEW
[03/10 22:21:26   4167] Number of VT partitions  = 2
[03/10 22:21:26   4167] Standard cells in design = 811
[03/10 22:21:26   4167] Instances in design      = 30466
[03/10 22:21:26   4167] 
[03/10 22:21:26   4167] Instance distribution across the VT partitions:
[03/10 22:21:26   4167] 
[03/10 22:21:26   4167]  LVT : inst = 14188 (46.6%), cells = 335 (41%)
[03/10 22:21:26   4167]    Lib tcbn65gpluswc        : inst = 14188 (46.6%)
[03/10 22:21:26   4167] 
[03/10 22:21:26   4167]  HVT : inst = 16278 (53.4%), cells = 457 (56%)
[03/10 22:21:26   4167]    Lib tcbn65gpluswc        : inst = 16278 (53.4%)
[03/10 22:21:26   4167] 
[03/10 22:21:26   4167] Reporting took 0 sec
[03/10 22:21:26   4167] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 22:21:26   4167] Extraction called for design 'core' of instances=56586 and nets=32723 using extraction engine 'postRoute' at effort level 'low' .
[03/10 22:21:26   4167] PostRoute (effortLevel low) RC Extraction called for design core.
[03/10 22:21:26   4167] RC Extraction called in multi-corner(2) mode.
[03/10 22:21:26   4167] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 22:21:26   4167] Process corner(s) are loaded.
[03/10 22:21:26   4167]  Corner: Cmax
[03/10 22:21:26   4167]  Corner: Cmin
[03/10 22:21:26   4167] extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
[03/10 22:21:26   4167] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 22:21:26   4167]       RC Corner Indexes            0       1   
[03/10 22:21:26   4167] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 22:21:26   4167] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/10 22:21:26   4167] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 22:21:26   4167] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 22:21:26   4167] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 22:21:26   4167] Shrink Factor                : 1.00000
[03/10 22:21:27   4168] Initializing multi-corner capacitance tables ... 
[03/10 22:21:27   4168] Initializing multi-corner resistance tables ...
[03/10 22:21:27   4168] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1406.2M)
[03/10 22:21:27   4168] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for storing RC.
[03/10 22:21:27   4169] Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1455.4M)
[03/10 22:21:28   4169] Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1455.4M)
[03/10 22:21:28   4169] Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1455.4M)
[03/10 22:21:28   4169] Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1455.4M)
[03/10 22:21:28   4170] Extracted 50.0005% (CPU Time= 0:00:01.9  MEM= 1455.4M)
[03/10 22:21:29   4170] Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1459.4M)
[03/10 22:21:29   4170] Extracted 70.0004% (CPU Time= 0:00:02.7  MEM= 1459.4M)
[03/10 22:21:30   4171] Extracted 80.0004% (CPU Time= 0:00:03.2  MEM= 1459.4M)
[03/10 22:21:31   4172] Extracted 90.0004% (CPU Time= 0:00:04.4  MEM= 1459.4M)
[03/10 22:21:31   4173] Extracted 100% (CPU Time= 0:00:05.1  MEM= 1459.4M)
[03/10 22:21:32   4173] Number of Extracted Resistors     : 592092
[03/10 22:21:32   4173] Number of Extracted Ground Cap.   : 582312
[03/10 22:21:32   4173] Number of Extracted Coupling Cap. : 973420
[03/10 22:21:32   4173] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:21:32   4173] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 22:21:32   4173]  Corner: Cmax
[03/10 22:21:32   4173]  Corner: Cmin
[03/10 22:21:32   4173] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1439.4M)
[03/10 22:21:32   4173] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb_Filter.rcdb.d' for storing RC.
[03/10 22:21:32   4174] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 32465 times net's RC data read were performed.
[03/10 22:21:32   4174] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1439.402M)
[03/10 22:21:32   4174] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:21:32   4174] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1439.402M)
[03/10 22:21:32   4174] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.5  Real Time: 0:00:06.0  MEM: 1439.402M)
[03/10 22:21:32   4174] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:21:32   4174] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1439.4M)
[03/10 22:21:32   4174] Initializing multi-corner capacitance tables ... 
[03/10 22:21:32   4174] Initializing multi-corner resistance tables ...
[03/10 22:21:34   4175] **INFO: Starting Blocking QThread with 1 CPU
[03/10 22:21:34   4175]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 22:21:34   4175] #################################################################################
[03/10 22:21:34   4175] # Design Stage: PostRoute
[03/10 22:21:34   4175] # Design Name: core
[03/10 22:21:34   4175] # Design Mode: 65nm
[03/10 22:21:34   4175] # Analysis Mode: MMMC OCV 
[03/10 22:21:34   4175] # Parasitics Mode: SPEF/RCDB
[03/10 22:21:34   4175] # Signoff Settings: SI Off 
[03/10 22:21:34   4175] #################################################################################
[03/10 22:21:34   4175] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:21:34   4175] Calculate late delays in OCV mode...
[03/10 22:21:34   4175] Calculate early delays in OCV mode...
[03/10 22:21:34   4175] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/10 22:21:34   4175] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 22:21:34   4175] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 22:21:34   4175] End delay calculation. (MEM=0 CPU=0:00:03.9 REAL=0:00:04.0)
[03/10 22:21:34   4175] *** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 0.0M) ***
[03/10 22:21:34   4175] *** Done Building Timing Graph (cpu=0:00:05.4 real=0:00:05.0 totSessionCpu=0:00:25.6 mem=0.0M)
[03/10 22:21:34   4175] Done building cte hold timing graph (HoldAware) cpu=0:00:06.6 real=0:00:06.0 totSessionCpu=0:00:25.6 mem=0.0M ***
[03/10 22:21:41   4182]  
_______________________________________________________________________
[03/10 22:21:41   4182] Starting SI iteration 1 using Infinite Timing Windows
[03/10 22:21:41   4182] Begin IPO call back ...
[03/10 22:21:41   4182] End IPO call back ...
[03/10 22:21:42   4182] #################################################################################
[03/10 22:21:42   4182] # Design Stage: PostRoute
[03/10 22:21:42   4182] # Design Name: core
[03/10 22:21:42   4182] # Design Mode: 65nm
[03/10 22:21:42   4182] # Analysis Mode: MMMC OCV 
[03/10 22:21:42   4182] # Parasitics Mode: SPEF/RCDB
[03/10 22:21:42   4182] # Signoff Settings: SI On 
[03/10 22:21:42   4182] #################################################################################
[03/10 22:21:42   4183] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:21:42   4183] Setting infinite Tws ...
[03/10 22:21:42   4183] First Iteration Infinite Tw... 
[03/10 22:21:42   4183] Calculate early delays in OCV mode...
[03/10 22:21:42   4183] Calculate late delays in OCV mode...
[03/10 22:21:42   4183] Topological Sorting (CPU = 0:00:00.1, MEM = 1513.7M, InitMEM = 1513.7M)
[03/10 22:21:50   4191] AAE_INFO-618: Total number of nets in the design is 32723,  99.2 percent of the nets selected for SI analysis
[03/10 22:21:50   4191] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/10 22:21:50   4191] End delay calculation. (MEM=1530.39 CPU=0:00:07.7 REAL=0:00:08.0)
[03/10 22:21:50   4191] Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_lqKnqq/.AAE_14172/waveform.data...
[03/10 22:21:50   4191] *** CDM Built up (cpu=0:00:08.6  real=0:00:08.0  mem= 1530.4M) ***
[03/10 22:21:51   4192] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1530.4M)
[03/10 22:21:51   4192] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 22:21:51   4192] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1530.4M)
[03/10 22:21:51   4192] 
[03/10 22:21:51   4192] Executing IPO callback for view pruning ..
[03/10 22:21:51   4192] Starting SI iteration 2
[03/10 22:21:51   4192] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:21:51   4192] Calculate early delays in OCV mode...
[03/10 22:21:51   4192] Calculate late delays in OCV mode...
[03/10 22:21:54   4195] AAE_INFO-618: Total number of nets in the design is 32723,  8.6 percent of the nets selected for SI analysis
[03/10 22:21:54   4195] End delay calculation. (MEM=1506.43 CPU=0:00:02.5 REAL=0:00:02.0)
[03/10 22:21:54   4195] *** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 1506.4M) ***
[03/10 22:21:55   4196] *** Done Building Timing Graph (cpu=0:00:13.8 real=0:00:14.0 totSessionCpu=1:09:57 mem=1506.4M)
[03/10 22:21:55   4196] ** Profile ** Start :  cpu=0:00:00.0, mem=1506.4M
[03/10 22:21:55   4196] ** Profile ** Other data :  cpu=0:00:00.1, mem=1506.4M
[03/10 22:21:56   4196] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1506.4M
[03/10 22:21:56   4197] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1506.4M
[03/10 22:21:56   4197] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.541  | -0.541  | -0.312  |
|           TNS (ns):|-332.626 |-306.575 | -26.051 |
|    Violating Paths:|  2056   |  1896   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.957%
       (98.879% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1425.5M, totSessionCpu=1:09:57 **
[03/10 22:21:56   4197] Setting latch borrow mode to budget during optimization.
[03/10 22:21:58   4198] Glitch fixing enabled
[03/10 22:21:58   4198] <optDesign CMD> fixdrv  all VT Cells
[03/10 22:21:58   4198] Leakage Power Opt: re-selecting buf/inv list 
[03/10 22:21:58   4198] Summary for sequential cells idenfication: 
[03/10 22:21:58   4198] Identified SBFF number: 199
[03/10 22:21:58   4198] Identified MBFF number: 0
[03/10 22:21:58   4198] Not identified SBFF number: 0
[03/10 22:21:58   4198] Not identified MBFF number: 0
[03/10 22:21:58   4198] Number of sequential cells which are not FFs: 104
[03/10 22:21:58   4198] 
[03/10 22:21:58   4199] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:21:58   4199] optDesignOneStep: Leakage Power Flow
[03/10 22:21:58   4199] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:21:58   4199] **INFO: Start fixing DRV (Mem = 1492.27M) ...
[03/10 22:21:58   4199] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/10 22:21:58   4199] **INFO: Start fixing DRV iteration 1 ...
[03/10 22:21:58   4199] Begin: GigaOpt DRV Optimization
[03/10 22:21:58   4199] Glitch fixing enabled
[03/10 22:21:58   4199] Info: 204 clock nets excluded from IPO operation.
[03/10 22:21:58   4199] Summary for sequential cells idenfication: 
[03/10 22:21:58   4199] Identified SBFF number: 199
[03/10 22:21:58   4199] Identified MBFF number: 0
[03/10 22:21:58   4199] Not identified SBFF number: 0
[03/10 22:21:58   4199] Not identified MBFF number: 0
[03/10 22:21:58   4199] Number of sequential cells which are not FFs: 104
[03/10 22:21:58   4199] 
[03/10 22:21:58   4199] DRV pessimism of 5.00% is used.
[03/10 22:21:58   4199] PhyDesignGrid: maxLocalDensity 0.96
[03/10 22:21:58   4199] #spOpts: N=65 mergeVia=F 
[03/10 22:22:02   4203] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 22:22:02   4203] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/10 22:22:02   4203] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 22:22:02   4203] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/10 22:22:02   4203] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 22:22:02   4203] DEBUG: @coeDRVCandCache::init.
[03/10 22:22:02   4203] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 22:22:02   4203] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.54 |          0|          0|          0|  98.88  |            |           |
[03/10 22:22:02   4203] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 22:22:02   4203] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.54 |          0|          0|          0|  98.88  |   0:00:00.0|    1743.2M|
[03/10 22:22:02   4203] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 22:22:02   4203] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:22:02   4203] Layer 3 has 204 constrained nets 
[03/10 22:22:02   4203] Layer 7 has 252 constrained nets 
[03/10 22:22:02   4203] **** End NDR-Layer Usage Statistics ****
[03/10 22:22:02   4203] 
[03/10 22:22:02   4203] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1743.2M) ***
[03/10 22:22:02   4203] 
[03/10 22:22:02   4203] Begin: glitch net info
[03/10 22:22:02   4203] glitch slack range: number of glitch nets
[03/10 22:22:02   4203] glitch slack < -0.32 : 0
[03/10 22:22:02   4203] -0.32 < glitch slack < -0.28 : 0
[03/10 22:22:02   4203] -0.28 < glitch slack < -0.24 : 0
[03/10 22:22:02   4203] -0.24 < glitch slack < -0.2 : 0
[03/10 22:22:02   4203] -0.2 < glitch slack < -0.16 : 0
[03/10 22:22:02   4203] -0.16 < glitch slack < -0.12 : 0
[03/10 22:22:02   4203] -0.12 < glitch slack < -0.08 : 0
[03/10 22:22:02   4203] -0.08 < glitch slack < -0.04 : 0
[03/10 22:22:02   4203] -0.04 < glitch slack : 0
[03/10 22:22:02   4203] End: glitch net info
[03/10 22:22:02   4203] DEBUG: @coeDRVCandCache::cleanup.
[03/10 22:22:03   4203] drv optimizer changes nothing and skips refinePlace
[03/10 22:22:03   4203] End: GigaOpt DRV Optimization
[03/10 22:22:03   4203] **optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 1599.6M, totSessionCpu=1:10:04 **
[03/10 22:22:03   4203] *info:
[03/10 22:22:03   4203] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1599.58M).
[03/10 22:22:03   4203] Leakage Power Opt: resetting the buf/inv selection
[03/10 22:22:03   4203] ** Profile ** Start :  cpu=0:00:00.0, mem=1599.6M
[03/10 22:22:03   4204] ** Profile ** Other data :  cpu=0:00:00.1, mem=1599.6M
[03/10 22:22:03   4204] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1609.6M
[03/10 22:22:03   4204] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1609.6M
[03/10 22:22:03   4204] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1599.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.541  | -0.541  | -0.312  |
|           TNS (ns):|-332.626 |-306.575 | -26.051 |
|    Violating Paths:|  2056   |  1896   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.957%
       (98.879% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1609.6M
[03/10 22:22:03   4204] **optDesign ... cpu = 0:00:39, real = 0:00:38, mem = 1599.6M, totSessionCpu=1:10:05 **
[03/10 22:22:04   4205]   Timing Snapshot: (REF)
[03/10 22:22:04   4205]      Weighted WNS: 0.000
[03/10 22:22:04   4205]       All  PG WNS: 0.000
[03/10 22:22:04   4205]       High PG WNS: 0.000
[03/10 22:22:04   4205]       All  PG TNS: 0.000
[03/10 22:22:04   4205]       High PG TNS: 0.000
[03/10 22:22:04   4205]          Tran DRV: 0
[03/10 22:22:04   4205]           Cap DRV: 0
[03/10 22:22:04   4205]        Fanout DRV: 0
[03/10 22:22:04   4205]            Glitch: 0
[03/10 22:22:04   4205] *** Timing NOT met, worst failing slack is -0.541
[03/10 22:22:04   4205] *** Check timing (0:00:00.0)
[03/10 22:22:04   4205] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:22:04   4205] optDesignOneStep: Leakage Power Flow
[03/10 22:22:04   4205] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:22:04   4205] Begin: GigaOpt Optimization in WNS mode
[03/10 22:22:04   4205] Info: 204 clock nets excluded from IPO operation.
[03/10 22:22:04   4205] PhyDesignGrid: maxLocalDensity 0.96
[03/10 22:22:04   4205] #spOpts: N=65 mergeVia=F 
[03/10 22:22:07   4208] *info: 204 clock nets excluded
[03/10 22:22:07   4208] *info: 2 special nets excluded.
[03/10 22:22:07   4208] *info: 258 no-driver nets excluded.
[03/10 22:22:09   4210] ** GigaOpt Optimizer WNS Slack -0.541 TNS Slack -332.627 Density 98.88
[03/10 22:22:09   4210] Optimizer WNS Pass 0
[03/10 22:22:09   4210] Active Path Group: reg2reg  
[03/10 22:22:09   4210] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:09   4210] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:22:09   4210] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:09   4210] |  -0.541|   -0.541|-306.575| -332.627|    98.88%|   0:00:00.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
[03/10 22:22:09   4210] |  -0.474|   -0.474|-300.103| -326.154|    98.88%|   0:00:00.0| 1671.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
[03/10 22:22:09   4210] |  -0.456|   -0.456|-298.558| -324.609|    98.88%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
[03/10 22:22:10   4211] |  -0.449|   -0.449|-297.501| -323.552|    98.88%|   0:00:01.0| 1672.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/10 22:22:10   4211] |  -0.433|   -0.433|-296.116| -322.167|    98.88%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/10 22:22:10   4211] |  -0.427|   -0.427|-294.418| -320.469|    98.88%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/10 22:22:10   4211] |  -0.427|   -0.427|-293.939| -319.990|    98.88%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/10 22:22:10   4211] |  -0.419|   -0.419|-293.339| -319.390|    98.88%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/10 22:22:11   4211] |  -0.419|   -0.419|-293.249| -319.300|    98.88%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/10 22:22:11   4212] |  -0.419|   -0.419|-293.247| -319.298|    98.88%|   0:00:01.0| 1672.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/10 22:22:11   4212] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:18   4219] skewClock has sized FE_USKC4429_CTS_194 (BUFFD8)
[03/10 22:22:18   4219] skewClock has sized FE_USKC4446_CTS_201 (BUFFD8)
[03/10 22:22:18   4219] skewClock has sized FE_USKC4422_CTS_212 (BUFFD8)
[03/10 22:22:18   4219] skewClock has sized FE_USKC4441_CTS_204 (BUFFD8)
[03/10 22:22:18   4219] skewClock has sized FE_USKC4457_CTS_176 (BUFFD6)
[03/10 22:22:18   4219] skewClock has sized CTS_ccl_BUF_clk_G0_L4_50 (CKBD3)
[03/10 22:22:18   4219] skewClock has sized FE_USKC4456_CTS_173 (BUFFD8)
[03/10 22:22:18   4219] skewClock has sized FE_USKC4424_CTS_214 (CKBD8)
[03/10 22:22:18   4219] skewClock has sized FE_USKC4423_CTS_192 (CKBD12)
[03/10 22:22:18   4219] skewClock has inserted FE_USKC4522_CTS_176 (CKND4)
[03/10 22:22:18   4219] skewClock has inserted FE_USKC4523_CTS_176 (CKND4)
[03/10 22:22:18   4219] skewClock has inserted FE_USKC4524_CTS_212 (CKND2)
[03/10 22:22:18   4219] skewClock has inserted FE_USKC4525_CTS_212 (CKND2)
[03/10 22:22:18   4219] skewClock has inserted FE_USKC4526_CTS_192 (CKND4)
[03/10 22:22:18   4219] skewClock has inserted FE_USKC4527_CTS_192 (CKND4)
[03/10 22:22:18   4219] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC4528_CTS_178 (CKBD4)
[03/10 22:22:18   4219] skewClock has inserted FE_USKC4529_CTS_201 (CKND4)
[03/10 22:22:18   4219] skewClock has inserted FE_USKC4530_CTS_201 (CKND4)
[03/10 22:22:18   4219] skewClock has inserted FE_USKC4531_CTS_201 (CKND3)
[03/10 22:22:18   4219] skewClock has inserted FE_USKC4532_CTS_201 (CKND3)
[03/10 22:22:18   4219] skewClock has inserted FE_USKC4533_CTS_194 (CKND4)
[03/10 22:22:18   4219] skewClock has inserted FE_USKC4534_CTS_194 (CKND4)
[03/10 22:22:18   4219] skewClock has inserted FE_USKC4535_CTS_176 (CKND6)
[03/10 22:22:18   4219] skewClock has inserted FE_USKC4536_CTS_176 (CKND6)
[03/10 22:22:18   4219] skewClock sized 9 and inserted 15 insts
[03/10 22:22:20   4221] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:20   4221] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:22:20   4221] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:20   4221] |  -0.344|   -0.460|-293.740| -338.312|    98.88%|   0:00:09.0| 1702.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/10 22:22:20   4221] |  -0.344|   -0.460|-293.737| -338.309|    98.88%|   0:00:00.0| 1702.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/10 22:22:20   4221] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:22   4223] skewClock has sized CTS_ccl_BUF_clk_G0_L4_51 (CKBD8)
[03/10 22:22:22   4223] skewClock has sized CTS_ccl_BUF_clk_G0_L4_17 (CKBD12)
[03/10 22:22:22   4223] skewClock has sized FE_USKC4423_CTS_192 (BUFFD8)
[03/10 22:22:22   4223] skewClock sized 3 and inserted 0 insts
[03/10 22:22:23   4224] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:23   4224] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:22:23   4224] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:23   4224] |  -0.325|   -0.460|-299.458| -345.416|    98.88%|   0:00:03.0| 1706.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/10 22:22:23   4224] |  -0.325|   -0.460|-299.458| -345.416|    98.88%|   0:00:00.0| 1706.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/10 22:22:23   4224] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:23   4224] 
[03/10 22:22:23   4224] *** Finish Core Optimize Step (cpu=0:00:14.3 real=0:00:14.0 mem=1706.1M) ***
[03/10 22:22:24   4224] Active Path Group: default 
[03/10 22:22:24   4225] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:24   4225] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:22:24   4225] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:24   4225] |  -0.460|   -0.460| -45.957| -345.416|    98.88%|   0:00:00.0| 1706.1M|   WC_VIEW|  default| sum_out[72]                                        |
[03/10 22:22:24   4225] |  -0.460|   -0.460| -45.957| -345.416|    98.88%|   0:00:00.0| 1706.1M|   WC_VIEW|  default| sum_out[72]                                        |
[03/10 22:22:24   4225] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:24   4225] 
[03/10 22:22:24   4225] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1706.1M) ***
[03/10 22:22:24   4225] 
[03/10 22:22:24   4225] *** Finished Optimize Step Cumulative (cpu=0:00:14.5 real=0:00:15.0 mem=1706.1M) ***
[03/10 22:22:24   4225] ** GigaOpt Optimizer WNS Slack -0.460 TNS Slack -345.416 Density 98.88
[03/10 22:22:24   4225] Update Timing Windows (Threshold 0.014) ...
[03/10 22:22:24   4225] Re Calculate Delays on 8 Nets
[03/10 22:22:24   4225] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:22:24   4225] Layer 3 has 219 constrained nets 
[03/10 22:22:24   4225] Layer 7 has 252 constrained nets 
[03/10 22:22:24   4225] **** End NDR-Layer Usage Statistics ****
[03/10 22:22:24   4225] 
[03/10 22:22:24   4225] *** Finish Post Route Setup Fixing (cpu=0:00:15.0 real=0:00:15.0 mem=1706.1M) ***
[03/10 22:22:24   4225] #spOpts: N=65 
[03/10 22:22:24   4225] *** Starting refinePlace (1:10:25 mem=1687.0M) ***
[03/10 22:22:24   4225] Total net bbox length = 5.246e+05 (2.525e+05 2.721e+05) (ext = 1.983e+04)
[03/10 22:22:24   4225] Starting refinePlace ...
[03/10 22:22:24   4225] default core: bins with density >  0.75 = 92.2 % ( 576 / 625 )
[03/10 22:22:24   4225] Density distribution unevenness ratio = 0.778%
[03/10 22:22:24   4225]   Spread Effort: high, post-route mode, useDDP on.
[03/10 22:22:24   4225] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1687.0MB) @(1:10:25 - 1:10:26).
[03/10 22:22:24   4225] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:22:24   4225] wireLenOptFixPriorityInst 5028 inst fixed
[03/10 22:22:24   4225] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:22:24   4225] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1687.0MB) @(1:10:26 - 1:10:26).
[03/10 22:22:24   4225] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:22:24   4225] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1687.0MB
[03/10 22:22:24   4225] Statistics of distance of Instance movement in refine placement:
[03/10 22:22:24   4225]   maximum (X+Y) =         0.00 um
[03/10 22:22:24   4225]   mean    (X+Y) =         0.00 um
[03/10 22:22:24   4225] Summary Report:
[03/10 22:22:24   4225] Instances move: 0 (out of 30393 movable)
[03/10 22:22:24   4225] Mean displacement: 0.00 um
[03/10 22:22:24   4225] Max displacement: 0.00 um 
[03/10 22:22:24   4225] Total instances moved : 0
[03/10 22:22:24   4225] Total net bbox length = 5.246e+05 (2.525e+05 2.721e+05) (ext = 1.983e+04)
[03/10 22:22:24   4225] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1687.0MB
[03/10 22:22:24   4225] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1687.0MB) @(1:10:25 - 1:10:26).
[03/10 22:22:24   4225] *** Finished refinePlace (1:10:26 mem=1687.0M) ***
[03/10 22:22:25   4226] #spOpts: N=65 
[03/10 22:22:25   4226] default core: bins with density >  0.75 = 92.2 % ( 576 / 625 )
[03/10 22:22:25   4226] Density distribution unevenness ratio = 0.775%
[03/10 22:22:25   4226] End: GigaOpt Optimization in WNS mode
[03/10 22:22:25   4226] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:22:25   4226] optDesignOneStep: Leakage Power Flow
[03/10 22:22:25   4226] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:22:25   4226] Begin: GigaOpt Optimization in TNS mode
[03/10 22:22:25   4226] Info: 219 clock nets excluded from IPO operation.
[03/10 22:22:25   4226] PhyDesignGrid: maxLocalDensity 0.96
[03/10 22:22:25   4226] #spOpts: N=65 
[03/10 22:22:29   4230] *info: 219 clock nets excluded
[03/10 22:22:29   4230] *info: 2 special nets excluded.
[03/10 22:22:29   4230] *info: 258 no-driver nets excluded.
[03/10 22:22:30   4231] ** GigaOpt Optimizer WNS Slack -0.460 TNS Slack -345.416 Density 98.88
[03/10 22:22:30   4231] Optimizer TNS Opt
[03/10 22:22:30   4231] Active Path Group: reg2reg  
[03/10 22:22:30   4231] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:30   4231] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:22:30   4231] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:30   4231] |  -0.325|   -0.460|-299.458| -345.416|    98.88%|   0:00:00.0| 1700.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/10 22:22:32   4233] |  -0.325|   -0.460|-296.798| -342.755|    98.88%|   0:00:02.0| 1700.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/10 22:22:32   4233] |        |         |        |         |          |            |        |          |         | eg_43_/D                                           |
[03/10 22:22:32   4233] |  -0.325|   -0.460|-296.771| -342.728|    98.88%|   0:00:00.0| 1700.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/10 22:22:32   4233] |        |         |        |         |          |            |        |          |         | eg_2_/D                                            |
[03/10 22:22:33   4234] |  -0.325|   -0.460|-294.515| -340.472|    98.88%|   0:00:01.0| 1700.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/10 22:22:33   4234] |        |         |        |         |          |            |        |          |         | eg_63_/D                                           |
[03/10 22:22:33   4234] |  -0.325|   -0.460|-293.726| -339.684|    98.88%|   0:00:00.0| 1700.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_19_/D   |
[03/10 22:22:33   4235] |  -0.325|   -0.460|-293.699| -339.656|    98.88%|   0:00:00.0| 1700.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/10 22:22:33   4235] |        |         |        |         |          |            |        |          |         | eg_20_/D                                           |
[03/10 22:22:34   4235] |  -0.325|   -0.460|-293.018| -338.976|    98.88%|   0:00:01.0| 1700.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/10 22:22:34   4235] |        |         |        |         |          |            |        |          |         | eg_30_/D                                           |
[03/10 22:22:35   4236] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:42   4243] skewClock has sized FE_USKC4500_CTS_179 (BUFFD8)
[03/10 22:22:42   4243] skewClock has sized FE_USKC4459_CTS_207 (CKBD12)
[03/10 22:22:42   4243] skewClock has sized CTS_ccl_BUF_clk_G0_L4_48 (CKBD8)
[03/10 22:22:42   4243] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_4 (CKBD12)
[03/10 22:22:42   4243] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_13 (CKBD8)
[03/10 22:22:42   4243] skewClock has sized FE_USKC4433_CTS_211 (BUFFD8)
[03/10 22:22:42   4243] skewClock has sized FE_USKC4432_CTS_184 (BUFFD8)
[03/10 22:22:42   4243] skewClock has sized FE_USKC4480_CTS_189 (BUFFD8)
[03/10 22:22:42   4243] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_20 (CKBD8)
[03/10 22:22:42   4243] skewClock has sized FE_USKC4436_CTS_206 (BUFFD8)
[03/10 22:22:42   4243] skewClock has sized CTS_ccl_BUF_clk_G0_L4_26 (CKBD8)
[03/10 22:22:42   4243] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_23 (CKBD12)
[03/10 22:22:42   4243] skewClock has sized mac_array_instance/col_idx_3__mac_col_inst/FE_USKC4464_CTS_4 (BUFFD8)
[03/10 22:22:42   4243] skewClock has sized FE_USKC4519_CTS_185 (BUFFD8)
[03/10 22:22:42   4243] skewClock has sized mac_array_instance/col_idx_1__mac_col_inst/FE_USKC4463_CTS_7 (BUFFD8)
[03/10 22:22:42   4243] skewClock has inserted FE_USKC4541_CTS_207 (CKND3)
[03/10 22:22:42   4243] skewClock has inserted FE_USKC4542_CTS_207 (CKND3)
[03/10 22:22:42   4243] skewClock has inserted FE_USKC4543_CTS_204 (CKBD3)
[03/10 22:22:42   4243] skewClock has inserted FE_USKC4544_CTS_179 (CKBD3)
[03/10 22:22:42   4243] skewClock has inserted FE_USKC4545_CTS_207 (CKND3)
[03/10 22:22:42   4243] skewClock has inserted FE_USKC4546_CTS_207 (CKND3)
[03/10 22:22:42   4243] skewClock has inserted FE_USKC4547_CTS_179 (CKND2)
[03/10 22:22:42   4243] skewClock has inserted FE_USKC4548_CTS_179 (CKND2)
[03/10 22:22:42   4243] skewClock sized 15 and inserted 8 insts
[03/10 22:22:44   4245] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:44   4245] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:22:44   4245] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:44   4245] |  -0.325|   -0.460|-283.637| -330.788|    98.88%|   0:00:10.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/10 22:22:44   4245] |        |         |        |         |          |            |        |          |         | eg_14_/D                                           |
[03/10 22:22:44   4245] |  -0.325|   -0.460|-283.593| -330.744|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/10 22:22:44   4245] |        |         |        |         |          |            |        |          |         | eg_31_/D                                           |
[03/10 22:22:44   4246] |  -0.325|   -0.460|-283.569| -330.720|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/10 22:22:44   4246] |        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
[03/10 22:22:45   4246] |  -0.325|   -0.460|-283.346| -330.497|    98.88%|   0:00:01.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/10 22:22:45   4247] |  -0.325|   -0.460|-283.306| -330.457|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/10 22:22:46   4247] |  -0.325|   -0.460|-283.124| -330.275|    98.88%|   0:00:01.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/10 22:22:46   4247] |        |         |        |         |          |            |        |          |         | eg_10_/D                                           |
[03/10 22:22:47   4248] |  -0.325|   -0.460|-283.103| -330.254|    98.88%|   0:00:01.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/10 22:22:47   4248] |        |         |        |         |          |            |        |          |         | _reg_41_/D                                         |
[03/10 22:22:47   4248] |  -0.325|   -0.460|-282.887| -330.038|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/10 22:22:47   4248] |        |         |        |         |          |            |        |          |         | _reg_44_/D                                         |
[03/10 22:22:47   4248] |  -0.325|   -0.460|-282.840| -329.991|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/10 22:22:48   4249] |  -0.325|   -0.460|-282.792| -329.944|    98.88%|   0:00:01.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/10 22:22:48   4249] |        |         |        |         |          |            |        |          |         | _reg_28_/D                                         |
[03/10 22:22:48   4249] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:54   4255] skewClock has sized FE_USKC4459_CTS_207 (CKBD8)
[03/10 22:22:54   4255] skewClock has sized mac_array_instance/FE_USKC4483_CTS_71 (CKBD12)
[03/10 22:22:54   4255] skewClock has inserted FE_USKC4549_CTS_211 (CKND3)
[03/10 22:22:54   4255] skewClock has inserted FE_USKC4550_CTS_211 (CKND3)
[03/10 22:22:54   4255] skewClock has inserted FE_USKC4551_CTS_207 (CKBD4)
[03/10 22:22:54   4255] skewClock has inserted FE_USKC4552_CTS_179 (CKND2)
[03/10 22:22:54   4255] skewClock has inserted FE_USKC4553_CTS_179 (CKND2)
[03/10 22:22:54   4255] skewClock has inserted FE_USKC4554_CTS_179 (CKND2)
[03/10 22:22:54   4255] skewClock has inserted FE_USKC4555_CTS_179 (CKND2)
[03/10 22:22:54   4255] skewClock has inserted FE_USKC4556_CTS_211 (CKBD4)
[03/10 22:22:54   4255] skewClock sized 2 and inserted 8 insts
[03/10 22:22:55   4256] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:55   4256] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:22:55   4256] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:55   4256] |  -0.325|   -0.552|-280.100| -328.543|    98.88%|   0:00:07.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
[03/10 22:22:55   4256] |  -0.325|   -0.552|-279.677| -328.119|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/10 22:22:55   4256] |        |         |        |         |          |            |        |          |         | _reg_27_/D                                         |
[03/10 22:22:55   4257] |  -0.325|   -0.552|-279.617| -328.059|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
[03/10 22:22:56   4257] |  -0.325|   -0.552|-279.476| -327.918|    98.88%|   0:00:01.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_9_/D    |
[03/10 22:22:56   4257] |  -0.325|   -0.552|-279.271| -327.713|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/10 22:22:56   4257] |        |         |        |         |          |            |        |          |         | _reg_38_/D                                         |
[03/10 22:22:56   4257] |  -0.325|   -0.552|-279.016| -327.458|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_/D    |
[03/10 22:22:56   4258] |  -0.325|   -0.552|-278.977| -327.419|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_/D    |
[03/10 22:22:57   4258] |  -0.325|   -0.552|-278.713| -327.155|    98.88%|   0:00:01.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/10 22:22:57   4258] |        |         |        |         |          |            |        |          |         | _reg_55_/D                                         |
[03/10 22:22:57   4258] |  -0.325|   -0.552|-278.441| -326.884|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_10_/D   |
[03/10 22:22:57   4259] |  -0.325|   -0.552|-278.418| -326.860|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_12_/D   |
[03/10 22:22:57   4259] |  -0.325|   -0.552|-278.410| -326.853|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_12_/D   |
[03/10 22:22:58   4259] |  -0.325|   -0.552|-278.410| -326.853|    98.88%|   0:00:01.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/10 22:22:58   4259] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:58   4259] 
[03/10 22:22:58   4259] *** Finish Core Optimize Step (cpu=0:00:27.3 real=0:00:28.0 mem=1725.0M) ***
[03/10 22:22:58   4259] Active Path Group: default 
[03/10 22:22:58   4259] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:58   4259] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:22:58   4259] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:58   4259] |  -0.552|   -0.552| -48.442| -326.853|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  default| sum_out[118]                                       |
[03/10 22:22:58   4259] |  -0.552|   -0.552| -48.425| -326.836|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  default| sum_out[117]                                       |
[03/10 22:22:58   4259] |  -0.552|   -0.552| -48.400| -326.810|    98.89%|   0:00:00.0| 1725.0M|   WC_VIEW|  default| sum_out[31]                                        |
[03/10 22:22:58   4259] |  -0.552|   -0.552| -48.400| -326.810|    98.89%|   0:00:00.0| 1725.0M|   WC_VIEW|  default| sum_out[62]                                        |
[03/10 22:22:58   4259] |  -0.552|   -0.552| -48.400| -326.810|    98.89%|   0:00:00.0| 1725.0M|   WC_VIEW|  default| sum_out[22]                                        |
[03/10 22:22:58   4259] |  -0.552|   -0.552| -48.381| -326.791|    98.89%|   0:00:00.0| 1725.0M|   WC_VIEW|  default| sum_out[149]                                       |
[03/10 22:22:58   4259] |  -0.552|   -0.552| -48.381| -326.791|    98.89%|   0:00:00.0| 1725.0M|   WC_VIEW|  default| sum_out[127]                                       |
[03/10 22:22:58   4259] |  -0.552|   -0.552| -48.380| -326.791|    98.89%|   0:00:00.0| 1725.0M|   WC_VIEW|  default| sum_out[118]                                       |
[03/10 22:22:58   4259] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:22:58   4259] 
[03/10 22:22:58   4259] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1725.0M) ***
[03/10 22:22:58   4259] 
[03/10 22:22:58   4259] *** Finished Optimize Step Cumulative (cpu=0:00:27.8 real=0:00:28.0 mem=1725.0M) ***
[03/10 22:22:58   4259] ** GigaOpt Optimizer WNS Slack -0.552 TNS Slack -326.791 Density 98.89
[03/10 22:22:58   4259] Update Timing Windows (Threshold 0.014) ...
[03/10 22:22:58   4259] Re Calculate Delays on 15 Nets
[03/10 22:22:58   4259] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:22:58   4259] Layer 3 has 235 constrained nets 
[03/10 22:22:58   4259] Layer 7 has 251 constrained nets 
[03/10 22:22:58   4259] **** End NDR-Layer Usage Statistics ****
[03/10 22:22:58   4259] 
[03/10 22:22:58   4259] *** Finish Post Route Setup Fixing (cpu=0:00:28.3 real=0:00:28.0 mem=1725.0M) ***
[03/10 22:22:58   4259] #spOpts: N=65 
[03/10 22:22:58   4260] *** Starting refinePlace (1:11:00 mem=1706.0M) ***
[03/10 22:22:58   4260] Total net bbox length = 5.250e+05 (2.527e+05 2.723e+05) (ext = 1.978e+04)
[03/10 22:22:58   4260] Starting refinePlace ...
[03/10 22:22:58   4260] default core: bins with density >  0.75 = 92.2 % ( 576 / 625 )
[03/10 22:22:58   4260] Density distribution unevenness ratio = 0.764%
[03/10 22:22:58   4260]   Spread Effort: high, post-route mode, useDDP on.
[03/10 22:22:58   4260] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1706.0MB) @(1:11:00 - 1:11:00).
[03/10 22:22:59   4260] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:22:59   4260] wireLenOptFixPriorityInst 5034 inst fixed
[03/10 22:22:59   4260] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:22:59   4260] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1706.0MB) @(1:11:00 - 1:11:01).
[03/10 22:22:59   4260] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:22:59   4260] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1706.0MB
[03/10 22:22:59   4260] Statistics of distance of Instance movement in refine placement:
[03/10 22:22:59   4260]   maximum (X+Y) =         0.00 um
[03/10 22:22:59   4260]   mean    (X+Y) =         0.00 um
[03/10 22:22:59   4260] Summary Report:
[03/10 22:22:59   4260] Instances move: 0 (out of 30416 movable)
[03/10 22:22:59   4260] Mean displacement: 0.00 um
[03/10 22:22:59   4260] Max displacement: 0.00 um 
[03/10 22:22:59   4260] Total instances moved : 0
[03/10 22:22:59   4260] Total net bbox length = 5.250e+05 (2.527e+05 2.723e+05) (ext = 1.978e+04)
[03/10 22:22:59   4260] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1706.0MB
[03/10 22:22:59   4260] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1706.0MB) @(1:11:00 - 1:11:01).
[03/10 22:22:59   4260] *** Finished refinePlace (1:11:01 mem=1706.0M) ***
[03/10 22:22:59   4260] #spOpts: N=65 
[03/10 22:22:59   4260] default core: bins with density >  0.75 = 92.2 % ( 576 / 625 )
[03/10 22:22:59   4260] Density distribution unevenness ratio = 0.761%
[03/10 22:22:59   4261] End: GigaOpt Optimization in TNS mode
[03/10 22:22:59   4261]   Timing Snapshot: (REF)
[03/10 22:22:59   4261]      Weighted WNS: -0.348
[03/10 22:22:59   4261]       All  PG WNS: -0.552
[03/10 22:22:59   4261]       High PG WNS: -0.325
[03/10 22:22:59   4261]       All  PG TNS: -326.798
[03/10 22:22:59   4261]       High PG TNS: -278.412
[03/10 22:22:59   4261]          Tran DRV: 0
[03/10 22:22:59   4261]           Cap DRV: 0
[03/10 22:22:59   4261]        Fanout DRV: 0
[03/10 22:22:59   4261]            Glitch: 0
[03/10 22:22:59   4261]    Category Slack: { [L, -0.552] [H, -0.325] }
[03/10 22:22:59   4261] 
[03/10 22:23:00   4261] ** Profile ** Start :  cpu=0:00:00.0, mem=1589.4M
[03/10 22:23:00   4261] ** Profile ** Other data :  cpu=0:00:00.1, mem=1589.4M
[03/10 22:23:00   4262] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1597.4M
[03/10 22:23:01   4262] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1597.4M
[03/10 22:23:01   4262] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.552  | -0.325  | -0.552  |
|           TNS (ns):|-326.798 |-278.412 | -48.387 |
|    Violating Paths:|  1944   |  1784   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.962%
       (98.884% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1597.4M
[03/10 22:23:01   4262] Info: 235 clock nets excluded from IPO operation.
[03/10 22:23:01   4262] 
[03/10 22:23:01   4262] Begin Power Analysis
[03/10 22:23:01   4262] 
[03/10 22:23:01   4263]     0.00V	    VSS
[03/10 22:23:01   4263]     0.90V	    VDD
[03/10 22:23:01   4263] Begin Processing Timing Library for Power Calculation
[03/10 22:23:01   4263] 
[03/10 22:23:01   4263] Begin Processing Timing Library for Power Calculation
[03/10 22:23:01   4263] 
[03/10 22:23:01   4263] 
[03/10 22:23:01   4263] 
[03/10 22:23:01   4263] Begin Processing Power Net/Grid for Power Calculation
[03/10 22:23:01   4263] 
[03/10 22:23:01   4263] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1369.40MB/1369.40MB)
[03/10 22:23:01   4263] 
[03/10 22:23:01   4263] Begin Processing Timing Window Data for Power Calculation
[03/10 22:23:01   4263] 
[03/10 22:23:02   4263] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1369.40MB/1369.40MB)
[03/10 22:23:02   4263] 
[03/10 22:23:02   4263] Begin Processing User Attributes
[03/10 22:23:02   4263] 
[03/10 22:23:02   4263] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1369.40MB/1369.40MB)
[03/10 22:23:02   4263] 
[03/10 22:23:02   4263] Begin Processing Signal Activity
[03/10 22:23:02   4263] 
[03/10 22:23:03   4265] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1370.01MB/1370.01MB)
[03/10 22:23:03   4265] 
[03/10 22:23:03   4265] Begin Power Computation
[03/10 22:23:03   4265] 
[03/10 22:23:03   4265]       ----------------------------------------------------------
[03/10 22:23:03   4265]       # of cell(s) missing both power/leakage table: 0
[03/10 22:23:03   4265]       # of cell(s) missing power table: 0
[03/10 22:23:03   4265]       # of cell(s) missing leakage table: 0
[03/10 22:23:03   4265]       # of MSMV cell(s) missing power_level: 0
[03/10 22:23:03   4265]       ----------------------------------------------------------
[03/10 22:23:03   4265] 
[03/10 22:23:03   4265] 
[03/10 22:23:06   4268] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1370.17MB/1370.17MB)
[03/10 22:23:06   4268] 
[03/10 22:23:06   4268] Begin Processing User Attributes
[03/10 22:23:06   4268] 
[03/10 22:23:06   4268] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1370.17MB/1370.17MB)
[03/10 22:23:06   4268] 
[03/10 22:23:06   4268] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1370.17MB/1370.17MB)
[03/10 22:23:06   4268] 
[03/10 22:23:07   4268] Begin: Power Optimization
[03/10 22:23:07   4268] PhyDesignGrid: maxLocalDensity 0.98
[03/10 22:23:07   4268] #spOpts: N=65 mergeVia=F 
[03/10 22:23:08   4270] Reclaim Optimization WNS Slack -0.552  TNS Slack -326.798 Density 98.88
[03/10 22:23:08   4270] +----------+---------+--------+--------+------------+--------+
[03/10 22:23:08   4270] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 22:23:08   4270] +----------+---------+--------+--------+------------+--------+
[03/10 22:23:08   4270] |    98.88%|        -|  -0.552|-326.798|   0:00:00.0| 1870.3M|
[03/10 22:23:12   4274] Info: Power reclaim will skip 2455 instances with hold cells
[03/10 22:23:27   4288] |    98.73%|      775|  -0.552|-324.023|   0:00:19.0| 1870.3M|
[03/10 22:23:27   4288] +----------+---------+--------+--------+------------+--------+
[03/10 22:23:27   4288] Reclaim Optimization End WNS Slack -0.552  TNS Slack -324.023 Density 98.73
[03/10 22:23:27   4288] 
[03/10 22:23:27   4288] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 789 **
[03/10 22:23:27   4288] --------------------------------------------------------------
[03/10 22:23:27   4288] |                                   | Total     | Sequential |
[03/10 22:23:27   4288] --------------------------------------------------------------
[03/10 22:23:27   4288] | Num insts resized                 |     706  |       0    |
[03/10 22:23:27   4288] | Num insts undone                  |      14  |       0    |
[03/10 22:23:27   4288] | Num insts Downsized               |     231  |       0    |
[03/10 22:23:27   4288] | Num insts Samesized               |     475  |       0    |
[03/10 22:23:27   4288] | Num insts Upsized                 |       0  |       0    |
[03/10 22:23:27   4288] | Num multiple commits+uncommits    |      55  |       -    |
[03/10 22:23:27   4288] --------------------------------------------------------------
[03/10 22:23:27   4288] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:23:27   4288] Layer 3 has 235 constrained nets 
[03/10 22:23:27   4288] Layer 7 has 251 constrained nets 
[03/10 22:23:27   4288] **** End NDR-Layer Usage Statistics ****
[03/10 22:23:27   4288] ** Finished Core Power Optimization (cpu = 0:00:20.2) (real = 0:00:20.0) **
[03/10 22:23:27   4289] #spOpts: N=65 
[03/10 22:23:27   4289] *** Starting refinePlace (1:11:29 mem=1826.4M) ***
[03/10 22:23:27   4289] Total net bbox length = 5.250e+05 (2.527e+05 2.723e+05) (ext = 1.978e+04)
[03/10 22:23:27   4289] Starting refinePlace ...
[03/10 22:23:27   4289] default core: bins with density >  0.75 = 92.2 % ( 576 / 625 )
[03/10 22:23:27   4289] Density distribution unevenness ratio = 0.775%
[03/10 22:23:27   4289]   Spread Effort: high, post-route mode, useDDP on.
[03/10 22:23:27   4289] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1826.4MB) @(1:11:29 - 1:11:29).
[03/10 22:23:27   4289] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:23:27   4289] wireLenOptFixPriorityInst 5034 inst fixed
[03/10 22:23:28   4289] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:23:28   4289] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1826.4MB) @(1:11:29 - 1:11:30).
[03/10 22:23:28   4289] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:23:28   4289] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1826.4MB
[03/10 22:23:28   4289] Statistics of distance of Instance movement in refine placement:
[03/10 22:23:28   4289]   maximum (X+Y) =         0.00 um
[03/10 22:23:28   4289]   mean    (X+Y) =         0.00 um
[03/10 22:23:28   4289] Summary Report:
[03/10 22:23:28   4289] Instances move: 0 (out of 30416 movable)
[03/10 22:23:28   4289] Mean displacement: 0.00 um
[03/10 22:23:28   4289] Max displacement: 0.00 um 
[03/10 22:23:28   4289] Total instances moved : 0
[03/10 22:23:28   4289] Total net bbox length = 5.250e+05 (2.527e+05 2.723e+05) (ext = 1.978e+04)
[03/10 22:23:28   4289] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1826.4MB
[03/10 22:23:28   4289] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1826.4MB) @(1:11:29 - 1:11:30).
[03/10 22:23:28   4289] *** Finished refinePlace (1:11:30 mem=1826.4M) ***
[03/10 22:23:28   4289] #spOpts: N=65 
[03/10 22:23:28   4290] default core: bins with density >  0.75 = 92.2 % ( 576 / 625 )
[03/10 22:23:28   4290] Density distribution unevenness ratio = 0.773%
[03/10 22:23:28   4290] Running setup recovery post routing.
[03/10 22:23:28   4290] **optDesign ... cpu = 0:02:04, real = 0:02:03, mem = 1591.7M, totSessionCpu=1:11:30 **
[03/10 22:23:29   4291]   Timing Snapshot: (TGT)
[03/10 22:23:29   4291]      Weighted WNS: -0.345
[03/10 22:23:29   4291]       All  PG WNS: -0.552
[03/10 22:23:29   4291]       High PG WNS: -0.322
[03/10 22:23:29   4291]       All  PG TNS: -324.023
[03/10 22:23:29   4291]       High PG TNS: -275.636
[03/10 22:23:29   4291]          Tran DRV: 0
[03/10 22:23:29   4291]           Cap DRV: 0
[03/10 22:23:29   4291]        Fanout DRV: 0
[03/10 22:23:29   4291]            Glitch: 0
[03/10 22:23:29   4291]    Category Slack: { [L, -0.552] [H, -0.322] }
[03/10 22:23:29   4291] 
[03/10 22:23:29   4291] Checking setup slack degradation ...
[03/10 22:23:29   4291] 
[03/10 22:23:29   4291] Recovery Manager:
[03/10 22:23:29   4291]   Low  Effort WNS Jump: 0.000 (REF: -0.552, TGT: -0.552, Threshold: 0.000) - Skip
[03/10 22:23:29   4291]   High Effort WNS Jump: 0.000 (REF: -0.325, TGT: -0.322, Threshold: 0.000) - Skip
[03/10 22:23:29   4291]   Low  Effort TNS Jump: 0.000 (REF: -326.798, TGT: -324.023, Threshold: 32.680) - Skip
[03/10 22:23:29   4291]   High Effort TNS Jump: 0.000 (REF: -278.412, TGT: -275.636, Threshold: 27.841) - Skip
[03/10 22:23:29   4291] 
[03/10 22:23:29   4291] Checking DRV degradation...
[03/10 22:23:29   4291] 
[03/10 22:23:29   4291] Recovery Manager:
[03/10 22:23:29   4291]     Tran DRV degradation : 0 (0 -> 0)
[03/10 22:23:29   4291]      Cap DRV degradation : 0 (0 -> 0)
[03/10 22:23:29   4291]   Fanout DRV degradation : 0 (0 -> 0)
[03/10 22:23:29   4291]       Glitch degradation : 0 (0 -> 0)
[03/10 22:23:29   4291]   DRV Recovery (Margin: 100) - Skip
[03/10 22:23:29   4291] 
[03/10 22:23:29   4291] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/10 22:23:29   4291] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1591.72M, totSessionCpu=1:11:31 .
[03/10 22:23:29   4291] **optDesign ... cpu = 0:02:05, real = 0:02:04, mem = 1591.7M, totSessionCpu=1:11:31 **
[03/10 22:23:29   4291] 
[03/10 22:23:29   4291] Info: 235 clock nets excluded from IPO operation.
[03/10 22:23:29   4291] PhyDesignGrid: maxLocalDensity 0.98
[03/10 22:23:29   4291] #spOpts: N=65 
[03/10 22:23:32   4293] Info: 235 clock nets excluded from IPO operation.
[03/10 22:23:33   4295] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:23:33   4295] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:23:33   4295] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:23:33   4295] |  -0.552|   -0.552|-324.023| -324.023|    98.73%|   0:00:00.0| 1742.5M|   WC_VIEW|  default| sum_out[118]                                       |
[03/10 22:23:33   4295] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:23:33   4295] 
[03/10 22:23:33   4295] *** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1742.5M) ***
[03/10 22:23:33   4295] 
[03/10 22:23:33   4295] *** Finish post-Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1742.5M) ***
[03/10 22:23:33   4295] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:23:33   4295] Layer 3 has 235 constrained nets 
[03/10 22:23:33   4295] Layer 7 has 251 constrained nets 
[03/10 22:23:33   4295] **** End NDR-Layer Usage Statistics ****
[03/10 22:23:33   4295] 
[03/10 22:23:33   4295] Begin Power Analysis
[03/10 22:23:33   4295] 
[03/10 22:23:33   4295]     0.00V	    VSS
[03/10 22:23:33   4295]     0.90V	    VDD
[03/10 22:23:33   4295] Begin Processing Timing Library for Power Calculation
[03/10 22:23:33   4295] 
[03/10 22:23:34   4295] Begin Processing Timing Library for Power Calculation
[03/10 22:23:34   4295] 
[03/10 22:23:34   4295] 
[03/10 22:23:34   4295] 
[03/10 22:23:34   4295] Begin Processing Power Net/Grid for Power Calculation
[03/10 22:23:34   4295] 
[03/10 22:23:34   4295] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1403.18MB/1403.18MB)
[03/10 22:23:34   4295] 
[03/10 22:23:34   4295] Begin Processing Timing Window Data for Power Calculation
[03/10 22:23:34   4295] 
[03/10 22:23:34   4296] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1403.18MB/1403.18MB)
[03/10 22:23:34   4296] 
[03/10 22:23:34   4296] Begin Processing User Attributes
[03/10 22:23:34   4296] 
[03/10 22:23:34   4296] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1403.18MB/1403.18MB)
[03/10 22:23:34   4296] 
[03/10 22:23:34   4296] Begin Processing Signal Activity
[03/10 22:23:34   4296] 
[03/10 22:23:36   4297] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total)=1403.67MB/1403.67MB)
[03/10 22:23:36   4297] 
[03/10 22:23:36   4297] Begin Power Computation
[03/10 22:23:36   4297] 
[03/10 22:23:36   4297]       ----------------------------------------------------------
[03/10 22:23:36   4297]       # of cell(s) missing both power/leakage table: 0
[03/10 22:23:36   4297]       # of cell(s) missing power table: 0
[03/10 22:23:36   4297]       # of cell(s) missing leakage table: 0
[03/10 22:23:36   4297]       # of MSMV cell(s) missing power_level: 0
[03/10 22:23:36   4297]       ----------------------------------------------------------
[03/10 22:23:36   4297] 
[03/10 22:23:36   4297] 
[03/10 22:23:39   4300] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1403.67MB/1403.67MB)
[03/10 22:23:39   4300] 
[03/10 22:23:39   4300] Begin Processing User Attributes
[03/10 22:23:39   4300] 
[03/10 22:23:39   4300] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1403.67MB/1403.67MB)
[03/10 22:23:39   4300] 
[03/10 22:23:39   4300] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1403.67MB/1403.67MB)
[03/10 22:23:39   4300] 
[03/10 22:23:39   4301] *** Finished Leakage Power Optimization (cpu=0:00:33, real=0:00:32, mem=1591.72M, totSessionCpu=1:11:41).
[03/10 22:23:39   4301] *info: All cells identified as Buffer and Delay cells:
[03/10 22:23:39   4301] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/10 22:23:39   4301] *info: ------------------------------------------------------------------
[03/10 22:23:39   4301] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/10 22:23:39   4301] Summary for sequential cells idenfication: 
[03/10 22:23:39   4301] Identified SBFF number: 199
[03/10 22:23:39   4301] Identified MBFF number: 0
[03/10 22:23:39   4301] Not identified SBFF number: 0
[03/10 22:23:39   4301] Not identified MBFF number: 0
[03/10 22:23:39   4301] Number of sequential cells which are not FFs: 104
[03/10 22:23:39   4301] 
[03/10 22:23:39   4301] **ERROR: (IMPOPT-310):	Design density (98.73%) exceeds/equals limit (95.00%).
[03/10 22:23:39   4301] GigaOpt Hold Optimizer is used
[03/10 22:23:39   4301] Include MVT Delays for Hold Opt
[03/10 22:23:39   4301] <optDesign CMD> fixhold  no -lvt Cells
[03/10 22:23:39   4301] **INFO: Num dontuse cells 396, Num usable cells 544
[03/10 22:23:39   4301] optDesignOneStep: Leakage Power Flow
[03/10 22:23:39   4301] **INFO: Num dontuse cells 396, Num usable cells 544
[03/10 22:23:39   4301] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:11:42 mem=1591.7M ***
[03/10 22:23:39   4301] **INFO: Starting Blocking QThread with 1 CPU
[03/10 22:23:39   4301]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 22:23:39   4301] Latch borrow mode reset to max_borrow
[03/10 22:23:39   4301] Starting SI iteration 1 using Infinite Timing Windows
[03/10 22:23:39   4301] Begin IPO call back ...
[03/10 22:23:39   4301] End IPO call back ...
[03/10 22:23:39   4301] #################################################################################
[03/10 22:23:39   4301] # Design Stage: PostRoute
[03/10 22:23:39   4301] # Design Name: core
[03/10 22:23:39   4301] # Design Mode: 65nm
[03/10 22:23:39   4301] # Analysis Mode: MMMC OCV 
[03/10 22:23:39   4301] # Parasitics Mode: SPEF/RCDB
[03/10 22:23:39   4301] # Signoff Settings: SI On 
[03/10 22:23:39   4301] #################################################################################
[03/10 22:23:39   4301] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:23:39   4301] Setting infinite Tws ...
[03/10 22:23:39   4301] First Iteration Infinite Tw... 
[03/10 22:23:39   4301] Calculate late delays in OCV mode...
[03/10 22:23:39   4301] Calculate early delays in OCV mode...
[03/10 22:23:39   4301] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/10 22:23:39   4301] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 22:23:39   4301] AAE_INFO-618: Total number of nets in the design is 32754,  99.2 percent of the nets selected for SI analysis
[03/10 22:23:39   4301] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/10 22:23:39   4301] End delay calculation. (MEM=3.41016 CPU=0:00:07.5 REAL=0:00:08.0)
[03/10 22:23:39   4301] Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_lqKnqq/.AAE_14172/waveform.data...
[03/10 22:23:39   4301] *** CDM Built up (cpu=0:00:08.5  real=0:00:09.0  mem= 3.4M) ***
[03/10 22:23:39   4301] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3.4M)
[03/10 22:23:39   4301] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 22:23:39   4301] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3.4M)
[03/10 22:23:39   4301] 
[03/10 22:23:39   4301] Executing IPO callback for view pruning ..
[03/10 22:23:39   4301] Starting SI iteration 2
[03/10 22:23:39   4301] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:23:39   4301] Calculate late delays in OCV mode...
[03/10 22:23:39   4301] Calculate early delays in OCV mode...
[03/10 22:23:39   4301] AAE_INFO-618: Total number of nets in the design is 32754,  0.9 percent of the nets selected for SI analysis
[03/10 22:23:39   4301] End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
[03/10 22:23:39   4301] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 0.0M) ***
[03/10 22:23:39   4301] *** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:11.0 totSessionCpu=0:00:39.0 mem=0.0M)
[03/10 22:23:39   4301] Done building cte hold timing graph (fixHold) cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:00:39.0 mem=0.0M ***
[03/10 22:23:39   4301] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/10 22:23:39   4301] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
[03/10 22:23:39   4301] Done building hold timer [50660 node(s), 69322 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=0:00:41.0 mem=0.0M ***
[03/10 22:23:39   4301] Timing Data dump into file /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/coe_eosdata_GvomZM/BC_VIEW.twf, for view: BC_VIEW 
[03/10 22:23:39   4301] 	 Dumping view 1 BC_VIEW 
[03/10 22:23:54   4315]  
_______________________________________________________________________
[03/10 22:23:55   4315] Done building cte setup timing graph (fixHold) cpu=0:00:14.1 real=0:00:16.0 totSessionCpu=1:11:56 mem=1591.7M ***
[03/10 22:23:55   4315] ** Profile ** Start :  cpu=0:00:00.0, mem=1591.7M
[03/10 22:23:55   4316] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1599.7M
[03/10 22:23:55   4316] *info: category slack lower bound [L -552.4] default
[03/10 22:23:55   4316] *info: category slack lower bound [H -322.3] reg2reg 
[03/10 22:23:55   4316] --------------------------------------------------- 
[03/10 22:23:55   4316]    Setup Violation Summary with Target Slack (0.000 ns)
[03/10 22:23:55   4316] --------------------------------------------------- 
[03/10 22:23:55   4316]          WNS    reg2regWNS
[03/10 22:23:55   4316]    -0.552 ns     -0.322 ns
[03/10 22:23:55   4316] --------------------------------------------------- 
[03/10 22:23:55   4316] Loading timing data from /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/coe_eosdata_GvomZM/BC_VIEW.twf 
[03/10 22:23:55   4316] 	 Loading view 1 BC_VIEW 
[03/10 22:23:55   4316] ** Profile ** Start :  cpu=0:00:00.0, mem=1599.7M
[03/10 22:23:55   4316] ** Profile ** Other data :  cpu=0:00:00.1, mem=1599.7M
[03/10 22:23:56   4316] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1599.7M
[03/10 22:23:56   4316] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.552  | -0.322  | -0.552  |
|           TNS (ns):|-324.023 |-275.637 | -48.387 |
|    Violating Paths:|  1935   |  1775   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.164  | -0.164  |  0.000  |
|           TNS (ns):| -11.948 | -11.948 |  0.000  |
|    Violating Paths:|   286   |   286   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.810%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/10 22:23:56   4316] Identified SBFF number: 199
[03/10 22:23:56   4316] Identified MBFF number: 0
[03/10 22:23:56   4316] Not identified SBFF number: 0
[03/10 22:23:56   4316] Not identified MBFF number: 0
[03/10 22:23:56   4316] Number of sequential cells which are not FFs: 104
[03/10 22:23:56   4316] 
[03/10 22:23:56   4316] Summary for sequential cells idenfication: 
[03/10 22:23:56   4316] Identified SBFF number: 199
[03/10 22:23:56   4316] Identified MBFF number: 0
[03/10 22:23:56   4316] Not identified SBFF number: 0
[03/10 22:23:56   4316] Not identified MBFF number: 0
[03/10 22:23:56   4316] Number of sequential cells which are not FFs: 104
[03/10 22:23:56   4316] 
[03/10 22:23:57   4317] 
[03/10 22:23:57   4317] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/10 22:23:57   4317] *Info: worst delay setup view: WC_VIEW
[03/10 22:23:57   4317] Footprint list for hold buffering (delay unit: ps)
[03/10 22:23:57   4317] =================================================================
[03/10 22:23:57   4317] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/10 22:23:57   4317] ------------------------------------------------------------------
[03/10 22:23:57   4317] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/10 22:23:57   4317] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/10 22:23:57   4317] =================================================================
[03/10 22:23:57   4318] **optDesign ... cpu = 0:02:32, real = 0:02:32, mem = 1593.7M, totSessionCpu=1:11:58 **
[03/10 22:23:57   4318] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/10 22:23:57   4318] *info: Run optDesign holdfix with 1 thread.
[03/10 22:23:57   4318] Info: 235 clock nets excluded from IPO operation.
[03/10 22:23:57   4318] --------------------------------------------------- 
[03/10 22:23:57   4318]    Hold Timing Summary  - Initial 
[03/10 22:23:57   4318] --------------------------------------------------- 
[03/10 22:23:57   4318]  Target slack: 0.000 ns
[03/10 22:23:57   4318] View: BC_VIEW 
[03/10 22:23:57   4318] 	WNS: -0.164 
[03/10 22:23:57   4318] 	TNS: -11.949 
[03/10 22:23:57   4318] 	VP: 284 
[03/10 22:23:57   4318] 	Worst hold path end point: ofifo_inst/col_idx_0__fifo_instance/q7_reg_0_/D 
[03/10 22:23:57   4318] --------------------------------------------------- 
[03/10 22:23:57   4318]    Setup Timing Summary  - Initial 
[03/10 22:23:57   4318] --------------------------------------------------- 
[03/10 22:23:57   4318]  Target slack: 0.000 ns
[03/10 22:23:57   4318] View: WC_VIEW 
[03/10 22:23:57   4318] 	WNS: -0.552 
[03/10 22:23:57   4318] 	TNS: -324.023 
[03/10 22:23:57   4318] 	VP: 1934 
[03/10 22:23:57   4318] 	Worst setup path end point:sum_out[118] 
[03/10 22:23:57   4318] --------------------------------------------------- 
[03/10 22:23:57   4318] PhyDesignGrid: maxLocalDensity 0.98
[03/10 22:23:57   4318] #spOpts: N=65 mergeVia=F 
[03/10 22:23:58   4318] 
[03/10 22:23:58   4318] *** Starting Core Fixing (fixHold) cpu=0:00:17.2 real=0:00:19.0 totSessionCpu=1:11:59 mem=1727.3M density=98.732% ***
[03/10 22:23:58   4318] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/10 22:23:58   4319] 
[03/10 22:23:58   4319] Phase I ......
[03/10 22:23:58   4319] *info: Multithread Hold Batch Commit is enabled
[03/10 22:23:58   4319] *info: Levelized Batch Commit is enabled
[03/10 22:23:58   4319] Executing transform: ECO Safe Resize
[03/10 22:23:58   4319] Worst hold path end point:
[03/10 22:23:58   4319]   ofifo_inst/col_idx_0__fifo_instance/q7_reg_0_/D
[03/10 22:23:58   4319]     net: ofifo_inst/col_idx_0__fifo_instance/n94 (nrTerm=2)
[03/10 22:23:58   4319] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/10 22:23:58   4319] ===========================================================================================
[03/10 22:23:58   4319]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/10 22:23:58   4319] ------------------------------------------------------------------------------------------
[03/10 22:23:58   4319]  Hold WNS :      -0.1641
[03/10 22:23:58   4319]       TNS :     -11.9487
[03/10 22:23:58   4319]       #VP :          284
[03/10 22:23:58   4319]   Density :      98.732%
[03/10 22:23:58   4319] ------------------------------------------------------------------------------------------
[03/10 22:23:58   4319]  cpu=0:00:17.7 real=0:00:19.0 totSessionCpu=1:11:59 mem=1727.3M
[03/10 22:23:58   4319] ===========================================================================================
[03/10 22:23:58   4319] 
[03/10 22:23:58   4319] Executing transform: AddBuffer + LegalResize
[03/10 22:23:58   4319] Worst hold path end point:
[03/10 22:23:58   4319]   ofifo_inst/col_idx_0__fifo_instance/q7_reg_0_/D
[03/10 22:23:58   4319]     net: ofifo_inst/col_idx_0__fifo_instance/n94 (nrTerm=2)
[03/10 22:23:58   4319] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/10 22:23:58   4319] ===========================================================================================
[03/10 22:23:58   4319]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/10 22:23:58   4319] ------------------------------------------------------------------------------------------
[03/10 22:23:58   4319]  Hold WNS :      -0.1641
[03/10 22:23:58   4319]       TNS :     -11.9487
[03/10 22:23:58   4319]       #VP :          284
[03/10 22:23:58   4319]   Density :      98.732%
[03/10 22:23:58   4319] ------------------------------------------------------------------------------------------
[03/10 22:23:58   4319]  cpu=0:00:17.9 real=0:00:19.0 totSessionCpu=1:12:00 mem=1727.3M
[03/10 22:23:58   4319] ===========================================================================================
[03/10 22:23:58   4319] 
[03/10 22:23:59   4319] --------------------------------------------------- 
[03/10 22:23:59   4319]    Hold Timing Summary  - Phase I 
[03/10 22:23:59   4319] --------------------------------------------------- 
[03/10 22:23:59   4319]  Target slack: 0.000 ns
[03/10 22:23:59   4319] View: BC_VIEW 
[03/10 22:23:59   4319] 	WNS: -0.164 
[03/10 22:23:59   4319] 	TNS: -11.949 
[03/10 22:23:59   4319] 	VP: 284 
[03/10 22:23:59   4319] 	Worst hold path end point: ofifo_inst/col_idx_0__fifo_instance/q7_reg_0_/D 
[03/10 22:23:59   4319] --------------------------------------------------- 
[03/10 22:23:59   4319]    Setup Timing Summary  - Phase I 
[03/10 22:23:59   4319] --------------------------------------------------- 
[03/10 22:23:59   4319]  Target slack: 0.000 ns
[03/10 22:23:59   4319] View: WC_VIEW 
[03/10 22:23:59   4319] 	WNS: -0.552 
[03/10 22:23:59   4319] 	TNS: -324.023 
[03/10 22:23:59   4319] 	VP: 1934 
[03/10 22:23:59   4319] 	Worst setup path end point:sum_out[118] 
[03/10 22:23:59   4319] --------------------------------------------------- 
[03/10 22:23:59   4319] 
[03/10 22:23:59   4319] *** Finished Core Fixing (fixHold) cpu=0:00:18.1 real=0:00:20.0 totSessionCpu=1:12:00 mem=1727.3M density=98.732% ***
[03/10 22:23:59   4319] *info:
[03/10 22:23:59   4319] 
[03/10 22:23:59   4319] 
[03/10 22:23:59   4319] =======================================================================
[03/10 22:23:59   4319]                 Reasons for remaining hold violations
[03/10 22:23:59   4319] =======================================================================
[03/10 22:23:59   4319] *info: Total 1780 net(s) have violated hold timing slacks.
[03/10 22:23:59   4319] 
[03/10 22:23:59   4319] Buffering failure reasons
[03/10 22:23:59   4319] ------------------------------------------------
[03/10 22:23:59   4319] *info:  1780 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n70
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n218
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n212
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n211
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n210
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n209
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n207
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n193
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n192
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n191
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n190
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n189
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n188
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n187
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n182
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n181
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n180
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n179
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n178
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n177
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n176
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n175
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n171
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n170
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n169
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n168
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n102
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/FE_RN_4939_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/FE_RN_4938_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/FE_RN_4798_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/FE_RN_412_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_6__fifo_instance/n200
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_6__fifo_instance/n184
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_6__fifo_instance/n173
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_6__fifo_instance/n163
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_6__fifo_instance/n162
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_5__fifo_instance/n179
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_5__fifo_instance/n169
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_5__fifo_instance/n158
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n89
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n80
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n8
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n68
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n64
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n62
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n207
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n204
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n203
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n199
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n198
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n197
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n196
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n193
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n192
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n183
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n182
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n181
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n180
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n172
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n171
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n170
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n169
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n165
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n161
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n160
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n159
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n155
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n147
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n138
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n122
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n120
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n110
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/FE_RN_844_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/FE_RN_5269_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/FE_RN_2412_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n218
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n216
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n211
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n210
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n209
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n207
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n205
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n192
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n191
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n190
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n186
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n182
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n181
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n180
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n179
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n178
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n177
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n171
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n170
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n169
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n168
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n102
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_687_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4891_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4889_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4783_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_428_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4273_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_395_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n208
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n207
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n206
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n190
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n189
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n188
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n179
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n178
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n177
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n168
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n167
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n166
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_5415_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_5360_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_184_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n97
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n95
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n94
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n93
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n92
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n91
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n90
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n80
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n77
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n75
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n74
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n73
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n72
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n71
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n64
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n57
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n55
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n46
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n134
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n133
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n132
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n131
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n117
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n114
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n113
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n112
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n111
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n102
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/FE_RN_4883_0
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[98]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[97]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[96]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[89]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[88]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[81]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[80]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[79]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[77]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[72]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[511]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[503]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[471]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[463]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[447]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[439]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[383]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[379]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[378]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[377]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[376]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[375]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[374]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[372]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[371]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[370]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[369]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[368]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[363]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[362]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[361]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[360]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[356]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[355]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[354]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[353]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[352]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[346]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[345]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[344]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[343]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[338]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[337]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[336]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[329]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[328]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[327]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[324]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[323]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[322]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[321]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[320]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[319]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[314]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[312]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[311]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[304]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[303]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[296]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[295]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[288]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[280]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[272]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[271]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[266]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[265]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[264]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[256]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[255]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[248]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[247]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[239]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[217]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[215]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[193]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[127]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[121]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[120]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[119]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[113]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[112]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[111]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[105]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[104]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[8]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[7]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[64]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[63]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[57]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[56]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[49]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[41]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[39]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[31]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[30]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[25]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[23]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[17]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n982
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n981
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n979
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n978
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n977
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n976
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n975
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n971
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n970
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n969
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n956
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n955
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n954
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n953
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n952
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n951
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n950
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n949
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n63
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n61
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n60
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n59
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n44
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n43
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n42
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n35
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n34
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n218
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n164
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1577
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1576
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1575
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1563
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1551
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1550
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1549
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1548
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1547
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1546
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1545
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1544
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1543
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1542
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1541
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1540
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1539
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1538
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1536
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1534
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1533
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1532
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1531
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1530
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n153
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1529
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1528
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1487
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1486
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1485
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1483
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n148
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n147
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n146
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1454
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1453
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1452
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1451
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1450
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1449
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1447
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n144
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1310
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1309
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1308
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1307
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1306
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1305
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1304
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1302
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1301
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1300
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1299
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1298
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1297
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1296
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1295
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1294
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1293
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1292
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1291
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1290
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1289
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1288
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1287
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1285
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1284
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1281
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1280
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1279
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1278
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1275
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1272
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1240
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1233
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1232
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1231
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1229
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1228
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1225
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1221
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1220
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1219
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1218
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1216
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1213
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1201
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1180
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n118
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n117
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1168
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1167
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1166
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1164
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n116
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1158
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1157
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1155
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1153
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1152
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1146
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1145
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1143
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1140
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1139
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1138
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1136
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1135
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1132
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1130
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1129
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1128
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1127
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1123
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1121
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1102
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1101
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1095
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1094
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1076
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1066
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1065
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1059
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1058
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1032
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1028
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1027
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5112_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4790_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4334_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4333_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4128_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3651_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3515_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3374_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2866_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2865_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2613_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2145_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_21
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_19
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1684_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1617_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1616_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1353_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1323_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1316_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1286_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1164_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1163_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1148_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1124_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1346_n_32_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3785_key_q_24_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3780_key_q_40_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3758_key_q_40_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3650_key_q_24_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3559_key_q_32_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3558_key_q_32_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3533_n_56_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3391_n_40_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3386_n_1_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3231_n1221
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3134_n1135
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3014_n1146
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2984_key_q_48_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2983_key_q_48_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2403_n_57_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2087_n951
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2074_n_25_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1839_n954
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1829_n1563
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1761_n979
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1755_n953
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1513_n977
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1463_n976
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1425_n950
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1395_n982
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[7]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[6]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[62]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[61]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[5]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[53]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[47]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[46]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[39]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[38]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[37]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[34]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[33]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[21]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[17]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[15]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[14]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN2624_n_41_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN2555_n_17_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN2197_n_9_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n77
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n76
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n69
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n53
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n289
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1589
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1543
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1542
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1541
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1539
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n151
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1506
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1505
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1504
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1475
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1474
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1472
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1449
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1447
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1444
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1421
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1420
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1419
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1418
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1417
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1084
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_43_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_42_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_41_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1718_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1556_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1555_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1553_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1552_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1375_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1290_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3910_key_q_32_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3834_q_temp_511_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2335_key_q_54_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2334_key_q_54_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[63]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[62]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[53]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[32]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[22]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[21]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[15]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n986
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n267
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n252
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n221
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n20
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1626
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1577
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1575
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1550
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1549
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1519
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1493
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1492
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1491
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1465
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1464
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1463
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1144
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1142
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1029
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2261_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2142_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_15
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1253_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1252_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_12
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3197_q_temp_447_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2923_q_temp_439_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[63]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[62]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[61]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[53]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OCPN3772_q_temp_447_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n942
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n906
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n905
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n898
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n897
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n882
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n874
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n856
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n832
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n827
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n822
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n821
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n796
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n795
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n794
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n793
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n792
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n791
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n790
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n789
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n788
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n787
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n786
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n785
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n784
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n783
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n782
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n781
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n780
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n779
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n778
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n777
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n776
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n775
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n774
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n773
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n772
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n771
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n770
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n769
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n768
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n767
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n766
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n765
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n764
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n763
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n762
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n761
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n760
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n759
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n758
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n757
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n756
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n755
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n754
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n753
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n752
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n751
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n750
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n749
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n746
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n745
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n744
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n743
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n742
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n741
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n740
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n739
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n738
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n737
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n736
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n735
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n734
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n733
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n732
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n731
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n730
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n729
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n728
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n727
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n726
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n725
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n724
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n722
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n721
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n720
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n719
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n718
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n717
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n716
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n715
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n713
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n712
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n710
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n709
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n708
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n707
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n706
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n705
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n704
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n702
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n701
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n700
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n699
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n697
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n696
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n694
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n693
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n692
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n691
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n690
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n689
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n688
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n687
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n686
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n685
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n684
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n683
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n682
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n681
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n680
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n679
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n678
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n677
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n676
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n675
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n674
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n673
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n656
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n653
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n652
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n650
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n649
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n648
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n646
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n645
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n644
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n643
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n642
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n640
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n639
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n637
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n636
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n634
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n631
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n630
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n629
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n628
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n627
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n626
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n625
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n624
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n623
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n610
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n609
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n608
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n559
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n523
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n521
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n520
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n519
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n518
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n517
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n516
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n515
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n514
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n513
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n512
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n511
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n510
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n509
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n508
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n507
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n506
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n504
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n503
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n502
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n501
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n500
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n499
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n498
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n497
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n495
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n494
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n493
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n492
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n369
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n358
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n357
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n356
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n355
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n354
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n353
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n333
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n332
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n331
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n330
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n328
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n327
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n326
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n325
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n322
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n318
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n317
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n316
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n313
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n287
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n284
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n270
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n267
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n264
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n263
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n262
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n260
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n258
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n248
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n247
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n246
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n243
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n241
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n239
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n238
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n237
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n236
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n235
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n234
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n233
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n232
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n231
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n230
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n228
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n227
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n222
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n221
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n182
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1654
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1653
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1652
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1646
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1634
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1633
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1632
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1631
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1629
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1628
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1627
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1626
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1625
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1624
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1623
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1621
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1620
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1619
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1618
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1617
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1616
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1615
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1613
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1612
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1610
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1609
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1608
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1607
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1594
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1593
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n159
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n158
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n157
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1567
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1566
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1565
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1562
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1560
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n156
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1559
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1557
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1554
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1553
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1543
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1540
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1536
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1533
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1531
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1530
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1525
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1524
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1504
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1502
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1501
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1500
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1495
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1494
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1490
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n149
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1484
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1478
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1476
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1473
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1420
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n142
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1414
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n131
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1179
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1178
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1170
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1156
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1155
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1051
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1047
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1037
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1016
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_977_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_975_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_85_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5354_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5305_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5301_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5300_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5299_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5298_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5296_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5166_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5165_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4887_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4886_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4885_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4855_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4854_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4853_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4813_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_43
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_41
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4053_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4051_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4050_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3955_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3954_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3951_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3948_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3947_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3945_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3944_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3943_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3942_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3941_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3940_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_380_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_379_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_375_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_374_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_373_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_372_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_370_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_369_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_34
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3327_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3326_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3325_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3324_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3323_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_32
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_290_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_289_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_288_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_287_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2860_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_28
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_270_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_266_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_265_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2651_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_263_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_262_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_261_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2618_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_26
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2552_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2532_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2448_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2446_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2227_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2226_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_20
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_191_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1915_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1914_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1911_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1904_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_19
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1858_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1857_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1727_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1726_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1725_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1722_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1720_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1712_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1705_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1704_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1651_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1477_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1475_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1411_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1410_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1297_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1243_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1240_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1239_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1201_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1200_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1198_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1197_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_11
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1087_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1085_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1012_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1011_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1010_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1009_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1008_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1007_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFN678_n1037
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFN477_key_q_35_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4317_key_q_33_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4313_key_q_19_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4296_key_q_17_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4293_n609
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4219_n1051
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4211_n794
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4148_n1502
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4138_n760
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4127_n822
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4110_n832
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4109_n898
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4108_key_q_57_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4096_key_q_34_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4084_n702
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4048_FE_RN_20
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4028_key_q_57_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3985_key_q_11_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3935_n674
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3934_n674
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3920_key_q_57_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2982_key_q_40_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2981_key_q_40_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2023_key_q_32_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2022_key_q_32_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2016_q_temp_375_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2000_n1616
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1999_n1621
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1974_q_temp_383_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1970_n906
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1838_n752
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1821_n1617
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1753_n1619
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1634_n942
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1540_key_q_48_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1539_key_q_48_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1530_n1615
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1503_key_q_50_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1479_key_q_16_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1477_key_q_16_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1458_n1501
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1454_key_q_3_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1388_n1178
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[9]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[8]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[63]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[59]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[58]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[57]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[56]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[51]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[50]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[49]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[48]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[46]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[43]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[42]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[41]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[40]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[3]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[38]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[35]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[34]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[33]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[32]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[2]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[27]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[26]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[25]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[24]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[1]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[19]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[18]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[17]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[16]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[11]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[10]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[0]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_66
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_65
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_10
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/FE_OFN570_q_temp_336_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n988
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n980
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n963
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n956
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n950
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n943
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n941
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n914
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n908
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n90
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n863
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n82
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n793
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n785
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n737
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n40
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n38
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n305
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n258
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n215
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n213
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n173
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1586
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1585
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1584
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1579
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n157
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1568
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1567
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1566
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1565
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1564
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1563
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1562
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1561
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1560
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1559
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1558
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1557
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1556
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1555
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1554
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1553
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1551
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1548
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1546
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1545
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1543
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1518
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1517
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1516
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1482
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1481
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1480
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1479
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1478
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1477
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1449
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1448
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1447
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1446
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1445
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1444
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1442
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1422
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1421
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1420
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1419
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1418
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1417
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1112
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1111
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1109
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1108
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1106
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1105
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1104
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1102
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1101
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1100
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1099
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1098
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1097
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1096
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1095
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1091
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1089
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1087
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1086
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1081
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1080
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1076
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1074
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n107
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n106
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n105
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1049
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1043
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n104
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1032
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1031
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1028
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1022
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1021
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1020
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n102
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1011
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n101
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1008
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1004
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5447_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4477_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4476_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4475_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3140_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3139_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2971_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2233_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2232_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1690_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1660_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_165_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1166_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1143_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN718_n1422
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1274_q_temp_272_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1210_key_q_24_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1158_key_q_16_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4281_n956
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3606_q_temp_319_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3605_FE_OFN413_key_q_56_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1764_key_q_22_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1721_n82
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[9]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[63]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[62]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[61]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[56]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[53]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[47]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[46]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[3]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[23]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[22]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[21]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[15]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[14]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_60
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_43
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_24
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_21
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_2
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN413_key_q_56_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN366_key_q_8_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1209_key_q_24_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1157_key_q_16_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OCPN3901_key_q_40_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n996
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n994
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n993
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n986
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n980
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n967
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n959
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n937
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n935
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n934
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n93
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n928
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n913
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n868
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n845
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n844
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n831
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n717
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n504
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n484
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n482
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n37
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n36
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n345
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n33
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n32
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n283
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n267
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n263
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n251
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n25
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n244
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n237
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n224
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n205
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n204
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n203
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1630
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1629
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1628
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1623
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1610
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1608
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1606
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1602
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1598
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1596
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1594
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1593
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1592
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1590
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1589
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1588
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1587
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1586
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1585
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1584
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1557
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1556
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1555
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1553
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1518
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1517
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1516
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1515
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1514
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1513
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1511
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1485
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1483
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1480
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1475
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1460
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1459
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1458
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1457
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1456
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1455
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1454
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1453
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n128
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n127
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n126
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n125
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n124
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n123
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1139
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1138
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1137
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1135
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1133
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1125
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1124
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1123
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1121
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1119
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1117
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1113
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1110
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1097
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1096
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1095
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1090
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1086
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1084
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1083
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1082
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1071
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1068
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1060
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1057
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1056
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1052
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1050
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1049
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1044
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1034
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1032
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1028
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1022
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1013
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_680_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_676_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_581_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_580_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_579_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_578_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_563_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5391_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5202_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_4743_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_4178_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3866_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_381_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3695_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2967_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2872_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2871_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2838_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2766_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2765_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2524_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_208_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_207_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_206_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2033_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_16
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1412_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1275_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1258_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1257_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1126_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1020_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1017_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3900_n34
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3787_key_q_40_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3400_FE_RN_16
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3109_q_temp_248_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2632_q_temp_247_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2473_q_temp_215_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2305_q_temp_239_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2270_q_temp_255_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2118_n1483
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1803_n1623
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[8]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[6]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[63]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[62]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[61]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[5]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[58]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[57]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[56]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[53]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[47]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[46]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[45]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[40]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[39]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[38]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[29]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[23]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[22]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[21]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[16]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[14]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_45
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_2
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN645_key_q_29_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN286_key_q_8_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1159_key_q_16_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n79
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n60
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n244
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1567
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1547
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n123
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1088
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1041
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n998
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n997
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n994
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n993
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n992
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n991
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n988
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n970
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n969
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n968
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n965
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n963
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n962
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n947
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n930
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n925
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n921
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n785
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n711
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n66
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n621
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n616
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n488
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n474
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n259
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n244
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n241
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n225
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n223
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n220
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n196
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1638
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1629
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1628
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1627
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1626
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1624
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1623
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1622
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1620
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1615
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1607
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1606
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1605
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1604
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1603
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1602
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1601
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1599
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1597
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1595
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1591
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1588
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1587
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1584
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1583
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1581
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1570
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1551
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1549
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1548
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1547
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1546
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1545
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1543
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1522
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1519
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1518
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1517
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1516
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1515
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1513
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1509
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1489
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1487
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1485
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1484
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1482
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1478
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1476
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1461
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1460
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1459
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1457
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1456
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1455
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1454
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1453
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1452
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n141
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1409
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1398
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1344
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1343
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1310
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1165
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1163
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1161
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1135
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1133
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1120
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1118
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1117
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1116
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1115
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1114
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1113
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1112
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1111
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1110
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1109
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1108
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1107
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1106
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1105
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1104
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1103
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1102
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1101
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1100
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1099
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1098
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1097
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1096
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1095
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1094
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1092
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1073
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1072
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1071
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1070
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1069
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1068
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1067
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1066
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1065
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1064
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1063
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1061
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1059
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1058
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1057
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1056
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1055
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1054
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1053
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1052
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1051
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1039
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1037
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1036
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1028
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1027
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1024
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1018
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1017
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1016
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1015
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1014
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1013
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1010
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n101
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1009
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1008
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1007
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1006
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1004
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1003
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1002
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1001
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5089_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4909_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4908_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4383_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4382_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4381_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4380_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4336_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4000_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3999_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2625_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2363_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1998_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1997_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_149_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_148_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_147_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1450_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1351_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1267_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1096_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1095_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_10
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN556_n1478
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4322_n1615
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4232_key_q_25_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4184_key_q_49_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4172_key_q_23_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3873_n1459
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3546_FE_RN_56
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3131_q_temp_127_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3074_q_temp_79_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3020_key_q_63_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2788_q_temp_111_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2745_q_temp_79_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2595_FE_RN_1096_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2397_q_temp_119_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2114_n1454
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2032_n1478
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1801_n1453
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1594_n1460
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1485_FE_RN_1096_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1484_FE_RN_1096_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[9]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[57]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[49]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[46]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[41]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[33]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[25]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[21]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[1]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[17]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[15]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[14]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[13]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_56
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_55
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_49
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_46
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_36
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN414_key_q_40_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1155_q_temp_64_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1154_q_temp_64_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1138_key_q_0_
[03/10 22:23:59   4319] 	mac_array_instance/FE_OCPN1846_q_temp_343_
[03/10 22:23:59   4319] 	fifo_wr[4]
[03/10 22:23:59   4319] 	array_out[9]
[03/10 22:23:59   4319] 	array_out[98]
[03/10 22:23:59   4319] 	array_out[96]
[03/10 22:23:59   4319] 	array_out[8]
[03/10 22:23:59   4319] 	array_out[86]
[03/10 22:23:59   4319] 	array_out[85]
[03/10 22:23:59   4319] 	array_out[84]
[03/10 22:23:59   4319] 	array_out[83]
[03/10 22:23:59   4319] 	array_out[82]
[03/10 22:23:59   4319] 	array_out[81]
[03/10 22:23:59   4319] 	array_out[80]
[03/10 22:23:59   4319] 	array_out[78]
[03/10 22:23:59   4319] 	array_out[77]
[03/10 22:23:59   4319] 	array_out[66]
[03/10 22:23:59   4319] 	array_out[64]
[03/10 22:23:59   4319] 	array_out[63]
[03/10 22:23:59   4319] 	array_out[62]
[03/10 22:23:59   4319] 	array_out[61]
[03/10 22:23:59   4319] 	array_out[60]
[03/10 22:23:59   4319] 	array_out[58]
[03/10 22:23:59   4319] 	array_out[57]
[03/10 22:23:59   4319] 	array_out[46]
[03/10 22:23:59   4319] 	array_out[41]
[03/10 22:23:59   4319] 	array_out[3]
[03/10 22:23:59   4319] 	array_out[38]
[03/10 22:23:59   4319] 	array_out[2]
[03/10 22:23:59   4319] 	array_out[1]
[03/10 22:23:59   4319] 	array_out[18]
[03/10 22:23:59   4319] 	array_out[17]
[03/10 22:23:59   4319] 	array_out[16]
[03/10 22:23:59   4319] 	array_out[158]
[03/10 22:23:59   4319] 	array_out[157]
[03/10 22:23:59   4319] 	array_out[146]
[03/10 22:23:59   4319] 	array_out[144]
[03/10 22:23:59   4319] 	array_out[143]
[03/10 22:23:59   4319] 	array_out[142]
[03/10 22:23:59   4319] 	array_out[141]
[03/10 22:23:59   4319] 	array_out[140]
[03/10 22:23:59   4319] 	array_out[138]
[03/10 22:23:59   4319] 	array_out[137]
[03/10 22:23:59   4319] 	array_out[120]
[03/10 22:23:59   4319] 	array_out[119]
[03/10 22:23:59   4319] 	array_out[100]
[03/10 22:23:59   4319] 	array_out[0]
[03/10 22:23:59   4319] 	FE_OFN927_array_out_96_
[03/10 22:23:59   4319] 	FE_OFN1102_array_out_119_
[03/10 22:23:59   4319] 	FE_OCPN4385_array_out_1_
[03/10 22:23:59   4319] 	FE_OCPN4383_array_out_61_
[03/10 22:23:59   4319] 	FE_OCPN4380_array_out_62_
[03/10 22:23:59   4319] 	FE_OCPN4376_array_out_144_
[03/10 22:23:59   4319] 	FE_OCPN4368_array_out_66_
[03/10 22:23:59   4319] 	FE_OCPN4284_array_out_82_
[03/10 22:23:59   4319] 	FE_OCPN4278_array_out_141_
[03/10 22:23:59   4319] 	FE_OCPN4276_array_out_3_
[03/10 22:23:59   4319] 	FE_OCPN4273_array_out_142_
[03/10 22:23:59   4319] 	FE_OCPN4272_array_out_63_
[03/10 22:23:59   4319] 	FE_OCPN4269_array_out_64_
[03/10 22:23:59   4319] 	FE_OCPN4267_array_out_143_
[03/10 22:23:59   4319] 	FE_OCPN3064_array_out_9_
[03/10 22:23:59   4319] 	FE_OCPN2641_array_out_8_
[03/10 22:23:59   4319] 
[03/10 22:23:59   4319] 
[03/10 22:23:59   4319] Resizing failure reasons
[03/10 22:23:59   4319] ------------------------------------------------
[03/10 22:23:59   4319] *info:  1780 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n70
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n218
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n212
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n211
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n210
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n209
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n207
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n193
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n192
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n191
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n190
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n189
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n188
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n187
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n182
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n181
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n180
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n179
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n178
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n177
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n176
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n175
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n171
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n170
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n169
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n168
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/n102
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/FE_RN_4939_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/FE_RN_4938_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/FE_RN_4798_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_7__fifo_instance/FE_RN_412_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_6__fifo_instance/n200
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_6__fifo_instance/n184
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_6__fifo_instance/n173
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_6__fifo_instance/n163
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_6__fifo_instance/n162
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_5__fifo_instance/n179
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_5__fifo_instance/n169
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_5__fifo_instance/n158
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n89
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n80
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n8
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n68
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n64
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n62
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n207
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n204
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n203
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n199
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n198
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n197
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n196
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n193
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n192
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n183
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n182
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n181
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n180
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n172
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n171
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n170
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n169
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n165
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n161
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n160
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n159
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n155
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n147
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n138
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n122
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n120
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/n110
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/FE_RN_844_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/FE_RN_5269_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_4__fifo_instance/FE_RN_2412_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n218
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n216
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n211
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n210
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n209
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n207
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n205
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n192
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n191
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n190
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n186
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n182
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n181
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n180
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n179
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n178
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n177
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n171
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n170
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n169
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n168
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/n102
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_687_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4891_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4889_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4783_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_428_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4273_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_395_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n208
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n207
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n206
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n190
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n189
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n188
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n179
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n178
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n177
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n168
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n167
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/n166
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_5415_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_5360_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_184_0
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n97
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n95
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n94
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n93
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n92
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n91
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n90
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n80
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n77
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n75
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n74
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n73
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n72
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n71
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n64
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n57
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n55
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n46
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n134
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n133
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n132
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n131
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n117
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n114
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n113
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n112
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n111
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/n102
[03/10 22:23:59   4319] 	ofifo_inst/col_idx_0__fifo_instance/FE_RN_4883_0
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[98]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[97]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[96]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[89]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[88]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[81]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[80]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[79]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[77]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[72]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[511]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[503]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[471]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[463]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[447]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[439]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[383]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[379]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[378]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[377]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[376]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[375]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[374]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[372]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[371]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[370]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[369]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[368]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[363]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[362]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[361]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[360]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[356]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[355]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[354]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[353]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[352]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[346]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[345]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[344]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[343]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[338]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[337]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[336]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[329]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[328]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[327]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[324]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[323]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[322]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[321]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[320]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[319]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[314]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[312]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[311]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[304]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[303]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[296]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[295]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[288]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[280]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[272]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[271]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[266]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[265]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[264]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[256]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[255]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[248]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[247]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[239]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[217]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[215]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[193]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[127]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[121]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[120]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[119]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[113]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[112]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[111]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[105]
[03/10 22:23:59   4319] 	mac_array_instance/q_temp[104]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[8]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[7]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[64]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[63]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[57]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[56]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[49]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[41]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[39]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[31]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[30]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[25]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[23]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[17]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n982
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n981
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n979
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n978
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n977
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n976
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n975
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n971
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n970
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n969
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n956
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n955
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n954
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n953
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n952
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n951
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n950
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n949
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n63
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n61
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n60
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n59
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n44
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n43
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n42
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n35
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n34
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n218
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n164
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1577
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1576
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1575
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1563
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1551
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1550
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1549
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1548
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1547
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1546
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1545
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1544
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1543
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1542
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1541
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1540
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1539
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1538
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1536
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1534
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1533
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1532
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1531
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1530
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n153
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1529
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1528
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1487
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1486
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1485
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1483
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n148
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n147
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n146
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1454
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1453
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1452
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1451
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1450
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1449
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1447
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n144
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1310
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1309
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1308
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1307
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1306
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1305
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1304
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1302
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1301
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1300
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1299
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1298
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1297
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1296
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1295
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1294
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1293
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1292
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1291
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1290
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1289
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1288
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1287
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1285
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1284
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1281
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1280
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1279
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1278
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1275
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1272
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1240
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1233
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1232
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1231
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1229
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1228
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1225
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1221
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1220
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1219
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1218
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1216
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1213
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1201
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1180
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n118
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n117
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1168
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1167
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1166
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1164
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n116
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1158
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1157
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1155
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1153
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1152
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1146
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1145
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1143
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1140
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1139
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1138
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1136
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1135
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1132
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1130
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1129
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1128
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1127
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1123
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1121
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1102
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1101
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1095
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1094
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1076
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1066
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1065
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1059
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1058
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1032
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1028
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1027
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5112_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4790_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4334_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4333_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4128_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3651_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3515_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3374_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2866_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2865_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2613_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2145_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_21
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_19
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1684_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1617_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1616_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1353_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1323_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1316_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1286_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1164_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1163_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1148_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1124_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1346_n_32_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3785_key_q_24_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3780_key_q_40_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3758_key_q_40_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3650_key_q_24_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3559_key_q_32_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3558_key_q_32_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3533_n_56_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3391_n_40_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3386_n_1_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3231_n1221
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3134_n1135
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3014_n1146
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2984_key_q_48_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2983_key_q_48_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2403_n_57_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2087_n951
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2074_n_25_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1839_n954
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1829_n1563
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1761_n979
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1755_n953
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1513_n977
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1463_n976
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1425_n950
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1395_n982
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[7]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[6]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[62]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[61]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[5]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[53]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[47]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[46]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[39]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[38]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[37]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[34]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[33]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[21]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[17]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[15]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[14]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN2624_n_41_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN2555_n_17_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN2197_n_9_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n77
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n76
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n69
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n53
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n289
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1589
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1543
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1542
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1541
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1539
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n151
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1506
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1505
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1504
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1475
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1474
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1472
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1449
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1447
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1444
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1421
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1420
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1419
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1418
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1417
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1084
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_43_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_42_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_41_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1718_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1556_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1555_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1553_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1552_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1375_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1290_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3910_key_q_32_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3834_q_temp_511_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2335_key_q_54_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2334_key_q_54_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[63]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[62]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[53]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[32]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[22]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[21]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[15]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n986
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n267
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n252
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n221
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n20
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1626
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1577
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1575
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1550
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1549
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1519
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1493
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1492
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1491
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1465
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1464
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1463
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1144
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1142
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1029
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2261_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2142_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_15
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1253_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1252_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_12
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3197_q_temp_447_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2923_q_temp_439_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[63]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[62]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[61]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[53]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OCPN3772_q_temp_447_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n942
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n906
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n905
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n898
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n897
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n882
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n874
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n856
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n832
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n827
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n822
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n821
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n796
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n795
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n794
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n793
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n792
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n791
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n790
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n789
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n788
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n787
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n786
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n785
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n784
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n783
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n782
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n781
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n780
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n779
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n778
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n777
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n776
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n775
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n774
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n773
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n772
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n771
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n770
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n769
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n768
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n767
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n766
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n765
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n764
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n763
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n762
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n761
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n760
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n759
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n758
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n757
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n756
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n755
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n754
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n753
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n752
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n751
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n750
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n749
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n746
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n745
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n744
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n743
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n742
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n741
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n740
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n739
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n738
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n737
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n736
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n735
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n734
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n733
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n732
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n731
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n730
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n729
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n728
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n727
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n726
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n725
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n724
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n722
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n721
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n720
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n719
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n718
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n717
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n716
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n715
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n713
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n712
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n710
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n709
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n708
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n707
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n706
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n705
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n704
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n702
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n701
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n700
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n699
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n697
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n696
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n694
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n693
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n692
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n691
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n690
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n689
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n688
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n687
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n686
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n685
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n684
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n683
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n682
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n681
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n680
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n679
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n678
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n677
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n676
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n675
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n674
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n673
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n656
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n653
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n652
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n650
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n649
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n648
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n646
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n645
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n644
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n643
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n642
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n640
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n639
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n637
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n636
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n634
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n631
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n630
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n629
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n628
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n627
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n626
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n625
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n624
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n623
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n610
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n609
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n608
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n559
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n523
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n521
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n520
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n519
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n518
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n517
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n516
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n515
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n514
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n513
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n512
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n511
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n510
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n509
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n508
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n507
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n506
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n504
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n503
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n502
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n501
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n500
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n499
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n498
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n497
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n495
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n494
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n493
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n492
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n369
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n358
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n357
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n356
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n355
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n354
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n353
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n333
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n332
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n331
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n330
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n328
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n327
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n326
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n325
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n322
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n318
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n317
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n316
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n313
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n287
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n284
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n270
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n267
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n264
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n263
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n262
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n260
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n258
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n248
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n247
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n246
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n243
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n241
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n239
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n238
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n237
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n236
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n235
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n234
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n233
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n232
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n231
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n230
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n228
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n227
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n222
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n221
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n182
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1654
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1653
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1652
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1646
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1634
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1633
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1632
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1631
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1629
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1628
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1627
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1626
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1625
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1624
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1623
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1621
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1620
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1619
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1618
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1617
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1616
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1615
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1613
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1612
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1610
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1609
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1608
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1607
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1594
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1593
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n159
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n158
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n157
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1567
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1566
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1565
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1562
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1560
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n156
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1559
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1557
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1554
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1553
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1543
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1540
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1536
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1533
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1531
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1530
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1525
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1524
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1504
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1502
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1501
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1500
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1495
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1494
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1490
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n149
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1484
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1478
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1476
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1473
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1420
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n142
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1414
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n131
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1179
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1178
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1170
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1156
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1155
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1051
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1047
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1037
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1016
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_977_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_975_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_85_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5354_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5305_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5301_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5300_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5299_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5298_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5296_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5166_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5165_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4887_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4886_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4885_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4855_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4854_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4853_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4813_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_43
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_41
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4053_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4051_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4050_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3955_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3954_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3951_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3948_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3947_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3945_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3944_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3943_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3942_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3941_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3940_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_380_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_379_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_375_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_374_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_373_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_372_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_370_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_369_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_34
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3327_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3326_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3325_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3324_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3323_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_32
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_290_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_289_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_288_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_287_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2860_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_28
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_270_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_266_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_265_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2651_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_263_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_262_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_261_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2618_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_26
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2552_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2532_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2448_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2446_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2227_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2226_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_20
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_191_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1915_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1914_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1911_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1904_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_19
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1858_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1857_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1727_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1726_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1725_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1722_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1720_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1712_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1705_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1704_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1651_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1477_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1475_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1411_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1410_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1297_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1243_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1240_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1239_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1201_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1200_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1198_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1197_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_11
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1087_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1085_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1012_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1011_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1010_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1009_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1008_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1007_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFN678_n1037
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFN477_key_q_35_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4317_key_q_33_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4313_key_q_19_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4296_key_q_17_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4293_n609
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4219_n1051
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4211_n794
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4148_n1502
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4138_n760
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4127_n822
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4110_n832
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4109_n898
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4108_key_q_57_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4096_key_q_34_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4084_n702
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4048_FE_RN_20
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4028_key_q_57_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3985_key_q_11_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3935_n674
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3934_n674
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3920_key_q_57_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2982_key_q_40_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2981_key_q_40_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2023_key_q_32_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2022_key_q_32_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2016_q_temp_375_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2000_n1616
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1999_n1621
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1974_q_temp_383_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1970_n906
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1838_n752
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1821_n1617
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1753_n1619
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1634_n942
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1540_key_q_48_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1539_key_q_48_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1530_n1615
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1503_key_q_50_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1479_key_q_16_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1477_key_q_16_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1458_n1501
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1454_key_q_3_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1388_n1178
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[9]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[8]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[63]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[59]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[58]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[57]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[56]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[51]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[50]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[49]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[48]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[46]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[43]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[42]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[41]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[40]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[3]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[38]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[35]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[34]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[33]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[32]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[2]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[27]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[26]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[25]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[24]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[1]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[19]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[18]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[17]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[16]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[11]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[10]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[0]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_66
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_65
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_10
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_5__mac_col_inst/FE_OFN570_q_temp_336_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n988
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n980
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n963
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n956
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n950
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n943
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n941
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n914
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n908
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n90
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n863
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n82
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n793
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n785
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n737
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n40
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n38
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n305
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n258
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n215
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n213
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n173
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1586
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1585
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1584
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1579
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n157
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1568
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1567
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1566
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1565
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1564
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1563
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1562
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1561
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1560
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1559
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1558
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1557
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1556
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1555
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1554
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1553
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1551
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1548
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1546
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1545
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1543
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1518
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1517
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1516
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1482
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1481
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1480
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1479
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1478
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1477
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1449
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1448
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1447
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1446
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1445
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1444
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1442
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1422
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1421
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1420
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1419
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1418
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1417
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1112
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1111
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1109
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1108
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1106
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1105
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1104
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1102
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1101
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1100
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1099
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1098
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1097
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1096
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1095
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1091
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1089
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1087
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1086
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1081
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1080
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1076
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1074
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n107
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n106
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n105
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1049
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1043
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n104
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1032
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1031
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1028
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1022
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1021
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1020
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n102
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1011
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n101
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1008
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1004
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5447_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4477_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4476_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4475_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3140_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3139_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2971_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2233_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2232_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1690_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1660_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_165_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1166_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1143_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN718_n1422
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1274_q_temp_272_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1210_key_q_24_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1158_key_q_16_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4281_n956
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3606_q_temp_319_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3605_FE_OFN413_key_q_56_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1764_key_q_22_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1721_n82
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[9]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[63]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[62]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[61]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[56]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[53]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[47]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[46]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[3]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[23]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[22]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[21]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[15]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[14]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_60
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_43
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_24
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_21
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_2
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN413_key_q_56_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN366_key_q_8_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1209_key_q_24_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1157_key_q_16_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OCPN3901_key_q_40_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n996
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n994
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n993
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n986
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n980
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n967
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n959
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n937
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n935
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n934
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n93
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n928
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n913
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n868
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n845
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n844
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n831
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n717
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n504
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n484
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n482
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n37
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n36
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n345
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n33
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n32
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n283
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n267
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n263
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n251
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n25
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n244
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n237
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n224
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n205
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n204
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n203
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1630
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1629
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1628
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1623
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1610
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1608
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1606
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1602
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1598
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1596
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1594
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1593
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1592
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1590
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1589
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1588
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1587
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1586
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1585
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1584
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1557
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1556
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1555
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1553
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1518
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1517
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1516
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1515
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1514
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1513
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1511
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1485
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1483
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1480
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1475
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1460
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1459
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1458
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1457
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1456
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1455
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1454
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1453
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n128
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n127
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n126
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n125
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n124
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n123
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1139
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1138
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1137
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1135
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1133
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1125
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1124
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1123
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1121
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1119
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1117
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1113
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1110
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1097
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1096
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1095
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1090
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1086
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1084
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1083
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1082
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1071
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1068
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1060
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1057
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1056
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1052
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1050
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1049
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1044
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1034
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1032
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1028
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1022
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1013
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_680_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_676_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_581_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_580_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_579_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_578_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_563_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5391_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5202_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_4743_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_4178_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3866_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_381_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3695_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2967_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2872_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2871_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2838_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2766_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2765_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2524_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_208_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_207_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_206_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2033_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_16
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1412_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1275_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1258_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1257_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1126_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1020_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1017_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3900_n34
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3787_key_q_40_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3400_FE_RN_16
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3109_q_temp_248_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2632_q_temp_247_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2473_q_temp_215_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2305_q_temp_239_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2270_q_temp_255_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2118_n1483
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1803_n1623
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[8]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[6]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[63]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[62]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[61]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[5]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[58]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[57]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[56]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[53]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[47]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[46]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[45]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[40]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[39]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[38]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[29]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[23]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[22]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[21]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[16]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[14]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_45
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_2
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN645_key_q_29_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN286_key_q_8_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1159_key_q_16_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n79
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n60
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n244
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1567
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1547
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n123
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1088
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1041
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n998
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n997
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n994
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n993
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n992
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n991
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n988
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n970
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n969
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n968
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n965
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n963
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n962
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n947
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n930
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n925
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n921
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n785
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n711
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n66
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n621
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n616
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n488
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n474
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n259
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n244
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n241
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n225
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n223
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n220
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n196
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1638
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1629
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1628
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1627
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1626
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1624
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1623
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1622
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1620
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1615
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1607
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1606
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1605
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1604
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1603
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1602
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1601
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1599
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1597
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1595
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1591
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1588
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1587
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1584
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1583
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1581
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1570
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1551
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1549
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1548
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1547
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1546
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1545
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1543
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1522
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1519
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1518
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1517
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1516
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1515
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1513
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1509
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1489
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1487
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1485
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1484
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1482
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1478
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1476
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1461
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1460
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1459
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1457
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1456
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1455
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1454
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1453
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1452
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n141
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1409
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1398
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1344
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1343
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1310
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1165
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1163
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1161
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1135
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1133
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1120
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1118
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1117
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1116
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1115
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1114
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1113
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1112
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1111
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1110
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1109
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1108
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1107
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1106
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1105
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1104
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1103
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1102
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1101
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1100
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1099
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1098
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1097
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1096
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1095
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1094
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1092
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1073
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1072
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1071
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1070
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1069
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1068
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1067
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1066
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1065
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1064
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1063
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1061
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1059
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1058
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1057
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1056
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1055
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1054
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1053
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1052
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1051
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1039
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1037
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1036
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1028
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1027
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1024
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1018
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1017
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1016
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1015
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1014
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1013
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1010
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n101
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1009
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1008
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1007
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1006
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1004
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1003
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1002
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1001
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5089_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4909_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4908_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4383_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4382_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4381_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4380_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4336_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4000_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3999_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2625_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2363_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1998_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1997_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_149_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_148_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_147_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1450_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1351_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1267_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1096_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1095_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_10
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN556_n1478
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4322_n1615
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4232_key_q_25_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4184_key_q_49_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4172_key_q_23_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3873_n1459
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3546_FE_RN_56
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3131_q_temp_127_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3074_q_temp_79_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3020_key_q_63_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2788_q_temp_111_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2745_q_temp_79_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2595_FE_RN_1096_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2397_q_temp_119_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2114_n1454
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2032_n1478
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1801_n1453
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1594_n1460
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1485_FE_RN_1096_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1484_FE_RN_1096_0
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[9]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[57]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[49]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[46]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[41]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[33]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[25]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[21]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[1]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[17]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[15]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[14]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[13]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_56
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_55
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_49
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_46
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_36
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN414_key_q_40_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1155_q_temp_64_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1154_q_temp_64_
[03/10 22:23:59   4319] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1138_key_q_0_
[03/10 22:23:59   4319] 	mac_array_instance/FE_OCPN1846_q_temp_343_
[03/10 22:23:59   4319] 	fifo_wr[4]
[03/10 22:23:59   4319] 	array_out[9]
[03/10 22:23:59   4319] 	array_out[98]
[03/10 22:23:59   4319] 	array_out[96]
[03/10 22:23:59   4319] 	array_out[8]
[03/10 22:23:59   4319] 	array_out[86]
[03/10 22:23:59   4319] 	array_out[85]
[03/10 22:23:59   4319] 	array_out[84]
[03/10 22:23:59   4319] 	array_out[83]
[03/10 22:23:59   4319] 	array_out[82]
[03/10 22:23:59   4319] 	array_out[81]
[03/10 22:23:59   4319] 	array_out[80]
[03/10 22:23:59   4319] 	array_out[78]
[03/10 22:23:59   4319] 	array_out[77]
[03/10 22:23:59   4319] 	array_out[66]
[03/10 22:23:59   4319] 	array_out[64]
[03/10 22:23:59   4319] 	array_out[63]
[03/10 22:23:59   4319] 	array_out[62]
[03/10 22:23:59   4319] 	array_out[61]
[03/10 22:23:59   4319] 	array_out[60]
[03/10 22:23:59   4319] 	array_out[58]
[03/10 22:23:59   4319] 	array_out[57]
[03/10 22:23:59   4319] 	array_out[46]
[03/10 22:23:59   4319] 	array_out[41]
[03/10 22:23:59   4319] 	array_out[3]
[03/10 22:23:59   4319] 	array_out[38]
[03/10 22:23:59   4319] 	array_out[2]
[03/10 22:23:59   4319] 	array_out[1]
[03/10 22:23:59   4319] 	array_out[18]
[03/10 22:23:59   4319] 	array_out[17]
[03/10 22:23:59   4319] 	array_out[16]
[03/10 22:23:59   4319] 	array_out[158]
[03/10 22:23:59   4319] 	array_out[157]
[03/10 22:23:59   4319] 	array_out[146]
[03/10 22:23:59   4319] 	array_out[144]
[03/10 22:23:59   4319] 	array_out[143]
[03/10 22:23:59   4319] 	array_out[142]
[03/10 22:23:59   4319] 	array_out[141]
[03/10 22:23:59   4319] 	array_out[140]
[03/10 22:23:59   4319] 	array_out[138]
[03/10 22:23:59   4319] 	array_out[137]
[03/10 22:23:59   4319] 	array_out[120]
[03/10 22:23:59   4319] 	array_out[119]
[03/10 22:23:59   4319] 	array_out[100]
[03/10 22:23:59   4319] 	array_out[0]
[03/10 22:23:59   4319] 	FE_OFN927_array_out_96_
[03/10 22:23:59   4319] 	FE_OFN1102_array_out_119_
[03/10 22:23:59   4319] 	FE_OCPN4385_array_out_1_
[03/10 22:23:59   4319] 	FE_OCPN4383_array_out_61_
[03/10 22:23:59   4319] 	FE_OCPN4380_array_out_62_
[03/10 22:23:59   4319] 	FE_OCPN4376_array_out_144_
[03/10 22:23:59   4319] 	FE_OCPN4368_array_out_66_
[03/10 22:23:59   4319] 	FE_OCPN4284_array_out_82_
[03/10 22:23:59   4319] 	FE_OCPN4278_array_out_141_
[03/10 22:23:59   4319] 	FE_OCPN4276_array_out_3_
[03/10 22:23:59   4319] 	FE_OCPN4273_array_out_142_
[03/10 22:23:59   4319] 	FE_OCPN4272_array_out_63_
[03/10 22:23:59   4319] 	FE_OCPN4269_array_out_64_
[03/10 22:23:59   4319] 	FE_OCPN4267_array_out_143_
[03/10 22:23:59   4319] 	FE_OCPN3064_array_out_9_
[03/10 22:23:59   4319] 	FE_OCPN2641_array_out_8_
[03/10 22:23:59   4319] 
[03/10 22:23:59   4319] 
[03/10 22:23:59   4319] *info: net names were printed out to logv file
[03/10 22:23:59   4319] 
[03/10 22:23:59   4319] *** Finish Post Route Hold Fixing (cpu=0:00:18.2 real=0:00:20.0 totSessionCpu=1:12:00 mem=1727.3M density=98.732%) ***
[03/10 22:23:59   4320] Summary for sequential cells idenfication: 
[03/10 22:23:59   4320] Identified SBFF number: 199
[03/10 22:23:59   4320] Identified MBFF number: 0
[03/10 22:23:59   4320] Not identified SBFF number: 0
[03/10 22:23:59   4320] Not identified MBFF number: 0
[03/10 22:23:59   4320] Number of sequential cells which are not FFs: 104
[03/10 22:23:59   4320] 
[03/10 22:24:00   4321] Default Rule : ""
[03/10 22:24:00   4321] Non Default Rules :
[03/10 22:24:00   4321] Worst Slack : -0.322 ns
[03/10 22:24:00   4321] Total 1 nets layer assigned (1.5).
[03/10 22:24:02   4323] GigaOpt: setting up router preferences
[03/10 22:24:02   4323]         design wns: -0.3223
[03/10 22:24:02   4323]         slack threshold: 1.0977
[03/10 22:24:02   4323] GigaOpt: 7 nets assigned router directives
[03/10 22:24:02   4323] 
[03/10 22:24:02   4323] Start Assign Priority Nets ...
[03/10 22:24:02   4323] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/10 22:24:02   4323] Existing Priority Nets 0 (0.0%)
[03/10 22:24:02   4323] Total Assign Priority Nets 975 (3.0%)
[03/10 22:24:02   4323] Default Rule : ""
[03/10 22:24:02   4323] Non Default Rules :
[03/10 22:24:02   4323] Worst Slack : -0.552 ns
[03/10 22:24:02   4323] Total 2 nets layer assigned (0.4).
[03/10 22:24:02   4323] GigaOpt: setting up router preferences
[03/10 22:24:02   4323]         design wns: -0.5524
[03/10 22:24:02   4323]         slack threshold: 0.8676
[03/10 22:24:03   4323] GigaOpt: 0 nets assigned router directives
[03/10 22:24:03   4323] 
[03/10 22:24:03   4323] Start Assign Priority Nets ...
[03/10 22:24:03   4323] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/10 22:24:03   4323] Existing Priority Nets 0 (0.0%)
[03/10 22:24:03   4323] Total Assign Priority Nets 975 (3.0%)
[03/10 22:24:03   4323] ** Profile ** Start :  cpu=0:00:00.0, mem=1707.2M
[03/10 22:24:03   4324] ** Profile ** Other data :  cpu=0:00:00.1, mem=1707.2M
[03/10 22:24:03   4324] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1707.2M
[03/10 22:24:04   4324] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1707.2M
[03/10 22:24:04   4324] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.552  | -0.322  | -0.552  |
|           TNS (ns):|-324.023 |-275.637 | -48.387 |
|    Violating Paths:|  1935   |  1775   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.810%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1707.2M
[03/10 22:24:04   4324] **optDesign ... cpu = 0:02:39, real = 0:02:39, mem = 1535.5M, totSessionCpu=1:12:05 **
[03/10 22:24:04   4324] -routeWithEco false                      # bool, default=false
[03/10 22:24:04   4324] -routeWithEco true                       # bool, default=false, user setting
[03/10 22:24:04   4324] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/10 22:24:04   4324] -routeWithTimingDriven true              # bool, default=false, user setting
[03/10 22:24:04   4324] -routeWithTimingDriven false             # bool, default=false, user setting
[03/10 22:24:04   4324] -routeWithSiDriven true                  # bool, default=false, user setting
[03/10 22:24:04   4324] -routeWithSiDriven false                 # bool, default=false, user setting
[03/10 22:24:04   4324] 
[03/10 22:24:04   4324] globalDetailRoute
[03/10 22:24:04   4324] 
[03/10 22:24:04   4324] #setNanoRouteMode -drouteAutoStop true
[03/10 22:24:04   4324] #setNanoRouteMode -drouteFixAntenna true
[03/10 22:24:04   4324] #setNanoRouteMode -routeSelectedNetOnly false
[03/10 22:24:04   4324] #setNanoRouteMode -routeWithEco true
[03/10 22:24:04   4324] #setNanoRouteMode -routeWithSiDriven false
[03/10 22:24:04   4324] #setNanoRouteMode -routeWithTimingDriven false
[03/10 22:24:04   4324] #Start globalDetailRoute on Mon Mar 10 22:24:04 2025
[03/10 22:24:04   4324] #
[03/10 22:24:04   4324] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 37894 times net's RC data read were performed.
[03/10 22:24:04   4325] ### Net info: total nets: 32754
[03/10 22:24:04   4325] ### Net info: dirty nets: 66
[03/10 22:24:04   4325] ### Net info: marked as disconnected nets: 0
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4457_CTS_176 connects to NET FE_USKN4504_CTS_176 at location ( 141.500 209.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET FE_USKN4504_CTS_176 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_10934_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5447_0 at location ( 218.700 284.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5447_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC4459_CTS_207 connects to NET FE_USKN4459_CTS_207 at location ( 183.700 192.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET FE_USKN4459_CTS_207 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC4424_CTS_214 connects to NET FE_USKN4424_CTS_214 at location ( 161.500 214.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET FE_USKN4424_CTS_214 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC4423_CTS_192 connects to NET FE_USKN4423_CTS_192 at location ( 220.700 133.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET FE_USKN4423_CTS_192 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_20 connects to NET mac_array_instance/CTS_78 at location ( 251.100 304.300 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_78 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_13 connects to NET CTS_214 at location ( 162.300 385.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET CTS_214 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_48 connects to NET CTS_212 at location ( 230.900 212.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_50 connects to NET CTS_212 at location ( 180.700 223.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_51 connects to NET CTS_212 at location ( 178.500 282.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET CTS_212 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4459_CTS_207 connects to NET CTS_207 at location ( 186.700 192.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET CTS_207 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4423_CTS_192 connects to NET CTS_192 at location ( 223.700 132.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_26 connects to NET CTS_192 at location ( 280.700 73.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET CTS_192 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_3__fifo_instance/U115 connects to NET FE_OCPN4355_array_out_68_ at location ( 150.300 156.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_3__fifo_instance/U114 connects to NET FE_OCPN4355_array_out_68_ at location ( 146.500 156.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET FE_OCPN4355_array_out_68_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_3__fifo_instance/U120 connects to NET FE_OCPN4354_array_out_69_ at location ( 140.100 156.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET FE_OCPN4354_array_out_69_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_10746_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5407_0 at location ( 403.900 316.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5407_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_10753_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5406_0 at location ( 402.900 316.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_10746_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5406_0 at location ( 403.500 316.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5406_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_10753_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5401_0 at location ( 403.300 317.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5401_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/10 22:24:04   4325] #To increase the message display limit, refer to the product command reference manual.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5394_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5392_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5348_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5303_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5232_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:24:04   4325] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/10 22:24:04   4325] #To increase the message display limit, refer to the product command reference manual.
[03/10 22:24:05   4326] ### Net info: fully routed nets: 30223
[03/10 22:24:05   4326] ### Net info: trivial (single pin) nets: 0
[03/10 22:24:05   4326] ### Net info: unrouted nets: 289
[03/10 22:24:05   4326] ### Net info: re-extraction nets: 2242
[03/10 22:24:05   4326] ### Net info: ignored nets: 0
[03/10 22:24:05   4326] ### Net info: skip routing nets: 0
[03/10 22:24:05   4326] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 22:24:05   4326] #Loading the last recorded routing design signature
[03/10 22:24:06   4327] #Created 36 NETS and 0 SPECIALNETS new signatures
[03/10 22:24:06   4327] #Summary of the placement changes since last routing:
[03/10 22:24:06   4327] #  Number of instances added (including moved) = 42
[03/10 22:24:06   4327] #  Number of instances deleted (including moved) = 11
[03/10 22:24:06   4327] #  Number of instances resized = 748
[03/10 22:24:06   4327] #  Number of instances with same cell size swap = 53
[03/10 22:24:06   4327] #  Number of instances with pin swaps = 20
[03/10 22:24:06   4327] #  Total number of placement changes (moved instances are counted twice) = 801
[03/10 22:24:06   4327] #Start routing data preparation.
[03/10 22:24:06   4327] #Minimum voltage of a net in the design = 0.000.
[03/10 22:24:06   4327] #Maximum voltage of a net in the design = 1.100.
[03/10 22:24:06   4327] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 22:24:06   4327] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 22:24:06   4327] #Voltage range [0.000 - 1.100] has 32752 nets.
[03/10 22:24:07   4328] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 22:24:07   4328] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:24:07   4328] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:24:07   4328] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:24:07   4328] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:24:07   4328] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:24:07   4328] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 22:24:07   4328] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 22:24:08   4329] #975/32496 = 3% of signal nets have been set as priority nets
[03/10 22:24:08   4329] #Regenerating Ggrids automatically.
[03/10 22:24:08   4329] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 22:24:08   4329] #Using automatically generated G-grids.
[03/10 22:24:08   4329] #Done routing data preparation.
[03/10 22:24:08   4329] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1272.41 (MB), peak = 1447.16 (MB)
[03/10 22:24:08   4329] #Merging special wires...
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 344.800 127.815 ) on M1 for NET CTS_178. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 280.850 73.595 ) on M1 for NET CTS_192. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 222.575 133.300 ) on M1 for NET CTS_192. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 185.600 192.700 ) on M1 for NET CTS_207. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 178.650 282.395 ) on M1 for NET CTS_212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 176.600 223.400 ) on M1 for NET CTS_212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 226.850 212.800 ) on M1 for NET CTS_212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 158.250 385.600 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 171.105 194.500 ) on M1 for NET FE_OCPN4264_array_out_67_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 140.055 156.700 ) on M1 for NET FE_OCPN4354_array_out_69_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 150.105 156.700 ) on M1 for NET FE_OCPN4355_array_out_68_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 146.305 156.700 ) on M1 for NET FE_OCPN4355_array_out_68_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 125.295 180.100 ) on M1 for NET FE_PSN4557_sum_out_27_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 221.095 133.300 ) on M1 for NET FE_USKN4423_CTS_192. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 161.650 213.995 ) on M1 for NET FE_USKN4424_CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 104.130 147.705 ) on M1 for NET FE_USKN4429_CTS_194. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 142.755 208.900 ) on M1 for NET FE_USKN4433_CTS_211. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 179.220 223.285 ) on M1 for NET FE_USKN4441_CTS_204. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 141.910 147.730 ) on M1 for NET FE_USKN4445_CTS_201. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 208.330 131.490 ) on M1 for NET FE_USKN4452_CTS_192. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:24:08   4329] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/10 22:24:08   4329] #To increase the message display limit, refer to the product command reference manual.
[03/10 22:24:08   4329] #
[03/10 22:24:08   4329] #Connectivity extraction summary:
[03/10 22:24:08   4329] #2245 routed nets are extracted.
[03/10 22:24:08   4329] #    912 (2.78%) extracted nets are partially routed.
[03/10 22:24:08   4329] #30220 routed nets are imported.
[03/10 22:24:08   4329] #31 (0.09%) nets are without wires.
[03/10 22:24:08   4329] #258 nets are fixed|skipped|trivial (not extracted).
[03/10 22:24:08   4329] #Total number of nets = 32754.
[03/10 22:24:08   4329] #
[03/10 22:24:08   4329] #Found 0 nets for post-route si or timing fixing.
[03/10 22:24:08   4329] #Number of eco nets is 912
[03/10 22:24:08   4329] #
[03/10 22:24:08   4329] #Start data preparation...
[03/10 22:24:08   4329] #
[03/10 22:24:08   4329] #Data preparation is done on Mon Mar 10 22:24:08 2025
[03/10 22:24:08   4329] #
[03/10 22:24:08   4329] #Analyzing routing resource...
[03/10 22:24:10   4331] #Routing resource analysis is done on Mon Mar 10 22:24:10 2025
[03/10 22:24:10   4331] #
[03/10 22:24:10   4331] #  Resource Analysis:
[03/10 22:24:10   4331] #
[03/10 22:24:10   4331] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 22:24:10   4331] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 22:24:10   4331] #  --------------------------------------------------------------
[03/10 22:24:10   4331] #  Metal 1        H        2198          79       23256    92.18%
[03/10 22:24:10   4331] #  Metal 2        V        2206          84       23256     0.74%
[03/10 22:24:10   4331] #  Metal 3        H        2277           0       23256     0.43%
[03/10 22:24:10   4331] #  Metal 4        V        1596         694       23256     3.23%
[03/10 22:24:10   4331] #  Metal 5        H        2277           0       23256     0.00%
[03/10 22:24:10   4331] #  Metal 6        V        2290           0       23256     0.00%
[03/10 22:24:10   4331] #  Metal 7        H         569           0       23256     0.00%
[03/10 22:24:10   4331] #  Metal 8        V         572           0       23256     0.00%
[03/10 22:24:10   4331] #  --------------------------------------------------------------
[03/10 22:24:10   4331] #  Total                  13986       4.67%  186048    12.07%
[03/10 22:24:10   4331] #
[03/10 22:24:10   4331] #  245 nets (0.75%) with 1 preferred extra spacing.
[03/10 22:24:10   4331] #
[03/10 22:24:10   4331] #
[03/10 22:24:10   4331] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1273.29 (MB), peak = 1447.16 (MB)
[03/10 22:24:10   4331] #
[03/10 22:24:10   4331] #start global routing iteration 1...
[03/10 22:24:11   4332] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.55 (MB), peak = 1447.16 (MB)
[03/10 22:24:11   4332] #
[03/10 22:24:11   4332] #start global routing iteration 2...
[03/10 22:24:11   4332] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.67 (MB), peak = 1447.16 (MB)
[03/10 22:24:11   4332] #
[03/10 22:24:11   4332] #
[03/10 22:24:11   4332] #Total number of trivial nets (e.g. < 2 pins) = 258 (skipped).
[03/10 22:24:11   4332] #Total number of routable nets = 32496.
[03/10 22:24:11   4332] #Total number of nets in the design = 32754.
[03/10 22:24:11   4332] #
[03/10 22:24:11   4332] #943 routable nets have only global wires.
[03/10 22:24:11   4332] #31553 routable nets have only detail routed wires.
[03/10 22:24:11   4332] #81 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 22:24:11   4332] #466 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 22:24:11   4332] #
[03/10 22:24:11   4332] #Routed nets constraints summary:
[03/10 22:24:11   4332] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 22:24:11   4332] #-------------------------------------------------------------------
[03/10 22:24:11   4332] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/10 22:24:11   4332] #-------------------------------------------------------------------
[03/10 22:24:11   4332] #      Default                 56                 25             862  
[03/10 22:24:11   4332] #-------------------------------------------------------------------
[03/10 22:24:11   4332] #        Total                 56                 25             862  
[03/10 22:24:11   4332] #-------------------------------------------------------------------
[03/10 22:24:11   4332] #
[03/10 22:24:11   4332] #Routing constraints summary of the whole design:
[03/10 22:24:11   4332] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 22:24:11   4332] #-------------------------------------------------------------------
[03/10 22:24:11   4332] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/10 22:24:11   4332] #-------------------------------------------------------------------
[03/10 22:24:11   4332] #      Default                245                302           31949  
[03/10 22:24:11   4332] #-------------------------------------------------------------------
[03/10 22:24:11   4332] #        Total                245                302           31949  
[03/10 22:24:11   4332] #-------------------------------------------------------------------
[03/10 22:24:11   4332] #
[03/10 22:24:11   4332] #
[03/10 22:24:11   4332] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 22:24:11   4332] #
[03/10 22:24:11   4332] #                 OverCon          
[03/10 22:24:11   4332] #                  #Gcell    %Gcell
[03/10 22:24:11   4332] #     Layer           (1)   OverCon
[03/10 22:24:11   4332] #  --------------------------------
[03/10 22:24:11   4332] #   Metal 1      0(0.00%)   (0.00%)
[03/10 22:24:11   4332] #   Metal 2     18(0.08%)   (0.08%)
[03/10 22:24:11   4332] #   Metal 3      0(0.00%)   (0.00%)
[03/10 22:24:11   4332] #   Metal 4      0(0.00%)   (0.00%)
[03/10 22:24:11   4332] #   Metal 5      0(0.00%)   (0.00%)
[03/10 22:24:11   4332] #   Metal 6      0(0.00%)   (0.00%)
[03/10 22:24:11   4332] #   Metal 7      0(0.00%)   (0.00%)
[03/10 22:24:11   4332] #   Metal 8      0(0.00%)   (0.00%)
[03/10 22:24:11   4332] #  --------------------------------
[03/10 22:24:11   4332] #     Total     18(0.01%)   (0.01%)
[03/10 22:24:11   4332] #
[03/10 22:24:11   4332] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/10 22:24:11   4332] #  Overflow after GR: 0.00% H + 0.02% V
[03/10 22:24:11   4332] #
[03/10 22:24:11   4332] #Complete Global Routing.
[03/10 22:24:12   4332] #Total number of nets with non-default rule or having extra spacing = 245
[03/10 22:24:12   4332] #Total wire length = 645266 um.
[03/10 22:24:12   4332] #Total half perimeter of net bounding box = 561789 um.
[03/10 22:24:12   4332] #Total wire length on LAYER M1 = 593 um.
[03/10 22:24:12   4332] #Total wire length on LAYER M2 = 161390 um.
[03/10 22:24:12   4332] #Total wire length on LAYER M3 = 222644 um.
[03/10 22:24:12   4332] #Total wire length on LAYER M4 = 149541 um.
[03/10 22:24:12   4332] #Total wire length on LAYER M5 = 67084 um.
[03/10 22:24:12   4332] #Total wire length on LAYER M6 = 12259 um.
[03/10 22:24:12   4332] #Total wire length on LAYER M7 = 12867 um.
[03/10 22:24:12   4332] #Total wire length on LAYER M8 = 18886 um.
[03/10 22:24:12   4332] #Total number of vias = 235357
[03/10 22:24:12   4332] #Total number of multi-cut vias = 164267 ( 69.8%)
[03/10 22:24:12   4332] #Total number of single cut vias = 71090 ( 30.2%)
[03/10 22:24:12   4332] #Up-Via Summary (total 235357):
[03/10 22:24:12   4332] #                   single-cut          multi-cut      Total
[03/10 22:24:12   4332] #-----------------------------------------------------------
[03/10 22:24:12   4332] #  Metal 1       69010 ( 64.6%)     37880 ( 35.4%)     106890
[03/10 22:24:12   4332] #  Metal 2        1742 (  1.9%)     92325 ( 98.1%)      94067
[03/10 22:24:12   4332] #  Metal 3         195 (  0.8%)     23723 ( 99.2%)      23918
[03/10 22:24:12   4332] #  Metal 4          46 (  0.7%)      6463 ( 99.3%)       6509
[03/10 22:24:12   4332] #  Metal 5          13 (  0.7%)      1827 ( 99.3%)       1840
[03/10 22:24:12   4332] #  Metal 6          49 (  4.0%)      1173 ( 96.0%)       1222
[03/10 22:24:12   4332] #  Metal 7          35 (  3.8%)       876 ( 96.2%)        911
[03/10 22:24:12   4332] #-----------------------------------------------------------
[03/10 22:24:12   4332] #                71090 ( 30.2%)    164267 ( 69.8%)     235357 
[03/10 22:24:12   4332] #
[03/10 22:24:12   4332] #Total number of involved priority nets 51
[03/10 22:24:12   4332] #Maximum src to sink distance for priority net 246.3
[03/10 22:24:12   4332] #Average of max src_to_sink distance for priority net 36.8
[03/10 22:24:12   4332] #Average of ave src_to_sink distance for priority net 28.6
[03/10 22:24:12   4332] #Max overcon = 1 tracks.
[03/10 22:24:12   4332] #Total overcon = 0.01%.
[03/10 22:24:12   4332] #Worst layer Gcell overcon rate = 0.00%.
[03/10 22:24:12   4332] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1301.68 (MB), peak = 1447.16 (MB)
[03/10 22:24:12   4332] #
[03/10 22:24:12   4333] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1277.54 (MB), peak = 1447.16 (MB)
[03/10 22:24:12   4333] #Start Track Assignment.
[03/10 22:24:13   4334] #Done with 125 horizontal wires in 2 hboxes and 70 vertical wires in 2 hboxes.
[03/10 22:24:15   4336] #Done with 9 horizontal wires in 2 hboxes and 8 vertical wires in 2 hboxes.
[03/10 22:24:15   4336] #Complete Track Assignment.
[03/10 22:24:15   4336] #Total number of nets with non-default rule or having extra spacing = 245
[03/10 22:24:15   4336] #Total wire length = 645355 um.
[03/10 22:24:15   4336] #Total half perimeter of net bounding box = 561789 um.
[03/10 22:24:15   4336] #Total wire length on LAYER M1 = 647 um.
[03/10 22:24:15   4336] #Total wire length on LAYER M2 = 161398 um.
[03/10 22:24:15   4336] #Total wire length on LAYER M3 = 222676 um.
[03/10 22:24:15   4336] #Total wire length on LAYER M4 = 149535 um.
[03/10 22:24:15   4336] #Total wire length on LAYER M5 = 67084 um.
[03/10 22:24:15   4336] #Total wire length on LAYER M6 = 12259 um.
[03/10 22:24:15   4336] #Total wire length on LAYER M7 = 12867 um.
[03/10 22:24:15   4336] #Total wire length on LAYER M8 = 18889 um.
[03/10 22:24:15   4336] #Total number of vias = 235335
[03/10 22:24:15   4336] #Total number of multi-cut vias = 164267 ( 69.8%)
[03/10 22:24:15   4336] #Total number of single cut vias = 71068 ( 30.2%)
[03/10 22:24:15   4336] #Up-Via Summary (total 235335):
[03/10 22:24:15   4336] #                   single-cut          multi-cut      Total
[03/10 22:24:15   4336] #-----------------------------------------------------------
[03/10 22:24:15   4336] #  Metal 1       69002 ( 64.6%)     37880 ( 35.4%)     106882
[03/10 22:24:15   4336] #  Metal 2        1731 (  1.8%)     92325 ( 98.2%)      94056
[03/10 22:24:15   4336] #  Metal 3         192 (  0.8%)     23723 ( 99.2%)      23915
[03/10 22:24:15   4336] #  Metal 4          46 (  0.7%)      6463 ( 99.3%)       6509
[03/10 22:24:15   4336] #  Metal 5          13 (  0.7%)      1827 ( 99.3%)       1840
[03/10 22:24:15   4336] #  Metal 6          49 (  4.0%)      1173 ( 96.0%)       1222
[03/10 22:24:15   4336] #  Metal 7          35 (  3.8%)       876 ( 96.2%)        911
[03/10 22:24:15   4336] #-----------------------------------------------------------
[03/10 22:24:15   4336] #                71068 ( 30.2%)    164267 ( 69.8%)     235335 
[03/10 22:24:15   4336] #
[03/10 22:24:15   4336] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1343.57 (MB), peak = 1447.16 (MB)
[03/10 22:24:15   4336] #
[03/10 22:24:15   4336] #Cpu time = 00:00:09
[03/10 22:24:15   4336] #Elapsed time = 00:00:09
[03/10 22:24:15   4336] #Increased memory = 70.13 (MB)
[03/10 22:24:15   4336] #Total memory = 1343.57 (MB)
[03/10 22:24:15   4336] #Peak memory = 1447.16 (MB)
[03/10 22:24:16   4337] #
[03/10 22:24:16   4337] #Start Detail Routing..
[03/10 22:24:16   4337] #start initial detail routing ...
[03/10 22:25:03   4384] # ECO: 2.9% of the total area was rechecked for DRC, and 49.1% required routing.
[03/10 22:25:03   4384] #    number of violations = 134
[03/10 22:25:03   4384] #
[03/10 22:25:03   4384] #    By Layer and Type :
[03/10 22:25:03   4384] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/10 22:25:03   4384] #	M1           24        7        9        7       14        0       61
[03/10 22:25:03   4384] #	M2           36       32        3        0        0        1       72
[03/10 22:25:03   4384] #	M3            0        0        1        0        0        0        1
[03/10 22:25:03   4384] #	Totals       60       39       13        7       14        1      134
[03/10 22:25:03   4384] #790 out of 56617 instances need to be verified(marked ipoed).
[03/10 22:25:03   4384] #33.7% of the total area is being checked for drcs
[03/10 22:25:18   4399] #33.7% of the total area was checked
[03/10 22:25:18   4399] #    number of violations = 523
[03/10 22:25:18   4399] #
[03/10 22:25:18   4399] #    By Layer and Type :
[03/10 22:25:18   4399] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Others   Totals
[03/10 22:25:18   4399] #	M1          197       50       70      111       15        2        1      446
[03/10 22:25:18   4399] #	M2           37       34        4        0        0        0        1       76
[03/10 22:25:18   4399] #	M3            0        0        1        0        0        0        0        1
[03/10 22:25:18   4399] #	Totals      234       84       75      111       15        2        2      523
[03/10 22:25:18   4399] #cpu time = 00:01:02, elapsed time = 00:01:02, memory = 1350.19 (MB), peak = 1447.16 (MB)
[03/10 22:25:18   4399] #start 1st optimization iteration ...
[03/10 22:25:31   4412] #    number of violations = 74
[03/10 22:25:31   4412] #
[03/10 22:25:31   4412] #    By Layer and Type :
[03/10 22:25:31   4412] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/10 22:25:31   4412] #	M1           28       12        5       17        0       62
[03/10 22:25:31   4412] #	M2            2        0        7        0        2       11
[03/10 22:25:31   4412] #	M3            0        0        1        0        0        1
[03/10 22:25:31   4412] #	Totals       30       12       13       17        2       74
[03/10 22:25:31   4412] #    number of process antenna violations = 23
[03/10 22:25:31   4412] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1331.18 (MB), peak = 1447.16 (MB)
[03/10 22:25:31   4412] #start 2nd optimization iteration ...
[03/10 22:25:32   4413] #    number of violations = 59
[03/10 22:25:32   4413] #
[03/10 22:25:32   4413] #    By Layer and Type :
[03/10 22:25:32   4413] #	         MetSpc   EOLSpc    Short   MinStp   Totals
[03/10 22:25:32   4413] #	M1           28        8        5       17       58
[03/10 22:25:32   4413] #	M2            0        0        0        0        0
[03/10 22:25:32   4413] #	M3            0        0        1        0        1
[03/10 22:25:32   4413] #	Totals       28        8        6       17       59
[03/10 22:25:32   4413] #    number of process antenna violations = 23
[03/10 22:25:32   4413] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1316.14 (MB), peak = 1447.16 (MB)
[03/10 22:25:32   4413] #start 3rd optimization iteration ...
[03/10 22:25:33   4414] #    number of violations = 0
[03/10 22:25:33   4414] #    number of process antenna violations = 23
[03/10 22:25:33   4414] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1310.20 (MB), peak = 1447.16 (MB)
[03/10 22:25:33   4414] #start 4th optimization iteration ...
[03/10 22:25:35   4415] #    number of violations = 1
[03/10 22:25:35   4415] #
[03/10 22:25:35   4415] #    By Layer and Type :
[03/10 22:25:35   4415] #	           Loop   Totals
[03/10 22:25:35   4415] #	M1            0        0
[03/10 22:25:35   4415] #	M2            0        0
[03/10 22:25:35   4415] #	M3            0        0
[03/10 22:25:35   4415] #	M4            0        0
[03/10 22:25:35   4415] #	M5            0        0
[03/10 22:25:35   4415] #	M6            0        0
[03/10 22:25:35   4415] #	M7            1        1
[03/10 22:25:35   4415] #	Totals        1        1
[03/10 22:25:35   4415] #    number of process antenna violations = 23
[03/10 22:25:35   4415] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1307.36 (MB), peak = 1447.16 (MB)
[03/10 22:25:35   4415] #start 5th optimization iteration ...
[03/10 22:25:35   4416] #    number of violations = 0
[03/10 22:25:35   4416] #    number of process antenna violations = 1
[03/10 22:25:35   4416] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1304.83 (MB), peak = 1447.16 (MB)
[03/10 22:25:35   4416] #start 6th optimization iteration ...
[03/10 22:25:35   4416] #    number of violations = 0
[03/10 22:25:35   4416] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1296.07 (MB), peak = 1447.16 (MB)
[03/10 22:25:35   4416] #Complete Detail Routing.
[03/10 22:25:35   4416] #Total number of nets with non-default rule or having extra spacing = 245
[03/10 22:25:35   4416] #Total wire length = 644946 um.
[03/10 22:25:35   4416] #Total half perimeter of net bounding box = 561789 um.
[03/10 22:25:35   4416] #Total wire length on LAYER M1 = 625 um.
[03/10 22:25:35   4416] #Total wire length on LAYER M2 = 160740 um.
[03/10 22:25:35   4416] #Total wire length on LAYER M3 = 222882 um.
[03/10 22:25:35   4416] #Total wire length on LAYER M4 = 149749 um.
[03/10 22:25:35   4416] #Total wire length on LAYER M5 = 66977 um.
[03/10 22:25:35   4416] #Total wire length on LAYER M6 = 12253 um.
[03/10 22:25:35   4416] #Total wire length on LAYER M7 = 12831 um.
[03/10 22:25:35   4416] #Total wire length on LAYER M8 = 18890 um.
[03/10 22:25:35   4416] #Total number of vias = 236661
[03/10 22:25:35   4416] #Total number of multi-cut vias = 161063 ( 68.1%)
[03/10 22:25:35   4416] #Total number of single cut vias = 75598 ( 31.9%)
[03/10 22:25:35   4416] #Up-Via Summary (total 236661):
[03/10 22:25:35   4416] #                   single-cut          multi-cut      Total
[03/10 22:25:35   4416] #-----------------------------------------------------------
[03/10 22:25:35   4416] #  Metal 1       70076 ( 65.4%)     36997 ( 34.6%)     107073
[03/10 22:25:35   4416] #  Metal 2        4243 (  4.5%)     90592 ( 95.5%)      94835
[03/10 22:25:35   4416] #  Metal 3         865 (  3.6%)     23335 ( 96.4%)      24200
[03/10 22:25:35   4416] #  Metal 4         167 (  2.6%)      6354 ( 97.4%)       6521
[03/10 22:25:35   4416] #  Metal 5          16 (  0.9%)      1828 ( 99.1%)       1844
[03/10 22:25:35   4416] #  Metal 6         101 (  8.3%)      1123 ( 91.7%)       1224
[03/10 22:25:35   4416] #  Metal 7         130 ( 13.5%)       834 ( 86.5%)        964
[03/10 22:25:35   4416] #-----------------------------------------------------------
[03/10 22:25:35   4416] #                75598 ( 31.9%)    161063 ( 68.1%)     236661 
[03/10 22:25:35   4416] #
[03/10 22:25:35   4416] #Total number of DRC violations = 0
[03/10 22:25:35   4416] #Cpu time = 00:01:20
[03/10 22:25:35   4416] #Elapsed time = 00:01:20
[03/10 22:25:35   4416] #Increased memory = -52.61 (MB)
[03/10 22:25:35   4416] #Total memory = 1290.96 (MB)
[03/10 22:25:35   4416] #Peak memory = 1447.16 (MB)
[03/10 22:25:35   4416] #
[03/10 22:25:35   4416] #start routing for process antenna violation fix ...
[03/10 22:25:36   4417] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1292.70 (MB), peak = 1447.16 (MB)
[03/10 22:25:36   4417] #
[03/10 22:25:36   4417] #Total number of nets with non-default rule or having extra spacing = 245
[03/10 22:25:36   4417] #Total wire length = 644946 um.
[03/10 22:25:36   4417] #Total half perimeter of net bounding box = 561789 um.
[03/10 22:25:36   4417] #Total wire length on LAYER M1 = 625 um.
[03/10 22:25:36   4417] #Total wire length on LAYER M2 = 160740 um.
[03/10 22:25:36   4417] #Total wire length on LAYER M3 = 222882 um.
[03/10 22:25:36   4417] #Total wire length on LAYER M4 = 149749 um.
[03/10 22:25:36   4417] #Total wire length on LAYER M5 = 66977 um.
[03/10 22:25:36   4417] #Total wire length on LAYER M6 = 12253 um.
[03/10 22:25:36   4417] #Total wire length on LAYER M7 = 12831 um.
[03/10 22:25:36   4417] #Total wire length on LAYER M8 = 18890 um.
[03/10 22:25:36   4417] #Total number of vias = 236661
[03/10 22:25:36   4417] #Total number of multi-cut vias = 161063 ( 68.1%)
[03/10 22:25:36   4417] #Total number of single cut vias = 75598 ( 31.9%)
[03/10 22:25:36   4417] #Up-Via Summary (total 236661):
[03/10 22:25:36   4417] #                   single-cut          multi-cut      Total
[03/10 22:25:36   4417] #-----------------------------------------------------------
[03/10 22:25:36   4417] #  Metal 1       70076 ( 65.4%)     36997 ( 34.6%)     107073
[03/10 22:25:36   4417] #  Metal 2        4243 (  4.5%)     90592 ( 95.5%)      94835
[03/10 22:25:36   4417] #  Metal 3         865 (  3.6%)     23335 ( 96.4%)      24200
[03/10 22:25:36   4417] #  Metal 4         167 (  2.6%)      6354 ( 97.4%)       6521
[03/10 22:25:36   4417] #  Metal 5          16 (  0.9%)      1828 ( 99.1%)       1844
[03/10 22:25:36   4417] #  Metal 6         101 (  8.3%)      1123 ( 91.7%)       1224
[03/10 22:25:36   4417] #  Metal 7         130 ( 13.5%)       834 ( 86.5%)        964
[03/10 22:25:36   4417] #-----------------------------------------------------------
[03/10 22:25:36   4417] #                75598 ( 31.9%)    161063 ( 68.1%)     236661 
[03/10 22:25:36   4417] #
[03/10 22:25:36   4417] #Total number of DRC violations = 0
[03/10 22:25:36   4417] #Total number of net violated process antenna rule = 0
[03/10 22:25:36   4417] #
[03/10 22:25:38   4419] #
[03/10 22:25:38   4419] #Start Post Route wire spreading..
[03/10 22:25:38   4419] #
[03/10 22:25:38   4419] #Start data preparation for wire spreading...
[03/10 22:25:38   4419] #
[03/10 22:25:38   4419] #Data preparation is done on Mon Mar 10 22:25:38 2025
[03/10 22:25:38   4419] #
[03/10 22:25:38   4419] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1292.70 (MB), peak = 1447.16 (MB)
[03/10 22:25:38   4419] #
[03/10 22:25:38   4419] #Start Post Route Wire Spread.
[03/10 22:25:42   4423] #Done with 767 horizontal wires in 3 hboxes and 1480 vertical wires in 3 hboxes.
[03/10 22:25:42   4423] #Complete Post Route Wire Spread.
[03/10 22:25:42   4423] #
[03/10 22:25:42   4423] #Total number of nets with non-default rule or having extra spacing = 245
[03/10 22:25:42   4423] #Total wire length = 645625 um.
[03/10 22:25:42   4423] #Total half perimeter of net bounding box = 561789 um.
[03/10 22:25:42   4423] #Total wire length on LAYER M1 = 625 um.
[03/10 22:25:42   4423] #Total wire length on LAYER M2 = 160884 um.
[03/10 22:25:42   4423] #Total wire length on LAYER M3 = 223083 um.
[03/10 22:25:42   4423] #Total wire length on LAYER M4 = 150021 um.
[03/10 22:25:42   4423] #Total wire length on LAYER M5 = 66999 um.
[03/10 22:25:42   4423] #Total wire length on LAYER M6 = 12270 um.
[03/10 22:25:42   4423] #Total wire length on LAYER M7 = 12837 um.
[03/10 22:25:42   4423] #Total wire length on LAYER M8 = 18906 um.
[03/10 22:25:42   4423] #Total number of vias = 236661
[03/10 22:25:42   4423] #Total number of multi-cut vias = 161063 ( 68.1%)
[03/10 22:25:42   4423] #Total number of single cut vias = 75598 ( 31.9%)
[03/10 22:25:42   4423] #Up-Via Summary (total 236661):
[03/10 22:25:42   4423] #                   single-cut          multi-cut      Total
[03/10 22:25:42   4423] #-----------------------------------------------------------
[03/10 22:25:42   4423] #  Metal 1       70076 ( 65.4%)     36997 ( 34.6%)     107073
[03/10 22:25:42   4423] #  Metal 2        4243 (  4.5%)     90592 ( 95.5%)      94835
[03/10 22:25:42   4423] #  Metal 3         865 (  3.6%)     23335 ( 96.4%)      24200
[03/10 22:25:42   4423] #  Metal 4         167 (  2.6%)      6354 ( 97.4%)       6521
[03/10 22:25:42   4423] #  Metal 5          16 (  0.9%)      1828 ( 99.1%)       1844
[03/10 22:25:42   4423] #  Metal 6         101 (  8.3%)      1123 ( 91.7%)       1224
[03/10 22:25:42   4423] #  Metal 7         130 ( 13.5%)       834 ( 86.5%)        964
[03/10 22:25:42   4423] #-----------------------------------------------------------
[03/10 22:25:42   4423] #                75598 ( 31.9%)    161063 ( 68.1%)     236661 
[03/10 22:25:42   4423] #
[03/10 22:25:42   4423] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1340.06 (MB), peak = 1447.16 (MB)
[03/10 22:25:42   4423] #
[03/10 22:25:42   4423] #Post Route wire spread is done.
[03/10 22:25:42   4423] #Total number of nets with non-default rule or having extra spacing = 245
[03/10 22:25:42   4423] #Total wire length = 645625 um.
[03/10 22:25:42   4423] #Total half perimeter of net bounding box = 561789 um.
[03/10 22:25:42   4423] #Total wire length on LAYER M1 = 625 um.
[03/10 22:25:42   4423] #Total wire length on LAYER M2 = 160884 um.
[03/10 22:25:42   4423] #Total wire length on LAYER M3 = 223083 um.
[03/10 22:25:42   4423] #Total wire length on LAYER M4 = 150021 um.
[03/10 22:25:42   4423] #Total wire length on LAYER M5 = 66999 um.
[03/10 22:25:42   4423] #Total wire length on LAYER M6 = 12270 um.
[03/10 22:25:42   4423] #Total wire length on LAYER M7 = 12837 um.
[03/10 22:25:42   4423] #Total wire length on LAYER M8 = 18906 um.
[03/10 22:25:42   4423] #Total number of vias = 236661
[03/10 22:25:42   4423] #Total number of multi-cut vias = 161063 ( 68.1%)
[03/10 22:25:42   4423] #Total number of single cut vias = 75598 ( 31.9%)
[03/10 22:25:42   4423] #Up-Via Summary (total 236661):
[03/10 22:25:42   4423] #                   single-cut          multi-cut      Total
[03/10 22:25:42   4423] #-----------------------------------------------------------
[03/10 22:25:42   4423] #  Metal 1       70076 ( 65.4%)     36997 ( 34.6%)     107073
[03/10 22:25:42   4423] #  Metal 2        4243 (  4.5%)     90592 ( 95.5%)      94835
[03/10 22:25:42   4423] #  Metal 3         865 (  3.6%)     23335 ( 96.4%)      24200
[03/10 22:25:42   4423] #  Metal 4         167 (  2.6%)      6354 ( 97.4%)       6521
[03/10 22:25:42   4423] #  Metal 5          16 (  0.9%)      1828 ( 99.1%)       1844
[03/10 22:25:42   4423] #  Metal 6         101 (  8.3%)      1123 ( 91.7%)       1224
[03/10 22:25:42   4423] #  Metal 7         130 ( 13.5%)       834 ( 86.5%)        964
[03/10 22:25:42   4423] #-----------------------------------------------------------
[03/10 22:25:42   4423] #                75598 ( 31.9%)    161063 ( 68.1%)     236661 
[03/10 22:25:42   4423] #
[03/10 22:25:44   4425] #
[03/10 22:25:44   4425] #Start Post Route via swapping..
[03/10 22:25:44   4425] #55.44% of area are rerouted by ECO routing.
[03/10 22:26:03   4444] #    number of violations = 0
[03/10 22:26:03   4444] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1304.81 (MB), peak = 1447.16 (MB)
[03/10 22:26:05   4446] #    number of violations = 0
[03/10 22:26:05   4446] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1305.42 (MB), peak = 1447.16 (MB)
[03/10 22:26:05   4446] #CELL_VIEW core,init has no DRC violation.
[03/10 22:26:05   4446] #Total number of DRC violations = 0
[03/10 22:26:05   4446] #Total number of net violated process antenna rule = 0
[03/10 22:26:05   4446] #Post Route via swapping is done.
[03/10 22:26:05   4446] #Total number of nets with non-default rule or having extra spacing = 245
[03/10 22:26:05   4446] #Total wire length = 645625 um.
[03/10 22:26:05   4446] #Total half perimeter of net bounding box = 561789 um.
[03/10 22:26:05   4446] #Total wire length on LAYER M1 = 625 um.
[03/10 22:26:05   4446] #Total wire length on LAYER M2 = 160884 um.
[03/10 22:26:05   4446] #Total wire length on LAYER M3 = 223083 um.
[03/10 22:26:05   4446] #Total wire length on LAYER M4 = 150021 um.
[03/10 22:26:05   4446] #Total wire length on LAYER M5 = 66999 um.
[03/10 22:26:05   4446] #Total wire length on LAYER M6 = 12270 um.
[03/10 22:26:05   4446] #Total wire length on LAYER M7 = 12837 um.
[03/10 22:26:05   4446] #Total wire length on LAYER M8 = 18906 um.
[03/10 22:26:05   4446] #Total number of vias = 236661
[03/10 22:26:05   4446] #Total number of multi-cut vias = 165959 ( 70.1%)
[03/10 22:26:05   4446] #Total number of single cut vias = 70702 ( 29.9%)
[03/10 22:26:05   4446] #Up-Via Summary (total 236661):
[03/10 22:26:05   4446] #                   single-cut          multi-cut      Total
[03/10 22:26:05   4446] #-----------------------------------------------------------
[03/10 22:26:05   4446] #  Metal 1       68844 ( 64.3%)     38229 ( 35.7%)     107073
[03/10 22:26:05   4446] #  Metal 2        1622 (  1.7%)     93213 ( 98.3%)      94835
[03/10 22:26:05   4446] #  Metal 3         112 (  0.5%)     24088 ( 99.5%)      24200
[03/10 22:26:05   4446] #  Metal 4          28 (  0.4%)      6493 ( 99.6%)       6521
[03/10 22:26:05   4446] #  Metal 5           3 (  0.2%)      1841 ( 99.8%)       1844
[03/10 22:26:05   4446] #  Metal 6          33 (  2.7%)      1191 ( 97.3%)       1224
[03/10 22:26:05   4446] #  Metal 7          60 (  6.2%)       904 ( 93.8%)        964
[03/10 22:26:05   4446] #-----------------------------------------------------------
[03/10 22:26:05   4446] #                70702 ( 29.9%)    165959 ( 70.1%)     236661 
[03/10 22:26:05   4446] #
[03/10 22:26:05   4446] #detailRoute Statistics:
[03/10 22:26:05   4446] #Cpu time = 00:01:50
[03/10 22:26:05   4446] #Elapsed time = 00:01:50
[03/10 22:26:05   4446] #Increased memory = -39.89 (MB)
[03/10 22:26:05   4446] #Total memory = 1303.68 (MB)
[03/10 22:26:05   4446] #Peak memory = 1447.16 (MB)
[03/10 22:26:05   4446] #Updating routing design signature
[03/10 22:26:05   4446] #Created 847 library cell signatures
[03/10 22:26:05   4446] #Created 32754 NETS and 0 SPECIALNETS signatures
[03/10 22:26:05   4446] #Created 56618 instance signatures
[03/10 22:26:05   4446] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1304.99 (MB), peak = 1447.16 (MB)
[03/10 22:26:05   4446] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1305.22 (MB), peak = 1447.16 (MB)
[03/10 22:26:06   4447] #
[03/10 22:26:06   4447] #globalDetailRoute statistics:
[03/10 22:26:06   4447] #Cpu time = 00:02:03
[03/10 22:26:06   4447] #Elapsed time = 00:02:03
[03/10 22:26:06   4447] #Increased memory = -75.59 (MB)
[03/10 22:26:06   4447] #Total memory = 1254.21 (MB)
[03/10 22:26:06   4447] #Peak memory = 1447.16 (MB)
[03/10 22:26:06   4447] #Number of warnings = 63
[03/10 22:26:06   4447] #Total number of warnings = 156
[03/10 22:26:06   4447] #Number of fails = 0
[03/10 22:26:06   4447] #Total number of fails = 0
[03/10 22:26:06   4447] #Complete globalDetailRoute on Mon Mar 10 22:26:06 2025
[03/10 22:26:06   4447] #
[03/10 22:26:06   4447] **optDesign ... cpu = 0:04:41, real = 0:04:41, mem = 1495.1M, totSessionCpu=1:14:08 **
[03/10 22:26:06   4447] -routeWithEco false                      # bool, default=false
[03/10 22:26:06   4447] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/10 22:26:06   4447] -routeWithTimingDriven true              # bool, default=false, user setting
[03/10 22:26:06   4447] -routeWithSiDriven true                  # bool, default=false, user setting
[03/10 22:26:06   4447] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 22:26:06   4447] Extraction called for design 'core' of instances=56617 and nets=32754 using extraction engine 'postRoute' at effort level 'low' .
[03/10 22:26:06   4447] PostRoute (effortLevel low) RC Extraction called for design core.
[03/10 22:26:06   4447] RC Extraction called in multi-corner(2) mode.
[03/10 22:26:06   4447] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 22:26:06   4447] Process corner(s) are loaded.
[03/10 22:26:06   4447]  Corner: Cmax
[03/10 22:26:06   4447]  Corner: Cmin
[03/10 22:26:06   4447] extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
[03/10 22:26:06   4447] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 22:26:06   4447]       RC Corner Indexes            0       1   
[03/10 22:26:06   4447] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 22:26:06   4447] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/10 22:26:06   4447] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 22:26:06   4447] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 22:26:06   4447] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 22:26:06   4447] Shrink Factor                : 1.00000
[03/10 22:26:07   4448] Initializing multi-corner capacitance tables ... 
[03/10 22:26:07   4448] Initializing multi-corner resistance tables ...
[03/10 22:26:07   4448] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1495.1M)
[03/10 22:26:08   4449] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for storing RC.
[03/10 22:26:08   4449] Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1544.4M)
[03/10 22:26:08   4449] Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1544.4M)
[03/10 22:26:08   4449] Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1544.4M)
[03/10 22:26:09   4450] Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1544.4M)
[03/10 22:26:09   4450] Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1544.4M)
[03/10 22:26:09   4450] Extracted 60.0006% (CPU Time= 0:00:02.3  MEM= 1548.4M)
[03/10 22:26:10   4451] Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 1548.4M)
[03/10 22:26:10   4451] Extracted 80.0006% (CPU Time= 0:00:03.4  MEM= 1548.4M)
[03/10 22:26:11   4453] Extracted 90.0006% (CPU Time= 0:00:04.7  MEM= 1548.4M)
[03/10 22:26:12   4453] Extracted 100% (CPU Time= 0:00:05.4  MEM= 1548.4M)
[03/10 22:26:12   4453] Number of Extracted Resistors     : 600622
[03/10 22:26:12   4453] Number of Extracted Ground Cap.   : 590328
[03/10 22:26:12   4453] Number of Extracted Coupling Cap. : 983612
[03/10 22:26:12   4453] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:26:12   4453] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 22:26:12   4453]  Corner: Cmax
[03/10 22:26:12   4453]  Corner: Cmin
[03/10 22:26:13   4454] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1528.3M)
[03/10 22:26:13   4454] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb_Filter.rcdb.d' for storing RC.
[03/10 22:26:13   4454] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 32496 times net's RC data read were performed.
[03/10 22:26:13   4454] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1528.340M)
[03/10 22:26:13   4454] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:26:13   4454] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1528.340M)
[03/10 22:26:13   4454] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1528.340M)
[03/10 22:26:13   4454] **optDesign ... cpu = 0:04:48, real = 0:04:48, mem = 1493.1M, totSessionCpu=1:14:15 **
[03/10 22:26:13   4454] Starting SI iteration 1 using Infinite Timing Windows
[03/10 22:26:13   4454] Begin IPO call back ...
[03/10 22:26:13   4454] End IPO call back ...
[03/10 22:26:13   4454] #################################################################################
[03/10 22:26:13   4454] # Design Stage: PostRoute
[03/10 22:26:13   4454] # Design Name: core
[03/10 22:26:13   4454] # Design Mode: 65nm
[03/10 22:26:13   4454] # Analysis Mode: MMMC OCV 
[03/10 22:26:13   4454] # Parasitics Mode: SPEF/RCDB
[03/10 22:26:13   4454] # Signoff Settings: SI On 
[03/10 22:26:13   4454] #################################################################################
[03/10 22:26:14   4455] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:26:14   4456] Setting infinite Tws ...
[03/10 22:26:14   4456] First Iteration Infinite Tw... 
[03/10 22:26:14   4456] Calculate early delays in OCV mode...
[03/10 22:26:14   4456] Calculate late delays in OCV mode...
[03/10 22:26:15   4456] Topological Sorting (CPU = 0:00:00.1, MEM = 1502.8M, InitMEM = 1498.1M)
[03/10 22:26:15   4456] Initializing multi-corner capacitance tables ... 
[03/10 22:26:15   4456] Initializing multi-corner resistance tables ...
[03/10 22:26:15   4456] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:26:15   4456] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1519.5M)
[03/10 22:26:15   4456] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:26:23   4464] AAE_INFO-618: Total number of nets in the design is 32754,  99.2 percent of the nets selected for SI analysis
[03/10 22:26:23   4464] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/10 22:26:23   4464] End delay calculation. (MEM=1586.23 CPU=0:00:07.9 REAL=0:00:08.0)
[03/10 22:26:23   4464] Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_lqKnqq/.AAE_14172/waveform.data...
[03/10 22:26:23   4464] *** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 1586.2M) ***
[03/10 22:26:24   4465] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1586.2M)
[03/10 22:26:24   4465] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 22:26:24   4465] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1586.2M)
[03/10 22:26:24   4465] Starting SI iteration 2
[03/10 22:26:25   4466] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:26:25   4466] Calculate early delays in OCV mode...
[03/10 22:26:25   4466] Calculate late delays in OCV mode...
[03/10 22:26:27   4468] AAE_INFO-618: Total number of nets in the design is 32754,  8.7 percent of the nets selected for SI analysis
[03/10 22:26:27   4468] End delay calculation. (MEM=1562.28 CPU=0:00:02.5 REAL=0:00:02.0)
[03/10 22:26:27   4468] *** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 1562.3M) ***
[03/10 22:26:29   4470] *** Done Building Timing Graph (cpu=0:00:15.9 real=0:00:16.0 totSessionCpu=1:14:31 mem=1562.3M)
[03/10 22:26:29   4470] **optDesign ... cpu = 0:05:04, real = 0:05:04, mem = 1492.8M, totSessionCpu=1:14:31 **
[03/10 22:26:29   4470] *** Timing NOT met, worst failing slack is -0.526
[03/10 22:26:29   4470] *** Check timing (0:00:00.0)
[03/10 22:26:29   4470] Begin: GigaOpt Optimization in post-eco TNS mode
[03/10 22:26:29   4470] Info: 235 clock nets excluded from IPO operation.
[03/10 22:26:29   4470] PhyDesignGrid: maxLocalDensity 1.00
[03/10 22:26:29   4470] #spOpts: N=65 mergeVia=F 
[03/10 22:26:31   4473] *info: 235 clock nets excluded
[03/10 22:26:31   4473] *info: 2 special nets excluded.
[03/10 22:26:32   4473] *info: 258 no-driver nets excluded.
[03/10 22:26:33   4474] ** GigaOpt Optimizer WNS Slack -0.526 TNS Slack -327.637 Density 98.73
[03/10 22:26:33   4474] Optimizer TNS Opt
[03/10 22:26:33   4474] Active Path Group: reg2reg  
[03/10 22:26:33   4474] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:26:33   4474] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:26:33   4474] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:26:33   4474] |  -0.326|   -0.526|-281.371| -327.637|    98.73%|   0:00:00.0| 1730.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/10 22:26:34   4475] |  -0.326|   -0.526|-281.371| -327.637|    98.73%|   0:00:01.0| 1730.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/10 22:26:34   4475] |        |         |        |         |          |            |        |          |         | eg_48_/D                                           |
[03/10 22:26:35   4476] |  -0.326|   -0.526|-281.371| -327.637|    98.73%|   0:00:01.0| 1730.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/10 22:26:35   4476] |        |         |        |         |          |            |        |          |         | _reg_32_/D                                         |
[03/10 22:26:35   4476] |  -0.326|   -0.526|-281.371| -327.637|    98.73%|   0:00:00.0| 1730.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/10 22:26:35   4476] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:26:35   4476] 
[03/10 22:26:35   4476] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1730.1M) ***
[03/10 22:26:35   4476] Checking setup slack degradation ...
[03/10 22:26:35   4476] 
[03/10 22:26:35   4476] Recovery Manager:
[03/10 22:26:35   4476]   Low  Effort WNS Jump: 0.000 (REF: -0.552, TGT: -0.526, Threshold: 0.150) - Skip
[03/10 22:26:35   4476]   High Effort WNS Jump: 0.001 (REF: -0.325, TGT: -0.326, Threshold: 0.075) - Skip
[03/10 22:26:35   4476]   Low  Effort TNS Jump: 0.839 (REF: -326.798, TGT: -327.637, Threshold: 32.680) - Skip
[03/10 22:26:35   4476]   High Effort TNS Jump: 2.959 (REF: -278.412, TGT: -281.371, Threshold: 27.841) - Skip
[03/10 22:26:35   4476] 
[03/10 22:26:35   4476] 
[03/10 22:26:35   4476] *** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1730.1M) ***
[03/10 22:26:35   4476] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:26:35   4476] Layer 3 has 235 constrained nets 
[03/10 22:26:35   4476] Layer 7 has 254 constrained nets 
[03/10 22:26:35   4476] **** End NDR-Layer Usage Statistics ****
[03/10 22:26:35   4476] 
[03/10 22:26:35   4476] *** Finish Post Route Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=1730.1M) ***
[03/10 22:26:35   4476] End: GigaOpt Optimization in post-eco TNS mode
[03/10 22:26:36   4477] Running setup recovery post routing.
[03/10 22:26:36   4477] **optDesign ... cpu = 0:05:11, real = 0:05:11, mem = 1579.1M, totSessionCpu=1:14:37 **
[03/10 22:26:36   4477]   Timing Snapshot: (TGT)
[03/10 22:26:36   4477]      Weighted WNS: -0.346
[03/10 22:26:36   4477]       All  PG WNS: -0.526
[03/10 22:26:36   4477]       High PG WNS: -0.326
[03/10 22:26:36   4477]       All  PG TNS: -327.637
[03/10 22:26:36   4477]       High PG TNS: -281.371
[03/10 22:26:36   4477]          Tran DRV: 0
[03/10 22:26:36   4477]           Cap DRV: 0
[03/10 22:26:36   4477]        Fanout DRV: 0
[03/10 22:26:36   4477]            Glitch: 0
[03/10 22:26:36   4477]    Category Slack: { [L, -0.526] [H, -0.326] }
[03/10 22:26:36   4477] 
[03/10 22:26:36   4477] Checking setup slack degradation ...
[03/10 22:26:36   4477] 
[03/10 22:26:36   4477] Recovery Manager:
[03/10 22:26:36   4477]   Low  Effort WNS Jump: 0.000 (REF: -0.552, TGT: -0.526, Threshold: 0.150) - Skip
[03/10 22:26:36   4477]   High Effort WNS Jump: 0.001 (REF: -0.325, TGT: -0.326, Threshold: 0.075) - Skip
[03/10 22:26:36   4477]   Low  Effort TNS Jump: 0.839 (REF: -326.798, TGT: -327.637, Threshold: 32.680) - Skip
[03/10 22:26:36   4477]   High Effort TNS Jump: 2.959 (REF: -278.412, TGT: -281.371, Threshold: 27.841) - Skip
[03/10 22:26:36   4477] 
[03/10 22:26:36   4477] Checking DRV degradation...
[03/10 22:26:36   4477] 
[03/10 22:26:36   4477] Recovery Manager:
[03/10 22:26:36   4477]     Tran DRV degradation : 0 (0 -> 0)
[03/10 22:26:36   4477]      Cap DRV degradation : 0 (0 -> 0)
[03/10 22:26:36   4477]   Fanout DRV degradation : 0 (0 -> 0)
[03/10 22:26:36   4477]       Glitch degradation : 0 (0 -> 0)
[03/10 22:26:36   4477]   DRV Recovery (Margin: 100) - Skip
[03/10 22:26:36   4477] 
[03/10 22:26:36   4477] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/10 22:26:36   4477] *** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1579.10M, totSessionCpu=1:14:38 .
[03/10 22:26:36   4477] **optDesign ... cpu = 0:05:11, real = 0:05:11, mem = 1579.1M, totSessionCpu=1:14:38 **
[03/10 22:26:36   4477] 
[03/10 22:26:36   4477] Latch borrow mode reset to max_borrow
[03/10 22:26:38   4479] <optDesign CMD> Restore Using all VT Cells
[03/10 22:26:38   4479] Reported timing to dir ./timingReports
[03/10 22:26:38   4479] **optDesign ... cpu = 0:05:13, real = 0:05:13, mem = 1579.1M, totSessionCpu=1:14:39 **
[03/10 22:26:38   4479] Begin: glitch net info
[03/10 22:26:38   4479] glitch slack range: number of glitch nets
[03/10 22:26:38   4479] glitch slack < -0.32 : 0
[03/10 22:26:38   4479] -0.32 < glitch slack < -0.28 : 0
[03/10 22:26:38   4479] -0.28 < glitch slack < -0.24 : 0
[03/10 22:26:38   4479] -0.24 < glitch slack < -0.2 : 0
[03/10 22:26:38   4479] -0.2 < glitch slack < -0.16 : 0
[03/10 22:26:38   4479] -0.16 < glitch slack < -0.12 : 0
[03/10 22:26:38   4479] -0.12 < glitch slack < -0.08 : 0
[03/10 22:26:38   4479] -0.08 < glitch slack < -0.04 : 0
[03/10 22:26:38   4479] -0.04 < glitch slack : 0
[03/10 22:26:38   4479] End: glitch net info
[03/10 22:26:38   4479] ** Profile ** Start :  cpu=0:00:00.0, mem=1636.3M
[03/10 22:26:38   4479] ** Profile ** Other data :  cpu=0:00:00.1, mem=1636.3M
[03/10 22:26:38   4479] **INFO: Starting Blocking QThread with 1 CPU
[03/10 22:26:38   4479]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 22:26:38   4479] Starting SI iteration 1 using Infinite Timing Windows
[03/10 22:26:38   4479] Begin IPO call back ...
[03/10 22:26:38   4479] End IPO call back ...
[03/10 22:26:38   4479] #################################################################################
[03/10 22:26:38   4479] # Design Stage: PostRoute
[03/10 22:26:38   4479] # Design Name: core
[03/10 22:26:38   4479] # Design Mode: 65nm
[03/10 22:26:38   4479] # Analysis Mode: MMMC OCV 
[03/10 22:26:38   4479] # Parasitics Mode: SPEF/RCDB
[03/10 22:26:38   4479] # Signoff Settings: SI On 
[03/10 22:26:38   4479] #################################################################################
[03/10 22:26:38   4479] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:26:38   4479] Setting infinite Tws ...
[03/10 22:26:38   4479] First Iteration Infinite Tw... 
[03/10 22:26:38   4479] Calculate late delays in OCV mode...
[03/10 22:26:38   4479] Calculate early delays in OCV mode...
[03/10 22:26:38   4479] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/10 22:26:38   4479] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 22:26:38   4479] AAE_INFO-618: Total number of nets in the design is 32754,  99.2 percent of the nets selected for SI analysis
[03/10 22:26:38   4479] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/10 22:26:38   4479] End delay calculation. (MEM=0 CPU=0:00:07.4 REAL=0:00:08.0)
[03/10 22:26:38   4479] Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_lqKnqq/.AAE_14172/waveform.data...
[03/10 22:26:38   4479] *** CDM Built up (cpu=0:00:08.4  real=0:00:09.0  mem= 0.0M) ***
[03/10 22:26:38   4479] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/10 22:26:38   4479] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 22:26:38   4479] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/10 22:26:38   4479] Starting SI iteration 2
[03/10 22:26:38   4479] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:26:38   4479] Calculate late delays in OCV mode...
[03/10 22:26:38   4479] Calculate early delays in OCV mode...
[03/10 22:26:38   4479] AAE_INFO-618: Total number of nets in the design is 32754,  0.8 percent of the nets selected for SI analysis
[03/10 22:26:38   4479] End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
[03/10 22:26:38   4479] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 0.0M) ***
[03/10 22:26:38   4479] *** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:12.0 totSessionCpu=0:00:53.0 mem=0.0M)
[03/10 22:26:38   4479] ** Profile ** Overall slacks :  cpu=-1:0-3:0-6.-2, mem=0.0M
[03/10 22:26:38   4479] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/10 22:26:51   4492]  
_______________________________________________________________________
[03/10 22:26:51   4492] ** Profile ** Overall slacks :  cpu=0:00:13.4, mem=1636.3M
[03/10 22:26:52   4493] ** Profile ** Total reports :  cpu=0:00:01.0, mem=1581.1M
[03/10 22:26:53   4494] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1581.1M
[03/10 22:26:53   4494] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.526  | -0.326  | -0.526  |
|           TNS (ns):|-327.635 |-281.369 | -46.266 |
|    Violating Paths:|  1957   |  1797   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.163  | -0.163  |  0.000  |
|           TNS (ns):| -11.342 | -11.342 |  0.000  |
|    Violating Paths:|   279   |   279   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.810%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1581.1M
[03/10 22:26:53   4494] *** Final Summary (holdfix) CPU=0:00:15.1, REAL=0:00:15.0, MEM=1581.1M
[03/10 22:26:53   4494] **optDesign ... cpu = 0:05:28, real = 0:05:28, mem = 1579.1M, totSessionCpu=1:14:54 **
[03/10 22:26:53   4494]  ReSet Options after AAE Based Opt flow 
[03/10 22:26:53   4494] *** Finished optDesign ***
[03/10 22:26:53   4494] 
[03/10 22:26:53   4494] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:05:31 real=  0:05:32)
[03/10 22:26:53   4494] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/10 22:26:53   4494] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:13.7 real=0:00:13.5)
[03/10 22:26:53   4494] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 22:26:53   4494] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:24.4 real=0:00:24.9)
[03/10 22:26:53   4494] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:06.4 real=0:00:06.3)
[03/10 22:26:53   4494] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:05.0 real=0:00:05.0)
[03/10 22:26:53   4494] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:14.7 real=0:00:14.7)
[03/10 22:26:53   4494] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:30.1 real=0:00:30.1)
[03/10 22:26:53   4494] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:18.8 real=0:00:19.8)
[03/10 22:26:53   4494] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:04.8 real=0:00:04.8)
[03/10 22:26:53   4494] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:02:03 real=  0:02:03)
[03/10 22:26:53   4494] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:15.9 real=0:00:15.8)
[03/10 22:26:53   4494] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:04.1 real=0:00:04.1)
[03/10 22:26:53   4494] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[03/10 22:26:53   4494] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 22:26:53   4494] Info: pop threads available for lower-level modules during optimization.
[03/10 22:26:53   4494] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 22:26:53   4494] <CMD> optDesign -postRoute -drv
[03/10 22:26:53   4494] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/10 22:26:53   4494] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/10 22:26:53   4494] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 22:26:53   4494] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 22:26:53   4494] -setupDynamicPowerViewAsDefaultView false
[03/10 22:26:53   4494]                                            # bool, default=false, private
[03/10 22:26:53   4494] #spOpts: N=65 mergeVia=F 
[03/10 22:26:53   4494] Core basic site is core
[03/10 22:26:53   4494] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 22:26:54   4494] #spOpts: N=65 mergeVia=F 
[03/10 22:26:54   4495] GigaOpt running with 1 threads.
[03/10 22:26:54   4495] Info: 1 threads available for lower-level modules during optimization.
[03/10 22:26:54   4495] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 22:26:54   4495] 	Cell FILL1_LL, site bcore.
[03/10 22:26:54   4495] 	Cell FILL_NW_HH, site bcore.
[03/10 22:26:54   4495] 	Cell FILL_NW_LL, site bcore.
[03/10 22:26:54   4495] 	Cell GFILL, site gacore.
[03/10 22:26:54   4495] 	Cell GFILL10, site gacore.
[03/10 22:26:54   4495] 	Cell GFILL2, site gacore.
[03/10 22:26:54   4495] 	Cell GFILL3, site gacore.
[03/10 22:26:54   4495] 	Cell GFILL4, site gacore.
[03/10 22:26:54   4495] 	Cell LVLLHCD1, site bcore.
[03/10 22:26:54   4495] 	Cell LVLLHCD2, site bcore.
[03/10 22:26:54   4495] 	Cell LVLLHCD4, site bcore.
[03/10 22:26:54   4495] 	Cell LVLLHCD8, site bcore.
[03/10 22:26:54   4495] 	Cell LVLLHD1, site bcore.
[03/10 22:26:54   4495] 	Cell LVLLHD2, site bcore.
[03/10 22:26:54   4495] 	Cell LVLLHD4, site bcore.
[03/10 22:26:54   4495] 	Cell LVLLHD8, site bcore.
[03/10 22:26:54   4495] .
[03/10 22:26:55   4496] Effort level <high> specified for reg2reg path_group
[03/10 22:26:57   4497] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1529.5M, totSessionCpu=1:14:58 **
[03/10 22:26:57   4497] #Created 847 library cell signatures
[03/10 22:26:57   4497] #Created 32754 NETS and 0 SPECIALNETS signatures
[03/10 22:26:57   4498] #Created 56618 instance signatures
[03/10 22:26:57   4498] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1324.48 (MB), peak = 1447.16 (MB)
[03/10 22:26:57   4498] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1324.48 (MB), peak = 1447.16 (MB)
[03/10 22:26:57   4498] #spOpts: N=65 
[03/10 22:26:57   4498] Begin checking placement ... (start mem=1529.5M, init mem=1529.5M)
[03/10 22:26:57   4498] *info: Placed = 56617          (Fixed = 81)
[03/10 22:26:57   4498] *info: Unplaced = 0           
[03/10 22:26:57   4498] Placement Density:98.73%(188374/190793)
[03/10 22:26:57   4498] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1529.5M)
[03/10 22:26:57   4498]  Initial DC engine is -> aae
[03/10 22:26:57   4498]  
[03/10 22:26:57   4498]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/10 22:26:57   4498]  
[03/10 22:26:57   4498]  
[03/10 22:26:57   4498]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/10 22:26:57   4498]  
[03/10 22:26:57   4498] Reset EOS DB
[03/10 22:26:57   4498] Ignoring AAE DB Resetting ...
[03/10 22:26:57   4498]  Set Options for AAE Based Opt flow 
[03/10 22:26:57   4498] *** optDesign -postRoute ***
[03/10 22:26:57   4498] DRC Margin: user margin 0.0; extra margin 0
[03/10 22:26:57   4498] Setup Target Slack: user slack 0
[03/10 22:26:57   4498] Hold Target Slack: user slack 0
[03/10 22:26:57   4498] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/10 22:26:58   4498] Include MVT Delays for Hold Opt
[03/10 22:26:58   4498] ** INFO : this run is activating 'postRoute' automaton
[03/10 22:26:58   4498] 
[03/10 22:26:58   4498] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/10 22:26:58   4498] 
[03/10 22:26:58   4498] Type 'man IMPOPT-3663' for more detail.
[03/10 22:26:58   4499] 
[03/10 22:26:58   4499] Power view               = WC_VIEW
[03/10 22:26:58   4499] Number of VT partitions  = 2
[03/10 22:26:58   4499] Standard cells in design = 811
[03/10 22:26:58   4499] Instances in design      = 30497
[03/10 22:26:58   4499] 
[03/10 22:26:58   4499] Instance distribution across the VT partitions:
[03/10 22:26:58   4499] 
[03/10 22:26:58   4499]  LVT : inst = 14153 (46.4%), cells = 335 (41%)
[03/10 22:26:58   4499]    Lib tcbn65gpluswc        : inst = 14153 (46.4%)
[03/10 22:26:58   4499] 
[03/10 22:26:58   4499]  HVT : inst = 16344 (53.6%), cells = 457 (56%)
[03/10 22:26:58   4499]    Lib tcbn65gpluswc        : inst = 16344 (53.6%)
[03/10 22:26:58   4499] 
[03/10 22:26:58   4499] Reporting took 0 sec
[03/10 22:26:58   4499] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 32496 times net's RC data read were performed.
[03/10 22:26:58   4499] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 22:26:58   4499] Extraction called for design 'core' of instances=56617 and nets=32754 using extraction engine 'postRoute' at effort level 'low' .
[03/10 22:26:58   4499] PostRoute (effortLevel low) RC Extraction called for design core.
[03/10 22:26:58   4499] RC Extraction called in multi-corner(2) mode.
[03/10 22:26:58   4499] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 22:26:58   4499] Process corner(s) are loaded.
[03/10 22:26:58   4499]  Corner: Cmax
[03/10 22:26:58   4499]  Corner: Cmin
[03/10 22:26:58   4499] extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
[03/10 22:26:58   4499] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 22:26:58   4499]       RC Corner Indexes            0       1   
[03/10 22:26:58   4499] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 22:26:58   4499] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/10 22:26:58   4499] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 22:26:58   4499] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 22:26:58   4499] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 22:26:58   4499] Shrink Factor                : 1.00000
[03/10 22:26:59   4499] Initializing multi-corner capacitance tables ... 
[03/10 22:26:59   4499] Initializing multi-corner resistance tables ...
[03/10 22:26:59   4500] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1519.5M)
[03/10 22:26:59   4500] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for storing RC.
[03/10 22:26:59   4500] Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1568.8M)
[03/10 22:27:00   4501] Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1568.8M)
[03/10 22:27:00   4501] Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1568.8M)
[03/10 22:27:00   4501] Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1568.8M)
[03/10 22:27:00   4501] Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1568.8M)
[03/10 22:27:01   4502] Extracted 60.0006% (CPU Time= 0:00:02.3  MEM= 1572.8M)
[03/10 22:27:01   4502] Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 1572.8M)
[03/10 22:27:02   4503] Extracted 80.0006% (CPU Time= 0:00:03.4  MEM= 1572.8M)
[03/10 22:27:03   4504] Extracted 90.0006% (CPU Time= 0:00:04.6  MEM= 1572.8M)
[03/10 22:27:04   4505] Extracted 100% (CPU Time= 0:00:05.4  MEM= 1572.8M)
[03/10 22:27:04   4505] Number of Extracted Resistors     : 600622
[03/10 22:27:04   4505] Number of Extracted Ground Cap.   : 590328
[03/10 22:27:04   4505] Number of Extracted Coupling Cap. : 983612
[03/10 22:27:04   4505] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:27:04   4505] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 22:27:04   4505]  Corner: Cmax
[03/10 22:27:04   4505]  Corner: Cmin
[03/10 22:27:04   4505] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1552.7M)
[03/10 22:27:04   4505] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb_Filter.rcdb.d' for storing RC.
[03/10 22:27:04   4505] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 32496 times net's RC data read were performed.
[03/10 22:27:05   4506] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1552.738M)
[03/10 22:27:05   4506] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:27:05   4506] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1552.738M)
[03/10 22:27:05   4506] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1552.738M)
[03/10 22:27:05   4506] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:27:05   4506] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1530.0M)
[03/10 22:27:05   4506] Initializing multi-corner capacitance tables ... 
[03/10 22:27:05   4506] Initializing multi-corner resistance tables ...
[03/10 22:27:06   4507] Starting SI iteration 1 using Infinite Timing Windows
[03/10 22:27:06   4507] Begin IPO call back ...
[03/10 22:27:07   4507] End IPO call back ...
[03/10 22:27:07   4507] #################################################################################
[03/10 22:27:07   4507] # Design Stage: PostRoute
[03/10 22:27:07   4507] # Design Name: core
[03/10 22:27:07   4507] # Design Mode: 65nm
[03/10 22:27:07   4507] # Analysis Mode: MMMC OCV 
[03/10 22:27:07   4507] # Parasitics Mode: SPEF/RCDB
[03/10 22:27:07   4507] # Signoff Settings: SI On 
[03/10 22:27:07   4507] #################################################################################
[03/10 22:27:07   4508] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:27:07   4508] Setting infinite Tws ...
[03/10 22:27:07   4508] First Iteration Infinite Tw... 
[03/10 22:27:07   4508] Calculate early delays in OCV mode...
[03/10 22:27:07   4508] Calculate late delays in OCV mode...
[03/10 22:27:07   4508] Topological Sorting (CPU = 0:00:00.1, MEM = 1528.0M, InitMEM = 1528.0M)
[03/10 22:27:15   4516] AAE_INFO-618: Total number of nets in the design is 32754,  99.2 percent of the nets selected for SI analysis
[03/10 22:27:15   4516] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 22:27:15   4516] End delay calculation. (MEM=1611.45 CPU=0:00:07.7 REAL=0:00:07.0)
[03/10 22:27:15   4516] Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_lqKnqq/.AAE_14172/waveform.data...
[03/10 22:27:15   4516] *** CDM Built up (cpu=0:00:08.7  real=0:00:08.0  mem= 1611.5M) ***
[03/10 22:27:16   4517] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1611.5M)
[03/10 22:27:16   4517] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 22:27:16   4517] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1611.5M)
[03/10 22:27:16   4517] Starting SI iteration 2
[03/10 22:27:17   4517] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:27:17   4517] Calculate early delays in OCV mode...
[03/10 22:27:17   4517] Calculate late delays in OCV mode...
[03/10 22:27:19   4520] AAE_INFO-618: Total number of nets in the design is 32754,  8.7 percent of the nets selected for SI analysis
[03/10 22:27:19   4520] End delay calculation. (MEM=1587.5 CPU=0:00:02.5 REAL=0:00:02.0)
[03/10 22:27:19   4520] *** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 1587.5M) ***
[03/10 22:27:20   4521] *** Done Building Timing Graph (cpu=0:00:14.2 real=0:00:14.0 totSessionCpu=1:15:22 mem=1587.5M)
[03/10 22:27:21   4521] ** Profile ** Start :  cpu=0:00:00.0, mem=1587.5M
[03/10 22:27:21   4521] ** Profile ** Other data :  cpu=0:00:00.1, mem=1587.5M
[03/10 22:27:21   4522] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1587.5M
[03/10 22:27:22   4523] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1587.5M
[03/10 22:27:22   4523] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.526  | -0.326  | -0.526  |
|           TNS (ns):|-327.635 |-281.369 | -46.266 |
|    Violating Paths:|  1957   |  1797   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.810%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1587.5M
[03/10 22:27:22   4523] **optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1488.4M, totSessionCpu=1:15:23 **
[03/10 22:27:22   4523] Setting latch borrow mode to budget during optimization.
[03/10 22:27:24   4525] Glitch fixing enabled
[03/10 22:27:24   4525] <optDesign CMD> fixdrv  all VT Cells
[03/10 22:27:24   4525] Leakage Power Opt: re-selecting buf/inv list 
[03/10 22:27:24   4525] Summary for sequential cells idenfication: 
[03/10 22:27:24   4525] Identified SBFF number: 199
[03/10 22:27:24   4525] Identified MBFF number: 0
[03/10 22:27:24   4525] Not identified SBFF number: 0
[03/10 22:27:24   4525] Not identified MBFF number: 0
[03/10 22:27:24   4525] Number of sequential cells which are not FFs: 104
[03/10 22:27:24   4525] 
[03/10 22:27:24   4525] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:27:24   4525] optDesignOneStep: Leakage Power Flow
[03/10 22:27:24   4525] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:27:24   4525] **INFO: Start fixing DRV (Mem = 1555.21M) ...
[03/10 22:27:24   4525] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/10 22:27:24   4525] **INFO: Start fixing DRV iteration 1 ...
[03/10 22:27:24   4525] Begin: GigaOpt DRV Optimization
[03/10 22:27:24   4525] Glitch fixing enabled
[03/10 22:27:24   4525] Info: 235 clock nets excluded from IPO operation.
[03/10 22:27:24   4525] Summary for sequential cells idenfication: 
[03/10 22:27:24   4525] Identified SBFF number: 199
[03/10 22:27:24   4525] Identified MBFF number: 0
[03/10 22:27:24   4525] Not identified SBFF number: 0
[03/10 22:27:24   4525] Not identified MBFF number: 0
[03/10 22:27:24   4525] Number of sequential cells which are not FFs: 104
[03/10 22:27:24   4525] 
[03/10 22:27:24   4525] DRV pessimism of 5.00% is used.
[03/10 22:27:24   4525] PhyDesignGrid: maxLocalDensity 0.96
[03/10 22:27:24   4525] #spOpts: N=65 mergeVia=F 
[03/10 22:27:28   4529] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 22:27:28   4529] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/10 22:27:28   4529] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 22:27:28   4529] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/10 22:27:28   4529] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 22:27:28   4529] DEBUG: @coeDRVCandCache::init.
[03/10 22:27:28   4529] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 22:27:28   4529] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.53 |          0|          0|          0|  98.73  |            |           |
[03/10 22:27:28   4529] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 22:27:29   4530] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.53 |          0|          0|          0|  98.73  |   0:00:00.0|    1777.9M|
[03/10 22:27:29   4530] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 22:27:29   4530] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:27:29   4530] Layer 3 has 235 constrained nets 
[03/10 22:27:29   4530] Layer 7 has 254 constrained nets 
[03/10 22:27:29   4530] **** End NDR-Layer Usage Statistics ****
[03/10 22:27:29   4530] 
[03/10 22:27:29   4530] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=1777.9M) ***
[03/10 22:27:29   4530] 
[03/10 22:27:29   4530] Begin: glitch net info
[03/10 22:27:29   4530] glitch slack range: number of glitch nets
[03/10 22:27:29   4530] glitch slack < -0.32 : 0
[03/10 22:27:29   4530] -0.32 < glitch slack < -0.28 : 0
[03/10 22:27:29   4530] -0.28 < glitch slack < -0.24 : 0
[03/10 22:27:29   4530] -0.24 < glitch slack < -0.2 : 0
[03/10 22:27:29   4530] -0.2 < glitch slack < -0.16 : 0
[03/10 22:27:29   4530] -0.16 < glitch slack < -0.12 : 0
[03/10 22:27:29   4530] -0.12 < glitch slack < -0.08 : 0
[03/10 22:27:29   4530] -0.08 < glitch slack < -0.04 : 0
[03/10 22:27:29   4530] -0.04 < glitch slack : 0
[03/10 22:27:29   4530] End: glitch net info
[03/10 22:27:29   4530] DEBUG: @coeDRVCandCache::cleanup.
[03/10 22:27:29   4530] drv optimizer changes nothing and skips refinePlace
[03/10 22:27:29   4530] End: GigaOpt DRV Optimization
[03/10 22:27:29   4530] **optDesign ... cpu = 0:00:33, real = 0:00:32, mem = 1653.3M, totSessionCpu=1:15:30 **
[03/10 22:27:29   4530] *info:
[03/10 22:27:29   4530] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1653.26M).
[03/10 22:27:29   4530] Leakage Power Opt: resetting the buf/inv selection
[03/10 22:27:29   4530] ** Profile ** Start :  cpu=0:00:00.0, mem=1653.3M
[03/10 22:27:29   4530] ** Profile ** Other data :  cpu=0:00:00.1, mem=1653.3M
[03/10 22:27:29   4530] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1663.3M
[03/10 22:27:30   4531] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1663.3M
[03/10 22:27:30   4531] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=1653.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.526  | -0.326  | -0.526  |
|           TNS (ns):|-327.635 |-281.369 | -46.266 |
|    Violating Paths:|  1957   |  1797   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.810%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1663.3M
[03/10 22:27:30   4531] **optDesign ... cpu = 0:00:34, real = 0:00:33, mem = 1653.3M, totSessionCpu=1:15:32 **
[03/10 22:27:31   4532]   Timing Snapshot: (REF)
[03/10 22:27:31   4532]      Weighted WNS: 0.000
[03/10 22:27:31   4532]       All  PG WNS: 0.000
[03/10 22:27:31   4532]       High PG WNS: 0.000
[03/10 22:27:31   4532]       All  PG TNS: 0.000
[03/10 22:27:31   4532]       High PG TNS: 0.000
[03/10 22:27:31   4532]          Tran DRV: 0
[03/10 22:27:31   4532]           Cap DRV: 0
[03/10 22:27:31   4532]        Fanout DRV: 0
[03/10 22:27:31   4532]            Glitch: 0
[03/10 22:27:31   4532]   Timing Snapshot: (REF)
[03/10 22:27:31   4532]      Weighted WNS: -0.346
[03/10 22:27:31   4532]       All  PG WNS: -0.526
[03/10 22:27:31   4532]       High PG WNS: -0.326
[03/10 22:27:31   4532]       All  PG TNS: -327.637
[03/10 22:27:31   4532]       High PG TNS: -281.371
[03/10 22:27:31   4532]          Tran DRV: 0
[03/10 22:27:31   4532]           Cap DRV: 0
[03/10 22:27:31   4532]        Fanout DRV: 0
[03/10 22:27:31   4532]            Glitch: 0
[03/10 22:27:31   4532]    Category Slack: { [L, -0.526] [H, -0.326] }
[03/10 22:27:31   4532] 
[03/10 22:27:31   4532] ** Profile ** Start :  cpu=0:00:00.0, mem=1643.7M
[03/10 22:27:31   4532] ** Profile ** Other data :  cpu=0:00:00.1, mem=1643.7M
[03/10 22:27:32   4533] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1643.7M
[03/10 22:27:33   4534] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1643.7M
[03/10 22:27:33   4534] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.526  | -0.326  | -0.526  |
|           TNS (ns):|-327.635 |-281.369 | -46.266 |
|    Violating Paths:|  1957   |  1797   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.810%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1643.7M
[03/10 22:27:33   4534] **optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 1586.5M, totSessionCpu=1:15:34 **
[03/10 22:27:33   4534] -routeWithEco false                      # bool, default=false
[03/10 22:27:33   4534] -routeWithEco true                       # bool, default=false, user setting
[03/10 22:27:33   4534] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/10 22:27:33   4534] -routeWithTimingDriven true              # bool, default=false, user setting
[03/10 22:27:33   4534] -routeWithTimingDriven false             # bool, default=false, user setting
[03/10 22:27:33   4534] -routeWithSiDriven true                  # bool, default=false, user setting
[03/10 22:27:33   4534] -routeWithSiDriven false                 # bool, default=false, user setting
[03/10 22:27:33   4534] 
[03/10 22:27:33   4534] globalDetailRoute
[03/10 22:27:33   4534] 
[03/10 22:27:33   4534] #setNanoRouteMode -drouteAutoStop true
[03/10 22:27:33   4534] #setNanoRouteMode -drouteFixAntenna true
[03/10 22:27:33   4534] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/10 22:27:33   4534] #setNanoRouteMode -routeSelectedNetOnly false
[03/10 22:27:33   4534] #setNanoRouteMode -routeWithEco true
[03/10 22:27:33   4534] #setNanoRouteMode -routeWithSiDriven false
[03/10 22:27:33   4534] #setNanoRouteMode -routeWithTimingDriven false
[03/10 22:27:33   4534] #Start globalDetailRoute on Mon Mar 10 22:27:33 2025
[03/10 22:27:33   4534] #
[03/10 22:27:33   4534] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 32496 times net's RC data read were performed.
[03/10 22:27:33   4534] ### Net info: total nets: 32754
[03/10 22:27:33   4534] ### Net info: dirty nets: 0
[03/10 22:27:33   4534] ### Net info: marked as disconnected nets: 0
[03/10 22:27:34   4535] ### Net info: fully routed nets: 32496
[03/10 22:27:34   4535] ### Net info: trivial (single pin) nets: 0
[03/10 22:27:34   4535] ### Net info: unrouted nets: 258
[03/10 22:27:34   4535] ### Net info: re-extraction nets: 0
[03/10 22:27:34   4535] ### Net info: ignored nets: 0
[03/10 22:27:34   4535] ### Net info: skip routing nets: 0
[03/10 22:27:35   4536] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 22:27:35   4536] #Loading the last recorded routing design signature
[03/10 22:27:35   4536] #No placement changes detected since last routing
[03/10 22:27:35   4536] #Start routing data preparation.
[03/10 22:27:35   4536] #Minimum voltage of a net in the design = 0.000.
[03/10 22:27:35   4536] #Maximum voltage of a net in the design = 1.100.
[03/10 22:27:35   4536] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 22:27:35   4536] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 22:27:35   4536] #Voltage range [0.000 - 1.100] has 32752 nets.
[03/10 22:27:36   4537] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 22:27:36   4537] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:27:36   4537] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:27:36   4537] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:27:36   4537] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:27:36   4537] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:27:36   4537] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 22:27:36   4537] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 22:27:37   4538] #975/32496 = 3% of signal nets have been set as priority nets
[03/10 22:27:37   4538] #Regenerating Ggrids automatically.
[03/10 22:27:37   4538] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 22:27:37   4538] #Using automatically generated G-grids.
[03/10 22:27:37   4538] #Done routing data preparation.
[03/10 22:27:37   4538] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1353.21 (MB), peak = 1447.16 (MB)
[03/10 22:27:37   4538] #Merging special wires...
[03/10 22:27:37   4538] #Found 0 nets for post-route si or timing fixing.
[03/10 22:27:37   4538] #WARNING (NRGR-22) Design is already detail routed.
[03/10 22:27:37   4539] #Cpu time = 00:00:02
[03/10 22:27:37   4539] #Elapsed time = 00:00:02
[03/10 22:27:37   4539] #Increased memory = -1.48 (MB)
[03/10 22:27:37   4539] #Total memory = 1353.21 (MB)
[03/10 22:27:37   4539] #Peak memory = 1447.16 (MB)
[03/10 22:27:38   4540] #
[03/10 22:27:38   4540] #Start Detail Routing..
[03/10 22:27:38   4540] #start initial detail routing ...
[03/10 22:27:39   4540] #    number of violations = 0
[03/10 22:27:39   4540] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1355.04 (MB), peak = 1447.16 (MB)
[03/10 22:27:39   4540] #start 1st optimization iteration ...
[03/10 22:27:39   4540] #    number of violations = 0
[03/10 22:27:39   4540] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1355.04 (MB), peak = 1447.16 (MB)
[03/10 22:27:39   4540] #Complete Detail Routing.
[03/10 22:27:39   4541] #Total number of nets with non-default rule or having extra spacing = 245
[03/10 22:27:39   4541] #Total wire length = 645625 um.
[03/10 22:27:39   4541] #Total half perimeter of net bounding box = 561789 um.
[03/10 22:27:39   4541] #Total wire length on LAYER M1 = 625 um.
[03/10 22:27:39   4541] #Total wire length on LAYER M2 = 160884 um.
[03/10 22:27:39   4541] #Total wire length on LAYER M3 = 223083 um.
[03/10 22:27:39   4541] #Total wire length on LAYER M4 = 150021 um.
[03/10 22:27:39   4541] #Total wire length on LAYER M5 = 66999 um.
[03/10 22:27:39   4541] #Total wire length on LAYER M6 = 12270 um.
[03/10 22:27:39   4541] #Total wire length on LAYER M7 = 12837 um.
[03/10 22:27:39   4541] #Total wire length on LAYER M8 = 18906 um.
[03/10 22:27:39   4541] #Total number of vias = 236661
[03/10 22:27:39   4541] #Total number of multi-cut vias = 165959 ( 70.1%)
[03/10 22:27:39   4541] #Total number of single cut vias = 70702 ( 29.9%)
[03/10 22:27:39   4541] #Up-Via Summary (total 236661):
[03/10 22:27:39   4541] #                   single-cut          multi-cut      Total
[03/10 22:27:39   4541] #-----------------------------------------------------------
[03/10 22:27:39   4541] #  Metal 1       68844 ( 64.3%)     38229 ( 35.7%)     107073
[03/10 22:27:39   4541] #  Metal 2        1622 (  1.7%)     93213 ( 98.3%)      94835
[03/10 22:27:39   4541] #  Metal 3         112 (  0.5%)     24088 ( 99.5%)      24200
[03/10 22:27:39   4541] #  Metal 4          28 (  0.4%)      6493 ( 99.6%)       6521
[03/10 22:27:39   4541] #  Metal 5           3 (  0.2%)      1841 ( 99.8%)       1844
[03/10 22:27:39   4541] #  Metal 6          33 (  2.7%)      1191 ( 97.3%)       1224
[03/10 22:27:39   4541] #  Metal 7          60 (  6.2%)       904 ( 93.8%)        964
[03/10 22:27:39   4541] #-----------------------------------------------------------
[03/10 22:27:39   4541] #                70702 ( 29.9%)    165959 ( 70.1%)     236661 
[03/10 22:27:39   4541] #
[03/10 22:27:39   4541] #Total number of DRC violations = 0
[03/10 22:27:39   4541] #Cpu time = 00:00:02
[03/10 22:27:39   4541] #Elapsed time = 00:00:02
[03/10 22:27:39   4541] #Increased memory = 0.10 (MB)
[03/10 22:27:39   4541] #Total memory = 1353.30 (MB)
[03/10 22:27:39   4541] #Peak memory = 1447.16 (MB)
[03/10 22:27:40   4541] #
[03/10 22:27:40   4541] #start routing for process antenna violation fix ...
[03/10 22:27:40   4542] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1355.04 (MB), peak = 1447.16 (MB)
[03/10 22:27:40   4542] #
[03/10 22:27:41   4542] #Total number of nets with non-default rule or having extra spacing = 245
[03/10 22:27:41   4542] #Total wire length = 645625 um.
[03/10 22:27:41   4542] #Total half perimeter of net bounding box = 561789 um.
[03/10 22:27:41   4542] #Total wire length on LAYER M1 = 625 um.
[03/10 22:27:41   4542] #Total wire length on LAYER M2 = 160884 um.
[03/10 22:27:41   4542] #Total wire length on LAYER M3 = 223083 um.
[03/10 22:27:41   4542] #Total wire length on LAYER M4 = 150021 um.
[03/10 22:27:41   4542] #Total wire length on LAYER M5 = 66999 um.
[03/10 22:27:41   4542] #Total wire length on LAYER M6 = 12270 um.
[03/10 22:27:41   4542] #Total wire length on LAYER M7 = 12837 um.
[03/10 22:27:41   4542] #Total wire length on LAYER M8 = 18906 um.
[03/10 22:27:41   4542] #Total number of vias = 236661
[03/10 22:27:41   4542] #Total number of multi-cut vias = 165959 ( 70.1%)
[03/10 22:27:41   4542] #Total number of single cut vias = 70702 ( 29.9%)
[03/10 22:27:41   4542] #Up-Via Summary (total 236661):
[03/10 22:27:41   4542] #                   single-cut          multi-cut      Total
[03/10 22:27:41   4542] #-----------------------------------------------------------
[03/10 22:27:41   4542] #  Metal 1       68844 ( 64.3%)     38229 ( 35.7%)     107073
[03/10 22:27:41   4542] #  Metal 2        1622 (  1.7%)     93213 ( 98.3%)      94835
[03/10 22:27:41   4542] #  Metal 3         112 (  0.5%)     24088 ( 99.5%)      24200
[03/10 22:27:41   4542] #  Metal 4          28 (  0.4%)      6493 ( 99.6%)       6521
[03/10 22:27:41   4542] #  Metal 5           3 (  0.2%)      1841 ( 99.8%)       1844
[03/10 22:27:41   4542] #  Metal 6          33 (  2.7%)      1191 ( 97.3%)       1224
[03/10 22:27:41   4542] #  Metal 7          60 (  6.2%)       904 ( 93.8%)        964
[03/10 22:27:41   4542] #-----------------------------------------------------------
[03/10 22:27:41   4542] #                70702 ( 29.9%)    165959 ( 70.1%)     236661 
[03/10 22:27:41   4542] #
[03/10 22:27:41   4542] #Total number of DRC violations = 0
[03/10 22:27:41   4542] #Total number of net violated process antenna rule = 0
[03/10 22:27:41   4542] #
[03/10 22:27:43   4544] #
[03/10 22:27:43   4544] #Start Post Route via swapping..
[03/10 22:27:43   4544] #0.00% of area are rerouted by ECO routing.
[03/10 22:27:43   4544] #    number of violations = 0
[03/10 22:27:43   4544] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1361.02 (MB), peak = 1447.16 (MB)
[03/10 22:27:43   4544] #    number of violations = 0
[03/10 22:27:43   4544] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1361.27 (MB), peak = 1447.16 (MB)
[03/10 22:27:43   4544] #CELL_VIEW core,init has no DRC violation.
[03/10 22:27:43   4544] #Total number of DRC violations = 0
[03/10 22:27:43   4544] #Total number of net violated process antenna rule = 0
[03/10 22:27:43   4544] #No via is swapped.
[03/10 22:27:43   4544] #Post Route via swapping is done.
[03/10 22:27:43   4544] #Total number of nets with non-default rule or having extra spacing = 245
[03/10 22:27:43   4544] #Total wire length = 645625 um.
[03/10 22:27:43   4544] #Total half perimeter of net bounding box = 561789 um.
[03/10 22:27:43   4544] #Total wire length on LAYER M1 = 625 um.
[03/10 22:27:43   4544] #Total wire length on LAYER M2 = 160884 um.
[03/10 22:27:43   4544] #Total wire length on LAYER M3 = 223083 um.
[03/10 22:27:43   4544] #Total wire length on LAYER M4 = 150021 um.
[03/10 22:27:43   4544] #Total wire length on LAYER M5 = 66999 um.
[03/10 22:27:43   4544] #Total wire length on LAYER M6 = 12270 um.
[03/10 22:27:43   4544] #Total wire length on LAYER M7 = 12837 um.
[03/10 22:27:43   4544] #Total wire length on LAYER M8 = 18906 um.
[03/10 22:27:43   4544] #Total number of vias = 236661
[03/10 22:27:43   4544] #Total number of multi-cut vias = 165959 ( 70.1%)
[03/10 22:27:43   4544] #Total number of single cut vias = 70702 ( 29.9%)
[03/10 22:27:43   4544] #Up-Via Summary (total 236661):
[03/10 22:27:43   4544] #                   single-cut          multi-cut      Total
[03/10 22:27:43   4544] #-----------------------------------------------------------
[03/10 22:27:43   4544] #  Metal 1       68844 ( 64.3%)     38229 ( 35.7%)     107073
[03/10 22:27:43   4544] #  Metal 2        1622 (  1.7%)     93213 ( 98.3%)      94835
[03/10 22:27:43   4544] #  Metal 3         112 (  0.5%)     24088 ( 99.5%)      24200
[03/10 22:27:43   4544] #  Metal 4          28 (  0.4%)      6493 ( 99.6%)       6521
[03/10 22:27:43   4544] #  Metal 5           3 (  0.2%)      1841 ( 99.8%)       1844
[03/10 22:27:43   4544] #  Metal 6          33 (  2.7%)      1191 ( 97.3%)       1224
[03/10 22:27:43   4544] #  Metal 7          60 (  6.2%)       904 ( 93.8%)        964
[03/10 22:27:43   4544] #-----------------------------------------------------------
[03/10 22:27:43   4544] #                70702 ( 29.9%)    165959 ( 70.1%)     236661 
[03/10 22:27:43   4544] #
[03/10 22:27:43   4544] #detailRoute Statistics:
[03/10 22:27:43   4544] #Cpu time = 00:00:06
[03/10 22:27:43   4544] #Elapsed time = 00:00:06
[03/10 22:27:43   4544] #Increased memory = 6.33 (MB)
[03/10 22:27:43   4544] #Total memory = 1359.54 (MB)
[03/10 22:27:43   4544] #Peak memory = 1447.16 (MB)
[03/10 22:27:43   4544] #Updating routing design signature
[03/10 22:27:43   4544] #Created 847 library cell signatures
[03/10 22:27:43   4544] #Created 32754 NETS and 0 SPECIALNETS signatures
[03/10 22:27:43   4544] #Created 56618 instance signatures
[03/10 22:27:43   4544] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1366.54 (MB), peak = 1447.16 (MB)
[03/10 22:27:43   4545] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1366.77 (MB), peak = 1447.16 (MB)
[03/10 22:27:44   4545] #
[03/10 22:27:44   4545] #globalDetailRoute statistics:
[03/10 22:27:44   4545] #Cpu time = 00:00:12
[03/10 22:27:44   4545] #Elapsed time = 00:00:11
[03/10 22:27:44   4545] #Increased memory = -48.54 (MB)
[03/10 22:27:44   4545] #Total memory = 1340.96 (MB)
[03/10 22:27:44   4545] #Peak memory = 1447.16 (MB)
[03/10 22:27:44   4545] #Number of warnings = 1
[03/10 22:27:44   4545] #Total number of warnings = 157
[03/10 22:27:44   4545] #Number of fails = 0
[03/10 22:27:44   4545] #Total number of fails = 0
[03/10 22:27:44   4545] #Complete globalDetailRoute on Mon Mar 10 22:27:44 2025
[03/10 22:27:44   4545] #
[03/10 22:27:44   4545] **optDesign ... cpu = 0:00:48, real = 0:00:47, mem = 1584.5M, totSessionCpu=1:15:46 **
[03/10 22:27:44   4545] -routeWithEco false                      # bool, default=false
[03/10 22:27:44   4545] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/10 22:27:44   4545] -routeWithTimingDriven true              # bool, default=false, user setting
[03/10 22:27:44   4545] -routeWithSiDriven true                  # bool, default=false, user setting
[03/10 22:27:44   4545] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 22:27:44   4545] Extraction called for design 'core' of instances=56617 and nets=32754 using extraction engine 'postRoute' at effort level 'low' .
[03/10 22:27:44   4545] PostRoute (effortLevel low) RC Extraction called for design core.
[03/10 22:27:44   4545] RC Extraction called in multi-corner(2) mode.
[03/10 22:27:44   4545] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 22:27:44   4545] Process corner(s) are loaded.
[03/10 22:27:44   4545]  Corner: Cmax
[03/10 22:27:44   4545]  Corner: Cmin
[03/10 22:27:44   4545] extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
[03/10 22:27:44   4545] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 22:27:44   4545]       RC Corner Indexes            0       1   
[03/10 22:27:44   4545] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 22:27:44   4545] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/10 22:27:44   4545] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 22:27:44   4545] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 22:27:44   4545] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 22:27:44   4545] Shrink Factor                : 1.00000
[03/10 22:27:45   4546] Initializing multi-corner capacitance tables ... 
[03/10 22:27:45   4546] Initializing multi-corner resistance tables ...
[03/10 22:27:45   4547] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1584.5M)
[03/10 22:27:45   4547] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for storing RC.
[03/10 22:27:46   4547] Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1625.7M)
[03/10 22:27:46   4547] Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1625.7M)
[03/10 22:27:46   4548] Extracted 30.0006% (CPU Time= 0:00:01.7  MEM= 1625.7M)
[03/10 22:27:47   4548] Extracted 40.0006% (CPU Time= 0:00:01.9  MEM= 1625.7M)
[03/10 22:27:47   4548] Extracted 50.0006% (CPU Time= 0:00:02.1  MEM= 1625.7M)
[03/10 22:27:47   4549] Extracted 60.0006% (CPU Time= 0:00:02.5  MEM= 1629.7M)
[03/10 22:27:48   4549] Extracted 70.0006% (CPU Time= 0:00:02.9  MEM= 1629.7M)
[03/10 22:27:48   4550] Extracted 80.0006% (CPU Time= 0:00:03.5  MEM= 1629.7M)
[03/10 22:27:50   4551] Extracted 90.0006% (CPU Time= 0:00:04.8  MEM= 1629.7M)
[03/10 22:27:50   4552] Extracted 100% (CPU Time= 0:00:05.6  MEM= 1629.7M)
[03/10 22:27:50   4552] Number of Extracted Resistors     : 600622
[03/10 22:27:50   4552] Number of Extracted Ground Cap.   : 590328
[03/10 22:27:50   4552] Number of Extracted Coupling Cap. : 983612
[03/10 22:27:50   4552] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:27:50   4552] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 22:27:50   4552]  Corner: Cmax
[03/10 22:27:50   4552]  Corner: Cmin
[03/10 22:27:51   4552] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1617.7M)
[03/10 22:27:51   4552] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb_Filter.rcdb.d' for storing RC.
[03/10 22:27:51   4552] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 32496 times net's RC data read were performed.
[03/10 22:27:51   4552] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1617.730M)
[03/10 22:27:51   4552] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:27:51   4552] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1617.730M)
[03/10 22:27:51   4552] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.1  Real Time: 0:00:07.0  MEM: 1617.730M)
[03/10 22:27:51   4553] **optDesign ... cpu = 0:00:55, real = 0:00:54, mem = 1550.2M, totSessionCpu=1:15:53 **
[03/10 22:27:52   4553] Starting SI iteration 1 using Infinite Timing Windows
[03/10 22:27:52   4553] Begin IPO call back ...
[03/10 22:27:52   4553] End IPO call back ...
[03/10 22:27:52   4553] #################################################################################
[03/10 22:27:52   4553] # Design Stage: PostRoute
[03/10 22:27:52   4553] # Design Name: core
[03/10 22:27:52   4553] # Design Mode: 65nm
[03/10 22:27:52   4553] # Analysis Mode: MMMC OCV 
[03/10 22:27:52   4553] # Parasitics Mode: SPEF/RCDB
[03/10 22:27:52   4553] # Signoff Settings: SI On 
[03/10 22:27:52   4553] #################################################################################
[03/10 22:27:53   4554] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:27:53   4554] Setting infinite Tws ...
[03/10 22:27:53   4554] First Iteration Infinite Tw... 
[03/10 22:27:53   4554] Calculate early delays in OCV mode...
[03/10 22:27:53   4554] Calculate late delays in OCV mode...
[03/10 22:27:53   4554] Topological Sorting (CPU = 0:00:00.1, MEM = 1562.4M, InitMEM = 1557.8M)
[03/10 22:27:53   4554] Initializing multi-corner capacitance tables ... 
[03/10 22:27:53   4554] Initializing multi-corner resistance tables ...
[03/10 22:27:53   4554] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:27:53   4554] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1579.1M)
[03/10 22:27:53   4554] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:28:01   4563] AAE_INFO-618: Total number of nets in the design is 32754,  99.2 percent of the nets selected for SI analysis
[03/10 22:28:01   4563] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 22:28:01   4563] End delay calculation. (MEM=1645.87 CPU=0:00:07.8 REAL=0:00:07.0)
[03/10 22:28:01   4563] Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_lqKnqq/.AAE_14172/waveform.data...
[03/10 22:28:01   4563] *** CDM Built up (cpu=0:00:09.8  real=0:00:09.0  mem= 1645.9M) ***
[03/10 22:28:02   4564] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1645.9M)
[03/10 22:28:02   4564] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 22:28:03   4564] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1645.9M)
[03/10 22:28:03   4564] Starting SI iteration 2
[03/10 22:28:03   4564] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:28:03   4564] Calculate early delays in OCV mode...
[03/10 22:28:03   4564] Calculate late delays in OCV mode...
[03/10 22:28:05   4567] AAE_INFO-618: Total number of nets in the design is 32754,  8.7 percent of the nets selected for SI analysis
[03/10 22:28:05   4567] End delay calculation. (MEM=1621.91 CPU=0:00:02.5 REAL=0:00:02.0)
[03/10 22:28:05   4567] *** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 1621.9M) ***
[03/10 22:28:07   4568] *** Done Building Timing Graph (cpu=0:00:15.8 real=0:00:16.0 totSessionCpu=1:16:09 mem=1621.9M)
[03/10 22:28:07   4568] **optDesign ... cpu = 0:01:11, real = 0:01:10, mem = 1552.5M, totSessionCpu=1:16:09 **
[03/10 22:28:07   4569] Latch borrow mode reset to max_borrow
[03/10 22:28:09   4570] <optDesign CMD> Restore Using all VT Cells
[03/10 22:28:09   4570] Reported timing to dir ./timingReports
[03/10 22:28:09   4570] **optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 1552.5M, totSessionCpu=1:16:10 **
[03/10 22:28:09   4570] Begin: glitch net info
[03/10 22:28:09   4570] glitch slack range: number of glitch nets
[03/10 22:28:09   4570] glitch slack < -0.32 : 0
[03/10 22:28:09   4570] -0.32 < glitch slack < -0.28 : 0
[03/10 22:28:09   4570] -0.28 < glitch slack < -0.24 : 0
[03/10 22:28:09   4570] -0.24 < glitch slack < -0.2 : 0
[03/10 22:28:09   4570] -0.2 < glitch slack < -0.16 : 0
[03/10 22:28:09   4570] -0.16 < glitch slack < -0.12 : 0
[03/10 22:28:09   4570] -0.12 < glitch slack < -0.08 : 0
[03/10 22:28:09   4570] -0.08 < glitch slack < -0.04 : 0
[03/10 22:28:09   4570] -0.04 < glitch slack : 0
[03/10 22:28:09   4570] End: glitch net info
[03/10 22:28:09   4570] ** Profile ** Start :  cpu=0:00:00.0, mem=1590.6M
[03/10 22:28:09   4570] ** Profile ** Other data :  cpu=0:00:00.1, mem=1590.6M
[03/10 22:28:09   4570] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1590.6M
[03/10 22:28:10   4572] ** Profile ** Total reports :  cpu=0:00:01.4, mem=1554.5M
[03/10 22:28:11   4573] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1554.5M
[03/10 22:28:11   4573] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.526  | -0.326  | -0.526  |
|           TNS (ns):|-327.635 |-281.369 | -46.266 |
|    Violating Paths:|  1957   |  1797   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.810%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1554.5M
[03/10 22:28:11   4573] **optDesign ... cpu = 0:01:15, real = 0:01:14, mem = 1552.5M, totSessionCpu=1:16:13 **
[03/10 22:28:11   4573]  ReSet Options after AAE Based Opt flow 
[03/10 22:28:11   4573] *** Finished optDesign ***
[03/10 22:28:11   4573] 
[03/10 22:28:11   4573] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:21 real=  0:01:20)
[03/10 22:28:11   4573] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/10 22:28:11   4573] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:14.8 real=0:00:14.9)
[03/10 22:28:11   4573] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 22:28:11   4573] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:18.5 real=0:00:18.4)
[03/10 22:28:11   4573] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:07.5 real=0:00:07.4)
[03/10 22:28:11   4573] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[03/10 22:28:11   4573] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:11.8 real=0:00:11.5)
[03/10 22:28:11   4573] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:15.8 real=0:00:15.8)
[03/10 22:28:11   4573] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 22:28:11   4573] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[03/10 22:28:11   4573] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 22:28:11   4573] Info: pop threads available for lower-level modules during optimization.
[03/10 22:28:12   4573] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 22:28:12   4573] <CMD> optDesign -postRoute -inc
[03/10 22:28:12   4573] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/10 22:28:12   4573] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/10 22:28:12   4573] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 22:28:12   4573] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 22:28:12   4573] -setupDynamicPowerViewAsDefaultView false
[03/10 22:28:12   4573]                                            # bool, default=false, private
[03/10 22:28:12   4573] #spOpts: N=65 mergeVia=F 
[03/10 22:28:12   4573] Core basic site is core
[03/10 22:28:12   4573] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 22:28:12   4573] #spOpts: N=65 mergeVia=F 
[03/10 22:28:12   4573] GigaOpt running with 1 threads.
[03/10 22:28:12   4573] Info: 1 threads available for lower-level modules during optimization.
[03/10 22:28:12   4573] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 22:28:12   4573] 	Cell FILL1_LL, site bcore.
[03/10 22:28:12   4573] 	Cell FILL_NW_HH, site bcore.
[03/10 22:28:12   4573] 	Cell FILL_NW_LL, site bcore.
[03/10 22:28:12   4573] 	Cell GFILL, site gacore.
[03/10 22:28:12   4573] 	Cell GFILL10, site gacore.
[03/10 22:28:12   4573] 	Cell GFILL2, site gacore.
[03/10 22:28:12   4573] 	Cell GFILL3, site gacore.
[03/10 22:28:12   4573] 	Cell GFILL4, site gacore.
[03/10 22:28:12   4573] 	Cell LVLLHCD1, site bcore.
[03/10 22:28:12   4573] 	Cell LVLLHCD2, site bcore.
[03/10 22:28:12   4573] 	Cell LVLLHCD4, site bcore.
[03/10 22:28:12   4573] 	Cell LVLLHCD8, site bcore.
[03/10 22:28:12   4573] 	Cell LVLLHD1, site bcore.
[03/10 22:28:12   4573] 	Cell LVLLHD2, site bcore.
[03/10 22:28:12   4573] 	Cell LVLLHD4, site bcore.
[03/10 22:28:12   4573] 	Cell LVLLHD8, site bcore.
[03/10 22:28:12   4573] .
[03/10 22:28:13   4574] Effort level <high> specified for reg2reg path_group
[03/10 22:28:15   4576] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1518.5M, totSessionCpu=1:16:17 **
[03/10 22:28:15   4576] **INFO: DRVs not fixed with -incr option
[03/10 22:28:15   4576] #Created 847 library cell signatures
[03/10 22:28:15   4576] #Created 32754 NETS and 0 SPECIALNETS signatures
[03/10 22:28:15   4576] #Created 56618 instance signatures
[03/10 22:28:15   4576] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1328.66 (MB), peak = 1447.16 (MB)
[03/10 22:28:15   4577] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1328.66 (MB), peak = 1447.16 (MB)
[03/10 22:28:15   4577] #spOpts: N=65 
[03/10 22:28:15   4577] Begin checking placement ... (start mem=1518.5M, init mem=1518.5M)
[03/10 22:28:16   4577] *info: Placed = 56617          (Fixed = 81)
[03/10 22:28:16   4577] *info: Unplaced = 0           
[03/10 22:28:16   4577] Placement Density:98.73%(188374/190793)
[03/10 22:28:16   4577] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1518.5M)
[03/10 22:28:16   4577]  Initial DC engine is -> aae
[03/10 22:28:16   4577]  
[03/10 22:28:16   4577]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/10 22:28:16   4577]  
[03/10 22:28:16   4577]  
[03/10 22:28:16   4577]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/10 22:28:16   4577]  
[03/10 22:28:16   4577] Reset EOS DB
[03/10 22:28:16   4577] Ignoring AAE DB Resetting ...
[03/10 22:28:16   4577]  Set Options for AAE Based Opt flow 
[03/10 22:28:16   4577] *** optDesign -postRoute ***
[03/10 22:28:16   4577] DRC Margin: user margin 0.0; extra margin 0
[03/10 22:28:16   4577] Setup Target Slack: user slack 0
[03/10 22:28:16   4577] Hold Target Slack: user slack 0
[03/10 22:28:16   4577] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/10 22:28:16   4577] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/10 22:28:16   4577] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 22:28:16   4577] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 22:28:16   4577] -setupDynamicPowerViewAsDefaultView false
[03/10 22:28:16   4577]                                            # bool, default=false, private
[03/10 22:28:16   4577] Include MVT Delays for Hold Opt
[03/10 22:28:16   4577] ** INFO : this run is activating 'postRoute' automaton
[03/10 22:28:16   4577] 
[03/10 22:28:16   4577] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/10 22:28:16   4577] 
[03/10 22:28:16   4577] Type 'man IMPOPT-3663' for more detail.
[03/10 22:28:16   4577] 
[03/10 22:28:16   4577] Power view               = WC_VIEW
[03/10 22:28:16   4577] Number of VT partitions  = 2
[03/10 22:28:16   4577] Standard cells in design = 811
[03/10 22:28:16   4577] Instances in design      = 30497
[03/10 22:28:16   4577] 
[03/10 22:28:16   4577] Instance distribution across the VT partitions:
[03/10 22:28:16   4577] 
[03/10 22:28:16   4577]  LVT : inst = 14153 (46.4%), cells = 335 (41%)
[03/10 22:28:16   4577]    Lib tcbn65gpluswc        : inst = 14153 (46.4%)
[03/10 22:28:16   4577] 
[03/10 22:28:16   4577]  HVT : inst = 16344 (53.6%), cells = 457 (56%)
[03/10 22:28:16   4577]    Lib tcbn65gpluswc        : inst = 16344 (53.6%)
[03/10 22:28:16   4577] 
[03/10 22:28:16   4577] Reporting took 0 sec
[03/10 22:28:16   4577] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 32496 times net's RC data read were performed.
[03/10 22:28:16   4577] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 22:28:16   4577] Extraction called for design 'core' of instances=56617 and nets=32754 using extraction engine 'postRoute' at effort level 'low' .
[03/10 22:28:16   4577] PostRoute (effortLevel low) RC Extraction called for design core.
[03/10 22:28:16   4577] RC Extraction called in multi-corner(2) mode.
[03/10 22:28:16   4577] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 22:28:16   4577] Process corner(s) are loaded.
[03/10 22:28:16   4577]  Corner: Cmax
[03/10 22:28:16   4577]  Corner: Cmin
[03/10 22:28:16   4577] extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
[03/10 22:28:16   4577] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 22:28:16   4577]       RC Corner Indexes            0       1   
[03/10 22:28:16   4577] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 22:28:16   4577] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/10 22:28:16   4577] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 22:28:16   4577] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 22:28:16   4577] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 22:28:16   4577] Shrink Factor                : 1.00000
[03/10 22:28:17   4578] Initializing multi-corner capacitance tables ... 
[03/10 22:28:17   4578] Initializing multi-corner resistance tables ...
[03/10 22:28:17   4579] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1508.5M)
[03/10 22:28:17   4579] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for storing RC.
[03/10 22:28:18   4579] Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 1573.7M)
[03/10 22:28:18   4579] Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1573.7M)
[03/10 22:28:18   4580] Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1573.7M)
[03/10 22:28:19   4580] Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1573.7M)
[03/10 22:28:19   4580] Extracted 50.0006% (CPU Time= 0:00:02.0  MEM= 1573.7M)
[03/10 22:28:19   4580] Extracted 60.0006% (CPU Time= 0:00:02.4  MEM= 1577.7M)
[03/10 22:28:20   4581] Extracted 70.0006% (CPU Time= 0:00:02.9  MEM= 1577.7M)
[03/10 22:28:20   4582] Extracted 80.0006% (CPU Time= 0:00:03.4  MEM= 1577.7M)
[03/10 22:28:21   4583] Extracted 90.0006% (CPU Time= 0:00:04.7  MEM= 1577.7M)
[03/10 22:28:22   4584] Extracted 100% (CPU Time= 0:00:05.5  MEM= 1577.7M)
[03/10 22:28:22   4584] Number of Extracted Resistors     : 600622
[03/10 22:28:22   4584] Number of Extracted Ground Cap.   : 590328
[03/10 22:28:22   4584] Number of Extracted Coupling Cap. : 983612
[03/10 22:28:22   4584] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:28:22   4584] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 22:28:22   4584]  Corner: Cmax
[03/10 22:28:22   4584]  Corner: Cmin
[03/10 22:28:22   4584] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1557.7M)
[03/10 22:28:23   4584] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb_Filter.rcdb.d' for storing RC.
[03/10 22:28:23   4584] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 32496 times net's RC data read were performed.
[03/10 22:28:23   4584] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1557.707M)
[03/10 22:28:23   4584] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:28:23   4584] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1557.707M)
[03/10 22:28:23   4584] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.0  Real Time: 0:00:07.0  MEM: 1557.707M)
[03/10 22:28:23   4585] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:28:23   4585] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1535.0M)
[03/10 22:28:23   4585] Initializing multi-corner capacitance tables ... 
[03/10 22:28:24   4585] Initializing multi-corner resistance tables ...
[03/10 22:28:25   4586] Starting SI iteration 1 using Infinite Timing Windows
[03/10 22:28:25   4586] Begin IPO call back ...
[03/10 22:28:25   4586] End IPO call back ...
[03/10 22:28:25   4586] #################################################################################
[03/10 22:28:25   4586] # Design Stage: PostRoute
[03/10 22:28:25   4586] # Design Name: core
[03/10 22:28:25   4586] # Design Mode: 65nm
[03/10 22:28:25   4586] # Analysis Mode: MMMC OCV 
[03/10 22:28:25   4586] # Parasitics Mode: SPEF/RCDB
[03/10 22:28:25   4586] # Signoff Settings: SI On 
[03/10 22:28:25   4586] #################################################################################
[03/10 22:28:25   4587] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:28:25   4587] Setting infinite Tws ...
[03/10 22:28:25   4587] First Iteration Infinite Tw... 
[03/10 22:28:25   4587] Calculate early delays in OCV mode...
[03/10 22:28:25   4587] Calculate late delays in OCV mode...
[03/10 22:28:25   4587] Topological Sorting (CPU = 0:00:00.1, MEM = 1533.0M, InitMEM = 1533.0M)
[03/10 22:28:34   4595] AAE_INFO-618: Total number of nets in the design is 32754,  99.2 percent of the nets selected for SI analysis
[03/10 22:28:34   4595] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 22:28:34   4595] End delay calculation. (MEM=1606.88 CPU=0:00:07.9 REAL=0:00:08.0)
[03/10 22:28:34   4595] Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_lqKnqq/.AAE_14172/waveform.data...
[03/10 22:28:34   4595] *** CDM Built up (cpu=0:00:08.9  real=0:00:09.0  mem= 1606.9M) ***
[03/10 22:28:35   4596] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1606.9M)
[03/10 22:28:35   4596] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 22:28:35   4596] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1606.9M)
[03/10 22:28:35   4596] 
[03/10 22:28:35   4596] Executing IPO callback for view pruning ..
[03/10 22:28:35   4596] Starting SI iteration 2
[03/10 22:28:35   4596] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:28:35   4596] Calculate early delays in OCV mode...
[03/10 22:28:35   4596] Calculate late delays in OCV mode...
[03/10 22:28:38   4599] AAE_INFO-618: Total number of nets in the design is 32754,  8.7 percent of the nets selected for SI analysis
[03/10 22:28:38   4599] End delay calculation. (MEM=1582.93 CPU=0:00:02.5 REAL=0:00:03.0)
[03/10 22:28:38   4599] *** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 1582.9M) ***
[03/10 22:28:39   4600] *** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:14.0 totSessionCpu=1:16:41 mem=1582.9M)
[03/10 22:28:39   4601] ** Profile ** Start :  cpu=0:00:00.0, mem=1582.9M
[03/10 22:28:39   4601] ** Profile ** Other data :  cpu=0:00:00.1, mem=1582.9M
[03/10 22:28:40   4601] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1582.9M
[03/10 22:28:41   4602] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1582.9M
[03/10 22:28:41   4602] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.526  | -0.326  | -0.526  |
|           TNS (ns):|-327.635 |-281.369 | -46.266 |
|    Violating Paths:|  1957   |  1797   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.810%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1582.9M
[03/10 22:28:41   4602] **optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1489.4M, totSessionCpu=1:16:43 **
[03/10 22:28:41   4602] Setting latch borrow mode to budget during optimization.
[03/10 22:28:43   4604] *** Timing NOT met, worst failing slack is -0.526
[03/10 22:28:43   4604] *** Check timing (0:00:00.0)
[03/10 22:28:43   4604] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:28:43   4604] optDesignOneStep: Leakage Power Flow
[03/10 22:28:43   4604] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:28:43   4604] Begin: GigaOpt Optimization in WNS mode
[03/10 22:28:43   4604] Info: 235 clock nets excluded from IPO operation.
[03/10 22:28:43   4604] PhyDesignGrid: maxLocalDensity 0.96
[03/10 22:28:43   4604] #spOpts: N=65 mergeVia=F 
[03/10 22:28:48   4609] *info: 235 clock nets excluded
[03/10 22:28:48   4609] *info: 2 special nets excluded.
[03/10 22:28:48   4609] *info: 258 no-driver nets excluded.
[03/10 22:28:49   4610] ** GigaOpt Optimizer WNS Slack -0.526 TNS Slack -327.637 Density 98.73
[03/10 22:28:49   4610] Optimizer WNS Pass 0
[03/10 22:28:49   4611] Active Path Group: reg2reg  
[03/10 22:28:49   4611] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:28:49   4611] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:28:49   4611] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:28:49   4611] |  -0.326|   -0.526|-281.371| -327.637|    98.73%|   0:00:00.0| 1731.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/10 22:28:50   4611] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:28:51   4613] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:28:51   4613] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:28:51   4613] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:28:51   4613] |  -0.324|   -0.526|-281.248| -327.514|    98.73%|   0:00:02.0| 1739.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/10 22:28:51   4613] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:28:51   4613] 
[03/10 22:28:51   4613] *** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:02.0 mem=1739.2M) ***
[03/10 22:28:51   4613] 
[03/10 22:28:51   4613] *** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=1739.2M) ***
[03/10 22:28:51   4613] ** GigaOpt Optimizer WNS Slack -0.526 TNS Slack -327.514 Density 98.73
[03/10 22:28:51   4613] Update Timing Windows (Threshold 0.014) ...
[03/10 22:28:51   4613] Re Calculate Delays on 3 Nets
[03/10 22:28:51   4613] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:28:51   4613] Layer 3 has 235 constrained nets 
[03/10 22:28:51   4613] Layer 7 has 255 constrained nets 
[03/10 22:28:51   4613] **** End NDR-Layer Usage Statistics ****
[03/10 22:28:51   4613] 
[03/10 22:28:51   4613] *** Finish Post Route Setup Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=1739.2M) ***
[03/10 22:28:51   4613] #spOpts: N=65 
[03/10 22:28:52   4613] *** Starting refinePlace (1:16:53 mem=1728.1M) ***
[03/10 22:28:52   4613] Total net bbox length = 5.250e+05 (2.527e+05 2.723e+05) (ext = 1.978e+04)
[03/10 22:28:52   4613] Starting refinePlace ...
[03/10 22:28:52   4613] default core: bins with density >  0.75 = 92.2 % ( 576 / 625 )
[03/10 22:28:52   4613] Density distribution unevenness ratio = 0.774%
[03/10 22:28:52   4613]   Spread Effort: high, post-route mode, useDDP on.
[03/10 22:28:52   4613] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1728.1MB) @(1:16:54 - 1:16:54).
[03/10 22:28:52   4613] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:28:52   4613] wireLenOptFixPriorityInst 5034 inst fixed
[03/10 22:28:52   4614] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:28:52   4614] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1728.1MB) @(1:16:54 - 1:16:54).
[03/10 22:28:52   4614] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:28:52   4614] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1728.1MB
[03/10 22:28:52   4614] Statistics of distance of Instance movement in refine placement:
[03/10 22:28:52   4614]   maximum (X+Y) =         0.00 um
[03/10 22:28:52   4614]   mean    (X+Y) =         0.00 um
[03/10 22:28:52   4614] Summary Report:
[03/10 22:28:52   4614] Instances move: 0 (out of 30418 movable)
[03/10 22:28:52   4614] Mean displacement: 0.00 um
[03/10 22:28:52   4614] Max displacement: 0.00 um 
[03/10 22:28:52   4614] Total instances moved : 0
[03/10 22:28:52   4614] Total net bbox length = 5.250e+05 (2.527e+05 2.723e+05) (ext = 1.978e+04)
[03/10 22:28:52   4614] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1728.1MB
[03/10 22:28:52   4614] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1728.1MB) @(1:16:53 - 1:16:54).
[03/10 22:28:52   4614] *** Finished refinePlace (1:16:54 mem=1728.1M) ***
[03/10 22:28:52   4614] #spOpts: N=65 
[03/10 22:28:52   4614] default core: bins with density >  0.75 = 92.2 % ( 576 / 625 )
[03/10 22:28:52   4614] Density distribution unevenness ratio = 0.772%
[03/10 22:28:52   4614] End: GigaOpt Optimization in WNS mode
[03/10 22:28:52   4614] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:28:52   4614] optDesignOneStep: Leakage Power Flow
[03/10 22:28:52   4614] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 22:28:53   4614] Begin: GigaOpt Optimization in TNS mode
[03/10 22:28:53   4614] Info: 235 clock nets excluded from IPO operation.
[03/10 22:28:53   4614] PhyDesignGrid: maxLocalDensity 0.96
[03/10 22:28:53   4614] #spOpts: N=65 
[03/10 22:28:56   4618] *info: 235 clock nets excluded
[03/10 22:28:56   4618] *info: 2 special nets excluded.
[03/10 22:28:56   4618] *info: 258 no-driver nets excluded.
[03/10 22:28:58   4619] ** GigaOpt Optimizer WNS Slack -0.526 TNS Slack -327.514 Density 98.73
[03/10 22:28:58   4619] Optimizer TNS Opt
[03/10 22:28:58   4619] Active Path Group: reg2reg  
[03/10 22:28:58   4619] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:28:58   4619] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:28:58   4619] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:28:58   4619] |  -0.324|   -0.526|-281.248| -327.514|    98.73%|   0:00:00.0| 1730.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/10 22:28:58   4620] |  -0.324|   -0.526|-280.220| -326.487|    98.73%|   0:00:00.0| 1734.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/10 22:28:59   4621] |  -0.324|   -0.526|-280.193| -326.460|    98.73%|   0:00:01.0| 1734.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_14_/D   |
[03/10 22:29:00   4621] |  -0.324|   -0.526|-277.856| -324.122|    98.74%|   0:00:01.0| 1734.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/10 22:29:00   4621] |        |         |        |         |          |            |        |          |         | eg_35_/D                                           |
[03/10 22:29:02   4623] |  -0.324|   -0.526|-277.041| -323.307|    98.74%|   0:00:02.0| 1734.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_14_/D   |
[03/10 22:29:02   4623] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:29:11   4633] skewClock has sized psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_16 (CKBD8)
[03/10 22:29:11   4633] skewClock has sized FE_USKC4472_CTS_191 (BUFFD8)
[03/10 22:29:11   4633] skewClock has sized FE_USKC4439_CTS_196 (BUFFD8)
[03/10 22:29:11   4633] skewClock has sized FE_USKC4440_CTS_195 (BUFFD8)
[03/10 22:29:11   4633] skewClock has sized ofifo_inst/FE_USKC4497_CTS_8 (BUFFD8)
[03/10 22:29:11   4633] skewClock has sized ofifo_inst/col_idx_3__fifo_instance/FE_USKC4474_CTS_4 (BUFFD8)
[03/10 22:29:11   4633] skewClock has sized FE_USKC4512_CTS_177 (BUFFD8)
[03/10 22:29:11   4633] skewClock has sized ofifo_inst/CTS_ccl_BUF_clk_G0_L4_56 (CKBD8)
[03/10 22:29:11   4633] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC4564_CTS_4 (CKND3)
[03/10 22:29:11   4633] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC4565_CTS_4 (CKND3)
[03/10 22:29:11   4633] skewClock has inserted FE_USKC4566_CTS_200 (CKND4)
[03/10 22:29:11   4633] skewClock has inserted FE_USKC4567_CTS_200 (CKND4)
[03/10 22:29:11   4633] skewClock has inserted FE_USKC4568_CTS_200 (BUFFD2)
[03/10 22:29:11   4633] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC4569_CTS_8 (CKND2)
[03/10 22:29:11   4633] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC4570_CTS_8 (CKND2)
[03/10 22:29:11   4633] skewClock has inserted FE_USKC4571_CTS_188 (BUFFD4)
[03/10 22:29:11   4633] skewClock has inserted FE_USKC4572_CTS_194 (CKND3)
[03/10 22:29:11   4633] skewClock has inserted FE_USKC4573_CTS_194 (CKND3)
[03/10 22:29:11   4633] skewClock has inserted FE_USKC4574_CTS_185 (CKND3)
[03/10 22:29:11   4633] skewClock has inserted FE_USKC4575_CTS_185 (CKND3)
[03/10 22:29:11   4633] skewClock has inserted FE_USKC4576_CTS_206 (CKND3)
[03/10 22:29:11   4633] skewClock has inserted FE_USKC4577_CTS_206 (CKND3)
[03/10 22:29:11   4633] skewClock has inserted FE_USKC4578_CTS_207 (CKND3)
[03/10 22:29:11   4633] skewClock has inserted FE_USKC4579_CTS_207 (CKND3)
[03/10 22:29:11   4633] skewClock has inserted FE_USKC4580_CTS_182 (CKBD3)
[03/10 22:29:11   4633] skewClock has inserted FE_USKC4581_CTS_194 (CKND3)
[03/10 22:29:11   4633] skewClock has inserted FE_USKC4582_CTS_194 (CKND3)
[03/10 22:29:11   4633] skewClock sized 8 and inserted 19 insts
[03/10 22:29:12   4634] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:29:12   4634] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:29:12   4634] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:29:13   4634] |  -0.325|   -0.525|-263.465| -310.307|    98.74%|   0:00:11.0| 1762.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_14_/D   |
[03/10 22:29:14   4635] |  -0.325|   -0.525|-263.275| -310.117|    98.74%|   0:00:01.0| 1762.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/10 22:29:14   4635] |        |         |        |         |          |            |        |          |         | _reg_58_/D                                         |
[03/10 22:29:14   4636] |  -0.325|   -0.525|-263.224| -310.066|    98.74%|   0:00:00.0| 1762.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/10 22:29:14   4636] |        |         |        |         |          |            |        |          |         | _reg_58_/D                                         |
[03/10 22:29:15   4636] |  -0.325|   -0.525|-263.960| -310.802|    98.74%|   0:00:01.0| 1762.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/10 22:29:15   4636] |        |         |        |         |          |            |        |          |         | _reg_51_/D                                         |
[03/10 22:29:16   4637] |  -0.325|   -0.525|-263.667| -310.509|    98.74%|   0:00:01.0| 1762.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/10 22:29:16   4637] |        |         |        |         |          |            |        |          |         | _reg_20_/D                                         |
[03/10 22:29:16   4637] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:29:23   4645] skewClock has sized CTS_ccl_BUF_clk_G0_L4_57 (CKBD8)
[03/10 22:29:23   4645] skewClock has inserted FE_USKC4586_CTS_194 (CKND3)
[03/10 22:29:23   4645] skewClock has inserted FE_USKC4587_CTS_194 (CKND3)
[03/10 22:29:23   4645] skewClock has inserted FE_USKC4588_CTS_199 (CKND2)
[03/10 22:29:23   4645] skewClock has inserted FE_USKC4589_CTS_199 (CKND2)
[03/10 22:29:23   4645] skewClock has inserted FE_USKC4590_CTS_185 (CKND3)
[03/10 22:29:23   4645] skewClock has inserted FE_USKC4591_CTS_185 (CKND3)
[03/10 22:29:23   4645] skewClock sized 1 and inserted 6 insts
[03/10 22:29:24   4646] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:29:24   4646] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:29:24   4646] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:29:24   4646] |  -0.326|   -0.525|-261.764| -308.973|    98.74%|   0:00:08.0| 1776.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D    |
[03/10 22:29:25   4646] |  -0.326|   -0.525|-261.730| -308.939|    98.74%|   0:00:01.0| 1776.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/10 22:29:25   4646] |        |         |        |         |          |            |        |          |         | _reg_29_/D                                         |
[03/10 22:29:25   4647] |  -0.326|   -0.525|-261.627| -308.836|    98.74%|   0:00:00.0| 1776.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/10 22:29:25   4647] |        |         |        |         |          |            |        |          |         | _reg_29_/D                                         |
[03/10 22:29:26   4647] |  -0.326|   -0.525|-261.499| -308.708|    98.74%|   0:00:01.0| 1776.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D   |
[03/10 22:29:26   4647] |  -0.326|   -0.525|-261.486| -308.695|    98.74%|   0:00:00.0| 1776.5M|   WC_VIEW|  reg2reg| psum_mem_instance/memory1_reg_93_/D                |
[03/10 22:29:26   4648] |  -0.326|   -0.525|-261.486| -308.695|    98.74%|   0:00:00.0| 1776.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/10 22:29:26   4648] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:29:26   4648] 
[03/10 22:29:26   4648] *** Finish Core Optimize Step (cpu=0:00:28.3 real=0:00:28.0 mem=1776.5M) ***
[03/10 22:29:26   4648] 
[03/10 22:29:26   4648] *** Finished Optimize Step Cumulative (cpu=0:00:28.4 real=0:00:28.0 mem=1776.5M) ***
[03/10 22:29:26   4648] ** GigaOpt Optimizer WNS Slack -0.525 TNS Slack -308.695 Density 98.74
[03/10 22:29:26   4648] Update Timing Windows (Threshold 0.014) ...
[03/10 22:29:26   4648] Re Calculate Delays on 15 Nets
[03/10 22:29:26   4648] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:29:26   4648] Layer 3 has 260 constrained nets 
[03/10 22:29:26   4648] Layer 7 has 255 constrained nets 
[03/10 22:29:26   4648] **** End NDR-Layer Usage Statistics ****
[03/10 22:29:26   4648] 
[03/10 22:29:26   4648] *** Finish Post Route Setup Fixing (cpu=0:00:28.9 real=0:00:29.0 mem=1776.5M) ***
[03/10 22:29:26   4648] #spOpts: N=65 
[03/10 22:29:26   4648] *** Starting refinePlace (1:17:28 mem=1757.4M) ***
[03/10 22:29:26   4648] Total net bbox length = 5.256e+05 (2.530e+05 2.726e+05) (ext = 1.978e+04)
[03/10 22:29:26   4648] Starting refinePlace ...
[03/10 22:29:27   4648] default core: bins with density >  0.75 = 92.2 % ( 576 / 625 )
[03/10 22:29:27   4648] Density distribution unevenness ratio = 0.767%
[03/10 22:29:27   4648]   Spread Effort: high, post-route mode, useDDP on.
[03/10 22:29:27   4648] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1757.4MB) @(1:17:29 - 1:17:29).
[03/10 22:29:27   4648] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:29:27   4648] wireLenOptFixPriorityInst 5037 inst fixed
[03/10 22:29:27   4649] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:29:27   4649] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1757.4MB) @(1:17:29 - 1:17:29).
[03/10 22:29:27   4649] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 22:29:27   4649] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1757.4MB
[03/10 22:29:27   4649] Statistics of distance of Instance movement in refine placement:
[03/10 22:29:27   4649]   maximum (X+Y) =         0.00 um
[03/10 22:29:27   4649]   mean    (X+Y) =         0.00 um
[03/10 22:29:27   4649] Summary Report:
[03/10 22:29:27   4649] Instances move: 0 (out of 30446 movable)
[03/10 22:29:27   4649] Mean displacement: 0.00 um
[03/10 22:29:27   4649] Max displacement: 0.00 um 
[03/10 22:29:27   4649] Total instances moved : 0
[03/10 22:29:27   4649] Total net bbox length = 5.256e+05 (2.530e+05 2.726e+05) (ext = 1.978e+04)
[03/10 22:29:27   4649] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1757.4MB
[03/10 22:29:27   4649] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1757.4MB) @(1:17:28 - 1:17:29).
[03/10 22:29:27   4649] *** Finished refinePlace (1:17:29 mem=1757.4M) ***
[03/10 22:29:27   4649] #spOpts: N=65 
[03/10 22:29:27   4649] default core: bins with density >  0.75 = 92.2 % ( 576 / 625 )
[03/10 22:29:27   4649] Density distribution unevenness ratio = 0.765%
[03/10 22:29:27   4649] End: GigaOpt Optimization in TNS mode
[03/10 22:29:28   4650]   Timing Snapshot: (REF)
[03/10 22:29:28   4650]      Weighted WNS: -0.345
[03/10 22:29:28   4650]       All  PG WNS: -0.525
[03/10 22:29:28   4650]       High PG WNS: -0.326
[03/10 22:29:28   4650]       All  PG TNS: -308.696
[03/10 22:29:28   4650]       High PG TNS: -261.487
[03/10 22:29:28   4650]          Tran DRV: 0
[03/10 22:29:28   4650]           Cap DRV: 0
[03/10 22:29:28   4650]        Fanout DRV: 0
[03/10 22:29:28   4650]            Glitch: 0
[03/10 22:29:28   4650]    Category Slack: { [L, -0.525] [H, -0.326] }
[03/10 22:29:28   4650] 
[03/10 22:29:29   4650] Default Rule : ""
[03/10 22:29:29   4650] Non Default Rules :
[03/10 22:29:29   4650] Worst Slack : -0.326 ns
[03/10 22:29:29   4651] Total 0 nets layer assigned (0.7).
[03/10 22:29:29   4651] GigaOpt: setting up router preferences
[03/10 22:29:29   4651]         design wns: -0.3255
[03/10 22:29:29   4651]         slack threshold: 1.0945
[03/10 22:29:29   4651] GigaOpt: 0 nets assigned router directives
[03/10 22:29:29   4651] 
[03/10 22:29:29   4651] Start Assign Priority Nets ...
[03/10 22:29:29   4651] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/10 22:29:29   4651] Existing Priority Nets 0 (0.0%)
[03/10 22:29:29   4651] Total Assign Priority Nets 975 (3.0%)
[03/10 22:29:29   4651] Default Rule : ""
[03/10 22:29:29   4651] Non Default Rules :
[03/10 22:29:29   4651] Worst Slack : -0.525 ns
[03/10 22:29:29   4651] Total 0 nets layer assigned (0.4).
[03/10 22:29:29   4651] GigaOpt: setting up router preferences
[03/10 22:29:29   4651]         design wns: -0.5252
[03/10 22:29:29   4651]         slack threshold: 0.8948
[03/10 22:29:30   4651] GigaOpt: 1 nets assigned router directives
[03/10 22:29:30   4651] 
[03/10 22:29:30   4651] Start Assign Priority Nets ...
[03/10 22:29:30   4651] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/10 22:29:30   4651] Existing Priority Nets 0 (0.0%)
[03/10 22:29:30   4651] Total Assign Priority Nets 975 (3.0%)
[03/10 22:29:30   4651] ** Profile ** Start :  cpu=0:00:00.0, mem=1749.9M
[03/10 22:29:30   4652] ** Profile ** Other data :  cpu=0:00:00.1, mem=1749.9M
[03/10 22:29:30   4652] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1749.9M
[03/10 22:29:31   4653] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1749.9M
[03/10 22:29:31   4653] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.525  | -0.326  | -0.525  |
|           TNS (ns):|-308.693 |-261.484 | -47.209 |
|    Violating Paths:|  1876   |  1716   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.833%
       (98.755% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1749.9M
[03/10 22:29:31   4653] **optDesign ... cpu = 0:01:17, real = 0:01:16, mem = 1580.8M, totSessionCpu=1:17:33 **
[03/10 22:29:31   4653] -routeWithEco false                      # bool, default=false
[03/10 22:29:31   4653] -routeWithEco true                       # bool, default=false, user setting
[03/10 22:29:31   4653] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/10 22:29:31   4653] -routeWithTimingDriven true              # bool, default=false, user setting
[03/10 22:29:31   4653] -routeWithTimingDriven false             # bool, default=false, user setting
[03/10 22:29:31   4653] -routeWithSiDriven true                  # bool, default=false, user setting
[03/10 22:29:31   4653] -routeWithSiDriven false                 # bool, default=false, user setting
[03/10 22:29:31   4653] 
[03/10 22:29:31   4653] globalDetailRoute
[03/10 22:29:31   4653] 
[03/10 22:29:31   4653] #setNanoRouteMode -drouteAutoStop true
[03/10 22:29:31   4653] #setNanoRouteMode -drouteFixAntenna true
[03/10 22:29:31   4653] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/10 22:29:31   4653] #setNanoRouteMode -routeSelectedNetOnly false
[03/10 22:29:31   4653] #setNanoRouteMode -routeWithEco true
[03/10 22:29:31   4653] #setNanoRouteMode -routeWithSiDriven false
[03/10 22:29:31   4653] #setNanoRouteMode -routeWithTimingDriven false
[03/10 22:29:31   4653] #Start globalDetailRoute on Mon Mar 10 22:29:31 2025
[03/10 22:29:31   4653] #
[03/10 22:29:31   4653] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 40034 times net's RC data read were performed.
[03/10 22:29:32   4654] ### Net info: total nets: 32781
[03/10 22:29:32   4654] ### Net info: dirty nets: 60
[03/10 22:29:32   4654] ### Net info: marked as disconnected nets: 0
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_2__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RC_10946_0 connects to NET ofifo_inst/col_idx_2__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RN_5450_0 at location ( 235.500 158.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_2__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RN_5450_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/CTS_ccl_BUF_clk_G0_L4_56 connects to NET CTS_212 at location ( 259.700 209.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_57 connects to NET CTS_212 at location ( 185.900 216.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET CTS_212 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_3__fifo_instance/FE_USKC4474_CTS_4 connects to NET ofifo_inst/col_idx_3__fifo_instance/CTS_4 at location ( 172.100 198.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_16 connects to NET CTS_192 at location ( 222.500 57.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET CTS_192 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_16 connects to NET psum_mem_instance/CTS_28 at location ( 218.700 57.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_28 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U653 connects to NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_8 at location ( 168.500 408.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_7__mac_col_inst/U148 connects to NET mac_array_instance/FE_OCPN3110_q_temp_389_ at location ( 416.700 207.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN3110_q_temp_389_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5652_0 connects to NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2937_0 at location ( 169.700 387.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2937_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_6__mac_col_inst/U147 connects to NET mac_array_instance/FE_OCPN1960_q_temp_344_ at location ( 366.300 227.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN1960_q_temp_344_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_3445_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1938_0 at location ( 89.700 361.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1938_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/FE_RC_2768_0 connects to NET psum_mem_instance/FE_RN_1654_0 at location ( 201.700 187.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET psum_mem_instance/FE_RN_1654_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_6__mac_col_inst/U147 connects to NET mac_array_instance/col_idx_6__mac_col_inst/FE_OFN661_n154 at location ( 366.100 226.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/FE_OFN661_n154 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_3391_0 connects to NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN520_key_q_5_ at location ( 244.300 363.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_3391_0 connects to NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN520_key_q_5_ at location ( 245.300 363.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN520_key_q_5_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_7__mac_col_inst/U148 connects to NET mac_array_instance/col_idx_7__mac_col_inst/FE_OFN232_n155 at location ( 416.500 207.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/FE_OFN232_n155 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_4__fifo_instance/mux_8_1a/fifo_mux_2_1g/U16 connects to NET pmem_in[86] at location ( 318.100 87.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET pmem_in[86] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_3__fifo_instance/mux_8_1a/fifo_mux_2_1g/U6 connects to NET pmem_in[73] at location ( 156.500 181.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET pmem_in[73] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U891 connects to NET mac_array_instance/q_temp[376] at location ( 341.900 347.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET mac_array_instance/q_temp[376] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_3391_0 connects to NET mac_array_instance/q_temp[197] at location ( 245.500 363.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 22:29:32   4654] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/10 22:29:32   4654] #To increase the message display limit, refer to the product command reference manual.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET mac_array_instance/q_temp[197] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n115 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n116 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 22:29:32   4654] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/10 22:29:32   4654] #To increase the message display limit, refer to the product command reference manual.
[03/10 22:29:33   4655] ### Net info: fully routed nets: 32398
[03/10 22:29:33   4655] ### Net info: trivial (single pin) nets: 0
[03/10 22:29:33   4655] ### Net info: unrouted nets: 283
[03/10 22:29:33   4655] ### Net info: re-extraction nets: 100
[03/10 22:29:33   4655] ### Net info: ignored nets: 0
[03/10 22:29:33   4655] ### Net info: skip routing nets: 0
[03/10 22:29:33   4655] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 22:29:33   4655] #Loading the last recorded routing design signature
[03/10 22:29:33   4655] #Created 33 NETS and 0 SPECIALNETS new signatures
[03/10 22:29:34   4655] #Summary of the placement changes since last routing:
[03/10 22:29:34   4655] #  Number of instances added (including moved) = 37
[03/10 22:29:34   4655] #  Number of instances deleted (including moved) = 10
[03/10 22:29:34   4655] #  Number of instances resized = 24
[03/10 22:29:34   4655] #  Number of instances with pin swaps = 12
[03/10 22:29:34   4655] #  Total number of placement changes (moved instances are counted twice) = 71
[03/10 22:29:34   4656] #Start routing data preparation.
[03/10 22:29:34   4656] #Minimum voltage of a net in the design = 0.000.
[03/10 22:29:34   4656] #Maximum voltage of a net in the design = 1.100.
[03/10 22:29:34   4656] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 22:29:34   4656] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 22:29:34   4656] #Voltage range [0.000 - 1.100] has 32779 nets.
[03/10 22:29:34   4656] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 22:29:34   4656] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:29:34   4656] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:29:34   4656] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:29:34   4656] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:29:34   4656] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 22:29:34   4656] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 22:29:34   4656] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 22:29:36   4657] #975/32523 = 2% of signal nets have been set as priority nets
[03/10 22:29:36   4657] #Regenerating Ggrids automatically.
[03/10 22:29:36   4658] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 22:29:36   4658] #Using automatically generated G-grids.
[03/10 22:29:36   4658] #Done routing data preparation.
[03/10 22:29:36   4658] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1317.30 (MB), peak = 1501.86 (MB)
[03/10 22:29:36   4658] #Merging special wires...
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 218.450 58.000 ) on M1 for NET CTS_192. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 255.650 209.200 ) on M1 for NET CTS_212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 181.850 216.400 ) on M1 for NET CTS_212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 269.710 189.070 ) on M1 for NET FE_USKN4436_CTS_206. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 100.230 138.585 ) on M1 for NET FE_USKN4443_CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 203.310 208.930 ) on M1 for NET FE_USKN4459_CTS_207. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 66.700 144.115 ) on M1 for NET FE_USKN4468_CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 69.530 135.090 ) on M1 for NET FE_USKN4494_CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 289.745 120.670 ) on M1 for NET FE_USKN4514_CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 309.020 122.485 ) on M1 for NET FE_USKN4516_CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 289.910 73.870 ) on M1 for NET FE_USKN4518_CTS_185. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 131.310 124.270 ) on M1 for NET FE_USKN4533_CTS_194. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 366.125 226.885 ) on M1 for NET mac_array_instance/FE_OCPN1960_q_temp_344_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 416.525 207.110 ) on M1 for NET mac_array_instance/FE_OCPN3110_q_temp_389_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 74.230 356.615 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/FE_USKN4520_CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 96.955 396.100 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PSN4583_n775. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 89.595 361.945 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1938_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 96.000 396.185 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n775. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 161.320 385.300 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/key_q[59]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 161.900 385.315 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN4559_key_q_59_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 22:29:36   4658] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/10 22:29:36   4658] #To increase the message display limit, refer to the product command reference manual.
[03/10 22:29:36   4658] #
[03/10 22:29:36   4658] #Connectivity extraction summary:
[03/10 22:29:36   4658] #116 routed nets are extracted.
[03/10 22:29:36   4658] #    65 (0.20%) extracted nets are partially routed.
[03/10 22:29:36   4658] #32382 routed nets are imported.
[03/10 22:29:36   4658] #25 (0.08%) nets are without wires.
[03/10 22:29:36   4658] #258 nets are fixed|skipped|trivial (not extracted).
[03/10 22:29:36   4658] #Total number of nets = 32781.
[03/10 22:29:36   4658] #
[03/10 22:29:36   4658] #Found 0 nets for post-route si or timing fixing.
[03/10 22:29:36   4658] #Number of eco nets is 65
[03/10 22:29:36   4658] #
[03/10 22:29:36   4658] #Start data preparation...
[03/10 22:29:36   4658] #
[03/10 22:29:36   4658] #Data preparation is done on Mon Mar 10 22:29:36 2025
[03/10 22:29:36   4658] #
[03/10 22:29:36   4658] #Analyzing routing resource...
[03/10 22:29:38   4660] #Routing resource analysis is done on Mon Mar 10 22:29:38 2025
[03/10 22:29:38   4660] #
[03/10 22:29:38   4660] #  Resource Analysis:
[03/10 22:29:38   4660] #
[03/10 22:29:38   4660] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 22:29:38   4660] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 22:29:38   4660] #  --------------------------------------------------------------
[03/10 22:29:38   4660] #  Metal 1        H        2198          79       23256    92.18%
[03/10 22:29:38   4660] #  Metal 2        V        2206          84       23256     0.74%
[03/10 22:29:38   4660] #  Metal 3        H        2277           0       23256     0.43%
[03/10 22:29:38   4660] #  Metal 4        V        1596         694       23256     3.23%
[03/10 22:29:38   4660] #  Metal 5        H        2277           0       23256     0.00%
[03/10 22:29:38   4660] #  Metal 6        V        2290           0       23256     0.00%
[03/10 22:29:38   4660] #  Metal 7        H         569           0       23256     0.00%
[03/10 22:29:38   4660] #  Metal 8        V         572           0       23256     0.00%
[03/10 22:29:38   4660] #  --------------------------------------------------------------
[03/10 22:29:38   4660] #  Total                  13986       4.67%  186048    12.07%
[03/10 22:29:38   4660] #
[03/10 22:29:38   4660] #  271 nets (0.83%) with 1 preferred extra spacing.
[03/10 22:29:38   4660] #
[03/10 22:29:38   4660] #
[03/10 22:29:38   4660] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1318.34 (MB), peak = 1501.86 (MB)
[03/10 22:29:38   4660] #
[03/10 22:29:38   4660] #start global routing iteration 1...
[03/10 22:29:39   4660] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.08 (MB), peak = 1501.86 (MB)
[03/10 22:29:39   4660] #
[03/10 22:29:39   4660] #start global routing iteration 2...
[03/10 22:29:39   4661] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.22 (MB), peak = 1501.86 (MB)
[03/10 22:29:39   4661] #
[03/10 22:29:39   4661] #
[03/10 22:29:39   4661] #Total number of trivial nets (e.g. < 2 pins) = 258 (skipped).
[03/10 22:29:39   4661] #Total number of routable nets = 32523.
[03/10 22:29:39   4661] #Total number of nets in the design = 32781.
[03/10 22:29:39   4661] #
[03/10 22:29:39   4661] #90 routable nets have only global wires.
[03/10 22:29:39   4661] #32433 routable nets have only detail routed wires.
[03/10 22:29:39   4661] #48 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 22:29:39   4661] #528 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 22:29:39   4661] #
[03/10 22:29:39   4661] #Routed nets constraints summary:
[03/10 22:29:39   4661] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 22:29:39   4661] #-------------------------------------------------------------------
[03/10 22:29:39   4661] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/10 22:29:39   4661] #-------------------------------------------------------------------
[03/10 22:29:39   4661] #      Default                 40                  8              42  
[03/10 22:29:39   4661] #-------------------------------------------------------------------
[03/10 22:29:39   4661] #        Total                 40                  8              42  
[03/10 22:29:39   4661] #-------------------------------------------------------------------
[03/10 22:29:39   4661] #
[03/10 22:29:39   4661] #Routing constraints summary of the whole design:
[03/10 22:29:39   4661] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 22:29:39   4661] #-------------------------------------------------------------------
[03/10 22:29:39   4661] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/10 22:29:39   4661] #-------------------------------------------------------------------
[03/10 22:29:39   4661] #      Default                271                305           31947  
[03/10 22:29:39   4661] #-------------------------------------------------------------------
[03/10 22:29:39   4661] #        Total                271                305           31947  
[03/10 22:29:39   4661] #-------------------------------------------------------------------
[03/10 22:29:39   4661] #
[03/10 22:29:39   4661] #
[03/10 22:29:39   4661] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 22:29:39   4661] #
[03/10 22:29:39   4661] #                 OverCon       OverCon          
[03/10 22:29:39   4661] #                  #Gcell        #Gcell    %Gcell
[03/10 22:29:39   4661] #     Layer           (1)           (2)   OverCon
[03/10 22:29:39   4661] #  ----------------------------------------------
[03/10 22:29:39   4661] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[03/10 22:29:39   4661] #   Metal 2      4(0.02%)      5(0.02%)   (0.04%)
[03/10 22:29:39   4661] #   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
[03/10 22:29:39   4661] #   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
[03/10 22:29:39   4661] #   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
[03/10 22:29:39   4661] #   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
[03/10 22:29:39   4661] #   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
[03/10 22:29:39   4661] #   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
[03/10 22:29:39   4661] #  ----------------------------------------------
[03/10 22:29:39   4661] #     Total      4(0.00%)      5(0.00%)   (0.01%)
[03/10 22:29:39   4661] #
[03/10 22:29:39   4661] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/10 22:29:39   4661] #  Overflow after GR: 0.00% H + 0.01% V
[03/10 22:29:39   4661] #
[03/10 22:29:39   4661] #Complete Global Routing.
[03/10 22:29:39   4661] #Total number of nets with non-default rule or having extra spacing = 271
[03/10 22:29:39   4661] #Total wire length = 646250 um.
[03/10 22:29:39   4661] #Total half perimeter of net bounding box = 562423 um.
[03/10 22:29:39   4661] #Total wire length on LAYER M1 = 624 um.
[03/10 22:29:39   4661] #Total wire length on LAYER M2 = 160901 um.
[03/10 22:29:39   4661] #Total wire length on LAYER M3 = 223430 um.
[03/10 22:29:39   4661] #Total wire length on LAYER M4 = 150282 um.
[03/10 22:29:39   4661] #Total wire length on LAYER M5 = 66999 um.
[03/10 22:29:39   4661] #Total wire length on LAYER M6 = 12270 um.
[03/10 22:29:39   4661] #Total wire length on LAYER M7 = 12837 um.
[03/10 22:29:39   4661] #Total wire length on LAYER M8 = 18906 um.
[03/10 22:29:39   4661] #Total number of vias = 236829
[03/10 22:29:39   4661] #Total number of multi-cut vias = 165918 ( 70.1%)
[03/10 22:29:39   4661] #Total number of single cut vias = 70911 ( 29.9%)
[03/10 22:29:39   4661] #Up-Via Summary (total 236829):
[03/10 22:29:39   4661] #                   single-cut          multi-cut      Total
[03/10 22:29:39   4661] #-----------------------------------------------------------
[03/10 22:29:39   4661] #  Metal 1       68912 ( 64.3%)     38212 ( 35.7%)     107124
[03/10 22:29:39   4661] #  Metal 2        1699 (  1.8%)     93190 ( 98.2%)      94889
[03/10 22:29:39   4661] #  Metal 3         169 (  0.7%)     24087 ( 99.3%)      24256
[03/10 22:29:39   4661] #  Metal 4          31 (  0.5%)      6493 ( 99.5%)       6524
[03/10 22:29:39   4661] #  Metal 5           6 (  0.3%)      1841 ( 99.7%)       1847
[03/10 22:29:39   4661] #  Metal 6          34 (  2.8%)      1191 ( 97.2%)       1225
[03/10 22:29:39   4661] #  Metal 7          60 (  6.2%)       904 ( 93.8%)        964
[03/10 22:29:39   4661] #-----------------------------------------------------------
[03/10 22:29:39   4661] #                70911 ( 29.9%)    165918 ( 70.1%)     236829 
[03/10 22:29:39   4661] #
[03/10 22:29:39   4661] #Total number of involved priority nets 40
[03/10 22:29:39   4661] #Maximum src to sink distance for priority net 167.9
[03/10 22:29:39   4661] #Average of max src_to_sink distance for priority net 32.2
[03/10 22:29:39   4661] #Average of ave src_to_sink distance for priority net 25.5
[03/10 22:29:39   4661] #Max overcon = 2 tracks.
[03/10 22:29:39   4661] #Total overcon = 0.01%.
[03/10 22:29:39   4661] #Worst layer Gcell overcon rate = 0.00%.
[03/10 22:29:39   4661] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1342.22 (MB), peak = 1501.86 (MB)
[03/10 22:29:39   4661] #
[03/10 22:29:39   4661] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.08 (MB), peak = 1501.86 (MB)
[03/10 22:29:40   4661] #Start Track Assignment.
[03/10 22:29:41   4663] #Done with 53 horizontal wires in 2 hboxes and 40 vertical wires in 2 hboxes.
[03/10 22:29:43   4665] #Done with 9 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
[03/10 22:29:43   4665] #Complete Track Assignment.
[03/10 22:29:43   4665] #Total number of nets with non-default rule or having extra spacing = 271
[03/10 22:29:43   4665] #Total wire length = 646295 um.
[03/10 22:29:43   4665] #Total half perimeter of net bounding box = 562423 um.
[03/10 22:29:43   4665] #Total wire length on LAYER M1 = 646 um.
[03/10 22:29:43   4665] #Total wire length on LAYER M2 = 160903 um.
[03/10 22:29:43   4665] #Total wire length on LAYER M3 = 223452 um.
[03/10 22:29:43   4665] #Total wire length on LAYER M4 = 150281 um.
[03/10 22:29:43   4665] #Total wire length on LAYER M5 = 66999 um.
[03/10 22:29:43   4665] #Total wire length on LAYER M6 = 12270 um.
[03/10 22:29:43   4665] #Total wire length on LAYER M7 = 12837 um.
[03/10 22:29:43   4665] #Total wire length on LAYER M8 = 18906 um.
[03/10 22:29:43   4665] #Total number of vias = 236817
[03/10 22:29:43   4665] #Total number of multi-cut vias = 165918 ( 70.1%)
[03/10 22:29:43   4665] #Total number of single cut vias = 70899 ( 29.9%)
[03/10 22:29:43   4665] #Up-Via Summary (total 236817):
[03/10 22:29:43   4665] #                   single-cut          multi-cut      Total
[03/10 22:29:43   4665] #-----------------------------------------------------------
[03/10 22:29:43   4665] #  Metal 1       68908 ( 64.3%)     38212 ( 35.7%)     107120
[03/10 22:29:43   4665] #  Metal 2        1695 (  1.8%)     93190 ( 98.2%)      94885
[03/10 22:29:43   4665] #  Metal 3         168 (  0.7%)     24087 ( 99.3%)      24255
[03/10 22:29:43   4665] #  Metal 4          30 (  0.5%)      6493 ( 99.5%)       6523
[03/10 22:29:43   4665] #  Metal 5           5 (  0.3%)      1841 ( 99.7%)       1846
[03/10 22:29:43   4665] #  Metal 6          33 (  2.7%)      1191 ( 97.3%)       1224
[03/10 22:29:43   4665] #  Metal 7          60 (  6.2%)       904 ( 93.8%)        964
[03/10 22:29:43   4665] #-----------------------------------------------------------
[03/10 22:29:43   4665] #                70899 ( 29.9%)    165918 ( 70.1%)     236817 
[03/10 22:29:43   4665] #
[03/10 22:29:43   4665] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1377.54 (MB), peak = 1501.86 (MB)
[03/10 22:29:43   4665] #
[03/10 22:29:43   4665] #Cpu time = 00:00:10
[03/10 22:29:43   4665] #Elapsed time = 00:00:10
[03/10 22:29:43   4665] #Increased memory = 58.95 (MB)
[03/10 22:29:43   4665] #Total memory = 1377.54 (MB)
[03/10 22:29:43   4665] #Peak memory = 1501.86 (MB)
[03/10 22:29:44   4666] #
[03/10 22:29:44   4666] #Start Detail Routing..
[03/10 22:29:44   4666] #start initial detail routing ...
[03/10 22:29:53   4675] # ECO: 1.1% of the total area was rechecked for DRC, and 10.4% required routing.
[03/10 22:29:53   4675] #    number of violations = 28
[03/10 22:29:53   4675] #
[03/10 22:29:53   4675] #    By Layer and Type :
[03/10 22:29:53   4675] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
[03/10 22:29:53   4675] #	M1            5        0        2        1        3       11
[03/10 22:29:53   4675] #	M2            5        6        4        0        2       17
[03/10 22:29:53   4675] #	Totals       10        6        6        1        5       28
[03/10 22:29:53   4675] #61 out of 56644 instances need to be verified(marked ipoed).
[03/10 22:29:53   4675] #4.1% of the total area is being checked for drcs
[03/10 22:29:55   4677] #4.1% of the total area was checked
[03/10 22:29:55   4677] #    number of violations = 97
[03/10 22:29:55   4677] #
[03/10 22:29:55   4677] #    By Layer and Type :
[03/10 22:29:55   4677] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
[03/10 22:29:55   4677] #	M1           34        6       19       17        3       79
[03/10 22:29:55   4677] #	M2            5        6        5        0        2       18
[03/10 22:29:55   4677] #	Totals       39       12       24       17        5       97
[03/10 22:29:55   4677] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1373.86 (MB), peak = 1501.86 (MB)
[03/10 22:29:55   4677] #start 1st optimization iteration ...
[03/10 22:29:57   4679] #    number of violations = 40
[03/10 22:29:57   4679] #
[03/10 22:29:57   4679] #    By Layer and Type :
[03/10 22:29:57   4679] #	         MetSpc   EOLSpc   MinStp   Totals
[03/10 22:29:57   4679] #	M1           21        6       13       40
[03/10 22:29:57   4679] #	Totals       21        6       13       40
[03/10 22:29:57   4679] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1345.73 (MB), peak = 1501.86 (MB)
[03/10 22:29:57   4679] #start 2nd optimization iteration ...
[03/10 22:29:57   4679] #    number of violations = 40
[03/10 22:29:57   4679] #
[03/10 22:29:57   4679] #    By Layer and Type :
[03/10 22:29:57   4679] #	         MetSpc   EOLSpc   MinStp   Totals
[03/10 22:29:57   4679] #	M1           21        6       13       40
[03/10 22:29:57   4679] #	Totals       21        6       13       40
[03/10 22:29:57   4679] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1345.93 (MB), peak = 1501.86 (MB)
[03/10 22:29:57   4679] #start 3rd optimization iteration ...
[03/10 22:29:57   4679] #    number of violations = 0
[03/10 22:29:57   4679] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1357.38 (MB), peak = 1501.86 (MB)
[03/10 22:29:58   4679] #Complete Detail Routing.
[03/10 22:29:58   4680] #Total number of nets with non-default rule or having extra spacing = 271
[03/10 22:29:58   4680] #Total wire length = 646225 um.
[03/10 22:29:58   4680] #Total half perimeter of net bounding box = 562423 um.
[03/10 22:29:58   4680] #Total wire length on LAYER M1 = 620 um.
[03/10 22:29:58   4680] #Total wire length on LAYER M2 = 160884 um.
[03/10 22:29:58   4680] #Total wire length on LAYER M3 = 223432 um.
[03/10 22:29:58   4680] #Total wire length on LAYER M4 = 150286 um.
[03/10 22:29:58   4680] #Total wire length on LAYER M5 = 67006 um.
[03/10 22:29:58   4680] #Total wire length on LAYER M6 = 12257 um.
[03/10 22:29:58   4680] #Total wire length on LAYER M7 = 12835 um.
[03/10 22:29:58   4680] #Total wire length on LAYER M8 = 18906 um.
[03/10 22:29:58   4680] #Total number of vias = 236924
[03/10 22:29:58   4680] #Total number of multi-cut vias = 165718 ( 69.9%)
[03/10 22:29:58   4680] #Total number of single cut vias = 71206 ( 30.1%)
[03/10 22:29:58   4680] #Up-Via Summary (total 236924):
[03/10 22:29:58   4680] #                   single-cut          multi-cut      Total
[03/10 22:29:58   4680] #-----------------------------------------------------------
[03/10 22:29:58   4680] #  Metal 1       68932 ( 64.3%)     38193 ( 35.7%)     107125
[03/10 22:29:58   4680] #  Metal 2        1867 (  2.0%)     93073 ( 98.0%)      94940
[03/10 22:29:58   4680] #  Metal 3         262 (  1.1%)     24041 ( 98.9%)      24303
[03/10 22:29:58   4680] #  Metal 4          42 (  0.6%)      6483 ( 99.4%)       6525
[03/10 22:29:58   4680] #  Metal 5           3 (  0.2%)      1839 ( 99.8%)       1842
[03/10 22:29:58   4680] #  Metal 6          38 (  3.1%)      1187 ( 96.9%)       1225
[03/10 22:29:58   4680] #  Metal 7          62 (  6.4%)       902 ( 93.6%)        964
[03/10 22:29:58   4680] #-----------------------------------------------------------
[03/10 22:29:58   4680] #                71206 ( 30.1%)    165718 ( 69.9%)     236924 
[03/10 22:29:58   4680] #
[03/10 22:29:58   4680] #Total number of DRC violations = 0
[03/10 22:29:58   4680] #Cpu time = 00:00:14
[03/10 22:29:58   4680] #Elapsed time = 00:00:14
[03/10 22:29:58   4680] #Increased memory = -48.94 (MB)
[03/10 22:29:58   4680] #Total memory = 1328.60 (MB)
[03/10 22:29:58   4680] #Peak memory = 1501.86 (MB)
[03/10 22:29:58   4680] #
[03/10 22:29:58   4680] #start routing for process antenna violation fix ...
[03/10 22:29:59   4681] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1330.60 (MB), peak = 1501.86 (MB)
[03/10 22:29:59   4681] #
[03/10 22:29:59   4681] #Total number of nets with non-default rule or having extra spacing = 271
[03/10 22:29:59   4681] #Total wire length = 646225 um.
[03/10 22:29:59   4681] #Total half perimeter of net bounding box = 562423 um.
[03/10 22:29:59   4681] #Total wire length on LAYER M1 = 620 um.
[03/10 22:29:59   4681] #Total wire length on LAYER M2 = 160884 um.
[03/10 22:29:59   4681] #Total wire length on LAYER M3 = 223432 um.
[03/10 22:29:59   4681] #Total wire length on LAYER M4 = 150286 um.
[03/10 22:29:59   4681] #Total wire length on LAYER M5 = 67006 um.
[03/10 22:29:59   4681] #Total wire length on LAYER M6 = 12257 um.
[03/10 22:29:59   4681] #Total wire length on LAYER M7 = 12835 um.
[03/10 22:29:59   4681] #Total wire length on LAYER M8 = 18906 um.
[03/10 22:29:59   4681] #Total number of vias = 236924
[03/10 22:29:59   4681] #Total number of multi-cut vias = 165718 ( 69.9%)
[03/10 22:29:59   4681] #Total number of single cut vias = 71206 ( 30.1%)
[03/10 22:29:59   4681] #Up-Via Summary (total 236924):
[03/10 22:29:59   4681] #                   single-cut          multi-cut      Total
[03/10 22:29:59   4681] #-----------------------------------------------------------
[03/10 22:29:59   4681] #  Metal 1       68932 ( 64.3%)     38193 ( 35.7%)     107125
[03/10 22:29:59   4681] #  Metal 2        1867 (  2.0%)     93073 ( 98.0%)      94940
[03/10 22:29:59   4681] #  Metal 3         262 (  1.1%)     24041 ( 98.9%)      24303
[03/10 22:29:59   4681] #  Metal 4          42 (  0.6%)      6483 ( 99.4%)       6525
[03/10 22:29:59   4681] #  Metal 5           3 (  0.2%)      1839 ( 99.8%)       1842
[03/10 22:29:59   4681] #  Metal 6          38 (  3.1%)      1187 ( 96.9%)       1225
[03/10 22:29:59   4681] #  Metal 7          62 (  6.4%)       902 ( 93.6%)        964
[03/10 22:29:59   4681] #-----------------------------------------------------------
[03/10 22:29:59   4681] #                71206 ( 30.1%)    165718 ( 69.9%)     236924 
[03/10 22:29:59   4681] #
[03/10 22:29:59   4681] #Total number of DRC violations = 0
[03/10 22:29:59   4681] #Total number of net violated process antenna rule = 0
[03/10 22:29:59   4681] #
[03/10 22:30:01   4683] #
[03/10 22:30:01   4683] #Start Post Route via swapping..
[03/10 22:30:01   4683] #12.78% of area are rerouted by ECO routing.
[03/10 22:30:08   4689] #    number of violations = 0
[03/10 22:30:08   4689] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1339.71 (MB), peak = 1501.86 (MB)
[03/10 22:30:09   4690] #    number of violations = 0
[03/10 22:30:09   4690] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1339.91 (MB), peak = 1501.86 (MB)
[03/10 22:30:09   4690] #CELL_VIEW core,init has no DRC violation.
[03/10 22:30:09   4690] #Total number of DRC violations = 0
[03/10 22:30:09   4690] #Total number of net violated process antenna rule = 0
[03/10 22:30:09   4690] #Post Route via swapping is done.
[03/10 22:30:09   4691] #Total number of nets with non-default rule or having extra spacing = 271
[03/10 22:30:09   4691] #Total wire length = 646225 um.
[03/10 22:30:09   4691] #Total half perimeter of net bounding box = 562423 um.
[03/10 22:30:09   4691] #Total wire length on LAYER M1 = 620 um.
[03/10 22:30:09   4691] #Total wire length on LAYER M2 = 160884 um.
[03/10 22:30:09   4691] #Total wire length on LAYER M3 = 223432 um.
[03/10 22:30:09   4691] #Total wire length on LAYER M4 = 150286 um.
[03/10 22:30:09   4691] #Total wire length on LAYER M5 = 67006 um.
[03/10 22:30:09   4691] #Total wire length on LAYER M6 = 12257 um.
[03/10 22:30:09   4691] #Total wire length on LAYER M7 = 12835 um.
[03/10 22:30:09   4691] #Total wire length on LAYER M8 = 18906 um.
[03/10 22:30:09   4691] #Total number of vias = 236924
[03/10 22:30:09   4691] #Total number of multi-cut vias = 166218 ( 70.2%)
[03/10 22:30:09   4691] #Total number of single cut vias = 70706 ( 29.8%)
[03/10 22:30:09   4691] #Up-Via Summary (total 236924):
[03/10 22:30:09   4691] #                   single-cut          multi-cut      Total
[03/10 22:30:09   4691] #-----------------------------------------------------------
[03/10 22:30:09   4691] #  Metal 1       68854 ( 64.3%)     38271 ( 35.7%)     107125
[03/10 22:30:09   4691] #  Metal 2        1617 (  1.7%)     93323 ( 98.3%)      94940
[03/10 22:30:09   4691] #  Metal 3         113 (  0.5%)     24190 ( 99.5%)      24303
[03/10 22:30:09   4691] #  Metal 4          29 (  0.4%)      6496 ( 99.6%)       6525
[03/10 22:30:09   4691] #  Metal 5           3 (  0.2%)      1839 ( 99.8%)       1842
[03/10 22:30:09   4691] #  Metal 6          31 (  2.5%)      1194 ( 97.5%)       1225
[03/10 22:30:09   4691] #  Metal 7          59 (  6.1%)       905 ( 93.9%)        964
[03/10 22:30:09   4691] #-----------------------------------------------------------
[03/10 22:30:09   4691] #                70706 ( 29.8%)    166218 ( 70.2%)     236924 
[03/10 22:30:09   4691] #
[03/10 22:30:09   4691] #detailRoute Statistics:
[03/10 22:30:09   4691] #Cpu time = 00:00:26
[03/10 22:30:09   4691] #Elapsed time = 00:00:26
[03/10 22:30:09   4691] #Increased memory = -39.36 (MB)
[03/10 22:30:09   4691] #Total memory = 1338.18 (MB)
[03/10 22:30:09   4691] #Peak memory = 1501.86 (MB)
[03/10 22:30:09   4691] #Updating routing design signature
[03/10 22:30:09   4691] #Created 847 library cell signatures
[03/10 22:30:09   4691] #Created 32781 NETS and 0 SPECIALNETS signatures
[03/10 22:30:09   4691] #Created 56645 instance signatures
[03/10 22:30:09   4691] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.64 (MB), peak = 1501.86 (MB)
[03/10 22:30:09   4691] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.87 (MB), peak = 1501.86 (MB)
[03/10 22:30:10   4692] #
[03/10 22:30:10   4692] #globalDetailRoute statistics:
[03/10 22:30:10   4692] #Cpu time = 00:00:39
[03/10 22:30:10   4692] #Elapsed time = 00:00:39
[03/10 22:30:10   4692] #Increased memory = -78.17 (MB)
[03/10 22:30:10   4692] #Total memory = 1292.00 (MB)
[03/10 22:30:10   4692] #Peak memory = 1501.86 (MB)
[03/10 22:30:10   4692] #Number of warnings = 63
[03/10 22:30:10   4692] #Total number of warnings = 220
[03/10 22:30:10   4692] #Number of fails = 0
[03/10 22:30:10   4692] #Total number of fails = 0
[03/10 22:30:10   4692] #Complete globalDetailRoute on Mon Mar 10 22:30:10 2025
[03/10 22:30:10   4692] #
[03/10 22:30:10   4692] **optDesign ... cpu = 0:01:56, real = 0:01:55, mem = 1544.0M, totSessionCpu=1:18:13 **
[03/10 22:30:10   4692] -routeWithEco false                      # bool, default=false
[03/10 22:30:10   4692] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/10 22:30:10   4692] -routeWithTimingDriven true              # bool, default=false, user setting
[03/10 22:30:10   4692] -routeWithSiDriven true                  # bool, default=false, user setting
[03/10 22:30:10   4692] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 22:30:10   4692] Extraction called for design 'core' of instances=56644 and nets=32781 using extraction engine 'postRoute' at effort level 'low' .
[03/10 22:30:10   4692] PostRoute (effortLevel low) RC Extraction called for design core.
[03/10 22:30:10   4692] RC Extraction called in multi-corner(2) mode.
[03/10 22:30:10   4692] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 22:30:10   4692] Process corner(s) are loaded.
[03/10 22:30:10   4692]  Corner: Cmax
[03/10 22:30:10   4692]  Corner: Cmin
[03/10 22:30:10   4692] extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
[03/10 22:30:10   4692] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 22:30:10   4692]       RC Corner Indexes            0       1   
[03/10 22:30:10   4692] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 22:30:10   4692] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/10 22:30:10   4692] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 22:30:10   4692] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 22:30:10   4692] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 22:30:10   4692] Shrink Factor                : 1.00000
[03/10 22:30:11   4693] Initializing multi-corner capacitance tables ... 
[03/10 22:30:11   4693] Initializing multi-corner resistance tables ...
[03/10 22:30:11   4693] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1544.0M)
[03/10 22:30:12   4693] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for storing RC.
[03/10 22:30:12   4694] Extracted 10.0004% (CPU Time= 0:00:01.2  MEM= 1585.3M)
[03/10 22:30:12   4694] Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1585.3M)
[03/10 22:30:12   4694] Extracted 30.0004% (CPU Time= 0:00:01.6  MEM= 1585.3M)
[03/10 22:30:13   4695] Extracted 40.0005% (CPU Time= 0:00:01.8  MEM= 1585.3M)
[03/10 22:30:13   4695] Extracted 50.0006% (CPU Time= 0:00:02.1  MEM= 1585.3M)
[03/10 22:30:13   4695] Extracted 60.0004% (CPU Time= 0:00:02.5  MEM= 1589.3M)
[03/10 22:30:14   4696] Extracted 70.0006% (CPU Time= 0:00:03.0  MEM= 1589.3M)
[03/10 22:30:14   4696] Extracted 80.0004% (CPU Time= 0:00:03.6  MEM= 1589.3M)
[03/10 22:30:16   4698] Extracted 90.0005% (CPU Time= 0:00:05.0  MEM= 1589.3M)
[03/10 22:30:17   4699] Extracted 100% (CPU Time= 0:00:05.8  MEM= 1589.3M)
[03/10 22:30:17   4699] Number of Extracted Resistors     : 600964
[03/10 22:30:17   4699] Number of Extracted Ground Cap.   : 590665
[03/10 22:30:17   4699] Number of Extracted Coupling Cap. : 984548
[03/10 22:30:17   4699] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:30:17   4699] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 22:30:17   4699]  Corner: Cmax
[03/10 22:30:17   4699]  Corner: Cmin
[03/10 22:30:17   4699] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1577.3M)
[03/10 22:30:17   4699] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb_Filter.rcdb.d' for storing RC.
[03/10 22:30:17   4699] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 32523 times net's RC data read were performed.
[03/10 22:30:18   4699] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1577.270M)
[03/10 22:30:18   4699] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:30:18   4699] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1577.270M)
[03/10 22:30:18   4699] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.3  Real Time: 0:00:08.0  MEM: 1577.270M)
[03/10 22:30:18   4699] **optDesign ... cpu = 0:02:03, real = 0:02:03, mem = 1544.0M, totSessionCpu=1:18:20 **
[03/10 22:30:18   4700] Starting SI iteration 1 using Infinite Timing Windows
[03/10 22:30:18   4700] Begin IPO call back ...
[03/10 22:30:18   4700] End IPO call back ...
[03/10 22:30:18   4700] #################################################################################
[03/10 22:30:18   4700] # Design Stage: PostRoute
[03/10 22:30:18   4700] # Design Name: core
[03/10 22:30:18   4700] # Design Mode: 65nm
[03/10 22:30:18   4700] # Analysis Mode: MMMC OCV 
[03/10 22:30:18   4700] # Parasitics Mode: SPEF/RCDB
[03/10 22:30:18   4700] # Signoff Settings: SI On 
[03/10 22:30:18   4700] #################################################################################
[03/10 22:30:19   4701] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:30:19   4701] Setting infinite Tws ...
[03/10 22:30:19   4701] First Iteration Infinite Tw... 
[03/10 22:30:19   4701] Calculate early delays in OCV mode...
[03/10 22:30:19   4701] Calculate late delays in OCV mode...
[03/10 22:30:19   4701] Topological Sorting (CPU = 0:00:00.1, MEM = 1556.2M, InitMEM = 1551.6M)
[03/10 22:30:19   4701] Initializing multi-corner capacitance tables ... 
[03/10 22:30:19   4701] Initializing multi-corner resistance tables ...
[03/10 22:30:20   4701] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:30:20   4701] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1572.9M)
[03/10 22:30:20   4701] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:30:28   4710] AAE_INFO-618: Total number of nets in the design is 32781,  99.2 percent of the nets selected for SI analysis
[03/10 22:30:28   4710] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 22:30:28   4710] End delay calculation. (MEM=1639.68 CPU=0:00:08.0 REAL=0:00:08.0)
[03/10 22:30:28   4710] Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_lqKnqq/.AAE_14172/waveform.data...
[03/10 22:30:28   4710] *** CDM Built up (cpu=0:00:10.0  real=0:00:10.0  mem= 1639.7M) ***
[03/10 22:30:29   4711] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1639.7M)
[03/10 22:30:29   4711] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 22:30:29   4711] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1639.7M)
[03/10 22:30:29   4711] Starting SI iteration 2
[03/10 22:30:29   4711] AAE_INFO: 1 threads acquired from CTE.
[03/10 22:30:29   4711] Calculate early delays in OCV mode...
[03/10 22:30:29   4711] Calculate late delays in OCV mode...
[03/10 22:30:32   4714] AAE_INFO-618: Total number of nets in the design is 32781,  8.7 percent of the nets selected for SI analysis
[03/10 22:30:32   4714] End delay calculation. (MEM=1615.72 CPU=0:00:02.6 REAL=0:00:03.0)
[03/10 22:30:32   4714] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1615.7M) ***
[03/10 22:30:34   4716] *** Done Building Timing Graph (cpu=0:00:16.3 real=0:00:16.0 totSessionCpu=1:18:36 mem=1615.7M)
[03/10 22:30:34   4716] **optDesign ... cpu = 0:02:20, real = 0:02:19, mem = 1546.3M, totSessionCpu=1:18:36 **
[03/10 22:30:34   4716] *** Timing NOT met, worst failing slack is -0.525
[03/10 22:30:34   4716] *** Check timing (0:00:00.0)
[03/10 22:30:34   4716] Begin: GigaOpt Optimization in post-eco TNS mode
[03/10 22:30:34   4716] Info: 260 clock nets excluded from IPO operation.
[03/10 22:30:34   4716] PhyDesignGrid: maxLocalDensity 1.00
[03/10 22:30:34   4716] #spOpts: N=65 mergeVia=F 
[03/10 22:30:36   4718] *info: 260 clock nets excluded
[03/10 22:30:36   4718] *info: 2 special nets excluded.
[03/10 22:30:37   4718] *info: 258 no-driver nets excluded.
[03/10 22:30:38   4720] ** GigaOpt Optimizer WNS Slack -0.525 TNS Slack -308.843 Density 98.75
[03/10 22:30:38   4720] Optimizer TNS Opt
[03/10 22:30:38   4720] Active Path Group: reg2reg  
[03/10 22:30:38   4720] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:30:38   4720] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 22:30:38   4720] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:30:38   4720] |  -0.326|   -0.525|-261.669| -308.843|    98.75%|   0:00:00.0| 1777.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/10 22:30:39   4721] |  -0.326|   -0.525|-261.669| -308.843|    98.75%|   0:00:01.0| 1777.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/10 22:30:39   4721] |        |         |        |         |          |            |        |          |         | eg_47_/D                                           |
[03/10 22:30:40   4722] |  -0.326|   -0.525|-261.669| -308.843|    98.75%|   0:00:01.0| 1777.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/10 22:30:40   4722] |        |         |        |         |          |            |        |          |         | _reg_17_/D                                         |
[03/10 22:30:40   4722] |  -0.326|   -0.525|-261.669| -308.843|    98.75%|   0:00:00.0| 1777.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/10 22:30:40   4722] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 22:30:40   4722] 
[03/10 22:30:40   4722] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1777.2M) ***
[03/10 22:30:40   4722] Checking setup slack degradation ...
[03/10 22:30:40   4722] 
[03/10 22:30:40   4722] Recovery Manager:
[03/10 22:30:40   4722]   Low  Effort WNS Jump: 0.000 (REF: -0.525, TGT: -0.525, Threshold: 0.150) - Skip
[03/10 22:30:40   4722]   High Effort WNS Jump: 0.001 (REF: -0.326, TGT: -0.326, Threshold: 0.075) - Skip
[03/10 22:30:40   4722]   Low  Effort TNS Jump: 0.148 (REF: -308.696, TGT: -308.843, Threshold: 30.870) - Skip
[03/10 22:30:40   4722]   High Effort TNS Jump: 0.182 (REF: -261.487, TGT: -261.669, Threshold: 26.149) - Skip
[03/10 22:30:40   4722] 
[03/10 22:30:40   4722] 
[03/10 22:30:40   4722] *** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1777.2M) ***
[03/10 22:30:40   4722] **** Begin NDR-Layer Usage Statistics ****
[03/10 22:30:40   4722] Layer 3 has 260 constrained nets 
[03/10 22:30:40   4722] Layer 7 has 255 constrained nets 
[03/10 22:30:40   4722] **** End NDR-Layer Usage Statistics ****
[03/10 22:30:40   4722] 
[03/10 22:30:40   4722] *** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=1777.2M) ***
[03/10 22:30:40   4722] End: GigaOpt Optimization in post-eco TNS mode
[03/10 22:30:41   4723] Running setup recovery post routing.
[03/10 22:30:41   4723] **optDesign ... cpu = 0:02:27, real = 0:02:26, mem = 1628.3M, totSessionCpu=1:18:43 **
[03/10 22:30:41   4723]   Timing Snapshot: (TGT)
[03/10 22:30:41   4723]      Weighted WNS: -0.346
[03/10 22:30:41   4723]       All  PG WNS: -0.525
[03/10 22:30:41   4723]       High PG WNS: -0.326
[03/10 22:30:41   4723]       All  PG TNS: -308.843
[03/10 22:30:41   4723]       High PG TNS: -261.669
[03/10 22:30:41   4723]          Tran DRV: 0
[03/10 22:30:41   4723]           Cap DRV: 0
[03/10 22:30:41   4723]        Fanout DRV: 0
[03/10 22:30:41   4723]            Glitch: 0
[03/10 22:30:41   4723]    Category Slack: { [L, -0.525] [H, -0.326] }
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Checking setup slack degradation ...
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Recovery Manager:
[03/10 22:30:41   4723]   Low  Effort WNS Jump: 0.000 (REF: -0.525, TGT: -0.525, Threshold: 0.150) - Skip
[03/10 22:30:41   4723]   High Effort WNS Jump: 0.001 (REF: -0.326, TGT: -0.326, Threshold: 0.075) - Skip
[03/10 22:30:41   4723]   Low  Effort TNS Jump: 0.148 (REF: -308.696, TGT: -308.843, Threshold: 30.870) - Skip
[03/10 22:30:41   4723]   High Effort TNS Jump: 0.182 (REF: -261.487, TGT: -261.669, Threshold: 26.149) - Skip
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Checking DRV degradation...
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Recovery Manager:
[03/10 22:30:41   4723]     Tran DRV degradation : 0 (0 -> 0)
[03/10 22:30:41   4723]      Cap DRV degradation : 0 (0 -> 0)
[03/10 22:30:41   4723]   Fanout DRV degradation : 0 (0 -> 0)
[03/10 22:30:41   4723]       Glitch degradation : 0 (0 -> 0)
[03/10 22:30:41   4723]   DRV Recovery (Margin: 100) - Skip
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/10 22:30:41   4723] *** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1628.29M, totSessionCpu=1:18:44 .
[03/10 22:30:41   4723] **optDesign ... cpu = 0:02:27, real = 0:02:26, mem = 1628.3M, totSessionCpu=1:18:44 **
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] **INFO: Starting Blocking QThread with 1 CPU
[03/10 22:30:41   4723]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Begin Power Analysis
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723]     0.00V	    VSS
[03/10 22:30:41   4723]     0.90V	    VDD
[03/10 22:30:41   4723] Begin Processing Timing Library for Power Calculation
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Begin Processing Timing Library for Power Calculation
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Begin Processing Power Net/Grid for Power Calculation
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1233.25MB/1233.25MB)
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Begin Processing Timing Window Data for Power Calculation
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1233.57MB/1233.57MB)
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Begin Processing User Attributes
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1233.62MB/1233.62MB)
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Begin Processing Signal Activity
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1235.17MB/1235.17MB)
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Begin Power Computation
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723]       ----------------------------------------------------------
[03/10 22:30:41   4723]       # of cell(s) missing both power/leakage table: 0
[03/10 22:30:41   4723]       # of cell(s) missing power table: 0
[03/10 22:30:41   4723]       # of cell(s) missing leakage table: 0
[03/10 22:30:41   4723]       # of MSMV cell(s) missing power_level: 0
[03/10 22:30:41   4723]       ----------------------------------------------------------
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1236.22MB/1236.22MB)
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Begin Processing User Attributes
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1236.22MB/1236.22MB)
[03/10 22:30:41   4723] 
[03/10 22:30:41   4723] Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total)=1236.25MB/1236.25MB)
[03/10 22:30:41   4723] 
[03/10 22:30:48   4729]  
_______________________________________________________________________
[03/10 22:30:48   4729] **optDesign ... cpu = 0:02:33, real = 0:02:33, mem = 1628.3M, totSessionCpu=1:18:50 **
[03/10 22:30:48   4730] Latch borrow mode reset to max_borrow
[03/10 22:30:49   4731] <optDesign CMD> Restore Using all VT Cells
[03/10 22:30:49   4731] Reported timing to dir ./timingReports
[03/10 22:30:49   4731] **optDesign ... cpu = 0:02:35, real = 0:02:34, mem = 1628.3M, totSessionCpu=1:18:51 **
[03/10 22:30:49   4731] Begin: glitch net info
[03/10 22:30:49   4731] glitch slack range: number of glitch nets
[03/10 22:30:49   4731] glitch slack < -0.32 : 0
[03/10 22:30:49   4731] -0.32 < glitch slack < -0.28 : 0
[03/10 22:30:49   4731] -0.28 < glitch slack < -0.24 : 0
[03/10 22:30:49   4731] -0.24 < glitch slack < -0.2 : 0
[03/10 22:30:49   4731] -0.2 < glitch slack < -0.16 : 0
[03/10 22:30:49   4731] -0.16 < glitch slack < -0.12 : 0
[03/10 22:30:49   4731] -0.12 < glitch slack < -0.08 : 0
[03/10 22:30:49   4731] -0.08 < glitch slack < -0.04 : 0
[03/10 22:30:49   4731] -0.04 < glitch slack : 0
[03/10 22:30:49   4731] End: glitch net info
[03/10 22:30:49   4731] ** Profile ** Start :  cpu=0:00:00.0, mem=1685.5M
[03/10 22:30:49   4731] ** Profile ** Other data :  cpu=0:00:00.1, mem=1685.5M
[03/10 22:30:50   4731] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1685.5M
[03/10 22:30:51   4733] ** Profile ** Total reports :  cpu=0:00:01.5, mem=1630.3M
[03/10 22:30:52   4734] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1630.3M
[03/10 22:30:52   4734] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.525  | -0.326  | -0.525  |
|           TNS (ns):|-308.840 |-261.666 | -47.174 |
|    Violating Paths:|  1884   |  1724   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.833%
       (98.755% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1630.3M
[03/10 22:30:52   4734] **optDesign ... cpu = 0:02:38, real = 0:02:37, mem = 1628.3M, totSessionCpu=1:18:54 **
[03/10 22:30:52   4734]  ReSet Options after AAE Based Opt flow 
[03/10 22:30:52   4734] *** Finished optDesign ***
[03/10 22:30:52   4734] 
[03/10 22:30:52   4734] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:43 real=  0:02:43)
[03/10 22:30:52   4734] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/10 22:30:52   4734] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:15.0 real=0:00:15.0)
[03/10 22:30:52   4734] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:25.4 real=0:00:25.4)
[03/10 22:30:52   4734] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[03/10 22:30:52   4734] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:30.7 real=0:00:30.8)
[03/10 22:30:52   4734] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:03.1 real=0:00:03.1)
[03/10 22:30:52   4734] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:39.2 real=0:00:39.0)
[03/10 22:30:52   4734] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:16.3 real=0:00:16.3)
[03/10 22:30:52   4734] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:04.2 real=0:00:04.3)
[03/10 22:30:52   4734] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:08.4 real=0:00:08.8)
[03/10 22:30:52   4734] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 22:30:52   4734] Info: pop threads available for lower-level modules during optimization.
[03/10 22:30:52   4734] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 22:30:52   4734] <CMD> saveDesign route.enc
[03/10 22:30:52   4734] The in-memory database contained RC information but was not saved. To save 
[03/10 22:30:52   4734] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/10 22:30:52   4734] so it should only be saved when it is really desired.
[03/10 22:30:53   4734] Writing Netlist "route.enc.dat/core.v.gz" ...
[03/10 22:30:53   4734] Saving AAE Data ...
[03/10 22:30:53   4735] Saving scheduling_file.cts.14172 in route.enc.dat/scheduling_file.cts
[03/10 22:30:53   4735] Saving preference file route.enc.dat/gui.pref.tcl ...
[03/10 22:30:53   4735] Saving mode setting ...
[03/10 22:30:53   4735] Saving global file ...
[03/10 22:30:53   4735] Saving floorplan file ...
[03/10 22:30:54   4735] Saving Drc markers ...
[03/10 22:30:54   4735] ... No Drc file written since there is no markers found.
[03/10 22:30:54   4735] Saving placement file ...
[03/10 22:30:54   4735] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1628.3M) ***
[03/10 22:30:54   4735] Saving route file ...
[03/10 22:30:55   4736] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=1628.3M) ***
[03/10 22:30:55   4736] Saving DEF file ...
[03/10 22:30:56   4736] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 22:30:56   4736] 
[03/10 22:30:56   4736] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 22:30:56   4736] 
[03/10 22:30:56   4736] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/10 22:30:57   4738] Generated self-contained design route.enc.dat
[03/10 22:30:57   4738] 
[03/10 22:30:57   4738] *** Summary of all messages that are not suppressed in this session:
[03/10 22:30:57   4738] Severity  ID               Count  Summary                                  
[03/10 22:30:57   4738] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/10 22:30:57   4738] ERROR     IMPOAX-142           2  %s                                       
[03/10 22:30:57   4738] *** Message Summary: 0 warning(s), 3 error(s)
[03/10 22:30:57   4738] 
[03/10 22:30:57   4738] <CMD> verifyGeometry
[03/10 22:30:57   4738]  *** Starting Verify Geometry (MEM: 1574.3) ***
[03/10 22:30:57   4738] 
[03/10 22:30:57   4738]   VERIFY GEOMETRY ...... Starting Verification
[03/10 22:30:57   4738]   VERIFY GEOMETRY ...... Initializing
[03/10 22:30:57   4738]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/10 22:30:57   4738]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/10 22:30:57   4738]                   ...... bin size: 2880
[03/10 22:30:57   4738]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/10 22:31:03   4743]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/10 22:31:03   4743]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/10 22:31:03   4743]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/10 22:31:03   4743]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/10 22:31:03   4743]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/10 22:31:03   4743]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/10 22:31:11   4751]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/10 22:31:11   4751]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/10 22:31:11   4751]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/10 22:31:11   4751]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/10 22:31:11   4751]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 3 Viols. 0 Wrngs.
[03/10 22:31:11   4751]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/10 22:31:18   4758]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/10 22:31:18   4758]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/10 22:31:18   4758]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/10 22:31:18   4758]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/10 22:31:18   4758]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 1 Viols. 0 Wrngs.
[03/10 22:31:18   4758]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/10 22:31:25   4766]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/10 22:31:25   4766]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/10 22:31:25   4766]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/10 22:31:25   4766]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/10 22:31:25   4766]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 2 Viols. 0 Wrngs.
[03/10 22:31:25   4766] VG: elapsed time: 28.00
[03/10 22:31:25   4766] Begin Summary ...
[03/10 22:31:25   4766]   Cells       : 0
[03/10 22:31:25   4766]   SameNet     : 0
[03/10 22:31:25   4766]   Wiring      : 0
[03/10 22:31:25   4766]   Antenna     : 0
[03/10 22:31:25   4766]   Short       : 6
[03/10 22:31:25   4766]   Overlap     : 0
[03/10 22:31:25   4766] End Summary
[03/10 22:31:25   4766] 
[03/10 22:31:25   4766]   Verification Complete : 6 Viols.  0 Wrngs.
[03/10 22:31:25   4766] 
[03/10 22:31:25   4766] **********End: VERIFY GEOMETRY**********
[03/10 22:31:25   4766]  *** verify geometry (CPU: 0:00:28.0  MEM: 348.8M)
[03/10 22:31:25   4766] 
[03/10 22:31:25   4766] <CMD> verifyConnectivity
[03/10 22:31:25   4766] VERIFY_CONNECTIVITY use new engine.
[03/10 22:31:25   4766] 
[03/10 22:31:25   4766] ******** Start: VERIFY CONNECTIVITY ********
[03/10 22:31:26   4766] Start Time: Mon Mar 10 22:31:26 2025
[03/10 22:31:26   4766] 
[03/10 22:31:26   4766] Design Name: core
[03/10 22:31:26   4766] Database Units: 2000
[03/10 22:31:26   4766] Design Boundary: (0.0000, 0.0000) (458.0000, 455.6000)
[03/10 22:31:26   4766] Error Limit = 1000; Warning Limit = 50
[03/10 22:31:26   4766] Check all nets
[03/10 22:31:26   4766] **** 22:31:26 **** Processed 5000 nets.
[03/10 22:31:26   4766] **** 22:31:26 **** Processed 10000 nets.
[03/10 22:31:26   4766] **** 22:31:26 **** Processed 15000 nets.
[03/10 22:31:27   4767] **** 22:31:27 **** Processed 20000 nets.
[03/10 22:31:27   4767] **** 22:31:27 **** Processed 25000 nets.
[03/10 22:31:27   4767] **** 22:31:27 **** Processed 30000 nets.
[03/10 22:31:28   4768] 
[03/10 22:31:28   4768] Begin Summary 
[03/10 22:31:28   4768]   Found no problems or warnings.
[03/10 22:31:28   4768] End Summary
[03/10 22:31:28   4768] 
[03/10 22:31:28   4768] End Time: Mon Mar 10 22:31:28 2025
[03/10 22:31:28   4768] Time Elapsed: 0:00:03.0
[03/10 22:31:28   4768] 
[03/10 22:31:28   4768] ******** End: VERIFY CONNECTIVITY ********
[03/10 22:31:28   4768]   Verification Complete : 0 Viols.  0 Wrngs.
[03/10 22:31:28   4768]   (CPU Time: 0:00:02.2  MEM: -0.137M)
[03/10 22:31:28   4768] 
[03/10 22:31:28   4768] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/10 22:31:29   4769] <CMD> report_power -outfile core.post_route.power.rpt
[03/10 22:31:29   4769] 
[03/10 22:31:29   4769] Begin Power Analysis
[03/10 22:31:29   4769] 
[03/10 22:31:29   4769]     0.00V	    VSS
[03/10 22:31:29   4769]     0.90V	    VDD
[03/10 22:31:29   4769] Begin Processing Timing Library for Power Calculation
[03/10 22:31:29   4769] 
[03/10 22:31:29   4769] Begin Processing Timing Library for Power Calculation
[03/10 22:31:29   4769] 
[03/10 22:31:29   4769] 
[03/10 22:31:29   4769] 
[03/10 22:31:29   4769] Begin Processing Power Net/Grid for Power Calculation
[03/10 22:31:29   4769] 
[03/10 22:31:29   4769] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1774.35MB/1774.35MB)
[03/10 22:31:29   4769] 
[03/10 22:31:29   4769] Begin Processing Timing Window Data for Power Calculation
[03/10 22:31:29   4769] 
[03/10 22:31:30   4770] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1774.35MB/1774.35MB)
[03/10 22:31:30   4770] 
[03/10 22:31:30   4770] Begin Processing User Attributes
[03/10 22:31:30   4770] 
[03/10 22:31:30   4770] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1774.35MB/1774.35MB)
[03/10 22:31:30   4770] 
[03/10 22:31:30   4770] Begin Processing Signal Activity
[03/10 22:31:30   4770] 
[03/10 22:31:31   4771] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1774.35MB/1774.35MB)
[03/10 22:31:31   4771] 
[03/10 22:31:31   4771] Begin Power Computation
[03/10 22:31:31   4771] 
[03/10 22:31:31   4771]       ----------------------------------------------------------
[03/10 22:31:31   4771]       # of cell(s) missing both power/leakage table: 0
[03/10 22:31:31   4771]       # of cell(s) missing power table: 0
[03/10 22:31:31   4771]       # of cell(s) missing leakage table: 0
[03/10 22:31:31   4771]       # of MSMV cell(s) missing power_level: 0
[03/10 22:31:31   4771]       ----------------------------------------------------------
[03/10 22:31:31   4771] 
[03/10 22:31:31   4771] 
[03/10 22:31:34   4774] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1774.51MB/1774.51MB)
[03/10 22:31:34   4774] 
[03/10 22:31:34   4774] Begin Processing User Attributes
[03/10 22:31:34   4774] 
[03/10 22:31:34   4774] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1774.51MB/1774.51MB)
[03/10 22:31:34   4774] 
[03/10 22:31:34   4774] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1774.51MB/1774.51MB)
[03/10 22:31:34   4774] 
[03/10 22:31:35   4775] <CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
[03/10 22:31:35   4775] Creating directory summaryReport.
[03/10 22:31:35   4775] Start to collect the design information.
[03/10 22:31:35   4775] Build netlist information for Cell core.
[03/10 22:31:35   4775] Finished collecting the design information.
[03/10 22:31:35   4775] Generating standard cells used in the design report.
[03/10 22:31:35   4775] Analyze library ... 
[03/10 22:31:35   4775] Analyze netlist ... 
[03/10 22:31:35   4775] Generate no-driven nets information report.
[03/10 22:31:35   4775] Analyze timing ... 
[03/10 22:31:35   4775] Analyze floorplan/placement ... 
[03/10 22:31:35   4775] Analysis Routing ...
[03/10 22:31:35   4775] Report saved in file core.post_route.summary.rpt.
[03/10 22:31:35   4775] <CMD> streamOut core.gds2
[03/10 22:31:35   4775] Parse map file...
[03/10 22:31:35   4775] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
[03/10 22:31:35   4775] Type 'man IMPOGDS-399' for more detail.
[03/10 22:31:35   4775] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
[03/10 22:31:35   4775] Type 'man IMPOGDS-399' for more detail.
[03/10 22:31:35   4775] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
[03/10 22:31:35   4775] Type 'man IMPOGDS-399' for more detail.
[03/10 22:31:35   4775] Writing GDSII file ...
[03/10 22:31:35   4775] 	****** db unit per micron = 2000 ******
[03/10 22:31:35   4775] 	****** output gds2 file unit per micron = 2000 ******
[03/10 22:31:35   4775] 	****** unit scaling factor = 1 ******
[03/10 22:31:35   4775] Output for instance
[03/10 22:31:35   4775] Output for bump
[03/10 22:31:35   4775] Output for physical terminals
[03/10 22:31:35   4775] Output for logical terminals
[03/10 22:31:35   4775] Output for regular nets
[03/10 22:31:36   4776] Output for special nets and metal fills
[03/10 22:31:36   4776] Output for via structure generation
[03/10 22:31:36   4776] Statistics for GDS generated (version 3)
[03/10 22:31:36   4776] ----------------------------------------
[03/10 22:31:36   4776] Stream Out Layer Mapping Information:
[03/10 22:31:36   4776] GDS Layer Number          GDS Layer Name
[03/10 22:31:36   4776] ----------------------------------------
[03/10 22:31:36   4776]     170                             COMP
[03/10 22:31:36   4776]     171                          DIEAREA
[03/10 22:31:36   4776]     1                                 CO
[03/10 22:31:36   4776]     2                                 CO
[03/10 22:31:36   4776]     5                                 CO
[03/10 22:31:36   4776]     3                                 CO
[03/10 22:31:36   4776]     4                                 CO
[03/10 22:31:36   4776]     6                                 CO
[03/10 22:31:36   4776]     7                                 CO
[03/10 22:31:36   4776]     8                                 M1
[03/10 22:31:36   4776]     9                                 M1
[03/10 22:31:36   4776]     10                                M1
[03/10 22:31:36   4776]     11                                M1
[03/10 22:31:36   4776]     14                                M1
[03/10 22:31:36   4776]     12                                M1
[03/10 22:31:36   4776]     13                                M1
[03/10 22:31:36   4776]     15                                M1
[03/10 22:31:36   4776]     16                                M1
[03/10 22:31:36   4776]     17                                M1
[03/10 22:31:36   4776]     22                              VIA1
[03/10 22:31:36   4776]     23                              VIA1
[03/10 22:31:36   4776]     26                              VIA1
[03/10 22:31:36   4776]     24                              VIA1
[03/10 22:31:36   4776]     25                              VIA1
[03/10 22:31:36   4776]     27                              VIA1
[03/10 22:31:36   4776]     28                              VIA1
[03/10 22:31:36   4776]     29                                M2
[03/10 22:31:36   4776]     30                                M2
[03/10 22:31:36   4776]     31                                M2
[03/10 22:31:36   4776]     32                                M2
[03/10 22:31:36   4776]     35                                M2
[03/10 22:31:36   4776]     33                                M2
[03/10 22:31:36   4776]     34                                M2
[03/10 22:31:36   4776]     36                                M2
[03/10 22:31:36   4776]     37                                M2
[03/10 22:31:36   4776]     38                                M2
[03/10 22:31:36   4776]     43                              VIA2
[03/10 22:31:36   4776]     44                              VIA2
[03/10 22:31:36   4776]     47                              VIA2
[03/10 22:31:36   4776]     45                              VIA2
[03/10 22:31:36   4776]     46                              VIA2
[03/10 22:31:36   4776]     48                              VIA2
[03/10 22:31:36   4776]     49                              VIA2
[03/10 22:31:36   4776]     50                                M3
[03/10 22:31:36   4776]     51                                M3
[03/10 22:31:36   4776]     52                                M3
[03/10 22:31:36   4776]     53                                M3
[03/10 22:31:36   4776]     56                                M3
[03/10 22:31:36   4776]     54                                M3
[03/10 22:31:36   4776]     55                                M3
[03/10 22:31:36   4776]     57                                M3
[03/10 22:31:36   4776]     58                                M3
[03/10 22:31:36   4776]     59                                M3
[03/10 22:31:36   4776]     64                              VIA3
[03/10 22:31:36   4776]     65                              VIA3
[03/10 22:31:36   4776]     68                              VIA3
[03/10 22:31:36   4776]     66                              VIA3
[03/10 22:31:36   4776]     67                              VIA3
[03/10 22:31:36   4776]     69                              VIA3
[03/10 22:31:36   4776]     70                              VIA3
[03/10 22:31:36   4776]     71                                M4
[03/10 22:31:36   4776]     72                                M4
[03/10 22:31:36   4776]     73                                M4
[03/10 22:31:36   4776]     74                                M4
[03/10 22:31:36   4776]     77                                M4
[03/10 22:31:36   4776]     75                                M4
[03/10 22:31:36   4776]     76                                M4
[03/10 22:31:36   4776]     78                                M4
[03/10 22:31:36   4776]     79                                M4
[03/10 22:31:36   4776]     80                                M4
[03/10 22:31:36   4776]     85                              VIA4
[03/10 22:31:36   4776]     86                              VIA4
[03/10 22:31:36   4776]     89                              VIA4
[03/10 22:31:36   4776]     87                              VIA4
[03/10 22:31:36   4776]     88                              VIA4
[03/10 22:31:36   4776]     90                              VIA4
[03/10 22:31:36   4776]     91                              VIA4
[03/10 22:31:36   4776]     92                                M5
[03/10 22:31:36   4776]     93                                M5
[03/10 22:31:36   4776]     94                                M5
[03/10 22:31:36   4776]     95                                M5
[03/10 22:31:36   4776]     98                                M5
[03/10 22:31:36   4776]     96                                M5
[03/10 22:31:36   4776]     97                                M5
[03/10 22:31:36   4776]     99                                M5
[03/10 22:31:36   4776]     100                               M5
[03/10 22:31:36   4776]     101                               M5
[03/10 22:31:36   4776]     106                             VIA5
[03/10 22:31:36   4776]     107                             VIA5
[03/10 22:31:36   4776]     110                             VIA5
[03/10 22:31:36   4776]     108                             VIA5
[03/10 22:31:36   4776]     109                             VIA5
[03/10 22:31:36   4776]     111                             VIA5
[03/10 22:31:36   4776]     112                             VIA5
[03/10 22:31:36   4776]     113                               M6
[03/10 22:31:36   4776]     114                               M6
[03/10 22:31:36   4776]     115                               M6
[03/10 22:31:36   4776]     116                               M6
[03/10 22:31:36   4776]     119                               M6
[03/10 22:31:36   4776]     117                               M6
[03/10 22:31:36   4776]     118                               M6
[03/10 22:31:36   4776]     120                               M6
[03/10 22:31:36   4776]     121                               M6
[03/10 22:31:36   4776]     122                               M6
[03/10 22:31:36   4776]     127                             VIA6
[03/10 22:31:36   4776]     128                             VIA6
[03/10 22:31:36   4776]     131                             VIA6
[03/10 22:31:36   4776]     129                             VIA6
[03/10 22:31:36   4776]     130                             VIA6
[03/10 22:31:36   4776]     132                             VIA6
[03/10 22:31:36   4776]     133                             VIA6
[03/10 22:31:36   4776]     134                               M7
[03/10 22:31:36   4776]     135                               M7
[03/10 22:31:36   4776]     136                               M7
[03/10 22:31:36   4776]     137                               M7
[03/10 22:31:36   4776]     140                               M7
[03/10 22:31:36   4776]     138                               M7
[03/10 22:31:36   4776]     139                               M7
[03/10 22:31:36   4776]     141                               M7
[03/10 22:31:36   4776]     142                               M7
[03/10 22:31:36   4776]     143                               M7
[03/10 22:31:36   4776]     148                             VIA7
[03/10 22:31:36   4776]     149                             VIA7
[03/10 22:31:36   4776]     152                             VIA7
[03/10 22:31:36   4776]     150                             VIA7
[03/10 22:31:36   4776]     151                             VIA7
[03/10 22:31:36   4776]     153                             VIA7
[03/10 22:31:36   4776]     154                             VIA7
[03/10 22:31:36   4776]     155                               M8
[03/10 22:31:36   4776]     156                               M8
[03/10 22:31:36   4776]     157                               M8
[03/10 22:31:36   4776]     158                               M8
[03/10 22:31:36   4776]     161                               M8
[03/10 22:31:36   4776]     159                               M8
[03/10 22:31:36   4776]     160                               M8
[03/10 22:31:36   4776]     162                               M8
[03/10 22:31:36   4776]     163                               M8
[03/10 22:31:36   4776]     164                               M8
[03/10 22:31:36   4776]     18                                M1
[03/10 22:31:36   4776]     19                                M1
[03/10 22:31:36   4776]     20                                M1
[03/10 22:31:36   4776]     21                                M1
[03/10 22:31:36   4776]     39                                M2
[03/10 22:31:36   4776]     40                                M2
[03/10 22:31:36   4776]     41                                M2
[03/10 22:31:36   4776]     42                                M2
[03/10 22:31:36   4776]     60                                M3
[03/10 22:31:36   4776]     61                                M3
[03/10 22:31:36   4776]     62                                M3
[03/10 22:31:36   4776]     63                                M3
[03/10 22:31:36   4776]     81                                M4
[03/10 22:31:36   4776]     82                                M4
[03/10 22:31:36   4776]     83                                M4
[03/10 22:31:36   4776]     84                                M4
[03/10 22:31:36   4776]     102                               M5
[03/10 22:31:36   4776]     103                               M5
[03/10 22:31:36   4776]     104                               M5
[03/10 22:31:36   4776]     105                               M5
[03/10 22:31:36   4776]     123                               M6
[03/10 22:31:36   4776]     124                               M6
[03/10 22:31:36   4776]     125                               M6
[03/10 22:31:36   4776]     126                               M6
[03/10 22:31:36   4776]     144                               M7
[03/10 22:31:36   4776]     145                               M7
[03/10 22:31:36   4776]     146                               M7
[03/10 22:31:36   4776]     147                               M7
[03/10 22:31:36   4776]     165                               M8
[03/10 22:31:36   4776]     166                               M8
[03/10 22:31:36   4776]     167                               M8
[03/10 22:31:36   4776]     168                               M8
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776] Stream Out Information Processed for GDS version 3:
[03/10 22:31:36   4776] Units: 2000 DBU
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776] Object                             Count
[03/10 22:31:36   4776] ----------------------------------------
[03/10 22:31:36   4776] Instances                          56644
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776] Ports/Pins                           402
[03/10 22:31:36   4776]     metal layer M3                   402
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776] Nets                              362891
[03/10 22:31:36   4776]     metal layer M1                  1309
[03/10 22:31:36   4776]     metal layer M2                189763
[03/10 22:31:36   4776]     metal layer M3                117250
[03/10 22:31:36   4776]     metal layer M4                 40420
[03/10 22:31:36   4776]     metal layer M5                  9100
[03/10 22:31:36   4776]     metal layer M6                  1968
[03/10 22:31:36   4776]     metal layer M7                  1992
[03/10 22:31:36   4776]     metal layer M8                  1089
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776]     Via Instances                 236924
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776] Special Nets                         778
[03/10 22:31:36   4776]     metal layer M1                   732
[03/10 22:31:36   4776]     metal layer M2                     3
[03/10 22:31:36   4776]     metal layer M4                    43
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776]     Via Instances                  16796
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776] Metal Fills                            0
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776]     Via Instances                      0
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776] Metal FillOPCs                         0
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776]     Via Instances                      0
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776] Text                               32920
[03/10 22:31:36   4776]     metal layer M1                   552
[03/10 22:31:36   4776]     metal layer M2                 26069
[03/10 22:31:36   4776]     metal layer M3                  5822
[03/10 22:31:36   4776]     metal layer M4                   414
[03/10 22:31:36   4776]     metal layer M5                    38
[03/10 22:31:36   4776]     metal layer M6                     6
[03/10 22:31:36   4776]     metal layer M7                    13
[03/10 22:31:36   4776]     metal layer M8                     6
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776] Blockages                              0
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776] Custom Text                            0
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776] Custom Box                             0
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776] Trim Metal                             0
[03/10 22:31:36   4776] 
[03/10 22:31:36   4776] ######Streamout is finished!
[03/10 22:31:36   4776] <CMD> write_lef_abstract core.lef
[03/10 22:31:36   4776] <CMD> defOut -netlist -routing core.def
[03/10 22:31:36   4776] Writing DEF file 'core.def', current time is Mon Mar 10 22:31:36 2025 ...
[03/10 22:31:36   4776] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/10 22:31:37   4777] DEF file 'core.def' is written, current time is Mon Mar 10 22:31:37 2025 ...
[03/10 22:31:37   4777] <CMD> saveNetlist core.pnr.v
[03/10 22:31:37   4777] Writing Netlist "core.pnr.v" ...
[03/10 22:31:37   4777] <CMD> setAnalysisMode -setup
[03/10 22:31:37   4777] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/10 22:31:37   4777] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/10 22:31:38   4778] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/10 22:31:38   4778] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/10 22:31:38   4778] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 22:31:38   4778] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 22:31:38   4778] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 22:31:38   4778] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 22:31:38   4778] Importing multi-corner RC tables ... 
[03/10 22:31:38   4778] Summary of Active RC-Corners : 
[03/10 22:31:38   4778]  
[03/10 22:31:38   4778]  Analysis View: WC_VIEW
[03/10 22:31:38   4778]     RC-Corner Name        : Cmax
[03/10 22:31:38   4778]     RC-Corner Index       : 0
[03/10 22:31:38   4778]     RC-Corner Temperature : 125 Celsius
[03/10 22:31:38   4778]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/10 22:31:38   4778]     RC-Corner PreRoute Res Factor         : 1
[03/10 22:31:38   4778]     RC-Corner PreRoute Cap Factor         : 1
[03/10 22:31:38   4778]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 22:31:38   4778]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 22:31:38   4778]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 22:31:38   4778]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 22:31:38   4778]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 22:31:38   4778]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 22:31:38   4778]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 22:31:38   4778] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 32523 times net's RC data read were performed.
[03/10 22:31:38   4778] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[03/10 22:31:38   4778] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1895.684M)
[03/10 22:31:38   4778] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:31:38   4778] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1895.684M)
[03/10 22:31:38   4778] *Info: initialize multi-corner CTS.
[03/10 22:31:38   4778] Reading timing constraints file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.mmmcpolAkF/modes/CON/CON.sdc' ...
[03/10 22:31:38   4778] Current (total cpu=1:19:39, real=1:20:01, peak res=1078.2M, current mem=1576.1M)
[03/10 22:31:39   4778] INFO (CTE): Constraints read successfully.
[03/10 22:31:39   4778] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=886.3M, current mem=1585.8M)
[03/10 22:31:39   4778] Current (total cpu=1:19:39, real=1:20:02, peak res=1078.2M, current mem=1585.8M)
[03/10 22:31:39   4778] Summary for sequential cells idenfication: 
[03/10 22:31:39   4778] Identified SBFF number: 199
[03/10 22:31:39   4778] Identified MBFF number: 0
[03/10 22:31:39   4778] Not identified SBFF number: 0
[03/10 22:31:39   4778] Not identified MBFF number: 0
[03/10 22:31:39   4778] Number of sequential cells which are not FFs: 104
[03/10 22:31:39   4778] 
[03/10 22:31:39   4778] Total number of combinational cells: 492
[03/10 22:31:39   4778] Total number of sequential cells: 303
[03/10 22:31:39   4778] Total number of tristate cells: 11
[03/10 22:31:39   4778] Total number of level shifter cells: 0
[03/10 22:31:39   4778] Total number of power gating cells: 0
[03/10 22:31:39   4778] Total number of isolation cells: 0
[03/10 22:31:39   4778] Total number of power switch cells: 0
[03/10 22:31:39   4778] Total number of pulse generator cells: 0
[03/10 22:31:39   4778] Total number of always on buffers: 0
[03/10 22:31:39   4778] Total number of retention cells: 0
[03/10 22:31:39   4778] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/10 22:31:39   4778] Total number of usable buffers: 18
[03/10 22:31:39   4778] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/10 22:31:39   4778] Total number of unusable buffers: 9
[03/10 22:31:39   4778] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/10 22:31:39   4778] Total number of usable inverters: 18
[03/10 22:31:39   4778] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/10 22:31:39   4778] Total number of unusable inverters: 9
[03/10 22:31:39   4778] List of identified usable delay cells:
[03/10 22:31:39   4778] Total number of identified usable delay cells: 0
[03/10 22:31:39   4778] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/10 22:31:39   4778] Total number of identified unusable delay cells: 9
[03/10 22:31:39   4778] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/10 22:31:39   4779] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[03/10 22:31:39   4779] Starting SI iteration 1 using Infinite Timing Windows
[03/10 22:31:39   4779] Begin IPO call back ...
[03/10 22:31:39   4779] End IPO call back ...
[03/10 22:31:39   4779] #################################################################################
[03/10 22:31:39   4779] # Design Stage: PostRoute
[03/10 22:31:39   4779] # Design Name: core
[03/10 22:31:39   4779] # Design Mode: 65nm
[03/10 22:31:39   4779] # Analysis Mode: MMMC OCV 
[03/10 22:31:39   4779] # Parasitics Mode: SPEF/RCDB
[03/10 22:31:39   4779] # Signoff Settings: SI On 
[03/10 22:31:39   4779] #################################################################################
[03/10 22:31:40   4780] Setting infinite Tws ...
[03/10 22:31:40   4780] First Iteration Infinite Tw... 
[03/10 22:31:40   4780] Topological Sorting (CPU = 0:00:00.1, MEM = 1638.6M, InitMEM = 1634.0M)
[03/10 22:31:41   4781] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:31:41   4781] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1646.7M)
[03/10 22:31:49   4789] AAE_INFO-618: Total number of nets in the design is 32781,  99.2 percent of the nets selected for SI analysis
[03/10 22:31:49   4789] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/10 22:31:49   4789] End delay calculation. (MEM=1713.48 CPU=0:00:08.1 REAL=0:00:08.0)
[03/10 22:31:49   4789] Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_TfPlID/.AAE_14172/waveform.data...
[03/10 22:31:49   4789] *** CDM Built up (cpu=0:00:10.2  real=0:00:10.0  mem= 1713.5M) ***
[03/10 22:31:50   4790] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1713.5M)
[03/10 22:31:50   4790] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 22:31:50   4790] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1713.5M)
[03/10 22:31:50   4790] Starting SI iteration 2
[03/10 22:31:54   4794] AAE_INFO-618: Total number of nets in the design is 32781,  8.9 percent of the nets selected for SI analysis
[03/10 22:31:54   4794] End delay calculation. (MEM=1681.47 CPU=0:00:04.1 REAL=0:00:04.0)
[03/10 22:31:54   4794] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1681.5M) ***
[03/10 22:31:55   4795] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/10 22:32:04   4804] <CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
[03/10 22:32:04   4804] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/10 22:32:04   4804] Starting SI iteration 1 using Infinite Timing Windows
[03/10 22:32:04   4804] #################################################################################
[03/10 22:32:04   4804] # Design Stage: PostRoute
[03/10 22:32:04   4804] # Design Name: core
[03/10 22:32:04   4804] # Design Mode: 65nm
[03/10 22:32:04   4804] # Analysis Mode: MMMC OCV 
[03/10 22:32:04   4804] # Parasitics Mode: SPEF/RCDB
[03/10 22:32:04   4804] # Signoff Settings: SI On 
[03/10 22:32:04   4804] #################################################################################
[03/10 22:32:05   4805] Setting infinite Tws ...
[03/10 22:32:05   4805] First Iteration Infinite Tw... 
[03/10 22:32:05   4805] Topological Sorting (CPU = 0:00:00.1, MEM = 1677.4M, InitMEM = 1677.4M)
[03/10 22:32:13   4813] AAE_INFO-618: Total number of nets in the design is 32781,  99.2 percent of the nets selected for SI analysis
[03/10 22:32:13   4813] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/10 22:32:13   4813] End delay calculation. (MEM=1717.48 CPU=0:00:07.9 REAL=0:00:08.0)
[03/10 22:32:13   4813] Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_TfPlID/.AAE_14172/waveform.data...
[03/10 22:32:13   4813] *** CDM Built up (cpu=0:00:09.2  real=0:00:09.0  mem= 1717.5M) ***
[03/10 22:32:14   4814] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1717.5M)
[03/10 22:32:14   4814] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 22:32:14   4814] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1717.5M)
[03/10 22:32:14   4814] Starting SI iteration 2
[03/10 22:32:18   4818] AAE_INFO-618: Total number of nets in the design is 32781,  8.9 percent of the nets selected for SI analysis
[03/10 22:32:18   4818] End delay calculation. (MEM=1685.47 CPU=0:00:04.2 REAL=0:00:04.0)
[03/10 22:32:18   4818] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1685.5M) ***
[03/10 22:32:20   4820] <CMD> setAnalysisMode -hold
[03/10 22:32:20   4820] **WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
[03/10 22:32:20   4820] <CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
[03/10 22:32:20   4820] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/10 22:32:21   4821] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/10 22:32:21   4821] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/10 22:32:21   4821] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 22:32:21   4821] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 22:32:21   4821] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 22:32:21   4821] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 22:32:21   4821] Importing multi-corner RC tables ... 
[03/10 22:32:21   4821] Summary of Active RC-Corners : 
[03/10 22:32:21   4821]  
[03/10 22:32:21   4821]  Analysis View: BC_VIEW
[03/10 22:32:21   4821]     RC-Corner Name        : Cmin
[03/10 22:32:21   4821]     RC-Corner Index       : 0
[03/10 22:32:21   4821]     RC-Corner Temperature : -40 Celsius
[03/10 22:32:21   4821]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/10 22:32:21   4821]     RC-Corner PreRoute Res Factor         : 1
[03/10 22:32:21   4821]     RC-Corner PreRoute Cap Factor         : 1
[03/10 22:32:21   4821]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 22:32:21   4821]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 22:32:21   4821]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 22:32:21   4821]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 22:32:21   4821]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 22:32:21   4821]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 22:32:21   4821]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 22:32:21   4821] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 57479 times net's RC data read were performed.
[03/10 22:32:21   4821] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[03/10 22:32:21   4821] *Info: initialize multi-corner CTS.
[03/10 22:32:21   4821] Reading timing constraints file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.mmmcFtXr8w/modes/CON/CON.sdc' ...
[03/10 22:32:21   4821] Current (total cpu=1:20:22, real=1:20:44, peak res=1078.2M, current mem=1552.0M)
[03/10 22:32:21   4821] INFO (CTE): Constraints read successfully.
[03/10 22:32:21   4821] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=887.2M, current mem=1561.7M)
[03/10 22:32:21   4821] Current (total cpu=1:20:22, real=1:20:44, peak res=1078.2M, current mem=1561.7M)
[03/10 22:32:21   4821] Summary for sequential cells idenfication: 
[03/10 22:32:21   4821] Identified SBFF number: 199
[03/10 22:32:21   4821] Identified MBFF number: 0
[03/10 22:32:21   4821] Not identified SBFF number: 0
[03/10 22:32:21   4821] Not identified MBFF number: 0
[03/10 22:32:21   4821] Number of sequential cells which are not FFs: 104
[03/10 22:32:21   4821] 
[03/10 22:32:22   4821] Total number of combinational cells: 492
[03/10 22:32:22   4821] Total number of sequential cells: 303
[03/10 22:32:22   4821] Total number of tristate cells: 11
[03/10 22:32:22   4821] Total number of level shifter cells: 0
[03/10 22:32:22   4821] Total number of power gating cells: 0
[03/10 22:32:22   4821] Total number of isolation cells: 0
[03/10 22:32:22   4821] Total number of power switch cells: 0
[03/10 22:32:22   4821] Total number of pulse generator cells: 0
[03/10 22:32:22   4821] Total number of always on buffers: 0
[03/10 22:32:22   4821] Total number of retention cells: 0
[03/10 22:32:22   4821] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/10 22:32:22   4821] Total number of usable buffers: 18
[03/10 22:32:22   4821] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/10 22:32:22   4821] Total number of unusable buffers: 9
[03/10 22:32:22   4821] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/10 22:32:22   4821] Total number of usable inverters: 18
[03/10 22:32:22   4821] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/10 22:32:22   4821] Total number of unusable inverters: 9
[03/10 22:32:22   4821] List of identified usable delay cells:
[03/10 22:32:22   4821] Total number of identified usable delay cells: 0
[03/10 22:32:22   4821] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/10 22:32:22   4821] Total number of identified unusable delay cells: 9
[03/10 22:32:22   4821] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/10 22:32:22   4821] <CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
[03/10 22:32:22   4822] Starting SI iteration 1 using Infinite Timing Windows
[03/10 22:32:22   4822] #################################################################################
[03/10 22:32:22   4822] # Design Stage: PostRoute
[03/10 22:32:22   4822] # Design Name: core
[03/10 22:32:22   4822] # Design Mode: 65nm
[03/10 22:32:22   4822] # Analysis Mode: MMMC OCV 
[03/10 22:32:22   4822] # Parasitics Mode: No SPEF/RCDB
[03/10 22:32:22   4822] # Signoff Settings: SI On 
[03/10 22:32:22   4822] #################################################################################
[03/10 22:32:22   4822] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 22:32:22   4822] Extraction called for design 'core' of instances=56644 and nets=32781 using extraction engine 'postRoute' at effort level 'low' .
[03/10 22:32:22   4822] PostRoute (effortLevel low) RC Extraction called for design core.
[03/10 22:32:22   4822] RC Extraction called in multi-corner(1) mode.
[03/10 22:32:22   4822] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 22:32:22   4822] Process corner(s) are loaded.
[03/10 22:32:22   4822]  Corner: Cmin
[03/10 22:32:22   4822] extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
[03/10 22:32:22   4822] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 22:32:22   4822]       RC Corner Indexes            0   
[03/10 22:32:22   4822] Capacitance Scaling Factor   : 1.00000 
[03/10 22:32:22   4822] Coupling Cap. Scaling Factor : 1.00000 
[03/10 22:32:22   4822] Resistance Scaling Factor    : 1.00000 
[03/10 22:32:22   4822] Clock Cap. Scaling Factor    : 1.00000 
[03/10 22:32:22   4822] Clock Res. Scaling Factor    : 1.00000 
[03/10 22:32:22   4822] Shrink Factor                : 1.00000
[03/10 22:32:23   4822] Initializing multi-corner capacitance tables ... 
[03/10 22:32:23   4822] Initializing multi-corner resistance tables ...
[03/10 22:32:23   4823] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1586.4M)
[03/10 22:32:23   4823] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for storing RC.
[03/10 22:32:24   4823] Extracted 10.0004% (CPU Time= 0:00:01.1  MEM= 1659.6M)
[03/10 22:32:24   4824] Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1659.6M)
[03/10 22:32:24   4824] Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1659.6M)
[03/10 22:32:24   4824] Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1659.6M)
[03/10 22:32:24   4824] Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1659.6M)
[03/10 22:32:25   4825] Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1659.6M)
[03/10 22:32:25   4825] Extracted 70.0006% (CPU Time= 0:00:02.6  MEM= 1663.6M)
[03/10 22:32:26   4825] Extracted 80.0004% (CPU Time= 0:00:03.1  MEM= 1663.6M)
[03/10 22:32:27   4827] Extracted 90.0005% (CPU Time= 0:00:04.4  MEM= 1663.6M)
[03/10 22:32:28   4828] Extracted 100% (CPU Time= 0:00:05.2  MEM= 1663.6M)
[03/10 22:32:28   4828] Number of Extracted Resistors     : 600964
[03/10 22:32:28   4828] Number of Extracted Ground Cap.   : 590665
[03/10 22:32:28   4828] Number of Extracted Coupling Cap. : 984492
[03/10 22:32:28   4828] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:32:28   4828] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 22:32:28   4828]  Corner: Cmin
[03/10 22:32:28   4828] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1651.6M)
[03/10 22:32:28   4828] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb_Filter.rcdb.d' for storing RC.
[03/10 22:32:29   4828] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 32523 times net's RC data read were performed.
[03/10 22:32:29   4828] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1651.621M)
[03/10 22:32:29   4828] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:32:29   4828] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1651.621M)
[03/10 22:32:29   4828] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:07.0  MEM: 1651.621M)
[03/10 22:32:30   4829] Setting infinite Tws ...
[03/10 22:32:30   4829] First Iteration Infinite Tw... 
[03/10 22:32:30   4829] Topological Sorting (CPU = 0:00:00.1, MEM = 1651.6M, InitMEM = 1651.6M)
[03/10 22:32:30   4829] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 22:32:30   4829] Initializing multi-corner capacitance tables ... 
[03/10 22:32:30   4830] Initializing multi-corner resistance tables ...
[03/10 22:32:31   4830] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 22:32:31   4830] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1659.7M)
[03/10 22:32:38   4838] AAE_INFO-618: Total number of nets in the design is 32781,  99.2 percent of the nets selected for SI analysis
[03/10 22:32:39   4838] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/10 22:32:39   4838] End delay calculation. (MEM=1716.91 CPU=0:00:07.5 REAL=0:00:08.0)
[03/10 22:32:39   4838] Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_VI9yz0/.AAE_14172/waveform.data...
[03/10 22:32:39   4838] *** CDM Built up (cpu=0:00:16.6  real=0:00:17.0  mem= 1716.9M) ***
[03/10 22:32:40   4839] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1716.9M)
[03/10 22:32:40   4839] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 22:32:40   4839] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1716.9M)
[03/10 22:32:40   4839] Starting SI iteration 2
[03/10 22:32:40   4840] AAE_INFO-618: Total number of nets in the design is 32781,  1.1 percent of the nets selected for SI analysis
[03/10 22:32:40   4840] End delay calculation. (MEM=1684.91 CPU=0:00:00.7 REAL=0:00:00.0)
[03/10 22:32:40   4840] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 1684.9M) ***
[03/10 22:32:41   4841] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/10 22:32:50   4850] <CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
[03/10 22:32:50   4850] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/10 22:32:50   4850] Starting SI iteration 1 using Infinite Timing Windows
[03/10 22:32:50   4850] #################################################################################
[03/10 22:32:50   4850] # Design Stage: PostRoute
[03/10 22:32:50   4850] # Design Name: core
[03/10 22:32:50   4850] # Design Mode: 65nm
[03/10 22:32:50   4850] # Analysis Mode: MMMC OCV 
[03/10 22:32:50   4850] # Parasitics Mode: SPEF/RCDB
[03/10 22:32:50   4850] # Signoff Settings: SI On 
[03/10 22:32:50   4850] #################################################################################
[03/10 22:32:51   4851] Setting infinite Tws ...
[03/10 22:32:51   4851] First Iteration Infinite Tw... 
[03/10 22:32:51   4851] Topological Sorting (CPU = 0:00:00.1, MEM = 1686.4M, InitMEM = 1686.4M)
[03/10 22:32:58   4858] AAE_INFO-618: Total number of nets in the design is 32781,  99.2 percent of the nets selected for SI analysis
[03/10 22:32:59   4858] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/10 22:32:59   4858] End delay calculation. (MEM=1726.45 CPU=0:00:07.1 REAL=0:00:07.0)
[03/10 22:32:59   4858] Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_VI9yz0/.AAE_14172/waveform.data...
[03/10 22:32:59   4858] *** CDM Built up (cpu=0:00:08.5  real=0:00:09.0  mem= 1726.5M) ***
[03/10 22:32:59   4859] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1726.5M)
[03/10 22:32:59   4859] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 22:32:59   4859] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1726.5M)
[03/10 22:32:59   4859] Starting SI iteration 2
[03/10 22:33:00   4860] AAE_INFO-618: Total number of nets in the design is 32781,  1.1 percent of the nets selected for SI analysis
[03/10 22:33:00   4860] End delay calculation. (MEM=1694.45 CPU=0:00:00.7 REAL=0:00:00.0)
[03/10 22:33:00   4860] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 1694.4M) ***
[03/10 22:33:02   4862] invalid command name "expr{(4858%60)}"
[03/10 23:29:27   5412] <CMD> fit
[03/10 23:32:44   5443] <CMD> optDesign -postRoute -drv
[03/10 23:32:44   5443] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/10 23:32:44   5443] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/10 23:32:44   5443] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 23:32:44   5443] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 23:32:44   5443] -setupDynamicPowerViewAsDefaultView false
[03/10 23:32:44   5443]                                            # bool, default=false, private
[03/10 23:32:44   5443] #spOpts: N=65 mergeVia=F 
[03/10 23:32:44   5444] Core basic site is core
[03/10 23:32:44   5444] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 23:32:45   5444] Summary for sequential cells idenfication: 
[03/10 23:32:45   5444] Identified SBFF number: 199
[03/10 23:32:45   5444] Identified MBFF number: 0
[03/10 23:32:45   5444] Not identified SBFF number: 0
[03/10 23:32:45   5444] Not identified MBFF number: 0
[03/10 23:32:45   5444] Number of sequential cells which are not FFs: 104
[03/10 23:32:45   5444] 
[03/10 23:32:45   5444] #spOpts: N=65 mergeVia=F 
[03/10 23:32:45   5445] GigaOpt running with 1 threads.
[03/10 23:32:45   5445] Info: 1 threads available for lower-level modules during optimization.
[03/10 23:32:45   5445] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 23:32:45   5445] 	Cell FILL1_LL, site bcore.
[03/10 23:32:45   5445] 	Cell FILL_NW_HH, site bcore.
[03/10 23:32:45   5445] 	Cell FILL_NW_LL, site bcore.
[03/10 23:32:45   5445] 	Cell GFILL, site gacore.
[03/10 23:32:45   5445] 	Cell GFILL10, site gacore.
[03/10 23:32:45   5445] 	Cell GFILL2, site gacore.
[03/10 23:32:45   5445] 	Cell GFILL3, site gacore.
[03/10 23:32:45   5445] 	Cell GFILL4, site gacore.
[03/10 23:32:45   5445] 	Cell LVLLHCD1, site bcore.
[03/10 23:32:45   5445] 	Cell LVLLHCD2, site bcore.
[03/10 23:32:45   5445] 	Cell LVLLHCD4, site bcore.
[03/10 23:32:45   5445] 	Cell LVLLHCD8, site bcore.
[03/10 23:32:45   5445] 	Cell LVLLHD1, site bcore.
[03/10 23:32:45   5445] 	Cell LVLLHD2, site bcore.
[03/10 23:32:45   5445] 	Cell LVLLHD4, site bcore.
[03/10 23:32:45   5445] 	Cell LVLLHD8, site bcore.
[03/10 23:32:45   5445] .
[03/10 23:32:46   5446] Effort level <high> specified for reg2reg path_group
[03/10 23:32:47   5446] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1804.5M, totSessionCpu=1:30:46 **
[03/10 23:32:47   5446] *** Changing analysis mode to setup ***
[03/10 23:32:47   5446] #Created 847 library cell signatures
[03/10 23:32:47   5446] #Created 32781 NETS and 0 SPECIALNETS signatures
[03/10 23:32:47   5446] #Created 56645 instance signatures
[03/10 23:32:47   5446] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.02 (MB), peak = 1775.39 (MB)
[03/10 23:32:47   5446] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.17 (MB), peak = 1775.39 (MB)
[03/10 23:32:47   5446] #spOpts: N=65 
[03/10 23:32:47   5447] Begin checking placement ... (start mem=1793.0M, init mem=1793.0M)
[03/10 23:32:47   5447] *info: Placed = 56644          (Fixed = 78)
[03/10 23:32:47   5447] *info: Unplaced = 0           
[03/10 23:32:47   5447] Placement Density:98.75%(188417/190793)
[03/10 23:32:47   5447] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1793.0M)
[03/10 23:32:47   5447]  Initial DC engine is -> aae
[03/10 23:32:47   5447]  
[03/10 23:32:47   5447]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/10 23:32:47   5447]  
[03/10 23:32:47   5447]  
[03/10 23:32:47   5447]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/10 23:32:47   5447]  
[03/10 23:32:47   5447] Reset EOS DB
[03/10 23:32:47   5447] Ignoring AAE DB Resetting ...
[03/10 23:32:47   5447]  Set Options for AAE Based Opt flow 
[03/10 23:32:47   5447] *** optDesign -postRoute ***
[03/10 23:32:47   5447] DRC Margin: user margin 0.0; extra margin 0
[03/10 23:32:47   5447] Setup Target Slack: user slack 0
[03/10 23:32:47   5447] Hold Target Slack: user slack 0
[03/10 23:32:47   5447] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/10 23:32:48   5447] ** INFO : this run is activating 'postRoute' automaton
[03/10 23:32:48   5447] 
[03/10 23:32:48   5447] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (BC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/10 23:32:48   5447] 
[03/10 23:32:48   5447] Type 'man IMPOPT-3663' for more detail.
[03/10 23:32:48   5447] 
[03/10 23:32:48   5447] Power view               = BC_VIEW
[03/10 23:32:48   5447] Number of VT partitions  = 1
[03/10 23:32:48   5447] Standard cells in design = 811
[03/10 23:32:48   5447] Instances in design      = 30524
[03/10 23:32:48   5447] 
[03/10 23:32:48   5447] Instance distribution across the VT partitions:
[03/10 23:32:48   5447] 
[03/10 23:32:48   5447]  LVT : inst = 14188 (46.5%), cells = 335 (41%)
[03/10 23:32:48   5447]    Lib tcbn65gplusbc        : inst = 14188 (46.5%)
[03/10 23:32:48   5447] 
[03/10 23:32:48   5447]  HVT : inst = 16336 (53.5%), cells = 457 (56%)
[03/10 23:32:48   5447]    Lib tcbn65gplusbc        : inst = 16336 (53.5%)
[03/10 23:32:48   5447] 
[03/10 23:32:48   5447] Reporting took 0 sec
[03/10 23:32:48   5447] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 57461 times net's RC data read were performed.
[03/10 23:32:48   5447] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 23:32:48   5447] Extraction called for design 'core' of instances=56644 and nets=32781 using extraction engine 'postRoute' at effort level 'low' .
[03/10 23:32:48   5447] PostRoute (effortLevel low) RC Extraction called for design core.
[03/10 23:32:48   5447] RC Extraction called in multi-corner(1) mode.
[03/10 23:32:48   5447] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 23:32:48   5447] Process corner(s) are loaded.
[03/10 23:32:48   5447]  Corner: Cmin
[03/10 23:32:48   5447] extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
[03/10 23:32:48   5447] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 23:32:48   5447]       RC Corner Indexes            0   
[03/10 23:32:48   5447] Capacitance Scaling Factor   : 1.00000 
[03/10 23:32:48   5447] Coupling Cap. Scaling Factor : 1.00000 
[03/10 23:32:48   5447] Resistance Scaling Factor    : 1.00000 
[03/10 23:32:48   5447] Clock Cap. Scaling Factor    : 1.00000 
[03/10 23:32:48   5447] Clock Res. Scaling Factor    : 1.00000 
[03/10 23:32:48   5447] Shrink Factor                : 1.00000
[03/10 23:32:48   5448] Initializing multi-corner capacitance tables ... 
[03/10 23:32:48   5448] Initializing multi-corner resistance tables ...
[03/10 23:32:49   5448] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1791.0M)
[03/10 23:32:49   5448] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for storing RC.
[03/10 23:32:49   5449] Extracted 10.0004% (CPU Time= 0:00:01.1  MEM= 1852.3M)
[03/10 23:32:50   5449] Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1852.3M)
[03/10 23:32:50   5449] Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1852.3M)
[03/10 23:32:50   5449] Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1852.3M)
[03/10 23:32:50   5450] Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1852.3M)
[03/10 23:32:51   5450] Extracted 60.0004% (CPU Time= 0:00:02.3  MEM= 1852.3M)
[03/10 23:32:51   5450] Extracted 70.0006% (CPU Time= 0:00:02.7  MEM= 1856.3M)
[03/10 23:32:52   5451] Extracted 80.0004% (CPU Time= 0:00:03.2  MEM= 1856.3M)
[03/10 23:32:53   5452] Extracted 90.0005% (CPU Time= 0:00:04.5  MEM= 1856.3M)
[03/10 23:32:54   5453] Extracted 100% (CPU Time= 0:00:05.3  MEM= 1856.3M)
[03/10 23:32:54   5453] Number of Extracted Resistors     : 600964
[03/10 23:32:54   5453] Number of Extracted Ground Cap.   : 590665
[03/10 23:32:54   5453] Number of Extracted Coupling Cap. : 984492
[03/10 23:32:54   5453] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 23:32:54   5453] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 23:32:54   5453]  Corner: Cmin
[03/10 23:32:54   5453] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1832.3M)
[03/10 23:32:54   5453] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb_Filter.rcdb.d' for storing RC.
[03/10 23:32:54   5454] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 32523 times net's RC data read were performed.
[03/10 23:32:54   5454] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1832.262M)
[03/10 23:32:54   5454] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 23:32:54   5454] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1832.262M)
[03/10 23:32:54   5454] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:06.0  MEM: 1832.262M)
[03/10 23:32:54   5454] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 23:32:54   5454] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1832.3M)
[03/10 23:32:55   5454] Initializing multi-corner capacitance tables ... 
[03/10 23:32:55   5454] Initializing multi-corner resistance tables ...
[03/10 23:32:55   5454] Starting SI iteration 1 using Infinite Timing Windows
[03/10 23:32:55   5454] #################################################################################
[03/10 23:32:55   5454] # Design Stage: PostRoute
[03/10 23:32:55   5454] # Design Name: core
[03/10 23:32:55   5454] # Design Mode: 65nm
[03/10 23:32:55   5454] # Analysis Mode: MMMC OCV 
[03/10 23:32:55   5454] # Parasitics Mode: SPEF/RCDB
[03/10 23:32:55   5454] # Signoff Settings: SI On 
[03/10 23:32:55   5454] #################################################################################
[03/10 23:32:56   5455] AAE_INFO: 1 threads acquired from CTE.
[03/10 23:32:56   5455] Setting infinite Tws ...
[03/10 23:32:56   5455] First Iteration Infinite Tw... 
[03/10 23:32:56   5455] Calculate early delays in OCV mode...
[03/10 23:32:56   5455] Calculate late delays in OCV mode...
[03/10 23:32:56   5455] Topological Sorting (CPU = 0:00:00.1, MEM = 1836.9M, InitMEM = 1832.3M)
[03/10 23:32:56   5455] *** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
[03/10 23:33:04   5463] AAE_INFO-618: Total number of nets in the design is 32781,  99.2 percent of the nets selected for SI analysis
[03/10 23:33:04   5463] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 23:33:04   5463] End delay calculation. (MEM=1920.25 CPU=0:00:07.5 REAL=0:00:08.0)
[03/10 23:33:04   5463] Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_VI9yz0/.AAE_14172/waveform.data...
[03/10 23:33:04   5463] *** CDM Built up (cpu=0:00:09.1  real=0:00:09.0  mem= 1920.2M) ***
[03/10 23:33:05   5464] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1920.2M)
[03/10 23:33:05   5464] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 23:33:05   5464] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1920.2M)
[03/10 23:33:05   5464] Starting SI iteration 2
[03/10 23:33:05   5464] AAE_INFO: 1 threads acquired from CTE.
[03/10 23:33:05   5464] Calculate early delays in OCV mode...
[03/10 23:33:05   5464] Calculate late delays in OCV mode...
[03/10 23:33:05   5465] AAE_INFO-618: Total number of nets in the design is 32781,  0.0 percent of the nets selected for SI analysis
[03/10 23:33:05   5465] End delay calculation. (MEM=1896.29 CPU=0:00:00.2 REAL=0:00:00.0)
[03/10 23:33:05   5465] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1896.3M) ***
[03/10 23:33:07   5466] *** Done Building Timing Graph (cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=1:31:06 mem=1896.3M)
[03/10 23:33:07   5466] ** Profile ** Start :  cpu=0:00:00.0, mem=1896.3M
[03/10 23:33:07   5466] ** Profile ** Other data :  cpu=0:00:00.1, mem=1896.3M
[03/10 23:33:07   5466] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1896.3M
[03/10 23:33:08   5468] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1896.3M
[03/10 23:33:08   5468] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.196  |  0.441  |  0.196  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.833%
       (98.755% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1896.3M
[03/10 23:33:08   5468] **optDesign ... cpu = 0:00:22, real = 0:00:21, mem = 1799.6M, totSessionCpu=1:31:08 **
[03/10 23:33:08   5468] Setting latch borrow mode to budget during optimization.
[03/10 23:33:10   5469] Glitch fixing enabled
[03/10 23:33:10   5469] Leakage Power Opt: re-selecting buf/inv list 
[03/10 23:33:10   5469] Summary for sequential cells idenfication: 
[03/10 23:33:10   5469] Identified SBFF number: 199
[03/10 23:33:10   5469] Identified MBFF number: 0
[03/10 23:33:10   5469] Not identified SBFF number: 0
[03/10 23:33:10   5469] Not identified MBFF number: 0
[03/10 23:33:10   5469] Number of sequential cells which are not FFs: 104
[03/10 23:33:10   5469] 
[03/10 23:33:10   5469] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 23:33:10   5469] optDesignOneStep: Leakage Power Flow
[03/10 23:33:10   5469] **INFO: Num dontuse cells 97, Num usable cells 843
[03/10 23:33:10   5469] **INFO: Start fixing DRV (Mem = 1858.36M) ...
[03/10 23:33:10   5469] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/10 23:33:10   5469] **INFO: Start fixing DRV iteration 1 ...
[03/10 23:33:10   5469] Begin: GigaOpt DRV Optimization
[03/10 23:33:10   5469] Glitch fixing enabled
[03/10 23:33:10   5469] Info: 260 clock nets excluded from IPO operation.
[03/10 23:33:10   5469] Summary for sequential cells idenfication: 
[03/10 23:33:10   5469] Identified SBFF number: 199
[03/10 23:33:10   5469] Identified MBFF number: 0
[03/10 23:33:10   5469] Not identified SBFF number: 0
[03/10 23:33:10   5469] Not identified MBFF number: 0
[03/10 23:33:10   5469] Number of sequential cells which are not FFs: 104
[03/10 23:33:10   5469] 
[03/10 23:33:10   5469] DRV pessimism of 5.00% is used.
[03/10 23:33:10   5469] PhyDesignGrid: maxLocalDensity 0.96
[03/10 23:33:10   5469] #spOpts: N=65 mergeVia=F 
[03/10 23:33:13   5473] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 23:33:13   5473] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/10 23:33:13   5473] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 23:33:13   5473] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/10 23:33:13   5473] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 23:33:13   5473] DEBUG: @coeDRVCandCache::init.
[03/10 23:33:14   5473] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 23:33:14   5473] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.20 |          0|          0|          0|  98.75  |            |           |
[03/10 23:33:14   5473] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 23:33:14   5474] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.20 |          0|          0|          0|  98.75  |   0:00:00.0|    2081.0M|
[03/10 23:33:14   5474] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 23:33:14   5474] **** Begin NDR-Layer Usage Statistics ****
[03/10 23:33:14   5474] Layer 3 has 260 constrained nets 
[03/10 23:33:14   5474] Layer 7 has 255 constrained nets 
[03/10 23:33:14   5474] **** End NDR-Layer Usage Statistics ****
[03/10 23:33:14   5474] 
[03/10 23:33:14   5474] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2081.0M) ***
[03/10 23:33:14   5474] 
[03/10 23:33:14   5474] Begin: glitch net info
[03/10 23:33:15   5474] glitch slack range: number of glitch nets
[03/10 23:33:15   5474] glitch slack < -0.32 : 0
[03/10 23:33:15   5474] -0.32 < glitch slack < -0.28 : 0
[03/10 23:33:15   5474] -0.28 < glitch slack < -0.24 : 0
[03/10 23:33:15   5474] -0.24 < glitch slack < -0.2 : 0
[03/10 23:33:15   5474] -0.2 < glitch slack < -0.16 : 0
[03/10 23:33:15   5474] -0.16 < glitch slack < -0.12 : 0
[03/10 23:33:15   5474] -0.12 < glitch slack < -0.08 : 0
[03/10 23:33:15   5474] -0.08 < glitch slack < -0.04 : 0
[03/10 23:33:15   5474] -0.04 < glitch slack : 0
[03/10 23:33:15   5474] End: glitch net info
[03/10 23:33:15   5474] DEBUG: @coeDRVCandCache::cleanup.
[03/10 23:33:15   5474] drv optimizer changes nothing and skips refinePlace
[03/10 23:33:15   5474] End: GigaOpt DRV Optimization
[03/10 23:33:15   5474] **optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1948.4M, totSessionCpu=1:31:15 **
[03/10 23:33:15   5474] *info:
[03/10 23:33:15   5474] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1948.39M).
[03/10 23:33:15   5474] Leakage Power Opt: resetting the buf/inv selection
[03/10 23:33:15   5474] ** Profile ** Start :  cpu=0:00:00.0, mem=1948.4M
[03/10 23:33:15   5474] ** Profile ** Other data :  cpu=0:00:00.1, mem=1948.4M
[03/10 23:33:15   5474] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1956.4M
[03/10 23:33:16   5476] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1956.4M
[03/10 23:33:16   5476] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1948.4M)                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.196  |  0.441  |  0.196  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.833%
       (98.755% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1956.4M
[03/10 23:33:16   5476] **optDesign ... cpu = 0:00:30, real = 0:00:29, mem = 1948.4M, totSessionCpu=1:31:16 **
[03/10 23:33:17   5476]   Timing Snapshot: (REF)
[03/10 23:33:17   5476]      Weighted WNS: 0.000
[03/10 23:33:17   5476]       All  PG WNS: 0.000
[03/10 23:33:17   5476]       High PG WNS: 0.000
[03/10 23:33:17   5476]       All  PG TNS: 0.000
[03/10 23:33:17   5476]       High PG TNS: 0.000
[03/10 23:33:17   5476]          Tran DRV: 0
[03/10 23:33:17   5476]           Cap DRV: 0
[03/10 23:33:17   5476]        Fanout DRV: 0
[03/10 23:33:17   5476]            Glitch: 0
[03/10 23:33:17   5476]   Timing Snapshot: (REF)
[03/10 23:33:17   5476]      Weighted WNS: 0.000
[03/10 23:33:17   5476]       All  PG WNS: 0.000
[03/10 23:33:17   5476]       High PG WNS: 0.000
[03/10 23:33:17   5476]       All  PG TNS: 0.000
[03/10 23:33:17   5476]       High PG TNS: 0.000
[03/10 23:33:17   5476]          Tran DRV: 0
[03/10 23:33:17   5476]           Cap DRV: 0
[03/10 23:33:17   5476]        Fanout DRV: 0
[03/10 23:33:17   5476]            Glitch: 0
[03/10 23:33:17   5476]    Category Slack: { [L, 0.196] [H, 0.441] }
[03/10 23:33:17   5476] 
[03/10 23:33:17   5476] ** Profile ** Start :  cpu=0:00:00.0, mem=1938.9M
[03/10 23:33:17   5476] ** Profile ** Other data :  cpu=0:00:00.1, mem=1938.9M
[03/10 23:33:17   5477] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1938.9M
[03/10 23:33:18   5478] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1938.9M
[03/10 23:33:18   5478] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.196  |  0.441  |  0.196  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.833%
       (98.755% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1938.9M
[03/10 23:33:18   5478] **optDesign ... cpu = 0:00:32, real = 0:00:31, mem = 1881.6M, totSessionCpu=1:31:18 **
[03/10 23:33:18   5478] -routeWithEco false                      # bool, default=false
[03/10 23:33:18   5478] -routeWithEco true                       # bool, default=false, user setting
[03/10 23:33:18   5478] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/10 23:33:18   5478] -routeWithTimingDriven true              # bool, default=false, user setting
[03/10 23:33:18   5478] -routeWithTimingDriven false             # bool, default=false, user setting
[03/10 23:33:18   5478] -routeWithSiDriven true                  # bool, default=false, user setting
[03/10 23:33:18   5478] -routeWithSiDriven false                 # bool, default=false, user setting
[03/10 23:33:18   5478] 
[03/10 23:33:18   5478] globalDetailRoute
[03/10 23:33:18   5478] 
[03/10 23:33:18   5478] #setNanoRouteMode -drouteAutoStop true
[03/10 23:33:18   5478] #setNanoRouteMode -drouteFixAntenna true
[03/10 23:33:18   5478] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/10 23:33:18   5478] #setNanoRouteMode -routeSelectedNetOnly false
[03/10 23:33:18   5478] #setNanoRouteMode -routeWithEco true
[03/10 23:33:18   5478] #setNanoRouteMode -routeWithSiDriven false
[03/10 23:33:18   5478] #setNanoRouteMode -routeWithTimingDriven false
[03/10 23:33:18   5478] #Start globalDetailRoute on Mon Mar 10 23:33:18 2025
[03/10 23:33:18   5478] #
[03/10 23:33:18   5478] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 32523 times net's RC data read were performed.
[03/10 23:33:19   5479] ### Net info: total nets: 32781
[03/10 23:33:19   5479] ### Net info: dirty nets: 0
[03/10 23:33:19   5479] ### Net info: marked as disconnected nets: 0
[03/10 23:33:20   5480] ### Net info: fully routed nets: 32523
[03/10 23:33:20   5480] ### Net info: trivial (single pin) nets: 0
[03/10 23:33:20   5480] ### Net info: unrouted nets: 258
[03/10 23:33:20   5480] ### Net info: re-extraction nets: 0
[03/10 23:33:20   5480] ### Net info: ignored nets: 0
[03/10 23:33:20   5480] ### Net info: skip routing nets: 0
[03/10 23:33:20   5480] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 23:33:20   5480] #Loading the last recorded routing design signature
[03/10 23:33:21   5481] #No placement changes detected since last routing
[03/10 23:33:21   5481] #Start routing data preparation.
[03/10 23:33:21   5481] #Minimum voltage of a net in the design = 0.000.
[03/10 23:33:21   5481] #Maximum voltage of a net in the design = 1.100.
[03/10 23:33:21   5481] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 23:33:21   5481] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 23:33:21   5481] #Voltage range [0.000 - 1.100] has 32779 nets.
[03/10 23:33:22   5481] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 23:33:22   5481] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 23:33:22   5481] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 23:33:22   5481] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 23:33:22   5481] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 23:33:22   5481] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 23:33:22   5481] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 23:33:22   5481] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 23:33:23   5483] #975/32523 = 2% of signal nets have been set as priority nets
[03/10 23:33:23   5483] #Regenerating Ggrids automatically.
[03/10 23:33:23   5483] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 23:33:23   5483] #Using automatically generated G-grids.
[03/10 23:33:23   5483] #Done routing data preparation.
[03/10 23:33:23   5483] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1501.52 (MB), peak = 1775.39 (MB)
[03/10 23:33:23   5483] #Merging special wires...
[03/10 23:33:23   5483] #Found 0 nets for post-route si or timing fixing.
[03/10 23:33:23   5483] #WARNING (NRGR-22) Design is already detail routed.
[03/10 23:33:24   5483] #Cpu time = 00:00:03
[03/10 23:33:24   5483] #Elapsed time = 00:00:03
[03/10 23:33:24   5483] #Increased memory = -1.14 (MB)
[03/10 23:33:24   5483] #Total memory = 1501.52 (MB)
[03/10 23:33:24   5483] #Peak memory = 1775.39 (MB)
[03/10 23:33:25   5484] #
[03/10 23:33:25   5484] #Start Detail Routing..
[03/10 23:33:25   5484] #start initial detail routing ...
[03/10 23:33:25   5485] #    number of violations = 6
[03/10 23:33:25   5485] #
[03/10 23:33:25   5485] #    By Layer and Type :
[03/10 23:33:25   5485] #	          SpacV   Totals
[03/10 23:33:25   5485] #	M1            6        6
[03/10 23:33:25   5485] #	Totals        6        6
[03/10 23:33:25   5485] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.35 (MB), peak = 1775.39 (MB)
[03/10 23:33:25   5485] #start 1st optimization iteration ...
[03/10 23:33:26   5485] #    number of violations = 3
[03/10 23:33:26   5485] #
[03/10 23:33:26   5485] #    By Layer and Type :
[03/10 23:33:26   5485] #	          Short   Totals
[03/10 23:33:26   5485] #	M1            0        0
[03/10 23:33:26   5485] #	M2            3        3
[03/10 23:33:26   5485] #	Totals        3        3
[03/10 23:33:26   5485] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1517.34 (MB), peak = 1775.39 (MB)
[03/10 23:33:26   5485] #start 2nd optimization iteration ...
[03/10 23:33:26   5486] #    number of violations = 0
[03/10 23:33:26   5486] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.71 (MB), peak = 1775.39 (MB)
[03/10 23:33:26   5486] #Complete Detail Routing.
[03/10 23:33:26   5486] #Total number of nets with non-default rule or having extra spacing = 271
[03/10 23:33:26   5486] #Total wire length = 646224 um.
[03/10 23:33:26   5486] #Total half perimeter of net bounding box = 562423 um.
[03/10 23:33:26   5486] #Total wire length on LAYER M1 = 620 um.
[03/10 23:33:26   5486] #Total wire length on LAYER M2 = 160871 um.
[03/10 23:33:26   5486] #Total wire length on LAYER M3 = 223433 um.
[03/10 23:33:26   5486] #Total wire length on LAYER M4 = 150294 um.
[03/10 23:33:26   5486] #Total wire length on LAYER M5 = 67009 um.
[03/10 23:33:26   5486] #Total wire length on LAYER M6 = 12257 um.
[03/10 23:33:26   5486] #Total wire length on LAYER M7 = 12835 um.
[03/10 23:33:26   5486] #Total wire length on LAYER M8 = 18906 um.
[03/10 23:33:26   5486] #Total number of vias = 236934
[03/10 23:33:26   5486] #Total number of multi-cut vias = 166216 ( 70.2%)
[03/10 23:33:26   5486] #Total number of single cut vias = 70718 ( 29.8%)
[03/10 23:33:26   5486] #Up-Via Summary (total 236934):
[03/10 23:33:26   5486] #                   single-cut          multi-cut      Total
[03/10 23:33:26   5486] #-----------------------------------------------------------
[03/10 23:33:26   5486] #  Metal 1       68855 ( 64.3%)     38270 ( 35.7%)     107125
[03/10 23:33:26   5486] #  Metal 2        1618 (  1.7%)     93325 ( 98.3%)      94943
[03/10 23:33:26   5486] #  Metal 3         121 (  0.5%)     24187 ( 99.5%)      24308
[03/10 23:33:26   5486] #  Metal 4          31 (  0.5%)      6496 ( 99.5%)       6527
[03/10 23:33:26   5486] #  Metal 5           3 (  0.2%)      1839 ( 99.8%)       1842
[03/10 23:33:26   5486] #  Metal 6          31 (  2.5%)      1194 ( 97.5%)       1225
[03/10 23:33:26   5486] #  Metal 7          59 (  6.1%)       905 ( 93.9%)        964
[03/10 23:33:26   5486] #-----------------------------------------------------------
[03/10 23:33:27   5486] #                70718 ( 29.8%)    166216 ( 70.2%)     236934 
[03/10 23:33:27   5486] #
[03/10 23:33:27   5486] #Total number of DRC violations = 0
[03/10 23:33:27   5486] #Cpu time = 00:00:03
[03/10 23:33:27   5486] #Elapsed time = 00:00:03
[03/10 23:33:27   5486] #Increased memory = 6.21 (MB)
[03/10 23:33:27   5486] #Total memory = 1507.73 (MB)
[03/10 23:33:27   5486] #Peak memory = 1775.39 (MB)
[03/10 23:33:27   5486] #
[03/10 23:33:27   5486] #start routing for process antenna violation fix ...
[03/10 23:33:28   5487] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1509.59 (MB), peak = 1775.39 (MB)
[03/10 23:33:28   5487] #
[03/10 23:33:28   5487] #Total number of nets with non-default rule or having extra spacing = 271
[03/10 23:33:28   5487] #Total wire length = 646224 um.
[03/10 23:33:28   5487] #Total half perimeter of net bounding box = 562423 um.
[03/10 23:33:28   5487] #Total wire length on LAYER M1 = 620 um.
[03/10 23:33:28   5487] #Total wire length on LAYER M2 = 160871 um.
[03/10 23:33:28   5487] #Total wire length on LAYER M3 = 223433 um.
[03/10 23:33:28   5487] #Total wire length on LAYER M4 = 150294 um.
[03/10 23:33:28   5487] #Total wire length on LAYER M5 = 67009 um.
[03/10 23:33:28   5487] #Total wire length on LAYER M6 = 12257 um.
[03/10 23:33:28   5487] #Total wire length on LAYER M7 = 12835 um.
[03/10 23:33:28   5487] #Total wire length on LAYER M8 = 18906 um.
[03/10 23:33:28   5487] #Total number of vias = 236934
[03/10 23:33:28   5487] #Total number of multi-cut vias = 166216 ( 70.2%)
[03/10 23:33:28   5487] #Total number of single cut vias = 70718 ( 29.8%)
[03/10 23:33:28   5487] #Up-Via Summary (total 236934):
[03/10 23:33:28   5487] #                   single-cut          multi-cut      Total
[03/10 23:33:28   5487] #-----------------------------------------------------------
[03/10 23:33:28   5487] #  Metal 1       68855 ( 64.3%)     38270 ( 35.7%)     107125
[03/10 23:33:28   5487] #  Metal 2        1618 (  1.7%)     93325 ( 98.3%)      94943
[03/10 23:33:28   5487] #  Metal 3         121 (  0.5%)     24187 ( 99.5%)      24308
[03/10 23:33:28   5487] #  Metal 4          31 (  0.5%)      6496 ( 99.5%)       6527
[03/10 23:33:28   5487] #  Metal 5           3 (  0.2%)      1839 ( 99.8%)       1842
[03/10 23:33:28   5487] #  Metal 6          31 (  2.5%)      1194 ( 97.5%)       1225
[03/10 23:33:28   5487] #  Metal 7          59 (  6.1%)       905 ( 93.9%)        964
[03/10 23:33:28   5487] #-----------------------------------------------------------
[03/10 23:33:28   5487] #                70718 ( 29.8%)    166216 ( 70.2%)     236934 
[03/10 23:33:28   5487] #
[03/10 23:33:28   5487] #Total number of DRC violations = 0
[03/10 23:33:28   5487] #Total number of net violated process antenna rule = 0
[03/10 23:33:28   5487] #
[03/10 23:33:30   5490] #
[03/10 23:33:30   5490] #Start Post Route via swapping..
[03/10 23:33:30   5490] #0.26% of area are rerouted by ECO routing.
[03/10 23:33:30   5490] #    number of violations = 0
[03/10 23:33:30   5490] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1521.32 (MB), peak = 1775.39 (MB)
[03/10 23:33:31   5491] #    number of violations = 0
[03/10 23:33:31   5491] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1521.43 (MB), peak = 1775.39 (MB)
[03/10 23:33:31   5491] #CELL_VIEW core,init has no DRC violation.
[03/10 23:33:31   5491] #Total number of DRC violations = 0
[03/10 23:33:31   5491] #Total number of net violated process antenna rule = 0
[03/10 23:33:31   5491] #Post Route via swapping is done.
[03/10 23:33:31   5491] #Total number of nets with non-default rule or having extra spacing = 271
[03/10 23:33:31   5491] #Total wire length = 646224 um.
[03/10 23:33:31   5491] #Total half perimeter of net bounding box = 562423 um.
[03/10 23:33:31   5491] #Total wire length on LAYER M1 = 620 um.
[03/10 23:33:31   5491] #Total wire length on LAYER M2 = 160871 um.
[03/10 23:33:31   5491] #Total wire length on LAYER M3 = 223433 um.
[03/10 23:33:31   5491] #Total wire length on LAYER M4 = 150294 um.
[03/10 23:33:31   5491] #Total wire length on LAYER M5 = 67009 um.
[03/10 23:33:31   5491] #Total wire length on LAYER M6 = 12257 um.
[03/10 23:33:31   5491] #Total wire length on LAYER M7 = 12835 um.
[03/10 23:33:31   5491] #Total wire length on LAYER M8 = 18906 um.
[03/10 23:33:31   5491] #Total number of vias = 236934
[03/10 23:33:31   5491] #Total number of multi-cut vias = 166236 ( 70.2%)
[03/10 23:33:31   5491] #Total number of single cut vias = 70698 ( 29.8%)
[03/10 23:33:31   5491] #Up-Via Summary (total 236934):
[03/10 23:33:31   5491] #                   single-cut          multi-cut      Total
[03/10 23:33:31   5491] #-----------------------------------------------------------
[03/10 23:33:31   5491] #  Metal 1       68847 ( 64.3%)     38278 ( 35.7%)     107125
[03/10 23:33:31   5491] #  Metal 2        1615 (  1.7%)     93328 ( 98.3%)      94943
[03/10 23:33:31   5491] #  Metal 3         114 (  0.5%)     24194 ( 99.5%)      24308
[03/10 23:33:31   5491] #  Metal 4          29 (  0.4%)      6498 ( 99.6%)       6527
[03/10 23:33:31   5491] #  Metal 5           3 (  0.2%)      1839 ( 99.8%)       1842
[03/10 23:33:31   5491] #  Metal 6          31 (  2.5%)      1194 ( 97.5%)       1225
[03/10 23:33:31   5491] #  Metal 7          59 (  6.1%)       905 ( 93.9%)        964
[03/10 23:33:31   5491] #-----------------------------------------------------------
[03/10 23:33:31   5491] #                70698 ( 29.8%)    166236 ( 70.2%)     236934 
[03/10 23:33:31   5491] #
[03/10 23:33:31   5491] #detailRoute Statistics:
[03/10 23:33:31   5491] #Cpu time = 00:00:08
[03/10 23:33:31   5491] #Elapsed time = 00:00:08
[03/10 23:33:31   5491] #Increased memory = 18.18 (MB)
[03/10 23:33:31   5491] #Total memory = 1519.70 (MB)
[03/10 23:33:31   5491] #Peak memory = 1775.39 (MB)
[03/10 23:33:31   5491] #Updating routing design signature
[03/10 23:33:31   5491] #Created 847 library cell signatures
[03/10 23:33:31   5491] #Created 32781 NETS and 0 SPECIALNETS signatures
[03/10 23:33:31   5491] #Created 56645 instance signatures
[03/10 23:33:31   5491] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1524.31 (MB), peak = 1775.39 (MB)
[03/10 23:33:32   5491] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1524.57 (MB), peak = 1775.39 (MB)
[03/10 23:33:33   5492] #
[03/10 23:33:33   5492] #globalDetailRoute statistics:
[03/10 23:33:33   5492] #Cpu time = 00:00:14
[03/10 23:33:33   5492] #Elapsed time = 00:00:14
[03/10 23:33:33   5492] #Increased memory = -51.49 (MB)
[03/10 23:33:33   5492] #Total memory = 1476.80 (MB)
[03/10 23:33:33   5492] #Peak memory = 1775.39 (MB)
[03/10 23:33:33   5492] #Number of warnings = 1
[03/10 23:33:33   5492] #Total number of warnings = 221
[03/10 23:33:33   5492] #Number of fails = 0
[03/10 23:33:33   5492] #Total number of fails = 0
[03/10 23:33:33   5492] #Complete globalDetailRoute on Mon Mar 10 23:33:33 2025
[03/10 23:33:33   5492] #
[03/10 23:33:33   5492] **optDesign ... cpu = 0:00:46, real = 0:00:46, mem = 1849.5M, totSessionCpu=1:31:33 **
[03/10 23:33:33   5492] -routeWithEco false                      # bool, default=false
[03/10 23:33:33   5492] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/10 23:33:33   5492] -routeWithTimingDriven true              # bool, default=false, user setting
[03/10 23:33:33   5492] -routeWithSiDriven true                  # bool, default=false, user setting
[03/10 23:33:33   5492] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 23:33:33   5492] Extraction called for design 'core' of instances=56644 and nets=32781 using extraction engine 'postRoute' at effort level 'low' .
[03/10 23:33:33   5492] PostRoute (effortLevel low) RC Extraction called for design core.
[03/10 23:33:33   5492] RC Extraction called in multi-corner(1) mode.
[03/10 23:33:33   5492] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 23:33:33   5492] Process corner(s) are loaded.
[03/10 23:33:33   5492]  Corner: Cmin
[03/10 23:33:33   5492] extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
[03/10 23:33:33   5492] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 23:33:33   5492]       RC Corner Indexes            0   
[03/10 23:33:33   5492] Capacitance Scaling Factor   : 1.00000 
[03/10 23:33:33   5492] Coupling Cap. Scaling Factor : 1.00000 
[03/10 23:33:33   5492] Resistance Scaling Factor    : 1.00000 
[03/10 23:33:33   5492] Clock Cap. Scaling Factor    : 1.00000 
[03/10 23:33:33   5492] Clock Res. Scaling Factor    : 1.00000 
[03/10 23:33:33   5492] Shrink Factor                : 1.00000
[03/10 23:33:33   5493] Initializing multi-corner capacitance tables ... 
[03/10 23:33:33   5493] Initializing multi-corner resistance tables ...
[03/10 23:33:34   5493] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1849.5M)
[03/10 23:33:34   5494] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for storing RC.
[03/10 23:33:34   5494] Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1890.8M)
[03/10 23:33:35   5494] Extracted 20.0004% (CPU Time= 0:00:01.3  MEM= 1890.8M)
[03/10 23:33:35   5494] Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1890.8M)
[03/10 23:33:35   5495] Extracted 40.0004% (CPU Time= 0:00:01.7  MEM= 1890.8M)
[03/10 23:33:35   5495] Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1890.8M)
[03/10 23:33:36   5495] Extracted 60.0005% (CPU Time= 0:00:02.2  MEM= 1890.8M)
[03/10 23:33:36   5496] Extracted 70.0004% (CPU Time= 0:00:02.6  MEM= 1894.8M)
[03/10 23:33:36   5496] Extracted 80.0006% (CPU Time= 0:00:03.2  MEM= 1894.8M)
[03/10 23:33:38   5497] Extracted 90.0004% (CPU Time= 0:00:04.4  MEM= 1894.8M)
[03/10 23:33:39   5498] Extracted 100% (CPU Time= 0:00:05.2  MEM= 1894.8M)
[03/10 23:33:39   5498] Number of Extracted Resistors     : 600951
[03/10 23:33:39   5498] Number of Extracted Ground Cap.   : 590653
[03/10 23:33:39   5498] Number of Extracted Coupling Cap. : 984468
[03/10 23:33:39   5498] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 23:33:39   5498] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 23:33:39   5498]  Corner: Cmin
[03/10 23:33:39   5499] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1882.7M)
[03/10 23:33:39   5499] Creating parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb_Filter.rcdb.d' for storing RC.
[03/10 23:33:39   5499] Closing parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d'. 32523 times net's RC data read were performed.
[03/10 23:33:39   5499] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1882.738M)
[03/10 23:33:39   5499] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 23:33:39   5499] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1882.738M)
[03/10 23:33:39   5499] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:06.0  MEM: 1882.738M)
[03/10 23:33:39   5499] **optDesign ... cpu = 0:00:53, real = 0:00:52, mem = 1847.5M, totSessionCpu=1:31:40 **
[03/10 23:33:40   5499] Starting SI iteration 1 using Infinite Timing Windows
[03/10 23:33:40   5499] Begin IPO call back ...
[03/10 23:33:40   5499] End IPO call back ...
[03/10 23:33:40   5499] #################################################################################
[03/10 23:33:40   5499] # Design Stage: PostRoute
[03/10 23:33:40   5499] # Design Name: core
[03/10 23:33:40   5499] # Design Mode: 65nm
[03/10 23:33:40   5499] # Analysis Mode: MMMC OCV 
[03/10 23:33:40   5499] # Parasitics Mode: SPEF/RCDB
[03/10 23:33:40   5499] # Signoff Settings: SI On 
[03/10 23:33:40   5499] #################################################################################
[03/10 23:33:40   5500] AAE_INFO: 1 threads acquired from CTE.
[03/10 23:33:40   5500] Setting infinite Tws ...
[03/10 23:33:40   5500] First Iteration Infinite Tw... 
[03/10 23:33:40   5500] Calculate early delays in OCV mode...
[03/10 23:33:40   5500] Calculate late delays in OCV mode...
[03/10 23:33:41   5500] Topological Sorting (CPU = 0:00:00.1, MEM = 1855.7M, InitMEM = 1851.0M)
[03/10 23:33:41   5500] Initializing multi-corner capacitance tables ... 
[03/10 23:33:41   5500] Initializing multi-corner resistance tables ...
[03/10 23:33:41   5501] Opening parasitic data file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d' for reading.
[03/10 23:33:41   5501] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1872.2M)
[03/10 23:33:41   5501] AAE_INFO: 1 threads acquired from CTE.
[03/10 23:33:49   5508] AAE_INFO-618: Total number of nets in the design is 32781,  99.2 percent of the nets selected for SI analysis
[03/10 23:33:49   5508] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 23:33:49   5508] End delay calculation. (MEM=1939 CPU=0:00:07.5 REAL=0:00:08.0)
[03/10 23:33:49   5508] Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_VI9yz0/.AAE_14172/waveform.data...
[03/10 23:33:49   5508] *** CDM Built up (cpu=0:00:09.2  real=0:00:09.0  mem= 1939.0M) ***
[03/10 23:33:50   5509] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1939.0M)
[03/10 23:33:50   5509] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 23:33:50   5509] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1939.0M)
[03/10 23:33:50   5510] Starting SI iteration 2
[03/10 23:33:50   5510] AAE_INFO: 1 threads acquired from CTE.
[03/10 23:33:50   5510] Calculate early delays in OCV mode...
[03/10 23:33:50   5510] Calculate late delays in OCV mode...
[03/10 23:33:50   5510] AAE_INFO-618: Total number of nets in the design is 32781,  0.0 percent of the nets selected for SI analysis
[03/10 23:33:50   5510] End delay calculation. (MEM=1915.04 CPU=0:00:00.2 REAL=0:00:00.0)
[03/10 23:33:50   5510] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1915.0M) ***
[03/10 23:33:52   5512] *** Done Building Timing Graph (cpu=0:00:12.5 real=0:00:13.0 totSessionCpu=1:31:52 mem=1915.0M)
[03/10 23:33:52   5512] **optDesign ... cpu = 0:01:06, real = 0:01:05, mem = 1845.6M, totSessionCpu=1:31:52 **
[03/10 23:33:52   5512] Latch borrow mode reset to max_borrow
[03/10 23:33:53   5513] <optDesign CMD> Restore Using all VT Cells
[03/10 23:33:53   5513] Reported timing to dir ./timingReports
[03/10 23:33:53   5513] **optDesign ... cpu = 0:01:07, real = 0:01:06, mem = 1845.6M, totSessionCpu=1:31:53 **
[03/10 23:33:53   5513] Begin: glitch net info
[03/10 23:33:53   5513] glitch slack range: number of glitch nets
[03/10 23:33:53   5513] glitch slack < -0.32 : 0
[03/10 23:33:53   5513] -0.32 < glitch slack < -0.28 : 0
[03/10 23:33:53   5513] -0.28 < glitch slack < -0.24 : 0
[03/10 23:33:53   5513] -0.24 < glitch slack < -0.2 : 0
[03/10 23:33:53   5513] -0.2 < glitch slack < -0.16 : 0
[03/10 23:33:53   5513] -0.16 < glitch slack < -0.12 : 0
[03/10 23:33:53   5513] -0.12 < glitch slack < -0.08 : 0
[03/10 23:33:53   5513] -0.08 < glitch slack < -0.04 : 0
[03/10 23:33:53   5513] -0.04 < glitch slack : 0
[03/10 23:33:53   5513] End: glitch net info
[03/10 23:33:53   5513] ** Profile ** Start :  cpu=0:00:00.0, mem=1902.8M
[03/10 23:33:53   5513] ** Profile ** Other data :  cpu=0:00:00.1, mem=1902.8M
[03/10 23:33:54   5513] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1902.8M
[03/10 23:33:55   5515] ** Profile ** Total reports :  cpu=0:00:01.4, mem=1833.6M
[03/10 23:33:56   5516] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1833.6M
[03/10 23:33:56   5516] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.196  |  0.441  |  0.196  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.833%
       (98.755% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1833.6M
[03/10 23:33:56   5516] **optDesign ... cpu = 0:01:10, real = 0:01:09, mem = 1831.6M, totSessionCpu=1:31:56 **
[03/10 23:33:56   5516]  ReSet Options after AAE Based Opt flow 
[03/10 23:33:56   5516] *** Finished optDesign ***
[03/10 23:33:56   5516] *** Changing analysis mode to hold ***
[03/10 23:33:56   5516] 
[03/10 23:33:56   5516] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:13 real=  0:01:12)
[03/10 23:33:56   5516] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 23:33:56   5516] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:13.9 real=0:00:13.9)
[03/10 23:33:56   5516] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 23:33:56   5516] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:15.1 real=0:00:15.1)
[03/10 23:33:56   5516] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:07.3 real=0:00:07.2)
[03/10 23:33:56   5516] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[03/10 23:33:56   5516] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:14.4 real=0:00:14.2)
[03/10 23:33:56   5516] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:12.5 real=0:00:12.5)
[03/10 23:33:56   5516] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 23:33:56   5516] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[03/10 23:33:56   5516] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 23:33:56   5516] Info: pop threads available for lower-level modules during optimization.
[03/10 23:33:56   5516] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 23:34:04   5518] <CMD> fit
[03/10 23:35:54   5535] <CMD> saveDesign route_no_drc.enc
[03/10 23:35:54   5535] The in-memory database contained RC information but was not saved. To save 
[03/10 23:35:54   5535] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/10 23:35:54   5535] so it should only be saved when it is really desired.
[03/10 23:35:54   5535] Writing Netlist "route_no_drc.enc.dat/core.v.gz" ...
[03/10 23:35:54   5535] Saving AAE Data ...
[03/10 23:35:54   5536] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/10 23:35:54   5536] Saving scheduling_file.cts.14172 in route_no_drc.enc.dat/scheduling_file.cts
[03/10 23:35:54   5536] Saving preference file route_no_drc.enc.dat/gui.pref.tcl ...
[03/10 23:35:54   5536] Saving mode setting ...
[03/10 23:35:54   5536] Saving global file ...
[03/10 23:35:55   5536] Saving floorplan file ...
[03/10 23:35:55   5536] Saving Drc markers ...
[03/10 23:35:55   5536] ... No Drc file written since there is no markers found.
[03/10 23:35:55   5536] Saving placement file ...
[03/10 23:35:55   5536] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1833.4M) ***
[03/10 23:35:55   5536] Saving route file ...
[03/10 23:35:57   5537] *** Completed saveRoute (cpu=0:00:01.0 real=0:00:02.0 mem=1833.4M) ***
[03/10 23:35:57   5537] Saving DEF file ...
[03/10 23:35:57   5537] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 23:35:57   5537] 
[03/10 23:35:57   5537] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 23:35:57   5537] 
[03/10 23:35:57   5537] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/10 23:35:58   5538] Generated self-contained design route_no_drc.enc.dat
[03/10 23:35:58   5538] 
[03/10 23:35:58   5538] *** Summary of all messages that are not suppressed in this session:
[03/10 23:35:58   5538] Severity  ID               Count  Summary                                  
[03/10 23:35:58   5538] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/10 23:35:58   5538] ERROR     IMPOAX-142           2  %s                                       
[03/10 23:35:58   5538] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[03/10 23:35:58   5538] *** Message Summary: 1 warning(s), 3 error(s)
[03/10 23:35:58   5538] 
