
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004339                       # Number of seconds simulated
sim_ticks                                  4339275312                       # Number of ticks simulated
final_tick                               533910619566                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 307797                       # Simulator instruction rate (inst/s)
host_op_rate                                   398471                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 336830                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926336                       # Number of bytes of host memory used
host_seconds                                 12882.69                       # Real time elapsed on the host
sim_insts                                  3965256368                       # Number of instructions simulated
sim_ops                                    5133374368                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       965632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       565120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       413056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       339456                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2305664                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22400                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       345472                       # Number of bytes written to this memory
system.physmem.bytes_written::total            345472                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           48                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7544                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4415                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3227                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2652                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18013                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2699                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2699                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1415905                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    222533011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1297913                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    130233728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1238917                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     95190088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1209419                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     78228731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               531347710                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1415905                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1297913                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1238917                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1209419                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5162152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          79615137                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               79615137                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          79615137                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1415905                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    222533011                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1297913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    130233728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1238917                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     95190088                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1209419                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     78228731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              610962847                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                10405937                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3082458                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2529979                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206251                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1277367                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1192650                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299686                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8814                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3319870                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16781636                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3082458                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492336                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3593910                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1036720                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1528951                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632927                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91543                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      9269994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.220536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.245387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5676084     61.23%     61.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355149      3.83%     65.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336231      3.63%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315548      3.40%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260591      2.81%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187625      2.02%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135740      1.46%     78.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209039      2.26%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1793987     19.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      9269994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.296221                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.612698                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3475819                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1494747                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435561                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40472                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823392                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496524                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3885                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19940614                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10534                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823392                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657511                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1032037                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       182768                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3287261                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287022                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19342240                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          484                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156878                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        79605                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26822170                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90100930                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90100930                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10027024                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3606                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1885                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           701491                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1893711                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015495                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23785                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414383                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18030648                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3498                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14606831                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23264                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5701383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17396761                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          247                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      9269994                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.575711                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.823597                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3782953     40.81%     40.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1718456     18.54%     59.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1356891     14.64%     73.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817536      8.82%     82.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835348      9.01%     91.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378709      4.09%     95.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243182      2.62%     98.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67396      0.73%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69523      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      9269994                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63623     59.57%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20207     18.92%     78.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        22967     21.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12009259     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200395      1.37%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1546764     10.59%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848819      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14606831                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.403702                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             106797                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007311                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38613716                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23735742                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235200                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14713628                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46370                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       661351                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          414                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          219                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233527                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823392                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         936379                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        20045                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18034147                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82729                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1893711                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015495                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1877                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         14035                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1442                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          219                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122535                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115811                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238346                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365123                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1467633                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241707                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2302413                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019075                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834780                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.380474                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245739                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235200                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201472                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24885030                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.367988                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369759                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5795957                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205442                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      8446602                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.449008                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.067676                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3859132     45.69%     45.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047086     24.24%     69.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849613     10.06%     79.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430396      5.10%     85.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451908      5.35%     90.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225106      2.67%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154649      1.83%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89060      1.05%     95.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339652      4.02%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      8446602                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339652                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26141943                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36894207                       # The number of ROB writes
system.switch_cpus0.timesIdled                   7176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1135943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.040594                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.040594                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.960990                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.960990                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64941430                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19478011                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18720928                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   9                       # Number of system calls
system.switch_cpus1.numCycles                10405937                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3350589                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2919266                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       219427                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1684714                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1620422                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          236796                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6750                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      4085469                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18606583                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3350589                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1857218                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3944832                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1021186                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        525906                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          2008767                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       104616                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      9356607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.295695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.284852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5411775     57.84%     57.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          703856      7.52%     65.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          348942      3.73%     69.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          257948      2.76%     71.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          212688      2.27%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          185498      1.98%     76.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           64472      0.69%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          232168      2.48%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1939260     20.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      9356607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.321988                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.788074                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         4231127                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       497626                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3811310                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19445                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        797095                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       370763                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3326                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20832205                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4941                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        797095                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4408378                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         261769                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        62361                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3651781                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       175219                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20174547                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           65                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84639                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        75810                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26754720                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91903953                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91903953                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17609366                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9145318                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2564                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1376                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           443031                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3071709                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       704510                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8955                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       206665                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18994202                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2574                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         16201054                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        21979                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5442099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14868525                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          159                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      9356607                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.731510                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.857731                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3395257     36.29%     36.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1990986     21.28%     57.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       993168     10.61%     68.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1165777     12.46%     80.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       881769      9.42%     90.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       561129      6.00%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       241623      2.58%     98.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        71242      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        55656      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      9356607                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          69155     73.08%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14602     15.43%     88.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10873     11.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12727473     78.56%     78.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       129691      0.80%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1184      0.01%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2756659     17.02%     96.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       586047      3.62%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      16201054                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.556905                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              94630                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005841                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     41875319                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24438994                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15649616                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      16295684                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26223                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       853511                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       183899                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        797095                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         176508                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10007                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18996776                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        73878                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3071709                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       704510                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1370                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5031                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           69                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       111741                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       128780                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       240521                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15855217                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2638673                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       345832                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3208946                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2375116                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            570273                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.523670                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15678360                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15649616                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9427776                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23294180                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.503912                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404727                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11795641                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13423276                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5573716                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2415                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217389                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8559512                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.568229                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.289536                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      4035060     47.14%     47.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1812258     21.17%     68.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       982082     11.47%     79.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       358590      4.19%     83.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       308355      3.60%     87.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       136981      1.60%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       334214      3.90%     93.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88301      1.03%     94.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       503671      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8559512                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11795641                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13423276                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2738802                       # Number of memory references committed
system.switch_cpus1.commit.loads              2218191                       # Number of loads committed
system.switch_cpus1.commit.membars               1202                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2098811                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11724577                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       183058                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       503671                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27052716                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38792160                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1049330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11795641                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13423276                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11795641                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.882185                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.882185                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.133549                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.133549                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        73387930                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20558663                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       21454433                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2408                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                10405937                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3586835                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2922912                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       237471                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1460750                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1392767                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          382468                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10533                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3690611                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              19591224                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3586835                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1775235                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              4104902                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1282339                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        767133                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1811412                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102943                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9604076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.527777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.357780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5499174     57.26%     57.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          286190      2.98%     60.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          298106      3.10%     63.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          470913      4.90%     68.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          223054      2.32%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          314899      3.28%     73.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          211125      2.20%     76.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          156558      1.63%     77.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2144057     22.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9604076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.344691                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.882697                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3887391                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       716268                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3926879                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        33355                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       1040182                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       607935                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1245                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      23411895                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4628                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       1040182                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         4083630                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         139586                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       321579                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3761780                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       257311                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      22571470                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           89                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        148961                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        75739                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     31593199                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    105239400                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    105239400                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     19261421                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        12331758                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3865                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1969                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           677055                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2105493                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1086398                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11588                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       361024                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          21158032                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3884                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         16791682                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30377                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      7306847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     22561839                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9604076                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.748391                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.927085                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3467064     36.10%     36.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2036370     21.20%     57.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1332242     13.87%     71.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       893455      9.30%     80.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       822660      8.57%     89.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       459795      4.79%     93.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       413764      4.31%     98.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        91544      0.95%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        87182      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9604076                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         126930     77.60%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18674     11.42%     89.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17963     10.98%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     14013730     83.46%     83.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       223377      1.33%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1895      0.01%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1663982      9.91%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       888698      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      16791682                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.613664                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             163567                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009741                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     43381380                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     28468892                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     16312818                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16955249                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        23806                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       844830                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       288297                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       1040182                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          90087                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        15153                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     21161919                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        52214                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2105493                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1086398                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1962                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         12214                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       141964                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       134897                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       276861                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     16488273                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1553319                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       303405                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2410071                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2342710                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            856752                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.584506                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              16325258                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             16312818                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10710150                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         30460160                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.567645                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351612                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11224382                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13820107                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      7341844                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3858                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       239598                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8563894                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.613764                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163302                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3408496     39.80%     39.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2364641     27.61%     67.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       940380     10.98%     78.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       470894      5.50%     83.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       434990      5.08%     88.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       197711      2.31%     91.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       215340      2.51%     93.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       110067      1.29%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       421375      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8563894                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11224382                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13820107                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2058761                       # Number of memory references committed
system.switch_cpus2.commit.loads              1260660                       # Number of loads committed
system.switch_cpus2.commit.membars               1922                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1995415                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12450051                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       284960                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       421375                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            29304288                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           43365214                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5826                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 801861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11224382                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13820107                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11224382                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.927083                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.927083                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.078652                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.078652                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        74030629                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       22615180                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       21548634                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3844                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  16                       # Number of system calls
system.switch_cpus3.numCycles                10405937                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3587152                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2921137                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       242607                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1499783                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1404316                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          379584                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10807                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3765277                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              19581876                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3587152                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1783900                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              4344350                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1244826                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        966456                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1844872                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        98433                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     10076088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.403224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.291177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5731738     56.88%     56.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          450635      4.47%     61.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          449794      4.46%     65.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          562115      5.58%     71.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          170604      1.69%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219784      2.18%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          182705      1.81%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          168746      1.67%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         2139967     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     10076088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.344722                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.881798                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3948050                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       935372                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          4153803                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        39176                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        999680                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       608401                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      23345861                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1857                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        999680                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         4126210                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          72332                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       655380                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          4012444                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       210035                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      22548731                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        131353                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        55729                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     31658852                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    105071173                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    105071173                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     19707257                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11951595                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4270                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2306                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           574257                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2084012                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1082729                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10120                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       365632                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          21199967                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4285                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         17091126                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        35440                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      7032753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     21259640                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          284                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     10076088                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.696207                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.900956                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3842213     38.13%     38.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2002772     19.88%     58.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1357916     13.48%     71.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       934187      9.27%     80.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       922476      9.16%     89.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       446596      4.43%     94.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       422273      4.19%     98.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67801      0.67%     99.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        79854      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     10076088                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         108237     76.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17354     12.18%     88.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16833     11.82%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     14285409     83.58%     83.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       213950      1.25%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1955      0.01%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1693351      9.91%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       896461      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      17091126                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.642440                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             142424                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008333                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     44436204                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     28237155                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     16617642                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      17233550                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        21905                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       797546                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       266043                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        999680                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          45563                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5805                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     21204256                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        47131                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2084012                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1082729                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2295                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4532                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          152                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       148290                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       135923                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       284213                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     16799947                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1581259                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       291179                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2448822                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2400061                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            867563                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.614458                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              16636787                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             16617642                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         10790012                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         30443910                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.596939                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354423                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11463770                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     14131469                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      7072846                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4001                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       244432                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      9076408                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.556945                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.138247                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3822474     42.11%     42.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2364827     26.05%     68.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       962068     10.60%     78.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       524299      5.78%     84.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       460338      5.07%     89.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       188791      2.08%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       210440      2.32%     94.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       123706      1.36%     95.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       419465      4.62%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      9076408                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11463770                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      14131469                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2103152                       # Number of memory references committed
system.switch_cpus3.commit.loads              1286466                       # Number of loads committed
system.switch_cpus3.commit.membars               1988                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2050829                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         12721040                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       292073                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       419465                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            29861050                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           43409210                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 329849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11463770                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             14131469                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11463770                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.907724                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.907724                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.101657                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.101657                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        75414361                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       23094722                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       21567598                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3994                       # number of misc regfile writes
system.l20.replacements                          7609                       # number of replacements
system.l20.tagsinuse                       511.730454                       # Cycle average of tags in use
system.l20.total_refs                            4462                       # Total number of references to valid blocks.
system.l20.sampled_refs                          8121                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.549440                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.407803                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.924986                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   483.134658                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            21.263007                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008609                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005713                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.943622                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.041529                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999474                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2924                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2925                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             873                       # number of Writeback hits
system.l20.Writeback_hits::total                  873                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           18                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2942                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2943                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2942                       # number of overall hits
system.l20.overall_hits::total                   2943                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         7514                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 7562                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           30                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 30                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         7544                       # number of demand (read+write) misses
system.l20.demand_misses::total                  7592                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         7544                       # number of overall misses
system.l20.overall_misses::total                 7592                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      9451011                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1255017019                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1264468030                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      4904767                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      4904767                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      9451011                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1259921786                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1269372797                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      9451011                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1259921786                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1269372797                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           49                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10438                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10487                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          873                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              873                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10486                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10535                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10486                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10535                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.719870                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.721083                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.625000                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.625000                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.719435                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.720645                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.719435                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.720645                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 196896.062500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 167023.824727                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 167213.439566                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 163492.233333                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 163492.233333                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 196896.062500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 167009.780753                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 167198.735116                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 196896.062500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 167009.780753                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 167198.735116                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 719                       # number of writebacks
system.l20.writebacks::total                      719                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         7514                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            7562                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           30                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            30                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         7544                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             7592                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         7544                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            7592                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      8904825                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1169508513                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1178413338                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      4563209                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      4563209                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      8904825                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1174071722                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1182976547                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      8904825                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1174071722                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1182976547                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.719870                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.721083                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.625000                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.719435                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.720645                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.719435                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.720645                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 185517.187500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155643.933058                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 155833.554351                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 152106.966667                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 152106.966667                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 185517.187500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 155629.867709                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 155818.828635                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 185517.187500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 155629.867709                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 155818.828635                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4474                       # number of replacements
system.l21.tagsinuse                       511.805385                       # Cycle average of tags in use
system.l21.total_refs                            2720                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4986                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.545527                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            5.613097                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.774137                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   467.912373                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            34.505779                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010963                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007371                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.913891                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.067394                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999620                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         1714                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   1717                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             651                       # number of Writeback hits
system.l21.Writeback_hits::total                  651                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           20                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   20                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         1734                       # number of demand (read+write) hits
system.l21.demand_hits::total                    1737                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         1734                       # number of overall hits
system.l21.overall_hits::total                   1737                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4407                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4451                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            8                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4415                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4459                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4415                       # number of overall misses
system.l21.overall_misses::total                 4459                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     10559576                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    625789532                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      636349108                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1300862                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1300862                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     10559576                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    627090394                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       637649970                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     10559576                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    627090394                       # number of overall miss cycles
system.l21.overall_miss_latency::total      637649970                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6121                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6168                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          651                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              651                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           28                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               28                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6149                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6196                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6149                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6196                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.719980                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.721628                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.285714                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.285714                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.718003                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.719658                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.718003                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.719658                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 239990.363636                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 141998.986158                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 142967.671984                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 162607.750000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 162607.750000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 239990.363636                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 142036.329332                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 143002.908724                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 239990.363636                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 142036.329332                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 143002.908724                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 485                       # number of writebacks
system.l21.writebacks::total                      485                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4407                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4451                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            8                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4415                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4459                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4415                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4459                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     10041925                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    573431995                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    583473920                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1206347                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1206347                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     10041925                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    574638342                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    584680267                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     10041925                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    574638342                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    584680267                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.719980                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.721628                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.285714                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.718003                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.719658                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.718003                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.719658                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 228225.568182                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 130118.446789                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 131088.276792                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 150793.375000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 150793.375000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 228225.568182                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 130155.909853                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 131123.630186                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 228225.568182                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 130155.909853                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 131123.630186                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3283                       # number of replacements
system.l22.tagsinuse                       511.359813                       # Cycle average of tags in use
system.l22.total_refs                            6292                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3795                       # Sample count of references to valid blocks.
system.l22.avg_refs                          1.657971                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            6.808088                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.791779                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   439.083530                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data            60.676416                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013297                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.009359                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.857585                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.118509                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998750                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         1734                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   1736                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1039                       # number of Writeback hits
system.l22.Writeback_hits::total                 1039                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           56                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         1790                       # number of demand (read+write) hits
system.l22.demand_hits::total                    1792                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         1790                       # number of overall hits
system.l22.overall_hits::total                   1792                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3227                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3269                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3227                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3269                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3227                       # number of overall misses
system.l22.overall_misses::total                 3269                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      8452956                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    479418818                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      487871774                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      8452956                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    479418818                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       487871774                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      8452956                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    479418818                       # number of overall miss cycles
system.l22.overall_miss_latency::total      487871774                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4961                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               5005                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1039                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1039                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           56                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5017                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5061                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5017                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5061                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.650474                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.653147                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.643213                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.645920                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.643213                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.645920                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 201260.857143                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 148564.864580                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 149241.900887                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 201260.857143                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 148564.864580                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 149241.900887                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 201260.857143                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 148564.864580                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 149241.900887                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 794                       # number of writebacks
system.l22.writebacks::total                      794                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3227                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3269                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3227                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3269                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3227                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3269                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      7974951                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    442673458                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    450648409                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      7974951                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    442673458                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    450648409                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      7974951                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    442673458                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    450648409                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.650474                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.653147                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.643213                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.645920                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.643213                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.645920                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 189879.785714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 137178.016114                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 137855.126644                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 189879.785714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 137178.016114                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 137855.126644                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 189879.785714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 137178.016114                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 137855.126644                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2698                       # number of replacements
system.l23.tagsinuse                       511.515332                       # Cycle average of tags in use
system.l23.total_refs                            7014                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3210                       # Sample count of references to valid blocks.
system.l23.avg_refs                          2.185047                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks            9.896374                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     5.752766                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   424.496435                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data            71.369757                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019329                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.011236                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.829095                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.139394                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999053                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         1823                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   1825                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             967                       # number of Writeback hits
system.l23.Writeback_hits::total                  967                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           47                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   47                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         1870                       # number of demand (read+write) hits
system.l23.demand_hits::total                    1872                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         1870                       # number of overall hits
system.l23.overall_hits::total                   1872                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2652                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2693                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2652                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2693                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2652                       # number of overall misses
system.l23.overall_misses::total                 2693                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     11647198                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    394475913                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      406123111                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     11647198                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    394475913                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       406123111                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     11647198                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    394475913                       # number of overall miss cycles
system.l23.overall_miss_latency::total      406123111                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4475                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4518                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          967                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              967                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           47                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               47                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4522                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4565                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4522                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4565                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.592626                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.596060                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.586466                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.589923                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.586466                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.589923                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst       284078                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 148746.573529                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 150806.948013                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst       284078                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 148746.573529                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150806.948013                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst       284078                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 148746.573529                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150806.948013                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 701                       # number of writebacks
system.l23.writebacks::total                      701                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2652                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2693                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2652                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2693                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2652                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2693                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     11181816                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    364209251                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    375391067                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     11181816                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    364209251                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    375391067                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     11181816                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    364209251                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    375391067                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.592626                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.596060                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.586466                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.589923                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.586466                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.589923                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 272727.219512                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 137333.805053                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 139395.123283                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 272727.219512                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 137333.805053                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 139395.123283                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 272727.219512                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 137333.805053                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 139395.123283                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               582.230901                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641547                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   590                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1697697.537288                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.891071                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.339830                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.070338                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862724                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.933062                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632853                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632853                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632853                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632853                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632853                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632853                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           74                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           74                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           74                       # number of overall misses
system.cpu0.icache.overall_misses::total           74                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     13803676                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     13803676                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     13803676                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     13803676                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     13803676                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     13803676                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632927                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632927                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632927                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632927                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632927                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632927                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 186536.162162                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 186536.162162                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 186536.162162                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 186536.162162                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 186536.162162                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 186536.162162                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      9508419                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      9508419                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      9508419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      9508419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      9508419                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      9508419                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 194049.367347                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 194049.367347                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 194049.367347                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 194049.367347                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 194049.367347                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 194049.367347                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10486                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174371636                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10742                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16232.697449                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.392599                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.607401                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899971                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100029                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1126940                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1126940                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778459                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778459                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1710                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1710                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1905399                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1905399                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1905399                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1905399                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        40759                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        40759                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          186                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          186                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        40945                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         40945                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        40945                       # number of overall misses
system.cpu0.dcache.overall_misses::total        40945                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5096108430                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5096108430                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     18728601                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     18728601                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5114837031                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5114837031                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5114837031                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5114837031                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1167699                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1167699                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1946344                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1946344                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1946344                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1946344                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.034905                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.034905                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000239                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000239                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021037                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021037                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021037                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021037                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 125030.261537                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 125030.261537                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 100691.403226                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 100691.403226                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 124919.697912                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 124919.697912                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 124919.697912                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 124919.697912                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          873                       # number of writebacks
system.cpu0.dcache.writebacks::total              873                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        30321                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        30321                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          138                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          138                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        30459                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        30459                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        30459                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        30459                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10438                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10438                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10486                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10486                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10486                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10486                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1283469666                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1283469666                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5108096                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5108096                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1288577762                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1288577762                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1288577762                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1288577762                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008939                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008939                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005388                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005388                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005388                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005388                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 122961.263269                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 122961.263269                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 106418.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 106418.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 122885.539004                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 122885.539004                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 122885.539004                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 122885.539004                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               556.418041                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913450023                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1616725.704425                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.971435                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   513.446606                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068864                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.822831                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.891696                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      2008714                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2008714                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      2008714                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2008714                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      2008714                       # number of overall hits
system.cpu1.icache.overall_hits::total        2008714                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     11560229                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11560229                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     11560229                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11560229                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     11560229                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11560229                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      2008767                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2008767                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      2008767                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2008767                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      2008767                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2008767                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000026                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000026                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 218117.528302                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 218117.528302                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 218117.528302                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 218117.528302                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 218117.528302                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 218117.528302                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     10634195                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     10634195                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     10634195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     10634195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     10634195                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     10634195                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 226259.468085                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 226259.468085                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 226259.468085                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 226259.468085                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 226259.468085                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 226259.468085                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6149                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207127122                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6405                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32338.348478                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   206.740646                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    49.259354                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.807581                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.192419                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2398069                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2398069                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       518034                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        518034                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1349                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1349                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1204                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2916103                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2916103                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2916103                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2916103                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        22798                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        22798                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           90                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        22888                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         22888                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        22888                       # number of overall misses
system.cpu1.dcache.overall_misses::total        22888                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2846372001                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2846372001                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8097577                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8097577                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2854469578                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2854469578                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2854469578                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2854469578                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2420867                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2420867                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       518124                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       518124                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1204                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1204                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2938991                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2938991                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2938991                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2938991                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009417                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009417                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000174                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000174                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007788                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007788                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007788                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007788                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 124851.829152                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 124851.829152                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 89973.077778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89973.077778                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 124714.679221                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124714.679221                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 124714.679221                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124714.679221                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          651                       # number of writebacks
system.cpu1.dcache.writebacks::total              651                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        16677                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        16677                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           62                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        16739                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        16739                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        16739                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        16739                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6121                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6121                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           28                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           28                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6149                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6149                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6149                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6149                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    642314740                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    642314740                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1591453                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1591453                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    643906193                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    643906193                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    643906193                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    643906193                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002092                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002092                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002092                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002092                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104936.242444                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104936.242444                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 56837.607143                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56837.607143                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 104717.221174                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104717.221174                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 104717.221174                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104717.221174                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.097541                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004859918                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1985889.166008                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.097541                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064259                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.804643                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1811355                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1811355                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1811355                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1811355                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1811355                       # number of overall hits
system.cpu2.icache.overall_hits::total        1811355                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           57                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           57                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           57                       # number of overall misses
system.cpu2.icache.overall_misses::total           57                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     10709727                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10709727                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     10709727                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10709727                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     10709727                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10709727                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1811412                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1811412                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1811412                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1811412                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1811412                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1811412                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 187889.947368                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 187889.947368                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 187889.947368                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 187889.947368                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 187889.947368                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 187889.947368                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      8551353                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8551353                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      8551353                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8551353                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      8551353                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8551353                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 194348.931818                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 194348.931818                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 194348.931818                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 194348.931818                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 194348.931818                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 194348.931818                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5017                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               154019332                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5273                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              29209.052152                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   225.411381                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    30.588619                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.880513                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.119487                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1215032                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1215032                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       794061                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        794061                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1923                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1923                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1922                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1922                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2009093                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2009093                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2009093                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2009093                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        13384                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        13384                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          176                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          176                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        13560                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13560                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        13560                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13560                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1657791599                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1657791599                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5588705                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5588705                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1663380304                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1663380304                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1663380304                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1663380304                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1228416                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1228416                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       794237                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       794237                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2022653                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2022653                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2022653                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2022653                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010895                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010895                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000222                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000222                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006704                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006704                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006704                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006704                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 123863.687911                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 123863.687911                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31754.005682                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31754.005682                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 122668.164012                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 122668.164012                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 122668.164012                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 122668.164012                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1039                       # number of writebacks
system.cpu2.dcache.writebacks::total             1039                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8423                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8423                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8543                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8543                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8543                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8543                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4961                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4961                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           56                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5017                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5017                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5017                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5017                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    498326439                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    498326439                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1196258                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1196258                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    499522697                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    499522697                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    499522697                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    499522697                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004039                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004039                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002480                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002480                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002480                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002480                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 100448.788349                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100448.788349                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21361.750000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21361.750000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 99566.014949                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99566.014949                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 99566.014949                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99566.014949                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.191019                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008177555                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   511                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1972950.205479                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.191019                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062806                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.812806                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1844807                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1844807                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1844807                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1844807                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1844807                       # number of overall hits
system.cpu3.icache.overall_hits::total        1844807                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           65                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           65                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           65                       # number of overall misses
system.cpu3.icache.overall_misses::total           65                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     17588720                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     17588720                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     17588720                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     17588720                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     17588720                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     17588720                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1844872                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1844872                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1844872                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1844872                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1844872                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1844872                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 270595.692308                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 270595.692308                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 270595.692308                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 270595.692308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 270595.692308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 270595.692308                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     11759770                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     11759770                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     11759770                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     11759770                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     11759770                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     11759770                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 273483.023256                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 273483.023256                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 273483.023256                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 273483.023256                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 273483.023256                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 273483.023256                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4522                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               149127871                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4778                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              31211.358518                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   224.464796                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    31.535204                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.876816                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.123184                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1237547                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1237547                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       812362                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        812362                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2226                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2226                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1997                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1997                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2049909                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2049909                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2049909                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2049909                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         9715                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9715                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          197                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          197                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         9912                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          9912                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         9912                       # number of overall misses
system.cpu3.dcache.overall_misses::total         9912                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1028950061                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1028950061                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6239459                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6239459                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1035189520                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1035189520                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1035189520                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1035189520                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1247262                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1247262                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       812559                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       812559                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1997                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1997                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2059821                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2059821                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2059821                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2059821                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007789                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007789                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000242                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000242                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004812                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004812                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004812                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004812                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 105913.542048                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105913.542048                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 31672.380711                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 31672.380711                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 104438.006457                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 104438.006457                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 104438.006457                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 104438.006457                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          967                       # number of writebacks
system.cpu3.dcache.writebacks::total              967                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5240                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5240                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          150                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          150                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         5390                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5390                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         5390                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5390                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4475                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4475                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           47                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4522                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4522                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4522                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4522                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    415000299                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    415000299                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1010091                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1010091                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    416010390                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    416010390                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    416010390                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    416010390                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003588                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003588                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002195                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002195                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002195                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002195                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92737.496983                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92737.496983                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21491.297872                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21491.297872                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 91996.990270                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91996.990270                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 91996.990270                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91996.990270                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
