{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1449187863310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1449187863312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  3 18:11:03 2015 " "Processing started: Thu Dec  3 18:11:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1449187863312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1449187863312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ce281final -c ce281final " "Command: quartus_map --read_settings_files=on --write_settings_files=off ce281final -c ce281final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1449187863313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1449187863656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ce281final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ce281final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ce281final " "Found entity 1: ce281final" {  } { { "ce281final.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/ce281final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449187865198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449187865198 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "4bit_register.bdf " "Can't analyze file -- file 4bit_register.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1449187865201 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "4bit_4register_file.bdf " "Can't analyze file -- file 4bit_4register_file.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1449187865204 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "8shift_register.bdf " "Can't analyze file -- file 8shift_register.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1449187865206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_shift_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8bit_shift_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bit_shift_register " "Found entity 1: 8bit_shift_register" {  } { { "8bit_shift_register.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/8bit_shift_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449187865213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449187865213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_parallel_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_parallel_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_parallel_register " "Found entity 1: 4bit_parallel_register" {  } { { "4bit_parallel_register.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/4bit_parallel_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449187865219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449187865219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_4reg_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_4reg_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_4reg_file " "Found entity 1: 4bit_4reg_file" {  } { { "4bit_4reg_file.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/4bit_4reg_file.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449187865224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449187865224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_value.v 1 1 " "Found 1 design units, including 1 entities, in source file set_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_value " "Found entity 1: set_value" {  } { { "set_value.v" "" { Text "/home/imm/CPRE281/ce281final/set_value.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449187865237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449187865237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file write_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_selector " "Found entity 1: write_selector" {  } { { "write_selector.v" "" { Text "/home/imm/CPRE281/ce281final/write_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449187865248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449187865248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/home/imm/CPRE281/ce281final/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449187865259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449187865259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_state.v 1 1 " "Found 1 design units, including 1 entities, in source file next_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_state " "Found entity 1: next_state" {  } { { "next_state.v" "" { Text "/home/imm/CPRE281/ce281final/next_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449187865268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449187865268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/state_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449187865274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449187865274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3bit_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3bit_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3bit_counter " "Found entity 1: 3bit_counter" {  } { { "3bit_counter.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/3bit_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449187865279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449187865279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4x_seven_seg_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4x_seven_seg_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4x_seven_seg_display " "Found entity 1: 4x_seven_seg_display" {  } { { "4x_seven_seg_display.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/4x_seven_seg_display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449187865285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449187865285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ce281final " "Elaborating entity \"ce281final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1449187865350 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 inst23 " "Primitive \"AND3\" of instance \"inst23\" not used" {  } { { "ce281final.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/ce281final.bdf" { { 128 912 976 176 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1 1449187865356 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst24 " "Primitive \"NOT\" of instance \"inst24\" not used" {  } { { "ce281final.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/ce281final.bdf" { { 136 992 1040 168 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1 1449187865356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4x_seven_seg_display 4x_seven_seg_display:inst1 " "Elaborating entity \"4x_seven_seg_display\" for hierarchy \"4x_seven_seg_display:inst1\"" {  } { { "ce281final.bdf" "inst1" { Schematic "/home/imm/CPRE281/ce281final/ce281final.bdf" { { 192 1024 1152 704 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449187865381 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "/home/imm/CPRE281/ce281final/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449187865418 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449187865418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder 4x_seven_seg_display:inst1\|seven_seg_decoder:inst " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"4x_seven_seg_display:inst1\|seven_seg_decoder:inst\"" {  } { { "4x_seven_seg_display.bdf" "inst" { Schematic "/home/imm/CPRE281/ce281final/4x_seven_seg_display.bdf" { { 80 712 832 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449187865427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_4reg_file 4bit_4reg_file:inst9 " "Elaborating entity \"4bit_4reg_file\" for hierarchy \"4bit_4reg_file:inst9\"" {  } { { "ce281final.bdf" "inst9" { Schematic "/home/imm/CPRE281/ce281final/ce281final.bdf" { { 192 872 1024 512 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449187865465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_parallel_register 4bit_4reg_file:inst9\|4bit_parallel_register:R0 " "Elaborating entity \"4bit_parallel_register\" for hierarchy \"4bit_4reg_file:inst9\|4bit_parallel_register:R0\"" {  } { { "4bit_4reg_file.bdf" "R0" { Schematic "/home/imm/CPRE281/ce281final/4bit_4reg_file.bdf" { { 24 400 520 184 "R0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449187865480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_value 4bit_4reg_file:inst9\|4bit_parallel_register:R0\|set_value:inst5 " "Elaborating entity \"set_value\" for hierarchy \"4bit_4reg_file:inst9\|4bit_parallel_register:R0\|set_value:inst5\"" {  } { { "4bit_parallel_register.bdf" "inst5" { Schematic "/home/imm/CPRE281/ce281final/4bit_parallel_register.bdf" { { 104 160 296 184 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449187865496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_selector 4bit_4reg_file:inst9\|write_selector:write_selector " "Elaborating entity \"write_selector\" for hierarchy \"4bit_4reg_file:inst9\|write_selector:write_selector\"" {  } { { "4bit_4reg_file.bdf" "write_selector" { Schematic "/home/imm/CPRE281/ce281final/4bit_4reg_file.bdf" { { -56 120 256 56 "write_selector" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449187865745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3bit_counter 3bit_counter:inst22 " "Elaborating entity \"3bit_counter\" for hierarchy \"3bit_counter:inst22\"" {  } { { "ce281final.bdf" "inst22" { Schematic "/home/imm/CPRE281/ce281final/ce281final.bdf" { { 112 696 792 208 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449187865892 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449187865928 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449187865928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:clock_in " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:clock_in\"" {  } { { "ce281final.bdf" "clock_in" { Schematic "/home/imm/CPRE281/ce281final/ce281final.bdf" { { 560 216 328 624 "clock_in" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449187865938 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449187865961 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449187865961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_generator:clock_in\|clock_divider_1024:inst102 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_generator:clock_in\|clock_divider_1024:inst102\"" {  } { { "clock_generator.bdf" "inst102" { Schematic "/home/imm/CPRE281/ce281final/clock_generator.bdf" { { 208 184 304 280 "inst102" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449187865966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:state_machine " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:state_machine\"" {  } { { "ce281final.bdf" "state_machine" { Schematic "/home/imm/CPRE281/ce281final/ce281final.bdf" { { 240 704 816 368 "state_machine" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449187865979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state state_machine:state_machine\|next_state:inst " "Elaborating entity \"next_state\" for hierarchy \"state_machine:state_machine\|next_state:inst\"" {  } { { "state_machine.bdf" "inst" { Schematic "/home/imm/CPRE281/ce281final/state_machine.bdf" { { 56 416 560 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449187865987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bit_shift_register 8bit_shift_register:inst " "Elaborating entity \"8bit_shift_register\" for hierarchy \"8bit_shift_register:inst\"" {  } { { "ce281final.bdf" "inst" { Schematic "/home/imm/CPRE281/ce281final/ce281final.bdf" { { 240 440 536 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449187865996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 8bit_shift_register:inst\|mux2:set7 " "Elaborating entity \"mux2\" for hierarchy \"8bit_shift_register:inst\|mux2:set7\"" {  } { { "8bit_shift_register.bdf" "set7" { Schematic "/home/imm/CPRE281/ce281final/8bit_shift_register.bdf" { { 944 368 480 1056 "set7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449187866004 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1449187868354 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1449187868354 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1449187868416 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1449187868416 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1449187868416 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1449187868416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1449187868435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  3 18:11:08 2015 " "Processing ended: Thu Dec  3 18:11:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1449187868435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1449187868435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1449187868435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1449187868435 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1449187871913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1449187871918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  3 18:11:11 2015 " "Processing started: Thu Dec  3 18:11:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1449187871918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1449187871918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ce281final -c ce281final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ce281final -c ce281final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1449187871918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1449187872150 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ce281final EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"ce281final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1449187872212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1449187872233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1449187872233 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1449187872389 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1449187872780 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1449187872780 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1449187872780 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imm/CPRE281/ce281final/" { { 0 { 0 ""} 0 288 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1449187872787 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imm/CPRE281/ce281final/" { { 0 { 0 ""} 0 289 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1449187872787 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imm/CPRE281/ce281final/" { { 0 { 0 ""} 0 290 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1449187872787 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1449187872787 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ce281final.sdc " "Synopsys Design Constraints File file not found: 'ce281final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1449187872879 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1449187872879 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1449187872884 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node Clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1449187872897 ""}  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Clock } } } { "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "ce281final.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/ce281final.bdf" { { 584 48 216 600 "Clock" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imm/CPRE281/ce281final/" { { 0 { 0 ""} 0 55 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1449187872897 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_stop  " "Automatically promoted node clock_stop " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1449187872897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LedClk " "Destination node LedClk" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { LedClk } } } { "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LedClk" } } } } { "ce281final.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/ce281final.bdf" { { 656 664 840 672 "LedClk" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LedClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imm/CPRE281/ce281final/" { { 0 { 0 ""} 0 91 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449187872897 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1449187872897 ""}  } { { "ce281final.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/ce281final.bdf" { { 456 360 424 504 "clock_stop" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_stop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imm/CPRE281/ce281final/" { { 0 { 0 ""} 0 143 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1449187872897 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:clock_in\|clock_divider_1024:inst101\|inst10  " "Automatically promoted node clock_generator:clock_in\|clock_divider_1024:inst101\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1449187872898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:clock_in\|clock_divider_1024:inst101\|inst10~1 " "Destination node clock_generator:clock_in\|clock_divider_1024:inst101\|inst10~1" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:clock_in|clock_divider_1024:inst101|inst10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imm/CPRE281/ce281final/" { { 0 { 0 ""} 0 262 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449187872898 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1449187872898 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:clock_in|clock_divider_1024:inst101|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imm/CPRE281/ce281final/" { { 0 { 0 ""} 0 152 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1449187872898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:clock_in\|inst7  " "Automatically promoted node clock_generator:clock_in\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1449187872898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_stop " "Destination node clock_stop" {  } { { "ce281final.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/ce281final.bdf" { { 456 360 424 504 "clock_stop" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_stop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imm/CPRE281/ce281final/" { { 0 { 0 ""} 0 143 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449187872898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:clock_in\|inst7~0 " "Destination node clock_generator:clock_in\|inst7~0" {  } { { "clock_generator.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:clock_in|inst7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imm/CPRE281/ce281final/" { { 0 { 0 ""} 0 243 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449187872898 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1449187872898 ""}  } { { "clock_generator.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:clock_in|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imm/CPRE281/ce281final/" { { 0 { 0 ""} 0 120 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1449187872898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:clock_in\|clock_divider_1024:inst102\|inst10  " "Automatically promoted node clock_generator:clock_in\|clock_divider_1024:inst102\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1449187872898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:clock_in\|clock_divider_1024:inst102\|inst10~1 " "Destination node clock_generator:clock_in\|clock_divider_1024:inst102\|inst10~1" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:clock_in|clock_divider_1024:inst102|inst10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imm/CPRE281/ce281final/" { { 0 { 0 ""} 0 250 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449187872898 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1449187872898 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "/home/imm/CPRE281/ce281final/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:clock_in|clock_divider_1024:inst102|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imm/CPRE281/ce281final/" { { 0 { 0 ""} 0 109 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1449187872898 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1449187872941 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1449187872941 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1449187872941 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1449187872943 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1449187872943 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1449187872944 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1449187872944 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1449187872944 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1449187872946 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1449187872946 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1449187872946 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1449187872957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1449187875059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1449187875109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1449187875113 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1449187875577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1449187875577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1449187875970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y0 X65_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } { { "loc" "" { Generic "/home/imm/CPRE281/ce281final/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} 55 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1449187876972 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1449187876972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1449187877600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1449187877601 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1449187877601 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1449187877614 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "37 " "Found 37 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0A 0 " "Pin \"Hex0A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0B 0 " "Pin \"Hex0B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0C 0 " "Pin \"Hex0C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0D 0 " "Pin \"Hex0D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0E 0 " "Pin \"Hex0E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0F 0 " "Pin \"Hex0F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0G 0 " "Pin \"Hex0G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1A 0 " "Pin \"Hex1A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1B 0 " "Pin \"Hex1B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1C 0 " "Pin \"Hex1C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1D 0 " "Pin \"Hex1D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1E 0 " "Pin \"Hex1E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1F 0 " "Pin \"Hex1F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1G 0 " "Pin \"Hex1G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2A 0 " "Pin \"Hex2A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2B 0 " "Pin \"Hex2B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2C 0 " "Pin \"Hex2C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2D 0 " "Pin \"Hex2D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2E 0 " "Pin \"Hex2E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2F 0 " "Pin \"Hex2F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2G 0 " "Pin \"Hex2G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3A 0 " "Pin \"Hex3A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3B 0 " "Pin \"Hex3B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3C 0 " "Pin \"Hex3C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3D 0 " "Pin \"Hex3D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3E 0 " "Pin \"Hex3E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3G 0 " "Pin \"Hex3G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3F 0 " "Pin \"Hex3F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led0 0 " "Pin \"Led0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led1 0 " "Pin \"Led1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led2 0 " "Pin \"Led2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led3 0 " "Pin \"Led3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led4 0 " "Pin \"Led4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led5 0 " "Pin \"Led5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led6 0 " "Pin \"Led6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led7 0 " "Pin \"Led7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LedClk 0 " "Pin \"LedClk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449187877619 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1449187877619 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1449187877723 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1449187877736 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1449187877843 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1449187878180 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1449187878205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "784 " "Peak virtual memory: 784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1449187878520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  3 18:11:18 2015 " "Processing ended: Thu Dec  3 18:11:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1449187878520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1449187878520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1449187878520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1449187878520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1449187881878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1449187881880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  3 18:11:21 2015 " "Processing started: Thu Dec  3 18:11:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1449187881880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1449187881880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ce281final -c ce281final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ce281final -c ce281final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1449187881881 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1449187882993 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1449187883038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1449187884944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  3 18:11:24 2015 " "Processing ended: Thu Dec  3 18:11:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1449187884944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1449187884944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1449187884944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1449187884944 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1449187885115 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1449187887677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1449187887678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  3 18:11:25 2015 " "Processing started: Thu Dec  3 18:11:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1449187887678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1449187887678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ce281final -c ce281final " "Command: quartus_sta ce281final -c ce281final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1449187887679 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1449187887702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1449187887829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1449187887851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1449187887851 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ce281final.sdc " "Synopsys Design Constraints File file not found: 'ce281final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1449187888050 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1449187888052 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Load Load " "create_clock -period 1.000 -name Load Load" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1449187888058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:clock_in\|clock_divider_1024:inst102\|inst10 clock_generator:clock_in\|clock_divider_1024:inst102\|inst10 " "create_clock -period 1.000 -name clock_generator:clock_in\|clock_divider_1024:inst102\|inst10 clock_generator:clock_in\|clock_divider_1024:inst102\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1449187888058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:clock_in\|clock_divider_1024:inst101\|inst10 clock_generator:clock_in\|clock_divider_1024:inst101\|inst10 " "create_clock -period 1.000 -name clock_generator:clock_in\|clock_divider_1024:inst101\|inst10 clock_generator:clock_in\|clock_divider_1024:inst101\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1449187888058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1449187888058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:clock_in\|inst7 clock_generator:clock_in\|inst7 " "create_clock -period 1.000 -name clock_generator:clock_in\|inst7 clock_generator:clock_in\|inst7" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1449187888058 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1449187888058 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1449187888067 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1449187888110 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1449187888136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.336 " "Worst-case setup slack is -4.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.336       -91.128 clock_generator:clock_in\|inst7  " "   -4.336       -91.128 clock_generator:clock_in\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.043       -17.702 Load  " "   -1.043       -17.702 Load " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.768        -3.709 clock_generator:clock_in\|clock_divider_1024:inst101\|inst10  " "   -0.768        -3.709 clock_generator:clock_in\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751        -4.224 Clock  " "   -0.751        -4.224 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445        -1.597 clock_generator:clock_in\|clock_divider_1024:inst102\|inst10  " "   -0.445        -1.597 clock_generator:clock_in\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1449187888146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.536 " "Worst-case hold slack is -2.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.536        -2.536 Clock  " "   -2.536        -2.536 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.066        -2.066 clock_generator:clock_in\|clock_divider_1024:inst102\|inst10  " "   -2.066        -2.066 clock_generator:clock_in\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.057        -2.057 clock_generator:clock_in\|clock_divider_1024:inst101\|inst10  " "   -2.057        -2.057 clock_generator:clock_in\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.902       -31.287 Load  " "   -1.902       -31.287 Load " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335         0.000 clock_generator:clock_in\|inst7  " "    0.335         0.000 clock_generator:clock_in\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1449187888154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1449187888169 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1449187888187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -11.380 Clock  " "   -1.380       -11.380 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -23.222 Load  " "   -1.222       -23.222 Load " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -30.000 clock_generator:clock_in\|inst7  " "   -0.500       -30.000 clock_generator:clock_in\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -10.000 clock_generator:clock_in\|clock_divider_1024:inst101\|inst10  " "   -0.500       -10.000 clock_generator:clock_in\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 clock_generator:clock_in\|clock_divider_1024:inst102\|inst10  " "   -0.500        -7.000 clock_generator:clock_in\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1449187888205 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1449187888481 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1449187888482 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1449187888505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.005 " "Worst-case setup slack is -2.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.005       -40.917 clock_generator:clock_in\|inst7  " "   -2.005       -40.917 clock_generator:clock_in\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030        -0.204 Load  " "   -0.030        -0.204 Load " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183         0.000 clock_generator:clock_in\|clock_divider_1024:inst101\|inst10  " "    0.183         0.000 clock_generator:clock_in\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216         0.000 Clock  " "    0.216         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328         0.000 clock_generator:clock_in\|clock_divider_1024:inst102\|inst10  " "    0.328         0.000 clock_generator:clock_in\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1449187888516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.580 " "Worst-case hold slack is -1.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.580        -1.580 Clock  " "   -1.580        -1.580 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.304        -1.304 clock_generator:clock_in\|clock_divider_1024:inst102\|inst10  " "   -1.304        -1.304 clock_generator:clock_in\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.302        -1.302 clock_generator:clock_in\|clock_divider_1024:inst101\|inst10  " "   -1.302        -1.302 clock_generator:clock_in\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.760       -12.265 Load  " "   -0.760       -12.265 Load " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073        -0.490 clock_generator:clock_in\|inst7  " "   -0.073        -0.490 clock_generator:clock_in\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1449187888527 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1449187888535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1449187888544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -11.380 Clock  " "   -1.380       -11.380 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -23.222 Load  " "   -1.222       -23.222 Load " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -30.000 clock_generator:clock_in\|inst7  " "   -0.500       -30.000 clock_generator:clock_in\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -10.000 clock_generator:clock_in\|clock_divider_1024:inst101\|inst10  " "   -0.500       -10.000 clock_generator:clock_in\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 clock_generator:clock_in\|clock_divider_1024:inst102\|inst10  " "   -0.500        -7.000 clock_generator:clock_in\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449187888551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1449187888551 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1449187888730 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1449187888767 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1449187888767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1449187888877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  3 18:11:28 2015 " "Processing ended: Thu Dec  3 18:11:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1449187888877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1449187888877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1449187888877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1449187888877 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1449187889044 ""}
