INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Noni/OneDrive/Desktop/rar_bin/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSegDecoder
INFO: [VRFC 10-311] analyzing module decoder4
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module oneShot
INFO: [VRFC 10-311] analyzing module button
INFO: [VRFC 10-311] analyzing module bcdCounter
INFO: [VRFC 10-311] analyzing module stack
INFO: [VRFC 10-311] analyzing module Rom
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module aikenCounter
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol signal, assumed default net type wire [C:/Users/Noni/OneDrive/Desktop/rar_bin/project_1/project_1.srcs/sources_1/new/main.v:405]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Noni/OneDrive/Desktop/rar_bin/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
