{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488914552623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488914552625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 07 19:22:32 2017 " "Processing started: Tue Mar 07 19:22:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488914552625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488914552625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AdderDemo -c AdderDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off AdderDemo -c AdderDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488914552625 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1488914553104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderdemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adderdemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Behavioral " "Found design unit 1: FullAdder-Behavioral" {  } { { "AdderDemo.vhd" "" { Text "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AdderDemo.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488914570238 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "AdderDemo.vhd" "" { Text "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AdderDemo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488914570238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488914570238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder4-Structural " "Found design unit 1: Adder4-Structural" {  } { { "Adder4.vhd" "" { Text "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/Adder4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488914570238 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder4 " "Found entity 1: Adder4" {  } { { "Adder4.vhd" "" { Text "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/Adder4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488914570238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488914570238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderdemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adderdemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AdderDemo " "Found entity 1: AdderDemo" {  } { { "AdderDemo.bdf" "" { Schematic "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AdderDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488914570238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488914570238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub4-Structural " "Found design unit 1: AddSub4-Structural" {  } { { "AddSub4.vhd" "" { Text "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AddSub4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488914570238 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub4 " "Found entity 1: AddSub4" {  } { { "AddSub4.vhd" "" { Text "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AddSub4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488914570238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488914570238 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AdderDemo " "Elaborating entity \"AdderDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488914570291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4 Adder4:inst0 " "Elaborating entity \"Adder4\" for hierarchy \"Adder4:inst0\"" {  } { { "AdderDemo.bdf" "inst0" { Schematic "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AdderDemo.bdf" { { 120 248 400 232 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488914570291 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout Adder4.vhd(8) " "VHDL Signal Declaration warning at Adder4.vhd(8): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Adder4.vhd" "" { Text "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/Adder4.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1488914570307 "|Adder4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryOut Adder4.vhd(13) " "Verilog HDL or VHDL warning at Adder4.vhd(13): object \"carryOut\" assigned a value but never read" {  } { { "Adder4.vhd" "" { Text "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/Adder4.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488914570307 "|Adder4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FullAdder Adder4:inst0\|FullAdder:bit0 A:behavioral " "Elaborating entity \"FullAdder\" using architecture \"A:behavioral\" for hierarchy \"Adder4:inst0\|FullAdder:bit0\"" {  } { { "Adder4.vhd" "bit0" { Text "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/Adder4.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488914570307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub4 AddSub4:inst10 " "Elaborating entity \"AddSub4\" for hierarchy \"AddSub4:inst10\"" {  } { { "AdderDemo.bdf" "inst10" { Schematic "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AdderDemo.bdf" { { 320 520 672 432 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488914570307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Adder4 AddSub4:inst10\|Adder4:addsub A:structural " "Elaborating entity \"Adder4\" using architecture \"A:structural\" for hierarchy \"AddSub4:inst10\|Adder4:addsub\"" {  } { { "AddSub4.vhd" "addsub" { Text "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AddSub4.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488914570307 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout Adder4.vhd(8) " "VHDL Signal Declaration warning at Adder4.vhd(8): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Adder4.vhd" "" { Text "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/Adder4.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1488914570307 "|AdderDemo|AddSub4:inst1|Adder4:addsub"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryOut Adder4.vhd(13) " "Verilog HDL or VHDL warning at Adder4.vhd(13): object \"carryOut\" assigned a value but never read" {  } { { "Adder4.vhd" "" { Text "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/Adder4.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488914570307 "|AdderDemo|AddSub4:inst1|Adder4:addsub"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "AdderDemo.bdf" "" { Schematic "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AdderDemo.bdf" { { 272 144 322 288 "LEDR\[9..5\]" "" } { 144 400 578 160 "LEDR\[3..0\]" "" } { 160 400 576 176 "LEDR\[4\]" "" } { 344 672 867 360 "LEDR\[13..10\]" "" } { 360 672 848 376 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488914570924 "|AdderDemo|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "AdderDemo.bdf" "" { Schematic "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AdderDemo.bdf" { { 272 144 322 288 "LEDR\[9..5\]" "" } { 144 400 578 160 "LEDR\[3..0\]" "" } { 160 400 576 176 "LEDR\[4\]" "" } { 344 672 867 360 "LEDR\[13..10\]" "" } { 360 672 848 376 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488914570924 "|AdderDemo|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "AdderDemo.bdf" "" { Schematic "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AdderDemo.bdf" { { 272 144 322 288 "LEDR\[9..5\]" "" } { 144 400 578 160 "LEDR\[3..0\]" "" } { 160 400 576 176 "LEDR\[4\]" "" } { 344 672 867 360 "LEDR\[13..10\]" "" } { 360 672 848 376 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488914570924 "|AdderDemo|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "AdderDemo.bdf" "" { Schematic "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AdderDemo.bdf" { { 272 144 322 288 "LEDR\[9..5\]" "" } { 144 400 578 160 "LEDR\[3..0\]" "" } { 160 400 576 176 "LEDR\[4\]" "" } { 344 672 867 360 "LEDR\[13..10\]" "" } { 360 672 848 376 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488914570924 "|AdderDemo|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "AdderDemo.bdf" "" { Schematic "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AdderDemo.bdf" { { 272 144 322 288 "LEDR\[9..5\]" "" } { 144 400 578 160 "LEDR\[3..0\]" "" } { 160 400 576 176 "LEDR\[4\]" "" } { 344 672 867 360 "LEDR\[13..10\]" "" } { 360 672 848 376 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488914570924 "|AdderDemo|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "AdderDemo.bdf" "" { Schematic "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AdderDemo.bdf" { { 272 144 322 288 "LEDR\[9..5\]" "" } { 144 400 578 160 "LEDR\[3..0\]" "" } { 160 400 576 176 "LEDR\[4\]" "" } { 344 672 867 360 "LEDR\[13..10\]" "" } { 360 672 848 376 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488914570924 "|AdderDemo|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "AdderDemo.bdf" "" { Schematic "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AdderDemo.bdf" { { 272 144 322 288 "LEDR\[9..5\]" "" } { 144 400 578 160 "LEDR\[3..0\]" "" } { 160 400 576 176 "LEDR\[4\]" "" } { 344 672 867 360 "LEDR\[13..10\]" "" } { 360 672 848 376 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488914570924 "|AdderDemo|LEDR[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1488914570924 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1488914571040 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488914571826 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488914571826 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "AdderDemo.bdf" "" { Schematic "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AdderDemo.bdf" { { 160 80 248 176 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488914571879 "|AdderDemo|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "AdderDemo.bdf" "" { Schematic "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AdderDemo.bdf" { { 160 80 248 176 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488914571879 "|AdderDemo|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "AdderDemo.bdf" "" { Schematic "C:/Users/Vaio/Desktop/Universidade/ECT/1Ano/2Semestre/LSD/aula3/parte 1/AdderDemo.bdf" { { 376 344 512 392 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488914571879 "|AdderDemo|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1488914571879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488914571879 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488914571879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488914571879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488914571879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "858 " "Peak virtual memory: 858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488914571895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 07 19:22:51 2017 " "Processing ended: Tue Mar 07 19:22:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488914571895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488914571895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488914571895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488914571895 ""}
