<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2773" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2773{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_2773{left:625px;bottom:1141px;letter-spacing:-0.14px;}
#t3_2773{left:784px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2773{left:830px;bottom:68px;letter-spacing:0.12px;}
#t5_2773{left:70px;bottom:1083px;letter-spacing:0.17px;word-spacing:-0.02px;}
#t6_2773{left:70px;bottom:915px;letter-spacing:0.13px;}
#t7_2773{left:70px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_2773{left:70px;bottom:874px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t9_2773{left:70px;bottom:857px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_2773{left:70px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_2773{left:70px;bottom:823px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tc_2773{left:70px;bottom:807px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_2773{left:70px;bottom:782px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_2773{left:70px;bottom:765px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#tf_2773{left:70px;bottom:749px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tg_2773{left:70px;bottom:732px;letter-spacing:-0.18px;}
#th_2773{left:70px;bottom:707px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_2773{left:70px;bottom:690px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#tj_2773{left:70px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_2773{left:70px;bottom:640px;}
#tl_2773{left:96px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_2773{left:96px;bottom:626px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#tn_2773{left:70px;bottom:600px;}
#to_2773{left:96px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tp_2773{left:70px;bottom:577px;}
#tq_2773{left:96px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_2773{left:96px;bottom:564px;letter-spacing:-0.1px;}
#ts_2773{left:70px;bottom:537px;}
#tt_2773{left:96px;bottom:541px;letter-spacing:-0.16px;word-spacing:-0.6px;}
#tu_2773{left:96px;bottom:524px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tv_2773{left:70px;bottom:498px;}
#tw_2773{left:96px;bottom:501px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_2773{left:96px;bottom:484px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ty_2773{left:70px;bottom:458px;}
#tz_2773{left:96px;bottom:461px;letter-spacing:-0.16px;word-spacing:-0.62px;}
#t10_2773{left:96px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_2773{left:70px;bottom:418px;}
#t12_2773{left:96px;bottom:422px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t13_2773{left:96px;bottom:405px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_2773{left:70px;bottom:378px;}
#t15_2773{left:96px;bottom:382px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t16_2773{left:96px;bottom:365px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_2773{left:70px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_2773{left:70px;bottom:316px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t19_2773{left:70px;bottom:299px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_2773{left:70px;bottom:283px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1b_2773{left:70px;bottom:266px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#t1c_2773{left:70px;bottom:241px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#t1d_2773{left:70px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_2773{left:70px;bottom:208px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1f_2773{left:70px;bottom:191px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#t1g_2773{left:70px;bottom:174px;letter-spacing:-0.15px;}
#t1h_2773{left:75px;bottom:1050px;letter-spacing:-0.15px;}
#t1i_2773{left:186px;bottom:1050px;letter-spacing:-0.12px;}
#t1j_2773{left:316px;bottom:1050px;letter-spacing:-0.12px;}
#t1k_2773{left:75px;bottom:1027px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1l_2773{left:75px;bottom:1005px;letter-spacing:-0.14px;}
#t1m_2773{left:186px;bottom:1027px;letter-spacing:-0.14px;}
#t1n_2773{left:316px;bottom:1027px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1o_2773{left:316px;bottom:1005px;letter-spacing:-0.12px;}
#t1p_2773{left:316px;bottom:984px;letter-spacing:-0.12px;}
#t1q_2773{left:316px;bottom:962px;letter-spacing:-0.12px;}

.s1_2773{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2773{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2773{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2773{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2773{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_2773{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_2773{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2773{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2773" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2773Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2773" style="-webkit-user-select: none;"><object width="935" height="1210" data="2773/2773.svg" type="image/svg+xml" id="pdf2773" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2773" class="t s1_2773">GETSEC[SENTER]—Enter a Measured Environment </span>
<span id="t2_2773" class="t s2_2773">SAFER MODE EXTENSIONS REFERENCE </span>
<span id="t3_2773" class="t s1_2773">Vol. 2D </span><span id="t4_2773" class="t s1_2773">7-21 </span>
<span id="t5_2773" class="t s3_2773">GETSEC[SENTER]—Enter a Measured Environment </span>
<span id="t6_2773" class="t s4_2773">Description </span>
<span id="t7_2773" class="t s5_2773">The GETSEC[SENTER] instruction initiates the launch of a measured environment and places the initiating logical </span>
<span id="t8_2773" class="t s5_2773">processor (ILP) into the authenticated code execution mode. The SENTER leaf of GETSEC is selected with EAX set </span>
<span id="t9_2773" class="t s5_2773">to 4 at execution. The physical base address of the AC module to be loaded and authenticated is specified in EBX. </span>
<span id="ta_2773" class="t s5_2773">The size of the module in bytes is specified in ECX. EDX controls the level of functionality supported by the </span>
<span id="tb_2773" class="t s5_2773">measured environment launch. To enable the full functionality of the protected environment launch, EDX must be </span>
<span id="tc_2773" class="t s5_2773">initialized to zero. </span>
<span id="td_2773" class="t s5_2773">The authenticated code base address and size parameters (in bytes) are passed to the GETSEC[SENTER] instruc- </span>
<span id="te_2773" class="t s5_2773">tion using EBX and ECX respectively. The ILP evaluates the contents of these registers according to the rules for the </span>
<span id="tf_2773" class="t s5_2773">AC module address in GETSEC[ENTERACCS]. AC module execution follows the same rules, as set by </span>
<span id="tg_2773" class="t s5_2773">GETSEC[ENTERACCS]. </span>
<span id="th_2773" class="t s5_2773">The launching software must ensure that the TPM.ACCESS_0.activeLocality bit is clear before executing the </span>
<span id="ti_2773" class="t s5_2773">GETSEC[SENTER] instruction. </span>
<span id="tj_2773" class="t s5_2773">There are restrictions enforced by the processor for execution of the GETSEC[SENTER] instruction: </span>
<span id="tk_2773" class="t s6_2773">• </span><span id="tl_2773" class="t s5_2773">Execution is not allowed unless the processor is in protected mode or IA-32e mode with CPL = 0 and </span>
<span id="tm_2773" class="t s5_2773">EFLAGS.VM = 0. </span>
<span id="tn_2773" class="t s6_2773">• </span><span id="to_2773" class="t s5_2773">Processor cache must be available and not disabled using the CR0.CD and NW bits. </span>
<span id="tp_2773" class="t s6_2773">• </span><span id="tq_2773" class="t s5_2773">For enforcing consistency of operation with numeric exception reporting using Interrupt 16, CR0.NE must be </span>
<span id="tr_2773" class="t s5_2773">set. </span>
<span id="ts_2773" class="t s6_2773">• </span><span id="tt_2773" class="t s5_2773">An Intel TXT-capable chipset must be present as communicated to the processor by sampling of the power-on </span>
<span id="tu_2773" class="t s5_2773">configuration capability field after reset. </span>
<span id="tv_2773" class="t s6_2773">• </span><span id="tw_2773" class="t s5_2773">The processor can not be in authenticated code execution mode or already in a measured environment (as </span>
<span id="tx_2773" class="t s5_2773">launched by a previous GETSEC[ENTERACCS] or GETSEC[SENTER] instruction). </span>
<span id="ty_2773" class="t s6_2773">• </span><span id="tz_2773" class="t s5_2773">To avoid potential operability conflicts between modes, the processor is not allowed to execute this instruction </span>
<span id="t10_2773" class="t s5_2773">if it currently is in SMM or VMX operation. </span>
<span id="t11_2773" class="t s6_2773">• </span><span id="t12_2773" class="t s5_2773">To ensure consistent handling of SIPI messages, the processor executing the GETSEC[SENTER] instruction </span>
<span id="t13_2773" class="t s5_2773">must also be designated the BSP (boot-strap processor) as defined by IA32_APIC_BASE.BSP (Bit 8). </span>
<span id="t14_2773" class="t s6_2773">• </span><span id="t15_2773" class="t s5_2773">EDX must be initialized to a setting supportable by the processor. Unless enumeration by the GETSEC[PARAM- </span>
<span id="t16_2773" class="t s5_2773">ETERS] leaf reports otherwise, only a value of zero is supported. </span>
<span id="t17_2773" class="t s5_2773">Failure to abide by the above conditions results in the processor signaling a general protection violation. </span>
<span id="t18_2773" class="t s5_2773">This instruction leaf starts the launch of a measured environment by initiating a rendezvous sequence for all logical </span>
<span id="t19_2773" class="t s5_2773">processors in the platform. The rendezvous sequence involves the initiating logical processor sending a message </span>
<span id="t1a_2773" class="t s5_2773">(by executing GETSEC[SENTER]) and other responding logical processors (RLPs) acknowledging the message, </span>
<span id="t1b_2773" class="t s5_2773">thus synchronizing the RLP(s) with the ILP. </span>
<span id="t1c_2773" class="t s5_2773">In response to a message signaling the completion of rendezvous, RLPs clear the bootstrap processor indicator flag </span>
<span id="t1d_2773" class="t s5_2773">(IA32_APIC_BASE.BSP) and enter an SENTER sleep state. In this sleep state, RLPs enter an idle processor condi- </span>
<span id="t1e_2773" class="t s5_2773">tion while waiting to be activated after a measured environment has been established by the system executive. </span>
<span id="t1f_2773" class="t s5_2773">RLPs in the SENTER sleep state can only be activated by the GETSEC leaf function WAKEUP in a measured environ- </span>
<span id="t1g_2773" class="t s5_2773">ment. </span>
<span id="t1h_2773" class="t s7_2773">Opcode </span><span id="t1i_2773" class="t s7_2773">Instruction </span><span id="t1j_2773" class="t s7_2773">Description </span>
<span id="t1k_2773" class="t s8_2773">NP 0F 37 </span>
<span id="t1l_2773" class="t s8_2773">(EAX=4) </span>
<span id="t1m_2773" class="t s8_2773">GETSEC[SENTER] </span><span id="t1n_2773" class="t s8_2773">Launch a measured environment. </span>
<span id="t1o_2773" class="t s8_2773">EBX holds the SINIT authenticated code module physical base address. </span>
<span id="t1p_2773" class="t s8_2773">ECX holds the SINIT authenticated code module size (bytes). </span>
<span id="t1q_2773" class="t s8_2773">EDX controls the level of functionality supported by the measured environment launch. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
