--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Feb 21 13:53:31 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets sys_clk_c]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 987.510ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \m_music_play/music_tone_i0_i2  (from sys_clk_c +)
   Destination:    FD1S3AX    D              \m_beep/piano_out_20  (to sys_clk_c +)

   Delay:                  12.330ns  (43.2% logic, 56.8% route), 16 logic levels.

 Constraint Details:

     12.330ns data_path \m_music_play/music_tone_i0_i2 to \m_beep/piano_out_20 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 987.510ns

 Path Details: \m_music_play/music_tone_i0_i2 to \m_beep/piano_out_20

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \m_music_play/music_tone_i0_i2 (from sys_clk_c)
Route        31   e 2.095                                  music_tone[2]
LUT4        ---     0.493              D to Z              \m_beep/n18_bdd_4_lut_2542_4_lut
Route         1   e 0.020                                  \m_beep/n2930
MUXL5       ---     0.233           ALUT to Z              \m_beep/i2543
Route         1   e 0.941                                  \m_beep/time_end[0]
A1_TO_FCO   ---     0.827           B[2] to COUT           \m_beep/add_209_1
Route         1   e 0.020                                  \m_beep/n2457
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_3
Route         1   e 0.020                                  \m_beep/n2458
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_5
Route         1   e 0.020                                  \m_beep/n2459
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_7
Route         1   e 0.020                                  \m_beep/n2460
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_9
Route         1   e 0.020                                  \m_beep/n2461
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_11
Route         1   e 0.020                                  \m_beep/n2462
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_13
Route         1   e 0.020                                  \m_beep/n2463
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_15
Route         1   e 0.020                                  \m_beep/n2464
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_17
Route         1   e 0.020                                  \m_beep/n2465
FCI_TO_F    ---     0.598            CIN to S[2]           \m_beep/add_209_19
Route         1   e 0.941                                  \m_beep/n436
LUT4        ---     0.493              B to Z              \m_beep/i13_4_lut
Route         1   e 0.941                                  \m_beep/n31
LUT4        ---     0.493              A to Z              \m_beep/i16_4_lut
Route         1   e 0.941                                  \m_beep/n34
LUT4        ---     0.493              C to Z              \m_beep/i1_4_lut
Route         1   e 0.941                                  \m_beep/piano_out_N_114
                  --------
                   12.330  (43.2% logic, 56.8% route), 16 logic levels.


Passed:  The following path meets requirements by 987.510ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \m_music_play/music_tone_i0_i2  (from sys_clk_c +)
   Destination:    FD1S3AX    D              \m_beep/piano_out_20  (to sys_clk_c +)

   Delay:                  12.330ns  (43.2% logic, 56.8% route), 16 logic levels.

 Constraint Details:

     12.330ns data_path \m_music_play/music_tone_i0_i2 to \m_beep/piano_out_20 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 987.510ns

 Path Details: \m_music_play/music_tone_i0_i2 to \m_beep/piano_out_20

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \m_music_play/music_tone_i0_i2 (from sys_clk_c)
Route        31   e 2.095                                  music_tone[2]
LUT4        ---     0.493              B to Z              \m_beep/n18_bdd_4_lut_2577
Route         1   e 0.020                                  \m_beep/n2931
MUXL5       ---     0.233           BLUT to Z              \m_beep/i2543
Route         1   e 0.941                                  \m_beep/time_end[0]
A1_TO_FCO   ---     0.827           B[2] to COUT           \m_beep/add_209_1
Route         1   e 0.020                                  \m_beep/n2457
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_3
Route         1   e 0.020                                  \m_beep/n2458
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_5
Route         1   e 0.020                                  \m_beep/n2459
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_7
Route         1   e 0.020                                  \m_beep/n2460
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_9
Route         1   e 0.020                                  \m_beep/n2461
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_11
Route         1   e 0.020                                  \m_beep/n2462
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_13
Route         1   e 0.020                                  \m_beep/n2463
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_15
Route         1   e 0.020                                  \m_beep/n2464
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_17
Route         1   e 0.020                                  \m_beep/n2465
FCI_TO_F    ---     0.598            CIN to S[2]           \m_beep/add_209_19
Route         1   e 0.941                                  \m_beep/n436
LUT4        ---     0.493              B to Z              \m_beep/i13_4_lut
Route         1   e 0.941                                  \m_beep/n31
LUT4        ---     0.493              A to Z              \m_beep/i16_4_lut
Route         1   e 0.941                                  \m_beep/n34
LUT4        ---     0.493              C to Z              \m_beep/i1_4_lut
Route         1   e 0.941                                  \m_beep/piano_out_N_114
                  --------
                   12.330  (43.2% logic, 56.8% route), 16 logic levels.


Passed:  The following path meets requirements by 987.512ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \m_music_play/music_tone_i0_i1  (from sys_clk_c +)
   Destination:    FD1S3AX    D              \m_beep/piano_out_20  (to sys_clk_c +)

   Delay:                  12.328ns  (43.2% logic, 56.8% route), 16 logic levels.

 Constraint Details:

     12.328ns data_path \m_music_play/music_tone_i0_i1 to \m_beep/piano_out_20 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 987.512ns

 Path Details: \m_music_play/music_tone_i0_i1 to \m_beep/piano_out_20

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \m_music_play/music_tone_i0_i1 (from sys_clk_c)
Route        30   e 2.093                                  music_tone[1]
LUT4        ---     0.493              B to Z              \m_beep/n18_bdd_4_lut_2542_4_lut
Route         1   e 0.020                                  \m_beep/n2930
MUXL5       ---     0.233           ALUT to Z              \m_beep/i2543
Route         1   e 0.941                                  \m_beep/time_end[0]
A1_TO_FCO   ---     0.827           B[2] to COUT           \m_beep/add_209_1
Route         1   e 0.020                                  \m_beep/n2457
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_3
Route         1   e 0.020                                  \m_beep/n2458
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_5
Route         1   e 0.020                                  \m_beep/n2459
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_7
Route         1   e 0.020                                  \m_beep/n2460
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_9
Route         1   e 0.020                                  \m_beep/n2461
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_11
Route         1   e 0.020                                  \m_beep/n2462
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_13
Route         1   e 0.020                                  \m_beep/n2463
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_15
Route         1   e 0.020                                  \m_beep/n2464
FCI_TO_FCO  ---     0.157            CIN to COUT           \m_beep/add_209_17
Route         1   e 0.020                                  \m_beep/n2465
FCI_TO_F    ---     0.598            CIN to S[2]           \m_beep/add_209_19
Route         1   e 0.941                                  \m_beep/n436
LUT4        ---     0.493              B to Z              \m_beep/i13_4_lut
Route         1   e 0.941                                  \m_beep/n31
LUT4        ---     0.493              A to Z              \m_beep/i16_4_lut
Route         1   e 0.941                                  \m_beep/n34
LUT4        ---     0.493              C to Z              \m_beep/i1_4_lut
Route         1   e 0.941                                  \m_beep/piano_out_N_114
                  --------
                   12.328  (43.2% logic, 56.8% route), 16 logic levels.

Report: 12.490 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sys_clk_c]               |  1000.000 ns|    12.490 ns|    16  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  8035 paths, 445 nets, and 1178 connections (97.9% coverage)


Peak memory: 73445376 bytes, TRCE: 5009408 bytes, DLYMAN: 28672 bytes
CPU_TIME_REPORT: 0 secs 
