INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/run_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'run_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/set_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'set_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/set_alarm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'set_alarm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/segment_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'segment_driver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/btn_debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'btn_debouncer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Alarm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/segment_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seven_segment'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/segment_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'segment_clk_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/diel1/de1/Labs/Project/vhdl_alarm_clock/vhdl_alarm_clock.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
