$comment
	File created using the following command:
		vcd file v_system.msim.vcd -direction
$end
$date
	Mon Feb 12 09:11:05 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module v_system_vhd_vec_tst $end
$var wire 1 ! BN [5] $end
$var wire 1 " BN [4] $end
$var wire 1 # BN [3] $end
$var wire 1 $ BN [2] $end
$var wire 1 % BN [1] $end
$var wire 1 & BN [0] $end
$var wire 1 ' D0 [6] $end
$var wire 1 ( D0 [5] $end
$var wire 1 ) D0 [4] $end
$var wire 1 * D0 [3] $end
$var wire 1 + D0 [2] $end
$var wire 1 , D0 [1] $end
$var wire 1 - D0 [0] $end
$var wire 1 . D1 [6] $end
$var wire 1 / D1 [5] $end
$var wire 1 0 D1 [4] $end
$var wire 1 1 D1 [3] $end
$var wire 1 2 D1 [2] $end
$var wire 1 3 D1 [1] $end
$var wire 1 4 D1 [0] $end
$var wire 1 5 greater $end
$var wire 1 6 lower $end
$var wire 1 7 validate $end

$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var wire 1 ; devoe $end
$var wire 1 < devclrn $end
$var wire 1 = devpor $end
$var wire 1 > ww_devoe $end
$var wire 1 ? ww_devclrn $end
$var wire 1 @ ww_devpor $end
$var wire 1 A ww_BN [5] $end
$var wire 1 B ww_BN [4] $end
$var wire 1 C ww_BN [3] $end
$var wire 1 D ww_BN [2] $end
$var wire 1 E ww_BN [1] $end
$var wire 1 F ww_BN [0] $end
$var wire 1 G ww_validate $end
$var wire 1 H ww_D1 [6] $end
$var wire 1 I ww_D1 [5] $end
$var wire 1 J ww_D1 [4] $end
$var wire 1 K ww_D1 [3] $end
$var wire 1 L ww_D1 [2] $end
$var wire 1 M ww_D1 [1] $end
$var wire 1 N ww_D1 [0] $end
$var wire 1 O ww_D0 [6] $end
$var wire 1 P ww_D0 [5] $end
$var wire 1 Q ww_D0 [4] $end
$var wire 1 R ww_D0 [3] $end
$var wire 1 S ww_D0 [2] $end
$var wire 1 T ww_D0 [1] $end
$var wire 1 U ww_D0 [0] $end
$var wire 1 V ww_greater $end
$var wire 1 W ww_lower $end
$var wire 1 X \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 Y \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 Z \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 [ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 \ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 ] \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 ^ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 _ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 ` \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 a \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 b \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 c \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 d \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 e \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 f \D1[0]~output_o\ $end
$var wire 1 g \D1[1]~output_o\ $end
$var wire 1 h \D1[2]~output_o\ $end
$var wire 1 i \D1[3]~output_o\ $end
$var wire 1 j \D1[4]~output_o\ $end
$var wire 1 k \D1[5]~output_o\ $end
$var wire 1 l \D1[6]~output_o\ $end
$var wire 1 m \D0[0]~output_o\ $end
$var wire 1 n \D0[1]~output_o\ $end
$var wire 1 o \D0[2]~output_o\ $end
$var wire 1 p \D0[3]~output_o\ $end
$var wire 1 q \D0[4]~output_o\ $end
$var wire 1 r \D0[5]~output_o\ $end
$var wire 1 s \D0[6]~output_o\ $end
$var wire 1 t \greater~output_o\ $end
$var wire 1 u \lower~output_o\ $end
$var wire 1 v \validate~input_o\ $end
$var wire 1 w \BN[5]~input_o\ $end
$var wire 1 x \BN[4]~input_o\ $end
$var wire 1 y \u6|and_out_1[0]~0_combout\ $end
$var wire 1 z \u6|and_out_1[2]~1_combout\ $end
$var wire 1 { \u6|and_out_1[4]~2_combout\ $end
$var wire 1 | \u6|and_out_1[5]~3_combout\ $end
$var wire 1 } \u9|and_out_4~0_combout\ $end
$var wire 1 ~ \BN[2]~input_o\ $end
$var wire 1 !! \BN[1]~input_o\ $end
$var wire 1 "! \BN[0]~input_o\ $end
$var wire 1 #! \BN[3]~input_o\ $end
$var wire 1 $! \u7|and_out_2[1]~2_combout\ $end
$var wire 1 %! \u7|and_out_2[0]~3_combout\ $end
$var wire 1 &! \u7|and_out_2[1]~4_combout\ $end
$var wire 1 '! \u7|and_out_2[2]~5_combout\ $end
$var wire 1 (! \u7|and_out_2[3]~6_combout\ $end
$var wire 1 )! \u7|and_out_2[3]~7_combout\ $end
$var wire 1 *! \u7|and_out_2[4]~9_combout\ $end
$var wire 1 +! \u7|and_out_2[4]~8_combout\ $end
$var wire 1 ,! \u7|and_out_2[4]~10_combout\ $end
$var wire 1 -! \u7|and_out_2[5]~11_combout\ $end
$var wire 1 .! \u7|and_out_2[6]~13_combout\ $end
$var wire 1 /! \u8|and_out_3~0_combout\ $end
$var wire 1 0! \u7|and_out_2[6]~12_combout\ $end
$var wire 1 1! \u9|and_out_4~combout\ $end
$var wire 1 2! \u7|ALT_INV_and_out_2[2]~5_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
05
06
17
08
19
x:
1;
1<
1=
1>
1?
1@
1G
0V
0W
0b
zc
zd
ze
1f
0g
0h
1i
1j
1k
1l
1m
1n
0o
0p
0q
0r
0s
0t
0u
1v
0w
1x
1y
0z
1{
1|
1}
1~
1!!
0"!
0#!
1$!
1%!
1&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
0!
1"
0#
1$
1%
0&
1.
1/
10
11
02
03
14
0'
0(
0)
0*
0+
1,
1-
0A
1B
0C
1D
1E
0F
1H
1I
1J
1K
0L
0M
1N
0O
0P
0Q
0R
0S
1T
1U
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
$end
#100000
1!
0"
1#
1&
1F
1C
0B
1A
1w
0x
1#!
1"!
0%!
0&!
1,!
1-!
1.!
10!
0$!
1*!
0{
11!
0y
1z
0}
1/!
1t
0l
1h
0f
0i
1u
0j
1s
1r
1q
0n
0m
0,!
0-!
0.!
01!
1V
0H
1L
0N
0K
1W
0J
1O
1P
1Q
0T
0U
0u
0s
0r
0q
15
04
12
01
00
0.
16
0-
0,
1)
1(
1'
0W
0O
0P
0Q
06
0)
0(
0'
#120000
07
0G
0v
0z
0|
0/!
0t
0k
0h
0V
0I
0L
05
02
0/
#200000
0#
0C
0#!
1(!
0*!
#300000
1#
0!
0&
0%
0F
0E
1C
0A
0w
1#!
0!!
0"!
00!
0(!
1*!
#400000
1!
1&
1%
1"
1F
1E
1B
1A
1w
1x
1!!
1"!
10!
#500000
0!
0%
0$
0E
0D
0A
0w
0~
0!!
1(!
0*!
00!
#600000
0&
0"
0#
0F
0C
0B
0x
0#!
0"!
0(!
#700000
1&
1#
1%
1$
1F
1E
1D
1C
1#!
1~
1!!
1"!
10!
1*!
#800000
0#
0%
0E
0C
0#!
0!!
00!
0*!
#880000
17
1G
1v
1}
1$!
1+!
1,!
1q
1l
1&!
11!
1Q
1H
1u
1n
1)
1.
1W
1T
16
1,
#900000
1#
1%
0&
1!
0F
1E
1C
1A
1w
1#!
1!!
0"!
1%!
0$!
1*!
0+!
1z
1|
0}
1/!
1t
0l
1k
1h
1m
01!
0,!
0%!
0&!
1V
0H
1I
1L
1U
0n
0m
0q
0u
15
12
1/
0.
1-
0T
0U
0Q
0W
0-
0,
0)
06
#1000000
0#
0%
1&
0$
1"
1F
0E
0D
0C
1B
1x
0#!
0~
0!!
1"!
1$!
1(!
0*!
0z
1{
1j
0h
1,!
1)!
1%!
1-!
1.!
1J
0L
1s
1r
1m
1p
1q
02
10
1O
1P
1U
1R
1Q
1-
1*
1)
1(
1'
#1020000
07
0G
0v
0{
0|
0$!
0)!
0,!
0/!
0t
0q
0p
0k
0j
0%!
0-!
0.!
0V
0Q
0R
0I
0J
0s
0r
0m
05
0*
0)
00
0/
0O
0P
0U
0-
0(
0'
#1100000
1#
0"
0!
1C
0B
0A
0w
0x
1#!
#1200000
