// Seed: 639895857
module module_0;
  reg id_1;
  always_latch @(negedge 1 or id_1) id_1 <= #id_1 id_1;
  wire id_2;
endmodule
module module_1;
  wire id_1 = id_1;
  module_0();
endmodule
module module_2 (
    input  tri0  id_0,
    output uwire id_1
);
  wire id_3;
  module_0();
endmodule
module module_3 (
    input  tri   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output wor   id_3,
    output tri0  id_4,
    input  tri   id_5,
    output tri0  id_6,
    output wire  id_7
);
  tri1  id_9;
  uwire id_10 = id_9;
  module_0();
  initial begin
    for (id_9 = id_9 * id_2; id_2; id_4 = id_9) begin
      id_10 = 'h0;
      if (id_0 <= id_2) id_7 = 1;
    end
  end
endmodule
