 force `RTL_PATH_FPGA_TOP.top_52_a2f[23] = a;
 force `RTL_PATH_FPGA_TOP.top_52_a2f[22] = b;
 force c = `RTL_PATH_FPGA_TOP.top_47_f2a[37];
