
UTS_TamiyaCounter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003118  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08003224  08003224  00013224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003298  08003298  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003298  08003298  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003298  08003298  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003298  08003298  00013298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800329c  0800329c  0001329c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080032a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000fc  20000070  08003310  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000016c  08003310  0002016c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009da0  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001d9a  00000000  00000000  00029e39  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000890  00000000  00000000  0002bbd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000788  00000000  00000000  0002c468  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014ac7  00000000  00000000  0002cbf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000918c  00000000  00000000  000416b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006ffd8  00000000  00000000  0004a843  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ba81b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023e8  00000000  00000000  000ba898  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	0800320c 	.word	0x0800320c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	0800320c 	.word	0x0800320c

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 fdd7 	bl	8000d10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f002 fa5c 	bl	8002624 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 fdef 	bl	8000d7a <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 fdb7 	bl	8000d26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000098 	.word	0x20000098

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000098 	.word	0x20000098

08000210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000218:	f7ff fff0 	bl	80001fc <HAL_GetTick>
 800021c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000228:	d005      	beq.n	8000236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800022a:	4b09      	ldr	r3, [pc, #36]	; (8000250 <HAL_Delay+0x40>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	461a      	mov	r2, r3
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	4413      	add	r3, r2
 8000234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000236:	bf00      	nop
 8000238:	f7ff ffe0 	bl	80001fc <HAL_GetTick>
 800023c:	4602      	mov	r2, r0
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	1ad3      	subs	r3, r2, r3
 8000242:	68fa      	ldr	r2, [r7, #12]
 8000244:	429a      	cmp	r2, r3
 8000246:	d8f7      	bhi.n	8000238 <HAL_Delay+0x28>
  {
  }
}
 8000248:	bf00      	nop
 800024a:	3710      	adds	r7, #16
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	20000004 	.word	0x20000004

08000254 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b086      	sub	sp, #24
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800025c:	2300      	movs	r3, #0
 800025e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000260:	2300      	movs	r3, #0
 8000262:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000264:	2300      	movs	r3, #0
 8000266:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000268:	2300      	movs	r3, #0
 800026a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	2b00      	cmp	r3, #0
 8000270:	d101      	bne.n	8000276 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000272:	2301      	movs	r3, #1
 8000274:	e0be      	b.n	80003f4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	689b      	ldr	r3, [r3, #8]
 800027a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000280:	2b00      	cmp	r3, #0
 8000282:	d109      	bne.n	8000298 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	2200      	movs	r2, #0
 8000288:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	2200      	movs	r2, #0
 800028e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000292:	6878      	ldr	r0, [r7, #4]
 8000294:	f002 f9f8 	bl	8002688 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000298:	6878      	ldr	r0, [r7, #4]
 800029a:	f000 fbc3 	bl	8000a24 <ADC_ConversionStop_Disable>
 800029e:	4603      	mov	r3, r0
 80002a0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002a6:	f003 0310 	and.w	r3, r3, #16
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8099 	bne.w	80003e2 <HAL_ADC_Init+0x18e>
 80002b0:	7dfb      	ldrb	r3, [r7, #23]
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	f040 8095 	bne.w	80003e2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002bc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80002c0:	f023 0302 	bic.w	r3, r3, #2
 80002c4:	f043 0202 	orr.w	r2, r3, #2
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80002d4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	7b1b      	ldrb	r3, [r3, #12]
 80002da:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80002dc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80002de:	68ba      	ldr	r2, [r7, #8]
 80002e0:	4313      	orrs	r3, r2
 80002e2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	689b      	ldr	r3, [r3, #8]
 80002e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80002ec:	d003      	beq.n	80002f6 <HAL_ADC_Init+0xa2>
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	689b      	ldr	r3, [r3, #8]
 80002f2:	2b01      	cmp	r3, #1
 80002f4:	d102      	bne.n	80002fc <HAL_ADC_Init+0xa8>
 80002f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002fa:	e000      	b.n	80002fe <HAL_ADC_Init+0xaa>
 80002fc:	2300      	movs	r3, #0
 80002fe:	693a      	ldr	r2, [r7, #16]
 8000300:	4313      	orrs	r3, r2
 8000302:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	7d1b      	ldrb	r3, [r3, #20]
 8000308:	2b01      	cmp	r3, #1
 800030a:	d119      	bne.n	8000340 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	7b1b      	ldrb	r3, [r3, #12]
 8000310:	2b00      	cmp	r3, #0
 8000312:	d109      	bne.n	8000328 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	699b      	ldr	r3, [r3, #24]
 8000318:	3b01      	subs	r3, #1
 800031a:	035a      	lsls	r2, r3, #13
 800031c:	693b      	ldr	r3, [r7, #16]
 800031e:	4313      	orrs	r3, r2
 8000320:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000324:	613b      	str	r3, [r7, #16]
 8000326:	e00b      	b.n	8000340 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800032c:	f043 0220 	orr.w	r2, r3, #32
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000338:	f043 0201 	orr.w	r2, r3, #1
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	685b      	ldr	r3, [r3, #4]
 8000346:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	693a      	ldr	r2, [r7, #16]
 8000350:	430a      	orrs	r2, r1
 8000352:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	689a      	ldr	r2, [r3, #8]
 800035a:	4b28      	ldr	r3, [pc, #160]	; (80003fc <HAL_ADC_Init+0x1a8>)
 800035c:	4013      	ands	r3, r2
 800035e:	687a      	ldr	r2, [r7, #4]
 8000360:	6812      	ldr	r2, [r2, #0]
 8000362:	68b9      	ldr	r1, [r7, #8]
 8000364:	430b      	orrs	r3, r1
 8000366:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	689b      	ldr	r3, [r3, #8]
 800036c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000370:	d003      	beq.n	800037a <HAL_ADC_Init+0x126>
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	689b      	ldr	r3, [r3, #8]
 8000376:	2b01      	cmp	r3, #1
 8000378:	d104      	bne.n	8000384 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	691b      	ldr	r3, [r3, #16]
 800037e:	3b01      	subs	r3, #1
 8000380:	051b      	lsls	r3, r3, #20
 8000382:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800038a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	68fa      	ldr	r2, [r7, #12]
 8000394:	430a      	orrs	r2, r1
 8000396:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	689a      	ldr	r2, [r3, #8]
 800039e:	4b18      	ldr	r3, [pc, #96]	; (8000400 <HAL_ADC_Init+0x1ac>)
 80003a0:	4013      	ands	r3, r2
 80003a2:	68ba      	ldr	r2, [r7, #8]
 80003a4:	429a      	cmp	r2, r3
 80003a6:	d10b      	bne.n	80003c0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	2200      	movs	r2, #0
 80003ac:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003b2:	f023 0303 	bic.w	r3, r3, #3
 80003b6:	f043 0201 	orr.w	r2, r3, #1
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80003be:	e018      	b.n	80003f2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003c4:	f023 0312 	bic.w	r3, r3, #18
 80003c8:	f043 0210 	orr.w	r2, r3, #16
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003d4:	f043 0201 	orr.w	r2, r3, #1
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80003dc:	2301      	movs	r3, #1
 80003de:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80003e0:	e007      	b.n	80003f2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003e6:	f043 0210 	orr.w	r2, r3, #16
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80003ee:	2301      	movs	r3, #1
 80003f0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80003f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80003f4:	4618      	mov	r0, r3
 80003f6:	3718      	adds	r7, #24
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	ffe1f7fd 	.word	0xffe1f7fd
 8000400:	ff1f0efe 	.word	0xff1f0efe

08000404 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b086      	sub	sp, #24
 8000408:	af00      	add	r7, sp, #0
 800040a:	60f8      	str	r0, [r7, #12]
 800040c:	60b9      	str	r1, [r7, #8]
 800040e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000410:	2300      	movs	r3, #0
 8000412:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000414:	68fb      	ldr	r3, [r7, #12]
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	4a64      	ldr	r2, [pc, #400]	; (80005ac <HAL_ADC_Start_DMA+0x1a8>)
 800041a:	4293      	cmp	r3, r2
 800041c:	d004      	beq.n	8000428 <HAL_ADC_Start_DMA+0x24>
 800041e:	68fb      	ldr	r3, [r7, #12]
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	4a63      	ldr	r2, [pc, #396]	; (80005b0 <HAL_ADC_Start_DMA+0x1ac>)
 8000424:	4293      	cmp	r3, r2
 8000426:	d106      	bne.n	8000436 <HAL_ADC_Start_DMA+0x32>
 8000428:	4b60      	ldr	r3, [pc, #384]	; (80005ac <HAL_ADC_Start_DMA+0x1a8>)
 800042a:	685b      	ldr	r3, [r3, #4]
 800042c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000430:	2b00      	cmp	r3, #0
 8000432:	f040 80b3 	bne.w	800059c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000436:	68fb      	ldr	r3, [r7, #12]
 8000438:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800043c:	2b01      	cmp	r3, #1
 800043e:	d101      	bne.n	8000444 <HAL_ADC_Start_DMA+0x40>
 8000440:	2302      	movs	r3, #2
 8000442:	e0ae      	b.n	80005a2 <HAL_ADC_Start_DMA+0x19e>
 8000444:	68fb      	ldr	r3, [r7, #12]
 8000446:	2201      	movs	r2, #1
 8000448:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800044c:	68f8      	ldr	r0, [r7, #12]
 800044e:	f000 fa97 	bl	8000980 <ADC_Enable>
 8000452:	4603      	mov	r3, r0
 8000454:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000456:	7dfb      	ldrb	r3, [r7, #23]
 8000458:	2b00      	cmp	r3, #0
 800045a:	f040 809a 	bne.w	8000592 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800045e:	68fb      	ldr	r3, [r7, #12]
 8000460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000462:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000466:	f023 0301 	bic.w	r3, r3, #1
 800046a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800046e:	68fb      	ldr	r3, [r7, #12]
 8000470:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000472:	68fb      	ldr	r3, [r7, #12]
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	4a4e      	ldr	r2, [pc, #312]	; (80005b0 <HAL_ADC_Start_DMA+0x1ac>)
 8000478:	4293      	cmp	r3, r2
 800047a:	d105      	bne.n	8000488 <HAL_ADC_Start_DMA+0x84>
 800047c:	4b4b      	ldr	r3, [pc, #300]	; (80005ac <HAL_ADC_Start_DMA+0x1a8>)
 800047e:	685b      	ldr	r3, [r3, #4]
 8000480:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000484:	2b00      	cmp	r3, #0
 8000486:	d115      	bne.n	80004b4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000488:	68fb      	ldr	r3, [r7, #12]
 800048a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800048c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000494:	68fb      	ldr	r3, [r7, #12]
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	685b      	ldr	r3, [r3, #4]
 800049a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d026      	beq.n	80004f0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80004a2:	68fb      	ldr	r3, [r7, #12]
 80004a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004a6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80004aa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80004ae:	68fb      	ldr	r3, [r7, #12]
 80004b0:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80004b2:	e01d      	b.n	80004f0 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80004b4:	68fb      	ldr	r3, [r7, #12]
 80004b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004b8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80004c0:	68fb      	ldr	r3, [r7, #12]
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4a39      	ldr	r2, [pc, #228]	; (80005ac <HAL_ADC_Start_DMA+0x1a8>)
 80004c6:	4293      	cmp	r3, r2
 80004c8:	d004      	beq.n	80004d4 <HAL_ADC_Start_DMA+0xd0>
 80004ca:	68fb      	ldr	r3, [r7, #12]
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	4a38      	ldr	r2, [pc, #224]	; (80005b0 <HAL_ADC_Start_DMA+0x1ac>)
 80004d0:	4293      	cmp	r3, r2
 80004d2:	d10d      	bne.n	80004f0 <HAL_ADC_Start_DMA+0xec>
 80004d4:	4b35      	ldr	r3, [pc, #212]	; (80005ac <HAL_ADC_Start_DMA+0x1a8>)
 80004d6:	685b      	ldr	r3, [r3, #4]
 80004d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d007      	beq.n	80004f0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004e4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80004e8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d006      	beq.n	800050a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000500:	f023 0206 	bic.w	r2, r3, #6
 8000504:	68fb      	ldr	r3, [r7, #12]
 8000506:	62da      	str	r2, [r3, #44]	; 0x2c
 8000508:	e002      	b.n	8000510 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800050a:	68fb      	ldr	r3, [r7, #12]
 800050c:	2200      	movs	r2, #0
 800050e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000510:	68fb      	ldr	r3, [r7, #12]
 8000512:	2200      	movs	r2, #0
 8000514:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	6a1b      	ldr	r3, [r3, #32]
 800051c:	4a25      	ldr	r2, [pc, #148]	; (80005b4 <HAL_ADC_Start_DMA+0x1b0>)
 800051e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000520:	68fb      	ldr	r3, [r7, #12]
 8000522:	6a1b      	ldr	r3, [r3, #32]
 8000524:	4a24      	ldr	r2, [pc, #144]	; (80005b8 <HAL_ADC_Start_DMA+0x1b4>)
 8000526:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000528:	68fb      	ldr	r3, [r7, #12]
 800052a:	6a1b      	ldr	r3, [r3, #32]
 800052c:	4a23      	ldr	r2, [pc, #140]	; (80005bc <HAL_ADC_Start_DMA+0x1b8>)
 800052e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	f06f 0202 	mvn.w	r2, #2
 8000538:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800053a:	68fb      	ldr	r3, [r7, #12]
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	689a      	ldr	r2, [r3, #8]
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000548:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800054a:	68fb      	ldr	r3, [r7, #12]
 800054c:	6a18      	ldr	r0, [r3, #32]
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	334c      	adds	r3, #76	; 0x4c
 8000554:	4619      	mov	r1, r3
 8000556:	68ba      	ldr	r2, [r7, #8]
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	f000 fc75 	bl	8000e48 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	689b      	ldr	r3, [r3, #8]
 8000564:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000568:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800056c:	d108      	bne.n	8000580 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	689a      	ldr	r2, [r3, #8]
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800057c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800057e:	e00f      	b.n	80005a0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	689a      	ldr	r2, [r3, #8]
 8000586:	68fb      	ldr	r3, [r7, #12]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800058e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000590:	e006      	b.n	80005a0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	2200      	movs	r2, #0
 8000596:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800059a:	e001      	b.n	80005a0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800059c:	2301      	movs	r3, #1
 800059e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80005a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80005a2:	4618      	mov	r0, r3
 80005a4:	3718      	adds	r7, #24
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	40012400 	.word	0x40012400
 80005b0:	40012800 	.word	0x40012800
 80005b4:	08000a99 	.word	0x08000a99
 80005b8:	08000b15 	.word	0x08000b15
 80005bc:	08000b31 	.word	0x08000b31

080005c0 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	685b      	ldr	r3, [r3, #4]
 80005ce:	f003 0320 	and.w	r3, r3, #32
 80005d2:	2b20      	cmp	r3, #32
 80005d4:	d140      	bne.n	8000658 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	f003 0302 	and.w	r3, r3, #2
 80005e0:	2b02      	cmp	r3, #2
 80005e2:	d139      	bne.n	8000658 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005e8:	f003 0310 	and.w	r3, r3, #16
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d105      	bne.n	80005fc <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005f4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	689b      	ldr	r3, [r3, #8]
 8000602:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000606:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800060a:	d11d      	bne.n	8000648 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000610:	2b00      	cmp	r3, #0
 8000612:	d119      	bne.n	8000648 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	685a      	ldr	r2, [r3, #4]
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	f022 0220 	bic.w	r2, r2, #32
 8000622:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000628:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000634:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000638:	2b00      	cmp	r3, #0
 800063a:	d105      	bne.n	8000648 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000640:	f043 0201 	orr.w	r2, r3, #1
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8000648:	6878      	ldr	r0, [r7, #4]
 800064a:	f000 f87c 	bl	8000746 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	f06f 0212 	mvn.w	r2, #18
 8000656:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	685b      	ldr	r3, [r3, #4]
 800065e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000662:	2b80      	cmp	r3, #128	; 0x80
 8000664:	d14f      	bne.n	8000706 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	f003 0304 	and.w	r3, r3, #4
 8000670:	2b04      	cmp	r3, #4
 8000672:	d148      	bne.n	8000706 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000678:	f003 0310 	and.w	r3, r3, #16
 800067c:	2b00      	cmp	r3, #0
 800067e:	d105      	bne.n	800068c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000684:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	689b      	ldr	r3, [r3, #8]
 8000692:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8000696:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800069a:	d012      	beq.n	80006c2 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	685b      	ldr	r3, [r3, #4]
 80006a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d125      	bne.n	80006f6 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	689b      	ldr	r3, [r3, #8]
 80006b0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80006b4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80006b8:	d11d      	bne.n	80006f6 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d119      	bne.n	80006f6 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	685a      	ldr	r2, [r3, #4]
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80006d0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d105      	bne.n	80006f6 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006ee:	f043 0201 	orr.w	r2, r3, #1
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80006f6:	6878      	ldr	r0, [r7, #4]
 80006f8:	f000 fa34 	bl	8000b64 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	f06f 020c 	mvn.w	r2, #12
 8000704:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	685b      	ldr	r3, [r3, #4]
 800070c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000710:	2b40      	cmp	r3, #64	; 0x40
 8000712:	d114      	bne.n	800073e <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f003 0301 	and.w	r3, r3, #1
 800071e:	2b01      	cmp	r3, #1
 8000720:	d10d      	bne.n	800073e <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000726:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800072e:	6878      	ldr	r0, [r7, #4]
 8000730:	f000 f81b 	bl	800076a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	f06f 0201 	mvn.w	r2, #1
 800073c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800073e:	bf00      	nop
 8000740:	3708      	adds	r7, #8
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}

08000746 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000746:	b480      	push	{r7}
 8000748:	b083      	sub	sp, #12
 800074a:	af00      	add	r7, sp, #0
 800074c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800074e:	bf00      	nop
 8000750:	370c      	adds	r7, #12
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr

08000758 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000760:	bf00      	nop
 8000762:	370c      	adds	r7, #12
 8000764:	46bd      	mov	sp, r7
 8000766:	bc80      	pop	{r7}
 8000768:	4770      	bx	lr

0800076a <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800076a:	b480      	push	{r7}
 800076c:	b083      	sub	sp, #12
 800076e:	af00      	add	r7, sp, #0
 8000770:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8000772:	bf00      	nop
 8000774:	370c      	adds	r7, #12
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr

0800077c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800077c:	b480      	push	{r7}
 800077e:	b083      	sub	sp, #12
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000784:	bf00      	nop
 8000786:	370c      	adds	r7, #12
 8000788:	46bd      	mov	sp, r7
 800078a:	bc80      	pop	{r7}
 800078c:	4770      	bx	lr
	...

08000790 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000790:	b480      	push	{r7}
 8000792:	b085      	sub	sp, #20
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800079a:	2300      	movs	r3, #0
 800079c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800079e:	2300      	movs	r3, #0
 80007a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d101      	bne.n	80007b0 <HAL_ADC_ConfigChannel+0x20>
 80007ac:	2302      	movs	r3, #2
 80007ae:	e0dc      	b.n	800096a <HAL_ADC_ConfigChannel+0x1da>
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	2201      	movs	r2, #1
 80007b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	685b      	ldr	r3, [r3, #4]
 80007bc:	2b06      	cmp	r3, #6
 80007be:	d81c      	bhi.n	80007fa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	685a      	ldr	r2, [r3, #4]
 80007ca:	4613      	mov	r3, r2
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	4413      	add	r3, r2
 80007d0:	3b05      	subs	r3, #5
 80007d2:	221f      	movs	r2, #31
 80007d4:	fa02 f303 	lsl.w	r3, r2, r3
 80007d8:	43db      	mvns	r3, r3
 80007da:	4019      	ands	r1, r3
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	6818      	ldr	r0, [r3, #0]
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	685a      	ldr	r2, [r3, #4]
 80007e4:	4613      	mov	r3, r2
 80007e6:	009b      	lsls	r3, r3, #2
 80007e8:	4413      	add	r3, r2
 80007ea:	3b05      	subs	r3, #5
 80007ec:	fa00 f203 	lsl.w	r2, r0, r3
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	430a      	orrs	r2, r1
 80007f6:	635a      	str	r2, [r3, #52]	; 0x34
 80007f8:	e03c      	b.n	8000874 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	685b      	ldr	r3, [r3, #4]
 80007fe:	2b0c      	cmp	r3, #12
 8000800:	d81c      	bhi.n	800083c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	685a      	ldr	r2, [r3, #4]
 800080c:	4613      	mov	r3, r2
 800080e:	009b      	lsls	r3, r3, #2
 8000810:	4413      	add	r3, r2
 8000812:	3b23      	subs	r3, #35	; 0x23
 8000814:	221f      	movs	r2, #31
 8000816:	fa02 f303 	lsl.w	r3, r2, r3
 800081a:	43db      	mvns	r3, r3
 800081c:	4019      	ands	r1, r3
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	6818      	ldr	r0, [r3, #0]
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	685a      	ldr	r2, [r3, #4]
 8000826:	4613      	mov	r3, r2
 8000828:	009b      	lsls	r3, r3, #2
 800082a:	4413      	add	r3, r2
 800082c:	3b23      	subs	r3, #35	; 0x23
 800082e:	fa00 f203 	lsl.w	r2, r0, r3
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	430a      	orrs	r2, r1
 8000838:	631a      	str	r2, [r3, #48]	; 0x30
 800083a:	e01b      	b.n	8000874 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	685a      	ldr	r2, [r3, #4]
 8000846:	4613      	mov	r3, r2
 8000848:	009b      	lsls	r3, r3, #2
 800084a:	4413      	add	r3, r2
 800084c:	3b41      	subs	r3, #65	; 0x41
 800084e:	221f      	movs	r2, #31
 8000850:	fa02 f303 	lsl.w	r3, r2, r3
 8000854:	43db      	mvns	r3, r3
 8000856:	4019      	ands	r1, r3
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	6818      	ldr	r0, [r3, #0]
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	685a      	ldr	r2, [r3, #4]
 8000860:	4613      	mov	r3, r2
 8000862:	009b      	lsls	r3, r3, #2
 8000864:	4413      	add	r3, r2
 8000866:	3b41      	subs	r3, #65	; 0x41
 8000868:	fa00 f203 	lsl.w	r2, r0, r3
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	430a      	orrs	r2, r1
 8000872:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	2b09      	cmp	r3, #9
 800087a:	d91c      	bls.n	80008b6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	68d9      	ldr	r1, [r3, #12]
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	681a      	ldr	r2, [r3, #0]
 8000886:	4613      	mov	r3, r2
 8000888:	005b      	lsls	r3, r3, #1
 800088a:	4413      	add	r3, r2
 800088c:	3b1e      	subs	r3, #30
 800088e:	2207      	movs	r2, #7
 8000890:	fa02 f303 	lsl.w	r3, r2, r3
 8000894:	43db      	mvns	r3, r3
 8000896:	4019      	ands	r1, r3
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	6898      	ldr	r0, [r3, #8]
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	681a      	ldr	r2, [r3, #0]
 80008a0:	4613      	mov	r3, r2
 80008a2:	005b      	lsls	r3, r3, #1
 80008a4:	4413      	add	r3, r2
 80008a6:	3b1e      	subs	r3, #30
 80008a8:	fa00 f203 	lsl.w	r2, r0, r3
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	430a      	orrs	r2, r1
 80008b2:	60da      	str	r2, [r3, #12]
 80008b4:	e019      	b.n	80008ea <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	6919      	ldr	r1, [r3, #16]
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	4613      	mov	r3, r2
 80008c2:	005b      	lsls	r3, r3, #1
 80008c4:	4413      	add	r3, r2
 80008c6:	2207      	movs	r2, #7
 80008c8:	fa02 f303 	lsl.w	r3, r2, r3
 80008cc:	43db      	mvns	r3, r3
 80008ce:	4019      	ands	r1, r3
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	6898      	ldr	r0, [r3, #8]
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	681a      	ldr	r2, [r3, #0]
 80008d8:	4613      	mov	r3, r2
 80008da:	005b      	lsls	r3, r3, #1
 80008dc:	4413      	add	r3, r2
 80008de:	fa00 f203 	lsl.w	r2, r0, r3
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	430a      	orrs	r2, r1
 80008e8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	2b10      	cmp	r3, #16
 80008f0:	d003      	beq.n	80008fa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80008f6:	2b11      	cmp	r3, #17
 80008f8:	d132      	bne.n	8000960 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4a1d      	ldr	r2, [pc, #116]	; (8000974 <HAL_ADC_ConfigChannel+0x1e4>)
 8000900:	4293      	cmp	r3, r2
 8000902:	d125      	bne.n	8000950 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	689b      	ldr	r3, [r3, #8]
 800090a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800090e:	2b00      	cmp	r3, #0
 8000910:	d126      	bne.n	8000960 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	689a      	ldr	r2, [r3, #8]
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000920:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	2b10      	cmp	r3, #16
 8000928:	d11a      	bne.n	8000960 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800092a:	4b13      	ldr	r3, [pc, #76]	; (8000978 <HAL_ADC_ConfigChannel+0x1e8>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	4a13      	ldr	r2, [pc, #76]	; (800097c <HAL_ADC_ConfigChannel+0x1ec>)
 8000930:	fba2 2303 	umull	r2, r3, r2, r3
 8000934:	0c9a      	lsrs	r2, r3, #18
 8000936:	4613      	mov	r3, r2
 8000938:	009b      	lsls	r3, r3, #2
 800093a:	4413      	add	r3, r2
 800093c:	005b      	lsls	r3, r3, #1
 800093e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000940:	e002      	b.n	8000948 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000942:	68bb      	ldr	r3, [r7, #8]
 8000944:	3b01      	subs	r3, #1
 8000946:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d1f9      	bne.n	8000942 <HAL_ADC_ConfigChannel+0x1b2>
 800094e:	e007      	b.n	8000960 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000954:	f043 0220 	orr.w	r2, r3, #32
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800095c:	2301      	movs	r3, #1
 800095e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	2200      	movs	r2, #0
 8000964:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000968:	7bfb      	ldrb	r3, [r7, #15]
}
 800096a:	4618      	mov	r0, r3
 800096c:	3714      	adds	r7, #20
 800096e:	46bd      	mov	sp, r7
 8000970:	bc80      	pop	{r7}
 8000972:	4770      	bx	lr
 8000974:	40012400 	.word	0x40012400
 8000978:	20000008 	.word	0x20000008
 800097c:	431bde83 	.word	0x431bde83

08000980 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b084      	sub	sp, #16
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000988:	2300      	movs	r3, #0
 800098a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800098c:	2300      	movs	r3, #0
 800098e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	689b      	ldr	r3, [r3, #8]
 8000996:	f003 0301 	and.w	r3, r3, #1
 800099a:	2b01      	cmp	r3, #1
 800099c:	d039      	beq.n	8000a12 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	689a      	ldr	r2, [r3, #8]
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	f042 0201 	orr.w	r2, r2, #1
 80009ac:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80009ae:	4b1b      	ldr	r3, [pc, #108]	; (8000a1c <ADC_Enable+0x9c>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	4a1b      	ldr	r2, [pc, #108]	; (8000a20 <ADC_Enable+0xa0>)
 80009b4:	fba2 2303 	umull	r2, r3, r2, r3
 80009b8:	0c9b      	lsrs	r3, r3, #18
 80009ba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80009bc:	e002      	b.n	80009c4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80009be:	68bb      	ldr	r3, [r7, #8]
 80009c0:	3b01      	subs	r3, #1
 80009c2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80009c4:	68bb      	ldr	r3, [r7, #8]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d1f9      	bne.n	80009be <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80009ca:	f7ff fc17 	bl	80001fc <HAL_GetTick>
 80009ce:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80009d0:	e018      	b.n	8000a04 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80009d2:	f7ff fc13 	bl	80001fc <HAL_GetTick>
 80009d6:	4602      	mov	r2, r0
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	1ad3      	subs	r3, r2, r3
 80009dc:	2b02      	cmp	r3, #2
 80009de:	d911      	bls.n	8000a04 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009e4:	f043 0210 	orr.w	r2, r3, #16
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009f0:	f043 0201 	orr.w	r2, r3, #1
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2200      	movs	r2, #0
 80009fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8000a00:	2301      	movs	r3, #1
 8000a02:	e007      	b.n	8000a14 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	689b      	ldr	r3, [r3, #8]
 8000a0a:	f003 0301 	and.w	r3, r3, #1
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d1df      	bne.n	80009d2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000a12:	2300      	movs	r3, #0
}
 8000a14:	4618      	mov	r0, r3
 8000a16:	3710      	adds	r7, #16
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	20000008 	.word	0x20000008
 8000a20:	431bde83 	.word	0x431bde83

08000a24 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b084      	sub	sp, #16
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	689b      	ldr	r3, [r3, #8]
 8000a36:	f003 0301 	and.w	r3, r3, #1
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d127      	bne.n	8000a8e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	689a      	ldr	r2, [r3, #8]
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	f022 0201 	bic.w	r2, r2, #1
 8000a4c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000a4e:	f7ff fbd5 	bl	80001fc <HAL_GetTick>
 8000a52:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000a54:	e014      	b.n	8000a80 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000a56:	f7ff fbd1 	bl	80001fc <HAL_GetTick>
 8000a5a:	4602      	mov	r2, r0
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	1ad3      	subs	r3, r2, r3
 8000a60:	2b02      	cmp	r3, #2
 8000a62:	d90d      	bls.n	8000a80 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a68:	f043 0210 	orr.w	r2, r3, #16
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a74:	f043 0201 	orr.w	r2, r3, #1
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	e007      	b.n	8000a90 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	689b      	ldr	r3, [r3, #8]
 8000a86:	f003 0301 	and.w	r3, r3, #1
 8000a8a:	2b01      	cmp	r3, #1
 8000a8c:	d0e3      	beq.n	8000a56 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000a8e:	2300      	movs	r3, #0
}
 8000a90:	4618      	mov	r0, r3
 8000a92:	3710      	adds	r7, #16
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}

08000a98 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aa4:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000aaa:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d127      	bne.n	8000b02 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ab6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	689b      	ldr	r3, [r3, #8]
 8000ac4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000ac8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000acc:	d115      	bne.n	8000afa <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d111      	bne.n	8000afa <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ada:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ae6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d105      	bne.n	8000afa <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000af2:	f043 0201 	orr.w	r2, r3, #1
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8000afa:	68f8      	ldr	r0, [r7, #12]
 8000afc:	f7ff fe23 	bl	8000746 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8000b00:	e004      	b.n	8000b0c <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	6a1b      	ldr	r3, [r3, #32]
 8000b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b08:	6878      	ldr	r0, [r7, #4]
 8000b0a:	4798      	blx	r3
}
 8000b0c:	bf00      	nop
 8000b0e:	3710      	adds	r7, #16
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}

08000b14 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b20:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8000b22:	68f8      	ldr	r0, [r7, #12]
 8000b24:	f7ff fe18 	bl	8000758 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000b28:	bf00      	nop
 8000b2a:	3710      	adds	r7, #16
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b084      	sub	sp, #16
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b3c:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b42:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b4e:	f043 0204 	orr.w	r2, r3, #4
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8000b56:	68f8      	ldr	r0, [r7, #12]
 8000b58:	f7ff fe10 	bl	800077c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000b5c:	bf00      	nop
 8000b5e:	3710      	adds	r7, #16
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}

08000b64 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8000b6c:	bf00      	nop
 8000b6e:	370c      	adds	r7, #12
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bc80      	pop	{r7}
 8000b74:	4770      	bx	lr
	...

08000b78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b085      	sub	sp, #20
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	f003 0307 	and.w	r3, r3, #7
 8000b86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b88:	4b0c      	ldr	r3, [pc, #48]	; (8000bbc <__NVIC_SetPriorityGrouping+0x44>)
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b8e:	68ba      	ldr	r2, [r7, #8]
 8000b90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b94:	4013      	ands	r3, r2
 8000b96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ba0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ba4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ba8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000baa:	4a04      	ldr	r2, [pc, #16]	; (8000bbc <__NVIC_SetPriorityGrouping+0x44>)
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	60d3      	str	r3, [r2, #12]
}
 8000bb0:	bf00      	nop
 8000bb2:	3714      	adds	r7, #20
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bc80      	pop	{r7}
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	e000ed00 	.word	0xe000ed00

08000bc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bc4:	4b04      	ldr	r3, [pc, #16]	; (8000bd8 <__NVIC_GetPriorityGrouping+0x18>)
 8000bc6:	68db      	ldr	r3, [r3, #12]
 8000bc8:	0a1b      	lsrs	r3, r3, #8
 8000bca:	f003 0307 	and.w	r3, r3, #7
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bc80      	pop	{r7}
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	e000ed00 	.word	0xe000ed00

08000bdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	db0b      	blt.n	8000c06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bee:	79fb      	ldrb	r3, [r7, #7]
 8000bf0:	f003 021f 	and.w	r2, r3, #31
 8000bf4:	4906      	ldr	r1, [pc, #24]	; (8000c10 <__NVIC_EnableIRQ+0x34>)
 8000bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfa:	095b      	lsrs	r3, r3, #5
 8000bfc:	2001      	movs	r0, #1
 8000bfe:	fa00 f202 	lsl.w	r2, r0, r2
 8000c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c06:	bf00      	nop
 8000c08:	370c      	adds	r7, #12
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bc80      	pop	{r7}
 8000c0e:	4770      	bx	lr
 8000c10:	e000e100 	.word	0xe000e100

08000c14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	6039      	str	r1, [r7, #0]
 8000c1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	db0a      	blt.n	8000c3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	b2da      	uxtb	r2, r3
 8000c2c:	490c      	ldr	r1, [pc, #48]	; (8000c60 <__NVIC_SetPriority+0x4c>)
 8000c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c32:	0112      	lsls	r2, r2, #4
 8000c34:	b2d2      	uxtb	r2, r2
 8000c36:	440b      	add	r3, r1
 8000c38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c3c:	e00a      	b.n	8000c54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	b2da      	uxtb	r2, r3
 8000c42:	4908      	ldr	r1, [pc, #32]	; (8000c64 <__NVIC_SetPriority+0x50>)
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	f003 030f 	and.w	r3, r3, #15
 8000c4a:	3b04      	subs	r3, #4
 8000c4c:	0112      	lsls	r2, r2, #4
 8000c4e:	b2d2      	uxtb	r2, r2
 8000c50:	440b      	add	r3, r1
 8000c52:	761a      	strb	r2, [r3, #24]
}
 8000c54:	bf00      	nop
 8000c56:	370c      	adds	r7, #12
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bc80      	pop	{r7}
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	e000e100 	.word	0xe000e100
 8000c64:	e000ed00 	.word	0xe000ed00

08000c68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b089      	sub	sp, #36	; 0x24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	60f8      	str	r0, [r7, #12]
 8000c70:	60b9      	str	r1, [r7, #8]
 8000c72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	f003 0307 	and.w	r3, r3, #7
 8000c7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c7c:	69fb      	ldr	r3, [r7, #28]
 8000c7e:	f1c3 0307 	rsb	r3, r3, #7
 8000c82:	2b04      	cmp	r3, #4
 8000c84:	bf28      	it	cs
 8000c86:	2304      	movcs	r3, #4
 8000c88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c8a:	69fb      	ldr	r3, [r7, #28]
 8000c8c:	3304      	adds	r3, #4
 8000c8e:	2b06      	cmp	r3, #6
 8000c90:	d902      	bls.n	8000c98 <NVIC_EncodePriority+0x30>
 8000c92:	69fb      	ldr	r3, [r7, #28]
 8000c94:	3b03      	subs	r3, #3
 8000c96:	e000      	b.n	8000c9a <NVIC_EncodePriority+0x32>
 8000c98:	2300      	movs	r3, #0
 8000c9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8000ca0:	69bb      	ldr	r3, [r7, #24]
 8000ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca6:	43da      	mvns	r2, r3
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	401a      	ands	r2, r3
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cb0:	f04f 31ff 	mov.w	r1, #4294967295
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cba:	43d9      	mvns	r1, r3
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc0:	4313      	orrs	r3, r2
         );
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3724      	adds	r7, #36	; 0x24
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bc80      	pop	{r7}
 8000cca:	4770      	bx	lr

08000ccc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	3b01      	subs	r3, #1
 8000cd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000cdc:	d301      	bcc.n	8000ce2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cde:	2301      	movs	r3, #1
 8000ce0:	e00f      	b.n	8000d02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ce2:	4a0a      	ldr	r2, [pc, #40]	; (8000d0c <SysTick_Config+0x40>)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	3b01      	subs	r3, #1
 8000ce8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cea:	210f      	movs	r1, #15
 8000cec:	f04f 30ff 	mov.w	r0, #4294967295
 8000cf0:	f7ff ff90 	bl	8000c14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cf4:	4b05      	ldr	r3, [pc, #20]	; (8000d0c <SysTick_Config+0x40>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cfa:	4b04      	ldr	r3, [pc, #16]	; (8000d0c <SysTick_Config+0x40>)
 8000cfc:	2207      	movs	r2, #7
 8000cfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d00:	2300      	movs	r3, #0
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3708      	adds	r7, #8
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	e000e010 	.word	0xe000e010

08000d10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f7ff ff2d 	bl	8000b78 <__NVIC_SetPriorityGrouping>
}
 8000d1e:	bf00      	nop
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d26:	b580      	push	{r7, lr}
 8000d28:	b086      	sub	sp, #24
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	60b9      	str	r1, [r7, #8]
 8000d30:	607a      	str	r2, [r7, #4]
 8000d32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d34:	2300      	movs	r3, #0
 8000d36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d38:	f7ff ff42 	bl	8000bc0 <__NVIC_GetPriorityGrouping>
 8000d3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d3e:	687a      	ldr	r2, [r7, #4]
 8000d40:	68b9      	ldr	r1, [r7, #8]
 8000d42:	6978      	ldr	r0, [r7, #20]
 8000d44:	f7ff ff90 	bl	8000c68 <NVIC_EncodePriority>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d4e:	4611      	mov	r1, r2
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff ff5f 	bl	8000c14 <__NVIC_SetPriority>
}
 8000d56:	bf00      	nop
 8000d58:	3718      	adds	r7, #24
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b082      	sub	sp, #8
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	4603      	mov	r3, r0
 8000d66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff ff35 	bl	8000bdc <__NVIC_EnableIRQ>
}
 8000d72:	bf00      	nop
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	b082      	sub	sp, #8
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d82:	6878      	ldr	r0, [r7, #4]
 8000d84:	f7ff ffa2 	bl	8000ccc <SysTick_Config>
 8000d88:	4603      	mov	r3, r0
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	3708      	adds	r7, #8
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
	...

08000d94 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b085      	sub	sp, #20
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d101      	bne.n	8000daa <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000da6:	2301      	movs	r3, #1
 8000da8:	e043      	b.n	8000e32 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	461a      	mov	r2, r3
 8000db0:	4b22      	ldr	r3, [pc, #136]	; (8000e3c <HAL_DMA_Init+0xa8>)
 8000db2:	4413      	add	r3, r2
 8000db4:	4a22      	ldr	r2, [pc, #136]	; (8000e40 <HAL_DMA_Init+0xac>)
 8000db6:	fba2 2303 	umull	r2, r3, r2, r3
 8000dba:	091b      	lsrs	r3, r3, #4
 8000dbc:	009a      	lsls	r2, r3, #2
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4a1f      	ldr	r2, [pc, #124]	; (8000e44 <HAL_DMA_Init+0xb0>)
 8000dc6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2202      	movs	r2, #2
 8000dcc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000dde:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000de2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000dec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	68db      	ldr	r3, [r3, #12]
 8000df2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000df8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	695b      	ldr	r3, [r3, #20]
 8000dfe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	69db      	ldr	r3, [r3, #28]
 8000e0a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000e0c:	68fa      	ldr	r2, [r7, #12]
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	68fa      	ldr	r2, [r7, #12]
 8000e18:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2201      	movs	r2, #1
 8000e24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000e30:	2300      	movs	r3, #0
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	3714      	adds	r7, #20
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bc80      	pop	{r7}
 8000e3a:	4770      	bx	lr
 8000e3c:	bffdfff8 	.word	0xbffdfff8
 8000e40:	cccccccd 	.word	0xcccccccd
 8000e44:	40020000 	.word	0x40020000

08000e48 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]
 8000e54:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000e56:	2300      	movs	r3, #0
 8000e58:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e60:	2b01      	cmp	r3, #1
 8000e62:	d101      	bne.n	8000e68 <HAL_DMA_Start_IT+0x20>
 8000e64:	2302      	movs	r3, #2
 8000e66:	e04a      	b.n	8000efe <HAL_DMA_Start_IT+0xb6>
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d13a      	bne.n	8000ef0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	2202      	movs	r2, #2
 8000e7e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	2200      	movs	r2, #0
 8000e86:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f022 0201 	bic.w	r2, r2, #1
 8000e96:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	687a      	ldr	r2, [r7, #4]
 8000e9c:	68b9      	ldr	r1, [r7, #8]
 8000e9e:	68f8      	ldr	r0, [r7, #12]
 8000ea0:	f000 f938 	bl	8001114 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d008      	beq.n	8000ebe <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f042 020e 	orr.w	r2, r2, #14
 8000eba:	601a      	str	r2, [r3, #0]
 8000ebc:	e00f      	b.n	8000ede <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	681a      	ldr	r2, [r3, #0]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f022 0204 	bic.w	r2, r2, #4
 8000ecc:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	f042 020a 	orr.w	r2, r2, #10
 8000edc:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f042 0201 	orr.w	r2, r2, #1
 8000eec:	601a      	str	r2, [r3, #0]
 8000eee:	e005      	b.n	8000efc <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000ef8:	2302      	movs	r3, #2
 8000efa:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8000efc:	7dfb      	ldrb	r3, [r7, #23]
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3718      	adds	r7, #24
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
	...

08000f08 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f24:	2204      	movs	r2, #4
 8000f26:	409a      	lsls	r2, r3
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d04f      	beq.n	8000fd0 <HAL_DMA_IRQHandler+0xc8>
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	f003 0304 	and.w	r3, r3, #4
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d04a      	beq.n	8000fd0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f003 0320 	and.w	r3, r3, #32
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d107      	bne.n	8000f58 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f022 0204 	bic.w	r2, r2, #4
 8000f56:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a66      	ldr	r2, [pc, #408]	; (80010f8 <HAL_DMA_IRQHandler+0x1f0>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d029      	beq.n	8000fb6 <HAL_DMA_IRQHandler+0xae>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a65      	ldr	r2, [pc, #404]	; (80010fc <HAL_DMA_IRQHandler+0x1f4>)
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d022      	beq.n	8000fb2 <HAL_DMA_IRQHandler+0xaa>
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a63      	ldr	r2, [pc, #396]	; (8001100 <HAL_DMA_IRQHandler+0x1f8>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d01a      	beq.n	8000fac <HAL_DMA_IRQHandler+0xa4>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4a62      	ldr	r2, [pc, #392]	; (8001104 <HAL_DMA_IRQHandler+0x1fc>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d012      	beq.n	8000fa6 <HAL_DMA_IRQHandler+0x9e>
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a60      	ldr	r2, [pc, #384]	; (8001108 <HAL_DMA_IRQHandler+0x200>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d00a      	beq.n	8000fa0 <HAL_DMA_IRQHandler+0x98>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a5f      	ldr	r2, [pc, #380]	; (800110c <HAL_DMA_IRQHandler+0x204>)
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d102      	bne.n	8000f9a <HAL_DMA_IRQHandler+0x92>
 8000f94:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f98:	e00e      	b.n	8000fb8 <HAL_DMA_IRQHandler+0xb0>
 8000f9a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000f9e:	e00b      	b.n	8000fb8 <HAL_DMA_IRQHandler+0xb0>
 8000fa0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000fa4:	e008      	b.n	8000fb8 <HAL_DMA_IRQHandler+0xb0>
 8000fa6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000faa:	e005      	b.n	8000fb8 <HAL_DMA_IRQHandler+0xb0>
 8000fac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fb0:	e002      	b.n	8000fb8 <HAL_DMA_IRQHandler+0xb0>
 8000fb2:	2340      	movs	r3, #64	; 0x40
 8000fb4:	e000      	b.n	8000fb8 <HAL_DMA_IRQHandler+0xb0>
 8000fb6:	2304      	movs	r3, #4
 8000fb8:	4a55      	ldr	r2, [pc, #340]	; (8001110 <HAL_DMA_IRQHandler+0x208>)
 8000fba:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	f000 8094 	beq.w	80010ee <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000fce:	e08e      	b.n	80010ee <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd4:	2202      	movs	r2, #2
 8000fd6:	409a      	lsls	r2, r3
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	4013      	ands	r3, r2
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d056      	beq.n	800108e <HAL_DMA_IRQHandler+0x186>
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	f003 0302 	and.w	r3, r3, #2
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d051      	beq.n	800108e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f003 0320 	and.w	r3, r3, #32
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d10b      	bne.n	8001010 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f022 020a 	bic.w	r2, r2, #10
 8001006:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2201      	movs	r2, #1
 800100c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a38      	ldr	r2, [pc, #224]	; (80010f8 <HAL_DMA_IRQHandler+0x1f0>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d029      	beq.n	800106e <HAL_DMA_IRQHandler+0x166>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4a37      	ldr	r2, [pc, #220]	; (80010fc <HAL_DMA_IRQHandler+0x1f4>)
 8001020:	4293      	cmp	r3, r2
 8001022:	d022      	beq.n	800106a <HAL_DMA_IRQHandler+0x162>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a35      	ldr	r2, [pc, #212]	; (8001100 <HAL_DMA_IRQHandler+0x1f8>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d01a      	beq.n	8001064 <HAL_DMA_IRQHandler+0x15c>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4a34      	ldr	r2, [pc, #208]	; (8001104 <HAL_DMA_IRQHandler+0x1fc>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d012      	beq.n	800105e <HAL_DMA_IRQHandler+0x156>
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a32      	ldr	r2, [pc, #200]	; (8001108 <HAL_DMA_IRQHandler+0x200>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d00a      	beq.n	8001058 <HAL_DMA_IRQHandler+0x150>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a31      	ldr	r2, [pc, #196]	; (800110c <HAL_DMA_IRQHandler+0x204>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d102      	bne.n	8001052 <HAL_DMA_IRQHandler+0x14a>
 800104c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001050:	e00e      	b.n	8001070 <HAL_DMA_IRQHandler+0x168>
 8001052:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001056:	e00b      	b.n	8001070 <HAL_DMA_IRQHandler+0x168>
 8001058:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800105c:	e008      	b.n	8001070 <HAL_DMA_IRQHandler+0x168>
 800105e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001062:	e005      	b.n	8001070 <HAL_DMA_IRQHandler+0x168>
 8001064:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001068:	e002      	b.n	8001070 <HAL_DMA_IRQHandler+0x168>
 800106a:	2320      	movs	r3, #32
 800106c:	e000      	b.n	8001070 <HAL_DMA_IRQHandler+0x168>
 800106e:	2302      	movs	r3, #2
 8001070:	4a27      	ldr	r2, [pc, #156]	; (8001110 <HAL_DMA_IRQHandler+0x208>)
 8001072:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2200      	movs	r2, #0
 8001078:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001080:	2b00      	cmp	r3, #0
 8001082:	d034      	beq.n	80010ee <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800108c:	e02f      	b.n	80010ee <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001092:	2208      	movs	r2, #8
 8001094:	409a      	lsls	r2, r3
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	4013      	ands	r3, r2
 800109a:	2b00      	cmp	r3, #0
 800109c:	d028      	beq.n	80010f0 <HAL_DMA_IRQHandler+0x1e8>
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	f003 0308 	and.w	r3, r3, #8
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d023      	beq.n	80010f0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f022 020e 	bic.w	r2, r2, #14
 80010b6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010c0:	2101      	movs	r1, #1
 80010c2:	fa01 f202 	lsl.w	r2, r1, r2
 80010c6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2201      	movs	r2, #1
 80010cc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2201      	movs	r2, #1
 80010d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	2200      	movs	r2, #0
 80010da:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d004      	beq.n	80010f0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	4798      	blx	r3
    }
  }
  return;
 80010ee:	bf00      	nop
 80010f0:	bf00      	nop
}
 80010f2:	3710      	adds	r7, #16
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40020008 	.word	0x40020008
 80010fc:	4002001c 	.word	0x4002001c
 8001100:	40020030 	.word	0x40020030
 8001104:	40020044 	.word	0x40020044
 8001108:	40020058 	.word	0x40020058
 800110c:	4002006c 	.word	0x4002006c
 8001110:	40020000 	.word	0x40020000

08001114 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001114:	b480      	push	{r7}
 8001116:	b085      	sub	sp, #20
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	607a      	str	r2, [r7, #4]
 8001120:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800112a:	2101      	movs	r1, #1
 800112c:	fa01 f202 	lsl.w	r2, r1, r2
 8001130:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	683a      	ldr	r2, [r7, #0]
 8001138:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	2b10      	cmp	r3, #16
 8001140:	d108      	bne.n	8001154 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	687a      	ldr	r2, [r7, #4]
 8001148:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	68ba      	ldr	r2, [r7, #8]
 8001150:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001152:	e007      	b.n	8001164 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	68ba      	ldr	r2, [r7, #8]
 800115a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	687a      	ldr	r2, [r7, #4]
 8001162:	60da      	str	r2, [r3, #12]
}
 8001164:	bf00      	nop
 8001166:	3714      	adds	r7, #20
 8001168:	46bd      	mov	sp, r7
 800116a:	bc80      	pop	{r7}
 800116c:	4770      	bx	lr
	...

08001170 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001170:	b480      	push	{r7}
 8001172:	b08b      	sub	sp, #44	; 0x2c
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800117a:	2300      	movs	r3, #0
 800117c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800117e:	2300      	movs	r3, #0
 8001180:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001182:	e127      	b.n	80013d4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001184:	2201      	movs	r2, #1
 8001186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	69fa      	ldr	r2, [r7, #28]
 8001194:	4013      	ands	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001198:	69ba      	ldr	r2, [r7, #24]
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	429a      	cmp	r2, r3
 800119e:	f040 8116 	bne.w	80013ce <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	2b12      	cmp	r3, #18
 80011a8:	d034      	beq.n	8001214 <HAL_GPIO_Init+0xa4>
 80011aa:	2b12      	cmp	r3, #18
 80011ac:	d80d      	bhi.n	80011ca <HAL_GPIO_Init+0x5a>
 80011ae:	2b02      	cmp	r3, #2
 80011b0:	d02b      	beq.n	800120a <HAL_GPIO_Init+0x9a>
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	d804      	bhi.n	80011c0 <HAL_GPIO_Init+0x50>
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d031      	beq.n	800121e <HAL_GPIO_Init+0xae>
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d01c      	beq.n	80011f8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80011be:	e048      	b.n	8001252 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80011c0:	2b03      	cmp	r3, #3
 80011c2:	d043      	beq.n	800124c <HAL_GPIO_Init+0xdc>
 80011c4:	2b11      	cmp	r3, #17
 80011c6:	d01b      	beq.n	8001200 <HAL_GPIO_Init+0x90>
          break;
 80011c8:	e043      	b.n	8001252 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80011ca:	4a89      	ldr	r2, [pc, #548]	; (80013f0 <HAL_GPIO_Init+0x280>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d026      	beq.n	800121e <HAL_GPIO_Init+0xae>
 80011d0:	4a87      	ldr	r2, [pc, #540]	; (80013f0 <HAL_GPIO_Init+0x280>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d806      	bhi.n	80011e4 <HAL_GPIO_Init+0x74>
 80011d6:	4a87      	ldr	r2, [pc, #540]	; (80013f4 <HAL_GPIO_Init+0x284>)
 80011d8:	4293      	cmp	r3, r2
 80011da:	d020      	beq.n	800121e <HAL_GPIO_Init+0xae>
 80011dc:	4a86      	ldr	r2, [pc, #536]	; (80013f8 <HAL_GPIO_Init+0x288>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d01d      	beq.n	800121e <HAL_GPIO_Init+0xae>
          break;
 80011e2:	e036      	b.n	8001252 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80011e4:	4a85      	ldr	r2, [pc, #532]	; (80013fc <HAL_GPIO_Init+0x28c>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d019      	beq.n	800121e <HAL_GPIO_Init+0xae>
 80011ea:	4a85      	ldr	r2, [pc, #532]	; (8001400 <HAL_GPIO_Init+0x290>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d016      	beq.n	800121e <HAL_GPIO_Init+0xae>
 80011f0:	4a84      	ldr	r2, [pc, #528]	; (8001404 <HAL_GPIO_Init+0x294>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d013      	beq.n	800121e <HAL_GPIO_Init+0xae>
          break;
 80011f6:	e02c      	b.n	8001252 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	623b      	str	r3, [r7, #32]
          break;
 80011fe:	e028      	b.n	8001252 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	3304      	adds	r3, #4
 8001206:	623b      	str	r3, [r7, #32]
          break;
 8001208:	e023      	b.n	8001252 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	68db      	ldr	r3, [r3, #12]
 800120e:	3308      	adds	r3, #8
 8001210:	623b      	str	r3, [r7, #32]
          break;
 8001212:	e01e      	b.n	8001252 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	330c      	adds	r3, #12
 800121a:	623b      	str	r3, [r7, #32]
          break;
 800121c:	e019      	b.n	8001252 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d102      	bne.n	800122c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001226:	2304      	movs	r3, #4
 8001228:	623b      	str	r3, [r7, #32]
          break;
 800122a:	e012      	b.n	8001252 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	2b01      	cmp	r3, #1
 8001232:	d105      	bne.n	8001240 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001234:	2308      	movs	r3, #8
 8001236:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	69fa      	ldr	r2, [r7, #28]
 800123c:	611a      	str	r2, [r3, #16]
          break;
 800123e:	e008      	b.n	8001252 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001240:	2308      	movs	r3, #8
 8001242:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	69fa      	ldr	r2, [r7, #28]
 8001248:	615a      	str	r2, [r3, #20]
          break;
 800124a:	e002      	b.n	8001252 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800124c:	2300      	movs	r3, #0
 800124e:	623b      	str	r3, [r7, #32]
          break;
 8001250:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001252:	69bb      	ldr	r3, [r7, #24]
 8001254:	2bff      	cmp	r3, #255	; 0xff
 8001256:	d801      	bhi.n	800125c <HAL_GPIO_Init+0xec>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	e001      	b.n	8001260 <HAL_GPIO_Init+0xf0>
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	3304      	adds	r3, #4
 8001260:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001262:	69bb      	ldr	r3, [r7, #24]
 8001264:	2bff      	cmp	r3, #255	; 0xff
 8001266:	d802      	bhi.n	800126e <HAL_GPIO_Init+0xfe>
 8001268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	e002      	b.n	8001274 <HAL_GPIO_Init+0x104>
 800126e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001270:	3b08      	subs	r3, #8
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	210f      	movs	r1, #15
 800127c:	693b      	ldr	r3, [r7, #16]
 800127e:	fa01 f303 	lsl.w	r3, r1, r3
 8001282:	43db      	mvns	r3, r3
 8001284:	401a      	ands	r2, r3
 8001286:	6a39      	ldr	r1, [r7, #32]
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	fa01 f303 	lsl.w	r3, r1, r3
 800128e:	431a      	orrs	r2, r3
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800129c:	2b00      	cmp	r3, #0
 800129e:	f000 8096 	beq.w	80013ce <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80012a2:	4b59      	ldr	r3, [pc, #356]	; (8001408 <HAL_GPIO_Init+0x298>)
 80012a4:	699b      	ldr	r3, [r3, #24]
 80012a6:	4a58      	ldr	r2, [pc, #352]	; (8001408 <HAL_GPIO_Init+0x298>)
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	6193      	str	r3, [r2, #24]
 80012ae:	4b56      	ldr	r3, [pc, #344]	; (8001408 <HAL_GPIO_Init+0x298>)
 80012b0:	699b      	ldr	r3, [r3, #24]
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	60bb      	str	r3, [r7, #8]
 80012b8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80012ba:	4a54      	ldr	r2, [pc, #336]	; (800140c <HAL_GPIO_Init+0x29c>)
 80012bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012be:	089b      	lsrs	r3, r3, #2
 80012c0:	3302      	adds	r3, #2
 80012c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012c6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80012c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ca:	f003 0303 	and.w	r3, r3, #3
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	220f      	movs	r2, #15
 80012d2:	fa02 f303 	lsl.w	r3, r2, r3
 80012d6:	43db      	mvns	r3, r3
 80012d8:	68fa      	ldr	r2, [r7, #12]
 80012da:	4013      	ands	r3, r2
 80012dc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4a4b      	ldr	r2, [pc, #300]	; (8001410 <HAL_GPIO_Init+0x2a0>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d013      	beq.n	800130e <HAL_GPIO_Init+0x19e>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4a4a      	ldr	r2, [pc, #296]	; (8001414 <HAL_GPIO_Init+0x2a4>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d00d      	beq.n	800130a <HAL_GPIO_Init+0x19a>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4a49      	ldr	r2, [pc, #292]	; (8001418 <HAL_GPIO_Init+0x2a8>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d007      	beq.n	8001306 <HAL_GPIO_Init+0x196>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4a48      	ldr	r2, [pc, #288]	; (800141c <HAL_GPIO_Init+0x2ac>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d101      	bne.n	8001302 <HAL_GPIO_Init+0x192>
 80012fe:	2303      	movs	r3, #3
 8001300:	e006      	b.n	8001310 <HAL_GPIO_Init+0x1a0>
 8001302:	2304      	movs	r3, #4
 8001304:	e004      	b.n	8001310 <HAL_GPIO_Init+0x1a0>
 8001306:	2302      	movs	r3, #2
 8001308:	e002      	b.n	8001310 <HAL_GPIO_Init+0x1a0>
 800130a:	2301      	movs	r3, #1
 800130c:	e000      	b.n	8001310 <HAL_GPIO_Init+0x1a0>
 800130e:	2300      	movs	r3, #0
 8001310:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001312:	f002 0203 	and.w	r2, r2, #3
 8001316:	0092      	lsls	r2, r2, #2
 8001318:	4093      	lsls	r3, r2
 800131a:	68fa      	ldr	r2, [r7, #12]
 800131c:	4313      	orrs	r3, r2
 800131e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001320:	493a      	ldr	r1, [pc, #232]	; (800140c <HAL_GPIO_Init+0x29c>)
 8001322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001324:	089b      	lsrs	r3, r3, #2
 8001326:	3302      	adds	r3, #2
 8001328:	68fa      	ldr	r2, [r7, #12]
 800132a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d006      	beq.n	8001348 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800133a:	4b39      	ldr	r3, [pc, #228]	; (8001420 <HAL_GPIO_Init+0x2b0>)
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	4938      	ldr	r1, [pc, #224]	; (8001420 <HAL_GPIO_Init+0x2b0>)
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	4313      	orrs	r3, r2
 8001344:	600b      	str	r3, [r1, #0]
 8001346:	e006      	b.n	8001356 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001348:	4b35      	ldr	r3, [pc, #212]	; (8001420 <HAL_GPIO_Init+0x2b0>)
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	43db      	mvns	r3, r3
 8001350:	4933      	ldr	r1, [pc, #204]	; (8001420 <HAL_GPIO_Init+0x2b0>)
 8001352:	4013      	ands	r3, r2
 8001354:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d006      	beq.n	8001370 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001362:	4b2f      	ldr	r3, [pc, #188]	; (8001420 <HAL_GPIO_Init+0x2b0>)
 8001364:	685a      	ldr	r2, [r3, #4]
 8001366:	492e      	ldr	r1, [pc, #184]	; (8001420 <HAL_GPIO_Init+0x2b0>)
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	4313      	orrs	r3, r2
 800136c:	604b      	str	r3, [r1, #4]
 800136e:	e006      	b.n	800137e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001370:	4b2b      	ldr	r3, [pc, #172]	; (8001420 <HAL_GPIO_Init+0x2b0>)
 8001372:	685a      	ldr	r2, [r3, #4]
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	43db      	mvns	r3, r3
 8001378:	4929      	ldr	r1, [pc, #164]	; (8001420 <HAL_GPIO_Init+0x2b0>)
 800137a:	4013      	ands	r3, r2
 800137c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d006      	beq.n	8001398 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800138a:	4b25      	ldr	r3, [pc, #148]	; (8001420 <HAL_GPIO_Init+0x2b0>)
 800138c:	689a      	ldr	r2, [r3, #8]
 800138e:	4924      	ldr	r1, [pc, #144]	; (8001420 <HAL_GPIO_Init+0x2b0>)
 8001390:	69bb      	ldr	r3, [r7, #24]
 8001392:	4313      	orrs	r3, r2
 8001394:	608b      	str	r3, [r1, #8]
 8001396:	e006      	b.n	80013a6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001398:	4b21      	ldr	r3, [pc, #132]	; (8001420 <HAL_GPIO_Init+0x2b0>)
 800139a:	689a      	ldr	r2, [r3, #8]
 800139c:	69bb      	ldr	r3, [r7, #24]
 800139e:	43db      	mvns	r3, r3
 80013a0:	491f      	ldr	r1, [pc, #124]	; (8001420 <HAL_GPIO_Init+0x2b0>)
 80013a2:	4013      	ands	r3, r2
 80013a4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d006      	beq.n	80013c0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80013b2:	4b1b      	ldr	r3, [pc, #108]	; (8001420 <HAL_GPIO_Init+0x2b0>)
 80013b4:	68da      	ldr	r2, [r3, #12]
 80013b6:	491a      	ldr	r1, [pc, #104]	; (8001420 <HAL_GPIO_Init+0x2b0>)
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	60cb      	str	r3, [r1, #12]
 80013be:	e006      	b.n	80013ce <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80013c0:	4b17      	ldr	r3, [pc, #92]	; (8001420 <HAL_GPIO_Init+0x2b0>)
 80013c2:	68da      	ldr	r2, [r3, #12]
 80013c4:	69bb      	ldr	r3, [r7, #24]
 80013c6:	43db      	mvns	r3, r3
 80013c8:	4915      	ldr	r1, [pc, #84]	; (8001420 <HAL_GPIO_Init+0x2b0>)
 80013ca:	4013      	ands	r3, r2
 80013cc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80013ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013d0:	3301      	adds	r3, #1
 80013d2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013da:	fa22 f303 	lsr.w	r3, r2, r3
 80013de:	2b00      	cmp	r3, #0
 80013e0:	f47f aed0 	bne.w	8001184 <HAL_GPIO_Init+0x14>
  }
}
 80013e4:	bf00      	nop
 80013e6:	372c      	adds	r7, #44	; 0x2c
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bc80      	pop	{r7}
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	10210000 	.word	0x10210000
 80013f4:	10110000 	.word	0x10110000
 80013f8:	10120000 	.word	0x10120000
 80013fc:	10310000 	.word	0x10310000
 8001400:	10320000 	.word	0x10320000
 8001404:	10220000 	.word	0x10220000
 8001408:	40021000 	.word	0x40021000
 800140c:	40010000 	.word	0x40010000
 8001410:	40010800 	.word	0x40010800
 8001414:	40010c00 	.word	0x40010c00
 8001418:	40011000 	.word	0x40011000
 800141c:	40011400 	.word	0x40011400
 8001420:	40010400 	.word	0x40010400

08001424 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	460b      	mov	r3, r1
 800142e:	807b      	strh	r3, [r7, #2]
 8001430:	4613      	mov	r3, r2
 8001432:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001434:	787b      	ldrb	r3, [r7, #1]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d003      	beq.n	8001442 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800143a:	887a      	ldrh	r2, [r7, #2]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001440:	e003      	b.n	800144a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001442:	887b      	ldrh	r3, [r7, #2]
 8001444:	041a      	lsls	r2, r3, #16
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	611a      	str	r2, [r3, #16]
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr

08001454 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d101      	bne.n	8001466 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e26c      	b.n	8001940 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	2b00      	cmp	r3, #0
 8001470:	f000 8087 	beq.w	8001582 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001474:	4b92      	ldr	r3, [pc, #584]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	f003 030c 	and.w	r3, r3, #12
 800147c:	2b04      	cmp	r3, #4
 800147e:	d00c      	beq.n	800149a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001480:	4b8f      	ldr	r3, [pc, #572]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f003 030c 	and.w	r3, r3, #12
 8001488:	2b08      	cmp	r3, #8
 800148a:	d112      	bne.n	80014b2 <HAL_RCC_OscConfig+0x5e>
 800148c:	4b8c      	ldr	r3, [pc, #560]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001494:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001498:	d10b      	bne.n	80014b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800149a:	4b89      	ldr	r3, [pc, #548]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d06c      	beq.n	8001580 <HAL_RCC_OscConfig+0x12c>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d168      	bne.n	8001580 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e246      	b.n	8001940 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014ba:	d106      	bne.n	80014ca <HAL_RCC_OscConfig+0x76>
 80014bc:	4b80      	ldr	r3, [pc, #512]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a7f      	ldr	r2, [pc, #508]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80014c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014c6:	6013      	str	r3, [r2, #0]
 80014c8:	e02e      	b.n	8001528 <HAL_RCC_OscConfig+0xd4>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d10c      	bne.n	80014ec <HAL_RCC_OscConfig+0x98>
 80014d2:	4b7b      	ldr	r3, [pc, #492]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a7a      	ldr	r2, [pc, #488]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80014d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014dc:	6013      	str	r3, [r2, #0]
 80014de:	4b78      	ldr	r3, [pc, #480]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a77      	ldr	r2, [pc, #476]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80014e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014e8:	6013      	str	r3, [r2, #0]
 80014ea:	e01d      	b.n	8001528 <HAL_RCC_OscConfig+0xd4>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014f4:	d10c      	bne.n	8001510 <HAL_RCC_OscConfig+0xbc>
 80014f6:	4b72      	ldr	r3, [pc, #456]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a71      	ldr	r2, [pc, #452]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80014fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001500:	6013      	str	r3, [r2, #0]
 8001502:	4b6f      	ldr	r3, [pc, #444]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a6e      	ldr	r2, [pc, #440]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001508:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800150c:	6013      	str	r3, [r2, #0]
 800150e:	e00b      	b.n	8001528 <HAL_RCC_OscConfig+0xd4>
 8001510:	4b6b      	ldr	r3, [pc, #428]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a6a      	ldr	r2, [pc, #424]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001516:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800151a:	6013      	str	r3, [r2, #0]
 800151c:	4b68      	ldr	r3, [pc, #416]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a67      	ldr	r2, [pc, #412]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001522:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001526:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d013      	beq.n	8001558 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001530:	f7fe fe64 	bl	80001fc <HAL_GetTick>
 8001534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001536:	e008      	b.n	800154a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001538:	f7fe fe60 	bl	80001fc <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	2b64      	cmp	r3, #100	; 0x64
 8001544:	d901      	bls.n	800154a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e1fa      	b.n	8001940 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800154a:	4b5d      	ldr	r3, [pc, #372]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001552:	2b00      	cmp	r3, #0
 8001554:	d0f0      	beq.n	8001538 <HAL_RCC_OscConfig+0xe4>
 8001556:	e014      	b.n	8001582 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001558:	f7fe fe50 	bl	80001fc <HAL_GetTick>
 800155c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800155e:	e008      	b.n	8001572 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001560:	f7fe fe4c 	bl	80001fc <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	2b64      	cmp	r3, #100	; 0x64
 800156c:	d901      	bls.n	8001572 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800156e:	2303      	movs	r3, #3
 8001570:	e1e6      	b.n	8001940 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001572:	4b53      	ldr	r3, [pc, #332]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d1f0      	bne.n	8001560 <HAL_RCC_OscConfig+0x10c>
 800157e:	e000      	b.n	8001582 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001580:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	2b00      	cmp	r3, #0
 800158c:	d063      	beq.n	8001656 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800158e:	4b4c      	ldr	r3, [pc, #304]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f003 030c 	and.w	r3, r3, #12
 8001596:	2b00      	cmp	r3, #0
 8001598:	d00b      	beq.n	80015b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800159a:	4b49      	ldr	r3, [pc, #292]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f003 030c 	and.w	r3, r3, #12
 80015a2:	2b08      	cmp	r3, #8
 80015a4:	d11c      	bne.n	80015e0 <HAL_RCC_OscConfig+0x18c>
 80015a6:	4b46      	ldr	r3, [pc, #280]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d116      	bne.n	80015e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015b2:	4b43      	ldr	r3, [pc, #268]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d005      	beq.n	80015ca <HAL_RCC_OscConfig+0x176>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	691b      	ldr	r3, [r3, #16]
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d001      	beq.n	80015ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e1ba      	b.n	8001940 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ca:	4b3d      	ldr	r3, [pc, #244]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	695b      	ldr	r3, [r3, #20]
 80015d6:	00db      	lsls	r3, r3, #3
 80015d8:	4939      	ldr	r1, [pc, #228]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80015da:	4313      	orrs	r3, r2
 80015dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015de:	e03a      	b.n	8001656 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	691b      	ldr	r3, [r3, #16]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d020      	beq.n	800162a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015e8:	4b36      	ldr	r3, [pc, #216]	; (80016c4 <HAL_RCC_OscConfig+0x270>)
 80015ea:	2201      	movs	r2, #1
 80015ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ee:	f7fe fe05 	bl	80001fc <HAL_GetTick>
 80015f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015f4:	e008      	b.n	8001608 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015f6:	f7fe fe01 	bl	80001fc <HAL_GetTick>
 80015fa:	4602      	mov	r2, r0
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	2b02      	cmp	r3, #2
 8001602:	d901      	bls.n	8001608 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001604:	2303      	movs	r3, #3
 8001606:	e19b      	b.n	8001940 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001608:	4b2d      	ldr	r3, [pc, #180]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f003 0302 	and.w	r3, r3, #2
 8001610:	2b00      	cmp	r3, #0
 8001612:	d0f0      	beq.n	80015f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001614:	4b2a      	ldr	r3, [pc, #168]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	695b      	ldr	r3, [r3, #20]
 8001620:	00db      	lsls	r3, r3, #3
 8001622:	4927      	ldr	r1, [pc, #156]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001624:	4313      	orrs	r3, r2
 8001626:	600b      	str	r3, [r1, #0]
 8001628:	e015      	b.n	8001656 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800162a:	4b26      	ldr	r3, [pc, #152]	; (80016c4 <HAL_RCC_OscConfig+0x270>)
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001630:	f7fe fde4 	bl	80001fc <HAL_GetTick>
 8001634:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001636:	e008      	b.n	800164a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001638:	f7fe fde0 	bl	80001fc <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	2b02      	cmp	r3, #2
 8001644:	d901      	bls.n	800164a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001646:	2303      	movs	r3, #3
 8001648:	e17a      	b.n	8001940 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800164a:	4b1d      	ldr	r3, [pc, #116]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0302 	and.w	r3, r3, #2
 8001652:	2b00      	cmp	r3, #0
 8001654:	d1f0      	bne.n	8001638 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0308 	and.w	r3, r3, #8
 800165e:	2b00      	cmp	r3, #0
 8001660:	d03a      	beq.n	80016d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	699b      	ldr	r3, [r3, #24]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d019      	beq.n	800169e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800166a:	4b17      	ldr	r3, [pc, #92]	; (80016c8 <HAL_RCC_OscConfig+0x274>)
 800166c:	2201      	movs	r2, #1
 800166e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001670:	f7fe fdc4 	bl	80001fc <HAL_GetTick>
 8001674:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001676:	e008      	b.n	800168a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001678:	f7fe fdc0 	bl	80001fc <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	2b02      	cmp	r3, #2
 8001684:	d901      	bls.n	800168a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e15a      	b.n	8001940 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800168a:	4b0d      	ldr	r3, [pc, #52]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 800168c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	2b00      	cmp	r3, #0
 8001694:	d0f0      	beq.n	8001678 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001696:	2001      	movs	r0, #1
 8001698:	f000 fada 	bl	8001c50 <RCC_Delay>
 800169c:	e01c      	b.n	80016d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800169e:	4b0a      	ldr	r3, [pc, #40]	; (80016c8 <HAL_RCC_OscConfig+0x274>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016a4:	f7fe fdaa 	bl	80001fc <HAL_GetTick>
 80016a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016aa:	e00f      	b.n	80016cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016ac:	f7fe fda6 	bl	80001fc <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d908      	bls.n	80016cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80016ba:	2303      	movs	r3, #3
 80016bc:	e140      	b.n	8001940 <HAL_RCC_OscConfig+0x4ec>
 80016be:	bf00      	nop
 80016c0:	40021000 	.word	0x40021000
 80016c4:	42420000 	.word	0x42420000
 80016c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016cc:	4b9e      	ldr	r3, [pc, #632]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 80016ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d0:	f003 0302 	and.w	r3, r3, #2
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d1e9      	bne.n	80016ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 0304 	and.w	r3, r3, #4
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	f000 80a6 	beq.w	8001832 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016e6:	2300      	movs	r3, #0
 80016e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016ea:	4b97      	ldr	r3, [pc, #604]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 80016ec:	69db      	ldr	r3, [r3, #28]
 80016ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d10d      	bne.n	8001712 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016f6:	4b94      	ldr	r3, [pc, #592]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	4a93      	ldr	r2, [pc, #588]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 80016fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001700:	61d3      	str	r3, [r2, #28]
 8001702:	4b91      	ldr	r3, [pc, #580]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 8001704:	69db      	ldr	r3, [r3, #28]
 8001706:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800170e:	2301      	movs	r3, #1
 8001710:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001712:	4b8e      	ldr	r3, [pc, #568]	; (800194c <HAL_RCC_OscConfig+0x4f8>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800171a:	2b00      	cmp	r3, #0
 800171c:	d118      	bne.n	8001750 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800171e:	4b8b      	ldr	r3, [pc, #556]	; (800194c <HAL_RCC_OscConfig+0x4f8>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a8a      	ldr	r2, [pc, #552]	; (800194c <HAL_RCC_OscConfig+0x4f8>)
 8001724:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001728:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800172a:	f7fe fd67 	bl	80001fc <HAL_GetTick>
 800172e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001730:	e008      	b.n	8001744 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001732:	f7fe fd63 	bl	80001fc <HAL_GetTick>
 8001736:	4602      	mov	r2, r0
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	1ad3      	subs	r3, r2, r3
 800173c:	2b64      	cmp	r3, #100	; 0x64
 800173e:	d901      	bls.n	8001744 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001740:	2303      	movs	r3, #3
 8001742:	e0fd      	b.n	8001940 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001744:	4b81      	ldr	r3, [pc, #516]	; (800194c <HAL_RCC_OscConfig+0x4f8>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800174c:	2b00      	cmp	r3, #0
 800174e:	d0f0      	beq.n	8001732 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	2b01      	cmp	r3, #1
 8001756:	d106      	bne.n	8001766 <HAL_RCC_OscConfig+0x312>
 8001758:	4b7b      	ldr	r3, [pc, #492]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 800175a:	6a1b      	ldr	r3, [r3, #32]
 800175c:	4a7a      	ldr	r2, [pc, #488]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 800175e:	f043 0301 	orr.w	r3, r3, #1
 8001762:	6213      	str	r3, [r2, #32]
 8001764:	e02d      	b.n	80017c2 <HAL_RCC_OscConfig+0x36e>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	68db      	ldr	r3, [r3, #12]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d10c      	bne.n	8001788 <HAL_RCC_OscConfig+0x334>
 800176e:	4b76      	ldr	r3, [pc, #472]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 8001770:	6a1b      	ldr	r3, [r3, #32]
 8001772:	4a75      	ldr	r2, [pc, #468]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 8001774:	f023 0301 	bic.w	r3, r3, #1
 8001778:	6213      	str	r3, [r2, #32]
 800177a:	4b73      	ldr	r3, [pc, #460]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 800177c:	6a1b      	ldr	r3, [r3, #32]
 800177e:	4a72      	ldr	r2, [pc, #456]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 8001780:	f023 0304 	bic.w	r3, r3, #4
 8001784:	6213      	str	r3, [r2, #32]
 8001786:	e01c      	b.n	80017c2 <HAL_RCC_OscConfig+0x36e>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	2b05      	cmp	r3, #5
 800178e:	d10c      	bne.n	80017aa <HAL_RCC_OscConfig+0x356>
 8001790:	4b6d      	ldr	r3, [pc, #436]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 8001792:	6a1b      	ldr	r3, [r3, #32]
 8001794:	4a6c      	ldr	r2, [pc, #432]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 8001796:	f043 0304 	orr.w	r3, r3, #4
 800179a:	6213      	str	r3, [r2, #32]
 800179c:	4b6a      	ldr	r3, [pc, #424]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 800179e:	6a1b      	ldr	r3, [r3, #32]
 80017a0:	4a69      	ldr	r2, [pc, #420]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 80017a2:	f043 0301 	orr.w	r3, r3, #1
 80017a6:	6213      	str	r3, [r2, #32]
 80017a8:	e00b      	b.n	80017c2 <HAL_RCC_OscConfig+0x36e>
 80017aa:	4b67      	ldr	r3, [pc, #412]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 80017ac:	6a1b      	ldr	r3, [r3, #32]
 80017ae:	4a66      	ldr	r2, [pc, #408]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 80017b0:	f023 0301 	bic.w	r3, r3, #1
 80017b4:	6213      	str	r3, [r2, #32]
 80017b6:	4b64      	ldr	r3, [pc, #400]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 80017b8:	6a1b      	ldr	r3, [r3, #32]
 80017ba:	4a63      	ldr	r2, [pc, #396]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 80017bc:	f023 0304 	bic.w	r3, r3, #4
 80017c0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	68db      	ldr	r3, [r3, #12]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d015      	beq.n	80017f6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ca:	f7fe fd17 	bl	80001fc <HAL_GetTick>
 80017ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017d0:	e00a      	b.n	80017e8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017d2:	f7fe fd13 	bl	80001fc <HAL_GetTick>
 80017d6:	4602      	mov	r2, r0
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d901      	bls.n	80017e8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80017e4:	2303      	movs	r3, #3
 80017e6:	e0ab      	b.n	8001940 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017e8:	4b57      	ldr	r3, [pc, #348]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 80017ea:	6a1b      	ldr	r3, [r3, #32]
 80017ec:	f003 0302 	and.w	r3, r3, #2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d0ee      	beq.n	80017d2 <HAL_RCC_OscConfig+0x37e>
 80017f4:	e014      	b.n	8001820 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017f6:	f7fe fd01 	bl	80001fc <HAL_GetTick>
 80017fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017fc:	e00a      	b.n	8001814 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017fe:	f7fe fcfd 	bl	80001fc <HAL_GetTick>
 8001802:	4602      	mov	r2, r0
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	f241 3288 	movw	r2, #5000	; 0x1388
 800180c:	4293      	cmp	r3, r2
 800180e:	d901      	bls.n	8001814 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001810:	2303      	movs	r3, #3
 8001812:	e095      	b.n	8001940 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001814:	4b4c      	ldr	r3, [pc, #304]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 8001816:	6a1b      	ldr	r3, [r3, #32]
 8001818:	f003 0302 	and.w	r3, r3, #2
 800181c:	2b00      	cmp	r3, #0
 800181e:	d1ee      	bne.n	80017fe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001820:	7dfb      	ldrb	r3, [r7, #23]
 8001822:	2b01      	cmp	r3, #1
 8001824:	d105      	bne.n	8001832 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001826:	4b48      	ldr	r3, [pc, #288]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	4a47      	ldr	r2, [pc, #284]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 800182c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001830:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	69db      	ldr	r3, [r3, #28]
 8001836:	2b00      	cmp	r3, #0
 8001838:	f000 8081 	beq.w	800193e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800183c:	4b42      	ldr	r3, [pc, #264]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f003 030c 	and.w	r3, r3, #12
 8001844:	2b08      	cmp	r3, #8
 8001846:	d061      	beq.n	800190c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	69db      	ldr	r3, [r3, #28]
 800184c:	2b02      	cmp	r3, #2
 800184e:	d146      	bne.n	80018de <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001850:	4b3f      	ldr	r3, [pc, #252]	; (8001950 <HAL_RCC_OscConfig+0x4fc>)
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001856:	f7fe fcd1 	bl	80001fc <HAL_GetTick>
 800185a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800185c:	e008      	b.n	8001870 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800185e:	f7fe fccd 	bl	80001fc <HAL_GetTick>
 8001862:	4602      	mov	r2, r0
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	2b02      	cmp	r3, #2
 800186a:	d901      	bls.n	8001870 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800186c:	2303      	movs	r3, #3
 800186e:	e067      	b.n	8001940 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001870:	4b35      	ldr	r3, [pc, #212]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001878:	2b00      	cmp	r3, #0
 800187a:	d1f0      	bne.n	800185e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6a1b      	ldr	r3, [r3, #32]
 8001880:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001884:	d108      	bne.n	8001898 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001886:	4b30      	ldr	r3, [pc, #192]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	492d      	ldr	r1, [pc, #180]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 8001894:	4313      	orrs	r3, r2
 8001896:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001898:	4b2b      	ldr	r3, [pc, #172]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a19      	ldr	r1, [r3, #32]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a8:	430b      	orrs	r3, r1
 80018aa:	4927      	ldr	r1, [pc, #156]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 80018ac:	4313      	orrs	r3, r2
 80018ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018b0:	4b27      	ldr	r3, [pc, #156]	; (8001950 <HAL_RCC_OscConfig+0x4fc>)
 80018b2:	2201      	movs	r2, #1
 80018b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b6:	f7fe fca1 	bl	80001fc <HAL_GetTick>
 80018ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018bc:	e008      	b.n	80018d0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018be:	f7fe fc9d 	bl	80001fc <HAL_GetTick>
 80018c2:	4602      	mov	r2, r0
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	d901      	bls.n	80018d0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80018cc:	2303      	movs	r3, #3
 80018ce:	e037      	b.n	8001940 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018d0:	4b1d      	ldr	r3, [pc, #116]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d0f0      	beq.n	80018be <HAL_RCC_OscConfig+0x46a>
 80018dc:	e02f      	b.n	800193e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018de:	4b1c      	ldr	r3, [pc, #112]	; (8001950 <HAL_RCC_OscConfig+0x4fc>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e4:	f7fe fc8a 	bl	80001fc <HAL_GetTick>
 80018e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018ea:	e008      	b.n	80018fe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018ec:	f7fe fc86 	bl	80001fc <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d901      	bls.n	80018fe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80018fa:	2303      	movs	r3, #3
 80018fc:	e020      	b.n	8001940 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018fe:	4b12      	ldr	r3, [pc, #72]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001906:	2b00      	cmp	r3, #0
 8001908:	d1f0      	bne.n	80018ec <HAL_RCC_OscConfig+0x498>
 800190a:	e018      	b.n	800193e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	69db      	ldr	r3, [r3, #28]
 8001910:	2b01      	cmp	r3, #1
 8001912:	d101      	bne.n	8001918 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e013      	b.n	8001940 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001918:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <HAL_RCC_OscConfig+0x4f4>)
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6a1b      	ldr	r3, [r3, #32]
 8001928:	429a      	cmp	r2, r3
 800192a:	d106      	bne.n	800193a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001936:	429a      	cmp	r2, r3
 8001938:	d001      	beq.n	800193e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e000      	b.n	8001940 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800193e:	2300      	movs	r3, #0
}
 8001940:	4618      	mov	r0, r3
 8001942:	3718      	adds	r7, #24
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40021000 	.word	0x40021000
 800194c:	40007000 	.word	0x40007000
 8001950:	42420060 	.word	0x42420060

08001954 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d101      	bne.n	8001968 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e0d0      	b.n	8001b0a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001968:	4b6a      	ldr	r3, [pc, #424]	; (8001b14 <HAL_RCC_ClockConfig+0x1c0>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 0307 	and.w	r3, r3, #7
 8001970:	683a      	ldr	r2, [r7, #0]
 8001972:	429a      	cmp	r2, r3
 8001974:	d910      	bls.n	8001998 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001976:	4b67      	ldr	r3, [pc, #412]	; (8001b14 <HAL_RCC_ClockConfig+0x1c0>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f023 0207 	bic.w	r2, r3, #7
 800197e:	4965      	ldr	r1, [pc, #404]	; (8001b14 <HAL_RCC_ClockConfig+0x1c0>)
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	4313      	orrs	r3, r2
 8001984:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001986:	4b63      	ldr	r3, [pc, #396]	; (8001b14 <HAL_RCC_ClockConfig+0x1c0>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0307 	and.w	r3, r3, #7
 800198e:	683a      	ldr	r2, [r7, #0]
 8001990:	429a      	cmp	r2, r3
 8001992:	d001      	beq.n	8001998 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e0b8      	b.n	8001b0a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0302 	and.w	r3, r3, #2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d020      	beq.n	80019e6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 0304 	and.w	r3, r3, #4
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d005      	beq.n	80019bc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019b0:	4b59      	ldr	r3, [pc, #356]	; (8001b18 <HAL_RCC_ClockConfig+0x1c4>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	4a58      	ldr	r2, [pc, #352]	; (8001b18 <HAL_RCC_ClockConfig+0x1c4>)
 80019b6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80019ba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0308 	and.w	r3, r3, #8
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d005      	beq.n	80019d4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019c8:	4b53      	ldr	r3, [pc, #332]	; (8001b18 <HAL_RCC_ClockConfig+0x1c4>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	4a52      	ldr	r2, [pc, #328]	; (8001b18 <HAL_RCC_ClockConfig+0x1c4>)
 80019ce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80019d2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019d4:	4b50      	ldr	r3, [pc, #320]	; (8001b18 <HAL_RCC_ClockConfig+0x1c4>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	494d      	ldr	r1, [pc, #308]	; (8001b18 <HAL_RCC_ClockConfig+0x1c4>)
 80019e2:	4313      	orrs	r3, r2
 80019e4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d040      	beq.n	8001a74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d107      	bne.n	8001a0a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019fa:	4b47      	ldr	r3, [pc, #284]	; (8001b18 <HAL_RCC_ClockConfig+0x1c4>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d115      	bne.n	8001a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e07f      	b.n	8001b0a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d107      	bne.n	8001a22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a12:	4b41      	ldr	r3, [pc, #260]	; (8001b18 <HAL_RCC_ClockConfig+0x1c4>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d109      	bne.n	8001a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e073      	b.n	8001b0a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a22:	4b3d      	ldr	r3, [pc, #244]	; (8001b18 <HAL_RCC_ClockConfig+0x1c4>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d101      	bne.n	8001a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e06b      	b.n	8001b0a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a32:	4b39      	ldr	r3, [pc, #228]	; (8001b18 <HAL_RCC_ClockConfig+0x1c4>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f023 0203 	bic.w	r2, r3, #3
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	4936      	ldr	r1, [pc, #216]	; (8001b18 <HAL_RCC_ClockConfig+0x1c4>)
 8001a40:	4313      	orrs	r3, r2
 8001a42:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a44:	f7fe fbda 	bl	80001fc <HAL_GetTick>
 8001a48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a4a:	e00a      	b.n	8001a62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a4c:	f7fe fbd6 	bl	80001fc <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d901      	bls.n	8001a62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e053      	b.n	8001b0a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a62:	4b2d      	ldr	r3, [pc, #180]	; (8001b18 <HAL_RCC_ClockConfig+0x1c4>)
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	f003 020c 	and.w	r2, r3, #12
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d1eb      	bne.n	8001a4c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a74:	4b27      	ldr	r3, [pc, #156]	; (8001b14 <HAL_RCC_ClockConfig+0x1c0>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 0307 	and.w	r3, r3, #7
 8001a7c:	683a      	ldr	r2, [r7, #0]
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d210      	bcs.n	8001aa4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a82:	4b24      	ldr	r3, [pc, #144]	; (8001b14 <HAL_RCC_ClockConfig+0x1c0>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f023 0207 	bic.w	r2, r3, #7
 8001a8a:	4922      	ldr	r1, [pc, #136]	; (8001b14 <HAL_RCC_ClockConfig+0x1c0>)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a92:	4b20      	ldr	r3, [pc, #128]	; (8001b14 <HAL_RCC_ClockConfig+0x1c0>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f003 0307 	and.w	r3, r3, #7
 8001a9a:	683a      	ldr	r2, [r7, #0]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d001      	beq.n	8001aa4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e032      	b.n	8001b0a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0304 	and.w	r3, r3, #4
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d008      	beq.n	8001ac2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ab0:	4b19      	ldr	r3, [pc, #100]	; (8001b18 <HAL_RCC_ClockConfig+0x1c4>)
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	4916      	ldr	r1, [pc, #88]	; (8001b18 <HAL_RCC_ClockConfig+0x1c4>)
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0308 	and.w	r3, r3, #8
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d009      	beq.n	8001ae2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ace:	4b12      	ldr	r3, [pc, #72]	; (8001b18 <HAL_RCC_ClockConfig+0x1c4>)
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	691b      	ldr	r3, [r3, #16]
 8001ada:	00db      	lsls	r3, r3, #3
 8001adc:	490e      	ldr	r1, [pc, #56]	; (8001b18 <HAL_RCC_ClockConfig+0x1c4>)
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ae2:	f000 f821 	bl	8001b28 <HAL_RCC_GetSysClockFreq>
 8001ae6:	4601      	mov	r1, r0
 8001ae8:	4b0b      	ldr	r3, [pc, #44]	; (8001b18 <HAL_RCC_ClockConfig+0x1c4>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	091b      	lsrs	r3, r3, #4
 8001aee:	f003 030f 	and.w	r3, r3, #15
 8001af2:	4a0a      	ldr	r2, [pc, #40]	; (8001b1c <HAL_RCC_ClockConfig+0x1c8>)
 8001af4:	5cd3      	ldrb	r3, [r2, r3]
 8001af6:	fa21 f303 	lsr.w	r3, r1, r3
 8001afa:	4a09      	ldr	r2, [pc, #36]	; (8001b20 <HAL_RCC_ClockConfig+0x1cc>)
 8001afc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001afe:	4b09      	ldr	r3, [pc, #36]	; (8001b24 <HAL_RCC_ClockConfig+0x1d0>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7fe fb38 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 8001b08:	2300      	movs	r3, #0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40022000 	.word	0x40022000
 8001b18:	40021000 	.word	0x40021000
 8001b1c:	0800324c 	.word	0x0800324c
 8001b20:	20000008 	.word	0x20000008
 8001b24:	20000000 	.word	0x20000000

08001b28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b28:	b490      	push	{r4, r7}
 8001b2a:	b08a      	sub	sp, #40	; 0x28
 8001b2c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001b2e:	4b2a      	ldr	r3, [pc, #168]	; (8001bd8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001b30:	1d3c      	adds	r4, r7, #4
 8001b32:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b34:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001b38:	4b28      	ldr	r3, [pc, #160]	; (8001bdc <HAL_RCC_GetSysClockFreq+0xb4>)
 8001b3a:	881b      	ldrh	r3, [r3, #0]
 8001b3c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61fb      	str	r3, [r7, #28]
 8001b42:	2300      	movs	r3, #0
 8001b44:	61bb      	str	r3, [r7, #24]
 8001b46:	2300      	movs	r3, #0
 8001b48:	627b      	str	r3, [r7, #36]	; 0x24
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001b52:	4b23      	ldr	r3, [pc, #140]	; (8001be0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	f003 030c 	and.w	r3, r3, #12
 8001b5e:	2b04      	cmp	r3, #4
 8001b60:	d002      	beq.n	8001b68 <HAL_RCC_GetSysClockFreq+0x40>
 8001b62:	2b08      	cmp	r3, #8
 8001b64:	d003      	beq.n	8001b6e <HAL_RCC_GetSysClockFreq+0x46>
 8001b66:	e02d      	b.n	8001bc4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b68:	4b1e      	ldr	r3, [pc, #120]	; (8001be4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001b6a:	623b      	str	r3, [r7, #32]
      break;
 8001b6c:	e02d      	b.n	8001bca <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	0c9b      	lsrs	r3, r3, #18
 8001b72:	f003 030f 	and.w	r3, r3, #15
 8001b76:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001b7a:	4413      	add	r3, r2
 8001b7c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001b80:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d013      	beq.n	8001bb4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b8c:	4b14      	ldr	r3, [pc, #80]	; (8001be0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	0c5b      	lsrs	r3, r3, #17
 8001b92:	f003 0301 	and.w	r3, r3, #1
 8001b96:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001b9a:	4413      	add	r3, r2
 8001b9c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001ba0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	4a0f      	ldr	r2, [pc, #60]	; (8001be4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ba6:	fb02 f203 	mul.w	r2, r2, r3
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb0:	627b      	str	r3, [r7, #36]	; 0x24
 8001bb2:	e004      	b.n	8001bbe <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	4a0c      	ldr	r2, [pc, #48]	; (8001be8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001bb8:	fb02 f303 	mul.w	r3, r2, r3
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc0:	623b      	str	r3, [r7, #32]
      break;
 8001bc2:	e002      	b.n	8001bca <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001bc4:	4b07      	ldr	r3, [pc, #28]	; (8001be4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001bc6:	623b      	str	r3, [r7, #32]
      break;
 8001bc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bca:	6a3b      	ldr	r3, [r7, #32]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3728      	adds	r7, #40	; 0x28
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bc90      	pop	{r4, r7}
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	08003224 	.word	0x08003224
 8001bdc:	08003234 	.word	0x08003234
 8001be0:	40021000 	.word	0x40021000
 8001be4:	007a1200 	.word	0x007a1200
 8001be8:	003d0900 	.word	0x003d0900

08001bec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bf0:	4b02      	ldr	r3, [pc, #8]	; (8001bfc <HAL_RCC_GetHCLKFreq+0x10>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr
 8001bfc:	20000008 	.word	0x20000008

08001c00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c04:	f7ff fff2 	bl	8001bec <HAL_RCC_GetHCLKFreq>
 8001c08:	4601      	mov	r1, r0
 8001c0a:	4b05      	ldr	r3, [pc, #20]	; (8001c20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	0a1b      	lsrs	r3, r3, #8
 8001c10:	f003 0307 	and.w	r3, r3, #7
 8001c14:	4a03      	ldr	r2, [pc, #12]	; (8001c24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c16:	5cd3      	ldrb	r3, [r2, r3]
 8001c18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40021000 	.word	0x40021000
 8001c24:	0800325c 	.word	0x0800325c

08001c28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c2c:	f7ff ffde 	bl	8001bec <HAL_RCC_GetHCLKFreq>
 8001c30:	4601      	mov	r1, r0
 8001c32:	4b05      	ldr	r3, [pc, #20]	; (8001c48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	0adb      	lsrs	r3, r3, #11
 8001c38:	f003 0307 	and.w	r3, r3, #7
 8001c3c:	4a03      	ldr	r2, [pc, #12]	; (8001c4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c3e:	5cd3      	ldrb	r3, [r2, r3]
 8001c40:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	0800325c 	.word	0x0800325c

08001c50 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001c58:	4b0a      	ldr	r3, [pc, #40]	; (8001c84 <RCC_Delay+0x34>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a0a      	ldr	r2, [pc, #40]	; (8001c88 <RCC_Delay+0x38>)
 8001c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c62:	0a5b      	lsrs	r3, r3, #9
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	fb02 f303 	mul.w	r3, r2, r3
 8001c6a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001c6c:	bf00      	nop
  }
  while (Delay --);
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	1e5a      	subs	r2, r3, #1
 8001c72:	60fa      	str	r2, [r7, #12]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d1f9      	bne.n	8001c6c <RCC_Delay+0x1c>
}
 8001c78:	bf00      	nop
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bc80      	pop	{r7}
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	20000008 	.word	0x20000008
 8001c88:	10624dd3 	.word	0x10624dd3

08001c8c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001c94:	2300      	movs	r3, #0
 8001c96:	613b      	str	r3, [r7, #16]
 8001c98:	2300      	movs	r3, #0
 8001c9a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0301 	and.w	r3, r3, #1
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d07d      	beq.n	8001da4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cac:	4b4f      	ldr	r3, [pc, #316]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cae:	69db      	ldr	r3, [r3, #28]
 8001cb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d10d      	bne.n	8001cd4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cb8:	4b4c      	ldr	r3, [pc, #304]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cba:	69db      	ldr	r3, [r3, #28]
 8001cbc:	4a4b      	ldr	r2, [pc, #300]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cc2:	61d3      	str	r3, [r2, #28]
 8001cc4:	4b49      	ldr	r3, [pc, #292]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cc6:	69db      	ldr	r3, [r3, #28]
 8001cc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ccc:	60bb      	str	r3, [r7, #8]
 8001cce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cd4:	4b46      	ldr	r3, [pc, #280]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d118      	bne.n	8001d12 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ce0:	4b43      	ldr	r3, [pc, #268]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a42      	ldr	r2, [pc, #264]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ce6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cec:	f7fe fa86 	bl	80001fc <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cf2:	e008      	b.n	8001d06 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cf4:	f7fe fa82 	bl	80001fc <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b64      	cmp	r3, #100	; 0x64
 8001d00:	d901      	bls.n	8001d06 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e06d      	b.n	8001de2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d06:	4b3a      	ldr	r3, [pc, #232]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d0f0      	beq.n	8001cf4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001d12:	4b36      	ldr	r3, [pc, #216]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d14:	6a1b      	ldr	r3, [r3, #32]
 8001d16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d1a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d02e      	beq.n	8001d80 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d027      	beq.n	8001d80 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001d30:	4b2e      	ldr	r3, [pc, #184]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d32:	6a1b      	ldr	r3, [r3, #32]
 8001d34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d38:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001d3a:	4b2e      	ldr	r3, [pc, #184]	; (8001df4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001d40:	4b2c      	ldr	r3, [pc, #176]	; (8001df4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001d46:	4a29      	ldr	r2, [pc, #164]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d014      	beq.n	8001d80 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d56:	f7fe fa51 	bl	80001fc <HAL_GetTick>
 8001d5a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d5c:	e00a      	b.n	8001d74 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d5e:	f7fe fa4d 	bl	80001fc <HAL_GetTick>
 8001d62:	4602      	mov	r2, r0
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d901      	bls.n	8001d74 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001d70:	2303      	movs	r3, #3
 8001d72:	e036      	b.n	8001de2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d74:	4b1d      	ldr	r3, [pc, #116]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d76:	6a1b      	ldr	r3, [r3, #32]
 8001d78:	f003 0302 	and.w	r3, r3, #2
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d0ee      	beq.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d80:	4b1a      	ldr	r3, [pc, #104]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d82:	6a1b      	ldr	r3, [r3, #32]
 8001d84:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	4917      	ldr	r1, [pc, #92]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d92:	7dfb      	ldrb	r3, [r7, #23]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d105      	bne.n	8001da4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d98:	4b14      	ldr	r3, [pc, #80]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d9a:	69db      	ldr	r3, [r3, #28]
 8001d9c:	4a13      	ldr	r2, [pc, #76]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001da2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0302 	and.w	r3, r3, #2
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d008      	beq.n	8001dc2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001db0:	4b0e      	ldr	r3, [pc, #56]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	490b      	ldr	r1, [pc, #44]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0310 	and.w	r3, r3, #16
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d008      	beq.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001dce:	4b07      	ldr	r3, [pc, #28]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	68db      	ldr	r3, [r3, #12]
 8001dda:	4904      	ldr	r1, [pc, #16]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3718      	adds	r7, #24
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40021000 	.word	0x40021000
 8001df0:	40007000 	.word	0x40007000
 8001df4:	42420440 	.word	0x42420440

08001df8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d101      	bne.n	8001e0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e03f      	b.n	8001e8a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d106      	bne.n	8001e24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f000 fca2 	bl	8002768 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2224      	movs	r2, #36	; 0x24
 8001e28:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68da      	ldr	r2, [r3, #12]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f000 f829 	bl	8001e94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	691a      	ldr	r2, [r3, #16]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	695a      	ldr	r2, [r3, #20]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68da      	ldr	r2, [r3, #12]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2200      	movs	r2, #0
 8001e76:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2220      	movs	r2, #32
 8001e7c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2220      	movs	r2, #32
 8001e84:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3708      	adds	r7, #8
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
	...

08001e94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	691b      	ldr	r3, [r3, #16]
 8001ea2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	68da      	ldr	r2, [r3, #12]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	430a      	orrs	r2, r1
 8001eb0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	689a      	ldr	r2, [r3, #8]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	691b      	ldr	r3, [r3, #16]
 8001eba:	431a      	orrs	r2, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	695b      	ldr	r3, [r3, #20]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	68db      	ldr	r3, [r3, #12]
 8001eca:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001ece:	f023 030c 	bic.w	r3, r3, #12
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	6812      	ldr	r2, [r2, #0]
 8001ed6:	68f9      	ldr	r1, [r7, #12]
 8001ed8:	430b      	orrs	r3, r1
 8001eda:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	695b      	ldr	r3, [r3, #20]
 8001ee2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	699a      	ldr	r2, [r3, #24]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a52      	ldr	r2, [pc, #328]	; (8002040 <UART_SetConfig+0x1ac>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d14e      	bne.n	8001f9a <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001efc:	f7ff fe94 	bl	8001c28 <HAL_RCC_GetPCLK2Freq>
 8001f00:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001f02:	68ba      	ldr	r2, [r7, #8]
 8001f04:	4613      	mov	r3, r2
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	4413      	add	r3, r2
 8001f0a:	009a      	lsls	r2, r3, #2
 8001f0c:	441a      	add	r2, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f18:	4a4a      	ldr	r2, [pc, #296]	; (8002044 <UART_SetConfig+0x1b0>)
 8001f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f1e:	095b      	lsrs	r3, r3, #5
 8001f20:	0119      	lsls	r1, r3, #4
 8001f22:	68ba      	ldr	r2, [r7, #8]
 8001f24:	4613      	mov	r3, r2
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	4413      	add	r3, r2
 8001f2a:	009a      	lsls	r2, r3, #2
 8001f2c:	441a      	add	r2, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f38:	4b42      	ldr	r3, [pc, #264]	; (8002044 <UART_SetConfig+0x1b0>)
 8001f3a:	fba3 0302 	umull	r0, r3, r3, r2
 8001f3e:	095b      	lsrs	r3, r3, #5
 8001f40:	2064      	movs	r0, #100	; 0x64
 8001f42:	fb00 f303 	mul.w	r3, r0, r3
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	011b      	lsls	r3, r3, #4
 8001f4a:	3332      	adds	r3, #50	; 0x32
 8001f4c:	4a3d      	ldr	r2, [pc, #244]	; (8002044 <UART_SetConfig+0x1b0>)
 8001f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f52:	095b      	lsrs	r3, r3, #5
 8001f54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f58:	4419      	add	r1, r3
 8001f5a:	68ba      	ldr	r2, [r7, #8]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	4413      	add	r3, r2
 8001f62:	009a      	lsls	r2, r3, #2
 8001f64:	441a      	add	r2, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f70:	4b34      	ldr	r3, [pc, #208]	; (8002044 <UART_SetConfig+0x1b0>)
 8001f72:	fba3 0302 	umull	r0, r3, r3, r2
 8001f76:	095b      	lsrs	r3, r3, #5
 8001f78:	2064      	movs	r0, #100	; 0x64
 8001f7a:	fb00 f303 	mul.w	r3, r0, r3
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	011b      	lsls	r3, r3, #4
 8001f82:	3332      	adds	r3, #50	; 0x32
 8001f84:	4a2f      	ldr	r2, [pc, #188]	; (8002044 <UART_SetConfig+0x1b0>)
 8001f86:	fba2 2303 	umull	r2, r3, r2, r3
 8001f8a:	095b      	lsrs	r3, r3, #5
 8001f8c:	f003 020f 	and.w	r2, r3, #15
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	440a      	add	r2, r1
 8001f96:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8001f98:	e04d      	b.n	8002036 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8001f9a:	f7ff fe31 	bl	8001c00 <HAL_RCC_GetPCLK1Freq>
 8001f9e:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001fa0:	68ba      	ldr	r2, [r7, #8]
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	4413      	add	r3, r2
 8001fa8:	009a      	lsls	r2, r3, #2
 8001faa:	441a      	add	r2, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fb6:	4a23      	ldr	r2, [pc, #140]	; (8002044 <UART_SetConfig+0x1b0>)
 8001fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fbc:	095b      	lsrs	r3, r3, #5
 8001fbe:	0119      	lsls	r1, r3, #4
 8001fc0:	68ba      	ldr	r2, [r7, #8]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	4413      	add	r3, r2
 8001fc8:	009a      	lsls	r2, r3, #2
 8001fca:	441a      	add	r2, r3
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	fbb2 f2f3 	udiv	r2, r2, r3
 8001fd6:	4b1b      	ldr	r3, [pc, #108]	; (8002044 <UART_SetConfig+0x1b0>)
 8001fd8:	fba3 0302 	umull	r0, r3, r3, r2
 8001fdc:	095b      	lsrs	r3, r3, #5
 8001fde:	2064      	movs	r0, #100	; 0x64
 8001fe0:	fb00 f303 	mul.w	r3, r0, r3
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	011b      	lsls	r3, r3, #4
 8001fe8:	3332      	adds	r3, #50	; 0x32
 8001fea:	4a16      	ldr	r2, [pc, #88]	; (8002044 <UART_SetConfig+0x1b0>)
 8001fec:	fba2 2303 	umull	r2, r3, r2, r3
 8001ff0:	095b      	lsrs	r3, r3, #5
 8001ff2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ff6:	4419      	add	r1, r3
 8001ff8:	68ba      	ldr	r2, [r7, #8]
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	4413      	add	r3, r2
 8002000:	009a      	lsls	r2, r3, #2
 8002002:	441a      	add	r2, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	fbb2 f2f3 	udiv	r2, r2, r3
 800200e:	4b0d      	ldr	r3, [pc, #52]	; (8002044 <UART_SetConfig+0x1b0>)
 8002010:	fba3 0302 	umull	r0, r3, r3, r2
 8002014:	095b      	lsrs	r3, r3, #5
 8002016:	2064      	movs	r0, #100	; 0x64
 8002018:	fb00 f303 	mul.w	r3, r0, r3
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	011b      	lsls	r3, r3, #4
 8002020:	3332      	adds	r3, #50	; 0x32
 8002022:	4a08      	ldr	r2, [pc, #32]	; (8002044 <UART_SetConfig+0x1b0>)
 8002024:	fba2 2303 	umull	r2, r3, r2, r3
 8002028:	095b      	lsrs	r3, r3, #5
 800202a:	f003 020f 	and.w	r2, r3, #15
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	440a      	add	r2, r1
 8002034:	609a      	str	r2, [r3, #8]
}
 8002036:	bf00      	nop
 8002038:	3710      	adds	r7, #16
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40013800 	.word	0x40013800
 8002044:	51eb851f 	.word	0x51eb851f

08002048 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b094      	sub	sp, #80	; 0x50
 800204c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800204e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002052:	2228      	movs	r2, #40	; 0x28
 8002054:	2100      	movs	r1, #0
 8002056:	4618      	mov	r0, r3
 8002058:	f000 fcbe 	bl	80029d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800205c:	f107 0314 	add.w	r3, r7, #20
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
 800206a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800206c:	1d3b      	adds	r3, r7, #4
 800206e:	2200      	movs	r2, #0
 8002070:	601a      	str	r2, [r3, #0]
 8002072:	605a      	str	r2, [r3, #4]
 8002074:	609a      	str	r2, [r3, #8]
 8002076:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002078:	2301      	movs	r3, #1
 800207a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800207c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002080:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002082:	2300      	movs	r3, #0
 8002084:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002086:	2301      	movs	r3, #1
 8002088:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800208a:	2302      	movs	r3, #2
 800208c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800208e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002092:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002094:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002098:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800209a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800209e:	4618      	mov	r0, r3
 80020a0:	f7ff f9d8 	bl	8001454 <HAL_RCC_OscConfig>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <SystemClock_Config+0x66>
  {
    Error_Handler();
 80020aa:	f000 fab5 	bl	8002618 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020ae:	230f      	movs	r3, #15
 80020b0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020b2:	2302      	movs	r3, #2
 80020b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020b6:	2300      	movs	r3, #0
 80020b8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80020ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020be:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020c0:	2300      	movs	r3, #0
 80020c2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80020c4:	f107 0314 	add.w	r3, r7, #20
 80020c8:	2102      	movs	r1, #2
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7ff fc42 	bl	8001954 <HAL_RCC_ClockConfig>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <SystemClock_Config+0x92>
  {
    Error_Handler();
 80020d6:	f000 fa9f 	bl	8002618 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80020da:	2302      	movs	r3, #2
 80020dc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80020de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80020e2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020e4:	1d3b      	adds	r3, r7, #4
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff fdd0 	bl	8001c8c <HAL_RCCEx_PeriphCLKConfig>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80020f2:	f000 fa91 	bl	8002618 <Error_Handler>
  }
}
 80020f6:	bf00      	nop
 80020f8:	3750      	adds	r7, #80	; 0x50
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
	...

08002100 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
void MX_ADC1_Init(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002106:	1d3b      	adds	r3, r7, #4
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]
 800210c:	605a      	str	r2, [r3, #4]
 800210e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8002110:	4b2e      	ldr	r3, [pc, #184]	; (80021cc <MX_ADC1_Init+0xcc>)
 8002112:	4a2f      	ldr	r2, [pc, #188]	; (80021d0 <MX_ADC1_Init+0xd0>)
 8002114:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002116:	4b2d      	ldr	r3, [pc, #180]	; (80021cc <MX_ADC1_Init+0xcc>)
 8002118:	f44f 7280 	mov.w	r2, #256	; 0x100
 800211c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800211e:	4b2b      	ldr	r3, [pc, #172]	; (80021cc <MX_ADC1_Init+0xcc>)
 8002120:	2201      	movs	r2, #1
 8002122:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002124:	4b29      	ldr	r3, [pc, #164]	; (80021cc <MX_ADC1_Init+0xcc>)
 8002126:	2200      	movs	r2, #0
 8002128:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800212a:	4b28      	ldr	r3, [pc, #160]	; (80021cc <MX_ADC1_Init+0xcc>)
 800212c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002130:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002132:	4b26      	ldr	r3, [pc, #152]	; (80021cc <MX_ADC1_Init+0xcc>)
 8002134:	2200      	movs	r2, #0
 8002136:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8002138:	4b24      	ldr	r3, [pc, #144]	; (80021cc <MX_ADC1_Init+0xcc>)
 800213a:	2204      	movs	r2, #4
 800213c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800213e:	4823      	ldr	r0, [pc, #140]	; (80021cc <MX_ADC1_Init+0xcc>)
 8002140:	f7fe f888 	bl	8000254 <HAL_ADC_Init>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800214a:	f000 fa65 	bl	8002618 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800214e:	2304      	movs	r3, #4
 8002150:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002152:	2301      	movs	r3, #1
 8002154:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002156:	2307      	movs	r3, #7
 8002158:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800215a:	1d3b      	adds	r3, r7, #4
 800215c:	4619      	mov	r1, r3
 800215e:	481b      	ldr	r0, [pc, #108]	; (80021cc <MX_ADC1_Init+0xcc>)
 8002160:	f7fe fb16 	bl	8000790 <HAL_ADC_ConfigChannel>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800216a:	f000 fa55 	bl	8002618 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800216e:	2305      	movs	r3, #5
 8002170:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002172:	2302      	movs	r3, #2
 8002174:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002176:	1d3b      	adds	r3, r7, #4
 8002178:	4619      	mov	r1, r3
 800217a:	4814      	ldr	r0, [pc, #80]	; (80021cc <MX_ADC1_Init+0xcc>)
 800217c:	f7fe fb08 	bl	8000790 <HAL_ADC_ConfigChannel>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8002186:	f000 fa47 	bl	8002618 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800218a:	2306      	movs	r3, #6
 800218c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800218e:	2303      	movs	r3, #3
 8002190:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002192:	1d3b      	adds	r3, r7, #4
 8002194:	4619      	mov	r1, r3
 8002196:	480d      	ldr	r0, [pc, #52]	; (80021cc <MX_ADC1_Init+0xcc>)
 8002198:	f7fe fafa 	bl	8000790 <HAL_ADC_ConfigChannel>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80021a2:	f000 fa39 	bl	8002618 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80021a6:	2304      	movs	r3, #4
 80021a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80021aa:	2304      	movs	r3, #4
 80021ac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021ae:	1d3b      	adds	r3, r7, #4
 80021b0:	4619      	mov	r1, r3
 80021b2:	4806      	ldr	r0, [pc, #24]	; (80021cc <MX_ADC1_Init+0xcc>)
 80021b4:	f7fe faec 	bl	8000790 <HAL_ADC_ConfigChannel>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80021be:	f000 fa2b 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80021c2:	bf00      	nop
 80021c4:	3710      	adds	r7, #16
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	2000009c 	.word	0x2000009c
 80021d0:	40012400 	.word	0x40012400

080021d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART2_UART_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80021d8:	4b11      	ldr	r3, [pc, #68]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 80021da:	4a12      	ldr	r2, [pc, #72]	; (8002224 <MX_USART2_UART_Init+0x50>)
 80021dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80021de:	4b10      	ldr	r3, [pc, #64]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 80021e0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80021e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80021e6:	4b0e      	ldr	r3, [pc, #56]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80021ec:	4b0c      	ldr	r3, [pc, #48]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80021f2:	4b0b      	ldr	r3, [pc, #44]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021f8:	4b09      	ldr	r3, [pc, #36]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 80021fa:	220c      	movs	r2, #12
 80021fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021fe:	4b08      	ldr	r3, [pc, #32]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 8002200:	2200      	movs	r2, #0
 8002202:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002204:	4b06      	ldr	r3, [pc, #24]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 8002206:	2200      	movs	r2, #0
 8002208:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800220a:	4805      	ldr	r0, [pc, #20]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 800220c:	f7ff fdf4 	bl	8001df8 <HAL_UART_Init>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002216:	f000 f9ff 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	20000110 	.word	0x20000110
 8002224:	40004400 	.word	0x40004400

08002228 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800222e:	4b0c      	ldr	r3, [pc, #48]	; (8002260 <MX_DMA_Init+0x38>)
 8002230:	695b      	ldr	r3, [r3, #20]
 8002232:	4a0b      	ldr	r2, [pc, #44]	; (8002260 <MX_DMA_Init+0x38>)
 8002234:	f043 0301 	orr.w	r3, r3, #1
 8002238:	6153      	str	r3, [r2, #20]
 800223a:	4b09      	ldr	r3, [pc, #36]	; (8002260 <MX_DMA_Init+0x38>)
 800223c:	695b      	ldr	r3, [r3, #20]
 800223e:	f003 0301 	and.w	r3, r3, #1
 8002242:	607b      	str	r3, [r7, #4]
 8002244:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002246:	2200      	movs	r2, #0
 8002248:	2100      	movs	r1, #0
 800224a:	200b      	movs	r0, #11
 800224c:	f7fe fd6b 	bl	8000d26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002250:	200b      	movs	r0, #11
 8002252:	f7fe fd84 	bl	8000d5e <HAL_NVIC_EnableIRQ>

}
 8002256:	bf00      	nop
 8002258:	3708      	adds	r7, #8
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	40021000 	.word	0x40021000

08002264 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b088      	sub	sp, #32
 8002268:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800226a:	f107 0310 	add.w	r3, r7, #16
 800226e:	2200      	movs	r2, #0
 8002270:	601a      	str	r2, [r3, #0]
 8002272:	605a      	str	r2, [r3, #4]
 8002274:	609a      	str	r2, [r3, #8]
 8002276:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002278:	4b2e      	ldr	r3, [pc, #184]	; (8002334 <MX_GPIO_Init+0xd0>)
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	4a2d      	ldr	r2, [pc, #180]	; (8002334 <MX_GPIO_Init+0xd0>)
 800227e:	f043 0320 	orr.w	r3, r3, #32
 8002282:	6193      	str	r3, [r2, #24]
 8002284:	4b2b      	ldr	r3, [pc, #172]	; (8002334 <MX_GPIO_Init+0xd0>)
 8002286:	699b      	ldr	r3, [r3, #24]
 8002288:	f003 0320 	and.w	r3, r3, #32
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002290:	4b28      	ldr	r3, [pc, #160]	; (8002334 <MX_GPIO_Init+0xd0>)
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	4a27      	ldr	r2, [pc, #156]	; (8002334 <MX_GPIO_Init+0xd0>)
 8002296:	f043 0304 	orr.w	r3, r3, #4
 800229a:	6193      	str	r3, [r2, #24]
 800229c:	4b25      	ldr	r3, [pc, #148]	; (8002334 <MX_GPIO_Init+0xd0>)
 800229e:	699b      	ldr	r3, [r3, #24]
 80022a0:	f003 0304 	and.w	r3, r3, #4
 80022a4:	60bb      	str	r3, [r7, #8]
 80022a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022a8:	4b22      	ldr	r3, [pc, #136]	; (8002334 <MX_GPIO_Init+0xd0>)
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	4a21      	ldr	r2, [pc, #132]	; (8002334 <MX_GPIO_Init+0xd0>)
 80022ae:	f043 0308 	orr.w	r3, r3, #8
 80022b2:	6193      	str	r3, [r2, #24]
 80022b4:	4b1f      	ldr	r3, [pc, #124]	; (8002334 <MX_GPIO_Init+0xd0>)
 80022b6:	699b      	ldr	r3, [r3, #24]
 80022b8:	f003 0308 	and.w	r3, r3, #8
 80022bc:	607b      	str	r3, [r7, #4]
 80022be:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Buzzer_Pin|LedOut_Pin|LCD_D7_Pin|LCD_D6_Pin
 80022c0:	2200      	movs	r2, #0
 80022c2:	f640 71f8 	movw	r1, #4088	; 0xff8
 80022c6:	481c      	ldr	r0, [pc, #112]	; (8002338 <MX_GPIO_Init+0xd4>)
 80022c8:	f7ff f8ac 	bl	8001424 <HAL_GPIO_WritePin>
                          |LCD_D5_Pin|LCD_D4_Pin|LCD_Enable_Pin|LCD_RW_Pin
                          |LCD_RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_Katoda_GPIO_Port, LCD_Katoda_Pin, GPIO_PIN_RESET);
 80022cc:	2200      	movs	r2, #0
 80022ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022d2:	481a      	ldr	r0, [pc, #104]	; (800233c <MX_GPIO_Init+0xd8>)
 80022d4:	f7ff f8a6 	bl	8001424 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Pb_SS_Pin Pb_Reset_Pin */
  GPIO_InitStruct.Pin = Pb_SS_Pin|Pb_Reset_Pin;
 80022d8:	2303      	movs	r3, #3
 80022da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022dc:	2300      	movs	r3, #0
 80022de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022e0:	2301      	movs	r3, #1
 80022e2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022e4:	f107 0310 	add.w	r3, r7, #16
 80022e8:	4619      	mov	r1, r3
 80022ea:	4813      	ldr	r0, [pc, #76]	; (8002338 <MX_GPIO_Init+0xd4>)
 80022ec:	f7fe ff40 	bl	8001170 <HAL_GPIO_Init>

  /*Configure GPIO pins : Buzzer_Pin LedOut_Pin LCD_D7_Pin LCD_D6_Pin
                           LCD_D5_Pin LCD_D4_Pin LCD_Enable_Pin LCD_RW_Pin
                           LCD_RS_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin|LedOut_Pin|LCD_D7_Pin|LCD_D6_Pin
 80022f0:	f640 73f8 	movw	r3, #4088	; 0xff8
 80022f4:	613b      	str	r3, [r7, #16]
                          |LCD_D5_Pin|LCD_D4_Pin|LCD_Enable_Pin|LCD_RW_Pin
                          |LCD_RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022f6:	2301      	movs	r3, #1
 80022f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fa:	2300      	movs	r3, #0
 80022fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022fe:	2302      	movs	r3, #2
 8002300:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002302:	f107 0310 	add.w	r3, r7, #16
 8002306:	4619      	mov	r1, r3
 8002308:	480b      	ldr	r0, [pc, #44]	; (8002338 <MX_GPIO_Init+0xd4>)
 800230a:	f7fe ff31 	bl	8001170 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_Katoda_Pin */
  GPIO_InitStruct.Pin = LCD_Katoda_Pin;
 800230e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002312:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002314:	2301      	movs	r3, #1
 8002316:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002318:	2300      	movs	r3, #0
 800231a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800231c:	2302      	movs	r3, #2
 800231e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LCD_Katoda_GPIO_Port, &GPIO_InitStruct);
 8002320:	f107 0310 	add.w	r3, r7, #16
 8002324:	4619      	mov	r1, r3
 8002326:	4805      	ldr	r0, [pc, #20]	; (800233c <MX_GPIO_Init+0xd8>)
 8002328:	f7fe ff22 	bl	8001170 <HAL_GPIO_Init>

}
 800232c:	bf00      	nop
 800232e:	3720      	adds	r7, #32
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40021000 	.word	0x40021000
 8002338:	40010c00 	.word	0x40010c00
 800233c:	40010800 	.word	0x40010800

08002340 <LCD_Write4Bit>:
#include "stm32f1xx_hal.h"
#include "LCDku.h"
#include <stdio.h>

void LCD_Write4Bit(uint8_t data)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	4603      	mov	r3, r0
 8002348:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, ((data>>0)&1)? GPIO_PIN_SET:GPIO_PIN_RESET);
 800234a:	79fb      	ldrb	r3, [r7, #7]
 800234c:	f003 0301 	and.w	r3, r3, #1
 8002350:	b2db      	uxtb	r3, r3
 8002352:	461a      	mov	r2, r3
 8002354:	2140      	movs	r1, #64	; 0x40
 8002356:	4814      	ldr	r0, [pc, #80]	; (80023a8 <LCD_Write4Bit+0x68>)
 8002358:	f7ff f864 	bl	8001424 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, ((data>>1)&1)? GPIO_PIN_SET:GPIO_PIN_RESET);
 800235c:	79fb      	ldrb	r3, [r7, #7]
 800235e:	085b      	lsrs	r3, r3, #1
 8002360:	b2db      	uxtb	r3, r3
 8002362:	f003 0301 	and.w	r3, r3, #1
 8002366:	b2db      	uxtb	r3, r3
 8002368:	461a      	mov	r2, r3
 800236a:	2120      	movs	r1, #32
 800236c:	480e      	ldr	r0, [pc, #56]	; (80023a8 <LCD_Write4Bit+0x68>)
 800236e:	f7ff f859 	bl	8001424 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, ((data>>2)&1)? GPIO_PIN_SET:GPIO_PIN_RESET);
 8002372:	79fb      	ldrb	r3, [r7, #7]
 8002374:	089b      	lsrs	r3, r3, #2
 8002376:	b2db      	uxtb	r3, r3
 8002378:	f003 0301 	and.w	r3, r3, #1
 800237c:	b2db      	uxtb	r3, r3
 800237e:	461a      	mov	r2, r3
 8002380:	2110      	movs	r1, #16
 8002382:	4809      	ldr	r0, [pc, #36]	; (80023a8 <LCD_Write4Bit+0x68>)
 8002384:	f7ff f84e 	bl	8001424 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, ((data>>3)&1)? GPIO_PIN_SET:GPIO_PIN_RESET);
 8002388:	79fb      	ldrb	r3, [r7, #7]
 800238a:	08db      	lsrs	r3, r3, #3
 800238c:	b2db      	uxtb	r3, r3
 800238e:	f003 0301 	and.w	r3, r3, #1
 8002392:	b2db      	uxtb	r3, r3
 8002394:	461a      	mov	r2, r3
 8002396:	2108      	movs	r1, #8
 8002398:	4803      	ldr	r0, [pc, #12]	; (80023a8 <LCD_Write4Bit+0x68>)
 800239a:	f7ff f843 	bl	8001424 <HAL_GPIO_WritePin>
}
 800239e:	bf00      	nop
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40010c00 	.word	0x40010c00

080023ac <LCD_Send>:
void LCD_Send(_Bool mode, uint8_t data)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	4603      	mov	r3, r0
 80023b4:	460a      	mov	r2, r1
 80023b6:	71fb      	strb	r3, [r7, #7]
 80023b8:	4613      	mov	r3, r2
 80023ba:	71bb      	strb	r3, [r7, #6]
	LCD_RW(0);
 80023bc:	2200      	movs	r2, #0
 80023be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023c2:	4820      	ldr	r0, [pc, #128]	; (8002444 <LCD_Send+0x98>)
 80023c4:	f7ff f82e 	bl	8001424 <HAL_GPIO_WritePin>
	if(mode){
 80023c8:	79fb      	ldrb	r3, [r7, #7]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d006      	beq.n	80023dc <LCD_Send+0x30>
		LCD_RS(1);
 80023ce:	2201      	movs	r2, #1
 80023d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023d4:	481b      	ldr	r0, [pc, #108]	; (8002444 <LCD_Send+0x98>)
 80023d6:	f7ff f825 	bl	8001424 <HAL_GPIO_WritePin>
 80023da:	e005      	b.n	80023e8 <LCD_Send+0x3c>
	}else{
		LCD_RS(0);
 80023dc:	2200      	movs	r2, #0
 80023de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023e2:	4818      	ldr	r0, [pc, #96]	; (8002444 <LCD_Send+0x98>)
 80023e4:	f7ff f81e 	bl	8001424 <HAL_GPIO_WritePin>
	}

	LCD_Write4Bit(data>>4);
 80023e8:	79bb      	ldrb	r3, [r7, #6]
 80023ea:	091b      	lsrs	r3, r3, #4
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7ff ffa6 	bl	8002340 <LCD_Write4Bit>
	LCD_EN();
 80023f4:	2201      	movs	r2, #1
 80023f6:	2180      	movs	r1, #128	; 0x80
 80023f8:	4812      	ldr	r0, [pc, #72]	; (8002444 <LCD_Send+0x98>)
 80023fa:	f7ff f813 	bl	8001424 <HAL_GPIO_WritePin>
 80023fe:	2001      	movs	r0, #1
 8002400:	f7fd ff06 	bl	8000210 <HAL_Delay>
 8002404:	2200      	movs	r2, #0
 8002406:	2180      	movs	r1, #128	; 0x80
 8002408:	480e      	ldr	r0, [pc, #56]	; (8002444 <LCD_Send+0x98>)
 800240a:	f7ff f80b 	bl	8001424 <HAL_GPIO_WritePin>
 800240e:	2001      	movs	r0, #1
 8002410:	f7fd fefe 	bl	8000210 <HAL_Delay>
	LCD_Write4Bit(data);
 8002414:	79bb      	ldrb	r3, [r7, #6]
 8002416:	4618      	mov	r0, r3
 8002418:	f7ff ff92 	bl	8002340 <LCD_Write4Bit>
	LCD_EN();
 800241c:	2201      	movs	r2, #1
 800241e:	2180      	movs	r1, #128	; 0x80
 8002420:	4808      	ldr	r0, [pc, #32]	; (8002444 <LCD_Send+0x98>)
 8002422:	f7fe ffff 	bl	8001424 <HAL_GPIO_WritePin>
 8002426:	2001      	movs	r0, #1
 8002428:	f7fd fef2 	bl	8000210 <HAL_Delay>
 800242c:	2200      	movs	r2, #0
 800242e:	2180      	movs	r1, #128	; 0x80
 8002430:	4804      	ldr	r0, [pc, #16]	; (8002444 <LCD_Send+0x98>)
 8002432:	f7fe fff7 	bl	8001424 <HAL_GPIO_WritePin>
 8002436:	2001      	movs	r0, #1
 8002438:	f7fd feea 	bl	8000210 <HAL_Delay>
}
 800243c:	bf00      	nop
 800243e:	3708      	adds	r7, #8
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	40010c00 	.word	0x40010c00

08002448 <LCD_Init>:
void LCD_Init(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
	LCD_RW(0);
 800244c:	2200      	movs	r2, #0
 800244e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002452:	480c      	ldr	r0, [pc, #48]	; (8002484 <LCD_Init+0x3c>)
 8002454:	f7fe ffe6 	bl	8001424 <HAL_GPIO_WritePin>

	LCD_Command(0x33);
 8002458:	2133      	movs	r1, #51	; 0x33
 800245a:	2000      	movs	r0, #0
 800245c:	f7ff ffa6 	bl	80023ac <LCD_Send>
	LCD_Command(0x32);
 8002460:	2132      	movs	r1, #50	; 0x32
 8002462:	2000      	movs	r0, #0
 8002464:	f7ff ffa2 	bl	80023ac <LCD_Send>
	LCD_Command(0x28);
 8002468:	2128      	movs	r1, #40	; 0x28
 800246a:	2000      	movs	r0, #0
 800246c:	f7ff ff9e 	bl	80023ac <LCD_Send>
	LCD_Command(0x0C);
 8002470:	210c      	movs	r1, #12
 8002472:	2000      	movs	r0, #0
 8002474:	f7ff ff9a 	bl	80023ac <LCD_Send>
	LCD_Command(0x06);
 8002478:	2106      	movs	r1, #6
 800247a:	2000      	movs	r0, #0
 800247c:	f7ff ff96 	bl	80023ac <LCD_Send>
}
 8002480:	bf00      	nop
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40010c00 	.word	0x40010c00

08002488 <LCD_Print>:
void LCD_Print(char *pData)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
	while(*pData){
 8002490:	e007      	b.n	80024a2 <LCD_Print+0x1a>
		LCD_Data(*pData++);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	1c5a      	adds	r2, r3, #1
 8002496:	607a      	str	r2, [r7, #4]
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	4619      	mov	r1, r3
 800249c:	2001      	movs	r0, #1
 800249e:	f7ff ff85 	bl	80023ac <LCD_Send>
	while(*pData){
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d1f3      	bne.n	8002492 <LCD_Print+0xa>
	}
}
 80024aa:	bf00      	nop
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
	...

080024b4 <LCD_PrintNum>:
void LCD_PrintNum(uint16_t numVal)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b088      	sub	sp, #32
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	80fb      	strh	r3, [r7, #6]
	char bufprint[20];
	sprintf(bufprint, "%d", numVal);
 80024be:	88fa      	ldrh	r2, [r7, #6]
 80024c0:	f107 030c 	add.w	r3, r7, #12
 80024c4:	4906      	ldr	r1, [pc, #24]	; (80024e0 <LCD_PrintNum+0x2c>)
 80024c6:	4618      	mov	r0, r3
 80024c8:	f000 fa8e 	bl	80029e8 <siprintf>
	LCD_Print(bufprint);
 80024cc:	f107 030c 	add.w	r3, r7, #12
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff ffd9 	bl	8002488 <LCD_Print>
}
 80024d6:	bf00      	nop
 80024d8:	3720      	adds	r7, #32
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	08003238 	.word	0x08003238

080024e4 <LCD_SetCursor>:
void LCD_SetCursor(uint8_t x, uint8_t y)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	4603      	mov	r3, r0
 80024ec:	460a      	mov	r2, r1
 80024ee:	71fb      	strb	r3, [r7, #7]
 80024f0:	4613      	mov	r3, r2
 80024f2:	71bb      	strb	r3, [r7, #6]
	if(y==0){
 80024f4:	79bb      	ldrb	r3, [r7, #6]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d106      	bne.n	8002508 <LCD_SetCursor+0x24>
		LCD_Command(0x80+x);
 80024fa:	79fb      	ldrb	r3, [r7, #7]
 80024fc:	3b80      	subs	r3, #128	; 0x80
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	4619      	mov	r1, r3
 8002502:	2000      	movs	r0, #0
 8002504:	f7ff ff52 	bl	80023ac <LCD_Send>
	}
	if(y==1){
 8002508:	79bb      	ldrb	r3, [r7, #6]
 800250a:	2b01      	cmp	r3, #1
 800250c:	d106      	bne.n	800251c <LCD_SetCursor+0x38>
		LCD_Command(0xC0+x);
 800250e:	79fb      	ldrb	r3, [r7, #7]
 8002510:	3b40      	subs	r3, #64	; 0x40
 8002512:	b2db      	uxtb	r3, r3
 8002514:	4619      	mov	r1, r3
 8002516:	2000      	movs	r0, #0
 8002518:	f7ff ff48 	bl	80023ac <LCD_Send>
	}
	if(y==2){
 800251c:	79bb      	ldrb	r3, [r7, #6]
 800251e:	2b02      	cmp	r3, #2
 8002520:	d106      	bne.n	8002530 <LCD_SetCursor+0x4c>
		LCD_Command(0x94+x);
 8002522:	79fb      	ldrb	r3, [r7, #7]
 8002524:	3b6c      	subs	r3, #108	; 0x6c
 8002526:	b2db      	uxtb	r3, r3
 8002528:	4619      	mov	r1, r3
 800252a:	2000      	movs	r0, #0
 800252c:	f7ff ff3e 	bl	80023ac <LCD_Send>
	}
	if(y==3){
 8002530:	79bb      	ldrb	r3, [r7, #6]
 8002532:	2b03      	cmp	r3, #3
 8002534:	d106      	bne.n	8002544 <LCD_SetCursor+0x60>
		LCD_Command(0xD4+x);
 8002536:	79fb      	ldrb	r3, [r7, #7]
 8002538:	3b2c      	subs	r3, #44	; 0x2c
 800253a:	b2db      	uxtb	r3, r3
 800253c:	4619      	mov	r1, r3
 800253e:	2000      	movs	r0, #0
 8002540:	f7ff ff34 	bl	80023ac <LCD_Send>
	}
}
 8002544:	bf00      	nop
 8002546:	3708      	adds	r7, #8
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}

0800254c <LCD_Clear>:
void LCD_Clear(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
	LCD_Command(0x01);
 8002550:	2101      	movs	r1, #1
 8002552:	2000      	movs	r0, #0
 8002554:	f7ff ff2a 	bl	80023ac <LCD_Send>
}
 8002558:	bf00      	nop
 800255a:	bd80      	pop	{r7, pc}

0800255c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002560:	f7fd fdf4 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002564:	f7ff fd70 	bl	8002048 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002568:	f7ff fe7c 	bl	8002264 <MX_GPIO_Init>
  MX_DMA_Init();
 800256c:	f7ff fe5c 	bl	8002228 <MX_DMA_Init>
  MX_ADC1_Init();
 8002570:	f7ff fdc6 	bl	8002100 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8002574:	f7ff fe2e 	bl	80021d4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)value, 4);
 8002578:	2204      	movs	r2, #4
 800257a:	4920      	ldr	r1, [pc, #128]	; (80025fc <main+0xa0>)
 800257c:	4820      	ldr	r0, [pc, #128]	; (8002600 <main+0xa4>)
 800257e:	f7fd ff41 	bl	8000404 <HAL_ADC_Start_DMA>
  LCD_Init();
 8002582:	f7ff ff61 	bl	8002448 <LCD_Init>

  LCD_Clear();
 8002586:	f7ff ffe1 	bl	800254c <LCD_Clear>
  HAL_GPIO_WritePin(LCD_Katoda_GPIO_Port, LCD_Katoda_Pin, GPIO_PIN_SET);
 800258a:	2201      	movs	r2, #1
 800258c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002590:	481c      	ldr	r0, [pc, #112]	; (8002604 <main+0xa8>)
 8002592:	f7fe ff47 	bl	8001424 <HAL_GPIO_WritePin>
  LCD_SetCursor(0,0);
 8002596:	2100      	movs	r1, #0
 8002598:	2000      	movs	r0, #0
 800259a:	f7ff ffa3 	bl	80024e4 <LCD_SetCursor>
  LCD_Print("Bismillah!!!");
 800259e:	481a      	ldr	r0, [pc, #104]	; (8002608 <main+0xac>)
 80025a0:	f7ff ff72 	bl	8002488 <LCD_Print>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  sensA=value[0];
 80025a4:	4b15      	ldr	r3, [pc, #84]	; (80025fc <main+0xa0>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a18      	ldr	r2, [pc, #96]	; (800260c <main+0xb0>)
 80025aa:	6013      	str	r3, [r2, #0]
	  sensB=value[1];
 80025ac:	4b13      	ldr	r3, [pc, #76]	; (80025fc <main+0xa0>)
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	4a17      	ldr	r2, [pc, #92]	; (8002610 <main+0xb4>)
 80025b2:	6013      	str	r3, [r2, #0]
	  sensC=value[2];
 80025b4:	4b11      	ldr	r3, [pc, #68]	; (80025fc <main+0xa0>)
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	4a16      	ldr	r2, [pc, #88]	; (8002614 <main+0xb8>)
 80025ba:	6013      	str	r3, [r2, #0]

	  LCD_SetCursor(0,1);
 80025bc:	2101      	movs	r1, #1
 80025be:	2000      	movs	r0, #0
 80025c0:	f7ff ff90 	bl	80024e4 <LCD_SetCursor>
	  LCD_PrintNum(sensA);
 80025c4:	4b11      	ldr	r3, [pc, #68]	; (800260c <main+0xb0>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	b29b      	uxth	r3, r3
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7ff ff72 	bl	80024b4 <LCD_PrintNum>

	  LCD_SetCursor(0,2);
 80025d0:	2102      	movs	r1, #2
 80025d2:	2000      	movs	r0, #0
 80025d4:	f7ff ff86 	bl	80024e4 <LCD_SetCursor>
	  LCD_PrintNum(sensB);
 80025d8:	4b0d      	ldr	r3, [pc, #52]	; (8002610 <main+0xb4>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	b29b      	uxth	r3, r3
 80025de:	4618      	mov	r0, r3
 80025e0:	f7ff ff68 	bl	80024b4 <LCD_PrintNum>

	  LCD_SetCursor(0,3);
 80025e4:	2103      	movs	r1, #3
 80025e6:	2000      	movs	r0, #0
 80025e8:	f7ff ff7c 	bl	80024e4 <LCD_SetCursor>
	  LCD_PrintNum(sensC);
 80025ec:	4b09      	ldr	r3, [pc, #36]	; (8002614 <main+0xb8>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff ff5e 	bl	80024b4 <LCD_PrintNum>
	  sensA=value[0];
 80025f8:	e7d4      	b.n	80025a4 <main+0x48>
 80025fa:	bf00      	nop
 80025fc:	2000015c 	.word	0x2000015c
 8002600:	2000009c 	.word	0x2000009c
 8002604:	40010800 	.word	0x40010800
 8002608:	0800323c 	.word	0x0800323c
 800260c:	20000150 	.word	0x20000150
 8002610:	20000158 	.word	0x20000158
 8002614:	20000154 	.word	0x20000154

08002618 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800261c:	bf00      	nop
 800261e:	46bd      	mov	sp, r7
 8002620:	bc80      	pop	{r7}
 8002622:	4770      	bx	lr

08002624 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800262a:	4b15      	ldr	r3, [pc, #84]	; (8002680 <HAL_MspInit+0x5c>)
 800262c:	699b      	ldr	r3, [r3, #24]
 800262e:	4a14      	ldr	r2, [pc, #80]	; (8002680 <HAL_MspInit+0x5c>)
 8002630:	f043 0301 	orr.w	r3, r3, #1
 8002634:	6193      	str	r3, [r2, #24]
 8002636:	4b12      	ldr	r3, [pc, #72]	; (8002680 <HAL_MspInit+0x5c>)
 8002638:	699b      	ldr	r3, [r3, #24]
 800263a:	f003 0301 	and.w	r3, r3, #1
 800263e:	60bb      	str	r3, [r7, #8]
 8002640:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002642:	4b0f      	ldr	r3, [pc, #60]	; (8002680 <HAL_MspInit+0x5c>)
 8002644:	69db      	ldr	r3, [r3, #28]
 8002646:	4a0e      	ldr	r2, [pc, #56]	; (8002680 <HAL_MspInit+0x5c>)
 8002648:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800264c:	61d3      	str	r3, [r2, #28]
 800264e:	4b0c      	ldr	r3, [pc, #48]	; (8002680 <HAL_MspInit+0x5c>)
 8002650:	69db      	ldr	r3, [r3, #28]
 8002652:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002656:	607b      	str	r3, [r7, #4]
 8002658:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800265a:	4b0a      	ldr	r3, [pc, #40]	; (8002684 <HAL_MspInit+0x60>)
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	60fb      	str	r3, [r7, #12]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800266e:	60fb      	str	r3, [r7, #12]
 8002670:	4a04      	ldr	r2, [pc, #16]	; (8002684 <HAL_MspInit+0x60>)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002676:	bf00      	nop
 8002678:	3714      	adds	r7, #20
 800267a:	46bd      	mov	sp, r7
 800267c:	bc80      	pop	{r7}
 800267e:	4770      	bx	lr
 8002680:	40021000 	.word	0x40021000
 8002684:	40010000 	.word	0x40010000

08002688 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b088      	sub	sp, #32
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002690:	f107 0310 	add.w	r3, r7, #16
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	605a      	str	r2, [r3, #4]
 800269a:	609a      	str	r2, [r3, #8]
 800269c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a2c      	ldr	r2, [pc, #176]	; (8002754 <HAL_ADC_MspInit+0xcc>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d151      	bne.n	800274c <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026a8:	4b2b      	ldr	r3, [pc, #172]	; (8002758 <HAL_ADC_MspInit+0xd0>)
 80026aa:	699b      	ldr	r3, [r3, #24]
 80026ac:	4a2a      	ldr	r2, [pc, #168]	; (8002758 <HAL_ADC_MspInit+0xd0>)
 80026ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026b2:	6193      	str	r3, [r2, #24]
 80026b4:	4b28      	ldr	r3, [pc, #160]	; (8002758 <HAL_ADC_MspInit+0xd0>)
 80026b6:	699b      	ldr	r3, [r3, #24]
 80026b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026bc:	60fb      	str	r3, [r7, #12]
 80026be:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026c0:	4b25      	ldr	r3, [pc, #148]	; (8002758 <HAL_ADC_MspInit+0xd0>)
 80026c2:	699b      	ldr	r3, [r3, #24]
 80026c4:	4a24      	ldr	r2, [pc, #144]	; (8002758 <HAL_ADC_MspInit+0xd0>)
 80026c6:	f043 0304 	orr.w	r3, r3, #4
 80026ca:	6193      	str	r3, [r2, #24]
 80026cc:	4b22      	ldr	r3, [pc, #136]	; (8002758 <HAL_ADC_MspInit+0xd0>)
 80026ce:	699b      	ldr	r3, [r3, #24]
 80026d0:	f003 0304 	and.w	r3, r3, #4
 80026d4:	60bb      	str	r3, [r7, #8]
 80026d6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6 
    */
    GPIO_InitStruct.Pin = Sensor1_Pin|Sensor2_Pin|Sensor3_Pin;
 80026d8:	2370      	movs	r3, #112	; 0x70
 80026da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026dc:	2303      	movs	r3, #3
 80026de:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026e0:	f107 0310 	add.w	r3, r7, #16
 80026e4:	4619      	mov	r1, r3
 80026e6:	481d      	ldr	r0, [pc, #116]	; (800275c <HAL_ADC_MspInit+0xd4>)
 80026e8:	f7fe fd42 	bl	8001170 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80026ec:	4b1c      	ldr	r3, [pc, #112]	; (8002760 <HAL_ADC_MspInit+0xd8>)
 80026ee:	4a1d      	ldr	r2, [pc, #116]	; (8002764 <HAL_ADC_MspInit+0xdc>)
 80026f0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026f2:	4b1b      	ldr	r3, [pc, #108]	; (8002760 <HAL_ADC_MspInit+0xd8>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80026f8:	4b19      	ldr	r3, [pc, #100]	; (8002760 <HAL_ADC_MspInit+0xd8>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80026fe:	4b18      	ldr	r3, [pc, #96]	; (8002760 <HAL_ADC_MspInit+0xd8>)
 8002700:	2280      	movs	r2, #128	; 0x80
 8002702:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002704:	4b16      	ldr	r3, [pc, #88]	; (8002760 <HAL_ADC_MspInit+0xd8>)
 8002706:	f44f 7200 	mov.w	r2, #512	; 0x200
 800270a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800270c:	4b14      	ldr	r3, [pc, #80]	; (8002760 <HAL_ADC_MspInit+0xd8>)
 800270e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002712:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002714:	4b12      	ldr	r3, [pc, #72]	; (8002760 <HAL_ADC_MspInit+0xd8>)
 8002716:	2220      	movs	r2, #32
 8002718:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800271a:	4b11      	ldr	r3, [pc, #68]	; (8002760 <HAL_ADC_MspInit+0xd8>)
 800271c:	2200      	movs	r2, #0
 800271e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002720:	480f      	ldr	r0, [pc, #60]	; (8002760 <HAL_ADC_MspInit+0xd8>)
 8002722:	f7fe fb37 	bl	8000d94 <HAL_DMA_Init>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 800272c:	f7ff ff74 	bl	8002618 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	4a0b      	ldr	r2, [pc, #44]	; (8002760 <HAL_ADC_MspInit+0xd8>)
 8002734:	621a      	str	r2, [r3, #32]
 8002736:	4a0a      	ldr	r2, [pc, #40]	; (8002760 <HAL_ADC_MspInit+0xd8>)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800273c:	2200      	movs	r2, #0
 800273e:	2100      	movs	r1, #0
 8002740:	2012      	movs	r0, #18
 8002742:	f7fe faf0 	bl	8000d26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002746:	2012      	movs	r0, #18
 8002748:	f7fe fb09 	bl	8000d5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800274c:	bf00      	nop
 800274e:	3720      	adds	r7, #32
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	40012400 	.word	0x40012400
 8002758:	40021000 	.word	0x40021000
 800275c:	40010800 	.word	0x40010800
 8002760:	200000cc 	.word	0x200000cc
 8002764:	40020008 	.word	0x40020008

08002768 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b088      	sub	sp, #32
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002770:	f107 0310 	add.w	r3, r7, #16
 8002774:	2200      	movs	r2, #0
 8002776:	601a      	str	r2, [r3, #0]
 8002778:	605a      	str	r2, [r3, #4]
 800277a:	609a      	str	r2, [r3, #8]
 800277c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a1b      	ldr	r2, [pc, #108]	; (80027f0 <HAL_UART_MspInit+0x88>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d12f      	bne.n	80027e8 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002788:	4b1a      	ldr	r3, [pc, #104]	; (80027f4 <HAL_UART_MspInit+0x8c>)
 800278a:	69db      	ldr	r3, [r3, #28]
 800278c:	4a19      	ldr	r2, [pc, #100]	; (80027f4 <HAL_UART_MspInit+0x8c>)
 800278e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002792:	61d3      	str	r3, [r2, #28]
 8002794:	4b17      	ldr	r3, [pc, #92]	; (80027f4 <HAL_UART_MspInit+0x8c>)
 8002796:	69db      	ldr	r3, [r3, #28]
 8002798:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800279c:	60fb      	str	r3, [r7, #12]
 800279e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027a0:	4b14      	ldr	r3, [pc, #80]	; (80027f4 <HAL_UART_MspInit+0x8c>)
 80027a2:	699b      	ldr	r3, [r3, #24]
 80027a4:	4a13      	ldr	r2, [pc, #76]	; (80027f4 <HAL_UART_MspInit+0x8c>)
 80027a6:	f043 0304 	orr.w	r3, r3, #4
 80027aa:	6193      	str	r3, [r2, #24]
 80027ac:	4b11      	ldr	r3, [pc, #68]	; (80027f4 <HAL_UART_MspInit+0x8c>)
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	f003 0304 	and.w	r3, r3, #4
 80027b4:	60bb      	str	r3, [r7, #8]
 80027b6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80027b8:	2304      	movs	r3, #4
 80027ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027bc:	2302      	movs	r3, #2
 80027be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027c0:	2303      	movs	r3, #3
 80027c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027c4:	f107 0310 	add.w	r3, r7, #16
 80027c8:	4619      	mov	r1, r3
 80027ca:	480b      	ldr	r0, [pc, #44]	; (80027f8 <HAL_UART_MspInit+0x90>)
 80027cc:	f7fe fcd0 	bl	8001170 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80027d0:	2308      	movs	r3, #8
 80027d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027d4:	2300      	movs	r3, #0
 80027d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d8:	2300      	movs	r3, #0
 80027da:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027dc:	f107 0310 	add.w	r3, r7, #16
 80027e0:	4619      	mov	r1, r3
 80027e2:	4805      	ldr	r0, [pc, #20]	; (80027f8 <HAL_UART_MspInit+0x90>)
 80027e4:	f7fe fcc4 	bl	8001170 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80027e8:	bf00      	nop
 80027ea:	3720      	adds	r7, #32
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	40004400 	.word	0x40004400
 80027f4:	40021000 	.word	0x40021000
 80027f8:	40010800 	.word	0x40010800

080027fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002800:	bf00      	nop
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr

08002808 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002808:	b480      	push	{r7}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800280c:	e7fe      	b.n	800280c <HardFault_Handler+0x4>

0800280e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800280e:	b480      	push	{r7}
 8002810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002812:	e7fe      	b.n	8002812 <MemManage_Handler+0x4>

08002814 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002818:	e7fe      	b.n	8002818 <BusFault_Handler+0x4>

0800281a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800281a:	b480      	push	{r7}
 800281c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800281e:	e7fe      	b.n	800281e <UsageFault_Handler+0x4>

08002820 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002824:	bf00      	nop
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr

0800282c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002830:	bf00      	nop
 8002832:	46bd      	mov	sp, r7
 8002834:	bc80      	pop	{r7}
 8002836:	4770      	bx	lr

08002838 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800283c:	bf00      	nop
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr

08002844 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002848:	f7fd fcc6 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800284c:	bf00      	nop
 800284e:	bd80      	pop	{r7, pc}

08002850 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002854:	4802      	ldr	r0, [pc, #8]	; (8002860 <DMA1_Channel1_IRQHandler+0x10>)
 8002856:	f7fe fb57 	bl	8000f08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800285a:	bf00      	nop
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	200000cc 	.word	0x200000cc

08002864 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002868:	4802      	ldr	r0, [pc, #8]	; (8002874 <ADC1_2_IRQHandler+0x10>)
 800286a:	f7fd fea9 	bl	80005c0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800286e:	bf00      	nop
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	2000009c 	.word	0x2000009c

08002878 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002880:	4b11      	ldr	r3, [pc, #68]	; (80028c8 <_sbrk+0x50>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d102      	bne.n	800288e <_sbrk+0x16>
		heap_end = &end;
 8002888:	4b0f      	ldr	r3, [pc, #60]	; (80028c8 <_sbrk+0x50>)
 800288a:	4a10      	ldr	r2, [pc, #64]	; (80028cc <_sbrk+0x54>)
 800288c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800288e:	4b0e      	ldr	r3, [pc, #56]	; (80028c8 <_sbrk+0x50>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002894:	4b0c      	ldr	r3, [pc, #48]	; (80028c8 <_sbrk+0x50>)
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	4413      	add	r3, r2
 800289c:	466a      	mov	r2, sp
 800289e:	4293      	cmp	r3, r2
 80028a0:	d907      	bls.n	80028b2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80028a2:	f000 f86f 	bl	8002984 <__errno>
 80028a6:	4602      	mov	r2, r0
 80028a8:	230c      	movs	r3, #12
 80028aa:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80028ac:	f04f 33ff 	mov.w	r3, #4294967295
 80028b0:	e006      	b.n	80028c0 <_sbrk+0x48>
	}

	heap_end += incr;
 80028b2:	4b05      	ldr	r3, [pc, #20]	; (80028c8 <_sbrk+0x50>)
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4413      	add	r3, r2
 80028ba:	4a03      	ldr	r2, [pc, #12]	; (80028c8 <_sbrk+0x50>)
 80028bc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80028be:	68fb      	ldr	r3, [r7, #12]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3710      	adds	r7, #16
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	2000008c 	.word	0x2000008c
 80028cc:	20000170 	.word	0x20000170

080028d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80028d4:	4b15      	ldr	r3, [pc, #84]	; (800292c <SystemInit+0x5c>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a14      	ldr	r2, [pc, #80]	; (800292c <SystemInit+0x5c>)
 80028da:	f043 0301 	orr.w	r3, r3, #1
 80028de:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80028e0:	4b12      	ldr	r3, [pc, #72]	; (800292c <SystemInit+0x5c>)
 80028e2:	685a      	ldr	r2, [r3, #4]
 80028e4:	4911      	ldr	r1, [pc, #68]	; (800292c <SystemInit+0x5c>)
 80028e6:	4b12      	ldr	r3, [pc, #72]	; (8002930 <SystemInit+0x60>)
 80028e8:	4013      	ands	r3, r2
 80028ea:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80028ec:	4b0f      	ldr	r3, [pc, #60]	; (800292c <SystemInit+0x5c>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a0e      	ldr	r2, [pc, #56]	; (800292c <SystemInit+0x5c>)
 80028f2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80028f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028fa:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80028fc:	4b0b      	ldr	r3, [pc, #44]	; (800292c <SystemInit+0x5c>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a0a      	ldr	r2, [pc, #40]	; (800292c <SystemInit+0x5c>)
 8002902:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002906:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002908:	4b08      	ldr	r3, [pc, #32]	; (800292c <SystemInit+0x5c>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	4a07      	ldr	r2, [pc, #28]	; (800292c <SystemInit+0x5c>)
 800290e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002912:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002914:	4b05      	ldr	r3, [pc, #20]	; (800292c <SystemInit+0x5c>)
 8002916:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800291a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800291c:	4b05      	ldr	r3, [pc, #20]	; (8002934 <SystemInit+0x64>)
 800291e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002922:	609a      	str	r2, [r3, #8]
#endif 
}
 8002924:	bf00      	nop
 8002926:	46bd      	mov	sp, r7
 8002928:	bc80      	pop	{r7}
 800292a:	4770      	bx	lr
 800292c:	40021000 	.word	0x40021000
 8002930:	f8ff0000 	.word	0xf8ff0000
 8002934:	e000ed00 	.word	0xe000ed00

08002938 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002938:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800293a:	e003      	b.n	8002944 <LoopCopyDataInit>

0800293c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800293c:	4b0b      	ldr	r3, [pc, #44]	; (800296c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800293e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002940:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002942:	3104      	adds	r1, #4

08002944 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002944:	480a      	ldr	r0, [pc, #40]	; (8002970 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002946:	4b0b      	ldr	r3, [pc, #44]	; (8002974 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002948:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800294a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800294c:	d3f6      	bcc.n	800293c <CopyDataInit>
  ldr r2, =_sbss
 800294e:	4a0a      	ldr	r2, [pc, #40]	; (8002978 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002950:	e002      	b.n	8002958 <LoopFillZerobss>

08002952 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002952:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002954:	f842 3b04 	str.w	r3, [r2], #4

08002958 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002958:	4b08      	ldr	r3, [pc, #32]	; (800297c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800295a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800295c:	d3f9      	bcc.n	8002952 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800295e:	f7ff ffb7 	bl	80028d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002962:	f000 f815 	bl	8002990 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002966:	f7ff fdf9 	bl	800255c <main>
  bx lr
 800296a:	4770      	bx	lr
  ldr r3, =_sidata
 800296c:	080032a0 	.word	0x080032a0
  ldr r0, =_sdata
 8002970:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002974:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8002978:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 800297c:	2000016c 	.word	0x2000016c

08002980 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002980:	e7fe      	b.n	8002980 <CAN1_RX1_IRQHandler>
	...

08002984 <__errno>:
 8002984:	4b01      	ldr	r3, [pc, #4]	; (800298c <__errno+0x8>)
 8002986:	6818      	ldr	r0, [r3, #0]
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	2000000c 	.word	0x2000000c

08002990 <__libc_init_array>:
 8002990:	b570      	push	{r4, r5, r6, lr}
 8002992:	2500      	movs	r5, #0
 8002994:	4e0c      	ldr	r6, [pc, #48]	; (80029c8 <__libc_init_array+0x38>)
 8002996:	4c0d      	ldr	r4, [pc, #52]	; (80029cc <__libc_init_array+0x3c>)
 8002998:	1ba4      	subs	r4, r4, r6
 800299a:	10a4      	asrs	r4, r4, #2
 800299c:	42a5      	cmp	r5, r4
 800299e:	d109      	bne.n	80029b4 <__libc_init_array+0x24>
 80029a0:	f000 fc34 	bl	800320c <_init>
 80029a4:	2500      	movs	r5, #0
 80029a6:	4e0a      	ldr	r6, [pc, #40]	; (80029d0 <__libc_init_array+0x40>)
 80029a8:	4c0a      	ldr	r4, [pc, #40]	; (80029d4 <__libc_init_array+0x44>)
 80029aa:	1ba4      	subs	r4, r4, r6
 80029ac:	10a4      	asrs	r4, r4, #2
 80029ae:	42a5      	cmp	r5, r4
 80029b0:	d105      	bne.n	80029be <__libc_init_array+0x2e>
 80029b2:	bd70      	pop	{r4, r5, r6, pc}
 80029b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029b8:	4798      	blx	r3
 80029ba:	3501      	adds	r5, #1
 80029bc:	e7ee      	b.n	800299c <__libc_init_array+0xc>
 80029be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029c2:	4798      	blx	r3
 80029c4:	3501      	adds	r5, #1
 80029c6:	e7f2      	b.n	80029ae <__libc_init_array+0x1e>
 80029c8:	08003298 	.word	0x08003298
 80029cc:	08003298 	.word	0x08003298
 80029d0:	08003298 	.word	0x08003298
 80029d4:	0800329c 	.word	0x0800329c

080029d8 <memset>:
 80029d8:	4603      	mov	r3, r0
 80029da:	4402      	add	r2, r0
 80029dc:	4293      	cmp	r3, r2
 80029de:	d100      	bne.n	80029e2 <memset+0xa>
 80029e0:	4770      	bx	lr
 80029e2:	f803 1b01 	strb.w	r1, [r3], #1
 80029e6:	e7f9      	b.n	80029dc <memset+0x4>

080029e8 <siprintf>:
 80029e8:	b40e      	push	{r1, r2, r3}
 80029ea:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80029ee:	b500      	push	{lr}
 80029f0:	b09c      	sub	sp, #112	; 0x70
 80029f2:	ab1d      	add	r3, sp, #116	; 0x74
 80029f4:	9002      	str	r0, [sp, #8]
 80029f6:	9006      	str	r0, [sp, #24]
 80029f8:	9107      	str	r1, [sp, #28]
 80029fa:	9104      	str	r1, [sp, #16]
 80029fc:	4808      	ldr	r0, [pc, #32]	; (8002a20 <siprintf+0x38>)
 80029fe:	4909      	ldr	r1, [pc, #36]	; (8002a24 <siprintf+0x3c>)
 8002a00:	f853 2b04 	ldr.w	r2, [r3], #4
 8002a04:	9105      	str	r1, [sp, #20]
 8002a06:	6800      	ldr	r0, [r0, #0]
 8002a08:	a902      	add	r1, sp, #8
 8002a0a:	9301      	str	r3, [sp, #4]
 8002a0c:	f000 f866 	bl	8002adc <_svfiprintf_r>
 8002a10:	2200      	movs	r2, #0
 8002a12:	9b02      	ldr	r3, [sp, #8]
 8002a14:	701a      	strb	r2, [r3, #0]
 8002a16:	b01c      	add	sp, #112	; 0x70
 8002a18:	f85d eb04 	ldr.w	lr, [sp], #4
 8002a1c:	b003      	add	sp, #12
 8002a1e:	4770      	bx	lr
 8002a20:	2000000c 	.word	0x2000000c
 8002a24:	ffff0208 	.word	0xffff0208

08002a28 <__ssputs_r>:
 8002a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a2c:	688e      	ldr	r6, [r1, #8]
 8002a2e:	4682      	mov	sl, r0
 8002a30:	429e      	cmp	r6, r3
 8002a32:	460c      	mov	r4, r1
 8002a34:	4690      	mov	r8, r2
 8002a36:	4699      	mov	r9, r3
 8002a38:	d837      	bhi.n	8002aaa <__ssputs_r+0x82>
 8002a3a:	898a      	ldrh	r2, [r1, #12]
 8002a3c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002a40:	d031      	beq.n	8002aa6 <__ssputs_r+0x7e>
 8002a42:	2302      	movs	r3, #2
 8002a44:	6825      	ldr	r5, [r4, #0]
 8002a46:	6909      	ldr	r1, [r1, #16]
 8002a48:	1a6f      	subs	r7, r5, r1
 8002a4a:	6965      	ldr	r5, [r4, #20]
 8002a4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002a50:	fb95 f5f3 	sdiv	r5, r5, r3
 8002a54:	f109 0301 	add.w	r3, r9, #1
 8002a58:	443b      	add	r3, r7
 8002a5a:	429d      	cmp	r5, r3
 8002a5c:	bf38      	it	cc
 8002a5e:	461d      	movcc	r5, r3
 8002a60:	0553      	lsls	r3, r2, #21
 8002a62:	d530      	bpl.n	8002ac6 <__ssputs_r+0x9e>
 8002a64:	4629      	mov	r1, r5
 8002a66:	f000 fb37 	bl	80030d8 <_malloc_r>
 8002a6a:	4606      	mov	r6, r0
 8002a6c:	b950      	cbnz	r0, 8002a84 <__ssputs_r+0x5c>
 8002a6e:	230c      	movs	r3, #12
 8002a70:	f04f 30ff 	mov.w	r0, #4294967295
 8002a74:	f8ca 3000 	str.w	r3, [sl]
 8002a78:	89a3      	ldrh	r3, [r4, #12]
 8002a7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a7e:	81a3      	strh	r3, [r4, #12]
 8002a80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a84:	463a      	mov	r2, r7
 8002a86:	6921      	ldr	r1, [r4, #16]
 8002a88:	f000 fab6 	bl	8002ff8 <memcpy>
 8002a8c:	89a3      	ldrh	r3, [r4, #12]
 8002a8e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002a92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a96:	81a3      	strh	r3, [r4, #12]
 8002a98:	6126      	str	r6, [r4, #16]
 8002a9a:	443e      	add	r6, r7
 8002a9c:	6026      	str	r6, [r4, #0]
 8002a9e:	464e      	mov	r6, r9
 8002aa0:	6165      	str	r5, [r4, #20]
 8002aa2:	1bed      	subs	r5, r5, r7
 8002aa4:	60a5      	str	r5, [r4, #8]
 8002aa6:	454e      	cmp	r6, r9
 8002aa8:	d900      	bls.n	8002aac <__ssputs_r+0x84>
 8002aaa:	464e      	mov	r6, r9
 8002aac:	4632      	mov	r2, r6
 8002aae:	4641      	mov	r1, r8
 8002ab0:	6820      	ldr	r0, [r4, #0]
 8002ab2:	f000 faac 	bl	800300e <memmove>
 8002ab6:	68a3      	ldr	r3, [r4, #8]
 8002ab8:	2000      	movs	r0, #0
 8002aba:	1b9b      	subs	r3, r3, r6
 8002abc:	60a3      	str	r3, [r4, #8]
 8002abe:	6823      	ldr	r3, [r4, #0]
 8002ac0:	441e      	add	r6, r3
 8002ac2:	6026      	str	r6, [r4, #0]
 8002ac4:	e7dc      	b.n	8002a80 <__ssputs_r+0x58>
 8002ac6:	462a      	mov	r2, r5
 8002ac8:	f000 fb60 	bl	800318c <_realloc_r>
 8002acc:	4606      	mov	r6, r0
 8002ace:	2800      	cmp	r0, #0
 8002ad0:	d1e2      	bne.n	8002a98 <__ssputs_r+0x70>
 8002ad2:	6921      	ldr	r1, [r4, #16]
 8002ad4:	4650      	mov	r0, sl
 8002ad6:	f000 fab3 	bl	8003040 <_free_r>
 8002ada:	e7c8      	b.n	8002a6e <__ssputs_r+0x46>

08002adc <_svfiprintf_r>:
 8002adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ae0:	461d      	mov	r5, r3
 8002ae2:	898b      	ldrh	r3, [r1, #12]
 8002ae4:	b09d      	sub	sp, #116	; 0x74
 8002ae6:	061f      	lsls	r7, r3, #24
 8002ae8:	4680      	mov	r8, r0
 8002aea:	460c      	mov	r4, r1
 8002aec:	4616      	mov	r6, r2
 8002aee:	d50f      	bpl.n	8002b10 <_svfiprintf_r+0x34>
 8002af0:	690b      	ldr	r3, [r1, #16]
 8002af2:	b96b      	cbnz	r3, 8002b10 <_svfiprintf_r+0x34>
 8002af4:	2140      	movs	r1, #64	; 0x40
 8002af6:	f000 faef 	bl	80030d8 <_malloc_r>
 8002afa:	6020      	str	r0, [r4, #0]
 8002afc:	6120      	str	r0, [r4, #16]
 8002afe:	b928      	cbnz	r0, 8002b0c <_svfiprintf_r+0x30>
 8002b00:	230c      	movs	r3, #12
 8002b02:	f8c8 3000 	str.w	r3, [r8]
 8002b06:	f04f 30ff 	mov.w	r0, #4294967295
 8002b0a:	e0c8      	b.n	8002c9e <_svfiprintf_r+0x1c2>
 8002b0c:	2340      	movs	r3, #64	; 0x40
 8002b0e:	6163      	str	r3, [r4, #20]
 8002b10:	2300      	movs	r3, #0
 8002b12:	9309      	str	r3, [sp, #36]	; 0x24
 8002b14:	2320      	movs	r3, #32
 8002b16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002b1a:	2330      	movs	r3, #48	; 0x30
 8002b1c:	f04f 0b01 	mov.w	fp, #1
 8002b20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002b24:	9503      	str	r5, [sp, #12]
 8002b26:	4637      	mov	r7, r6
 8002b28:	463d      	mov	r5, r7
 8002b2a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002b2e:	b10b      	cbz	r3, 8002b34 <_svfiprintf_r+0x58>
 8002b30:	2b25      	cmp	r3, #37	; 0x25
 8002b32:	d13e      	bne.n	8002bb2 <_svfiprintf_r+0xd6>
 8002b34:	ebb7 0a06 	subs.w	sl, r7, r6
 8002b38:	d00b      	beq.n	8002b52 <_svfiprintf_r+0x76>
 8002b3a:	4653      	mov	r3, sl
 8002b3c:	4632      	mov	r2, r6
 8002b3e:	4621      	mov	r1, r4
 8002b40:	4640      	mov	r0, r8
 8002b42:	f7ff ff71 	bl	8002a28 <__ssputs_r>
 8002b46:	3001      	adds	r0, #1
 8002b48:	f000 80a4 	beq.w	8002c94 <_svfiprintf_r+0x1b8>
 8002b4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b4e:	4453      	add	r3, sl
 8002b50:	9309      	str	r3, [sp, #36]	; 0x24
 8002b52:	783b      	ldrb	r3, [r7, #0]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	f000 809d 	beq.w	8002c94 <_svfiprintf_r+0x1b8>
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002b64:	9304      	str	r3, [sp, #16]
 8002b66:	9307      	str	r3, [sp, #28]
 8002b68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002b6c:	931a      	str	r3, [sp, #104]	; 0x68
 8002b6e:	462f      	mov	r7, r5
 8002b70:	2205      	movs	r2, #5
 8002b72:	f817 1b01 	ldrb.w	r1, [r7], #1
 8002b76:	4850      	ldr	r0, [pc, #320]	; (8002cb8 <_svfiprintf_r+0x1dc>)
 8002b78:	f000 fa30 	bl	8002fdc <memchr>
 8002b7c:	9b04      	ldr	r3, [sp, #16]
 8002b7e:	b9d0      	cbnz	r0, 8002bb6 <_svfiprintf_r+0xda>
 8002b80:	06d9      	lsls	r1, r3, #27
 8002b82:	bf44      	itt	mi
 8002b84:	2220      	movmi	r2, #32
 8002b86:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002b8a:	071a      	lsls	r2, r3, #28
 8002b8c:	bf44      	itt	mi
 8002b8e:	222b      	movmi	r2, #43	; 0x2b
 8002b90:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002b94:	782a      	ldrb	r2, [r5, #0]
 8002b96:	2a2a      	cmp	r2, #42	; 0x2a
 8002b98:	d015      	beq.n	8002bc6 <_svfiprintf_r+0xea>
 8002b9a:	462f      	mov	r7, r5
 8002b9c:	2000      	movs	r0, #0
 8002b9e:	250a      	movs	r5, #10
 8002ba0:	9a07      	ldr	r2, [sp, #28]
 8002ba2:	4639      	mov	r1, r7
 8002ba4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ba8:	3b30      	subs	r3, #48	; 0x30
 8002baa:	2b09      	cmp	r3, #9
 8002bac:	d94d      	bls.n	8002c4a <_svfiprintf_r+0x16e>
 8002bae:	b1b8      	cbz	r0, 8002be0 <_svfiprintf_r+0x104>
 8002bb0:	e00f      	b.n	8002bd2 <_svfiprintf_r+0xf6>
 8002bb2:	462f      	mov	r7, r5
 8002bb4:	e7b8      	b.n	8002b28 <_svfiprintf_r+0x4c>
 8002bb6:	4a40      	ldr	r2, [pc, #256]	; (8002cb8 <_svfiprintf_r+0x1dc>)
 8002bb8:	463d      	mov	r5, r7
 8002bba:	1a80      	subs	r0, r0, r2
 8002bbc:	fa0b f000 	lsl.w	r0, fp, r0
 8002bc0:	4318      	orrs	r0, r3
 8002bc2:	9004      	str	r0, [sp, #16]
 8002bc4:	e7d3      	b.n	8002b6e <_svfiprintf_r+0x92>
 8002bc6:	9a03      	ldr	r2, [sp, #12]
 8002bc8:	1d11      	adds	r1, r2, #4
 8002bca:	6812      	ldr	r2, [r2, #0]
 8002bcc:	9103      	str	r1, [sp, #12]
 8002bce:	2a00      	cmp	r2, #0
 8002bd0:	db01      	blt.n	8002bd6 <_svfiprintf_r+0xfa>
 8002bd2:	9207      	str	r2, [sp, #28]
 8002bd4:	e004      	b.n	8002be0 <_svfiprintf_r+0x104>
 8002bd6:	4252      	negs	r2, r2
 8002bd8:	f043 0302 	orr.w	r3, r3, #2
 8002bdc:	9207      	str	r2, [sp, #28]
 8002bde:	9304      	str	r3, [sp, #16]
 8002be0:	783b      	ldrb	r3, [r7, #0]
 8002be2:	2b2e      	cmp	r3, #46	; 0x2e
 8002be4:	d10c      	bne.n	8002c00 <_svfiprintf_r+0x124>
 8002be6:	787b      	ldrb	r3, [r7, #1]
 8002be8:	2b2a      	cmp	r3, #42	; 0x2a
 8002bea:	d133      	bne.n	8002c54 <_svfiprintf_r+0x178>
 8002bec:	9b03      	ldr	r3, [sp, #12]
 8002bee:	3702      	adds	r7, #2
 8002bf0:	1d1a      	adds	r2, r3, #4
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	9203      	str	r2, [sp, #12]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	bfb8      	it	lt
 8002bfa:	f04f 33ff 	movlt.w	r3, #4294967295
 8002bfe:	9305      	str	r3, [sp, #20]
 8002c00:	4d2e      	ldr	r5, [pc, #184]	; (8002cbc <_svfiprintf_r+0x1e0>)
 8002c02:	2203      	movs	r2, #3
 8002c04:	7839      	ldrb	r1, [r7, #0]
 8002c06:	4628      	mov	r0, r5
 8002c08:	f000 f9e8 	bl	8002fdc <memchr>
 8002c0c:	b138      	cbz	r0, 8002c1e <_svfiprintf_r+0x142>
 8002c0e:	2340      	movs	r3, #64	; 0x40
 8002c10:	1b40      	subs	r0, r0, r5
 8002c12:	fa03 f000 	lsl.w	r0, r3, r0
 8002c16:	9b04      	ldr	r3, [sp, #16]
 8002c18:	3701      	adds	r7, #1
 8002c1a:	4303      	orrs	r3, r0
 8002c1c:	9304      	str	r3, [sp, #16]
 8002c1e:	7839      	ldrb	r1, [r7, #0]
 8002c20:	2206      	movs	r2, #6
 8002c22:	4827      	ldr	r0, [pc, #156]	; (8002cc0 <_svfiprintf_r+0x1e4>)
 8002c24:	1c7e      	adds	r6, r7, #1
 8002c26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002c2a:	f000 f9d7 	bl	8002fdc <memchr>
 8002c2e:	2800      	cmp	r0, #0
 8002c30:	d038      	beq.n	8002ca4 <_svfiprintf_r+0x1c8>
 8002c32:	4b24      	ldr	r3, [pc, #144]	; (8002cc4 <_svfiprintf_r+0x1e8>)
 8002c34:	bb13      	cbnz	r3, 8002c7c <_svfiprintf_r+0x1a0>
 8002c36:	9b03      	ldr	r3, [sp, #12]
 8002c38:	3307      	adds	r3, #7
 8002c3a:	f023 0307 	bic.w	r3, r3, #7
 8002c3e:	3308      	adds	r3, #8
 8002c40:	9303      	str	r3, [sp, #12]
 8002c42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002c44:	444b      	add	r3, r9
 8002c46:	9309      	str	r3, [sp, #36]	; 0x24
 8002c48:	e76d      	b.n	8002b26 <_svfiprintf_r+0x4a>
 8002c4a:	fb05 3202 	mla	r2, r5, r2, r3
 8002c4e:	2001      	movs	r0, #1
 8002c50:	460f      	mov	r7, r1
 8002c52:	e7a6      	b.n	8002ba2 <_svfiprintf_r+0xc6>
 8002c54:	2300      	movs	r3, #0
 8002c56:	250a      	movs	r5, #10
 8002c58:	4619      	mov	r1, r3
 8002c5a:	3701      	adds	r7, #1
 8002c5c:	9305      	str	r3, [sp, #20]
 8002c5e:	4638      	mov	r0, r7
 8002c60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002c64:	3a30      	subs	r2, #48	; 0x30
 8002c66:	2a09      	cmp	r2, #9
 8002c68:	d903      	bls.n	8002c72 <_svfiprintf_r+0x196>
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d0c8      	beq.n	8002c00 <_svfiprintf_r+0x124>
 8002c6e:	9105      	str	r1, [sp, #20]
 8002c70:	e7c6      	b.n	8002c00 <_svfiprintf_r+0x124>
 8002c72:	fb05 2101 	mla	r1, r5, r1, r2
 8002c76:	2301      	movs	r3, #1
 8002c78:	4607      	mov	r7, r0
 8002c7a:	e7f0      	b.n	8002c5e <_svfiprintf_r+0x182>
 8002c7c:	ab03      	add	r3, sp, #12
 8002c7e:	9300      	str	r3, [sp, #0]
 8002c80:	4622      	mov	r2, r4
 8002c82:	4b11      	ldr	r3, [pc, #68]	; (8002cc8 <_svfiprintf_r+0x1ec>)
 8002c84:	a904      	add	r1, sp, #16
 8002c86:	4640      	mov	r0, r8
 8002c88:	f3af 8000 	nop.w
 8002c8c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002c90:	4681      	mov	r9, r0
 8002c92:	d1d6      	bne.n	8002c42 <_svfiprintf_r+0x166>
 8002c94:	89a3      	ldrh	r3, [r4, #12]
 8002c96:	065b      	lsls	r3, r3, #25
 8002c98:	f53f af35 	bmi.w	8002b06 <_svfiprintf_r+0x2a>
 8002c9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002c9e:	b01d      	add	sp, #116	; 0x74
 8002ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ca4:	ab03      	add	r3, sp, #12
 8002ca6:	9300      	str	r3, [sp, #0]
 8002ca8:	4622      	mov	r2, r4
 8002caa:	4b07      	ldr	r3, [pc, #28]	; (8002cc8 <_svfiprintf_r+0x1ec>)
 8002cac:	a904      	add	r1, sp, #16
 8002cae:	4640      	mov	r0, r8
 8002cb0:	f000 f882 	bl	8002db8 <_printf_i>
 8002cb4:	e7ea      	b.n	8002c8c <_svfiprintf_r+0x1b0>
 8002cb6:	bf00      	nop
 8002cb8:	08003264 	.word	0x08003264
 8002cbc:	0800326a 	.word	0x0800326a
 8002cc0:	0800326e 	.word	0x0800326e
 8002cc4:	00000000 	.word	0x00000000
 8002cc8:	08002a29 	.word	0x08002a29

08002ccc <_printf_common>:
 8002ccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002cd0:	4691      	mov	r9, r2
 8002cd2:	461f      	mov	r7, r3
 8002cd4:	688a      	ldr	r2, [r1, #8]
 8002cd6:	690b      	ldr	r3, [r1, #16]
 8002cd8:	4606      	mov	r6, r0
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	bfb8      	it	lt
 8002cde:	4613      	movlt	r3, r2
 8002ce0:	f8c9 3000 	str.w	r3, [r9]
 8002ce4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002ce8:	460c      	mov	r4, r1
 8002cea:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002cee:	b112      	cbz	r2, 8002cf6 <_printf_common+0x2a>
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	f8c9 3000 	str.w	r3, [r9]
 8002cf6:	6823      	ldr	r3, [r4, #0]
 8002cf8:	0699      	lsls	r1, r3, #26
 8002cfa:	bf42      	ittt	mi
 8002cfc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002d00:	3302      	addmi	r3, #2
 8002d02:	f8c9 3000 	strmi.w	r3, [r9]
 8002d06:	6825      	ldr	r5, [r4, #0]
 8002d08:	f015 0506 	ands.w	r5, r5, #6
 8002d0c:	d107      	bne.n	8002d1e <_printf_common+0x52>
 8002d0e:	f104 0a19 	add.w	sl, r4, #25
 8002d12:	68e3      	ldr	r3, [r4, #12]
 8002d14:	f8d9 2000 	ldr.w	r2, [r9]
 8002d18:	1a9b      	subs	r3, r3, r2
 8002d1a:	42ab      	cmp	r3, r5
 8002d1c:	dc29      	bgt.n	8002d72 <_printf_common+0xa6>
 8002d1e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002d22:	6822      	ldr	r2, [r4, #0]
 8002d24:	3300      	adds	r3, #0
 8002d26:	bf18      	it	ne
 8002d28:	2301      	movne	r3, #1
 8002d2a:	0692      	lsls	r2, r2, #26
 8002d2c:	d42e      	bmi.n	8002d8c <_printf_common+0xc0>
 8002d2e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002d32:	4639      	mov	r1, r7
 8002d34:	4630      	mov	r0, r6
 8002d36:	47c0      	blx	r8
 8002d38:	3001      	adds	r0, #1
 8002d3a:	d021      	beq.n	8002d80 <_printf_common+0xb4>
 8002d3c:	6823      	ldr	r3, [r4, #0]
 8002d3e:	68e5      	ldr	r5, [r4, #12]
 8002d40:	f003 0306 	and.w	r3, r3, #6
 8002d44:	2b04      	cmp	r3, #4
 8002d46:	bf18      	it	ne
 8002d48:	2500      	movne	r5, #0
 8002d4a:	f8d9 2000 	ldr.w	r2, [r9]
 8002d4e:	f04f 0900 	mov.w	r9, #0
 8002d52:	bf08      	it	eq
 8002d54:	1aad      	subeq	r5, r5, r2
 8002d56:	68a3      	ldr	r3, [r4, #8]
 8002d58:	6922      	ldr	r2, [r4, #16]
 8002d5a:	bf08      	it	eq
 8002d5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d60:	4293      	cmp	r3, r2
 8002d62:	bfc4      	itt	gt
 8002d64:	1a9b      	subgt	r3, r3, r2
 8002d66:	18ed      	addgt	r5, r5, r3
 8002d68:	341a      	adds	r4, #26
 8002d6a:	454d      	cmp	r5, r9
 8002d6c:	d11a      	bne.n	8002da4 <_printf_common+0xd8>
 8002d6e:	2000      	movs	r0, #0
 8002d70:	e008      	b.n	8002d84 <_printf_common+0xb8>
 8002d72:	2301      	movs	r3, #1
 8002d74:	4652      	mov	r2, sl
 8002d76:	4639      	mov	r1, r7
 8002d78:	4630      	mov	r0, r6
 8002d7a:	47c0      	blx	r8
 8002d7c:	3001      	adds	r0, #1
 8002d7e:	d103      	bne.n	8002d88 <_printf_common+0xbc>
 8002d80:	f04f 30ff 	mov.w	r0, #4294967295
 8002d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d88:	3501      	adds	r5, #1
 8002d8a:	e7c2      	b.n	8002d12 <_printf_common+0x46>
 8002d8c:	2030      	movs	r0, #48	; 0x30
 8002d8e:	18e1      	adds	r1, r4, r3
 8002d90:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002d94:	1c5a      	adds	r2, r3, #1
 8002d96:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002d9a:	4422      	add	r2, r4
 8002d9c:	3302      	adds	r3, #2
 8002d9e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002da2:	e7c4      	b.n	8002d2e <_printf_common+0x62>
 8002da4:	2301      	movs	r3, #1
 8002da6:	4622      	mov	r2, r4
 8002da8:	4639      	mov	r1, r7
 8002daa:	4630      	mov	r0, r6
 8002dac:	47c0      	blx	r8
 8002dae:	3001      	adds	r0, #1
 8002db0:	d0e6      	beq.n	8002d80 <_printf_common+0xb4>
 8002db2:	f109 0901 	add.w	r9, r9, #1
 8002db6:	e7d8      	b.n	8002d6a <_printf_common+0x9e>

08002db8 <_printf_i>:
 8002db8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002dbc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002dc0:	460c      	mov	r4, r1
 8002dc2:	7e09      	ldrb	r1, [r1, #24]
 8002dc4:	b085      	sub	sp, #20
 8002dc6:	296e      	cmp	r1, #110	; 0x6e
 8002dc8:	4617      	mov	r7, r2
 8002dca:	4606      	mov	r6, r0
 8002dcc:	4698      	mov	r8, r3
 8002dce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002dd0:	f000 80b3 	beq.w	8002f3a <_printf_i+0x182>
 8002dd4:	d822      	bhi.n	8002e1c <_printf_i+0x64>
 8002dd6:	2963      	cmp	r1, #99	; 0x63
 8002dd8:	d036      	beq.n	8002e48 <_printf_i+0x90>
 8002dda:	d80a      	bhi.n	8002df2 <_printf_i+0x3a>
 8002ddc:	2900      	cmp	r1, #0
 8002dde:	f000 80b9 	beq.w	8002f54 <_printf_i+0x19c>
 8002de2:	2958      	cmp	r1, #88	; 0x58
 8002de4:	f000 8083 	beq.w	8002eee <_printf_i+0x136>
 8002de8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002dec:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002df0:	e032      	b.n	8002e58 <_printf_i+0xa0>
 8002df2:	2964      	cmp	r1, #100	; 0x64
 8002df4:	d001      	beq.n	8002dfa <_printf_i+0x42>
 8002df6:	2969      	cmp	r1, #105	; 0x69
 8002df8:	d1f6      	bne.n	8002de8 <_printf_i+0x30>
 8002dfa:	6820      	ldr	r0, [r4, #0]
 8002dfc:	6813      	ldr	r3, [r2, #0]
 8002dfe:	0605      	lsls	r5, r0, #24
 8002e00:	f103 0104 	add.w	r1, r3, #4
 8002e04:	d52a      	bpl.n	8002e5c <_printf_i+0xa4>
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	6011      	str	r1, [r2, #0]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	da03      	bge.n	8002e16 <_printf_i+0x5e>
 8002e0e:	222d      	movs	r2, #45	; 0x2d
 8002e10:	425b      	negs	r3, r3
 8002e12:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002e16:	486f      	ldr	r0, [pc, #444]	; (8002fd4 <_printf_i+0x21c>)
 8002e18:	220a      	movs	r2, #10
 8002e1a:	e039      	b.n	8002e90 <_printf_i+0xd8>
 8002e1c:	2973      	cmp	r1, #115	; 0x73
 8002e1e:	f000 809d 	beq.w	8002f5c <_printf_i+0x1a4>
 8002e22:	d808      	bhi.n	8002e36 <_printf_i+0x7e>
 8002e24:	296f      	cmp	r1, #111	; 0x6f
 8002e26:	d020      	beq.n	8002e6a <_printf_i+0xb2>
 8002e28:	2970      	cmp	r1, #112	; 0x70
 8002e2a:	d1dd      	bne.n	8002de8 <_printf_i+0x30>
 8002e2c:	6823      	ldr	r3, [r4, #0]
 8002e2e:	f043 0320 	orr.w	r3, r3, #32
 8002e32:	6023      	str	r3, [r4, #0]
 8002e34:	e003      	b.n	8002e3e <_printf_i+0x86>
 8002e36:	2975      	cmp	r1, #117	; 0x75
 8002e38:	d017      	beq.n	8002e6a <_printf_i+0xb2>
 8002e3a:	2978      	cmp	r1, #120	; 0x78
 8002e3c:	d1d4      	bne.n	8002de8 <_printf_i+0x30>
 8002e3e:	2378      	movs	r3, #120	; 0x78
 8002e40:	4865      	ldr	r0, [pc, #404]	; (8002fd8 <_printf_i+0x220>)
 8002e42:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002e46:	e055      	b.n	8002ef4 <_printf_i+0x13c>
 8002e48:	6813      	ldr	r3, [r2, #0]
 8002e4a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002e4e:	1d19      	adds	r1, r3, #4
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	6011      	str	r1, [r2, #0]
 8002e54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e08c      	b.n	8002f76 <_printf_i+0x1be>
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002e62:	6011      	str	r1, [r2, #0]
 8002e64:	bf18      	it	ne
 8002e66:	b21b      	sxthne	r3, r3
 8002e68:	e7cf      	b.n	8002e0a <_printf_i+0x52>
 8002e6a:	6813      	ldr	r3, [r2, #0]
 8002e6c:	6825      	ldr	r5, [r4, #0]
 8002e6e:	1d18      	adds	r0, r3, #4
 8002e70:	6010      	str	r0, [r2, #0]
 8002e72:	0628      	lsls	r0, r5, #24
 8002e74:	d501      	bpl.n	8002e7a <_printf_i+0xc2>
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	e002      	b.n	8002e80 <_printf_i+0xc8>
 8002e7a:	0668      	lsls	r0, r5, #25
 8002e7c:	d5fb      	bpl.n	8002e76 <_printf_i+0xbe>
 8002e7e:	881b      	ldrh	r3, [r3, #0]
 8002e80:	296f      	cmp	r1, #111	; 0x6f
 8002e82:	bf14      	ite	ne
 8002e84:	220a      	movne	r2, #10
 8002e86:	2208      	moveq	r2, #8
 8002e88:	4852      	ldr	r0, [pc, #328]	; (8002fd4 <_printf_i+0x21c>)
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002e90:	6865      	ldr	r5, [r4, #4]
 8002e92:	2d00      	cmp	r5, #0
 8002e94:	60a5      	str	r5, [r4, #8]
 8002e96:	f2c0 8095 	blt.w	8002fc4 <_printf_i+0x20c>
 8002e9a:	6821      	ldr	r1, [r4, #0]
 8002e9c:	f021 0104 	bic.w	r1, r1, #4
 8002ea0:	6021      	str	r1, [r4, #0]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d13d      	bne.n	8002f22 <_printf_i+0x16a>
 8002ea6:	2d00      	cmp	r5, #0
 8002ea8:	f040 808e 	bne.w	8002fc8 <_printf_i+0x210>
 8002eac:	4665      	mov	r5, ip
 8002eae:	2a08      	cmp	r2, #8
 8002eb0:	d10b      	bne.n	8002eca <_printf_i+0x112>
 8002eb2:	6823      	ldr	r3, [r4, #0]
 8002eb4:	07db      	lsls	r3, r3, #31
 8002eb6:	d508      	bpl.n	8002eca <_printf_i+0x112>
 8002eb8:	6923      	ldr	r3, [r4, #16]
 8002eba:	6862      	ldr	r2, [r4, #4]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	bfde      	ittt	le
 8002ec0:	2330      	movle	r3, #48	; 0x30
 8002ec2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002ec6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002eca:	ebac 0305 	sub.w	r3, ip, r5
 8002ece:	6123      	str	r3, [r4, #16]
 8002ed0:	f8cd 8000 	str.w	r8, [sp]
 8002ed4:	463b      	mov	r3, r7
 8002ed6:	aa03      	add	r2, sp, #12
 8002ed8:	4621      	mov	r1, r4
 8002eda:	4630      	mov	r0, r6
 8002edc:	f7ff fef6 	bl	8002ccc <_printf_common>
 8002ee0:	3001      	adds	r0, #1
 8002ee2:	d14d      	bne.n	8002f80 <_printf_i+0x1c8>
 8002ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ee8:	b005      	add	sp, #20
 8002eea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002eee:	4839      	ldr	r0, [pc, #228]	; (8002fd4 <_printf_i+0x21c>)
 8002ef0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002ef4:	6813      	ldr	r3, [r2, #0]
 8002ef6:	6821      	ldr	r1, [r4, #0]
 8002ef8:	1d1d      	adds	r5, r3, #4
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	6015      	str	r5, [r2, #0]
 8002efe:	060a      	lsls	r2, r1, #24
 8002f00:	d50b      	bpl.n	8002f1a <_printf_i+0x162>
 8002f02:	07ca      	lsls	r2, r1, #31
 8002f04:	bf44      	itt	mi
 8002f06:	f041 0120 	orrmi.w	r1, r1, #32
 8002f0a:	6021      	strmi	r1, [r4, #0]
 8002f0c:	b91b      	cbnz	r3, 8002f16 <_printf_i+0x15e>
 8002f0e:	6822      	ldr	r2, [r4, #0]
 8002f10:	f022 0220 	bic.w	r2, r2, #32
 8002f14:	6022      	str	r2, [r4, #0]
 8002f16:	2210      	movs	r2, #16
 8002f18:	e7b7      	b.n	8002e8a <_printf_i+0xd2>
 8002f1a:	064d      	lsls	r5, r1, #25
 8002f1c:	bf48      	it	mi
 8002f1e:	b29b      	uxthmi	r3, r3
 8002f20:	e7ef      	b.n	8002f02 <_printf_i+0x14a>
 8002f22:	4665      	mov	r5, ip
 8002f24:	fbb3 f1f2 	udiv	r1, r3, r2
 8002f28:	fb02 3311 	mls	r3, r2, r1, r3
 8002f2c:	5cc3      	ldrb	r3, [r0, r3]
 8002f2e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002f32:	460b      	mov	r3, r1
 8002f34:	2900      	cmp	r1, #0
 8002f36:	d1f5      	bne.n	8002f24 <_printf_i+0x16c>
 8002f38:	e7b9      	b.n	8002eae <_printf_i+0xf6>
 8002f3a:	6813      	ldr	r3, [r2, #0]
 8002f3c:	6825      	ldr	r5, [r4, #0]
 8002f3e:	1d18      	adds	r0, r3, #4
 8002f40:	6961      	ldr	r1, [r4, #20]
 8002f42:	6010      	str	r0, [r2, #0]
 8002f44:	0628      	lsls	r0, r5, #24
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	d501      	bpl.n	8002f4e <_printf_i+0x196>
 8002f4a:	6019      	str	r1, [r3, #0]
 8002f4c:	e002      	b.n	8002f54 <_printf_i+0x19c>
 8002f4e:	066a      	lsls	r2, r5, #25
 8002f50:	d5fb      	bpl.n	8002f4a <_printf_i+0x192>
 8002f52:	8019      	strh	r1, [r3, #0]
 8002f54:	2300      	movs	r3, #0
 8002f56:	4665      	mov	r5, ip
 8002f58:	6123      	str	r3, [r4, #16]
 8002f5a:	e7b9      	b.n	8002ed0 <_printf_i+0x118>
 8002f5c:	6813      	ldr	r3, [r2, #0]
 8002f5e:	1d19      	adds	r1, r3, #4
 8002f60:	6011      	str	r1, [r2, #0]
 8002f62:	681d      	ldr	r5, [r3, #0]
 8002f64:	6862      	ldr	r2, [r4, #4]
 8002f66:	2100      	movs	r1, #0
 8002f68:	4628      	mov	r0, r5
 8002f6a:	f000 f837 	bl	8002fdc <memchr>
 8002f6e:	b108      	cbz	r0, 8002f74 <_printf_i+0x1bc>
 8002f70:	1b40      	subs	r0, r0, r5
 8002f72:	6060      	str	r0, [r4, #4]
 8002f74:	6863      	ldr	r3, [r4, #4]
 8002f76:	6123      	str	r3, [r4, #16]
 8002f78:	2300      	movs	r3, #0
 8002f7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f7e:	e7a7      	b.n	8002ed0 <_printf_i+0x118>
 8002f80:	6923      	ldr	r3, [r4, #16]
 8002f82:	462a      	mov	r2, r5
 8002f84:	4639      	mov	r1, r7
 8002f86:	4630      	mov	r0, r6
 8002f88:	47c0      	blx	r8
 8002f8a:	3001      	adds	r0, #1
 8002f8c:	d0aa      	beq.n	8002ee4 <_printf_i+0x12c>
 8002f8e:	6823      	ldr	r3, [r4, #0]
 8002f90:	079b      	lsls	r3, r3, #30
 8002f92:	d413      	bmi.n	8002fbc <_printf_i+0x204>
 8002f94:	68e0      	ldr	r0, [r4, #12]
 8002f96:	9b03      	ldr	r3, [sp, #12]
 8002f98:	4298      	cmp	r0, r3
 8002f9a:	bfb8      	it	lt
 8002f9c:	4618      	movlt	r0, r3
 8002f9e:	e7a3      	b.n	8002ee8 <_printf_i+0x130>
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	464a      	mov	r2, r9
 8002fa4:	4639      	mov	r1, r7
 8002fa6:	4630      	mov	r0, r6
 8002fa8:	47c0      	blx	r8
 8002faa:	3001      	adds	r0, #1
 8002fac:	d09a      	beq.n	8002ee4 <_printf_i+0x12c>
 8002fae:	3501      	adds	r5, #1
 8002fb0:	68e3      	ldr	r3, [r4, #12]
 8002fb2:	9a03      	ldr	r2, [sp, #12]
 8002fb4:	1a9b      	subs	r3, r3, r2
 8002fb6:	42ab      	cmp	r3, r5
 8002fb8:	dcf2      	bgt.n	8002fa0 <_printf_i+0x1e8>
 8002fba:	e7eb      	b.n	8002f94 <_printf_i+0x1dc>
 8002fbc:	2500      	movs	r5, #0
 8002fbe:	f104 0919 	add.w	r9, r4, #25
 8002fc2:	e7f5      	b.n	8002fb0 <_printf_i+0x1f8>
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1ac      	bne.n	8002f22 <_printf_i+0x16a>
 8002fc8:	7803      	ldrb	r3, [r0, #0]
 8002fca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002fce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002fd2:	e76c      	b.n	8002eae <_printf_i+0xf6>
 8002fd4:	08003275 	.word	0x08003275
 8002fd8:	08003286 	.word	0x08003286

08002fdc <memchr>:
 8002fdc:	b510      	push	{r4, lr}
 8002fde:	b2c9      	uxtb	r1, r1
 8002fe0:	4402      	add	r2, r0
 8002fe2:	4290      	cmp	r0, r2
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	d101      	bne.n	8002fec <memchr+0x10>
 8002fe8:	2300      	movs	r3, #0
 8002fea:	e003      	b.n	8002ff4 <memchr+0x18>
 8002fec:	781c      	ldrb	r4, [r3, #0]
 8002fee:	3001      	adds	r0, #1
 8002ff0:	428c      	cmp	r4, r1
 8002ff2:	d1f6      	bne.n	8002fe2 <memchr+0x6>
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	bd10      	pop	{r4, pc}

08002ff8 <memcpy>:
 8002ff8:	b510      	push	{r4, lr}
 8002ffa:	1e43      	subs	r3, r0, #1
 8002ffc:	440a      	add	r2, r1
 8002ffe:	4291      	cmp	r1, r2
 8003000:	d100      	bne.n	8003004 <memcpy+0xc>
 8003002:	bd10      	pop	{r4, pc}
 8003004:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003008:	f803 4f01 	strb.w	r4, [r3, #1]!
 800300c:	e7f7      	b.n	8002ffe <memcpy+0x6>

0800300e <memmove>:
 800300e:	4288      	cmp	r0, r1
 8003010:	b510      	push	{r4, lr}
 8003012:	eb01 0302 	add.w	r3, r1, r2
 8003016:	d807      	bhi.n	8003028 <memmove+0x1a>
 8003018:	1e42      	subs	r2, r0, #1
 800301a:	4299      	cmp	r1, r3
 800301c:	d00a      	beq.n	8003034 <memmove+0x26>
 800301e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003022:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003026:	e7f8      	b.n	800301a <memmove+0xc>
 8003028:	4283      	cmp	r3, r0
 800302a:	d9f5      	bls.n	8003018 <memmove+0xa>
 800302c:	1881      	adds	r1, r0, r2
 800302e:	1ad2      	subs	r2, r2, r3
 8003030:	42d3      	cmn	r3, r2
 8003032:	d100      	bne.n	8003036 <memmove+0x28>
 8003034:	bd10      	pop	{r4, pc}
 8003036:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800303a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800303e:	e7f7      	b.n	8003030 <memmove+0x22>

08003040 <_free_r>:
 8003040:	b538      	push	{r3, r4, r5, lr}
 8003042:	4605      	mov	r5, r0
 8003044:	2900      	cmp	r1, #0
 8003046:	d043      	beq.n	80030d0 <_free_r+0x90>
 8003048:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800304c:	1f0c      	subs	r4, r1, #4
 800304e:	2b00      	cmp	r3, #0
 8003050:	bfb8      	it	lt
 8003052:	18e4      	addlt	r4, r4, r3
 8003054:	f000 f8d0 	bl	80031f8 <__malloc_lock>
 8003058:	4a1e      	ldr	r2, [pc, #120]	; (80030d4 <_free_r+0x94>)
 800305a:	6813      	ldr	r3, [r2, #0]
 800305c:	4610      	mov	r0, r2
 800305e:	b933      	cbnz	r3, 800306e <_free_r+0x2e>
 8003060:	6063      	str	r3, [r4, #4]
 8003062:	6014      	str	r4, [r2, #0]
 8003064:	4628      	mov	r0, r5
 8003066:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800306a:	f000 b8c6 	b.w	80031fa <__malloc_unlock>
 800306e:	42a3      	cmp	r3, r4
 8003070:	d90b      	bls.n	800308a <_free_r+0x4a>
 8003072:	6821      	ldr	r1, [r4, #0]
 8003074:	1862      	adds	r2, r4, r1
 8003076:	4293      	cmp	r3, r2
 8003078:	bf01      	itttt	eq
 800307a:	681a      	ldreq	r2, [r3, #0]
 800307c:	685b      	ldreq	r3, [r3, #4]
 800307e:	1852      	addeq	r2, r2, r1
 8003080:	6022      	streq	r2, [r4, #0]
 8003082:	6063      	str	r3, [r4, #4]
 8003084:	6004      	str	r4, [r0, #0]
 8003086:	e7ed      	b.n	8003064 <_free_r+0x24>
 8003088:	4613      	mov	r3, r2
 800308a:	685a      	ldr	r2, [r3, #4]
 800308c:	b10a      	cbz	r2, 8003092 <_free_r+0x52>
 800308e:	42a2      	cmp	r2, r4
 8003090:	d9fa      	bls.n	8003088 <_free_r+0x48>
 8003092:	6819      	ldr	r1, [r3, #0]
 8003094:	1858      	adds	r0, r3, r1
 8003096:	42a0      	cmp	r0, r4
 8003098:	d10b      	bne.n	80030b2 <_free_r+0x72>
 800309a:	6820      	ldr	r0, [r4, #0]
 800309c:	4401      	add	r1, r0
 800309e:	1858      	adds	r0, r3, r1
 80030a0:	4282      	cmp	r2, r0
 80030a2:	6019      	str	r1, [r3, #0]
 80030a4:	d1de      	bne.n	8003064 <_free_r+0x24>
 80030a6:	6810      	ldr	r0, [r2, #0]
 80030a8:	6852      	ldr	r2, [r2, #4]
 80030aa:	4401      	add	r1, r0
 80030ac:	6019      	str	r1, [r3, #0]
 80030ae:	605a      	str	r2, [r3, #4]
 80030b0:	e7d8      	b.n	8003064 <_free_r+0x24>
 80030b2:	d902      	bls.n	80030ba <_free_r+0x7a>
 80030b4:	230c      	movs	r3, #12
 80030b6:	602b      	str	r3, [r5, #0]
 80030b8:	e7d4      	b.n	8003064 <_free_r+0x24>
 80030ba:	6820      	ldr	r0, [r4, #0]
 80030bc:	1821      	adds	r1, r4, r0
 80030be:	428a      	cmp	r2, r1
 80030c0:	bf01      	itttt	eq
 80030c2:	6811      	ldreq	r1, [r2, #0]
 80030c4:	6852      	ldreq	r2, [r2, #4]
 80030c6:	1809      	addeq	r1, r1, r0
 80030c8:	6021      	streq	r1, [r4, #0]
 80030ca:	6062      	str	r2, [r4, #4]
 80030cc:	605c      	str	r4, [r3, #4]
 80030ce:	e7c9      	b.n	8003064 <_free_r+0x24>
 80030d0:	bd38      	pop	{r3, r4, r5, pc}
 80030d2:	bf00      	nop
 80030d4:	20000090 	.word	0x20000090

080030d8 <_malloc_r>:
 80030d8:	b570      	push	{r4, r5, r6, lr}
 80030da:	1ccd      	adds	r5, r1, #3
 80030dc:	f025 0503 	bic.w	r5, r5, #3
 80030e0:	3508      	adds	r5, #8
 80030e2:	2d0c      	cmp	r5, #12
 80030e4:	bf38      	it	cc
 80030e6:	250c      	movcc	r5, #12
 80030e8:	2d00      	cmp	r5, #0
 80030ea:	4606      	mov	r6, r0
 80030ec:	db01      	blt.n	80030f2 <_malloc_r+0x1a>
 80030ee:	42a9      	cmp	r1, r5
 80030f0:	d903      	bls.n	80030fa <_malloc_r+0x22>
 80030f2:	230c      	movs	r3, #12
 80030f4:	6033      	str	r3, [r6, #0]
 80030f6:	2000      	movs	r0, #0
 80030f8:	bd70      	pop	{r4, r5, r6, pc}
 80030fa:	f000 f87d 	bl	80031f8 <__malloc_lock>
 80030fe:	4a21      	ldr	r2, [pc, #132]	; (8003184 <_malloc_r+0xac>)
 8003100:	6814      	ldr	r4, [r2, #0]
 8003102:	4621      	mov	r1, r4
 8003104:	b991      	cbnz	r1, 800312c <_malloc_r+0x54>
 8003106:	4c20      	ldr	r4, [pc, #128]	; (8003188 <_malloc_r+0xb0>)
 8003108:	6823      	ldr	r3, [r4, #0]
 800310a:	b91b      	cbnz	r3, 8003114 <_malloc_r+0x3c>
 800310c:	4630      	mov	r0, r6
 800310e:	f000 f863 	bl	80031d8 <_sbrk_r>
 8003112:	6020      	str	r0, [r4, #0]
 8003114:	4629      	mov	r1, r5
 8003116:	4630      	mov	r0, r6
 8003118:	f000 f85e 	bl	80031d8 <_sbrk_r>
 800311c:	1c43      	adds	r3, r0, #1
 800311e:	d124      	bne.n	800316a <_malloc_r+0x92>
 8003120:	230c      	movs	r3, #12
 8003122:	4630      	mov	r0, r6
 8003124:	6033      	str	r3, [r6, #0]
 8003126:	f000 f868 	bl	80031fa <__malloc_unlock>
 800312a:	e7e4      	b.n	80030f6 <_malloc_r+0x1e>
 800312c:	680b      	ldr	r3, [r1, #0]
 800312e:	1b5b      	subs	r3, r3, r5
 8003130:	d418      	bmi.n	8003164 <_malloc_r+0x8c>
 8003132:	2b0b      	cmp	r3, #11
 8003134:	d90f      	bls.n	8003156 <_malloc_r+0x7e>
 8003136:	600b      	str	r3, [r1, #0]
 8003138:	18cc      	adds	r4, r1, r3
 800313a:	50cd      	str	r5, [r1, r3]
 800313c:	4630      	mov	r0, r6
 800313e:	f000 f85c 	bl	80031fa <__malloc_unlock>
 8003142:	f104 000b 	add.w	r0, r4, #11
 8003146:	1d23      	adds	r3, r4, #4
 8003148:	f020 0007 	bic.w	r0, r0, #7
 800314c:	1ac3      	subs	r3, r0, r3
 800314e:	d0d3      	beq.n	80030f8 <_malloc_r+0x20>
 8003150:	425a      	negs	r2, r3
 8003152:	50e2      	str	r2, [r4, r3]
 8003154:	e7d0      	b.n	80030f8 <_malloc_r+0x20>
 8003156:	684b      	ldr	r3, [r1, #4]
 8003158:	428c      	cmp	r4, r1
 800315a:	bf16      	itet	ne
 800315c:	6063      	strne	r3, [r4, #4]
 800315e:	6013      	streq	r3, [r2, #0]
 8003160:	460c      	movne	r4, r1
 8003162:	e7eb      	b.n	800313c <_malloc_r+0x64>
 8003164:	460c      	mov	r4, r1
 8003166:	6849      	ldr	r1, [r1, #4]
 8003168:	e7cc      	b.n	8003104 <_malloc_r+0x2c>
 800316a:	1cc4      	adds	r4, r0, #3
 800316c:	f024 0403 	bic.w	r4, r4, #3
 8003170:	42a0      	cmp	r0, r4
 8003172:	d005      	beq.n	8003180 <_malloc_r+0xa8>
 8003174:	1a21      	subs	r1, r4, r0
 8003176:	4630      	mov	r0, r6
 8003178:	f000 f82e 	bl	80031d8 <_sbrk_r>
 800317c:	3001      	adds	r0, #1
 800317e:	d0cf      	beq.n	8003120 <_malloc_r+0x48>
 8003180:	6025      	str	r5, [r4, #0]
 8003182:	e7db      	b.n	800313c <_malloc_r+0x64>
 8003184:	20000090 	.word	0x20000090
 8003188:	20000094 	.word	0x20000094

0800318c <_realloc_r>:
 800318c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800318e:	4607      	mov	r7, r0
 8003190:	4614      	mov	r4, r2
 8003192:	460e      	mov	r6, r1
 8003194:	b921      	cbnz	r1, 80031a0 <_realloc_r+0x14>
 8003196:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800319a:	4611      	mov	r1, r2
 800319c:	f7ff bf9c 	b.w	80030d8 <_malloc_r>
 80031a0:	b922      	cbnz	r2, 80031ac <_realloc_r+0x20>
 80031a2:	f7ff ff4d 	bl	8003040 <_free_r>
 80031a6:	4625      	mov	r5, r4
 80031a8:	4628      	mov	r0, r5
 80031aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031ac:	f000 f826 	bl	80031fc <_malloc_usable_size_r>
 80031b0:	42a0      	cmp	r0, r4
 80031b2:	d20f      	bcs.n	80031d4 <_realloc_r+0x48>
 80031b4:	4621      	mov	r1, r4
 80031b6:	4638      	mov	r0, r7
 80031b8:	f7ff ff8e 	bl	80030d8 <_malloc_r>
 80031bc:	4605      	mov	r5, r0
 80031be:	2800      	cmp	r0, #0
 80031c0:	d0f2      	beq.n	80031a8 <_realloc_r+0x1c>
 80031c2:	4631      	mov	r1, r6
 80031c4:	4622      	mov	r2, r4
 80031c6:	f7ff ff17 	bl	8002ff8 <memcpy>
 80031ca:	4631      	mov	r1, r6
 80031cc:	4638      	mov	r0, r7
 80031ce:	f7ff ff37 	bl	8003040 <_free_r>
 80031d2:	e7e9      	b.n	80031a8 <_realloc_r+0x1c>
 80031d4:	4635      	mov	r5, r6
 80031d6:	e7e7      	b.n	80031a8 <_realloc_r+0x1c>

080031d8 <_sbrk_r>:
 80031d8:	b538      	push	{r3, r4, r5, lr}
 80031da:	2300      	movs	r3, #0
 80031dc:	4c05      	ldr	r4, [pc, #20]	; (80031f4 <_sbrk_r+0x1c>)
 80031de:	4605      	mov	r5, r0
 80031e0:	4608      	mov	r0, r1
 80031e2:	6023      	str	r3, [r4, #0]
 80031e4:	f7ff fb48 	bl	8002878 <_sbrk>
 80031e8:	1c43      	adds	r3, r0, #1
 80031ea:	d102      	bne.n	80031f2 <_sbrk_r+0x1a>
 80031ec:	6823      	ldr	r3, [r4, #0]
 80031ee:	b103      	cbz	r3, 80031f2 <_sbrk_r+0x1a>
 80031f0:	602b      	str	r3, [r5, #0]
 80031f2:	bd38      	pop	{r3, r4, r5, pc}
 80031f4:	20000168 	.word	0x20000168

080031f8 <__malloc_lock>:
 80031f8:	4770      	bx	lr

080031fa <__malloc_unlock>:
 80031fa:	4770      	bx	lr

080031fc <_malloc_usable_size_r>:
 80031fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003200:	1f18      	subs	r0, r3, #4
 8003202:	2b00      	cmp	r3, #0
 8003204:	bfbc      	itt	lt
 8003206:	580b      	ldrlt	r3, [r1, r0]
 8003208:	18c0      	addlt	r0, r0, r3
 800320a:	4770      	bx	lr

0800320c <_init>:
 800320c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800320e:	bf00      	nop
 8003210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003212:	bc08      	pop	{r3}
 8003214:	469e      	mov	lr, r3
 8003216:	4770      	bx	lr

08003218 <_fini>:
 8003218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800321a:	bf00      	nop
 800321c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800321e:	bc08      	pop	{r3}
 8003220:	469e      	mov	lr, r3
 8003222:	4770      	bx	lr
