
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.69000000000000000000;
1.69000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_8_0";
mvm_32_32_8_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_8_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_8_0' with
	the parameters "32,32,8,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b8_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b8_g0' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b8_g0' with
	the parameters "1,32,8,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b8_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b8_g0' with
	the parameters "8,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b8_g0' with
	the parameters "16,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b8_g0' with
	the parameters "8,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b8_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b8_SIZE32' with
	the parameters "8,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b8_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b8_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |   8   | N  |
=================================================
Statistics for MUX_OPs
========================================================================
|       block name/line         | Inputs | Outputs | # sel inputs | MB |
========================================================================
| memory_b8_SIZE32_LOGSIZE5/105 |   32   |    8    |      5       | N  |
========================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE1' with
	the parameters "16,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 627 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b8_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b16_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b16_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b8_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b8_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b8_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k32_p32_b8_g0'
  Processing 'mvm_32_32_8_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b8_g0_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b8_g0_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b8_g0_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b8_g0_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b8_g0_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b8_g0_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b8_g0_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b8_g0_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b8_g0_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b8_g0_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b8_g0_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b8_g0_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b8_g0_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b8_g0_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b8_g0_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b8_g0_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b8_g0_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b8_g0_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b8_g0_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b8_g0_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b8_g0_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b8_g0_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b8_g0_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b8_g0_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b8_g0_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b8_g0_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b8_g0_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b8_g0_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b8_g0_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b8_g0_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b8_g0_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b8_g0_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_64_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Mapping 'mac_b8_g0_1_DW_mult_tc_0'
  Mapping 'mac_b8_g0_2_DW_mult_tc_0'
  Mapping 'mac_b8_g0_3_DW_mult_tc_0'
  Mapping 'mac_b8_g0_4_DW_mult_tc_0'
  Mapping 'mac_b8_g0_5_DW_mult_tc_0'
  Mapping 'mac_b8_g0_6_DW_mult_tc_0'
  Mapping 'mac_b8_g0_7_DW_mult_tc_0'
  Mapping 'mac_b8_g0_8_DW_mult_tc_0'
  Mapping 'mac_b8_g0_9_DW_mult_tc_0'
  Mapping 'mac_b8_g0_10_DW_mult_tc_0'
  Mapping 'mac_b8_g0_11_DW_mult_tc_0'
  Mapping 'mac_b8_g0_12_DW_mult_tc_0'
  Mapping 'mac_b8_g0_13_DW_mult_tc_0'
  Mapping 'mac_b8_g0_14_DW_mult_tc_0'
  Mapping 'mac_b8_g0_15_DW_mult_tc_0'
  Mapping 'mac_b8_g0_16_DW_mult_tc_0'
  Mapping 'mac_b8_g0_17_DW_mult_tc_0'
  Mapping 'mac_b8_g0_18_DW_mult_tc_0'
  Mapping 'mac_b8_g0_19_DW_mult_tc_0'
  Mapping 'mac_b8_g0_20_DW_mult_tc_0'
  Mapping 'mac_b8_g0_21_DW_mult_tc_0'
  Mapping 'mac_b8_g0_22_DW_mult_tc_0'
  Mapping 'mac_b8_g0_23_DW_mult_tc_0'
  Mapping 'mac_b8_g0_24_DW_mult_tc_0'
  Mapping 'mac_b8_g0_25_DW_mult_tc_0'
  Mapping 'mac_b8_g0_26_DW_mult_tc_0'
  Mapping 'mac_b8_g0_27_DW_mult_tc_0'
  Mapping 'mac_b8_g0_28_DW_mult_tc_0'
  Mapping 'mac_b8_g0_29_DW_mult_tc_0'
  Mapping 'mac_b8_g0_30_DW_mult_tc_0'
  Mapping 'mac_b8_g0_31_DW_mult_tc_0'
  Mapping 'mac_b8_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33  187928.5      0.52     103.1   35329.4                          
    0:00:33  187928.5      0.52     103.1   35329.4                          
    0:00:33  188530.2      0.52     103.2   34909.9                          
    0:00:34  189123.9      0.52     103.2   34490.4                          
    0:00:34  189717.6      0.52     103.2   34070.9                          
    0:00:35  190311.3      0.52     103.2   33651.4                          
    0:00:35  190802.9      0.52     102.4   22609.5                          
    0:00:36  191294.4      0.52     101.6   11567.7                          
    0:00:36  191786.0      0.52     100.8     525.8                          
    0:00:51  193503.8      0.34      49.7       0.0                          
    0:00:52  193503.8      0.34      49.7       0.0                          
    0:00:52  193503.8      0.34      49.7       0.0                          
    0:00:52  193503.8      0.34      49.7       0.0                          
    0:00:53  193503.8      0.34      49.7       0.0                          
    0:01:07  167689.9      0.40      55.1       0.0                          
    0:01:08  167656.6      0.37      50.9       0.0                          
    0:01:10  167660.9      0.37      49.8       0.0                          
    0:01:11  167664.3      0.36      49.3       0.0                          
    0:01:16  167664.6      0.37      49.0       0.0                          
    0:01:17  167669.1      0.35      48.3       0.0                          
    0:01:18  167672.0      0.35      48.1       0.0                          
    0:01:19  167672.8      0.35      48.0       0.0                          
    0:01:20  167677.4      0.35      47.6       0.0                          
    0:01:20  167678.9      0.35      47.3       0.0                          
    0:01:21  167680.5      0.34      46.8       0.0                          
    0:01:21  167682.7      0.34      46.3       0.0                          
    0:01:22  167686.9      0.34      45.2       0.0                          
    0:01:22  167688.0      0.34      43.9       0.0                          
    0:01:22  167689.3      0.34      43.6       0.0                          
    0:01:23  167689.6      0.33      43.4       0.0                          
    0:01:23  167694.1      0.33      43.2       0.0                          
    0:01:24  167700.5      0.33      42.9       0.0                          
    0:01:24  167701.0      0.33      42.6       0.0                          
    0:01:25  167700.8      0.33      42.6       0.0                          
    0:01:25  167700.8      0.33      42.6       0.0                          
    0:01:25  167700.8      0.33      42.6       0.0                          
    0:01:25  167700.8      0.33      42.6       0.0                          
    0:01:25  167700.8      0.33      42.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:25  167700.8      0.33      42.6       0.0                          
    0:01:25  167718.3      0.33      42.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:25  167742.0      0.32      41.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:25  167746.0      0.32      41.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:26  167758.7      0.32      40.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:26  167762.7      0.32      40.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:26  167776.3      0.32      40.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:26  167791.5      0.31      40.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:26  167792.3      0.31      39.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:26  167802.9      0.31      39.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:26  167818.9      0.31      38.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:26  167830.6      0.31      38.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:26  167843.6      0.31      38.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:26  167863.6      0.30      38.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:26  167871.3      0.30      38.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:26  167884.0      0.30      38.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:26  167895.2      0.30      38.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:26  167915.7      0.30      38.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:26  167924.5      0.30      37.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  167930.9      0.30      37.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  167942.3      0.30      37.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  167966.8      0.30      37.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  167975.8      0.29      37.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  167979.8      0.29      37.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  167998.9      0.29      37.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  168012.8      0.29      37.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  168047.6      0.29      36.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  168058.5      0.29      36.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  168076.9      0.29      36.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  168089.1      0.29      36.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  168109.6      0.29      35.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  168122.1      0.28      35.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  168132.5      0.28      35.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  168154.6      0.28      35.1       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  168167.6      0.28      35.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  168174.8      0.28      34.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  168190.5      0.28      34.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  168207.2      0.28      34.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  168238.3      0.27      34.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  168251.9      0.27      33.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  168260.2      0.27      33.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  168280.9      0.27      33.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  168300.3      0.27      33.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  168300.9      0.27      33.0       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  168314.4      0.27      32.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  168326.4      0.26      32.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  168345.5      0.26      32.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  168366.0      0.26      31.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  168376.1      0.26      31.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  168392.9      0.26      31.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  168398.7      0.25      31.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  168406.7      0.25      31.0       0.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  168430.4      0.25      30.8       0.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  168439.4      0.25      30.5       0.1 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  168452.5      0.25      30.1       0.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  168463.4      0.25      30.0       0.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  168473.0      0.25      29.9       0.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  168477.7      0.25      29.9       0.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  168492.4      0.25      29.7       0.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  168499.0      0.24      29.6       0.1 path/genblk1[24].path/path/add_out_reg[15]/D
    0:01:29  168513.1      0.24      29.5       0.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  168527.5      0.24      29.3       0.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  168529.9      0.24      29.2       0.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  168549.6      0.24      28.8       0.1 path/genblk1[24].path/path/add_out_reg[15]/D
    0:01:29  168554.4      0.24      28.6       0.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  168563.4      0.24      28.4       0.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  168575.4      0.24      28.0       0.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  168586.0      0.23      27.8       0.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  168597.4      0.23      27.7       0.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  168611.0      0.23      27.3       0.1 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  168625.9      0.22      26.9       0.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  168641.6      0.22      26.6       0.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  168652.0      0.22      26.5       0.1 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  168673.5      0.22      26.1       0.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  168683.4      0.22      25.9       0.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  168700.1      0.21      25.8       0.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  168717.1      0.21      25.5       0.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  168740.6      0.21      25.5       0.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  168756.0      0.21      25.3       0.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  168771.4      0.21      25.0       0.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  168780.7      0.21      24.9       0.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  168796.9      0.21      24.7       0.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:31  168806.0      0.20      24.6       0.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:31  168826.2      0.20      24.5       0.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:31  168839.2      0.20      24.4       0.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:31  168854.7      0.20      24.2       0.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:31  168864.5      0.20      24.1       0.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:31  168879.9      0.20      23.8       0.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:31  168885.8      0.20      23.8       0.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:31  168906.3      0.20      23.6       0.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:31  168915.8      0.20      23.4       0.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:31  168928.4      0.19      23.3       0.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:31  168947.0      0.19      23.1       0.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:31  168958.7      0.19      23.0       0.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:31  168966.7      0.19      22.9       0.1 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:31  168976.5      0.19      22.7       0.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:31  168985.8      0.19      22.6       0.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:31  168992.7      0.19      22.4       0.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  168998.3      0.19      22.3       0.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  169014.5      0.18      22.3       0.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  169035.8      0.18      22.1       0.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  169056.6      0.18      21.9       0.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  169069.9      0.18      21.8       0.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  169079.2      0.18      21.6       0.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  169091.7      0.18      21.5       0.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  169100.5      0.18      21.4       0.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  169114.0      0.17      21.2       0.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  169125.2      0.17      21.1       0.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  169147.5      0.17      20.8       0.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  169154.2      0.17      20.5       0.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  169162.2      0.17      20.4       0.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  169170.9      0.17      20.4       0.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  169178.1      0.17      20.3       0.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  169185.6      0.17      20.3       0.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  169192.2      0.17      20.2       0.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  169198.3      0.17      20.1       0.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  169206.9      0.17      19.9       0.1 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  169217.5      0.16      19.8       0.1 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  169222.3      0.16      19.7       0.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  169230.5      0.16      19.7       0.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  169240.1      0.16      19.7       0.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  169240.4      0.16      19.7       0.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  169244.6      0.16      19.6       0.1 path/genblk1[19].path/path/add_out_reg[15]/D
    0:01:33  169253.9      0.16      19.4       0.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  169269.4      0.16      19.2       0.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  169281.9      0.16      19.0       0.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  169287.7      0.16      19.0       0.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  169294.4      0.16      18.8       0.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  169310.6      0.16      18.7       0.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  169321.2      0.16      18.7       0.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  169334.3      0.15      18.4       0.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  169345.2      0.15      18.3       0.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  169353.4      0.15      18.3      24.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  169362.7      0.15      18.1      24.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  169376.3      0.15      18.0      24.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  169386.7      0.15      17.8      24.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  169392.5      0.15      17.7      24.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  169401.0      0.15      17.7      24.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  169407.9      0.15      17.6      24.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  169426.6      0.15      17.2      24.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  169440.4      0.15      17.1      24.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  169451.6      0.15      16.8      24.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  169459.3      0.15      16.7      24.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  169461.9      0.15      16.7      24.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  169472.6      0.14      16.6      24.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  169478.4      0.14      16.6      24.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  169484.6      0.14      16.5      24.4 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  169498.7      0.14      16.4      24.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  169502.4      0.14      16.3      24.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  169512.8      0.14      16.2      24.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  169528.7      0.14      16.1      24.4 path/genblk1[19].path/path/add_out_reg[15]/D
    0:01:35  169541.5      0.14      15.9      26.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  169557.4      0.14      15.8      26.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  169567.0      0.14      15.7      26.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  169578.2      0.14      15.6      26.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  169588.3      0.14      15.5      26.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  169594.9      0.14      15.5      26.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  169604.0      0.14      15.4      26.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  169618.9      0.13      15.3      26.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  169630.9      0.13      15.2      26.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  169644.2      0.13      15.2      26.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  169651.9      0.13      15.1      26.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  169659.6      0.13      14.9      26.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  169668.4      0.13      14.8      26.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  169671.6      0.13      14.7      26.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  169675.5      0.13      14.7      26.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  169690.7      0.13      14.6      26.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  169700.8      0.13      14.4      26.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  169710.9      0.13      14.4      26.3 path/genblk1[19].path/path/add_out_reg[15]/D
    0:01:36  169724.8      0.13      14.3      26.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  169734.9      0.13      14.1      26.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  169750.0      0.13      13.9      26.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  169756.1      0.13      13.8      26.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  169770.0      0.13      13.6      26.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  169774.0      0.12      13.5      26.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:01:36  169791.0      0.12      13.4      26.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  169794.7      0.12      13.3      26.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  169795.2      0.12      13.3      26.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  169807.2      0.12      13.3      26.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  169814.9      0.12      13.2      26.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  169821.0      0.12      13.1      26.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:01:36  169832.8      0.12      13.1      50.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  169840.5      0.12      12.9      50.5 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:01:36  169852.4      0.12      12.8      50.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  169869.2      0.12      12.6      50.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  169875.8      0.12      12.5      50.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  169886.2      0.12      12.4      50.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  169899.5      0.12      12.3      50.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  169910.4      0.11      12.1      50.5 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  169915.2      0.11      12.0      50.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  169928.5      0.11      11.9      50.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  169933.0      0.11      11.8      50.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  169941.5      0.11      11.7      50.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  169952.5      0.11      11.6      50.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  169961.5      0.11      11.5      50.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  169971.6      0.11      11.5      50.5 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  169985.2      0.11      11.4      50.5 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  169988.4      0.11      11.4      50.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  170004.6      0.11      11.4      50.5 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  170014.2      0.11      11.2      50.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  170026.4      0.11      11.2      50.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  170037.6      0.11      11.1      50.5 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  170058.9      0.11      11.0      74.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  170070.6      0.11      10.9      74.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  170080.9      0.11      10.8      74.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  170095.3      0.11      10.7      74.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:01:38  170099.5      0.11      10.6      74.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:01:38  170108.9      0.10      10.5      74.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  170119.0      0.10      10.4      99.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  170125.9      0.10      10.3      99.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  170132.3      0.10      10.2      99.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  170152.2      0.10      10.2     123.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  170154.1      0.10      10.2     123.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  170159.9      0.10      10.1     123.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  170167.1      0.10      10.0     123.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  170170.8      0.10      10.0     123.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  170170.3      0.10       9.9     123.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  170177.5      0.10       9.9     123.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  170191.3      0.10       9.8     123.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  170204.9      0.10       9.8     147.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  170216.1      0.10       9.7     147.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  170219.8      0.10       9.7     147.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  170223.5      0.10       9.6     147.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  170226.7      0.10       9.6     147.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  170254.4      0.10       9.5     220.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  170258.6      0.09       9.4     220.1 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  170258.6      0.09       9.4     220.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  170270.9      0.09       9.2     220.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  170278.0      0.09       9.2     220.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  170292.7      0.09       9.1     220.1 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  170302.0      0.09       9.0     220.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  170302.0      0.09       8.9     220.1 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  170302.0      0.09       8.9     220.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  170313.1      0.09       8.9     220.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  170322.2      0.09       8.7     220.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  170328.6      0.09       8.6     220.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  170342.7      0.09       8.6     220.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  170350.9      0.09       8.5     220.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  170356.2      0.09       8.5     220.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  170362.4      0.09       8.5     220.1 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  170369.8      0.09       8.4     221.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  170380.2      0.09       8.2     221.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  170380.4      0.09       8.2     221.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  170390.0      0.09       8.2     221.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  170395.3      0.09       8.1     221.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  170400.1      0.08       8.0     221.9 path/genblk1[19].path/path/add_out_reg[15]/D
    0:01:40  170403.3      0.08       8.0     221.9 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  170409.7      0.08       7.9     221.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  170419.3      0.08       7.8     221.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  170435.8      0.08       7.7     221.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  170450.1      0.08       7.7     221.9 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  170452.8      0.08       7.7     221.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  170463.7      0.08       7.6     221.9 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  170477.5      0.08       7.5     221.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  170481.3      0.08       7.5     221.9 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  170491.6      0.08       7.4     221.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:01:41  170495.9      0.08       7.4     221.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  170506.5      0.08       7.3     221.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  170512.1      0.08       7.3     221.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  170514.0      0.08       7.3     222.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  170524.4      0.08       7.2     222.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  170529.4      0.08       7.2     222.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  170540.6      0.08       7.1     246.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  170542.2      0.08       7.1     246.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  170549.4      0.08       7.0     246.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  170558.9      0.08       6.9     246.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  170563.5      0.08       6.8     246.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  170567.7      0.07       6.7     246.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  170573.0      0.07       6.7     246.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  170577.3      0.07       6.6     246.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  170584.2      0.07       6.6     246.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170589.0      0.07       6.5     246.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170597.0      0.07       6.4     246.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170597.8      0.07       6.4     246.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170600.4      0.07       6.4     246.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170613.2      0.07       6.3     246.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170623.6      0.07       6.2     246.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170626.5      0.07       6.2     246.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170633.1      0.07       6.2     246.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170635.3      0.07       6.2     246.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170639.3      0.07       6.1     246.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170642.2      0.07       6.1     246.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170644.3      0.07       6.1     246.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170648.8      0.07       6.0     246.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:01:42  170654.4      0.07       5.9     246.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170662.1      0.07       5.9     246.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170665.9      0.07       5.8     246.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170673.8      0.07       5.7     246.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170677.3      0.07       5.7     246.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  170677.8      0.07       5.7     246.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  170681.0      0.07       5.7     246.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  170683.2      0.07       5.7     246.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  170687.4      0.07       5.7     246.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  170688.5      0.07       5.6     246.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  170693.5      0.07       5.6     246.2 path/genblk1[19].path/path/add_out_reg[15]/D
    0:01:43  170707.6      0.07       5.5     270.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  170709.2      0.06       5.5     270.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  170709.0      0.06       5.5     270.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  170709.8      0.06       5.5     270.4 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  170712.1      0.06       5.4     270.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  170720.1      0.06       5.4     270.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  170727.6      0.06       5.3     271.8 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  170731.8      0.06       5.3     271.8 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  170734.0      0.06       5.2     271.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  170734.8      0.06       5.2     271.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  170745.4      0.06       5.2     271.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  170753.1      0.06       5.1     271.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  170760.3      0.06       5.0     271.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:01:44  170782.4      0.06       5.0     320.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  170793.8      0.06       5.0     344.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  170798.1      0.06       4.9     344.5 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  170803.1      0.06       4.9     344.5 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:01:44  170806.0      0.06       4.8     344.5 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  170816.7      0.06       4.8     344.5 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:01:44  170820.9      0.06       4.8     344.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  170824.9      0.06       4.7     344.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  170835.3      0.06       4.7     344.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  170843.0      0.06       4.6     344.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  170850.7      0.06       4.6     344.5 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  170849.9      0.06       4.6     344.5 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  170857.4      0.06       4.6     344.5 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  170865.1      0.06       4.5     344.5 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  170870.2      0.06       4.5     344.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  170876.5      0.06       4.5     344.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  170877.3      0.06       4.4     344.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  170884.5      0.06       4.4     344.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  170886.1      0.06       4.4     344.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  170890.4      0.06       4.3     344.5 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  170892.0      0.05       4.3     344.5 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  170893.6      0.05       4.3     344.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  170898.3      0.05       4.2     344.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  170906.3      0.05       4.2     344.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  170911.6      0.05       4.1     344.5 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  170922.0      0.05       4.0     344.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  170928.4      0.05       4.0     344.5 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  170937.2      0.05       3.9     344.5 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  170944.1      0.05       3.9     343.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  170947.8      0.05       3.9     343.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  170947.8      0.05       3.9     343.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  170947.8      0.05       3.9     343.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  170949.4      0.05       3.8     343.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  170951.8      0.05       3.8     343.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  170954.7      0.05       3.8     343.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  170958.5      0.05       3.7     343.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:01:46  170958.2      0.05       3.7     343.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  170959.0      0.05       3.7     343.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  170971.0      0.05       3.7     343.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  170973.4      0.05       3.6     343.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  170980.0      0.05       3.6     343.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  170985.6      0.05       3.6     343.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  170989.3      0.05       3.6     343.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  170992.5      0.05       3.5     343.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  170997.0      0.05       3.5     343.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  171004.2      0.05       3.5     343.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  171005.8      0.05       3.4     343.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  171012.2      0.05       3.4     343.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  171012.5      0.05       3.4     343.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  171011.7      0.05       3.3     343.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  171013.5      0.05       3.3     343.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171026.3      0.05       3.3     367.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171030.0      0.05       3.2     367.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171035.6      0.04       3.2     367.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171038.0      0.04       3.1     367.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171039.1      0.04       3.1     367.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171040.1      0.04       3.1     367.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171041.5      0.04       3.1     367.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171046.5      0.04       3.0     367.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171061.7      0.04       3.0     391.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171065.9      0.04       2.9     391.5 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171071.8      0.04       2.9     391.5 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171075.8      0.04       2.8     391.5 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171080.8      0.04       2.8     391.5 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171094.9      0.04       2.8     415.7 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171100.0      0.04       2.8     415.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171104.8      0.04       2.8     415.7 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171112.7      0.04       2.7     415.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171118.9      0.04       2.7     415.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171121.3      0.04       2.7     415.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  171127.1      0.04       2.6     415.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171131.1      0.04       2.6     415.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171143.6      0.04       2.6     439.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171149.2      0.04       2.5     439.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171154.2      0.04       2.5     439.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171159.8      0.04       2.5     439.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171163.3      0.04       2.4     439.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171165.9      0.04       2.4     439.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171169.7      0.04       2.4     439.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171170.7      0.04       2.4     439.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171176.1      0.04       2.3     439.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171182.4      0.04       2.3     441.9 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171191.2      0.04       2.3     443.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171196.5      0.03       2.2     443.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171204.0      0.03       2.2     443.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171216.5      0.03       2.1     467.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171222.3      0.03       2.1     467.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171227.4      0.03       2.1     467.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171238.3      0.03       2.1     467.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171245.7      0.03       2.0     467.9 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171250.5      0.03       2.0     467.9 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  171253.2      0.03       2.0     467.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171258.8      0.03       1.9     467.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171263.3      0.03       1.9     467.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171271.3      0.03       1.9     467.9 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171273.1      0.03       1.9     467.9 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171278.5      0.03       1.9     467.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171287.0      0.03       1.8     467.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171298.9      0.03       1.8     492.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171310.1      0.03       1.7     492.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171314.9      0.03       1.7     492.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171320.8      0.03       1.7     492.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171327.7      0.03       1.7     492.1 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171332.2      0.03       1.6     492.1 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171338.0      0.03       1.6     492.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:01:49  171341.8      0.03       1.6     492.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171348.7      0.03       1.6     492.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171355.9      0.03       1.6     492.1 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171362.5      0.03       1.5     492.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171369.4      0.03       1.5     492.1 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171372.6      0.03       1.5     492.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  171377.4      0.03       1.5     492.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171380.9      0.03       1.5     492.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171383.8      0.03       1.5     492.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171391.0      0.02       1.4     492.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171395.2      0.02       1.4     492.1 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171400.3      0.02       1.4     492.1 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171404.5      0.02       1.4     492.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171410.7      0.02       1.4     492.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171415.5      0.02       1.3     492.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171416.8      0.02       1.3     492.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171418.1      0.02       1.3     492.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171422.6      0.02       1.3     492.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171426.1      0.02       1.3     492.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171431.9      0.02       1.2     492.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171436.5      0.02       1.2     492.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171443.9      0.02       1.2     492.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171461.7      0.02       1.1     518.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171455.4      0.02       1.1     518.1 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171458.3      0.02       1.1     518.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171461.7      0.02       1.1     518.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  171465.5      0.02       1.1     518.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171471.6      0.02       1.1     518.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171473.4      0.02       1.1     518.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171478.0      0.02       1.0     518.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171480.9      0.02       1.0     518.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171485.4      0.02       1.0     518.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171484.6      0.02       1.0     518.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171484.6      0.02       1.0     518.1 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171486.2      0.02       1.0     518.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171488.1      0.02       1.0     518.1 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171490.7      0.02       1.0     518.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171493.7      0.02       1.0     518.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:01:51  171497.9      0.02       1.0     518.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171503.8      0.02       0.9     518.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171505.6      0.02       0.9     518.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171506.4      0.02       0.9     518.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171508.3      0.02       0.9     518.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171510.1      0.02       0.9     518.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171513.6      0.02       0.9     518.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171514.7      0.02       0.9     518.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  171516.3      0.02       0.9     518.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171518.4      0.02       0.9     518.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171520.3      0.02       0.9     518.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171520.5      0.02       0.9     518.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171525.0      0.02       0.9     518.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171529.3      0.02       0.9     518.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171532.5      0.02       0.9     518.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171533.6      0.02       0.9     518.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171535.4      0.02       0.8     518.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:01:52  171538.3      0.02       0.8     518.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171542.9      0.02       0.8     518.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171543.7      0.02       0.8     518.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171548.5      0.02       0.8     518.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171553.5      0.01       0.8     518.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171554.6      0.01       0.8     518.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171559.1      0.01       0.7     518.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171561.5      0.01       0.7     518.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171564.4      0.01       0.7     518.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171565.7      0.01       0.7     518.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171568.4      0.01       0.7     518.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171571.1      0.01       0.7     518.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  171576.6      0.01       0.7     518.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:53  171581.4      0.01       0.7     518.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:53  171587.6      0.01       0.7     518.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:53  171590.2      0.01       0.6     518.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:53  171593.7      0.01       0.6     518.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:53  171597.1      0.01       0.6     518.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:53  171604.6      0.01       0.6     518.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:53  171605.4      0.01       0.6     518.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:53  171609.6      0.01       0.6     518.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:53  171609.6      0.01       0.6     518.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:53  171610.4      0.01       0.6     518.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:53  171610.7      0.01       0.6     518.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:53  171612.3      0.01       0.6     518.0                          
    0:01:54  171604.6      0.01       0.6     518.0                          
    0:01:54  171604.8      0.01       0.6     518.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:54  171604.8      0.01       0.6     518.0                          
    0:01:55  171438.3      0.01       0.6       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:55  171438.3      0.01       0.6       0.0                          
    0:01:55  171438.3      0.01       0.6       0.0                          
    0:02:00  171261.4      0.01       0.5       0.0                          
    0:02:00  171217.0      0.01       0.5       0.0                          
    0:02:01  171179.5      0.01       0.5       0.0                          
    0:02:01  171177.9      0.01       0.5       0.0                          
    0:02:02  171176.3      0.01       0.5       0.0                          
    0:02:02  171176.3      0.01       0.5       0.0                          
    0:02:02  171201.6      0.01       0.5       0.0                          
    0:02:03  171064.9      0.03       0.7       0.0                          
    0:02:03  171062.2      0.03       0.7       0.0                          
    0:02:03  171062.2      0.03       0.7       0.0                          
    0:02:03  171062.2      0.03       0.7       0.0                          
    0:02:03  171062.2      0.03       0.7       0.0                          
    0:02:04  171062.2      0.03       0.7       0.0                          
    0:02:04  171062.2      0.03       0.7       0.0                          
    0:02:04  171071.0      0.01       0.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:04  171091.2      0.01       0.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:04  171096.8      0.01       0.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:04  171098.9      0.01       0.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:04  171101.8      0.01       0.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:04  171104.2      0.01       0.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:02:04  171107.2      0.01       0.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:04  171110.3      0.01       0.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:04  171112.7      0.01       0.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:04  171113.3      0.01       0.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:04  171113.8      0.01       0.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:05  171114.6      0.01       0.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:05  171118.3      0.01       0.4       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:05  171123.6      0.01       0.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:05  171127.4      0.01       0.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:05  171127.6      0.01       0.4       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:05  171131.1      0.01       0.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:02:05  171129.8      0.01       0.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:05  171133.2      0.01       0.3       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:05  171134.3      0.01       0.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:02:05  171135.9      0.01       0.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:05  171139.1      0.01       0.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:05  171144.4      0.01       0.3       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:02:05  171152.4      0.01       0.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:05  171155.3      0.01       0.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:05  171154.5      0.01       0.3       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:06  171158.0      0.01       0.3       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:06  171162.8      0.01       0.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:06  171169.7      0.01       0.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:02:06  171173.1      0.01       0.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:06  171173.1      0.01       0.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:02:06  171178.4      0.01       0.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:06  171185.4      0.01       0.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:06  171186.7      0.01       0.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:06  171189.9      0.01       0.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:06  171194.1      0.01       0.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:06  171199.7      0.01       0.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:02:06  171200.0      0.01       0.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:02:06  171200.8      0.01       0.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:06  171201.6      0.01       0.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:06  171206.1      0.01       0.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:06  171208.0      0.01       0.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:06  171208.0      0.01       0.1       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:06  171209.8      0.00       0.1       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:06  171213.8      0.00       0.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:07  171218.1      0.00       0.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:02:07  171220.5      0.00       0.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:07  171227.4      0.00       0.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:07  171229.5      0.00       0.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:07  171232.4      0.00       0.1       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:07  171234.6      0.00       0.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:07  171234.6      0.00       0.1       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:07  171235.1      0.00       0.1       0.0                          
    0:02:10  171204.8      0.00       0.1       0.0                          
    0:02:13  171116.2      0.00       0.1       0.0                          
    0:02:13  171004.5      0.00       0.1       0.0                          
    0:02:14  170892.8      0.00       0.1       0.0                          
    0:02:14  170782.6      0.00       0.1       0.0                          
    0:02:15  170670.9      0.00       0.1       0.0                          
    0:02:15  170560.8      0.00       0.1       0.0                          
    0:02:16  170449.1      0.00       0.1       0.0                          
    0:02:16  170338.9      0.00       0.1       0.0                          
    0:02:16  170261.5      0.00       0.1       0.0                          
    0:02:17  170224.8      0.00       0.1       0.0                          
    0:02:17  170182.3      0.00       0.1       0.0                          
    0:02:17  170142.4      0.00       0.1       0.0                          
    0:02:17  170101.7      0.00       0.1       0.0                          
    0:02:18  170054.6      0.00       0.1       0.0                          
    0:02:18  170016.3      0.00       0.1       0.0                          
    0:02:18  169973.2      0.00       0.1       0.0                          
    0:02:18  169930.4      0.00       0.1       0.0                          
    0:02:19  169887.0      0.00       0.1       0.0                          
    0:02:19  169845.8      0.00       0.1       0.0                          
    0:02:19  169796.3      0.00       0.1       0.0                          
    0:02:20  169751.9      0.00       0.1       0.0                          
    0:02:20  169704.8      0.00       0.1       0.0                          
    0:02:20  169677.1      0.00       0.1       0.0                          
    0:02:20  169635.4      0.00       0.1       0.0                          
    0:02:21  169573.9      0.00       0.1       0.0                          
    0:02:22  169552.9      0.00       0.1       0.0                          
    0:02:25  169538.0      0.00       0.1       0.0                          
    0:02:25  169535.4      0.00       0.1       0.0                          
    0:02:26  169529.0      0.00       0.1       0.0                          
    0:02:26  169526.6      0.00       0.1       0.0                          
    0:02:26  169525.0      0.00       0.1       0.0                          
    0:02:26  169523.7      0.00       0.1       0.0                          
    0:02:27  169522.1      0.00       0.1       0.0                          
    0:02:27  169521.3      0.00       0.1       0.0                          
    0:02:27  169519.1      0.00       0.1       0.0                          
    0:02:28  169513.3      0.00       0.1       0.0                          
    0:02:28  169475.8      0.02       0.2       0.0                          
    0:02:28  169475.2      0.02       0.2       0.0                          
    0:02:29  169475.2      0.02       0.2       0.0                          
    0:02:29  169475.2      0.02       0.2       0.0                          
    0:02:29  169475.2      0.02       0.2       0.0                          
    0:02:29  169475.2      0.02       0.2       0.0                          
    0:02:29  169475.2      0.02       0.2       0.0                          
    0:02:29  169481.1      0.01       0.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:29  169489.6      0.00       0.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:29  169491.2      0.00       0.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:29  169494.1      0.00       0.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:29  169497.9      0.00       0.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:29  169500.0      0.00       0.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:30  169501.6      0.00       0.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:30  169503.7      0.00       0.1       0.0                          
    0:02:30  169506.9      0.00       0.1       0.0                          
    0:02:30  169507.4      0.00       0.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:30  169509.6      0.00       0.0       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:30  169509.6      0.00       0.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:30  169512.2      0.00       0.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:30  169516.7      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:30  169516.7      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:30  169520.2      0.00       0.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:30  169522.9      0.00       0.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:30  169528.4      0.00       0.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:30  169528.7      0.00       0.0       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:30  169529.5      0.00       0.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:30  169529.8      0.00       0.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:31  169530.0      0.00       0.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:31  169533.5      0.00       0.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:31  169535.4      0.00       0.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:31  169537.5      0.00       0.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:31  169539.4      0.00       0.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:31  169547.3      0.00       0.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:31  169548.7      0.00       0.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:31  169553.2      0.00       0.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:32  169554.8      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_8_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1043 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 20168 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_8_0
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 12:35:42 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_8_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           30
Number of nets:                            30
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              76258.210440
Buf/Inv area:                     4088.419985
Noncombinational area:           93296.570732
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                169554.781172
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_8_0
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 12:35:49 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_8_0          5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  61.7171 mW   (89%)
  Net Switching Power  =   7.5717 mW   (11%)
                         ---------
Total Dynamic Power    =  69.2887 mW  (100%)

Cell Leakage Power     =   3.4992 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       5.8733e+04        1.2328e+03        1.5891e+06        6.1556e+04  (  84.57%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.9837e+03        6.3387e+03        1.9102e+06        1.1233e+04  (  15.43%)
--------------------------------------------------------------------------------------------------
Total          6.1717e+04 uW     7.5715e+03 uW     3.4992e+06 nW     7.2788e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_8_0
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 12:35:50 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_8_0      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri[5]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out[5] (memory_b8_SIZE32_LOGSIZE5_42)
                                                          0.00       0.21 f
  path/genblk1[11].path/Mat_a_Mem/data_out[5] (seqMemory_b8_SIZE32_42)
                                                          0.00       0.21 f
  path/genblk1[11].path/path/in0[5] (mac_b8_g0_21)        0.00       0.21 f
  path/genblk1[11].path/path/mult_21/a[5] (mac_b8_g0_21_DW_mult_tc_0)
                                                          0.00       0.21 f
  path/genblk1[11].path/path/mult_21/U159/ZN (INV_X1)     0.06       0.27 r
  path/genblk1[11].path/path/mult_21/U355/ZN (XNOR2_X1)
                                                          0.07       0.34 r
  path/genblk1[11].path/path/mult_21/U287/ZN (NAND2_X1)
                                                          0.04       0.37 f
  path/genblk1[11].path/path/mult_21/U338/ZN (OAI21_X1)
                                                          0.06       0.43 r
  path/genblk1[11].path/path/mult_21/U232/Z (XOR2_X1)     0.08       0.51 r
  path/genblk1[11].path/path/mult_21/U34/S (FA_X1)        0.12       0.63 f
  path/genblk1[11].path/path/mult_21/U11/CO (FA_X1)       0.11       0.74 f
  path/genblk1[11].path/path/mult_21/U240/ZN (NAND2_X1)
                                                          0.04       0.78 r
  path/genblk1[11].path/path/mult_21/U227/ZN (NAND3_X1)
                                                          0.04       0.82 f
  path/genblk1[11].path/path/mult_21/U247/ZN (NAND2_X1)
                                                          0.04       0.86 r
  path/genblk1[11].path/path/mult_21/U249/ZN (NAND3_X1)
                                                          0.04       0.90 f
  path/genblk1[11].path/path/mult_21/U255/ZN (NAND2_X1)
                                                          0.04       0.93 r
  path/genblk1[11].path/path/mult_21/U256/ZN (NAND3_X1)
                                                          0.04       0.97 f
  path/genblk1[11].path/path/mult_21/U259/ZN (NAND2_X1)
                                                          0.04       1.01 r
  path/genblk1[11].path/path/mult_21/U260/ZN (NAND3_X1)
                                                          0.04       1.05 f
  path/genblk1[11].path/path/mult_21/U236/ZN (NAND2_X1)
                                                          0.04       1.09 r
  path/genblk1[11].path/path/mult_21/U238/ZN (NAND3_X1)
                                                          0.04       1.13 f
  path/genblk1[11].path/path/mult_21/U225/ZN (NAND2_X1)
                                                          0.03       1.16 r
  path/genblk1[11].path/path/mult_21/U193/ZN (NAND3_X1)
                                                          0.04       1.20 f
  path/genblk1[11].path/path/mult_21/U199/ZN (NAND2_X1)
                                                          0.03       1.23 r
  path/genblk1[11].path/path/mult_21/U201/ZN (NAND3_X1)
                                                          0.05       1.28 f
  path/genblk1[11].path/path/mult_21/U177/ZN (NAND2_X1)
                                                          0.04       1.31 r
  path/genblk1[11].path/path/mult_21/U179/ZN (NAND3_X1)
                                                          0.05       1.36 f
  path/genblk1[11].path/path/mult_21/U262/Z (XOR2_X1)     0.08       1.44 r
  path/genblk1[11].path/path/mult_21/product[14] (mac_b8_g0_21_DW_mult_tc_0)
                                                          0.00       1.44 r
  path/genblk1[11].path/path/add_27/A[14] (mac_b8_g0_21_DW01_add_0)
                                                          0.00       1.44 r
  path/genblk1[11].path/path/add_27/U8/ZN (XNOR2_X1)      0.07       1.51 r
  path/genblk1[11].path/path/add_27/U7/ZN (XNOR2_X1)      0.06       1.57 r
  path/genblk1[11].path/path/add_27/SUM[14] (mac_b8_g0_21_DW01_add_0)
                                                          0.00       1.57 r
  path/genblk1[11].path/path/out[14] (mac_b8_g0_21)       0.00       1.57 r
  path/genblk1[11].path/genblk1.Vec_y_Mem/data_in[14] (seqMemory_b16_SIZE1_21)
                                                          0.00       1.57 r
  path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/data_in[14] (memory_b16_SIZE1_LOGSIZE1_21)
                                                          0.00       1.57 r
  path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/U12/ZN (INV_X1)
                                                          0.02       1.60 f
  path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/U11/ZN (OAI22_X1)
                                                          0.05       1.64 r
  path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D (DFF_X1)
                                                          0.01       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.69       1.69
  clock network delay (ideal)                             0.00       1.69
  path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/CK (DFF_X1)
                                                          0.00       1.69 r
  library setup time                                     -0.04       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b8_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
