
g031k8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008aa0  080000c0  080000c0  000010c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008a0  08008b60  08008b60  00009b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009400  08009400  0000b474  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009400  08009400  0000a400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009408  08009408  0000b474  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009408  08009408  0000a408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800940c  0800940c  0000a40c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000474  20000000  08009410  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          000008d4  20000478  08009884  0000b478  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000d4c  08009884  0000bd4c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b474  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a99d  00000000  00000000  0000b49c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005cac  00000000  00000000  00035e39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000d7f6  00000000  00000000  0003bae5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001718  00000000  00000000  000492e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001905  00000000  00000000  0004a9f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e1e3  00000000  00000000  0004c2fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00008b06  00000000  00000000  0006a4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00072fe6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003da4  00000000  00000000  0007302c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  00076dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000478 	.word	0x20000478
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008b38 	.word	0x08008b38

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000047c 	.word	0x2000047c
 8000104:	08008b38 	.word	0x08008b38

08000108 <__gnu_thumb1_case_sqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5609      	ldrsb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			@ (mov r8, r8)

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			@ (mov r8, r8)

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	@ 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f806 	bl	8000244 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			@ (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__aeabi_idiv0>:
 8000244:	4770      	bx	lr
 8000246:	46c0      	nop			@ (mov r8, r8)

08000248 <__aeabi_llsl>:
 8000248:	4091      	lsls	r1, r2
 800024a:	0003      	movs	r3, r0
 800024c:	4090      	lsls	r0, r2
 800024e:	469c      	mov	ip, r3
 8000250:	3a20      	subs	r2, #32
 8000252:	4093      	lsls	r3, r2
 8000254:	4319      	orrs	r1, r3
 8000256:	4252      	negs	r2, r2
 8000258:	4663      	mov	r3, ip
 800025a:	40d3      	lsrs	r3, r2
 800025c:	4319      	orrs	r1, r3
 800025e:	4770      	bx	lr

08000260 <__aeabi_uldivmod>:
 8000260:	2b00      	cmp	r3, #0
 8000262:	d111      	bne.n	8000288 <__aeabi_uldivmod+0x28>
 8000264:	2a00      	cmp	r2, #0
 8000266:	d10f      	bne.n	8000288 <__aeabi_uldivmod+0x28>
 8000268:	2900      	cmp	r1, #0
 800026a:	d100      	bne.n	800026e <__aeabi_uldivmod+0xe>
 800026c:	2800      	cmp	r0, #0
 800026e:	d002      	beq.n	8000276 <__aeabi_uldivmod+0x16>
 8000270:	2100      	movs	r1, #0
 8000272:	43c9      	mvns	r1, r1
 8000274:	0008      	movs	r0, r1
 8000276:	b407      	push	{r0, r1, r2}
 8000278:	4802      	ldr	r0, [pc, #8]	@ (8000284 <__aeabi_uldivmod+0x24>)
 800027a:	a102      	add	r1, pc, #8	@ (adr r1, 8000284 <__aeabi_uldivmod+0x24>)
 800027c:	1840      	adds	r0, r0, r1
 800027e:	9002      	str	r0, [sp, #8]
 8000280:	bd03      	pop	{r0, r1, pc}
 8000282:	46c0      	nop			@ (mov r8, r8)
 8000284:	ffffffc1 	.word	0xffffffc1
 8000288:	b403      	push	{r0, r1}
 800028a:	4668      	mov	r0, sp
 800028c:	b501      	push	{r0, lr}
 800028e:	9802      	ldr	r0, [sp, #8]
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	9b01      	ldr	r3, [sp, #4]
 8000296:	469e      	mov	lr, r3
 8000298:	b002      	add	sp, #8
 800029a:	bc0c      	pop	{r2, r3}
 800029c:	4770      	bx	lr
 800029e:	46c0      	nop			@ (mov r8, r8)

080002a0 <__udivmoddi4>:
 80002a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002a2:	4657      	mov	r7, sl
 80002a4:	464e      	mov	r6, r9
 80002a6:	4645      	mov	r5, r8
 80002a8:	46de      	mov	lr, fp
 80002aa:	b5e0      	push	{r5, r6, r7, lr}
 80002ac:	0004      	movs	r4, r0
 80002ae:	000d      	movs	r5, r1
 80002b0:	4692      	mov	sl, r2
 80002b2:	4699      	mov	r9, r3
 80002b4:	b083      	sub	sp, #12
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d830      	bhi.n	800031c <__udivmoddi4+0x7c>
 80002ba:	d02d      	beq.n	8000318 <__udivmoddi4+0x78>
 80002bc:	4649      	mov	r1, r9
 80002be:	4650      	mov	r0, sl
 80002c0:	f000 f8ba 	bl	8000438 <__clzdi2>
 80002c4:	0029      	movs	r1, r5
 80002c6:	0006      	movs	r6, r0
 80002c8:	0020      	movs	r0, r4
 80002ca:	f000 f8b5 	bl	8000438 <__clzdi2>
 80002ce:	1a33      	subs	r3, r6, r0
 80002d0:	4698      	mov	r8, r3
 80002d2:	3b20      	subs	r3, #32
 80002d4:	d434      	bmi.n	8000340 <__udivmoddi4+0xa0>
 80002d6:	469b      	mov	fp, r3
 80002d8:	4653      	mov	r3, sl
 80002da:	465a      	mov	r2, fp
 80002dc:	4093      	lsls	r3, r2
 80002de:	4642      	mov	r2, r8
 80002e0:	001f      	movs	r7, r3
 80002e2:	4653      	mov	r3, sl
 80002e4:	4093      	lsls	r3, r2
 80002e6:	001e      	movs	r6, r3
 80002e8:	42af      	cmp	r7, r5
 80002ea:	d83b      	bhi.n	8000364 <__udivmoddi4+0xc4>
 80002ec:	42af      	cmp	r7, r5
 80002ee:	d100      	bne.n	80002f2 <__udivmoddi4+0x52>
 80002f0:	e079      	b.n	80003e6 <__udivmoddi4+0x146>
 80002f2:	465b      	mov	r3, fp
 80002f4:	1ba4      	subs	r4, r4, r6
 80002f6:	41bd      	sbcs	r5, r7
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	da00      	bge.n	80002fe <__udivmoddi4+0x5e>
 80002fc:	e076      	b.n	80003ec <__udivmoddi4+0x14c>
 80002fe:	2200      	movs	r2, #0
 8000300:	2300      	movs	r3, #0
 8000302:	9200      	str	r2, [sp, #0]
 8000304:	9301      	str	r3, [sp, #4]
 8000306:	2301      	movs	r3, #1
 8000308:	465a      	mov	r2, fp
 800030a:	4093      	lsls	r3, r2
 800030c:	9301      	str	r3, [sp, #4]
 800030e:	2301      	movs	r3, #1
 8000310:	4642      	mov	r2, r8
 8000312:	4093      	lsls	r3, r2
 8000314:	9300      	str	r3, [sp, #0]
 8000316:	e029      	b.n	800036c <__udivmoddi4+0xcc>
 8000318:	4282      	cmp	r2, r0
 800031a:	d9cf      	bls.n	80002bc <__udivmoddi4+0x1c>
 800031c:	2200      	movs	r2, #0
 800031e:	2300      	movs	r3, #0
 8000320:	9200      	str	r2, [sp, #0]
 8000322:	9301      	str	r3, [sp, #4]
 8000324:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <__udivmoddi4+0x8e>
 800032a:	601c      	str	r4, [r3, #0]
 800032c:	605d      	str	r5, [r3, #4]
 800032e:	9800      	ldr	r0, [sp, #0]
 8000330:	9901      	ldr	r1, [sp, #4]
 8000332:	b003      	add	sp, #12
 8000334:	bcf0      	pop	{r4, r5, r6, r7}
 8000336:	46bb      	mov	fp, r7
 8000338:	46b2      	mov	sl, r6
 800033a:	46a9      	mov	r9, r5
 800033c:	46a0      	mov	r8, r4
 800033e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000340:	4642      	mov	r2, r8
 8000342:	469b      	mov	fp, r3
 8000344:	2320      	movs	r3, #32
 8000346:	1a9b      	subs	r3, r3, r2
 8000348:	4652      	mov	r2, sl
 800034a:	40da      	lsrs	r2, r3
 800034c:	4641      	mov	r1, r8
 800034e:	0013      	movs	r3, r2
 8000350:	464a      	mov	r2, r9
 8000352:	408a      	lsls	r2, r1
 8000354:	0017      	movs	r7, r2
 8000356:	4642      	mov	r2, r8
 8000358:	431f      	orrs	r7, r3
 800035a:	4653      	mov	r3, sl
 800035c:	4093      	lsls	r3, r2
 800035e:	001e      	movs	r6, r3
 8000360:	42af      	cmp	r7, r5
 8000362:	d9c3      	bls.n	80002ec <__udivmoddi4+0x4c>
 8000364:	2200      	movs	r2, #0
 8000366:	2300      	movs	r3, #0
 8000368:	9200      	str	r2, [sp, #0]
 800036a:	9301      	str	r3, [sp, #4]
 800036c:	4643      	mov	r3, r8
 800036e:	2b00      	cmp	r3, #0
 8000370:	d0d8      	beq.n	8000324 <__udivmoddi4+0x84>
 8000372:	07fb      	lsls	r3, r7, #31
 8000374:	0872      	lsrs	r2, r6, #1
 8000376:	431a      	orrs	r2, r3
 8000378:	4646      	mov	r6, r8
 800037a:	087b      	lsrs	r3, r7, #1
 800037c:	e00e      	b.n	800039c <__udivmoddi4+0xfc>
 800037e:	42ab      	cmp	r3, r5
 8000380:	d101      	bne.n	8000386 <__udivmoddi4+0xe6>
 8000382:	42a2      	cmp	r2, r4
 8000384:	d80c      	bhi.n	80003a0 <__udivmoddi4+0x100>
 8000386:	1aa4      	subs	r4, r4, r2
 8000388:	419d      	sbcs	r5, r3
 800038a:	2001      	movs	r0, #1
 800038c:	1924      	adds	r4, r4, r4
 800038e:	416d      	adcs	r5, r5
 8000390:	2100      	movs	r1, #0
 8000392:	3e01      	subs	r6, #1
 8000394:	1824      	adds	r4, r4, r0
 8000396:	414d      	adcs	r5, r1
 8000398:	2e00      	cmp	r6, #0
 800039a:	d006      	beq.n	80003aa <__udivmoddi4+0x10a>
 800039c:	42ab      	cmp	r3, r5
 800039e:	d9ee      	bls.n	800037e <__udivmoddi4+0xde>
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1924      	adds	r4, r4, r4
 80003a4:	416d      	adcs	r5, r5
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d1f8      	bne.n	800039c <__udivmoddi4+0xfc>
 80003aa:	9800      	ldr	r0, [sp, #0]
 80003ac:	9901      	ldr	r1, [sp, #4]
 80003ae:	465b      	mov	r3, fp
 80003b0:	1900      	adds	r0, r0, r4
 80003b2:	4169      	adcs	r1, r5
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	db24      	blt.n	8000402 <__udivmoddi4+0x162>
 80003b8:	002b      	movs	r3, r5
 80003ba:	465a      	mov	r2, fp
 80003bc:	4644      	mov	r4, r8
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	002a      	movs	r2, r5
 80003c2:	40e2      	lsrs	r2, r4
 80003c4:	001c      	movs	r4, r3
 80003c6:	465b      	mov	r3, fp
 80003c8:	0015      	movs	r5, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	db2a      	blt.n	8000424 <__udivmoddi4+0x184>
 80003ce:	0026      	movs	r6, r4
 80003d0:	409e      	lsls	r6, r3
 80003d2:	0033      	movs	r3, r6
 80003d4:	0026      	movs	r6, r4
 80003d6:	4647      	mov	r7, r8
 80003d8:	40be      	lsls	r6, r7
 80003da:	0032      	movs	r2, r6
 80003dc:	1a80      	subs	r0, r0, r2
 80003de:	4199      	sbcs	r1, r3
 80003e0:	9000      	str	r0, [sp, #0]
 80003e2:	9101      	str	r1, [sp, #4]
 80003e4:	e79e      	b.n	8000324 <__udivmoddi4+0x84>
 80003e6:	42a3      	cmp	r3, r4
 80003e8:	d8bc      	bhi.n	8000364 <__udivmoddi4+0xc4>
 80003ea:	e782      	b.n	80002f2 <__udivmoddi4+0x52>
 80003ec:	4642      	mov	r2, r8
 80003ee:	2320      	movs	r3, #32
 80003f0:	2100      	movs	r1, #0
 80003f2:	1a9b      	subs	r3, r3, r2
 80003f4:	2200      	movs	r2, #0
 80003f6:	9100      	str	r1, [sp, #0]
 80003f8:	9201      	str	r2, [sp, #4]
 80003fa:	2201      	movs	r2, #1
 80003fc:	40da      	lsrs	r2, r3
 80003fe:	9201      	str	r2, [sp, #4]
 8000400:	e785      	b.n	800030e <__udivmoddi4+0x6e>
 8000402:	4642      	mov	r2, r8
 8000404:	2320      	movs	r3, #32
 8000406:	1a9b      	subs	r3, r3, r2
 8000408:	002a      	movs	r2, r5
 800040a:	4646      	mov	r6, r8
 800040c:	409a      	lsls	r2, r3
 800040e:	0023      	movs	r3, r4
 8000410:	40f3      	lsrs	r3, r6
 8000412:	4644      	mov	r4, r8
 8000414:	4313      	orrs	r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	40e2      	lsrs	r2, r4
 800041a:	001c      	movs	r4, r3
 800041c:	465b      	mov	r3, fp
 800041e:	0015      	movs	r5, r2
 8000420:	2b00      	cmp	r3, #0
 8000422:	dad4      	bge.n	80003ce <__udivmoddi4+0x12e>
 8000424:	4642      	mov	r2, r8
 8000426:	002f      	movs	r7, r5
 8000428:	2320      	movs	r3, #32
 800042a:	0026      	movs	r6, r4
 800042c:	4097      	lsls	r7, r2
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	40de      	lsrs	r6, r3
 8000432:	003b      	movs	r3, r7
 8000434:	4333      	orrs	r3, r6
 8000436:	e7cd      	b.n	80003d4 <__udivmoddi4+0x134>

08000438 <__clzdi2>:
 8000438:	b510      	push	{r4, lr}
 800043a:	2900      	cmp	r1, #0
 800043c:	d103      	bne.n	8000446 <__clzdi2+0xe>
 800043e:	f000 f807 	bl	8000450 <__clzsi2>
 8000442:	3020      	adds	r0, #32
 8000444:	e002      	b.n	800044c <__clzdi2+0x14>
 8000446:	0008      	movs	r0, r1
 8000448:	f000 f802 	bl	8000450 <__clzsi2>
 800044c:	bd10      	pop	{r4, pc}
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__clzsi2>:
 8000450:	211c      	movs	r1, #28
 8000452:	2301      	movs	r3, #1
 8000454:	041b      	lsls	r3, r3, #16
 8000456:	4298      	cmp	r0, r3
 8000458:	d301      	bcc.n	800045e <__clzsi2+0xe>
 800045a:	0c00      	lsrs	r0, r0, #16
 800045c:	3910      	subs	r1, #16
 800045e:	0a1b      	lsrs	r3, r3, #8
 8000460:	4298      	cmp	r0, r3
 8000462:	d301      	bcc.n	8000468 <__clzsi2+0x18>
 8000464:	0a00      	lsrs	r0, r0, #8
 8000466:	3908      	subs	r1, #8
 8000468:	091b      	lsrs	r3, r3, #4
 800046a:	4298      	cmp	r0, r3
 800046c:	d301      	bcc.n	8000472 <__clzsi2+0x22>
 800046e:	0900      	lsrs	r0, r0, #4
 8000470:	3904      	subs	r1, #4
 8000472:	a202      	add	r2, pc, #8	@ (adr r2, 800047c <__clzsi2+0x2c>)
 8000474:	5c10      	ldrb	r0, [r2, r0]
 8000476:	1840      	adds	r0, r0, r1
 8000478:	4770      	bx	lr
 800047a:	46c0      	nop			@ (mov r8, r8)
 800047c:	02020304 	.word	0x02020304
 8000480:	01010101 	.word	0x01010101
	...

0800048c <Initialise_Preset_Arrays>:
volatile uint8_t CC_array[5] = {0};

//FUNCTION DEFINITIONS
uint8_t Initialise_Preset_Arrays(void){

	for(uint8_t i = 0; i < sizeof(factory_presets_array); i++){
 800048c:	2300      	movs	r3, #0
uint8_t Initialise_Preset_Arrays(void){
 800048e:	b510      	push	{r4, lr}
 8000490:	4a16      	ldr	r2, [pc, #88]	@ (80004ec <Initialise_Preset_Arrays+0x60>)
 8000492:	4917      	ldr	r1, [pc, #92]	@ (80004f0 <Initialise_Preset_Arrays+0x64>)
 8000494:	4c17      	ldr	r4, [pc, #92]	@ (80004f4 <Initialise_Preset_Arrays+0x68>)
	for(uint8_t i = 0; i < sizeof(factory_presets_array); i++){
 8000496:	2b03      	cmp	r3, #3
 8000498:	d824      	bhi.n	80004e4 <Initialise_Preset_Arrays+0x58>
 800049a:	1e58      	subs	r0, r3, #1
 800049c:	2802      	cmp	r0, #2
 800049e:	d803      	bhi.n	80004a8 <Initialise_Preset_Arrays+0x1c>
 80004a0:	f7ff fe3c 	bl	800011c <__gnu_thumb1_case_uqi>
 80004a4:	120b      	.short	0x120b
 80004a6:	19          	.byte	0x19
 80004a7:	00          	.byte	0x00

		if(i == 0){
			factory_presets_array[i] = &factory_preset_0;
 80004a8:	4813      	ldr	r0, [pc, #76]	@ (80004f8 <Initialise_Preset_Arrays+0x6c>)
 80004aa:	6010      	str	r0, [r2, #0]
			user_presets_array[i] = &user_preset_0;
 80004ac:	4813      	ldr	r0, [pc, #76]	@ (80004fc <Initialise_Preset_Arrays+0x70>)
 80004ae:	6008      	str	r0, [r1, #0]
			storage_user_presets_array[i] = &storage_user_preset_0;
 80004b0:	4813      	ldr	r0, [pc, #76]	@ (8000500 <Initialise_Preset_Arrays+0x74>)
 80004b2:	6020      	str	r0, [r4, #0]
	for(uint8_t i = 0; i < sizeof(factory_presets_array); i++){
 80004b4:	3301      	adds	r3, #1
 80004b6:	b2db      	uxtb	r3, r3
 80004b8:	e7ed      	b.n	8000496 <Initialise_Preset_Arrays+0xa>
		}
		else if(i == 1){
			factory_presets_array[i] = &factory_preset_1;
 80004ba:	4812      	ldr	r0, [pc, #72]	@ (8000504 <Initialise_Preset_Arrays+0x78>)
 80004bc:	6050      	str	r0, [r2, #4]
			user_presets_array[i] = &user_preset_1;
 80004be:	4812      	ldr	r0, [pc, #72]	@ (8000508 <Initialise_Preset_Arrays+0x7c>)
 80004c0:	6048      	str	r0, [r1, #4]
			storage_user_presets_array[i] = &storage_user_preset_1;
 80004c2:	4812      	ldr	r0, [pc, #72]	@ (800050c <Initialise_Preset_Arrays+0x80>)
 80004c4:	6060      	str	r0, [r4, #4]
 80004c6:	e7f5      	b.n	80004b4 <Initialise_Preset_Arrays+0x28>
		}
		else if(i == 2){
			factory_presets_array[i] = &factory_preset_2;
 80004c8:	4811      	ldr	r0, [pc, #68]	@ (8000510 <Initialise_Preset_Arrays+0x84>)
 80004ca:	6090      	str	r0, [r2, #8]
			user_presets_array[i] = &user_preset_2;
 80004cc:	4811      	ldr	r0, [pc, #68]	@ (8000514 <Initialise_Preset_Arrays+0x88>)
 80004ce:	6088      	str	r0, [r1, #8]
			storage_user_presets_array[i] = &storage_user_preset_2;
 80004d0:	4811      	ldr	r0, [pc, #68]	@ (8000518 <Initialise_Preset_Arrays+0x8c>)
 80004d2:	60a0      	str	r0, [r4, #8]
 80004d4:	e7ee      	b.n	80004b4 <Initialise_Preset_Arrays+0x28>
		}
		else if(i == 3){
			factory_presets_array[i] = &factory_preset_3;
 80004d6:	4811      	ldr	r0, [pc, #68]	@ (800051c <Initialise_Preset_Arrays+0x90>)
 80004d8:	60d0      	str	r0, [r2, #12]
			user_presets_array[i] = &user_preset_3;
 80004da:	4811      	ldr	r0, [pc, #68]	@ (8000520 <Initialise_Preset_Arrays+0x94>)
 80004dc:	60c8      	str	r0, [r1, #12]
			storage_user_presets_array[i] = &storage_user_preset_3;
 80004de:	4811      	ldr	r0, [pc, #68]	@ (8000524 <Initialise_Preset_Arrays+0x98>)
 80004e0:	60e0      	str	r0, [r4, #12]
 80004e2:	e7e7      	b.n	80004b4 <Initialise_Preset_Arrays+0x28>
 80004e4:	2b10      	cmp	r3, #16
 80004e6:	d1e5      	bne.n	80004b4 <Initialise_Preset_Arrays+0x28>
		}
	}

	return 1;
}
 80004e8:	2001      	movs	r0, #1
 80004ea:	bd10      	pop	{r4, pc}
 80004ec:	200004fc 	.word	0x200004fc
 80004f0:	200004ec 	.word	0x200004ec
 80004f4:	200004b4 	.word	0x200004b4
 80004f8:	08008b7f 	.word	0x08008b7f
 80004fc:	2000000f 	.word	0x2000000f
 8000500:	200004ac 	.word	0x200004ac
 8000504:	08008b7a 	.word	0x08008b7a
 8000508:	2000000a 	.word	0x2000000a
 800050c:	200004a7 	.word	0x200004a7
 8000510:	08008b75 	.word	0x08008b75
 8000514:	20000005 	.word	0x20000005
 8000518:	200004a2 	.word	0x200004a2
 800051c:	08008b70 	.word	0x08008b70
 8000520:	20000000 	.word	0x20000000
 8000524:	2000049d 	.word	0x2000049d

08000528 <Convert_All_Preset_Values>:
}


uint8_t Convert_All_Preset_Values(volatile struct Preset* preset_ptr, volatile struct Preset_Converted* preset_converted_ptr){

	preset_converted_ptr->waveshape = preset_ptr->waveshape; //7-bit copy
 8000528:	7803      	ldrb	r3, [r0, #0]
 800052a:	b2db      	uxtb	r3, r3
 800052c:	700b      	strb	r3, [r1, #0]
	preset_converted_ptr->speed = (preset_ptr->speed) << 3; //convert to 10-bit
 800052e:	7843      	ldrb	r3, [r0, #1]
 8000530:	00db      	lsls	r3, r3, #3
 8000532:	804b      	strh	r3, [r1, #2]
	preset_converted_ptr->depth = preset_ptr->depth; //7-bit copy
 8000534:	7883      	ldrb	r3, [r0, #2]
 8000536:	b2db      	uxtb	r3, r3
 8000538:	710b      	strb	r3, [r1, #4]
	preset_converted_ptr->symmetry = (preset_ptr->symmetry) << 1; //convert to 8-bit
 800053a:	78c3      	ldrb	r3, [r0, #3]
 800053c:	005b      	lsls	r3, r3, #1
 800053e:	80cb      	strh	r3, [r1, #6]
	preset_converted_ptr->phase = (preset_ptr->phase) << 2; //convert to 9-bit
 8000540:	7903      	ldrb	r3, [r0, #4]

	return 1;
}
 8000542:	2001      	movs	r0, #1
	preset_converted_ptr->phase = (preset_ptr->phase) << 2; //convert to 9-bit
 8000544:	009b      	lsls	r3, r3, #2
 8000546:	810b      	strh	r3, [r1, #8]
}
 8000548:	4770      	bx	lr

0800054a <Convert_All_Params_Values_for_Preset>:

uint8_t Convert_All_Params_Values_for_Preset(volatile struct Params *params_ptr, volatile struct Preset* preset_ptr){

	preset_ptr->waveshape = params_ptr->waveshape; //7-bit copy
 800054a:	7983      	ldrb	r3, [r0, #6]
 800054c:	b2db      	uxtb	r3, r3
 800054e:	700b      	strb	r3, [r1, #0]
	preset_ptr->speed = params_ptr->speed >> 3; //convert from 10-bit to 7-bit
 8000550:	8903      	ldrh	r3, [r0, #8]
 8000552:	08db      	lsrs	r3, r3, #3
 8000554:	b2db      	uxtb	r3, r3
 8000556:	704b      	strb	r3, [r1, #1]
	preset_ptr->depth = params_ptr->depth; //7-bit copy
 8000558:	7a83      	ldrb	r3, [r0, #10]
 800055a:	b2db      	uxtb	r3, r3
 800055c:	708b      	strb	r3, [r1, #2]
	preset_ptr->symmetry = params_ptr->symmetry >> 1; //convert from 8-bit to 7-bit
 800055e:	8983      	ldrh	r3, [r0, #12]
 8000560:	085b      	lsrs	r3, r3, #1
 8000562:	b2db      	uxtb	r3, r3
 8000564:	70cb      	strb	r3, [r1, #3]
	preset_ptr->phase = params_ptr->duty_delay_line_read_pointer_offset >> 2; //convert from 9-bit to 7-bit
 8000566:	8c43      	ldrh	r3, [r0, #34]	@ 0x22

	return 1;
}
 8000568:	2001      	movs	r0, #1
	preset_ptr->phase = params_ptr->duty_delay_line_read_pointer_offset >> 2; //convert from 9-bit to 7-bit
 800056a:	089b      	lsrs	r3, r3, #2
 800056c:	b2db      	uxtb	r3, r3
 800056e:	710b      	strb	r3, [r1, #4]
}
 8000570:	4770      	bx	lr

08000572 <Pack_Preset_Into_Doubleword>:
	preset_converted_ptr->phase = (preset_ptr->phase) << 2; //convert to 9-bit

	return 1;
}

uint8_t Pack_Preset_Into_Doubleword(volatile struct Preset* preset_ptr, uint64_t *Doubleword_ptr){
 8000572:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000574:	2400      	movs	r4, #0
 8000576:	000d      	movs	r5, r1

	uint64_t packed = 0;
 8000578:	0027      	movs	r7, r4
 800057a:	0026      	movs	r6, r4
uint8_t Pack_Preset_Into_Doubleword(volatile struct Preset* preset_ptr, uint64_t *Doubleword_ptr){
 800057c:	9001      	str	r0, [sp, #4]

	for(uint8_t i = 0; i < sizeof(*preset_ptr); i++){

		packed |= ((uint64_t)*(((uint8_t *)preset_ptr)+i) << (i << 3)); //<< (i*8)
 800057e:	9b01      	ldr	r3, [sp, #4]
 8000580:	00e2      	lsls	r2, r4, #3
 8000582:	5d18      	ldrb	r0, [r3, r4]
 8000584:	2100      	movs	r1, #0
 8000586:	f7ff fe5f 	bl	8000248 <__aeabi_llsl>
	for(uint8_t i = 0; i < sizeof(*preset_ptr); i++){
 800058a:	3401      	adds	r4, #1
		packed |= ((uint64_t)*(((uint8_t *)preset_ptr)+i) << (i << 3)); //<< (i*8)
 800058c:	4307      	orrs	r7, r0
 800058e:	430e      	orrs	r6, r1
	for(uint8_t i = 0; i < sizeof(*preset_ptr); i++){
 8000590:	2c05      	cmp	r4, #5
 8000592:	d1f4      	bne.n	800057e <Pack_Preset_Into_Doubleword+0xc>
	}

	*Doubleword_ptr = packed;
 8000594:	602f      	str	r7, [r5, #0]
 8000596:	606e      	str	r6, [r5, #4]

	return 1;
}
 8000598:	2001      	movs	r0, #1
 800059a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800059c <Read_and_Interpret_Preset_From_Flash>:

uint8_t Read_and_Interpret_Preset_From_Flash(uint32_t address_val, volatile struct Preset* preset_ptr){
 800059c:	b570      	push	{r4, r5, r6, lr}
	uint8_t *preset = (uint8_t *)preset_ptr;

	for(uint8_t i = 0; i < sizeof(*preset_ptr); i++){ //sizeof should work

		if(*(flash + i) > 0x7F){ //127
			*(preset + i) = 0x7F;
 800059e:	247f      	movs	r4, #127	@ 0x7f
uint8_t Read_and_Interpret_Preset_From_Flash(uint32_t address_val, volatile struct Preset* preset_ptr){
 80005a0:	2300      	movs	r3, #0
			*(preset + i) = 0x7F;
 80005a2:	1c26      	adds	r6, r4, #0
 80005a4:	5c1d      	ldrb	r5, [r3, r0]
 80005a6:	1c32      	adds	r2, r6, #0
 80005a8:	42ac      	cmp	r4, r5
 80005aa:	d900      	bls.n	80005ae <Read_and_Interpret_Preset_From_Flash+0x12>
 80005ac:	1c2a      	adds	r2, r5, #0
 80005ae:	54ca      	strb	r2, [r1, r3]
	for(uint8_t i = 0; i < sizeof(*preset_ptr); i++){ //sizeof should work
 80005b0:	3301      	adds	r3, #1
 80005b2:	2b05      	cmp	r3, #5
 80005b4:	d1f6      	bne.n	80005a4 <Read_and_Interpret_Preset_From_Flash+0x8>
			*(preset + i) = *(flash + i);
		}
	}

	return 1;
}
 80005b6:	2001      	movs	r0, #1
 80005b8:	bd70      	pop	{r4, r5, r6, pc}

080005ba <Pack_Misc_Into_Doubleword>:

uint8_t Pack_Misc_Into_Doubleword(volatile enum Validate *user_presets_used_array_ptr, volatile uint32_t *statuses_ptr, volatile enum MIDI_Channel *MIDI_basic_channel_ptr, uint64_t *Doubleword_ptr, uint8_t num_presets){
 80005ba:	b5f0      	push	{r4, r5, r6, r7, lr}
	//This function will break if presets are bigger than 5

	uint64_t packed = 0;

	//USER PRESETS USED ARRAY
	for(uint8_t i = 0; i < num_presets; i++){
 80005bc:	2400      	movs	r4, #0
uint8_t Pack_Misc_Into_Doubleword(volatile enum Validate *user_presets_used_array_ptr, volatile uint32_t *statuses_ptr, volatile enum MIDI_Channel *MIDI_basic_channel_ptr, uint64_t *Doubleword_ptr, uint8_t num_presets){
 80005be:	0006      	movs	r6, r0
 80005c0:	b085      	sub	sp, #20
 80005c2:	001f      	movs	r7, r3
 80005c4:	ab0a      	add	r3, sp, #40	@ 0x28
 80005c6:	781d      	ldrb	r5, [r3, #0]
 80005c8:	9102      	str	r1, [sp, #8]
 80005ca:	9203      	str	r2, [sp, #12]
	uint64_t packed = 0;
 80005cc:	9400      	str	r4, [sp, #0]
 80005ce:	9401      	str	r4, [sp, #4]
	for(uint8_t i = 0; i < num_presets; i++){
 80005d0:	b2e3      	uxtb	r3, r4
 80005d2:	429d      	cmp	r5, r3
 80005d4:	d82c      	bhi.n	8000630 <Pack_Misc_Into_Doubleword+0x76>
	}

	//START REQUIRED BEFORE MIDI CLK
	enum Validate start_required_before_midi_clk_status_bit = Get_Status_Bit(statuses_ptr, Start_Required_Before_Sync_Mode);

	uint8_t shift = num_presets << 3; //<< (4 * 8)
 80005d6:	00ec      	lsls	r4, r5, #3
	packed |= (uint64_t)start_required_before_midi_clk_status_bit << shift;
 80005d8:	b2e4      	uxtb	r4, r4
	enum Validate start_required_before_midi_clk_status_bit = Get_Status_Bit(statuses_ptr, Start_Required_Before_Sync_Mode);
 80005da:	2180      	movs	r1, #128	@ 0x80
 80005dc:	9802      	ldr	r0, [sp, #8]
 80005de:	f004 fbba 	bl	8004d56 <Get_Status_Bit>
	packed |= (uint64_t)start_required_before_midi_clk_status_bit << shift;
 80005e2:	0022      	movs	r2, r4
 80005e4:	2100      	movs	r1, #0
 80005e6:	f7ff fe2f 	bl	8000248 <__aeabi_llsl>
 80005ea:	000d      	movs	r5, r1

	//OMNI ON/OFF (MIDI CHANNEL VOICE MODE)
	enum Validate MIDI_channel_voice_mode_status_bit = Get_Status_Bit(statuses_ptr, MIDI_Channel_Voice_Mode);
 80005ec:	2180      	movs	r1, #128	@ 0x80
	packed |= (uint64_t)start_required_before_midi_clk_status_bit << shift;
 80005ee:	0006      	movs	r6, r0
	enum Validate MIDI_channel_voice_mode_status_bit = Get_Status_Bit(statuses_ptr, MIDI_Channel_Voice_Mode);
 80005f0:	00c9      	lsls	r1, r1, #3
 80005f2:	9802      	ldr	r0, [sp, #8]
 80005f4:	f004 fbaf 	bl	8004d56 <Get_Status_Bit>

	packed |= (uint64_t)MIDI_channel_voice_mode_status_bit << (shift + (1 << 3)); //(8 * 5)

	//MIDI BASIC CHANNEL
	packed |= (uint64_t) *MIDI_basic_channel_ptr << (shift + (2 << 3));
 80005f8:	0022      	movs	r2, r4
 80005fa:	9b03      	ldr	r3, [sp, #12]
	enum Validate MIDI_channel_voice_mode_status_bit = Get_Status_Bit(statuses_ptr, MIDI_Channel_Voice_Mode);
 80005fc:	9002      	str	r0, [sp, #8]
	packed |= (uint64_t) *MIDI_basic_channel_ptr << (shift + (2 << 3));
 80005fe:	7818      	ldrb	r0, [r3, #0]
 8000600:	3210      	adds	r2, #16
 8000602:	2100      	movs	r1, #0
 8000604:	b2c0      	uxtb	r0, r0
 8000606:	f7ff fe1f 	bl	8000248 <__aeabi_llsl>
	packed |= (uint64_t)MIDI_channel_voice_mode_status_bit << (shift + (1 << 3)); //(8 * 5)
 800060a:	0022      	movs	r2, r4
 800060c:	9b00      	ldr	r3, [sp, #0]
 800060e:	3208      	adds	r2, #8
 8000610:	4318      	orrs	r0, r3
 8000612:	9b01      	ldr	r3, [sp, #4]
 8000614:	4306      	orrs	r6, r0
 8000616:	4319      	orrs	r1, r3
 8000618:	430d      	orrs	r5, r1
 800061a:	9802      	ldr	r0, [sp, #8]
 800061c:	2100      	movs	r1, #0
 800061e:	f7ff fe13 	bl	8000248 <__aeabi_llsl>
	packed |= (uint64_t) *MIDI_basic_channel_ptr << (shift + (2 << 3));
 8000622:	4330      	orrs	r0, r6
 8000624:	6038      	str	r0, [r7, #0]

	*Doubleword_ptr = packed;

	return 1;
}
 8000626:	2001      	movs	r0, #1
	packed |= (uint64_t) *MIDI_basic_channel_ptr << (shift + (2 << 3));
 8000628:	4329      	orrs	r1, r5
 800062a:	6079      	str	r1, [r7, #4]
}
 800062c:	b005      	add	sp, #20
 800062e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		packed |= ((uint64_t)user_presets_used_array_ptr[i] << (i << 3)); //<< (i*8)
 8000630:	1933      	adds	r3, r6, r4
 8000632:	7818      	ldrb	r0, [r3, #0]
 8000634:	00e2      	lsls	r2, r4, #3
 8000636:	2100      	movs	r1, #0
 8000638:	b2c0      	uxtb	r0, r0
 800063a:	f7ff fe05 	bl	8000248 <__aeabi_llsl>
 800063e:	9b00      	ldr	r3, [sp, #0]
 8000640:	3401      	adds	r4, #1
 8000642:	4303      	orrs	r3, r0
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	9b01      	ldr	r3, [sp, #4]
 8000648:	430b      	orrs	r3, r1
 800064a:	9301      	str	r3, [sp, #4]
	for(uint8_t i = 0; i < num_presets; i++){
 800064c:	e7c0      	b.n	80005d0 <Pack_Misc_Into_Doubleword+0x16>
	...

08000650 <Store_Single_Preset_In_Flash>:

uint8_t Store_Single_Preset_In_Flash(volatile struct Preset *preset, uint8_t preset_num){
 8000650:	b5f0      	push	{r4, r5, r6, r7, lr}

	//whole page has to be erased, so first store state of all presets (including one to be overwritten for simplicity)
	//as well as miscellaneous data

	Read_and_Interpret_Preset_From_Flash(USER_PRESET_0_FLASH_MEMORY_ADDRESS, &storage_user_preset_0);
 8000652:	4e5f      	ldr	r6, [pc, #380]	@ (80007d0 <Store_Single_Preset_In_Flash+0x180>)
uint8_t Store_Single_Preset_In_Flash(volatile struct Preset *preset, uint8_t preset_num){
 8000654:	b091      	sub	sp, #68	@ 0x44
 8000656:	9003      	str	r0, [sp, #12]
 8000658:	9105      	str	r1, [sp, #20]
	Read_and_Interpret_Preset_From_Flash(USER_PRESET_0_FLASH_MEMORY_ADDRESS, &storage_user_preset_0);
 800065a:	485e      	ldr	r0, [pc, #376]	@ (80007d4 <Store_Single_Preset_In_Flash+0x184>)
 800065c:	0031      	movs	r1, r6
 800065e:	f7ff ff9d 	bl	800059c <Read_and_Interpret_Preset_From_Flash>
	Read_and_Interpret_Preset_From_Flash(USER_PRESET_1_FLASH_MEMORY_ADDRESS, &storage_user_preset_1);
 8000662:	4d5d      	ldr	r5, [pc, #372]	@ (80007d8 <Store_Single_Preset_In_Flash+0x188>)
 8000664:	485d      	ldr	r0, [pc, #372]	@ (80007dc <Store_Single_Preset_In_Flash+0x18c>)
 8000666:	0029      	movs	r1, r5
 8000668:	f7ff ff98 	bl	800059c <Read_and_Interpret_Preset_From_Flash>
	Read_and_Interpret_Preset_From_Flash(USER_PRESET_2_FLASH_MEMORY_ADDRESS, &storage_user_preset_2);
 800066c:	4b5c      	ldr	r3, [pc, #368]	@ (80007e0 <Store_Single_Preset_In_Flash+0x190>)
 800066e:	485d      	ldr	r0, [pc, #372]	@ (80007e4 <Store_Single_Preset_In_Flash+0x194>)
 8000670:	0019      	movs	r1, r3
 8000672:	9304      	str	r3, [sp, #16]
 8000674:	f7ff ff92 	bl	800059c <Read_and_Interpret_Preset_From_Flash>
	Read_and_Interpret_Preset_From_Flash(USER_PRESET_3_FLASH_MEMORY_ADDRESS, &storage_user_preset_3);
 8000678:	4f5b      	ldr	r7, [pc, #364]	@ (80007e8 <Store_Single_Preset_In_Flash+0x198>)
 800067a:	485c      	ldr	r0, [pc, #368]	@ (80007ec <Store_Single_Preset_In_Flash+0x19c>)
 800067c:	0039      	movs	r1, r7
 800067e:	f7ff ff8d 	bl	800059c <Read_and_Interpret_Preset_From_Flash>

	uint64_t preset_packed = 0;
	uint64_t misc_packed = 0;
 8000682:	2200      	movs	r2, #0
 8000684:	2300      	movs	r3, #0
 8000686:	920a      	str	r2, [sp, #40]	@ 0x28
 8000688:	930b      	str	r3, [sp, #44]	@ 0x2c
	uint32_t errors = 0;
 800068a:	2300      	movs	r3, #0
 800068c:	9307      	str	r3, [sp, #28]
	FLASH_EraseInitTypeDef erase_config = {.TypeErase = FLASH_CR_PER, .Banks = FLASH_CR_MER1, .Page = 31, .NbPages = 1};
 800068e:	4b58      	ldr	r3, [pc, #352]	@ (80007f0 <Store_Single_Preset_In_Flash+0x1a0>)
 8000690:	aa0c      	add	r2, sp, #48	@ 0x30
 8000692:	cb13      	ldmia	r3!, {r0, r1, r4}
 8000694:	c213      	stmia	r2!, {r0, r1, r4}
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Unlock();
 800069a:	f005 fb13 	bl	8005cc4 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&erase_config, &errors); //all 0xF is no errors
 800069e:	a907      	add	r1, sp, #28
 80006a0:	a80c      	add	r0, sp, #48	@ 0x30
 80006a2:	f005 fbaf 	bl	8005e04 <HAL_FLASHEx_Erase>

	if(preset_num == 0){
 80006a6:	9b05      	ldr	r3, [sp, #20]
 80006a8:	2b03      	cmp	r3, #3
 80006aa:	d82c      	bhi.n	8000706 <Store_Single_Preset_In_Flash+0xb6>
 80006ac:	0018      	movs	r0, r3
		Pack_Preset_Into_Doubleword(&storage_user_preset_3, &preset_packed);
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_3_FLASH_MEMORY_ADDRESS, preset_packed);
	}
	else if(preset_num == 3){

		Pack_Preset_Into_Doubleword(preset, &preset_packed);
 80006ae:	a908      	add	r1, sp, #32
 80006b0:	f7ff fd34 	bl	800011c <__gnu_thumb1_case_uqi>
 80006b4:	684d3c02 	.word	0x684d3c02
		Pack_Preset_Into_Doubleword(preset, &preset_packed);
 80006b8:	9803      	ldr	r0, [sp, #12]
 80006ba:	f7ff ff5a 	bl	8000572 <Pack_Preset_Into_Doubleword>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_0_FLASH_MEMORY_ADDRESS, preset_packed);
 80006be:	9a08      	ldr	r2, [sp, #32]
 80006c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80006c2:	4944      	ldr	r1, [pc, #272]	@ (80007d4 <Store_Single_Preset_In_Flash+0x184>)
 80006c4:	2001      	movs	r0, #1
 80006c6:	f005 fb47 	bl	8005d58 <HAL_FLASH_Program>
		Pack_Preset_Into_Doubleword(&storage_user_preset_1, &preset_packed);
 80006ca:	a908      	add	r1, sp, #32
 80006cc:	0028      	movs	r0, r5
 80006ce:	f7ff ff50 	bl	8000572 <Pack_Preset_Into_Doubleword>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_1_FLASH_MEMORY_ADDRESS, preset_packed);
 80006d2:	9a08      	ldr	r2, [sp, #32]
 80006d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80006d6:	4941      	ldr	r1, [pc, #260]	@ (80007dc <Store_Single_Preset_In_Flash+0x18c>)
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_0_FLASH_MEMORY_ADDRESS, preset_packed);
 80006d8:	2001      	movs	r0, #1
 80006da:	f005 fb3d 	bl	8005d58 <HAL_FLASH_Program>
		Pack_Preset_Into_Doubleword(&storage_user_preset_2, &preset_packed);
 80006de:	a908      	add	r1, sp, #32
 80006e0:	9804      	ldr	r0, [sp, #16]
 80006e2:	f7ff ff46 	bl	8000572 <Pack_Preset_Into_Doubleword>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_2_FLASH_MEMORY_ADDRESS, preset_packed);
 80006e6:	9a08      	ldr	r2, [sp, #32]
 80006e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80006ea:	493e      	ldr	r1, [pc, #248]	@ (80007e4 <Store_Single_Preset_In_Flash+0x194>)
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_1_FLASH_MEMORY_ADDRESS, preset_packed);
 80006ec:	2001      	movs	r0, #1
 80006ee:	f005 fb33 	bl	8005d58 <HAL_FLASH_Program>
		Pack_Preset_Into_Doubleword(&storage_user_preset_3, &preset_packed);
 80006f2:	a908      	add	r1, sp, #32
 80006f4:	0038      	movs	r0, r7
 80006f6:	f7ff ff3c 	bl	8000572 <Pack_Preset_Into_Doubleword>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_3_FLASH_MEMORY_ADDRESS, preset_packed);
 80006fa:	9a08      	ldr	r2, [sp, #32]
 80006fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80006fe:	493b      	ldr	r1, [pc, #236]	@ (80007ec <Store_Single_Preset_In_Flash+0x19c>)

		Pack_Preset_Into_Doubleword(&storage_user_preset_1, &preset_packed);
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_1_FLASH_MEMORY_ADDRESS, preset_packed);

		Pack_Preset_Into_Doubleword(&storage_user_preset_2, &preset_packed);
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_2_FLASH_MEMORY_ADDRESS, preset_packed);
 8000700:	2001      	movs	r0, #1
 8000702:	f005 fb29 	bl	8005d58 <HAL_FLASH_Program>
	}

	Pack_Misc_Into_Doubleword(user_presets_used_array, &statuses, &MIDI_basic_channel, &misc_packed, NUM_PRESETS);
 8000706:	2304      	movs	r3, #4
 8000708:	4a3a      	ldr	r2, [pc, #232]	@ (80007f4 <Store_Single_Preset_In_Flash+0x1a4>)
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	493a      	ldr	r1, [pc, #232]	@ (80007f8 <Store_Single_Preset_In_Flash+0x1a8>)
 800070e:	ab0a      	add	r3, sp, #40	@ 0x28
 8000710:	483a      	ldr	r0, [pc, #232]	@ (80007fc <Store_Single_Preset_In_Flash+0x1ac>)
 8000712:	f7ff ff52 	bl	80005ba <Pack_Misc_Into_Doubleword>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, MISC_FLASH_MEMORY_ADDRESS, misc_packed);
 8000716:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8000718:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800071a:	4939      	ldr	r1, [pc, #228]	@ (8000800 <Store_Single_Preset_In_Flash+0x1b0>)
 800071c:	2001      	movs	r0, #1
 800071e:	f005 fb1b 	bl	8005d58 <HAL_FLASH_Program>

	HAL_FLASH_Lock();
 8000722:	f005 fb4d 	bl	8005dc0 <HAL_FLASH_Lock>

	return 1;
}
 8000726:	2001      	movs	r0, #1
 8000728:	b011      	add	sp, #68	@ 0x44
 800072a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Pack_Preset_Into_Doubleword(preset, &preset_packed);
 800072c:	9803      	ldr	r0, [sp, #12]
 800072e:	f7ff ff20 	bl	8000572 <Pack_Preset_Into_Doubleword>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_1_FLASH_MEMORY_ADDRESS, preset_packed);
 8000732:	9a08      	ldr	r2, [sp, #32]
 8000734:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000736:	4929      	ldr	r1, [pc, #164]	@ (80007dc <Store_Single_Preset_In_Flash+0x18c>)
 8000738:	2001      	movs	r0, #1
 800073a:	f005 fb0d 	bl	8005d58 <HAL_FLASH_Program>
		Pack_Preset_Into_Doubleword(&storage_user_preset_0, &preset_packed);
 800073e:	a908      	add	r1, sp, #32
 8000740:	0030      	movs	r0, r6
 8000742:	f7ff ff16 	bl	8000572 <Pack_Preset_Into_Doubleword>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_0_FLASH_MEMORY_ADDRESS, preset_packed);
 8000746:	9a08      	ldr	r2, [sp, #32]
 8000748:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800074a:	4922      	ldr	r1, [pc, #136]	@ (80007d4 <Store_Single_Preset_In_Flash+0x184>)
 800074c:	e7c4      	b.n	80006d8 <Store_Single_Preset_In_Flash+0x88>
		Pack_Preset_Into_Doubleword(preset, &preset_packed);
 800074e:	9803      	ldr	r0, [sp, #12]
 8000750:	f7ff ff0f 	bl	8000572 <Pack_Preset_Into_Doubleword>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_2_FLASH_MEMORY_ADDRESS, preset_packed);
 8000754:	9a08      	ldr	r2, [sp, #32]
 8000756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000758:	4922      	ldr	r1, [pc, #136]	@ (80007e4 <Store_Single_Preset_In_Flash+0x194>)
 800075a:	2001      	movs	r0, #1
 800075c:	f005 fafc 	bl	8005d58 <HAL_FLASH_Program>
		Pack_Preset_Into_Doubleword(&storage_user_preset_0, &preset_packed);
 8000760:	a908      	add	r1, sp, #32
 8000762:	0030      	movs	r0, r6
 8000764:	f7ff ff05 	bl	8000572 <Pack_Preset_Into_Doubleword>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_0_FLASH_MEMORY_ADDRESS, preset_packed);
 8000768:	9a08      	ldr	r2, [sp, #32]
 800076a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800076c:	4919      	ldr	r1, [pc, #100]	@ (80007d4 <Store_Single_Preset_In_Flash+0x184>)
 800076e:	2001      	movs	r0, #1
 8000770:	f005 faf2 	bl	8005d58 <HAL_FLASH_Program>
		Pack_Preset_Into_Doubleword(&storage_user_preset_1, &preset_packed);
 8000774:	a908      	add	r1, sp, #32
 8000776:	0028      	movs	r0, r5
 8000778:	f7ff fefb 	bl	8000572 <Pack_Preset_Into_Doubleword>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_1_FLASH_MEMORY_ADDRESS, preset_packed);
 800077c:	9a08      	ldr	r2, [sp, #32]
 800077e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000780:	4916      	ldr	r1, [pc, #88]	@ (80007dc <Store_Single_Preset_In_Flash+0x18c>)
 8000782:	e7b3      	b.n	80006ec <Store_Single_Preset_In_Flash+0x9c>
		Pack_Preset_Into_Doubleword(preset, &preset_packed);
 8000784:	9803      	ldr	r0, [sp, #12]
 8000786:	f7ff fef4 	bl	8000572 <Pack_Preset_Into_Doubleword>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_3_FLASH_MEMORY_ADDRESS, preset_packed);
 800078a:	9a08      	ldr	r2, [sp, #32]
 800078c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800078e:	4917      	ldr	r1, [pc, #92]	@ (80007ec <Store_Single_Preset_In_Flash+0x19c>)
 8000790:	2001      	movs	r0, #1
 8000792:	f005 fae1 	bl	8005d58 <HAL_FLASH_Program>
		Pack_Preset_Into_Doubleword(&storage_user_preset_0, &preset_packed);
 8000796:	a908      	add	r1, sp, #32
 8000798:	0030      	movs	r0, r6
 800079a:	f7ff feea 	bl	8000572 <Pack_Preset_Into_Doubleword>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_0_FLASH_MEMORY_ADDRESS, preset_packed);
 800079e:	9a08      	ldr	r2, [sp, #32]
 80007a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80007a2:	490c      	ldr	r1, [pc, #48]	@ (80007d4 <Store_Single_Preset_In_Flash+0x184>)
 80007a4:	2001      	movs	r0, #1
 80007a6:	f005 fad7 	bl	8005d58 <HAL_FLASH_Program>
		Pack_Preset_Into_Doubleword(&storage_user_preset_1, &preset_packed);
 80007aa:	a908      	add	r1, sp, #32
 80007ac:	0028      	movs	r0, r5
 80007ae:	f7ff fee0 	bl	8000572 <Pack_Preset_Into_Doubleword>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_1_FLASH_MEMORY_ADDRESS, preset_packed);
 80007b2:	9a08      	ldr	r2, [sp, #32]
 80007b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80007b6:	4909      	ldr	r1, [pc, #36]	@ (80007dc <Store_Single_Preset_In_Flash+0x18c>)
 80007b8:	2001      	movs	r0, #1
 80007ba:	f005 facd 	bl	8005d58 <HAL_FLASH_Program>
		Pack_Preset_Into_Doubleword(&storage_user_preset_2, &preset_packed);
 80007be:	a908      	add	r1, sp, #32
 80007c0:	9804      	ldr	r0, [sp, #16]
 80007c2:	f7ff fed6 	bl	8000572 <Pack_Preset_Into_Doubleword>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_2_FLASH_MEMORY_ADDRESS, preset_packed);
 80007c6:	9a08      	ldr	r2, [sp, #32]
 80007c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80007ca:	4906      	ldr	r1, [pc, #24]	@ (80007e4 <Store_Single_Preset_In_Flash+0x194>)
 80007cc:	e798      	b.n	8000700 <Store_Single_Preset_In_Flash+0xb0>
 80007ce:	46c0      	nop			@ (mov r8, r8)
 80007d0:	200004ac 	.word	0x200004ac
 80007d4:	0800f800 	.word	0x0800f800
 80007d8:	200004a7 	.word	0x200004a7
 80007dc:	0800f808 	.word	0x0800f808
 80007e0:	200004a2 	.word	0x200004a2
 80007e4:	0800f810 	.word	0x0800f810
 80007e8:	2000049d 	.word	0x2000049d
 80007ec:	0800f818 	.word	0x0800f818
 80007f0:	08008b60 	.word	0x08008b60
 80007f4:	20000519 	.word	0x20000519
 80007f8:	20000d28 	.word	0x20000d28
 80007fc:	20000499 	.word	0x20000499
 8000800:	0800f820 	.word	0x0800f820

08000804 <Read_and_Interpret_Misc_From_Flash>:

uint8_t Read_and_Interpret_Misc_From_Flash(uint32_t address_val,
										   volatile enum Validate *user_presets_used_array_ptr,
										   volatile uint32_t *statuses_ptr,
										   volatile enum MIDI_Channel *MIDI_basic_channel_ptr,
										   uint8_t num_presets){
 8000804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000806:	b085      	sub	sp, #20
 8000808:	9300      	str	r3, [sp, #0]
 800080a:	ab0a      	add	r3, sp, #40	@ 0x28
 800080c:	781d      	ldrb	r5, [r3, #0]

	uint8_t *address = (uint8_t *)address_val;

	volatile uint8_t interpretted_value = 0;
 800080e:	ab02      	add	r3, sp, #8
 8000810:	1ddc      	adds	r4, r3, #7
 8000812:	2300      	movs	r3, #0
										   uint8_t num_presets){
 8000814:	0016      	movs	r6, r2
 8000816:	194a      	adds	r2, r1, r5
 8000818:	0007      	movs	r7, r0
	volatile uint8_t interpretted_value = 0;
 800081a:	7023      	strb	r3, [r4, #0]

	//PRESETS
	for(uint8_t i = 0; i < num_presets; i++){
 800081c:	9201      	str	r2, [sp, #4]

		interpretted_value = *(address + i);
 800081e:	1a40      	subs	r0, r0, r1
	for(uint8_t i = 0; i < num_presets; i++){
 8000820:	9b01      	ldr	r3, [sp, #4]
 8000822:	4299      	cmp	r1, r3
 8000824:	d11e      	bne.n	8000864 <Read_and_Interpret_Misc_From_Flash+0x60>
			*(user_presets_used_array_ptr + i) = (enum Validate)NO;
		}
	}

	//START REQUIRED BEFORE SYNC MODE
	interpretted_value = *(address + num_presets);
 8000826:	5d7b      	ldrb	r3, [r7, r5]
 8000828:	7023      	strb	r3, [r4, #0]

	if(interpretted_value == (enum Validate)NO){
 800082a:	7823      	ldrb	r3, [r4, #0]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d12a      	bne.n	8000886 <Read_and_Interpret_Misc_From_Flash+0x82>
		Clear_Status_Bit(statuses_ptr, Start_Required_Before_Sync_Mode);
 8000830:	2180      	movs	r1, #128	@ 0x80
 8000832:	0030      	movs	r0, r6
 8000834:	f004 faaf 	bl	8004d96 <Clear_Status_Bit>
	else if((interpretted_value == (enum Validate)YES) || (interpretted_value == 0xFF)){
		Set_Status_Bit(statuses_ptr, Start_Required_Before_Sync_Mode);
	}

	//OMNI ON/OFF
	interpretted_value = *(address + num_presets + 1);
 8000838:	197d      	adds	r5, r7, r5
 800083a:	786b      	ldrb	r3, [r5, #1]
 800083c:	7023      	strb	r3, [r4, #0]

	if(interpretted_value == (enum Validate)YES){
 800083e:	7823      	ldrb	r3, [r4, #0]
 8000840:	2b01      	cmp	r3, #1
 8000842:	d12b      	bne.n	800089c <Read_and_Interpret_Misc_From_Flash+0x98>
		Set_Status_Bit(statuses_ptr, MIDI_Channel_Voice_Mode); //OMNI ON
 8000844:	2180      	movs	r1, #128	@ 0x80
 8000846:	0030      	movs	r0, r6
 8000848:	00c9      	lsls	r1, r1, #3
 800084a:	f004 fa95 	bl	8004d78 <Set_Status_Bit>
	else if((interpretted_value == (enum Validate)NO) || (interpretted_value == 0xFF)){
		Clear_Status_Bit(statuses_ptr, MIDI_Channel_Voice_Mode); //OMNI OFF
	}

	//BASIC CHANNEL
	interpretted_value = *(address + num_presets + 2);
 800084e:	78ab      	ldrb	r3, [r5, #2]
 8000850:	7023      	strb	r3, [r4, #0]

	if(interpretted_value > (uint8_t)MIDI_CH_SIXTEEN){
 8000852:	7823      	ldrb	r3, [r4, #0]
 8000854:	2b0f      	cmp	r3, #15
 8000856:	d92d      	bls.n	80008b4 <Read_and_Interpret_Misc_From_Flash+0xb0>

		uint8_t midi_channel_default = MIDI_BASIC_CHANNEL_DEFAULT;

		*MIDI_basic_channel_ptr = (enum MIDI_Channel)midi_channel_default;
 8000858:	2300      	movs	r3, #0

		*MIDI_basic_channel_ptr = (enum MIDI_Channel)interpretted_value;
	}

	return 1;
}
 800085a:	2001      	movs	r0, #1
		*MIDI_basic_channel_ptr = (enum MIDI_Channel)interpretted_value;
 800085c:	9a00      	ldr	r2, [sp, #0]
 800085e:	7013      	strb	r3, [r2, #0]
}
 8000860:	b005      	add	sp, #20
 8000862:	bdf0      	pop	{r4, r5, r6, r7, pc}
		interpretted_value = *(address + i);
 8000864:	5c42      	ldrb	r2, [r0, r1]
 8000866:	7022      	strb	r2, [r4, #0]
		if(interpretted_value == (enum Validate)YES){
 8000868:	7822      	ldrb	r2, [r4, #0]
 800086a:	b2d3      	uxtb	r3, r2
 800086c:	2a01      	cmp	r2, #1
 800086e:	d102      	bne.n	8000876 <Read_and_Interpret_Misc_From_Flash+0x72>
			*(user_presets_used_array_ptr + i) = (enum Validate)NO;
 8000870:	700b      	strb	r3, [r1, #0]
	for(uint8_t i = 0; i < num_presets; i++){
 8000872:	3101      	adds	r1, #1
 8000874:	e7d4      	b.n	8000820 <Read_and_Interpret_Misc_From_Flash+0x1c>
		else if((interpretted_value == 0xFF) || (interpretted_value == (enum Validate)NO)){
 8000876:	7822      	ldrb	r2, [r4, #0]
 8000878:	2aff      	cmp	r2, #255	@ 0xff
 800087a:	d002      	beq.n	8000882 <Read_and_Interpret_Misc_From_Flash+0x7e>
 800087c:	7822      	ldrb	r2, [r4, #0]
 800087e:	2a00      	cmp	r2, #0
 8000880:	d1f7      	bne.n	8000872 <Read_and_Interpret_Misc_From_Flash+0x6e>
			*(user_presets_used_array_ptr + i) = (enum Validate)NO;
 8000882:	2300      	movs	r3, #0
 8000884:	e7f4      	b.n	8000870 <Read_and_Interpret_Misc_From_Flash+0x6c>
	else if((interpretted_value == (enum Validate)YES) || (interpretted_value == 0xFF)){
 8000886:	7823      	ldrb	r3, [r4, #0]
 8000888:	2b01      	cmp	r3, #1
 800088a:	d002      	beq.n	8000892 <Read_and_Interpret_Misc_From_Flash+0x8e>
 800088c:	7823      	ldrb	r3, [r4, #0]
 800088e:	2bff      	cmp	r3, #255	@ 0xff
 8000890:	d1d2      	bne.n	8000838 <Read_and_Interpret_Misc_From_Flash+0x34>
		Set_Status_Bit(statuses_ptr, Start_Required_Before_Sync_Mode);
 8000892:	2180      	movs	r1, #128	@ 0x80
 8000894:	0030      	movs	r0, r6
 8000896:	f004 fa6f 	bl	8004d78 <Set_Status_Bit>
 800089a:	e7cd      	b.n	8000838 <Read_and_Interpret_Misc_From_Flash+0x34>
	else if((interpretted_value == (enum Validate)NO) || (interpretted_value == 0xFF)){
 800089c:	7823      	ldrb	r3, [r4, #0]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d002      	beq.n	80008a8 <Read_and_Interpret_Misc_From_Flash+0xa4>
 80008a2:	7823      	ldrb	r3, [r4, #0]
 80008a4:	2bff      	cmp	r3, #255	@ 0xff
 80008a6:	d1d2      	bne.n	800084e <Read_and_Interpret_Misc_From_Flash+0x4a>
		Clear_Status_Bit(statuses_ptr, MIDI_Channel_Voice_Mode); //OMNI OFF
 80008a8:	2180      	movs	r1, #128	@ 0x80
 80008aa:	0030      	movs	r0, r6
 80008ac:	00c9      	lsls	r1, r1, #3
 80008ae:	f004 fa72 	bl	8004d96 <Clear_Status_Bit>
 80008b2:	e7cc      	b.n	800084e <Read_and_Interpret_Misc_From_Flash+0x4a>
		*MIDI_basic_channel_ptr = (enum MIDI_Channel)interpretted_value;
 80008b4:	7823      	ldrb	r3, [r4, #0]
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	e7cf      	b.n	800085a <Read_and_Interpret_Misc_From_Flash+0x56>

080008ba <Update_Converted_Preset_Array_with_User_or_Factory_Presets>:

uint8_t Update_Converted_Preset_Array_with_User_or_Factory_Presets(volatile struct Preset_Converted* presets_converted_array_ptr,
																	volatile enum Validate *user_presets_used_array_ptr,
																	const struct Preset **factory_presets_array_ptr,
																	volatile struct Preset **user_presets_array_ptr,
																	uint8_t size_of_factory_and_user_arrays){
 80008ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80008bc:	0005      	movs	r5, r0
 80008be:	0017      	movs	r7, r2
 80008c0:	000c      	movs	r4, r1
 80008c2:	001e      	movs	r6, r3
 80008c4:	ab08      	add	r3, sp, #32
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	18cb      	adds	r3, r1, r3
 80008ca:	9301      	str	r3, [sp, #4]

	for(uint8_t i = 0; i < size_of_factory_and_user_arrays; i++){
 80008cc:	9b01      	ldr	r3, [sp, #4]
 80008ce:	429c      	cmp	r4, r3
 80008d0:	d101      	bne.n	80008d6 <Update_Converted_Preset_Array_with_User_or_Factory_Presets+0x1c>
			Convert_All_Preset_Values((struct Preset *) *(factory_presets_array_ptr + i), (presets_converted_array_ptr + i));
		}
	}

	return 1;
}
 80008d2:	2001      	movs	r0, #1
 80008d4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		if(*(user_presets_used_array_ptr + i) == (enum Validate)YES){
 80008d6:	7823      	ldrb	r3, [r4, #0]
 80008d8:	2b01      	cmp	r3, #1
 80008da:	d108      	bne.n	80008ee <Update_Converted_Preset_Array_with_User_or_Factory_Presets+0x34>
			Convert_All_Preset_Values(*(user_presets_array_ptr + i), (presets_converted_array_ptr + i));
 80008dc:	0029      	movs	r1, r5
 80008de:	6830      	ldr	r0, [r6, #0]
			Convert_All_Preset_Values((struct Preset *) *(factory_presets_array_ptr + i), (presets_converted_array_ptr + i));
 80008e0:	f7ff fe22 	bl	8000528 <Convert_All_Preset_Values>
	for(uint8_t i = 0; i < size_of_factory_and_user_arrays; i++){
 80008e4:	3604      	adds	r6, #4
 80008e6:	350a      	adds	r5, #10
 80008e8:	3704      	adds	r7, #4
 80008ea:	3401      	adds	r4, #1
 80008ec:	e7ee      	b.n	80008cc <Update_Converted_Preset_Array_with_User_or_Factory_Presets+0x12>
		else if(*(user_presets_used_array_ptr + i) == (enum Validate)NO){
 80008ee:	7823      	ldrb	r3, [r4, #0]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d1f7      	bne.n	80008e4 <Update_Converted_Preset_Array_with_User_or_Factory_Presets+0x2a>
			Convert_All_Preset_Values((struct Preset *) *(factory_presets_array_ptr + i), (presets_converted_array_ptr + i));
 80008f4:	0029      	movs	r1, r5
 80008f6:	6838      	ldr	r0, [r7, #0]
 80008f8:	e7f2      	b.n	80008e0 <Update_Converted_Preset_Array_with_User_or_Factory_Presets+0x26>
	...

080008fc <Read_and_Interpret_User_Presets_From_Flash>:

uint8_t Read_and_Interpret_User_Presets_From_Flash(void){
 80008fc:	b510      	push	{r4, lr}

	Read_and_Interpret_Preset_From_Flash(USER_PRESET_0_FLASH_MEMORY_ADDRESS, &user_preset_0);
 80008fe:	4909      	ldr	r1, [pc, #36]	@ (8000924 <Read_and_Interpret_User_Presets_From_Flash+0x28>)
 8000900:	4809      	ldr	r0, [pc, #36]	@ (8000928 <Read_and_Interpret_User_Presets_From_Flash+0x2c>)
 8000902:	f7ff fe4b 	bl	800059c <Read_and_Interpret_Preset_From_Flash>
	Read_and_Interpret_Preset_From_Flash(USER_PRESET_1_FLASH_MEMORY_ADDRESS, &user_preset_1);
 8000906:	4909      	ldr	r1, [pc, #36]	@ (800092c <Read_and_Interpret_User_Presets_From_Flash+0x30>)
 8000908:	4809      	ldr	r0, [pc, #36]	@ (8000930 <Read_and_Interpret_User_Presets_From_Flash+0x34>)
 800090a:	f7ff fe47 	bl	800059c <Read_and_Interpret_Preset_From_Flash>
	Read_and_Interpret_Preset_From_Flash(USER_PRESET_2_FLASH_MEMORY_ADDRESS, &user_preset_2);
 800090e:	4909      	ldr	r1, [pc, #36]	@ (8000934 <Read_and_Interpret_User_Presets_From_Flash+0x38>)
 8000910:	4809      	ldr	r0, [pc, #36]	@ (8000938 <Read_and_Interpret_User_Presets_From_Flash+0x3c>)
 8000912:	f7ff fe43 	bl	800059c <Read_and_Interpret_Preset_From_Flash>
	Read_and_Interpret_Preset_From_Flash(USER_PRESET_3_FLASH_MEMORY_ADDRESS, &user_preset_3);
 8000916:	4909      	ldr	r1, [pc, #36]	@ (800093c <Read_and_Interpret_User_Presets_From_Flash+0x40>)
 8000918:	4809      	ldr	r0, [pc, #36]	@ (8000940 <Read_and_Interpret_User_Presets_From_Flash+0x44>)
 800091a:	f7ff fe3f 	bl	800059c <Read_and_Interpret_Preset_From_Flash>

	return 1;
}
 800091e:	2001      	movs	r0, #1
 8000920:	bd10      	pop	{r4, pc}
 8000922:	46c0      	nop			@ (mov r8, r8)
 8000924:	2000000f 	.word	0x2000000f
 8000928:	0800f800 	.word	0x0800f800
 800092c:	2000000a 	.word	0x2000000a
 8000930:	0800f808 	.word	0x0800f808
 8000934:	20000005 	.word	0x20000005
 8000938:	0800f810 	.word	0x0800f810
 800093c:	20000000 	.word	0x20000000
 8000940:	0800f818 	.word	0x0800f818

08000944 <Update_Waveshape_with_CC_Value>:

uint8_t Update_Waveshape_with_CC_Value(volatile uint8_t *data, struct Params* params_ptr){

	if(*data <= TRIANGLE_MODE_ADC_THRESHOLD){
 8000944:	7803      	ldrb	r3, [r0, #0]
 8000946:	2b2a      	cmp	r3, #42	@ 0x2a
 8000948:	d803      	bhi.n	8000952 <Update_Waveshape_with_CC_Value+0xe>
		params_ptr->waveshape = TRIANGLE_MODE;
 800094a:	2300      	movs	r3, #0
	}
	else if (*data <= SINE_MODE_ADC_THRESHOLD){
		params_ptr->waveshape = SINE_MODE;
	}
	else if (*data <= SQUARE_MODE_ADC_THRESHOLD){
		params_ptr->waveshape = SQUARE_MODE;
 800094c:	718b      	strb	r3, [r1, #6]
	}

	return 1;
}
 800094e:	2001      	movs	r0, #1
 8000950:	4770      	bx	lr
	else if (*data <= SINE_MODE_ADC_THRESHOLD){
 8000952:	7803      	ldrb	r3, [r0, #0]
 8000954:	2b55      	cmp	r3, #85	@ 0x55
 8000956:	d801      	bhi.n	800095c <Update_Waveshape_with_CC_Value+0x18>
		params_ptr->waveshape = SINE_MODE;
 8000958:	2301      	movs	r3, #1
 800095a:	e7f7      	b.n	800094c <Update_Waveshape_with_CC_Value+0x8>
	else if (*data <= SQUARE_MODE_ADC_THRESHOLD){
 800095c:	7803      	ldrb	r3, [r0, #0]
 800095e:	b25b      	sxtb	r3, r3
 8000960:	2b00      	cmp	r3, #0
 8000962:	dbf4      	blt.n	800094e <Update_Waveshape_with_CC_Value+0xa>
		params_ptr->waveshape = SQUARE_MODE;
 8000964:	2302      	movs	r3, #2
 8000966:	e7f1      	b.n	800094c <Update_Waveshape_with_CC_Value+0x8>

08000968 <Update_Params_Based_On_Mode_Selected>:
	if(waveshape_fsm.current_state == MANUAL_MODE){
 8000968:	4a4f      	ldr	r2, [pc, #316]	@ (8000aa8 <Update_Params_Based_On_Mode_Selected+0x140>)
uint8_t Update_Params_Based_On_Mode_Selected(void){
 800096a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(waveshape_fsm.current_state == MANUAL_MODE){
 800096c:	7813      	ldrb	r3, [r2, #0]
 800096e:	2b01      	cmp	r3, #1
 8000970:	d104      	bne.n	800097c <Update_Params_Based_On_Mode_Selected+0x14>
		params.waveshape = params_manual.waveshape;
 8000972:	4b4e      	ldr	r3, [pc, #312]	@ (8000aac <Update_Params_Based_On_Mode_Selected+0x144>)
 8000974:	494e      	ldr	r1, [pc, #312]	@ (8000ab0 <Update_Params_Based_On_Mode_Selected+0x148>)
 8000976:	799b      	ldrb	r3, [r3, #6]
 8000978:	b2db      	uxtb	r3, r3
 800097a:	718b      	strb	r3, [r1, #6]
	if(speed_fsm.current_state.shared_state == MANUAL_MODE){
 800097c:	4f4d      	ldr	r7, [pc, #308]	@ (8000ab4 <Update_Params_Based_On_Mode_Selected+0x14c>)
 800097e:	783b      	ldrb	r3, [r7, #0]
 8000980:	2b01      	cmp	r3, #1
 8000982:	d104      	bne.n	800098e <Update_Params_Based_On_Mode_Selected+0x26>
		params.speed = params_manual.speed;
 8000984:	4b49      	ldr	r3, [pc, #292]	@ (8000aac <Update_Params_Based_On_Mode_Selected+0x144>)
 8000986:	494a      	ldr	r1, [pc, #296]	@ (8000ab0 <Update_Params_Based_On_Mode_Selected+0x148>)
 8000988:	891b      	ldrh	r3, [r3, #8]
 800098a:	b29b      	uxth	r3, r3
 800098c:	810b      	strh	r3, [r1, #8]
	if(depth_fsm.current_state == MANUAL_MODE){
 800098e:	4e4a      	ldr	r6, [pc, #296]	@ (8000ab8 <Update_Params_Based_On_Mode_Selected+0x150>)
 8000990:	7833      	ldrb	r3, [r6, #0]
 8000992:	2b01      	cmp	r3, #1
 8000994:	d104      	bne.n	80009a0 <Update_Params_Based_On_Mode_Selected+0x38>
		params.depth = params_manual.depth;
 8000996:	4b45      	ldr	r3, [pc, #276]	@ (8000aac <Update_Params_Based_On_Mode_Selected+0x144>)
 8000998:	4945      	ldr	r1, [pc, #276]	@ (8000ab0 <Update_Params_Based_On_Mode_Selected+0x148>)
 800099a:	7a9b      	ldrb	r3, [r3, #10]
 800099c:	b2db      	uxtb	r3, r3
 800099e:	728b      	strb	r3, [r1, #10]
	if(symmetry_fsm.current_state == MANUAL_MODE){
 80009a0:	4d46      	ldr	r5, [pc, #280]	@ (8000abc <Update_Params_Based_On_Mode_Selected+0x154>)
 80009a2:	782b      	ldrb	r3, [r5, #0]
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d104      	bne.n	80009b2 <Update_Params_Based_On_Mode_Selected+0x4a>
		params.symmetry = params_manual.symmetry;
 80009a8:	4b40      	ldr	r3, [pc, #256]	@ (8000aac <Update_Params_Based_On_Mode_Selected+0x144>)
 80009aa:	4941      	ldr	r1, [pc, #260]	@ (8000ab0 <Update_Params_Based_On_Mode_Selected+0x148>)
 80009ac:	899b      	ldrh	r3, [r3, #12]
 80009ae:	b29b      	uxth	r3, r3
 80009b0:	818b      	strh	r3, [r1, #12]
	if(phase_fsm.current_state == MANUAL_MODE){
 80009b2:	4c43      	ldr	r4, [pc, #268]	@ (8000ac0 <Update_Params_Based_On_Mode_Selected+0x158>)
 80009b4:	7823      	ldrb	r3, [r4, #0]
 80009b6:	2b01      	cmp	r3, #1
 80009b8:	d104      	bne.n	80009c4 <Update_Params_Based_On_Mode_Selected+0x5c>
		params.duty_delay_line_read_pointer_offset = params_manual.duty_delay_line_read_pointer_offset;
 80009ba:	4b3c      	ldr	r3, [pc, #240]	@ (8000aac <Update_Params_Based_On_Mode_Selected+0x144>)
 80009bc:	493c      	ldr	r1, [pc, #240]	@ (8000ab0 <Update_Params_Based_On_Mode_Selected+0x148>)
 80009be:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80009c0:	b29b      	uxth	r3, r3
 80009c2:	844b      	strh	r3, [r1, #34]	@ 0x22
	if(waveshape_fsm.current_state == PC_MODE){
 80009c4:	7813      	ldrb	r3, [r2, #0]
 80009c6:	2b03      	cmp	r3, #3
 80009c8:	d109      	bne.n	80009de <Update_Params_Based_On_Mode_Selected+0x76>
	params_ptr->waveshape = preset_converted_ptr->waveshape;
 80009ca:	210a      	movs	r1, #10
		Update_Waveshape_with_Converted_Preset_Value(&presets_converted_array[(uint8_t)preset_selected - 1], &params);
 80009cc:	4b3d      	ldr	r3, [pc, #244]	@ (8000ac4 <Update_Params_Based_On_Mode_Selected+0x15c>)
 80009ce:	7818      	ldrb	r0, [r3, #0]
	params_ptr->waveshape = preset_converted_ptr->waveshape;
 80009d0:	4b3d      	ldr	r3, [pc, #244]	@ (8000ac8 <Update_Params_Based_On_Mode_Selected+0x160>)
		Update_Waveshape_with_Converted_Preset_Value(&presets_converted_array[(uint8_t)preset_selected - 1], &params);
 80009d2:	3801      	subs	r0, #1
	params_ptr->waveshape = preset_converted_ptr->waveshape;
 80009d4:	4341      	muls	r1, r0
 80009d6:	5ccb      	ldrb	r3, [r1, r3]
 80009d8:	4935      	ldr	r1, [pc, #212]	@ (8000ab0 <Update_Params_Based_On_Mode_Selected+0x148>)
 80009da:	b2db      	uxtb	r3, r3
 80009dc:	718b      	strb	r3, [r1, #6]
	if(speed_fsm.current_state.shared_state == PC_MODE){
 80009de:	783b      	ldrb	r3, [r7, #0]
 80009e0:	2b03      	cmp	r3, #3
 80009e2:	d10a      	bne.n	80009fa <Update_Params_Based_On_Mode_Selected+0x92>
	params_ptr->speed = preset_converted_ptr->speed;
 80009e4:	210a      	movs	r1, #10
		Update_Speed_with_Converted_Preset_Value(&presets_converted_array[(uint8_t)preset_selected - 1], &params);
 80009e6:	4b37      	ldr	r3, [pc, #220]	@ (8000ac4 <Update_Params_Based_On_Mode_Selected+0x15c>)
 80009e8:	7818      	ldrb	r0, [r3, #0]
	params_ptr->speed = preset_converted_ptr->speed;
 80009ea:	4b37      	ldr	r3, [pc, #220]	@ (8000ac8 <Update_Params_Based_On_Mode_Selected+0x160>)
		Update_Speed_with_Converted_Preset_Value(&presets_converted_array[(uint8_t)preset_selected - 1], &params);
 80009ec:	3801      	subs	r0, #1
	params_ptr->speed = preset_converted_ptr->speed;
 80009ee:	4341      	muls	r1, r0
 80009f0:	185b      	adds	r3, r3, r1
 80009f2:	885b      	ldrh	r3, [r3, #2]
 80009f4:	492e      	ldr	r1, [pc, #184]	@ (8000ab0 <Update_Params_Based_On_Mode_Selected+0x148>)
 80009f6:	b29b      	uxth	r3, r3
 80009f8:	810b      	strh	r3, [r1, #8]
	if(depth_fsm.current_state == PC_MODE){
 80009fa:	7833      	ldrb	r3, [r6, #0]
 80009fc:	2b03      	cmp	r3, #3
 80009fe:	d10a      	bne.n	8000a16 <Update_Params_Based_On_Mode_Selected+0xae>
	params_ptr->depth = preset_converted_ptr->depth;
 8000a00:	210a      	movs	r1, #10
		Update_Depth_with_Converted_Preset_Value(&presets_converted_array[(uint8_t)preset_selected - 1], &params);
 8000a02:	4b30      	ldr	r3, [pc, #192]	@ (8000ac4 <Update_Params_Based_On_Mode_Selected+0x15c>)
 8000a04:	7818      	ldrb	r0, [r3, #0]
	params_ptr->depth = preset_converted_ptr->depth;
 8000a06:	4b30      	ldr	r3, [pc, #192]	@ (8000ac8 <Update_Params_Based_On_Mode_Selected+0x160>)
		Update_Depth_with_Converted_Preset_Value(&presets_converted_array[(uint8_t)preset_selected - 1], &params);
 8000a08:	3801      	subs	r0, #1
	params_ptr->depth = preset_converted_ptr->depth;
 8000a0a:	4341      	muls	r1, r0
 8000a0c:	185b      	adds	r3, r3, r1
 8000a0e:	791b      	ldrb	r3, [r3, #4]
 8000a10:	4927      	ldr	r1, [pc, #156]	@ (8000ab0 <Update_Params_Based_On_Mode_Selected+0x148>)
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	728b      	strb	r3, [r1, #10]
	if(symmetry_fsm.current_state == PC_MODE){
 8000a16:	782b      	ldrb	r3, [r5, #0]
 8000a18:	2b03      	cmp	r3, #3
 8000a1a:	d10a      	bne.n	8000a32 <Update_Params_Based_On_Mode_Selected+0xca>
	params_ptr->symmetry = preset_converted_ptr->symmetry;
 8000a1c:	210a      	movs	r1, #10
		Update_Symmetry_with_Converted_Preset_Value(&presets_converted_array[(uint8_t)preset_selected - 1], &params);
 8000a1e:	4b29      	ldr	r3, [pc, #164]	@ (8000ac4 <Update_Params_Based_On_Mode_Selected+0x15c>)
 8000a20:	7818      	ldrb	r0, [r3, #0]
	params_ptr->symmetry = preset_converted_ptr->symmetry;
 8000a22:	4b29      	ldr	r3, [pc, #164]	@ (8000ac8 <Update_Params_Based_On_Mode_Selected+0x160>)
		Update_Symmetry_with_Converted_Preset_Value(&presets_converted_array[(uint8_t)preset_selected - 1], &params);
 8000a24:	3801      	subs	r0, #1
	params_ptr->symmetry = preset_converted_ptr->symmetry;
 8000a26:	4341      	muls	r1, r0
 8000a28:	185b      	adds	r3, r3, r1
 8000a2a:	88db      	ldrh	r3, [r3, #6]
 8000a2c:	4920      	ldr	r1, [pc, #128]	@ (8000ab0 <Update_Params_Based_On_Mode_Selected+0x148>)
 8000a2e:	b29b      	uxth	r3, r3
 8000a30:	818b      	strh	r3, [r1, #12]
	if(phase_fsm.current_state == PC_MODE){
 8000a32:	7823      	ldrb	r3, [r4, #0]
 8000a34:	2b03      	cmp	r3, #3
 8000a36:	d10a      	bne.n	8000a4e <Update_Params_Based_On_Mode_Selected+0xe6>
	params_ptr->duty_delay_line_read_pointer_offset = preset_converted_ptr->phase;
 8000a38:	210a      	movs	r1, #10
		Update_Phase_with_Converted_Preset_Value(&presets_converted_array[(uint8_t)preset_selected - 1], &params);
 8000a3a:	4b22      	ldr	r3, [pc, #136]	@ (8000ac4 <Update_Params_Based_On_Mode_Selected+0x15c>)
 8000a3c:	7818      	ldrb	r0, [r3, #0]
	params_ptr->duty_delay_line_read_pointer_offset = preset_converted_ptr->phase;
 8000a3e:	4b22      	ldr	r3, [pc, #136]	@ (8000ac8 <Update_Params_Based_On_Mode_Selected+0x160>)
		Update_Phase_with_Converted_Preset_Value(&presets_converted_array[(uint8_t)preset_selected - 1], &params);
 8000a40:	3801      	subs	r0, #1
	params_ptr->duty_delay_line_read_pointer_offset = preset_converted_ptr->phase;
 8000a42:	4341      	muls	r1, r0
 8000a44:	185b      	adds	r3, r3, r1
 8000a46:	891b      	ldrh	r3, [r3, #8]
 8000a48:	4919      	ldr	r1, [pc, #100]	@ (8000ab0 <Update_Params_Based_On_Mode_Selected+0x148>)
 8000a4a:	b29b      	uxth	r3, r3
 8000a4c:	844b      	strh	r3, [r1, #34]	@ 0x22
	if(waveshape_fsm.current_state == CC_MODE){
 8000a4e:	7813      	ldrb	r3, [r2, #0]
 8000a50:	2b02      	cmp	r3, #2
 8000a52:	d103      	bne.n	8000a5c <Update_Params_Based_On_Mode_Selected+0xf4>
		Update_Waveshape_with_CC_Value(&CC_array[WAVESHAPE_ARR], &params);
 8000a54:	4916      	ldr	r1, [pc, #88]	@ (8000ab0 <Update_Params_Based_On_Mode_Selected+0x148>)
 8000a56:	481d      	ldr	r0, [pc, #116]	@ (8000acc <Update_Params_Based_On_Mode_Selected+0x164>)
 8000a58:	f7ff ff74 	bl	8000944 <Update_Waveshape_with_CC_Value>
	if(speed_fsm.current_state.shared_state == CC_MODE){
 8000a5c:	783b      	ldrb	r3, [r7, #0]
 8000a5e:	2b02      	cmp	r3, #2
 8000a60:	d104      	bne.n	8000a6c <Update_Params_Based_On_Mode_Selected+0x104>

uint8_t Update_Speed_with_CC_Value(volatile uint8_t *data, struct Params* params_ptr){

	uint16_t speed = (uint16_t)*data;
 8000a62:	4b1a      	ldr	r3, [pc, #104]	@ (8000acc <Update_Params_Based_On_Mode_Selected+0x164>)

	speed <<= 3; //convert to 10-bit
	params_ptr->speed = speed;
 8000a64:	4a12      	ldr	r2, [pc, #72]	@ (8000ab0 <Update_Params_Based_On_Mode_Selected+0x148>)
	uint16_t speed = (uint16_t)*data;
 8000a66:	785b      	ldrb	r3, [r3, #1]
	speed <<= 3; //convert to 10-bit
 8000a68:	00db      	lsls	r3, r3, #3
	params_ptr->speed = speed;
 8000a6a:	8113      	strh	r3, [r2, #8]
	if(depth_fsm.current_state == CC_MODE){
 8000a6c:	7833      	ldrb	r3, [r6, #0]
 8000a6e:	2b02      	cmp	r3, #2
 8000a70:	d104      	bne.n	8000a7c <Update_Params_Based_On_Mode_Selected+0x114>
	return 1;
}

uint8_t Update_Depth_with_CC_Value(volatile uint8_t *data, struct Params* params_ptr){

	uint8_t depth = (uint8_t)*data;
 8000a72:	4b16      	ldr	r3, [pc, #88]	@ (8000acc <Update_Params_Based_On_Mode_Selected+0x164>)
	params_ptr->depth = depth;
 8000a74:	4a0e      	ldr	r2, [pc, #56]	@ (8000ab0 <Update_Params_Based_On_Mode_Selected+0x148>)
	uint8_t depth = (uint8_t)*data;
 8000a76:	789b      	ldrb	r3, [r3, #2]
 8000a78:	b2db      	uxtb	r3, r3
	params_ptr->depth = depth;
 8000a7a:	7293      	strb	r3, [r2, #10]
	if(symmetry_fsm.current_state == CC_MODE){
 8000a7c:	782b      	ldrb	r3, [r5, #0]
 8000a7e:	2b02      	cmp	r3, #2
 8000a80:	d106      	bne.n	8000a90 <Update_Params_Based_On_Mode_Selected+0x128>
	return 1;
}

uint8_t Update_Symmetry_with_CC_Value(volatile uint8_t *data, struct Params* params_ptr){

	uint8_t symmetry = (uint8_t)*data;
 8000a82:	4b12      	ldr	r3, [pc, #72]	@ (8000acc <Update_Params_Based_On_Mode_Selected+0x164>)

	symmetry <<= 1; //convert to 8-bit
	params_ptr->symmetry = symmetry;
 8000a84:	4a0a      	ldr	r2, [pc, #40]	@ (8000ab0 <Update_Params_Based_On_Mode_Selected+0x148>)
	uint8_t symmetry = (uint8_t)*data;
 8000a86:	78db      	ldrb	r3, [r3, #3]
	symmetry <<= 1; //convert to 8-bit
 8000a88:	005b      	lsls	r3, r3, #1
	params_ptr->symmetry = symmetry;
 8000a8a:	b2db      	uxtb	r3, r3
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	8193      	strh	r3, [r2, #12]
	if(phase_fsm.current_state == CC_MODE){
 8000a90:	7823      	ldrb	r3, [r4, #0]
 8000a92:	2b02      	cmp	r3, #2
 8000a94:	d106      	bne.n	8000aa4 <Update_Params_Based_On_Mode_Selected+0x13c>
	return 1;
}

uint8_t Update_Phase_with_CC_Value(volatile uint8_t *data, struct Params* params_ptr){

	uint8_t phase = (uint8_t)*data;
 8000a96:	4b0d      	ldr	r3, [pc, #52]	@ (8000acc <Update_Params_Based_On_Mode_Selected+0x164>)

	phase <<= 2; //convert to 9-bit
	params_ptr->duty_delay_line_read_pointer_offset = phase;
 8000a98:	4a05      	ldr	r2, [pc, #20]	@ (8000ab0 <Update_Params_Based_On_Mode_Selected+0x148>)
	uint8_t phase = (uint8_t)*data;
 8000a9a:	791b      	ldrb	r3, [r3, #4]
	phase <<= 2; //convert to 9-bit
 8000a9c:	009b      	lsls	r3, r3, #2
	params_ptr->duty_delay_line_read_pointer_offset = phase;
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	b29b      	uxth	r3, r3
 8000aa2:	8453      	strh	r3, [r2, #34]	@ 0x22
}
 8000aa4:	2001      	movs	r0, #1
 8000aa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000aa8:	20000428 	.word	0x20000428
 8000aac:	20000cc8 	.word	0x20000cc8
 8000ab0:	20000cec 	.word	0x20000cec
 8000ab4:	2000042c 	.word	0x2000042c
 8000ab8:	2000042a 	.word	0x2000042a
 8000abc:	20000426 	.word	0x20000426
 8000ac0:	20000424 	.word	0x20000424
 8000ac4:	200004b1 	.word	0x200004b1
 8000ac8:	200004c4 	.word	0x200004c4
 8000acc:	20000494 	.word	0x20000494

08000ad0 <Set_Waveshape_to_CC_Mode_and_Value>:
	return 1;
}

uint8_t Set_Waveshape_to_CC_Mode_and_Value(uint8_t *data){

	waveshape_fsm.prev_state = waveshape_fsm.current_state;
 8000ad0:	4b05      	ldr	r3, [pc, #20]	@ (8000ae8 <Set_Waveshape_to_CC_Mode_and_Value+0x18>)
 8000ad2:	781a      	ldrb	r2, [r3, #0]
 8000ad4:	b2d2      	uxtb	r2, r2
 8000ad6:	705a      	strb	r2, [r3, #1]
	waveshape_fsm.current_state = CC_MODE;
 8000ad8:	2202      	movs	r2, #2
 8000ada:	701a      	strb	r2, [r3, #0]

	CC_array[WAVESHAPE_ARR] = *data;
 8000adc:	7802      	ldrb	r2, [r0, #0]
 8000ade:	4b03      	ldr	r3, [pc, #12]	@ (8000aec <Set_Waveshape_to_CC_Mode_and_Value+0x1c>)

	return 1;
}
 8000ae0:	2001      	movs	r0, #1
	CC_array[WAVESHAPE_ARR] = *data;
 8000ae2:	701a      	strb	r2, [r3, #0]
}
 8000ae4:	4770      	bx	lr
 8000ae6:	46c0      	nop			@ (mov r8, r8)
 8000ae8:	20000428 	.word	0x20000428
 8000aec:	20000494 	.word	0x20000494

08000af0 <Set_Speed_to_CC_Mode_and_Value>:

uint8_t Set_Speed_to_CC_Mode_and_Value(uint8_t *data){

	speed_fsm.prev_state.speed_exclusive_state = speed_fsm.current_state.speed_exclusive_state;
 8000af0:	4b05      	ldr	r3, [pc, #20]	@ (8000b08 <Set_Speed_to_CC_Mode_and_Value+0x18>)
 8000af2:	781a      	ldrb	r2, [r3, #0]
 8000af4:	b2d2      	uxtb	r2, r2
 8000af6:	705a      	strb	r2, [r3, #1]
	speed_fsm.current_state.speed_exclusive_state = CC_MODE;
 8000af8:	2202      	movs	r2, #2
 8000afa:	701a      	strb	r2, [r3, #0]

	CC_array[SPEED_ARR] = *data;
 8000afc:	7802      	ldrb	r2, [r0, #0]
 8000afe:	4b03      	ldr	r3, [pc, #12]	@ (8000b0c <Set_Speed_to_CC_Mode_and_Value+0x1c>)

	return 1;
}
 8000b00:	2001      	movs	r0, #1
	CC_array[SPEED_ARR] = *data;
 8000b02:	705a      	strb	r2, [r3, #1]
}
 8000b04:	4770      	bx	lr
 8000b06:	46c0      	nop			@ (mov r8, r8)
 8000b08:	2000042c 	.word	0x2000042c
 8000b0c:	20000494 	.word	0x20000494

08000b10 <Set_Depth_to_CC_Mode_and_Value>:

uint8_t Set_Depth_to_CC_Mode_and_Value(uint8_t *data){

	depth_fsm.prev_state = depth_fsm.current_state;
 8000b10:	4b05      	ldr	r3, [pc, #20]	@ (8000b28 <Set_Depth_to_CC_Mode_and_Value+0x18>)
 8000b12:	781a      	ldrb	r2, [r3, #0]
 8000b14:	b2d2      	uxtb	r2, r2
 8000b16:	705a      	strb	r2, [r3, #1]
	depth_fsm.current_state = CC_MODE;
 8000b18:	2202      	movs	r2, #2
 8000b1a:	701a      	strb	r2, [r3, #0]

	CC_array[DEPTH_ARR] = *data;
 8000b1c:	7802      	ldrb	r2, [r0, #0]
 8000b1e:	4b03      	ldr	r3, [pc, #12]	@ (8000b2c <Set_Depth_to_CC_Mode_and_Value+0x1c>)

	return 1;
}
 8000b20:	2001      	movs	r0, #1
	CC_array[DEPTH_ARR] = *data;
 8000b22:	709a      	strb	r2, [r3, #2]
}
 8000b24:	4770      	bx	lr
 8000b26:	46c0      	nop			@ (mov r8, r8)
 8000b28:	2000042a 	.word	0x2000042a
 8000b2c:	20000494 	.word	0x20000494

08000b30 <Set_Symmetry_to_CC_Mode_and_Value>:

uint8_t Set_Symmetry_to_CC_Mode_and_Value(uint8_t *data){

	symmetry_fsm.prev_state = symmetry_fsm.current_state;
 8000b30:	4b05      	ldr	r3, [pc, #20]	@ (8000b48 <Set_Symmetry_to_CC_Mode_and_Value+0x18>)
 8000b32:	781a      	ldrb	r2, [r3, #0]
 8000b34:	b2d2      	uxtb	r2, r2
 8000b36:	705a      	strb	r2, [r3, #1]
	symmetry_fsm.current_state = CC_MODE;
 8000b38:	2202      	movs	r2, #2
 8000b3a:	701a      	strb	r2, [r3, #0]

	CC_array[SYMMETRY_ARR] = *data;
 8000b3c:	7802      	ldrb	r2, [r0, #0]
 8000b3e:	4b03      	ldr	r3, [pc, #12]	@ (8000b4c <Set_Symmetry_to_CC_Mode_and_Value+0x1c>)

	return 1;
}
 8000b40:	2001      	movs	r0, #1
	CC_array[SYMMETRY_ARR] = *data;
 8000b42:	70da      	strb	r2, [r3, #3]
}
 8000b44:	4770      	bx	lr
 8000b46:	46c0      	nop			@ (mov r8, r8)
 8000b48:	20000426 	.word	0x20000426
 8000b4c:	20000494 	.word	0x20000494

08000b50 <Set_Phase_to_CC_Mode_and_Value>:

uint8_t Set_Phase_to_CC_Mode_and_Value(uint8_t *data){

	phase_fsm.prev_state = phase_fsm.current_state;
 8000b50:	4b05      	ldr	r3, [pc, #20]	@ (8000b68 <Set_Phase_to_CC_Mode_and_Value+0x18>)
 8000b52:	781a      	ldrb	r2, [r3, #0]
 8000b54:	b2d2      	uxtb	r2, r2
 8000b56:	705a      	strb	r2, [r3, #1]
	phase_fsm.current_state = CC_MODE;
 8000b58:	2202      	movs	r2, #2
 8000b5a:	701a      	strb	r2, [r3, #0]

	CC_array[PHASE_ARR] = *data;
 8000b5c:	7802      	ldrb	r2, [r0, #0]
 8000b5e:	4b03      	ldr	r3, [pc, #12]	@ (8000b6c <Set_Phase_to_CC_Mode_and_Value+0x1c>)

	return 1;
}
 8000b60:	2001      	movs	r0, #1
	CC_array[PHASE_ARR] = *data;
 8000b62:	711a      	strb	r2, [r3, #4]
}
 8000b64:	4770      	bx	lr
 8000b66:	46c0      	nop			@ (mov r8, r8)
 8000b68:	20000424 	.word	0x20000424
 8000b6c:	20000494 	.word	0x20000494

08000b70 <Set_All_Pots_to_PC_Mode>:

uint8_t Set_All_Pots_to_PC_Mode(void){

	waveshape_fsm.prev_state = waveshape_fsm.current_state;
 8000b70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ba8 <Set_All_Pots_to_PC_Mode+0x38>)

	phase_fsm.prev_state = phase_fsm.current_state;
	phase_fsm.current_state = PC_MODE;

	return 1;
}
 8000b72:	2001      	movs	r0, #1
	waveshape_fsm.prev_state = waveshape_fsm.current_state;
 8000b74:	7813      	ldrb	r3, [r2, #0]
 8000b76:	b2db      	uxtb	r3, r3
 8000b78:	7053      	strb	r3, [r2, #1]
	waveshape_fsm.current_state = PC_MODE;
 8000b7a:	2303      	movs	r3, #3
 8000b7c:	7013      	strb	r3, [r2, #0]
	speed_fsm.prev_state.speed_exclusive_state = speed_fsm.current_state.speed_exclusive_state;
 8000b7e:	4a0b      	ldr	r2, [pc, #44]	@ (8000bac <Set_All_Pots_to_PC_Mode+0x3c>)
 8000b80:	7811      	ldrb	r1, [r2, #0]
 8000b82:	b2c9      	uxtb	r1, r1
 8000b84:	7051      	strb	r1, [r2, #1]
	speed_fsm.current_state.shared_state = PC_MODE;
 8000b86:	7013      	strb	r3, [r2, #0]
	depth_fsm.prev_state = depth_fsm.current_state;
 8000b88:	4a09      	ldr	r2, [pc, #36]	@ (8000bb0 <Set_All_Pots_to_PC_Mode+0x40>)
 8000b8a:	7811      	ldrb	r1, [r2, #0]
 8000b8c:	b2c9      	uxtb	r1, r1
 8000b8e:	7051      	strb	r1, [r2, #1]
	depth_fsm.current_state = PC_MODE;
 8000b90:	7013      	strb	r3, [r2, #0]
	symmetry_fsm.prev_state = symmetry_fsm.current_state;
 8000b92:	4a08      	ldr	r2, [pc, #32]	@ (8000bb4 <Set_All_Pots_to_PC_Mode+0x44>)
 8000b94:	7811      	ldrb	r1, [r2, #0]
 8000b96:	b2c9      	uxtb	r1, r1
 8000b98:	7051      	strb	r1, [r2, #1]
	symmetry_fsm.current_state = PC_MODE;
 8000b9a:	7013      	strb	r3, [r2, #0]
	phase_fsm.prev_state = phase_fsm.current_state;
 8000b9c:	4a06      	ldr	r2, [pc, #24]	@ (8000bb8 <Set_All_Pots_to_PC_Mode+0x48>)
 8000b9e:	7811      	ldrb	r1, [r2, #0]
 8000ba0:	b2c9      	uxtb	r1, r1
 8000ba2:	7051      	strb	r1, [r2, #1]
	phase_fsm.current_state = PC_MODE;
 8000ba4:	7013      	strb	r3, [r2, #0]
}
 8000ba6:	4770      	bx	lr
 8000ba8:	20000428 	.word	0x20000428
 8000bac:	2000042c 	.word	0x2000042c
 8000bb0:	2000042a 	.word	0x2000042a
 8000bb4:	20000426 	.word	0x20000426
 8000bb8:	20000424 	.word	0x20000424

08000bbc <Store_Params_as_User_Preset>:
uint8_t Store_Params_as_User_Preset(enum Preset_Selected preset,
									volatile struct Params *params_ptr,
									volatile enum Validate *user_presets_used_array_ptr,
									volatile struct Preset **user_presets_array_ptr,
									const struct Preset **factory_presets_array_ptr,
									volatile struct Preset_Converted *presets_converted_array_ptr){
 8000bbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000bbe:	0004      	movs	r4, r0
	//this function takes whatever the params for the pots are currently set to, regardless of CC, PC, etc.
	//and stores them to a given preset

	uint8_t preset_index = (uint8_t)preset - 1;

	*(user_presets_used_array_ptr + preset_index) = YES;
 8000bc0:	2701      	movs	r7, #1
									volatile struct Preset_Converted *presets_converted_array_ptr){
 8000bc2:	001e      	movs	r6, r3
	uint8_t preset_index = (uint8_t)preset - 1;
 8000bc4:	3c01      	subs	r4, #1
	*(user_presets_used_array_ptr + preset_index) = YES;
 8000bc6:	b2e4      	uxtb	r4, r4
 8000bc8:	1913      	adds	r3, r2, r4
 8000bca:	701f      	strb	r7, [r3, #0]

	Convert_All_Params_Values_for_Preset(params_ptr, *(user_presets_array_ptr + preset_index));
 8000bcc:	00a4      	lsls	r4, r4, #2
									volatile struct Preset_Converted *presets_converted_array_ptr){
 8000bce:	0008      	movs	r0, r1
	Convert_All_Params_Values_for_Preset(params_ptr, *(user_presets_array_ptr + preset_index));
 8000bd0:	59a1      	ldr	r1, [r4, r6]
									volatile struct Preset_Converted *presets_converted_array_ptr){
 8000bd2:	0015      	movs	r5, r2
	Convert_All_Params_Values_for_Preset(params_ptr, *(user_presets_array_ptr + preset_index));
 8000bd4:	f7ff fcb9 	bl	800054a <Convert_All_Params_Values_for_Preset>
	Update_Converted_Preset_Array_with_User_or_Factory_Presets(presets_converted_array_ptr,
 8000bd8:	2304      	movs	r3, #4
 8000bda:	0029      	movs	r1, r5
 8000bdc:	9300      	str	r3, [sp, #0]
 8000bde:	9a08      	ldr	r2, [sp, #32]
 8000be0:	0033      	movs	r3, r6
 8000be2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000be4:	f7ff fe69 	bl	80008ba <Update_Converted_Preset_Array_with_User_or_Factory_Presets>
																factory_presets_array_ptr,
																user_presets_array_ptr,
																NUM_PRESETS);

	return 1;
}
 8000be8:	0038      	movs	r0, r7
 8000bea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08000bec <Set_to_PC_Mode>:

uint8_t Set_to_PC_Mode(enum Preset_Selected preset){
 8000bec:	b510      	push	{r4, lr}

	preset_selected = preset;
 8000bee:	4b06      	ldr	r3, [pc, #24]	@ (8000c08 <Set_to_PC_Mode+0x1c>)
 8000bf0:	7018      	strb	r0, [r3, #0]
	Set_All_Pots_to_PC_Mode();
 8000bf2:	f7ff ffbd 	bl	8000b70 <Set_All_Pots_to_PC_Mode>
	Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 8000bf6:	2108      	movs	r1, #8
 8000bf8:	4804      	ldr	r0, [pc, #16]	@ (8000c0c <Set_to_PC_Mode+0x20>)
 8000bfa:	f004 f8cc 	bl	8004d96 <Clear_Status_Bit>
	Update_Params_Based_On_Mode_Selected(); // Update parameters immediately with preset values
 8000bfe:	f7ff feb3 	bl	8000968 <Update_Params_Based_On_Mode_Selected>

	return 1;
}
 8000c02:	2001      	movs	r0, #1
 8000c04:	bd10      	pop	{r4, pc}
 8000c06:	46c0      	nop			@ (mov r8, r8)
 8000c08:	200004b1 	.word	0x200004b1
 8000c0c:	20000d28 	.word	0x20000d28

08000c10 <Set_LED_to_State>:

//VARIABLE DEFINITIONS
volatile uint8_t LED_counter = 0;
volatile uint32_t led_blink_period = LED_BLINK_PERIOD;

uint8_t Set_LED_to_State(volatile struct LED_FSM *LED_FSM_ptr, enum LED_States desired_state){
 8000c10:	b530      	push	{r4, r5, lr}

	if(desired_state == LED_CONFIRM){
 8000c12:	2907      	cmp	r1, #7
 8000c14:	d114      	bne.n	8000c40 <Set_LED_to_State+0x30>

		if(LED_fsm.current_state != LED_CONFIRM){
 8000c16:	4b10      	ldr	r3, [pc, #64]	@ (8000c58 <Set_LED_to_State+0x48>)
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	2b07      	cmp	r3, #7
 8000c1c:	d00a      	beq.n	8000c34 <Set_LED_to_State+0x24>

			__HAL_TIM_SET_COUNTER(&htim14, 0);
 8000c1e:	2400      	movs	r4, #0
			led_blink_period = LED_BLINK_PERIOD >> 1;
 8000c20:	2596      	movs	r5, #150	@ 0x96
			__HAL_TIM_SET_COUNTER(&htim14, 0);
 8000c22:	4b0e      	ldr	r3, [pc, #56]	@ (8000c5c <Set_LED_to_State+0x4c>)
 8000c24:	681a      	ldr	r2, [r3, #0]
			led_blink_period = LED_BLINK_PERIOD >> 1;
 8000c26:	4b0e      	ldr	r3, [pc, #56]	@ (8000c60 <Set_LED_to_State+0x50>)
			__HAL_TIM_SET_COUNTER(&htim14, 0);
 8000c28:	6254      	str	r4, [r2, #36]	@ 0x24
	else{

		if(LED_FSM_ptr->current_state != desired_state){

			__HAL_TIM_SET_COUNTER(&htim14, 0);
			led_blink_period = LED_BLINK_PERIOD;
 8000c2a:	601d      	str	r5, [r3, #0]
			LED_counter = 0;
 8000c2c:	4d0d      	ldr	r5, [pc, #52]	@ (8000c64 <Set_LED_to_State+0x54>)
 8000c2e:	702c      	strb	r4, [r5, #0]
			__HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, led_blink_period);
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	6353      	str	r3, [r2, #52]	@ 0x34
		}
	}

	LED_FSM_ptr->prev_state = LED_FSM_ptr->current_state;
 8000c34:	7803      	ldrb	r3, [r0, #0]
 8000c36:	b2db      	uxtb	r3, r3
 8000c38:	7043      	strb	r3, [r0, #1]
	LED_FSM_ptr->current_state = desired_state;
 8000c3a:	7001      	strb	r1, [r0, #0]

	return 1;
}
 8000c3c:	2001      	movs	r0, #1
 8000c3e:	bd30      	pop	{r4, r5, pc}
		if(LED_FSM_ptr->current_state != desired_state){
 8000c40:	7803      	ldrb	r3, [r0, #0]
 8000c42:	428b      	cmp	r3, r1
 8000c44:	d0f6      	beq.n	8000c34 <Set_LED_to_State+0x24>
			__HAL_TIM_SET_COUNTER(&htim14, 0);
 8000c46:	2400      	movs	r4, #0
			led_blink_period = LED_BLINK_PERIOD;
 8000c48:	2596      	movs	r5, #150	@ 0x96
			__HAL_TIM_SET_COUNTER(&htim14, 0);
 8000c4a:	4b04      	ldr	r3, [pc, #16]	@ (8000c5c <Set_LED_to_State+0x4c>)
			led_blink_period = LED_BLINK_PERIOD;
 8000c4c:	006d      	lsls	r5, r5, #1
			__HAL_TIM_SET_COUNTER(&htim14, 0);
 8000c4e:	681a      	ldr	r2, [r3, #0]
			led_blink_period = LED_BLINK_PERIOD;
 8000c50:	4b03      	ldr	r3, [pc, #12]	@ (8000c60 <Set_LED_to_State+0x50>)
			__HAL_TIM_SET_COUNTER(&htim14, 0);
 8000c52:	6254      	str	r4, [r2, #36]	@ 0x24
			led_blink_period = LED_BLINK_PERIOD;
 8000c54:	e7e9      	b.n	8000c2a <Set_LED_to_State+0x1a>
 8000c56:	46c0      	nop			@ (mov r8, r8)
 8000c58:	20000420 	.word	0x20000420
 8000c5c:	20000ac4 	.word	0x20000ac4
 8000c60:	20000014 	.word	0x20000014
 8000c64:	2000050c 	.word	0x2000050c

08000c68 <Is_Status_Byte>:
volatile struct MIDI_Data MIDI_data = {.MIDI_data_buffer = 0};

//FUNCTION DEFINITIONS
enum Validate Is_Status_Byte(volatile uint8_t *data){

	uint8_t MSB = *data;
 8000c68:	7800      	ldrb	r0, [r0, #0]
	}
	else{ //data byte

		return (enum Validate)NO;
	}
}
 8000c6a:	09c0      	lsrs	r0, r0, #7
 8000c6c:	4770      	bx	lr

08000c6e <Is_Data_Byte>:

enum Validate Is_Data_Byte(volatile uint8_t *data){

	uint8_t MSB = *data;
 8000c6e:	7803      	ldrb	r3, [r0, #0]
	}
	else{ //data byte

		return (enum Validate)YES;
	}
}
 8000c70:	2001      	movs	r0, #1
	MSB >>= 7;
 8000c72:	09db      	lsrs	r3, r3, #7
}
 8000c74:	4058      	eors	r0, r3
 8000c76:	4770      	bx	lr

08000c78 <Is_PC_Status_Byte>:

	uint8_t source;
	uint8_t temp_data;

	source = (uint8_t)CHANNEL_VOICE_PROGRAM_CHANGE >> 4;
	temp_data = *data >> 4;
 8000c78:	7800      	ldrb	r0, [r0, #0]

	if(temp_data == source){
 8000c7a:	0900      	lsrs	r0, r0, #4
 8000c7c:	380c      	subs	r0, #12
 8000c7e:	4243      	negs	r3, r0
 8000c80:	4158      	adcs	r0, r3
	}
	else{

		return (enum Validate)NO;
	}
}
 8000c82:	b2c0      	uxtb	r0, r0
 8000c84:	4770      	bx	lr

08000c86 <Is_CC_Status_Byte>:

	uint8_t source;
	uint8_t temp_data;

	source = (uint8_t)CHANNEL_VOICE_CONTROL_CHANGE >> 4;
	temp_data = *data >> 4;
 8000c86:	7800      	ldrb	r0, [r0, #0]

	if(temp_data == source){
 8000c88:	0900      	lsrs	r0, r0, #4
 8000c8a:	380b      	subs	r0, #11
 8000c8c:	4243      	negs	r3, r0
 8000c8e:	4158      	adcs	r0, r3
	}
	else{

		return (enum Validate)NO;
	}
}
 8000c90:	b2c0      	uxtb	r0, r0
 8000c92:	4770      	bx	lr

08000c94 <Is_Utilised_Channel_Mode_CC_First_Data_Byte>:

enum Validate Is_Utilised_Channel_Mode_CC_First_Data_Byte(volatile uint8_t *first_data_byte){

	if(*first_data_byte >= CHANNEL_MODE_CC_THRESHOLD){
 8000c94:	7802      	ldrb	r2, [r0, #0]
enum Validate Is_Utilised_Channel_Mode_CC_First_Data_Byte(volatile uint8_t *first_data_byte){
 8000c96:	0003      	movs	r3, r0

			return (enum Validate)YES;
		}
		else{

			return (enum Validate)NO;
 8000c98:	2000      	movs	r0, #0
	if(*first_data_byte >= CHANNEL_MODE_CC_THRESHOLD){
 8000c9a:	2a77      	cmp	r2, #119	@ 0x77
 8000c9c:	d90e      	bls.n	8000cbc <Is_Utilised_Channel_Mode_CC_First_Data_Byte+0x28>
		if(*first_data_byte == RESET_ALL_CONTROLLERS){ //put all pots into CC mode and set to 50%
 8000c9e:	781a      	ldrb	r2, [r3, #0]
			return (enum Validate)YES;
 8000ca0:	3001      	adds	r0, #1
		if(*first_data_byte == RESET_ALL_CONTROLLERS){ //put all pots into CC mode and set to 50%
 8000ca2:	2a79      	cmp	r2, #121	@ 0x79
 8000ca4:	d00a      	beq.n	8000cbc <Is_Utilised_Channel_Mode_CC_First_Data_Byte+0x28>
		else if(*first_data_byte == LOCAL_CONTROL){
 8000ca6:	781a      	ldrb	r2, [r3, #0]
 8000ca8:	2a7a      	cmp	r2, #122	@ 0x7a
 8000caa:	d007      	beq.n	8000cbc <Is_Utilised_Channel_Mode_CC_First_Data_Byte+0x28>
		else if(*first_data_byte == OMNI_MODE_ON){
 8000cac:	781a      	ldrb	r2, [r3, #0]
 8000cae:	2a7d      	cmp	r2, #125	@ 0x7d
 8000cb0:	d004      	beq.n	8000cbc <Is_Utilised_Channel_Mode_CC_First_Data_Byte+0x28>
		else if(*first_data_byte == OMNI_MODE_OFF){
 8000cb2:	7818      	ldrb	r0, [r3, #0]
 8000cb4:	387c      	subs	r0, #124	@ 0x7c
 8000cb6:	4243      	negs	r3, r0
 8000cb8:	4158      	adcs	r0, r3
 8000cba:	b2c0      	uxtb	r0, r0
	}
	else{

		return (enum Validate)NO;
	}
}
 8000cbc:	4770      	bx	lr

08000cbe <Is_Utilised_CC_First_Data_Byte>:

enum Validate Is_Utilised_CC_First_Data_Byte(volatile uint8_t *first_data_byte){

	if(*first_data_byte >= CHANNEL_MODE_CC_THRESHOLD){
 8000cbe:	7802      	ldrb	r2, [r0, #0]
enum Validate Is_Utilised_CC_First_Data_Byte(volatile uint8_t *first_data_byte){
 8000cc0:	0003      	movs	r3, r0

		return (enum Validate)NO;
 8000cc2:	2000      	movs	r0, #0
	if(*first_data_byte >= CHANNEL_MODE_CC_THRESHOLD){
 8000cc4:	2a77      	cmp	r2, #119	@ 0x77
 8000cc6:	d811      	bhi.n	8000cec <Is_Utilised_CC_First_Data_Byte+0x2e>
	}
	else{

		if(*first_data_byte == WAVESHAPE_CC){
 8000cc8:	781a      	ldrb	r2, [r3, #0]

			return (enum Validate)YES;
 8000cca:	3001      	adds	r0, #1
		if(*first_data_byte == WAVESHAPE_CC){
 8000ccc:	2a14      	cmp	r2, #20
 8000cce:	d00d      	beq.n	8000cec <Is_Utilised_CC_First_Data_Byte+0x2e>
		}
		else if(*first_data_byte == SPEED_CC){
 8000cd0:	781a      	ldrb	r2, [r3, #0]
 8000cd2:	2a15      	cmp	r2, #21
 8000cd4:	d00a      	beq.n	8000cec <Is_Utilised_CC_First_Data_Byte+0x2e>

			return (enum Validate)YES;
		}
		else if(*first_data_byte == DEPTH_CC){
 8000cd6:	781a      	ldrb	r2, [r3, #0]
 8000cd8:	2a16      	cmp	r2, #22
 8000cda:	d007      	beq.n	8000cec <Is_Utilised_CC_First_Data_Byte+0x2e>

			return (enum Validate)YES;
		}
		else if(*first_data_byte == SYMMETRY_CC){
 8000cdc:	781a      	ldrb	r2, [r3, #0]
 8000cde:	2a17      	cmp	r2, #23
 8000ce0:	d004      	beq.n	8000cec <Is_Utilised_CC_First_Data_Byte+0x2e>

			return (enum Validate)YES;
		}
		else if(*first_data_byte == PHASE_CC){
 8000ce2:	7818      	ldrb	r0, [r3, #0]
 8000ce4:	3818      	subs	r0, #24
 8000ce6:	4243      	negs	r3, r0
 8000ce8:	4158      	adcs	r0, r3
 8000cea:	b2c0      	uxtb	r0, r0
		else{

			return (enum Validate)NO;
		}
	}
}
 8000cec:	4770      	bx	lr

08000cee <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte>:

enum Validate Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte(volatile uint8_t *first_data_byte, volatile uint8_t *second_data_byte){

	if(*first_data_byte == RESET_ALL_CONTROLLERS){
 8000cee:	7803      	ldrb	r3, [r0, #0]
 8000cf0:	2b79      	cmp	r3, #121	@ 0x79
 8000cf2:	d101      	bne.n	8000cf8 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0xa>
			return (enum Validate)NO;
		}
	}
	else if(*first_data_byte == OMNI_MODE_ON){

		if((*second_data_byte == 0)){
 8000cf4:	7808      	ldrb	r0, [r1, #0]
 8000cf6:	e008      	b.n	8000d0a <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x1c>
	else if(*first_data_byte == LOCAL_CONTROL){
 8000cf8:	7803      	ldrb	r3, [r0, #0]
 8000cfa:	2b7a      	cmp	r3, #122	@ 0x7a
 8000cfc:	d109      	bne.n	8000d12 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x24>
		if((*second_data_byte == 0) || (*second_data_byte == 127)){
 8000cfe:	780b      	ldrb	r3, [r1, #0]
			return (enum Validate)YES;
 8000d00:	2001      	movs	r0, #1
		if((*second_data_byte == 0) || (*second_data_byte == 127)){
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d00c      	beq.n	8000d20 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x32>
 8000d06:	7808      	ldrb	r0, [r1, #0]
 8000d08:	387f      	subs	r0, #127	@ 0x7f
		if((*second_data_byte == 0)){
 8000d0a:	4243      	negs	r3, r0
 8000d0c:	4158      	adcs	r0, r3
 8000d0e:	b2c0      	uxtb	r0, r0
 8000d10:	e006      	b.n	8000d20 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x32>
	else if(*first_data_byte == OMNI_MODE_OFF){
 8000d12:	7803      	ldrb	r3, [r0, #0]
 8000d14:	2b7c      	cmp	r3, #124	@ 0x7c
 8000d16:	d0ed      	beq.n	8000cf4 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x6>
	else if(*first_data_byte == OMNI_MODE_ON){
 8000d18:	7803      	ldrb	r3, [r0, #0]
			return (enum Validate)NO;
 8000d1a:	2000      	movs	r0, #0
	else if(*first_data_byte == OMNI_MODE_ON){
 8000d1c:	2b7d      	cmp	r3, #125	@ 0x7d
 8000d1e:	d0e9      	beq.n	8000cf4 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x6>
	}
	else{

		return (enum Validate)NO; //should not even be called if first data byte is always valid
	}
}
 8000d20:	4770      	bx	lr

08000d22 <Is_Sysex_Start_Status_Byte>:
	return 1;
}

enum Validate Is_Sysex_Start_Status_Byte(volatile uint8_t *data){

	if(*data == (uint8_t)SYSTEM_EXCLUSIVE_START){
 8000d22:	7800      	ldrb	r0, [r0, #0]
 8000d24:	38f0      	subs	r0, #240	@ 0xf0
 8000d26:	4243      	negs	r3, r0
 8000d28:	4158      	adcs	r0, r3
	}
	else{

		return (enum Validate)NO;
	}
}
 8000d2a:	b2c0      	uxtb	r0, r0
 8000d2c:	4770      	bx	lr

08000d2e <Is_Channelised_Status_Byte_On_Basic_Channel>:

		return (enum Validate)NO;
	}
}

enum Validate Is_Channelised_Status_Byte_On_Basic_Channel(volatile uint8_t *data, volatile enum MIDI_Channel MIDI_basic_channel){
 8000d2e:	b082      	sub	sp, #8
 8000d30:	466b      	mov	r3, sp

	uint8_t ch = *data & 0x0F;
	uint8_t b_ch = (uint8_t)MIDI_basic_channel;

	if(ch == b_ch){
 8000d32:	220f      	movs	r2, #15
enum Validate Is_Channelised_Status_Byte_On_Basic_Channel(volatile uint8_t *data, volatile enum MIDI_Channel MIDI_basic_channel){
 8000d34:	71d9      	strb	r1, [r3, #7]
	uint8_t ch = *data & 0x0F;
 8000d36:	7800      	ldrb	r0, [r0, #0]
enum Validate Is_Channelised_Status_Byte_On_Basic_Channel(volatile uint8_t *data, volatile enum MIDI_Channel MIDI_basic_channel){
 8000d38:	3307      	adds	r3, #7
	uint8_t b_ch = (uint8_t)MIDI_basic_channel;
 8000d3a:	781b      	ldrb	r3, [r3, #0]
	if(ch == b_ch){
 8000d3c:	4010      	ands	r0, r2
 8000d3e:	1ac0      	subs	r0, r0, r3
 8000d40:	4243      	negs	r3, r0
 8000d42:	4158      	adcs	r0, r3
	}
	else{

		return (enum Validate)NO;
	}
}
 8000d44:	b2c0      	uxtb	r0, r0
 8000d46:	b002      	add	sp, #8
 8000d48:	4770      	bx	lr

08000d4a <Is_Data_Buffer_Empty>:

enum Validate Is_Data_Buffer_Empty(volatile struct MIDI_Data *MIDI_data_struct){
 8000d4a:	2200      	movs	r2, #0

	uint16_t sum = 0;
 8000d4c:	0013      	movs	r3, r2

	for(uint8_t i = 0; i < sizeof(MIDI_data_struct->MIDI_data_buffer); i++){

		sum += MIDI_data_struct->MIDI_data_buffer[i];
 8000d4e:	5c81      	ldrb	r1, [r0, r2]
	for(uint8_t i = 0; i < sizeof(MIDI_data_struct->MIDI_data_buffer); i++){
 8000d50:	3201      	adds	r2, #1
		sum += MIDI_data_struct->MIDI_data_buffer[i];
 8000d52:	18cb      	adds	r3, r1, r3
 8000d54:	b29b      	uxth	r3, r3
	for(uint8_t i = 0; i < sizeof(MIDI_data_struct->MIDI_data_buffer); i++){
 8000d56:	2a0a      	cmp	r2, #10
 8000d58:	d1f9      	bne.n	8000d4e <Is_Data_Buffer_Empty+0x4>
	}

	if(sum == 0){
 8000d5a:	425a      	negs	r2, r3
 8000d5c:	4153      	adcs	r3, r2
	}
	else{

		return (enum Validate)NO;
	}
}
 8000d5e:	b2d8      	uxtb	r0, r3
 8000d60:	4770      	bx	lr

08000d62 <Clear_Data_Buffer>:
			return 1;
		}
	}
}

uint8_t Clear_Data_Buffer(volatile struct MIDI_Data *MIDI_data_struct){
 8000d62:	2300      	movs	r3, #0

	for(uint8_t i = 0; i < sizeof(MIDI_data_struct->MIDI_data_buffer); i++){

		MIDI_data_struct->MIDI_data_buffer[i] = 0;
 8000d64:	001a      	movs	r2, r3
 8000d66:	54c2      	strb	r2, [r0, r3]
	for(uint8_t i = 0; i < sizeof(MIDI_data_struct->MIDI_data_buffer); i++){
 8000d68:	3301      	adds	r3, #1
 8000d6a:	2b0a      	cmp	r3, #10
 8000d6c:	d1fb      	bne.n	8000d66 <Clear_Data_Buffer+0x4>
	}

	return 1;
}
 8000d6e:	2001      	movs	r0, #1
 8000d70:	4770      	bx	lr

08000d72 <Is_Program_Change_Data_Byte_In_Range>:

enum Validate Is_Program_Change_Data_Byte_In_Range(volatile uint8_t *PC_data, uint8_t size_of_factory_or_user_array){

	if(*PC_data < size_of_factory_or_user_array){
 8000d72:	7800      	ldrb	r0, [r0, #0]
	}
	else{

		return (enum Validate)NO;
	}
}
 8000d74:	4288      	cmp	r0, r1
 8000d76:	4180      	sbcs	r0, r0
 8000d78:	4240      	negs	r0, r0
 8000d7a:	4770      	bx	lr

08000d7c <Is_System_Real_Time_Status_Byte>:

enum Validate Is_System_Real_Time_Status_Byte(volatile uint8_t *data){

	if(*data == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8000d7c:	7802      	ldrb	r2, [r0, #0]
enum Validate Is_System_Real_Time_Status_Byte(volatile uint8_t *data){
 8000d7e:	0003      	movs	r3, r0
		return (enum Validate)YES;
 8000d80:	2001      	movs	r0, #1
	if(*data == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8000d82:	2af8      	cmp	r2, #248	@ 0xf8
 8000d84:	d010      	beq.n	8000da8 <Is_System_Real_Time_Status_Byte+0x2c>
	}
	else if(*data == SYSTEM_REAL_TIME_START){
 8000d86:	781a      	ldrb	r2, [r3, #0]
 8000d88:	2afa      	cmp	r2, #250	@ 0xfa
 8000d8a:	d00d      	beq.n	8000da8 <Is_System_Real_Time_Status_Byte+0x2c>
		return (enum Validate)YES;
	}
	else if(*data == SYSTEM_REAL_TIME_CONTINUE){
 8000d8c:	781a      	ldrb	r2, [r3, #0]
 8000d8e:	2afb      	cmp	r2, #251	@ 0xfb
 8000d90:	d00a      	beq.n	8000da8 <Is_System_Real_Time_Status_Byte+0x2c>
		return (enum Validate)YES;
	}
	else if(*data == SYSTEM_REAL_TIME_STOP){
 8000d92:	781a      	ldrb	r2, [r3, #0]
 8000d94:	2afc      	cmp	r2, #252	@ 0xfc
 8000d96:	d007      	beq.n	8000da8 <Is_System_Real_Time_Status_Byte+0x2c>
		return (enum Validate)YES;
	}
	else if(*data == SYSTEM_REAL_TIME_ACTIVE_SENSING){
 8000d98:	781a      	ldrb	r2, [r3, #0]
 8000d9a:	2afe      	cmp	r2, #254	@ 0xfe
 8000d9c:	d004      	beq.n	8000da8 <Is_System_Real_Time_Status_Byte+0x2c>
		return (enum Validate)YES;
	}
	else if(*data == SYSTEM_REAL_TIME_RESET){
 8000d9e:	7818      	ldrb	r0, [r3, #0]
 8000da0:	38ff      	subs	r0, #255	@ 0xff
 8000da2:	4243      	negs	r3, r0
 8000da4:	4158      	adcs	r0, r3
 8000da6:	b2c0      	uxtb	r0, r0
		return (enum Validate)YES;
	}
	else{
		return (enum Validate)NO;
	}
}
 8000da8:	4770      	bx	lr

08000daa <Is_OMNI_On>:

enum Validate Is_OMNI_On(volatile uint32_t *statuses_ptr){

	uint8_t omni_mode = Get_Status_Bit(statuses_ptr, MIDI_Channel_Voice_Mode);
 8000daa:	2180      	movs	r1, #128	@ 0x80
enum Validate Is_OMNI_On(volatile uint32_t *statuses_ptr){
 8000dac:	b510      	push	{r4, lr}
	uint8_t omni_mode = Get_Status_Bit(statuses_ptr, MIDI_Channel_Voice_Mode);
 8000dae:	00c9      	lsls	r1, r1, #3
 8000db0:	f003 ffd1 	bl	8004d56 <Get_Status_Bit>

	if(omni_mode == 1){
 8000db4:	3801      	subs	r0, #1
 8000db6:	4243      	negs	r3, r0
 8000db8:	4158      	adcs	r0, r3
	}
	else{

		return (enum Validate)NO;
	}
}
 8000dba:	b2c0      	uxtb	r0, r0
 8000dbc:	bd10      	pop	{r4, pc}

08000dbe <Reset_and_Stop_MIDI_Software_Timer>:

uint8_t Reset_and_Stop_MIDI_Software_Timer(uint32_t *midi_counter_ptr, volatile uint32_t *statuses_ptr){
 8000dbe:	b570      	push	{r4, r5, r6, lr}
 8000dc0:	000c      	movs	r4, r1

	Clear_Status_Bit(statuses_ptr, Software_MIDI_Timer_Is_Running);
 8000dc2:	2180      	movs	r1, #128	@ 0x80
uint8_t Reset_and_Stop_MIDI_Software_Timer(uint32_t *midi_counter_ptr, volatile uint32_t *statuses_ptr){
 8000dc4:	0005      	movs	r5, r0
	Clear_Status_Bit(statuses_ptr, Software_MIDI_Timer_Is_Running);
 8000dc6:	0049      	lsls	r1, r1, #1
 8000dc8:	0020      	movs	r0, r4
 8000dca:	f003 ffe4 	bl	8004d96 <Clear_Status_Bit>
	Clear_Status_Bit(statuses_ptr, Software_MIDI_Timer_Has_Timed_Out);
 8000dce:	2180      	movs	r1, #128	@ 0x80
 8000dd0:	0020      	movs	r0, r4
 8000dd2:	0089      	lsls	r1, r1, #2
 8000dd4:	f003 ffdf 	bl	8004d96 <Clear_Status_Bit>
	*midi_counter_ptr = 0;
 8000dd8:	2300      	movs	r3, #0

	return 1;
}
 8000dda:	2001      	movs	r0, #1
	*midi_counter_ptr = 0;
 8000ddc:	602b      	str	r3, [r5, #0]
}
 8000dde:	bd70      	pop	{r4, r5, r6, pc}

08000de0 <Reset_All_Controllers>:

uint8_t Reset_All_Controllers(struct Params *params_ptr, struct Delay_Line* delay_line_ptr){
 8000de0:	b530      	push	{r4, r5, lr}

	//Store previous states
	waveshape_fsm.prev_state = waveshape_fsm.current_state;
 8000de2:	4d11      	ldr	r5, [pc, #68]	@ (8000e28 <Reset_All_Controllers+0x48>)
	speed_fsm.prev_state.speed_exclusive_state = speed_fsm.current_state.speed_exclusive_state;
 8000de4:	4c11      	ldr	r4, [pc, #68]	@ (8000e2c <Reset_All_Controllers+0x4c>)
	waveshape_fsm.prev_state = waveshape_fsm.current_state;
 8000de6:	782b      	ldrb	r3, [r5, #0]
	depth_fsm.prev_state = depth_fsm.current_state;
 8000de8:	4811      	ldr	r0, [pc, #68]	@ (8000e30 <Reset_All_Controllers+0x50>)
	waveshape_fsm.prev_state = waveshape_fsm.current_state;
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	706b      	strb	r3, [r5, #1]
	speed_fsm.prev_state.speed_exclusive_state = speed_fsm.current_state.speed_exclusive_state;
 8000dee:	7823      	ldrb	r3, [r4, #0]
	symmetry_fsm.prev_state = symmetry_fsm.current_state;
 8000df0:	4910      	ldr	r1, [pc, #64]	@ (8000e34 <Reset_All_Controllers+0x54>)
	speed_fsm.prev_state.speed_exclusive_state = speed_fsm.current_state.speed_exclusive_state;
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	7063      	strb	r3, [r4, #1]
	depth_fsm.prev_state = depth_fsm.current_state;
 8000df6:	7803      	ldrb	r3, [r0, #0]
	phase_fsm.prev_state = phase_fsm.current_state;
 8000df8:	4a0f      	ldr	r2, [pc, #60]	@ (8000e38 <Reset_All_Controllers+0x58>)
	depth_fsm.prev_state = depth_fsm.current_state;
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	7043      	strb	r3, [r0, #1]
	symmetry_fsm.prev_state = symmetry_fsm.current_state;
 8000dfe:	780b      	ldrb	r3, [r1, #0]
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	704b      	strb	r3, [r1, #1]
	phase_fsm.prev_state = phase_fsm.current_state;
 8000e04:	7813      	ldrb	r3, [r2, #0]
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	7053      	strb	r3, [r2, #1]

	//Put all pots into CC mode
	waveshape_fsm.current_state = CC_MODE;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	702b      	strb	r3, [r5, #0]
	speed_fsm.current_state.speed_exclusive_state = CC_MODE;
 8000e0e:	7023      	strb	r3, [r4, #0]
	depth_fsm.current_state = CC_MODE;
 8000e10:	7003      	strb	r3, [r0, #0]
	symmetry_fsm.current_state = CC_MODE;
 8000e12:	700b      	strb	r3, [r1, #0]
	phase_fsm.current_state = CC_MODE;
 8000e14:	7013      	strb	r3, [r2, #0]

	uint8_t data = 127 >> 1;

	for(uint8_t index = 0; index < NUM_POTS; index++){

		CC_array[index] = data;
 8000e16:	223f      	movs	r2, #63	@ 0x3f
 8000e18:	4b08      	ldr	r3, [pc, #32]	@ (8000e3c <Reset_All_Controllers+0x5c>)
	}

	return 1;
}
 8000e1a:	2001      	movs	r0, #1
		CC_array[index] = data;
 8000e1c:	701a      	strb	r2, [r3, #0]
 8000e1e:	705a      	strb	r2, [r3, #1]
 8000e20:	709a      	strb	r2, [r3, #2]
 8000e22:	70da      	strb	r2, [r3, #3]
 8000e24:	711a      	strb	r2, [r3, #4]
}
 8000e26:	bd30      	pop	{r4, r5, pc}
 8000e28:	20000428 	.word	0x20000428
 8000e2c:	2000042c 	.word	0x2000042c
 8000e30:	2000042a 	.word	0x2000042a
 8000e34:	20000426 	.word	0x20000426
 8000e38:	20000424 	.word	0x20000424
 8000e3c:	20000494 	.word	0x20000494

08000e40 <Set_Local_Control>:

uint8_t Set_Local_Control(){
 8000e40:	b530      	push	{r4, r5, lr}

	//Store previous states
	waveshape_fsm.prev_state = waveshape_fsm.current_state;
 8000e42:	4d0d      	ldr	r5, [pc, #52]	@ (8000e78 <Set_Local_Control+0x38>)
	speed_fsm.prev_state.speed_exclusive_state = speed_fsm.current_state.speed_exclusive_state;
 8000e44:	4c0d      	ldr	r4, [pc, #52]	@ (8000e7c <Set_Local_Control+0x3c>)
	waveshape_fsm.prev_state = waveshape_fsm.current_state;
 8000e46:	782b      	ldrb	r3, [r5, #0]
	depth_fsm.prev_state = depth_fsm.current_state;
 8000e48:	490d      	ldr	r1, [pc, #52]	@ (8000e80 <Set_Local_Control+0x40>)
	waveshape_fsm.prev_state = waveshape_fsm.current_state;
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	706b      	strb	r3, [r5, #1]
	speed_fsm.prev_state.speed_exclusive_state = speed_fsm.current_state.speed_exclusive_state;
 8000e4e:	7823      	ldrb	r3, [r4, #0]
	symmetry_fsm.prev_state = symmetry_fsm.current_state;
 8000e50:	4a0c      	ldr	r2, [pc, #48]	@ (8000e84 <Set_Local_Control+0x44>)
	speed_fsm.prev_state.speed_exclusive_state = speed_fsm.current_state.speed_exclusive_state;
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	7063      	strb	r3, [r4, #1]
	depth_fsm.prev_state = depth_fsm.current_state;
 8000e56:	780b      	ldrb	r3, [r1, #0]
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	704b      	strb	r3, [r1, #1]
	symmetry_fsm.prev_state = symmetry_fsm.current_state;
 8000e5c:	7813      	ldrb	r3, [r2, #0]
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	7053      	strb	r3, [r2, #1]
	phase_fsm.prev_state = phase_fsm.current_state;
 8000e62:	4b09      	ldr	r3, [pc, #36]	@ (8000e88 <Set_Local_Control+0x48>)
 8000e64:	7818      	ldrb	r0, [r3, #0]
 8000e66:	b2c0      	uxtb	r0, r0
 8000e68:	7058      	strb	r0, [r3, #1]

	//Put all pots into manual mode
	waveshape_fsm.current_state = MANUAL_MODE;
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	7028      	strb	r0, [r5, #0]
	speed_fsm.current_state.speed_exclusive_state = MANUAL_MODE;
 8000e6e:	7020      	strb	r0, [r4, #0]
	depth_fsm.current_state = MANUAL_MODE;
 8000e70:	7008      	strb	r0, [r1, #0]
	symmetry_fsm.current_state = MANUAL_MODE;
 8000e72:	7010      	strb	r0, [r2, #0]
	phase_fsm.current_state = MANUAL_MODE;
 8000e74:	7018      	strb	r0, [r3, #0]

	return 1;
}
 8000e76:	bd30      	pop	{r4, r5, pc}
 8000e78:	20000428 	.word	0x20000428
 8000e7c:	2000042c 	.word	0x2000042c
 8000e80:	2000042a 	.word	0x2000042a
 8000e84:	20000426 	.word	0x20000426
 8000e88:	20000424 	.word	0x20000424

08000e8c <Set_OMNI_Off>:

uint8_t Set_OMNI_Off(volatile uint32_t *statuses_ptr){

	//Clear status bit
	Clear_Status_Bit(statuses_ptr, MIDI_Channel_Voice_Mode);
 8000e8c:	2180      	movs	r1, #128	@ 0x80
uint8_t Set_OMNI_Off(volatile uint32_t *statuses_ptr){
 8000e8e:	b510      	push	{r4, lr}
	Clear_Status_Bit(statuses_ptr, MIDI_Channel_Voice_Mode);
 8000e90:	00c9      	lsls	r1, r1, #3
 8000e92:	f003 ff80 	bl	8004d96 <Clear_Status_Bit>

	return 1;
}
 8000e96:	2001      	movs	r0, #1
 8000e98:	bd10      	pop	{r4, pc}

08000e9a <Set_OMNI_On>:

uint8_t Set_OMNI_On(volatile uint32_t *statuses_ptr){

	//Set status bit
	Set_Status_Bit(statuses_ptr, MIDI_Channel_Voice_Mode);
 8000e9a:	2180      	movs	r1, #128	@ 0x80
uint8_t Set_OMNI_On(volatile uint32_t *statuses_ptr){
 8000e9c:	b510      	push	{r4, lr}
	Set_Status_Bit(statuses_ptr, MIDI_Channel_Voice_Mode);
 8000e9e:	00c9      	lsls	r1, r1, #3
 8000ea0:	f003 ff6a 	bl	8004d78 <Set_Status_Bit>

	return 1;
}
 8000ea4:	2001      	movs	r0, #1
 8000ea6:	bd10      	pop	{r4, pc}

08000ea8 <Start_UART_Receive>:
//VARIABLE DEFINITIONS
volatile uint8_t rx_buffer[1] = {0};
volatile enum Validate UART_DMA_TX_is_complete = YES;

//FUNCTION DEFINITIONS
uint8_t Start_UART_Receive(void){
 8000ea8:	b510      	push	{r4, lr}

	//START UART RECEIVE
	HAL_UART_Receive_DMA(&huart2, (uint8_t*)rx_buffer, sizeof(rx_buffer));
 8000eaa:	2201      	movs	r2, #1
 8000eac:	4902      	ldr	r1, [pc, #8]	@ (8000eb8 <Start_UART_Receive+0x10>)
 8000eae:	4803      	ldr	r0, [pc, #12]	@ (8000ebc <Start_UART_Receive+0x14>)
 8000eb0:	f007 fdd4 	bl	8008a5c <HAL_UART_Receive_DMA>

	return 1;
}
 8000eb4:	2001      	movs	r0, #1
 8000eb6:	bd10      	pop	{r4, pc}
 8000eb8:	2000051a 	.word	0x2000051a
 8000ebc:	2000064c 	.word	0x2000064c

08000ec0 <Pot_Check>:
volatile uint8_t symmetry_pot_adc_measurement_num = 0;
volatile uint8_t phase_pot_adc_measurement_num = 0;
volatile uint8_t pots_counter = 0;

//FUNCTION DEFINITIONS
uint8_t __attribute__((optimize("O0")))Pot_Check(volatile uint16_t* ADCResults_arr, enum Pot_Type pot_type){
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b08a      	sub	sp, #40	@ 0x28
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
 8000ec8:	000a      	movs	r2, r1
 8000eca:	1cfb      	adds	r3, r7, #3
 8000ecc:	701a      	strb	r2, [r3, #0]
	static uint16_t second_symmetry_measurement;

	static uint16_t first_phase_measurement;
	static uint16_t second_phase_measurement;

	uint16_t *first_measurement_ptr = NULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	627b      	str	r3, [r7, #36]	@ 0x24
	uint16_t *second_measurement_ptr = NULL;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	623b      	str	r3, [r7, #32]
	volatile uint8_t *measurement_num_ptr = NULL;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	61fb      	str	r3, [r7, #28]
	void *measurement_ptr = NULL;
 8000eda:	2300      	movs	r3, #0
 8000edc:	61bb      	str	r3, [r7, #24]
	uint8_t tolerance = 0;
 8000ede:	2117      	movs	r1, #23
 8000ee0:	187b      	adds	r3, r7, r1
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	701a      	strb	r2, [r3, #0]
	volatile struct Normal_FSM* normal_fsm_ptr = NULL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	613b      	str	r3, [r7, #16]
	volatile struct Speed_FSM* speed_fsm_ptr = NULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	60fb      	str	r3, [r7, #12]

	if(pot_type == WAVESHAPE_POT){
 8000eee:	1cfb      	adds	r3, r7, #3
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d10d      	bne.n	8000f12 <Pot_Check+0x52>

		first_measurement_ptr = &first_waveshape_measurement;
 8000ef6:	4b6d      	ldr	r3, [pc, #436]	@ (80010ac <Pot_Check+0x1ec>)
 8000ef8:	627b      	str	r3, [r7, #36]	@ 0x24
		second_measurement_ptr = &second_waveshape_measurement;
 8000efa:	4b6d      	ldr	r3, [pc, #436]	@ (80010b0 <Pot_Check+0x1f0>)
 8000efc:	623b      	str	r3, [r7, #32]
		measurement_num_ptr = &waveshape_pot_adc_measurement_num;
 8000efe:	4b6d      	ldr	r3, [pc, #436]	@ (80010b4 <Pot_Check+0x1f4>)
 8000f00:	61fb      	str	r3, [r7, #28]
		measurement_ptr = (uint16_t*)(ADCResults_arr + WAVESHAPE_ADC_RESULT_INDEX);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	61bb      	str	r3, [r7, #24]
		tolerance = WAVESHAPE_TOLERANCE;
 8000f06:	187b      	adds	r3, r7, r1
 8000f08:	2264      	movs	r2, #100	@ 0x64
 8000f0a:	701a      	strb	r2, [r3, #0]
		normal_fsm_ptr = &waveshape_fsm;
 8000f0c:	4b6a      	ldr	r3, [pc, #424]	@ (80010b8 <Pot_Check+0x1f8>)
 8000f0e:	613b      	str	r3, [r7, #16]
 8000f10:	e04e      	b.n	8000fb0 <Pot_Check+0xf0>
	}
	else if(pot_type == SPEED_POT){
 8000f12:	1cfb      	adds	r3, r7, #3
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	d10f      	bne.n	8000f3a <Pot_Check+0x7a>

		first_measurement_ptr = &first_speed_measurement;
 8000f1a:	4b68      	ldr	r3, [pc, #416]	@ (80010bc <Pot_Check+0x1fc>)
 8000f1c:	627b      	str	r3, [r7, #36]	@ 0x24
		second_measurement_ptr = &second_speed_measurement;
 8000f1e:	4b68      	ldr	r3, [pc, #416]	@ (80010c0 <Pot_Check+0x200>)
 8000f20:	623b      	str	r3, [r7, #32]
		measurement_num_ptr = &speed_pot_adc_measurement_num;
 8000f22:	4b68      	ldr	r3, [pc, #416]	@ (80010c4 <Pot_Check+0x204>)
 8000f24:	61fb      	str	r3, [r7, #28]
		measurement_ptr = (uint16_t*)(ADCResults_arr + SPEED_ADC_RESULT_INDEX);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	3302      	adds	r3, #2
 8000f2a:	61bb      	str	r3, [r7, #24]
		tolerance = SPEED_TOLERANCE;
 8000f2c:	2317      	movs	r3, #23
 8000f2e:	18fb      	adds	r3, r7, r3
 8000f30:	2264      	movs	r2, #100	@ 0x64
 8000f32:	701a      	strb	r2, [r3, #0]
		speed_fsm_ptr = &speed_fsm;
 8000f34:	4b64      	ldr	r3, [pc, #400]	@ (80010c8 <Pot_Check+0x208>)
 8000f36:	60fb      	str	r3, [r7, #12]
 8000f38:	e03a      	b.n	8000fb0 <Pot_Check+0xf0>
	}
	else if(pot_type == DEPTH_POT){
 8000f3a:	1cfb      	adds	r3, r7, #3
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	2b02      	cmp	r3, #2
 8000f40:	d10f      	bne.n	8000f62 <Pot_Check+0xa2>

		first_measurement_ptr = &first_depth_measurement;
 8000f42:	4b62      	ldr	r3, [pc, #392]	@ (80010cc <Pot_Check+0x20c>)
 8000f44:	627b      	str	r3, [r7, #36]	@ 0x24
		second_measurement_ptr = &second_depth_measurement;
 8000f46:	4b62      	ldr	r3, [pc, #392]	@ (80010d0 <Pot_Check+0x210>)
 8000f48:	623b      	str	r3, [r7, #32]
		measurement_num_ptr = &depth_pot_adc_measurement_num;
 8000f4a:	4b62      	ldr	r3, [pc, #392]	@ (80010d4 <Pot_Check+0x214>)
 8000f4c:	61fb      	str	r3, [r7, #28]
		measurement_ptr = (uint16_t*)(ADCResults_arr + DEPTH_ADC_RESULT_INDEX);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	3304      	adds	r3, #4
 8000f52:	61bb      	str	r3, [r7, #24]
		tolerance = DEPTH_TOLERANCE;
 8000f54:	2317      	movs	r3, #23
 8000f56:	18fb      	adds	r3, r7, r3
 8000f58:	2264      	movs	r2, #100	@ 0x64
 8000f5a:	701a      	strb	r2, [r3, #0]
		normal_fsm_ptr = &depth_fsm;
 8000f5c:	4b5e      	ldr	r3, [pc, #376]	@ (80010d8 <Pot_Check+0x218>)
 8000f5e:	613b      	str	r3, [r7, #16]
 8000f60:	e026      	b.n	8000fb0 <Pot_Check+0xf0>
	}
	else if(pot_type == SYMMETRY_POT){
 8000f62:	1cfb      	adds	r3, r7, #3
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b03      	cmp	r3, #3
 8000f68:	d10f      	bne.n	8000f8a <Pot_Check+0xca>

		first_measurement_ptr = &first_symmetry_measurement;
 8000f6a:	4b5c      	ldr	r3, [pc, #368]	@ (80010dc <Pot_Check+0x21c>)
 8000f6c:	627b      	str	r3, [r7, #36]	@ 0x24
		second_measurement_ptr = &second_symmetry_measurement;
 8000f6e:	4b5c      	ldr	r3, [pc, #368]	@ (80010e0 <Pot_Check+0x220>)
 8000f70:	623b      	str	r3, [r7, #32]
		measurement_num_ptr = &symmetry_pot_adc_measurement_num;
 8000f72:	4b5c      	ldr	r3, [pc, #368]	@ (80010e4 <Pot_Check+0x224>)
 8000f74:	61fb      	str	r3, [r7, #28]
		measurement_ptr = (uint16_t*)(ADCResults_arr + SYMMETRY_ADC_RESULT_INDEX);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	3306      	adds	r3, #6
 8000f7a:	61bb      	str	r3, [r7, #24]
		tolerance = SYMMETRY_TOLERANCE;
 8000f7c:	2317      	movs	r3, #23
 8000f7e:	18fb      	adds	r3, r7, r3
 8000f80:	2264      	movs	r2, #100	@ 0x64
 8000f82:	701a      	strb	r2, [r3, #0]
		normal_fsm_ptr = &symmetry_fsm;
 8000f84:	4b58      	ldr	r3, [pc, #352]	@ (80010e8 <Pot_Check+0x228>)
 8000f86:	613b      	str	r3, [r7, #16]
 8000f88:	e012      	b.n	8000fb0 <Pot_Check+0xf0>
	}
	else if(pot_type == PHASE_POT){
 8000f8a:	1cfb      	adds	r3, r7, #3
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	2b04      	cmp	r3, #4
 8000f90:	d10e      	bne.n	8000fb0 <Pot_Check+0xf0>

		first_measurement_ptr = &first_phase_measurement;
 8000f92:	4b56      	ldr	r3, [pc, #344]	@ (80010ec <Pot_Check+0x22c>)
 8000f94:	627b      	str	r3, [r7, #36]	@ 0x24
		second_measurement_ptr = &second_phase_measurement;
 8000f96:	4b56      	ldr	r3, [pc, #344]	@ (80010f0 <Pot_Check+0x230>)
 8000f98:	623b      	str	r3, [r7, #32]
		measurement_num_ptr = &phase_pot_adc_measurement_num;
 8000f9a:	4b56      	ldr	r3, [pc, #344]	@ (80010f4 <Pot_Check+0x234>)
 8000f9c:	61fb      	str	r3, [r7, #28]
		measurement_ptr = (uint16_t*)(ADCResults_arr + DUTY_DELAY_LINE_READ_POINTER_OFFSET_ADC_RESULT_INDEX);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	3308      	adds	r3, #8
 8000fa2:	61bb      	str	r3, [r7, #24]
		tolerance = PHASE_TOLERANCE;
 8000fa4:	2317      	movs	r3, #23
 8000fa6:	18fb      	adds	r3, r7, r3
 8000fa8:	2264      	movs	r2, #100	@ 0x64
 8000faa:	701a      	strb	r2, [r3, #0]
		normal_fsm_ptr = &phase_fsm;
 8000fac:	4b52      	ldr	r3, [pc, #328]	@ (80010f8 <Pot_Check+0x238>)
 8000fae:	613b      	str	r3, [r7, #16]
	}

	if(*measurement_num_ptr == 0){
 8000fb0:	69fb      	ldr	r3, [r7, #28]
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d10b      	bne.n	8000fd2 <Pot_Check+0x112>

		*first_measurement_ptr = *((uint16_t*)measurement_ptr);
 8000fba:	69bb      	ldr	r3, [r7, #24]
 8000fbc:	881a      	ldrh	r2, [r3, #0]
 8000fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc0:	801a      	strh	r2, [r3, #0]

			(*measurement_num_ptr)++;
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	3301      	adds	r3, #1
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	701a      	strb	r2, [r3, #0]
 8000fd0:	e066      	b.n	80010a0 <Pot_Check+0x1e0>
	}
	else if(*measurement_num_ptr == 1){
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d10b      	bne.n	8000ff4 <Pot_Check+0x134>

		*second_measurement_ptr = *((uint16_t*)measurement_ptr);
 8000fdc:	69bb      	ldr	r3, [r7, #24]
 8000fde:	881a      	ldrh	r2, [r3, #0]
 8000fe0:	6a3b      	ldr	r3, [r7, #32]
 8000fe2:	801a      	strh	r2, [r3, #0]

		(*measurement_num_ptr)++;
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	3301      	adds	r3, #1
 8000fec:	b2da      	uxtb	r2, r3
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	701a      	strb	r2, [r3, #0]
 8000ff2:	e055      	b.n	80010a0 <Pot_Check+0x1e0>
	}
	else if(*measurement_num_ptr == 2){
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d150      	bne.n	80010a0 <Pot_Check+0x1e0>

		*measurement_num_ptr = 0;
 8000ffe:	69fb      	ldr	r3, [r7, #28]
 8001000:	2200      	movs	r2, #0
 8001002:	701a      	strb	r2, [r3, #0]

		uint16_t diff = 0;
 8001004:	200a      	movs	r0, #10
 8001006:	183b      	adds	r3, r7, r0
 8001008:	2200      	movs	r2, #0
 800100a:	801a      	strh	r2, [r3, #0]

		if(*first_measurement_ptr > *second_measurement_ptr){
 800100c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800100e:	881a      	ldrh	r2, [r3, #0]
 8001010:	6a3b      	ldr	r3, [r7, #32]
 8001012:	881b      	ldrh	r3, [r3, #0]
 8001014:	429a      	cmp	r2, r3
 8001016:	d907      	bls.n	8001028 <Pot_Check+0x168>

			diff = *first_measurement_ptr - *second_measurement_ptr;
 8001018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800101a:	8819      	ldrh	r1, [r3, #0]
 800101c:	6a3b      	ldr	r3, [r7, #32]
 800101e:	881a      	ldrh	r2, [r3, #0]
 8001020:	183b      	adds	r3, r7, r0
 8001022:	1a8a      	subs	r2, r1, r2
 8001024:	801a      	strh	r2, [r3, #0]
 8001026:	e00d      	b.n	8001044 <Pot_Check+0x184>

		}
		else if(*second_measurement_ptr > *first_measurement_ptr){
 8001028:	6a3b      	ldr	r3, [r7, #32]
 800102a:	881a      	ldrh	r2, [r3, #0]
 800102c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800102e:	881b      	ldrh	r3, [r3, #0]
 8001030:	429a      	cmp	r2, r3
 8001032:	d907      	bls.n	8001044 <Pot_Check+0x184>

			diff = *second_measurement_ptr - *first_measurement_ptr;
 8001034:	6a3b      	ldr	r3, [r7, #32]
 8001036:	8819      	ldrh	r1, [r3, #0]
 8001038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800103a:	881a      	ldrh	r2, [r3, #0]
 800103c:	230a      	movs	r3, #10
 800103e:	18fb      	adds	r3, r7, r3
 8001040:	1a8a      	subs	r2, r1, r2
 8001042:	801a      	strh	r2, [r3, #0]
		/*else{

			diff = 0
		}*/

		if(diff > tolerance){
 8001044:	2317      	movs	r3, #23
 8001046:	18fb      	adds	r3, r7, r3
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	b29b      	uxth	r3, r3
 800104c:	220a      	movs	r2, #10
 800104e:	18ba      	adds	r2, r7, r2
 8001050:	8812      	ldrh	r2, [r2, #0]
 8001052:	429a      	cmp	r2, r3
 8001054:	d924      	bls.n	80010a0 <Pot_Check+0x1e0>

			if(normal_fsm_ptr != NULL){
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d008      	beq.n	800106e <Pot_Check+0x1ae>

				normal_fsm_ptr->prev_state = normal_fsm_ptr->current_state;
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	b2da      	uxtb	r2, r3
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	705a      	strb	r2, [r3, #1]
				normal_fsm_ptr->current_state = MANUAL_MODE;
 8001066:	693b      	ldr	r3, [r7, #16]
 8001068:	2201      	movs	r2, #1
 800106a:	701a      	strb	r2, [r3, #0]
 800106c:	e018      	b.n	80010a0 <Pot_Check+0x1e0>

			}
			else if(speed_fsm_ptr != NULL){
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d015      	beq.n	80010a0 <Pot_Check+0x1e0>

				speed_fsm_ptr->prev_state = speed_fsm_ptr->current_state;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	68fa      	ldr	r2, [r7, #12]
 8001078:	7812      	ldrb	r2, [r2, #0]
 800107a:	705a      	strb	r2, [r3, #1]
				speed_fsm_ptr->current_state.shared_state = MANUAL_MODE;
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	2201      	movs	r2, #1
 8001080:	701a      	strb	r2, [r3, #0]
				Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 8001082:	4b1e      	ldr	r3, [pc, #120]	@ (80010fc <Pot_Check+0x23c>)
 8001084:	2120      	movs	r1, #32
 8001086:	0018      	movs	r0, r3
 8001088:	f003 fe85 	bl	8004d96 <Clear_Status_Bit>
				Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 800108c:	4b1b      	ldr	r3, [pc, #108]	@ (80010fc <Pot_Check+0x23c>)
 800108e:	2140      	movs	r1, #64	@ 0x40
 8001090:	0018      	movs	r0, r3
 8001092:	f003 fe80 	bl	8004d96 <Clear_Status_Bit>
				Clear_Status_Bit(&statuses, First_Sync_Complete);
 8001096:	4b19      	ldr	r3, [pc, #100]	@ (80010fc <Pot_Check+0x23c>)
 8001098:	2108      	movs	r1, #8
 800109a:	0018      	movs	r0, r3
 800109c:	f003 fe7b 	bl	8004d96 <Clear_Status_Bit>
			}
		}
	}

	return 1;
 80010a0:	2301      	movs	r3, #1
}
 80010a2:	0018      	movs	r0, r3
 80010a4:	46bd      	mov	sp, r7
 80010a6:	b00a      	add	sp, #40	@ 0x28
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	46c0      	nop			@ (mov r8, r8)
 80010ac:	2000051c 	.word	0x2000051c
 80010b0:	2000051e 	.word	0x2000051e
 80010b4:	20000536 	.word	0x20000536
 80010b8:	20000428 	.word	0x20000428
 80010bc:	20000520 	.word	0x20000520
 80010c0:	20000522 	.word	0x20000522
 80010c4:	20000535 	.word	0x20000535
 80010c8:	2000042c 	.word	0x2000042c
 80010cc:	20000524 	.word	0x20000524
 80010d0:	20000526 	.word	0x20000526
 80010d4:	20000534 	.word	0x20000534
 80010d8:	2000042a 	.word	0x2000042a
 80010dc:	20000528 	.word	0x20000528
 80010e0:	2000052a 	.word	0x2000052a
 80010e4:	20000533 	.word	0x20000533
 80010e8:	20000426 	.word	0x20000426
 80010ec:	2000052c 	.word	0x2000052c
 80010f0:	2000052e 	.word	0x2000052e
 80010f4:	20000532 	.word	0x20000532
 80010f8:	20000424 	.word	0x20000424
 80010fc:	20000d28 	.word	0x20000d28

08001100 <Check_Tap_Tempo_Switch_State>:

uint8_t __attribute__((optimize("O0")))Check_Tap_Tempo_Switch_State(volatile struct Tap_Tempo_Switch_States *tap_tempo_switch_states_ptr){
 8001100:	b5b0      	push	{r4, r5, r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]

	static uint8_t extend_rising_edge = 0;
	static uint8_t tap_tempo_switch_state_counter = TAP_TEMPO_SWITCH_CONFIDENCE_COUNT;

	uint8_t switch_state = (uint8_t)HAL_GPIO_ReadPin(SW_IN_GPIO_Port, SW_IN_Pin);
 8001108:	250f      	movs	r5, #15
 800110a:	197c      	adds	r4, r7, r5
 800110c:	2380      	movs	r3, #128	@ 0x80
 800110e:	00da      	lsls	r2, r3, #3
 8001110:	23a0      	movs	r3, #160	@ 0xa0
 8001112:	05db      	lsls	r3, r3, #23
 8001114:	0011      	movs	r1, r2
 8001116:	0018      	movs	r0, r3
 8001118:	f004 ff70 	bl	8005ffc <HAL_GPIO_ReadPin>
 800111c:	0003      	movs	r3, r0
 800111e:	7023      	strb	r3, [r4, #0]

	if(switch_state == 0){
 8001120:	197b      	adds	r3, r7, r5
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d10a      	bne.n	800113e <Check_Tap_Tempo_Switch_State+0x3e>

		if(tap_tempo_switch_state_counter != 0){
 8001128:	4b1b      	ldr	r3, [pc, #108]	@ (8001198 <Check_Tap_Tempo_Switch_State+0x98>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d01e      	beq.n	800116e <Check_Tap_Tempo_Switch_State+0x6e>

			tap_tempo_switch_state_counter--;
 8001130:	4b19      	ldr	r3, [pc, #100]	@ (8001198 <Check_Tap_Tempo_Switch_State+0x98>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	3b01      	subs	r3, #1
 8001136:	b2da      	uxtb	r2, r3
 8001138:	4b17      	ldr	r3, [pc, #92]	@ (8001198 <Check_Tap_Tempo_Switch_State+0x98>)
 800113a:	701a      	strb	r2, [r3, #0]
 800113c:	e017      	b.n	800116e <Check_Tap_Tempo_Switch_State+0x6e>
		}
	}
	else{

		if(tap_tempo_switch_state_counter != TAP_TEMPO_SWITCH_CONFIDENCE_COUNT){
 800113e:	4b16      	ldr	r3, [pc, #88]	@ (8001198 <Check_Tap_Tempo_Switch_State+0x98>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	2b0e      	cmp	r3, #14
 8001144:	d013      	beq.n	800116e <Check_Tap_Tempo_Switch_State+0x6e>

			if(extend_rising_edge == COUNT_TO_DELAY_RISING_TAP_TEMPO_EDGE){
 8001146:	4b15      	ldr	r3, [pc, #84]	@ (800119c <Check_Tap_Tempo_Switch_State+0x9c>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b04      	cmp	r3, #4
 800114c:	d109      	bne.n	8001162 <Check_Tap_Tempo_Switch_State+0x62>

				tap_tempo_switch_state_counter++;
 800114e:	4b12      	ldr	r3, [pc, #72]	@ (8001198 <Check_Tap_Tempo_Switch_State+0x98>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	3301      	adds	r3, #1
 8001154:	b2da      	uxtb	r2, r3
 8001156:	4b10      	ldr	r3, [pc, #64]	@ (8001198 <Check_Tap_Tempo_Switch_State+0x98>)
 8001158:	701a      	strb	r2, [r3, #0]
				extend_rising_edge = 0;
 800115a:	4b10      	ldr	r3, [pc, #64]	@ (800119c <Check_Tap_Tempo_Switch_State+0x9c>)
 800115c:	2200      	movs	r2, #0
 800115e:	701a      	strb	r2, [r3, #0]
 8001160:	e005      	b.n	800116e <Check_Tap_Tempo_Switch_State+0x6e>
			}
			else{
				extend_rising_edge++;
 8001162:	4b0e      	ldr	r3, [pc, #56]	@ (800119c <Check_Tap_Tempo_Switch_State+0x9c>)
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	3301      	adds	r3, #1
 8001168:	b2da      	uxtb	r2, r3
 800116a:	4b0c      	ldr	r3, [pc, #48]	@ (800119c <Check_Tap_Tempo_Switch_State+0x9c>)
 800116c:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	if(tap_tempo_switch_state_counter == 0){
 800116e:	4b0a      	ldr	r3, [pc, #40]	@ (8001198 <Check_Tap_Tempo_Switch_State+0x98>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d103      	bne.n	800117e <Check_Tap_Tempo_Switch_State+0x7e>

		tap_tempo_switch_states_ptr->tap_tempo_switch_state = DEPRESSED;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2201      	movs	r2, #1
 800117a:	701a      	strb	r2, [r3, #0]
 800117c:	e006      	b.n	800118c <Check_Tap_Tempo_Switch_State+0x8c>
	}
	else if(tap_tempo_switch_state_counter == TAP_TEMPO_SWITCH_CONFIDENCE_COUNT){
 800117e:	4b06      	ldr	r3, [pc, #24]	@ (8001198 <Check_Tap_Tempo_Switch_State+0x98>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	2b0e      	cmp	r3, #14
 8001184:	d102      	bne.n	800118c <Check_Tap_Tempo_Switch_State+0x8c>

		tap_tempo_switch_states_ptr->tap_tempo_switch_state = NOT_DEPRESSED;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2200      	movs	r2, #0
 800118a:	701a      	strb	r2, [r3, #0]
	}

	return 1;
 800118c:	2301      	movs	r3, #1
}
 800118e:	0018      	movs	r0, r3
 8001190:	46bd      	mov	sp, r7
 8001192:	b004      	add	sp, #16
 8001194:	bdb0      	pop	{r4, r5, r7, pc}
 8001196:	46c0      	nop			@ (mov r8, r8)
 8001198:	20000018 	.word	0x20000018
 800119c:	20000530 	.word	0x20000530

080011a0 <SystemClock_Config>:

LPTIM_HandleTypeDef hlptim1;

//FUNCTIONS
void SystemClock_Config(void)
{
 80011a0:	b510      	push	{r4, lr}
 80011a2:	b092      	sub	sp, #72	@ 0x48
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011a4:	2238      	movs	r2, #56	@ 0x38
 80011a6:	2100      	movs	r1, #0
 80011a8:	a804      	add	r0, sp, #16
 80011aa:	f007 fc8e 	bl	8008aca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011ae:	2210      	movs	r2, #16
 80011b0:	2100      	movs	r1, #0
 80011b2:	4668      	mov	r0, sp
 80011b4:	f007 fc89 	bl	8008aca <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011b8:	2080      	movs	r0, #128	@ 0x80
 80011ba:	0080      	lsls	r0, r0, #2
 80011bc:	f005 f960 	bl	8006480 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011c0:	2380      	movs	r3, #128	@ 0x80
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80011c6:	2300      	movs	r3, #0
 80011c8:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80011ca:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLN = 8;
 80011cc:	3308      	adds	r3, #8
 80011ce:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011d0:	2380      	movs	r3, #128	@ 0x80
 80011d2:	029b      	lsls	r3, r3, #10
 80011d4:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80011d6:	23c0      	movs	r3, #192	@ 0xc0
 80011d8:	04db      	lsls	r3, r3, #19
 80011da:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011dc:	2380      	movs	r3, #128	@ 0x80
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011de:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011e0:	2240      	movs	r2, #64	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011e2:	059b      	lsls	r3, r3, #22
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011e4:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011e6:	9404      	str	r4, [sp, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011e8:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011ea:	940b      	str	r4, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011ec:	940c      	str	r4, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011ee:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011f0:	f005 f972 	bl	80064d8 <HAL_RCC_OscConfig>
 80011f4:	2800      	cmp	r0, #0
 80011f6:	d001      	beq.n	80011fc <SystemClock_Config+0x5c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011f8:	b672      	cpsid	i

void Error_Handler(void)
{
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011fa:	e7fe      	b.n	80011fa <SystemClock_Config+0x5a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011fc:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011fe:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001200:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001202:	0021      	movs	r1, r4
 8001204:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001206:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001208:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800120a:	f005 fbcd 	bl	80069a8 <HAL_RCC_ClockConfig>
 800120e:	2800      	cmp	r0, #0
 8001210:	d001      	beq.n	8001216 <SystemClock_Config+0x76>
 8001212:	b672      	cpsid	i
  while (1)
 8001214:	e7fe      	b.n	8001214 <SystemClock_Config+0x74>
}
 8001216:	b012      	add	sp, #72	@ 0x48
 8001218:	bd10      	pop	{r4, pc}
	...

0800121c <MX_ADC1_Init>:
{
 800121c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  ADC_ChannelConfTypeDef sConfig = {0};
 800121e:	250c      	movs	r5, #12
 8001220:	2100      	movs	r1, #0
 8001222:	002a      	movs	r2, r5
 8001224:	a801      	add	r0, sp, #4
 8001226:	f007 fc50 	bl	8008aca <memset>
  hadc1.Instance = ADC1;
 800122a:	4c33      	ldr	r4, [pc, #204]	@ (80012f8 <MX_ADC1_Init+0xdc>)
 800122c:	4b33      	ldr	r3, [pc, #204]	@ (80012fc <MX_ADC1_Init+0xe0>)
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800122e:	2280      	movs	r2, #128	@ 0x80
  hadc1.Instance = ADC1;
 8001230:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001232:	2380      	movs	r3, #128	@ 0x80
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001234:	0392      	lsls	r2, r2, #14
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001236:	05db      	lsls	r3, r3, #23
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001238:	6122      	str	r2, [r4, #16]
  hadc1.Init.NbrOfConversion = 5;
 800123a:	2205      	movs	r2, #5
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800123c:	6063      	str	r3, [r4, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800123e:	2300      	movs	r3, #0
  hadc1.Init.NbrOfConversion = 5;
 8001240:	61e2      	str	r2, [r4, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001242:	1c62      	adds	r2, r4, #1
 8001244:	77d3      	strb	r3, [r2, #31]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001246:	0022      	movs	r2, r4
 8001248:	322c      	adds	r2, #44	@ 0x2c
 800124a:	7013      	strb	r3, [r2, #0]
  hadc1.Init.OversamplingMode = DISABLE;
 800124c:	0022      	movs	r2, r4
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800124e:	2608      	movs	r6, #8
  hadc1.Init.OversamplingMode = DISABLE;
 8001250:	323c      	adds	r2, #60	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001252:	0020      	movs	r0, r4
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001254:	60a3      	str	r3, [r4, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001256:	60e3      	str	r3, [r4, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001258:	6166      	str	r6, [r4, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800125a:	8323      	strh	r3, [r4, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800125c:	76a3      	strb	r3, [r4, #26]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800125e:	6263      	str	r3, [r4, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001260:	62a3      	str	r3, [r4, #40]	@ 0x28
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001262:	6323      	str	r3, [r4, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8001264:	6363      	str	r3, [r4, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8001266:	63a3      	str	r3, [r4, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001268:	7013      	strb	r3, [r2, #0]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800126a:	64e3      	str	r3, [r4, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800126c:	f003 fe86 	bl	8004f7c <HAL_ADC_Init>
 8001270:	2800      	cmp	r0, #0
 8001272:	d001      	beq.n	8001278 <MX_ADC1_Init+0x5c>
 8001274:	b672      	cpsid	i
  while (1)
 8001276:	e7fe      	b.n	8001276 <MX_ADC1_Init+0x5a>
  sConfig.Channel = ADC_CHANNEL_0;
 8001278:	2301      	movs	r3, #1
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800127a:	9002      	str	r0, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800127c:	9003      	str	r0, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800127e:	a901      	add	r1, sp, #4
 8001280:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_0;
 8001282:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001284:	f003 ffe2 	bl	800524c <HAL_ADC_ConfigChannel>
 8001288:	2800      	cmp	r0, #0
 800128a:	d001      	beq.n	8001290 <MX_ADC1_Init+0x74>
 800128c:	b672      	cpsid	i
  while (1)
 800128e:	e7fe      	b.n	800128e <MX_ADC1_Init+0x72>
  sConfig.Channel = ADC_CHANNEL_1;
 8001290:	4b1b      	ldr	r3, [pc, #108]	@ (8001300 <MX_ADC1_Init+0xe4>)
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001292:	9003      	str	r0, [sp, #12]
  sConfig.Channel = ADC_CHANNEL_1;
 8001294:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001296:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001298:	0020      	movs	r0, r4
 800129a:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800129c:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800129e:	f003 ffd5 	bl	800524c <HAL_ADC_ConfigChannel>
 80012a2:	2800      	cmp	r0, #0
 80012a4:	d001      	beq.n	80012aa <MX_ADC1_Init+0x8e>
 80012a6:	b672      	cpsid	i
  while (1)
 80012a8:	e7fe      	b.n	80012a8 <MX_ADC1_Init+0x8c>
  sConfig.Channel = ADC_CHANNEL_4;
 80012aa:	4b16      	ldr	r3, [pc, #88]	@ (8001304 <MX_ADC1_Init+0xe8>)
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80012ac:	9003      	str	r0, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012ae:	a901      	add	r1, sp, #4
 80012b0:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_4;
 80012b2:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80012b4:	9602      	str	r6, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012b6:	f003 ffc9 	bl	800524c <HAL_ADC_ConfigChannel>
 80012ba:	2800      	cmp	r0, #0
 80012bc:	d001      	beq.n	80012c2 <MX_ADC1_Init+0xa6>
 80012be:	b672      	cpsid	i
  while (1)
 80012c0:	e7fe      	b.n	80012c0 <MX_ADC1_Init+0xa4>
  sConfig.Channel = ADC_CHANNEL_5;
 80012c2:	4b11      	ldr	r3, [pc, #68]	@ (8001308 <MX_ADC1_Init+0xec>)
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80012c4:	9003      	str	r0, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012c6:	a901      	add	r1, sp, #4
 80012c8:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_5;
 80012ca:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80012cc:	9502      	str	r5, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012ce:	f003 ffbd 	bl	800524c <HAL_ADC_ConfigChannel>
 80012d2:	2800      	cmp	r0, #0
 80012d4:	d001      	beq.n	80012da <MX_ADC1_Init+0xbe>
 80012d6:	b672      	cpsid	i
  while (1)
 80012d8:	e7fe      	b.n	80012d8 <MX_ADC1_Init+0xbc>
  sConfig.Channel = ADC_CHANNEL_6;
 80012da:	4b0c      	ldr	r3, [pc, #48]	@ (800130c <MX_ADC1_Init+0xf0>)
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80012dc:	9003      	str	r0, [sp, #12]
  sConfig.Channel = ADC_CHANNEL_6;
 80012de:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80012e0:	2310      	movs	r3, #16
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012e2:	0020      	movs	r0, r4
 80012e4:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80012e6:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012e8:	f003 ffb0 	bl	800524c <HAL_ADC_ConfigChannel>
 80012ec:	2800      	cmp	r0, #0
 80012ee:	d001      	beq.n	80012f4 <MX_ADC1_Init+0xd8>
 80012f0:	b672      	cpsid	i
  while (1)
 80012f2:	e7fe      	b.n	80012f2 <MX_ADC1_Init+0xd6>
}
 80012f4:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 80012f6:	46c0      	nop			@ (mov r8, r8)
 80012f8:	20000bdc 	.word	0x20000bdc
 80012fc:	40012400 	.word	0x40012400
 8001300:	04000002 	.word	0x04000002
 8001304:	10000010 	.word	0x10000010
 8001308:	14000020 	.word	0x14000020
 800130c:	18000040 	.word	0x18000040

08001310 <MX_TIM16_Init>:
{
 8001310:	b530      	push	{r4, r5, lr}
 8001312:	b095      	sub	sp, #84	@ 0x54
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001314:	221c      	movs	r2, #28
 8001316:	2100      	movs	r1, #0
 8001318:	4668      	mov	r0, sp
 800131a:	f007 fbd6 	bl	8008aca <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800131e:	2234      	movs	r2, #52	@ 0x34
 8001320:	2100      	movs	r1, #0
 8001322:	a807      	add	r0, sp, #28
 8001324:	f007 fbd1 	bl	8008aca <memset>
  htim16.Instance = TIM16;
 8001328:	4c21      	ldr	r4, [pc, #132]	@ (80013b0 <MX_TIM16_Init+0xa0>)
 800132a:	4b22      	ldr	r3, [pc, #136]	@ (80013b4 <MX_TIM16_Init+0xa4>)
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800132c:	2280      	movs	r2, #128	@ 0x80
  htim16.Instance = TIM16;
 800132e:	6023      	str	r3, [r4, #0]
  htim16.Init.Prescaler = 0;
 8001330:	2300      	movs	r3, #0
  htim16.Init.Period = 255;
 8001332:	25ff      	movs	r5, #255	@ 0xff
  htim16.Init.Prescaler = 0;
 8001334:	6063      	str	r3, [r4, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001336:	60a3      	str	r3, [r4, #8]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001338:	0092      	lsls	r2, r2, #2
  htim16.Init.RepetitionCounter = 0;
 800133a:	6163      	str	r3, [r4, #20]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800133c:	0020      	movs	r0, r4
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800133e:	3380      	adds	r3, #128	@ 0x80
  htim16.Init.Period = 255;
 8001340:	60e5      	str	r5, [r4, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001342:	6122      	str	r2, [r4, #16]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001344:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001346:	f006 fc79 	bl	8007c3c <HAL_TIM_Base_Init>
 800134a:	2800      	cmp	r0, #0
 800134c:	d001      	beq.n	8001352 <MX_TIM16_Init+0x42>
 800134e:	b672      	cpsid	i
  while (1)
 8001350:	e7fe      	b.n	8001350 <MX_TIM16_Init+0x40>
  if (HAL_TIM_OC_Init(&htim16) != HAL_OK)
 8001352:	0020      	movs	r0, r4
 8001354:	f006 fca6 	bl	8007ca4 <HAL_TIM_OC_Init>
 8001358:	1e02      	subs	r2, r0, #0
 800135a:	d001      	beq.n	8001360 <MX_TIM16_Init+0x50>
 800135c:	b672      	cpsid	i
  while (1)
 800135e:	e7fe      	b.n	800135e <MX_TIM16_Init+0x4e>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001360:	9000      	str	r0, [sp, #0]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001362:	9002      	str	r0, [sp, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001364:	9003      	str	r0, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001366:	9004      	str	r0, [sp, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001368:	9005      	str	r0, [sp, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800136a:	9006      	str	r0, [sp, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800136c:	4669      	mov	r1, sp
 800136e:	0020      	movs	r0, r4
  sConfigOC.Pulse = 255;
 8001370:	9501      	str	r5, [sp, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001372:	f005 fff7 	bl	8007364 <HAL_TIM_OC_ConfigChannel>
 8001376:	2800      	cmp	r0, #0
 8001378:	d001      	beq.n	800137e <MX_TIM16_Init+0x6e>
 800137a:	b672      	cpsid	i
  while (1)
 800137c:	e7fe      	b.n	800137c <MX_TIM16_Init+0x6c>
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim16, TIM_CHANNEL_1);
 800137e:	2108      	movs	r1, #8
 8001380:	6822      	ldr	r2, [r4, #0]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001382:	9007      	str	r0, [sp, #28]
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim16, TIM_CHANNEL_1);
 8001384:	6993      	ldr	r3, [r2, #24]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001386:	9008      	str	r0, [sp, #32]
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim16, TIM_CHANNEL_1);
 8001388:	438b      	bics	r3, r1
 800138a:	6193      	str	r3, [r2, #24]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800138c:	2380      	movs	r3, #128	@ 0x80
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800138e:	9009      	str	r0, [sp, #36]	@ 0x24
  sBreakDeadTimeConfig.DeadTime = 0;
 8001390:	900a      	str	r0, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001392:	900b      	str	r0, [sp, #44]	@ 0x2c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001394:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001396:	900d      	str	r0, [sp, #52]	@ 0x34
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001398:	9013      	str	r0, [sp, #76]	@ 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 800139a:	a907      	add	r1, sp, #28
 800139c:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800139e:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 80013a0:	f006 fd50 	bl	8007e44 <HAL_TIMEx_ConfigBreakDeadTime>
 80013a4:	2800      	cmp	r0, #0
 80013a6:	d001      	beq.n	80013ac <MX_TIM16_Init+0x9c>
 80013a8:	b672      	cpsid	i
  while (1)
 80013aa:	e7fe      	b.n	80013aa <MX_TIM16_Init+0x9a>
}
 80013ac:	b015      	add	sp, #84	@ 0x54
 80013ae:	bd30      	pop	{r4, r5, pc}
 80013b0:	2000094c 	.word	0x2000094c
 80013b4:	40014400 	.word	0x40014400

080013b8 <MX_TIM2_Init>:
{
 80013b8:	b510      	push	{r4, lr}
 80013ba:	b08c      	sub	sp, #48	@ 0x30
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013bc:	2210      	movs	r2, #16
 80013be:	2100      	movs	r1, #0
 80013c0:	a804      	add	r0, sp, #16
 80013c2:	f007 fb82 	bl	8008aca <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c6:	220c      	movs	r2, #12
 80013c8:	2100      	movs	r1, #0
 80013ca:	a801      	add	r0, sp, #4
 80013cc:	f007 fb7d 	bl	8008aca <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 80013d0:	2210      	movs	r2, #16
 80013d2:	2100      	movs	r1, #0
 80013d4:	a808      	add	r0, sp, #32
 80013d6:	f007 fb78 	bl	8008aca <memset>
  htim2.Instance = TIM2;
 80013da:	2380      	movs	r3, #128	@ 0x80
 80013dc:	4c21      	ldr	r4, [pc, #132]	@ (8001464 <MX_TIM2_Init+0xac>)
 80013de:	05db      	lsls	r3, r3, #23
 80013e0:	6023      	str	r3, [r4, #0]
  htim2.Init.Prescaler = 64 - 1;
 80013e2:	233f      	movs	r3, #63	@ 0x3f
 80013e4:	6063      	str	r3, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e6:	2300      	movs	r3, #0
 80013e8:	60a3      	str	r3, [r4, #8]
  htim2.Init.Period = 2097152 - 1;
 80013ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001468 <MX_TIM2_Init+0xb0>)
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013ec:	0020      	movs	r0, r4
  htim2.Init.Period = 2097152 - 1;
 80013ee:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80013f0:	2380      	movs	r3, #128	@ 0x80
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013f6:	3b81      	subs	r3, #129	@ 0x81
 80013f8:	3bff      	subs	r3, #255	@ 0xff
 80013fa:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013fc:	f006 fc1e 	bl	8007c3c <HAL_TIM_Base_Init>
 8001400:	2800      	cmp	r0, #0
 8001402:	d001      	beq.n	8001408 <MX_TIM2_Init+0x50>
 8001404:	b672      	cpsid	i
  while (1)
 8001406:	e7fe      	b.n	8001406 <MX_TIM2_Init+0x4e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001408:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800140a:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800140c:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800140e:	a904      	add	r1, sp, #16
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001410:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001412:	f006 f93d 	bl	8007690 <HAL_TIM_ConfigClockSource>
 8001416:	2800      	cmp	r0, #0
 8001418:	d001      	beq.n	800141e <MX_TIM2_Init+0x66>
 800141a:	b672      	cpsid	i
  while (1)
 800141c:	e7fe      	b.n	800141c <MX_TIM2_Init+0x64>
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800141e:	0020      	movs	r0, r4
 8001420:	f006 fca8 	bl	8007d74 <HAL_TIM_IC_Init>
 8001424:	2800      	cmp	r0, #0
 8001426:	d001      	beq.n	800142c <MX_TIM2_Init+0x74>
 8001428:	b672      	cpsid	i
  while (1)
 800142a:	e7fe      	b.n	800142a <MX_TIM2_Init+0x72>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800142c:	9001      	str	r0, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800142e:	9003      	str	r0, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001430:	a901      	add	r1, sp, #4
 8001432:	0020      	movs	r0, r4
 8001434:	f006 fcd2 	bl	8007ddc <HAL_TIMEx_MasterConfigSynchronization>
 8001438:	1e02      	subs	r2, r0, #0
 800143a:	d001      	beq.n	8001440 <MX_TIM2_Init+0x88>
 800143c:	b672      	cpsid	i
  while (1)
 800143e:	e7fe      	b.n	800143e <MX_TIM2_Init+0x86>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001440:	2302      	movs	r3, #2
 8001442:	9308      	str	r3, [sp, #32]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001444:	3b01      	subs	r3, #1
 8001446:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001448:	900a      	str	r0, [sp, #40]	@ 0x28
  sConfigIC.ICFilter = 15;
 800144a:	330e      	adds	r3, #14
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800144c:	0020      	movs	r0, r4
 800144e:	a908      	add	r1, sp, #32
  sConfigIC.ICFilter = 15;
 8001450:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001452:	f006 f867 	bl	8007524 <HAL_TIM_IC_ConfigChannel>
 8001456:	2800      	cmp	r0, #0
 8001458:	d001      	beq.n	800145e <MX_TIM2_Init+0xa6>
 800145a:	b672      	cpsid	i
  while (1)
 800145c:	e7fe      	b.n	800145c <MX_TIM2_Init+0xa4>
}
 800145e:	b00c      	add	sp, #48	@ 0x30
 8001460:	bd10      	pop	{r4, pc}
 8001462:	46c0      	nop			@ (mov r8, r8)
 8001464:	20000890 	.word	0x20000890
 8001468:	001fffff 	.word	0x001fffff

0800146c <MX_TIM3_Init>:
{
 800146c:	b510      	push	{r4, lr}
 800146e:	b08e      	sub	sp, #56	@ 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001470:	2210      	movs	r2, #16
 8001472:	2100      	movs	r1, #0
 8001474:	a803      	add	r0, sp, #12
 8001476:	f007 fb28 	bl	8008aca <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800147a:	220c      	movs	r2, #12
 800147c:	2100      	movs	r1, #0
 800147e:	4668      	mov	r0, sp
 8001480:	f007 fb23 	bl	8008aca <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001484:	221c      	movs	r2, #28
 8001486:	2100      	movs	r1, #0
 8001488:	a807      	add	r0, sp, #28
 800148a:	f007 fb1e 	bl	8008aca <memset>
  htim3.Instance = TIM3;
 800148e:	4c22      	ldr	r4, [pc, #136]	@ (8001518 <MX_TIM3_Init+0xac>)
 8001490:	4b22      	ldr	r3, [pc, #136]	@ (800151c <MX_TIM3_Init+0xb0>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001492:	0020      	movs	r0, r4
  htim3.Instance = TIM3;
 8001494:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = (64 * 512) - 1;
 8001496:	4b22      	ldr	r3, [pc, #136]	@ (8001520 <MX_TIM3_Init+0xb4>)
 8001498:	6063      	str	r3, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800149a:	2300      	movs	r3, #0
 800149c:	60a3      	str	r3, [r4, #8]
  htim3.Init.Period = 4096 - 1;
 800149e:	4b21      	ldr	r3, [pc, #132]	@ (8001524 <MX_TIM3_Init+0xb8>)
 80014a0:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80014a2:	2380      	movs	r3, #128	@ 0x80
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014a8:	3b81      	subs	r3, #129	@ 0x81
 80014aa:	3bff      	subs	r3, #255	@ 0xff
 80014ac:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014ae:	f006 fbc5 	bl	8007c3c <HAL_TIM_Base_Init>
 80014b2:	2800      	cmp	r0, #0
 80014b4:	d001      	beq.n	80014ba <MX_TIM3_Init+0x4e>
 80014b6:	b672      	cpsid	i
  while (1)
 80014b8:	e7fe      	b.n	80014b8 <MX_TIM3_Init+0x4c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014ba:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014bc:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014be:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014c0:	a903      	add	r1, sp, #12
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014c2:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014c4:	f006 f8e4 	bl	8007690 <HAL_TIM_ConfigClockSource>
 80014c8:	2800      	cmp	r0, #0
 80014ca:	d001      	beq.n	80014d0 <MX_TIM3_Init+0x64>
 80014cc:	b672      	cpsid	i
  while (1)
 80014ce:	e7fe      	b.n	80014ce <MX_TIM3_Init+0x62>
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80014d0:	0020      	movs	r0, r4
 80014d2:	f006 fbe7 	bl	8007ca4 <HAL_TIM_OC_Init>
 80014d6:	2800      	cmp	r0, #0
 80014d8:	d001      	beq.n	80014de <MX_TIM3_Init+0x72>
 80014da:	b672      	cpsid	i
  while (1)
 80014dc:	e7fe      	b.n	80014dc <MX_TIM3_Init+0x70>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014de:	9000      	str	r0, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014e0:	9002      	str	r0, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014e2:	4669      	mov	r1, sp
 80014e4:	0020      	movs	r0, r4
 80014e6:	f006 fc79 	bl	8007ddc <HAL_TIMEx_MasterConfigSynchronization>
 80014ea:	1e02      	subs	r2, r0, #0
 80014ec:	d001      	beq.n	80014f2 <MX_TIM3_Init+0x86>
 80014ee:	b672      	cpsid	i
  while (1)
 80014f0:	e7fe      	b.n	80014f0 <MX_TIM3_Init+0x84>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80014f2:	9007      	str	r0, [sp, #28]
  sConfigOC.Pulse = 0;
 80014f4:	9008      	str	r0, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014f6:	9009      	str	r0, [sp, #36]	@ 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014f8:	900b      	str	r0, [sp, #44]	@ 0x2c
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014fa:	a907      	add	r1, sp, #28
 80014fc:	0020      	movs	r0, r4
 80014fe:	f005 ff31 	bl	8007364 <HAL_TIM_OC_ConfigChannel>
 8001502:	2800      	cmp	r0, #0
 8001504:	d001      	beq.n	800150a <MX_TIM3_Init+0x9e>
 8001506:	b672      	cpsid	i
  while (1)
 8001508:	e7fe      	b.n	8001508 <MX_TIM3_Init+0x9c>
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_1);
 800150a:	2108      	movs	r1, #8
 800150c:	6822      	ldr	r2, [r4, #0]
 800150e:	6993      	ldr	r3, [r2, #24]
 8001510:	438b      	bics	r3, r1
 8001512:	6193      	str	r3, [r2, #24]
}
 8001514:	b00e      	add	sp, #56	@ 0x38
 8001516:	bd10      	pop	{r4, pc}
 8001518:	200007d4 	.word	0x200007d4
 800151c:	40000400 	.word	0x40000400
 8001520:	00007fff 	.word	0x00007fff
 8001524:	00000fff 	.word	0x00000fff

08001528 <MX_TIM1_Init>:
{
 8001528:	b530      	push	{r4, r5, lr}
 800152a:	b09d      	sub	sp, #116	@ 0x74
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800152c:	2210      	movs	r2, #16
 800152e:	2100      	movs	r1, #0
 8001530:	a804      	add	r0, sp, #16
 8001532:	f007 faca 	bl	8008aca <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001536:	220c      	movs	r2, #12
 8001538:	2100      	movs	r1, #0
 800153a:	a801      	add	r0, sp, #4
 800153c:	f007 fac5 	bl	8008aca <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001540:	221c      	movs	r2, #28
 8001542:	2100      	movs	r1, #0
 8001544:	a808      	add	r0, sp, #32
 8001546:	f007 fac0 	bl	8008aca <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800154a:	2234      	movs	r2, #52	@ 0x34
 800154c:	2100      	movs	r1, #0
 800154e:	a80f      	add	r0, sp, #60	@ 0x3c
 8001550:	f007 fabb 	bl	8008aca <memset>
  htim1.Instance = TIM1;
 8001554:	4c39      	ldr	r4, [pc, #228]	@ (800163c <MX_TIM1_Init+0x114>)
 8001556:	4b3a      	ldr	r3, [pc, #232]	@ (8001640 <MX_TIM1_Init+0x118>)
  htim1.Init.Period = 1024 - 1;
 8001558:	4a3a      	ldr	r2, [pc, #232]	@ (8001644 <MX_TIM1_Init+0x11c>)
  htim1.Instance = TIM1;
 800155a:	6023      	str	r3, [r4, #0]
  htim1.Init.Period = 1024 - 1;
 800155c:	60e2      	str	r2, [r4, #12]
  htim1.Init.Prescaler = 0;
 800155e:	2300      	movs	r3, #0
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001560:	2280      	movs	r2, #128	@ 0x80
  htim1.Init.Prescaler = 0;
 8001562:	6063      	str	r3, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001564:	60a3      	str	r3, [r4, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001566:	0052      	lsls	r2, r2, #1
  htim1.Init.RepetitionCounter = 0;
 8001568:	6163      	str	r3, [r4, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800156a:	0020      	movs	r0, r4
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800156c:	3380      	adds	r3, #128	@ 0x80
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800156e:	6122      	str	r2, [r4, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001570:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001572:	f006 fb63 	bl	8007c3c <HAL_TIM_Base_Init>
 8001576:	2800      	cmp	r0, #0
 8001578:	d001      	beq.n	800157e <MX_TIM1_Init+0x56>
 800157a:	b672      	cpsid	i
  while (1)
 800157c:	e7fe      	b.n	800157c <MX_TIM1_Init+0x54>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800157e:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001580:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001582:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001584:	a904      	add	r1, sp, #16
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001586:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001588:	f006 f882 	bl	8007690 <HAL_TIM_ConfigClockSource>
 800158c:	2800      	cmp	r0, #0
 800158e:	d001      	beq.n	8001594 <MX_TIM1_Init+0x6c>
 8001590:	b672      	cpsid	i
  while (1)
 8001592:	e7fe      	b.n	8001592 <MX_TIM1_Init+0x6a>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001594:	0020      	movs	r0, r4
 8001596:	f006 fbb9 	bl	8007d0c <HAL_TIM_PWM_Init>
 800159a:	2800      	cmp	r0, #0
 800159c:	d001      	beq.n	80015a2 <MX_TIM1_Init+0x7a>
 800159e:	b672      	cpsid	i
  while (1)
 80015a0:	e7fe      	b.n	80015a0 <MX_TIM1_Init+0x78>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015a2:	9001      	str	r0, [sp, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80015a4:	9002      	str	r0, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a6:	9003      	str	r0, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015a8:	a901      	add	r1, sp, #4
 80015aa:	0020      	movs	r0, r4
 80015ac:	f006 fc16 	bl	8007ddc <HAL_TIMEx_MasterConfigSynchronization>
 80015b0:	2800      	cmp	r0, #0
 80015b2:	d001      	beq.n	80015b8 <MX_TIM1_Init+0x90>
 80015b4:	b672      	cpsid	i
  while (1)
 80015b6:	e7fe      	b.n	80015b6 <MX_TIM1_Init+0x8e>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015b8:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.Pulse = 0;
 80015ba:	9009      	str	r0, [sp, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015bc:	900a      	str	r0, [sp, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80015be:	900b      	str	r0, [sp, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015c0:	900c      	str	r0, [sp, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015c2:	900d      	str	r0, [sp, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015c4:	900e      	str	r0, [sp, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015c6:	2204      	movs	r2, #4
 80015c8:	0020      	movs	r0, r4
 80015ca:	a908      	add	r1, sp, #32
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015cc:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015ce:	f005 fefb 	bl	80073c8 <HAL_TIM_PWM_ConfigChannel>
 80015d2:	2800      	cmp	r0, #0
 80015d4:	d001      	beq.n	80015da <MX_TIM1_Init+0xb2>
 80015d6:	b672      	cpsid	i
  while (1)
 80015d8:	e7fe      	b.n	80015d8 <MX_TIM1_Init+0xb0>
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_2);
 80015da:	6822      	ldr	r2, [r4, #0]
 80015dc:	4d1a      	ldr	r5, [pc, #104]	@ (8001648 <MX_TIM1_Init+0x120>)
 80015de:	6993      	ldr	r3, [r2, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015e0:	0020      	movs	r0, r4
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_2);
 80015e2:	402b      	ands	r3, r5
 80015e4:	6193      	str	r3, [r2, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015e6:	a908      	add	r1, sp, #32
 80015e8:	220c      	movs	r2, #12
 80015ea:	f005 feed 	bl	80073c8 <HAL_TIM_PWM_ConfigChannel>
 80015ee:	2800      	cmp	r0, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM1_Init+0xce>
 80015f2:	b672      	cpsid	i
  while (1)
 80015f4:	e7fe      	b.n	80015f4 <MX_TIM1_Init+0xcc>
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_4);
 80015f6:	6822      	ldr	r2, [r4, #0]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015f8:	900f      	str	r0, [sp, #60]	@ 0x3c
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_4);
 80015fa:	69d3      	ldr	r3, [r2, #28]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015fc:	9010      	str	r0, [sp, #64]	@ 0x40
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_4);
 80015fe:	402b      	ands	r3, r5
 8001600:	61d3      	str	r3, [r2, #28]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001602:	2380      	movs	r3, #128	@ 0x80
 8001604:	019b      	lsls	r3, r3, #6
 8001606:	9314      	str	r3, [sp, #80]	@ 0x50
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001608:	2380      	movs	r3, #128	@ 0x80
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800160a:	9011      	str	r0, [sp, #68]	@ 0x44
  sBreakDeadTimeConfig.DeadTime = 0;
 800160c:	9012      	str	r0, [sp, #72]	@ 0x48
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800160e:	9013      	str	r0, [sp, #76]	@ 0x4c
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001610:	9015      	str	r0, [sp, #84]	@ 0x54
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001612:	9016      	str	r0, [sp, #88]	@ 0x58
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001614:	9017      	str	r0, [sp, #92]	@ 0x5c
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001616:	049b      	lsls	r3, r3, #18
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001618:	9019      	str	r0, [sp, #100]	@ 0x64
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800161a:	901a      	str	r0, [sp, #104]	@ 0x68
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800161c:	901b      	str	r0, [sp, #108]	@ 0x6c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800161e:	a90f      	add	r1, sp, #60	@ 0x3c
 8001620:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001622:	9318      	str	r3, [sp, #96]	@ 0x60
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001624:	f006 fc0e 	bl	8007e44 <HAL_TIMEx_ConfigBreakDeadTime>
 8001628:	2800      	cmp	r0, #0
 800162a:	d001      	beq.n	8001630 <MX_TIM1_Init+0x108>
 800162c:	b672      	cpsid	i
  while (1)
 800162e:	e7fe      	b.n	800162e <MX_TIM1_Init+0x106>
  HAL_TIM_MspPostInit(&htim1);
 8001630:	0020      	movs	r0, r4
 8001632:	f003 f83b 	bl	80046ac <HAL_TIM_MspPostInit>
}
 8001636:	b01d      	add	sp, #116	@ 0x74
 8001638:	bd30      	pop	{r4, r5, pc}
 800163a:	46c0      	nop			@ (mov r8, r8)
 800163c:	20000718 	.word	0x20000718
 8001640:	40012c00 	.word	0x40012c00
 8001644:	000003ff 	.word	0x000003ff
 8001648:	fffff7ff 	.word	0xfffff7ff

0800164c <MX_TIM17_Init>:
{
 800164c:	b530      	push	{r4, r5, lr}
 800164e:	b095      	sub	sp, #84	@ 0x54
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001650:	221c      	movs	r2, #28
 8001652:	2100      	movs	r1, #0
 8001654:	4668      	mov	r0, sp
 8001656:	f007 fa38 	bl	8008aca <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800165a:	2234      	movs	r2, #52	@ 0x34
 800165c:	2100      	movs	r1, #0
 800165e:	a807      	add	r0, sp, #28
 8001660:	f007 fa33 	bl	8008aca <memset>
  htim17.Instance = TIM17;
 8001664:	4c21      	ldr	r4, [pc, #132]	@ (80016ec <MX_TIM17_Init+0xa0>)
 8001666:	4b22      	ldr	r3, [pc, #136]	@ (80016f0 <MX_TIM17_Init+0xa4>)
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001668:	2280      	movs	r2, #128	@ 0x80
  htim17.Instance = TIM17;
 800166a:	6023      	str	r3, [r4, #0]
  htim17.Init.Prescaler = 0;
 800166c:	2300      	movs	r3, #0
  htim17.Init.Period = TIM17_PERIOD_COUNT;
 800166e:	4d21      	ldr	r5, [pc, #132]	@ (80016f4 <MX_TIM17_Init+0xa8>)
  htim17.Init.Prescaler = 0;
 8001670:	6063      	str	r3, [r4, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001672:	60a3      	str	r3, [r4, #8]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001674:	0092      	lsls	r2, r2, #2
  htim17.Init.RepetitionCounter = 0;
 8001676:	6163      	str	r3, [r4, #20]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001678:	0020      	movs	r0, r4
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800167a:	3380      	adds	r3, #128	@ 0x80
  htim17.Init.Period = TIM17_PERIOD_COUNT;
 800167c:	60e5      	str	r5, [r4, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800167e:	6122      	str	r2, [r4, #16]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001680:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001682:	f006 fadb 	bl	8007c3c <HAL_TIM_Base_Init>
 8001686:	2800      	cmp	r0, #0
 8001688:	d001      	beq.n	800168e <MX_TIM17_Init+0x42>
 800168a:	b672      	cpsid	i
  while (1)
 800168c:	e7fe      	b.n	800168c <MX_TIM17_Init+0x40>
  if (HAL_TIM_OC_Init(&htim17) != HAL_OK)
 800168e:	0020      	movs	r0, r4
 8001690:	f006 fb08 	bl	8007ca4 <HAL_TIM_OC_Init>
 8001694:	1e02      	subs	r2, r0, #0
 8001696:	d001      	beq.n	800169c <MX_TIM17_Init+0x50>
 8001698:	b672      	cpsid	i
  while (1)
 800169a:	e7fe      	b.n	800169a <MX_TIM17_Init+0x4e>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800169c:	9000      	str	r0, [sp, #0]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800169e:	9002      	str	r0, [sp, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016a0:	9003      	str	r0, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016a2:	9004      	str	r0, [sp, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016a4:	9005      	str	r0, [sp, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016a6:	9006      	str	r0, [sp, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016a8:	4669      	mov	r1, sp
 80016aa:	0020      	movs	r0, r4
  sConfigOC.Pulse = TIM17_PERIOD_COUNT;
 80016ac:	9501      	str	r5, [sp, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016ae:	f005 fe59 	bl	8007364 <HAL_TIM_OC_ConfigChannel>
 80016b2:	2800      	cmp	r0, #0
 80016b4:	d001      	beq.n	80016ba <MX_TIM17_Init+0x6e>
 80016b6:	b672      	cpsid	i
  while (1)
 80016b8:	e7fe      	b.n	80016b8 <MX_TIM17_Init+0x6c>
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim17, TIM_CHANNEL_1);
 80016ba:	2308      	movs	r3, #8
 80016bc:	6822      	ldr	r2, [r4, #0]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80016be:	9007      	str	r0, [sp, #28]
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim17, TIM_CHANNEL_1);
 80016c0:	6991      	ldr	r1, [r2, #24]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016c2:	9008      	str	r0, [sp, #32]
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim17, TIM_CHANNEL_1);
 80016c4:	430b      	orrs	r3, r1
 80016c6:	6193      	str	r3, [r2, #24]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016c8:	2380      	movs	r3, #128	@ 0x80
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016ca:	9009      	str	r0, [sp, #36]	@ 0x24
  sBreakDeadTimeConfig.DeadTime = 0;
 80016cc:	900a      	str	r0, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016ce:	900b      	str	r0, [sp, #44]	@ 0x2c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016d0:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.BreakFilter = 0;
 80016d2:	900d      	str	r0, [sp, #52]	@ 0x34
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016d4:	9013      	str	r0, [sp, #76]	@ 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80016d6:	a907      	add	r1, sp, #28
 80016d8:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016da:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80016dc:	f006 fbb2 	bl	8007e44 <HAL_TIMEx_ConfigBreakDeadTime>
 80016e0:	2800      	cmp	r0, #0
 80016e2:	d001      	beq.n	80016e8 <MX_TIM17_Init+0x9c>
 80016e4:	b672      	cpsid	i
  while (1)
 80016e6:	e7fe      	b.n	80016e6 <MX_TIM17_Init+0x9a>
}
 80016e8:	b015      	add	sp, #84	@ 0x54
 80016ea:	bd30      	pop	{r4, r5, pc}
 80016ec:	20000a08 	.word	0x20000a08
 80016f0:	40014800 	.word	0x40014800
 80016f4:	00002710 	.word	0x00002710

080016f8 <MX_LPTIM1_Init>:
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 80016f8:	22e0      	movs	r2, #224	@ 0xe0
  hlptim1.Instance = LPTIM1;
 80016fa:	4810      	ldr	r0, [pc, #64]	@ (800173c <MX_LPTIM1_Init+0x44>)
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 80016fc:	0112      	lsls	r2, r2, #4
{
 80016fe:	b510      	push	{r4, lr}
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 8001700:	6082      	str	r2, [r0, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8001702:	4a0f      	ldr	r2, [pc, #60]	@ (8001740 <MX_LPTIM1_Init+0x48>)
  hlptim1.Instance = LPTIM1;
 8001704:	4b0f      	ldr	r3, [pc, #60]	@ (8001744 <MX_LPTIM1_Init+0x4c>)
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8001706:	6142      	str	r2, [r0, #20]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 8001708:	2280      	movs	r2, #128	@ 0x80
  hlptim1.Instance = LPTIM1;
 800170a:	6003      	str	r3, [r0, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800170c:	2300      	movs	r3, #0
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 800170e:	03d2      	lsls	r2, r2, #15
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8001710:	6043      	str	r3, [r0, #4]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8001712:	6203      	str	r3, [r0, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 8001714:	6242      	str	r2, [r0, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8001716:	6283      	str	r3, [r0, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8001718:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800171a:	6303      	str	r3, [r0, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 800171c:	f004 fcb4 	bl	8006088 <HAL_LPTIM_Init>
 8001720:	2800      	cmp	r0, #0
 8001722:	d001      	beq.n	8001728 <MX_LPTIM1_Init+0x30>
 8001724:	b672      	cpsid	i
  while (1)
 8001726:	e7fe      	b.n	8001726 <MX_LPTIM1_Init+0x2e>
  HAL_NVIC_SetPriority(LPTIM1_IRQn, 2, 2);
 8001728:	2202      	movs	r2, #2
 800172a:	0011      	movs	r1, r2
 800172c:	2011      	movs	r0, #17
 800172e:	f004 f8c5 	bl	80058bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8001732:	2011      	movs	r0, #17
 8001734:	f004 f8ec 	bl	8005910 <HAL_NVIC_EnableIRQ>
}
 8001738:	bd10      	pop	{r4, pc}
 800173a:	46c0      	nop			@ (mov r8, r8)
 800173c:	20000538 	.word	0x20000538
 8001740:	0000ffff 	.word	0x0000ffff
 8001744:	40007c00 	.word	0x40007c00

08001748 <MX_TIM14_Init>:
{
 8001748:	b530      	push	{r4, r5, lr}
 800174a:	b089      	sub	sp, #36	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 800174c:	221c      	movs	r2, #28
 800174e:	2100      	movs	r1, #0
 8001750:	a801      	add	r0, sp, #4
 8001752:	f007 f9ba 	bl	8008aca <memset>
  htim14.Init.Period = led_blink_period;
 8001756:	4d16      	ldr	r5, [pc, #88]	@ (80017b0 <MX_TIM14_Init+0x68>)
  htim14.Instance = TIM14;
 8001758:	4c16      	ldr	r4, [pc, #88]	@ (80017b4 <MX_TIM14_Init+0x6c>)
 800175a:	4b17      	ldr	r3, [pc, #92]	@ (80017b8 <MX_TIM14_Init+0x70>)
  htim14.Init.Period = led_blink_period;
 800175c:	682a      	ldr	r2, [r5, #0]
  htim14.Instance = TIM14;
 800175e:	6023      	str	r3, [r4, #0]
  htim14.Init.Prescaler = (512 * 64) - 1;
 8001760:	4b16      	ldr	r3, [pc, #88]	@ (80017bc <MX_TIM14_Init+0x74>)
  htim14.Init.Period = led_blink_period;
 8001762:	60e2      	str	r2, [r4, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001764:	2280      	movs	r2, #128	@ 0x80
  htim14.Init.Prescaler = (512 * 64) - 1;
 8001766:	6063      	str	r3, [r4, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001768:	2300      	movs	r3, #0
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800176a:	0092      	lsls	r2, r2, #2
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800176c:	0020      	movs	r0, r4
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800176e:	60a3      	str	r3, [r4, #8]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001770:	6122      	str	r2, [r4, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001772:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001774:	f006 fa62 	bl	8007c3c <HAL_TIM_Base_Init>
 8001778:	2800      	cmp	r0, #0
 800177a:	d001      	beq.n	8001780 <MX_TIM14_Init+0x38>
 800177c:	b672      	cpsid	i
  while (1)
 800177e:	e7fe      	b.n	800177e <MX_TIM14_Init+0x36>
  if (HAL_TIM_OC_Init(&htim14) != HAL_OK)
 8001780:	0020      	movs	r0, r4
 8001782:	f006 fa8f 	bl	8007ca4 <HAL_TIM_OC_Init>
 8001786:	1e02      	subs	r2, r0, #0
 8001788:	d001      	beq.n	800178e <MX_TIM14_Init+0x46>
 800178a:	b672      	cpsid	i
  while (1)
 800178c:	e7fe      	b.n	800178c <MX_TIM14_Init+0x44>
  sConfigOC.Pulse = led_blink_period - 1;
 800178e:	682b      	ldr	r3, [r5, #0]
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001790:	9001      	str	r0, [sp, #4]
  sConfigOC.Pulse = led_blink_period - 1;
 8001792:	3b01      	subs	r3, #1
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001794:	9003      	str	r0, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001796:	9005      	str	r0, [sp, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001798:	a901      	add	r1, sp, #4
 800179a:	0020      	movs	r0, r4
  sConfigOC.Pulse = led_blink_period - 1;
 800179c:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800179e:	f005 fde1 	bl	8007364 <HAL_TIM_OC_ConfigChannel>
 80017a2:	2800      	cmp	r0, #0
 80017a4:	d001      	beq.n	80017aa <MX_TIM14_Init+0x62>
 80017a6:	b672      	cpsid	i
  while (1)
 80017a8:	e7fe      	b.n	80017a8 <MX_TIM14_Init+0x60>
}
 80017aa:	b009      	add	sp, #36	@ 0x24
 80017ac:	bd30      	pop	{r4, r5, pc}
 80017ae:	46c0      	nop			@ (mov r8, r8)
 80017b0:	20000014 	.word	0x20000014
 80017b4:	20000ac4 	.word	0x20000ac4
 80017b8:	40002000 	.word	0x40002000
 80017bc:	00007fff 	.word	0x00007fff

080017c0 <MX_USART2_UART_Init>:
  huart2.Instance = USART2;
 80017c0:	480b      	ldr	r0, [pc, #44]	@ (80017f0 <MX_USART2_UART_Init+0x30>)
 80017c2:	4b0c      	ldr	r3, [pc, #48]	@ (80017f4 <MX_USART2_UART_Init+0x34>)
{
 80017c4:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 80017c6:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 31250;
 80017c8:	4b0b      	ldr	r3, [pc, #44]	@ (80017f8 <MX_USART2_UART_Init+0x38>)
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017ca:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 31250;
 80017cc:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017ce:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017d0:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017d2:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017d4:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017d6:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017d8:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017da:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017dc:	6203      	str	r3, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017de:	6243      	str	r3, [r0, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017e0:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017e2:	f007 f8a5 	bl	8008930 <HAL_UART_Init>
 80017e6:	2800      	cmp	r0, #0
 80017e8:	d001      	beq.n	80017ee <MX_USART2_UART_Init+0x2e>
 80017ea:	b672      	cpsid	i
  while (1)
 80017ec:	e7fe      	b.n	80017ec <MX_USART2_UART_Init+0x2c>
}
 80017ee:	bd10      	pop	{r4, pc}
 80017f0:	2000064c 	.word	0x2000064c
 80017f4:	40004400 	.word	0x40004400
 80017f8:	00007a12 	.word	0x00007a12

080017fc <MX_DMA_Init>:
{
 80017fc:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017fe:	2101      	movs	r1, #1
 8001800:	4b0c      	ldr	r3, [pc, #48]	@ (8001834 <MX_DMA_Init+0x38>)
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001802:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001804:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001806:	430a      	orrs	r2, r1
 8001808:	639a      	str	r2, [r3, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800180a:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 800180c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800180e:	400b      	ands	r3, r1
 8001810:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001812:	0011      	movs	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001814:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001816:	f004 f851 	bl	80058bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800181a:	2009      	movs	r0, #9
 800181c:	f004 f878 	bl	8005910 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 2, 2);
 8001820:	2202      	movs	r2, #2
 8001822:	200a      	movs	r0, #10
 8001824:	0011      	movs	r1, r2
 8001826:	f004 f849 	bl	80058bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800182a:	200a      	movs	r0, #10
 800182c:	f004 f870 	bl	8005910 <HAL_NVIC_EnableIRQ>
}
 8001830:	bd07      	pop	{r0, r1, r2, pc}
 8001832:	46c0      	nop			@ (mov r8, r8)
 8001834:	40021000 	.word	0x40021000

08001838 <MX_GPIO_Init>:
{
 8001838:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800183a:	2404      	movs	r4, #4
{
 800183c:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183e:	2214      	movs	r2, #20
 8001840:	2100      	movs	r1, #0
 8001842:	a805      	add	r0, sp, #20
 8001844:	f007 f941 	bl	8008aca <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001848:	2120      	movs	r1, #32
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800184a:	2501      	movs	r5, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800184c:	2602      	movs	r6, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800184e:	4b42      	ldr	r3, [pc, #264]	@ (8001958 <MX_GPIO_Init+0x120>)
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001850:	4842      	ldr	r0, [pc, #264]	@ (800195c <MX_GPIO_Init+0x124>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001852:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  HAL_GPIO_Init(SW_OUT_GPIO_Port, &GPIO_InitStruct);
 8001854:	27a0      	movs	r7, #160	@ 0xa0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001856:	4322      	orrs	r2, r4
 8001858:	635a      	str	r2, [r3, #52]	@ 0x34
 800185a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  HAL_GPIO_Init(SW_OUT_GPIO_Port, &GPIO_InitStruct);
 800185c:	05ff      	lsls	r7, r7, #23
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800185e:	4022      	ands	r2, r4
 8001860:	9201      	str	r2, [sp, #4]
 8001862:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001864:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001866:	430a      	orrs	r2, r1
 8001868:	635a      	str	r2, [r3, #52]	@ 0x34
 800186a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800186c:	400a      	ands	r2, r1
 800186e:	9202      	str	r2, [sp, #8]
 8001870:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001872:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001874:	1849      	adds	r1, r1, r1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001876:	432a      	orrs	r2, r5
 8001878:	635a      	str	r2, [r3, #52]	@ 0x34
 800187a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800187c:	402a      	ands	r2, r5
 800187e:	9203      	str	r2, [sp, #12]
 8001880:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001882:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001884:	4332      	orrs	r2, r6
 8001886:	635a      	str	r2, [r3, #52]	@ 0x34
 8001888:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800188a:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800188c:	4033      	ands	r3, r6
 800188e:	9304      	str	r3, [sp, #16]
 8001890:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001892:	f004 fbb9 	bl	8006008 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001896:	2388      	movs	r3, #136	@ 0x88
  GPIO_InitStruct.Pin = T_NRST_Pin;
 8001898:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	2400      	movs	r4, #0
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800189c:	035b      	lsls	r3, r3, #13
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 800189e:	a905      	add	r1, sp, #20
 80018a0:	482f      	ldr	r0, [pc, #188]	@ (8001960 <MX_GPIO_Init+0x128>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018a2:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a4:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 80018a6:	f004 faf7 	bl	8005e98 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SW_OUT_Pin;
 80018aa:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(SW_OUT_GPIO_Port, &GPIO_InitStruct);
 80018ac:	0038      	movs	r0, r7
  GPIO_InitStruct.Pin = SW_OUT_Pin;
 80018ae:	009b      	lsls	r3, r3, #2
  HAL_GPIO_Init(SW_OUT_GPIO_Port, &GPIO_InitStruct);
 80018b0:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = SW_OUT_Pin;
 80018b2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b4:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b6:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b8:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(SW_OUT_GPIO_Port, &GPIO_InitStruct);
 80018ba:	f004 faed 	bl	8005e98 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD3_Pin;
 80018be:	2340      	movs	r3, #64	@ 0x40
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80018c0:	a905      	add	r1, sp, #20
 80018c2:	4826      	ldr	r0, [pc, #152]	@ (800195c <MX_GPIO_Init+0x124>)
  GPIO_InitStruct.Pin = LD3_Pin;
 80018c4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c6:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c8:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ca:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80018cc:	f004 fae4 	bl	8005e98 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SW_IN_Pin;
 80018d0:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(SW_IN_GPIO_Port, &GPIO_InitStruct);
 80018d2:	0038      	movs	r0, r7
  GPIO_InitStruct.Pin = SW_IN_Pin;
 80018d4:	00db      	lsls	r3, r3, #3
  HAL_GPIO_Init(SW_IN_GPIO_Port, &GPIO_InitStruct);
 80018d6:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = SW_IN_Pin;
 80018d8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018da:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018dc:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(SW_IN_GPIO_Port, &GPIO_InitStruct);
 80018de:	f004 fadb 	bl	8005e98 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = MONITOR_Pin;
 80018e2:	2340      	movs	r3, #64	@ 0x40
  HAL_GPIO_Init(MONITOR_GPIO_Port, &GPIO_InitStruct);
 80018e4:	a905      	add	r1, sp, #20
 80018e6:	481f      	ldr	r0, [pc, #124]	@ (8001964 <MX_GPIO_Init+0x12c>)
  GPIO_InitStruct.Pin = MONITOR_Pin;
 80018e8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ea:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ee:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(MONITOR_GPIO_Port, &GPIO_InitStruct);
 80018f0:	f004 fad2 	bl	8005e98 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = MONITOR_2_Pin;
 80018f4:	2310      	movs	r3, #16
  HAL_GPIO_Init(MONITOR_2_GPIO_Port, &GPIO_InitStruct);
 80018f6:	a905      	add	r1, sp, #20
 80018f8:	481a      	ldr	r0, [pc, #104]	@ (8001964 <MX_GPIO_Init+0x12c>)
  GPIO_InitStruct.Pin = MONITOR_2_Pin;
 80018fa:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018fc:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001900:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(MONITOR_2_GPIO_Port, &GPIO_InitStruct);
 8001902:	f004 fac9 	bl	8005e98 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001906:	2380      	movs	r3, #128	@ 0x80
 8001908:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800190a:	23c4      	movs	r3, #196	@ 0xc4
  HAL_GPIO_Init(MONITOR_GPIO_Port, &GPIO_InitStruct);
 800190c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800190e:	039b      	lsls	r3, r3, #14
  HAL_GPIO_Init(MONITOR_GPIO_Port, &GPIO_InitStruct);
 8001910:	4814      	ldr	r0, [pc, #80]	@ (8001964 <MX_GPIO_Init+0x12c>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001912:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN; //seems to improve stuff for CLK IN??
 8001914:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001916:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(MONITOR_GPIO_Port, &GPIO_InitStruct);
 8001918:	f004 fabe 	bl	8005e98 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = HACK_POT_HIGH_Pin;
 800191c:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(HACK_POT_HIGH_GPIO_Port, &GPIO_InitStruct);
 800191e:	0038      	movs	r0, r7
  GPIO_InitStruct.Pin = HACK_POT_HIGH_Pin;
 8001920:	015b      	lsls	r3, r3, #5
  HAL_GPIO_Init(HACK_POT_HIGH_GPIO_Port, &GPIO_InitStruct);
 8001922:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = HACK_POT_HIGH_Pin;
 8001924:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001926:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001928:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(HACK_POT_HIGH_GPIO_Port, &GPIO_InitStruct);
 800192c:	f004 fab4 	bl	8005e98 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = HACK_POT_LOW_Pin;
 8001930:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(HACK_POT_LOW_GPIO_Port, &GPIO_InitStruct);
 8001932:	0038      	movs	r0, r7
 8001934:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = HACK_POT_LOW_Pin;
 8001936:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001938:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(HACK_POT_LOW_GPIO_Port, &GPIO_InitStruct);
 800193e:	f004 faab 	bl	8005e98 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 2, 2);
 8001942:	0032      	movs	r2, r6
 8001944:	0031      	movs	r1, r6
 8001946:	2007      	movs	r0, #7
 8001948:	f003 ffb8 	bl	80058bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800194c:	2007      	movs	r0, #7
 800194e:	f003 ffdf 	bl	8005910 <HAL_NVIC_EnableIRQ>
}
 8001952:	b00b      	add	sp, #44	@ 0x2c
 8001954:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001956:	46c0      	nop			@ (mov r8, r8)
 8001958:	40021000 	.word	0x40021000
 800195c:	50000800 	.word	0x50000800
 8001960:	50001400 	.word	0x50001400
 8001964:	50000400 	.word	0x50000400

08001968 <Error_Handler>:
 8001968:	b672      	cpsid	i
  while (1)
 800196a:	e7fe      	b.n	800196a <Error_Handler+0x2>

0800196c <System_Init>:
  {

  }
}

void System_Init(void){
 800196c:	b510      	push	{r4, lr}
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800196e:	f003 fa75 	bl	8004e5c <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8001972:	f7ff fc15 	bl	80011a0 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001976:	f7ff ff5f 	bl	8001838 <MX_GPIO_Init>
	MX_DMA_Init();
 800197a:	f7ff ff3f 	bl	80017fc <MX_DMA_Init>
	MX_USART2_UART_Init();
 800197e:	f7ff ff1f 	bl	80017c0 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8001982:	f7ff fc4b 	bl	800121c <MX_ADC1_Init>
	MX_TIM16_Init(); //Frequency Gen.
 8001986:	f7ff fcc3 	bl	8001310 <MX_TIM16_Init>
	MX_TIM2_Init(); //I/P Capture Measurement is TIM2_ch1
 800198a:	f7ff fd15 	bl	80013b8 <MX_TIM2_Init>
	MX_TIM3_Init(); //I/P Capture Measurement Re-Elapse is TIM3_ch1
 800198e:	f7ff fd6d 	bl	800146c <MX_TIM3_Init>
	MX_TIM1_Init(); //PWM Gen. Main/Secondary Oscillator on ch2/ch4
 8001992:	f7ff fdc9 	bl	8001528 <MX_TIM1_Init>
	MX_TIM17_Init();
 8001996:	f7ff fe59 	bl	800164c <MX_TIM17_Init>
	MX_TIM14_Init();
 800199a:	f7ff fed5 	bl	8001748 <MX_TIM14_Init>
	//MX_IWDG_Init(); fucks up stuff - to be config'd
	MX_LPTIM1_Init(); //Tap Tempo checking/debouncing timer
 800199e:	f7ff feab 	bl	80016f8 <MX_LPTIM1_Init>

	//Calibrate ADC - DO NOT MOVE TO BEFORE OTHER CONFIG ABOVE
	HAL_ADCEx_Calibration_Start(&hadc1);
 80019a2:	4c1c      	ldr	r4, [pc, #112]	@ (8001a14 <System_Init+0xa8>)
 80019a4:	0020      	movs	r0, r4
 80019a6:	f003 fed3 	bl	8005750 <HAL_ADCEx_Calibration_Start>

	//Set custom callback function for TIM16 (freq. gen.) to the callback function in TIMx_callback.c for TIM16.
	//I believe the correct CallbackID is HAL_TIM_OC_DELAY_ELAPSED_CB_ID, but if this doesn't work maybe
	//HAL_TIM_PERIOD_ELAPSED_CB_ID will work. This should be basically the same because we've set up TIM16
	//in Output Compare mode, where the ARR and CRR are the same.
	HAL_TIM_RegisterCallback(&htim16, HAL_TIM_PERIOD_ELAPSED_CB_ID, &TIM16_callback);
 80019aa:	210e      	movs	r1, #14
 80019ac:	4a1a      	ldr	r2, [pc, #104]	@ (8001a18 <System_Init+0xac>)
 80019ae:	481b      	ldr	r0, [pc, #108]	@ (8001a1c <System_Init+0xb0>)
 80019b0:	f005 fbef 	bl	8007192 <HAL_TIM_RegisterCallback>

	//Set custom callback function for ADC (DMA) conversion complete.
	HAL_ADC_RegisterCallback(&hadc1, HAL_ADC_CONVERSION_COMPLETE_CB_ID, &ADC_DMA_conversion_complete_callback);
 80019b4:	2100      	movs	r1, #0
 80019b6:	0020      	movs	r0, r4
 80019b8:	4a19      	ldr	r2, [pc, #100]	@ (8001a20 <System_Init+0xb4>)
 80019ba:	f003 fc15 	bl	80051e8 <HAL_ADC_RegisterCallback>

	//Set custom callback function for I/P capture input falling edge event
	HAL_TIM_RegisterCallback(&htim2, HAL_TIM_IC_CAPTURE_CB_ID, &TIM2_ch1_IP_capture_callback);
 80019be:	4c19      	ldr	r4, [pc, #100]	@ (8001a24 <System_Init+0xb8>)
 80019c0:	2112      	movs	r1, #18
 80019c2:	0020      	movs	r0, r4
 80019c4:	4a18      	ldr	r2, [pc, #96]	@ (8001a28 <System_Init+0xbc>)
 80019c6:	f005 fbe4 	bl	8007192 <HAL_TIM_RegisterCallback>

	//Set custom callback function for I/P capture timer overflow (Update event/overflow)
	HAL_TIM_RegisterCallback(&htim2, HAL_TIM_PERIOD_ELAPSED_CB_ID, &TIM2_ch1_overflow_callback);
 80019ca:	210e      	movs	r1, #14
 80019cc:	0020      	movs	r0, r4
 80019ce:	4a17      	ldr	r2, [pc, #92]	@ (8001a2c <System_Init+0xc0>)
 80019d0:	f005 fbdf 	bl	8007192 <HAL_TIM_RegisterCallback>

	//Set custom callback function for TIM3_ch1 (Measurement Re-Elapse) (CCR match)
	HAL_TIM_RegisterCallback(&htim3, HAL_TIM_OC_DELAY_ELAPSED_CB_ID, &TIM3_ch1_IP_capture_measurement_reelapse_callback);
 80019d4:	2114      	movs	r1, #20
 80019d6:	4a16      	ldr	r2, [pc, #88]	@ (8001a30 <System_Init+0xc4>)
 80019d8:	4816      	ldr	r0, [pc, #88]	@ (8001a34 <System_Init+0xc8>)
 80019da:	f005 fbda 	bl	8007192 <HAL_TIM_RegisterCallback>

	//Set custom callback function for DMA TX Transfer Complete
	HAL_UART_RegisterCallback(&huart2, HAL_UART_TX_COMPLETE_CB_ID, &UART2_TX_transfer_complete_callback);
 80019de:	4c16      	ldr	r4, [pc, #88]	@ (8001a38 <System_Init+0xcc>)
 80019e0:	2101      	movs	r1, #1
 80019e2:	0020      	movs	r0, r4
 80019e4:	4a15      	ldr	r2, [pc, #84]	@ (8001a3c <System_Init+0xd0>)
 80019e6:	f006 fb88 	bl	80080fa <HAL_UART_RegisterCallback>

	//Set custom callback function for DMA RX Transfer Complete
	HAL_UART_RegisterCallback(&huart2, HAL_UART_RX_COMPLETE_CB_ID, &UART2_RX_transfer_complete_callback);
 80019ea:	2103      	movs	r1, #3
 80019ec:	0020      	movs	r0, r4
 80019ee:	4a14      	ldr	r2, [pc, #80]	@ (8001a40 <System_Init+0xd4>)
 80019f0:	f006 fb83 	bl	80080fa <HAL_UART_RegisterCallback>

	//Set custom callback for LPTIM1 (Tap Tempo SW state check)
	HAL_LPTIM_RegisterCallback(&hlptim1, HAL_LPTIM_COMPARE_MATCH_CB_ID, &LPTIM1_callback);
 80019f4:	2102      	movs	r1, #2
 80019f6:	4a13      	ldr	r2, [pc, #76]	@ (8001a44 <System_Init+0xd8>)
 80019f8:	4813      	ldr	r0, [pc, #76]	@ (8001a48 <System_Init+0xdc>)
 80019fa:	f004 fc1f 	bl	800623c <HAL_LPTIM_RegisterCallback>

	//Set custom callback function for TIM17
	HAL_TIM_RegisterCallback(&htim17, HAL_TIM_OC_DELAY_ELAPSED_CB_ID, &TIM17_callback);
 80019fe:	2114      	movs	r1, #20
 8001a00:	4a12      	ldr	r2, [pc, #72]	@ (8001a4c <System_Init+0xe0>)
 8001a02:	4813      	ldr	r0, [pc, #76]	@ (8001a50 <System_Init+0xe4>)
 8001a04:	f005 fbc5 	bl	8007192 <HAL_TIM_RegisterCallback>

	//Set custom callback function for TIM14
	HAL_TIM_RegisterCallback(&htim14, HAL_TIM_OC_DELAY_ELAPSED_CB_ID, &TIM14_callback);
 8001a08:	2114      	movs	r1, #20
 8001a0a:	4a12      	ldr	r2, [pc, #72]	@ (8001a54 <System_Init+0xe8>)
 8001a0c:	4812      	ldr	r0, [pc, #72]	@ (8001a58 <System_Init+0xec>)
 8001a0e:	f005 fbc0 	bl	8007192 <HAL_TIM_RegisterCallback>
}
 8001a12:	bd10      	pop	{r4, pc}
 8001a14:	20000bdc 	.word	0x20000bdc
 8001a18:	08001a5d 	.word	0x08001a5d
 8001a1c:	2000094c 	.word	0x2000094c
 8001a20:	08001ad1 	.word	0x08001ad1
 8001a24:	20000890 	.word	0x20000890
 8001a28:	08001b69 	.word	0x08001b69
 8001a2c:	08001c85 	.word	0x08001c85
 8001a30:	08001d91 	.word	0x08001d91
 8001a34:	200007d4 	.word	0x200007d4
 8001a38:	2000064c 	.word	0x2000064c
 8001a3c:	08001ecd 	.word	0x08001ecd
 8001a40:	08001edd 	.word	0x08001edd
 8001a44:	080032bd 	.word	0x080032bd
 8001a48:	20000538 	.word	0x20000538
 8001a4c:	080039ed 	.word	0x080039ed
 8001a50:	20000a08 	.word	0x20000a08
 8001a54:	08003a19 	.word	0x08003a19
 8001a58:	20000ac4 	.word	0x20000ac4

08001a5c <TIM16_callback>:
#include "custom_callbacks.h"

void __attribute__((optimize("O0")))TIM16_callback(TIM_HandleTypeDef *htim)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
	Clear_Status_Bit(&statuses, DMA_To_Start);
 8001a64:	2380      	movs	r3, #128	@ 0x80
 8001a66:	021a      	lsls	r2, r3, #8
 8001a68:	4b15      	ldr	r3, [pc, #84]	@ (8001ac0 <TIM16_callback+0x64>)
 8001a6a:	0011      	movs	r1, r2
 8001a6c:	0018      	movs	r0, r3
 8001a6e:	f003 f992 	bl	8004d96 <Clear_Status_Bit>
	HAL_GPIO_WritePin(MONITOR_2_GPIO_Port, MONITOR_2_Pin, 1);
 8001a72:	4b14      	ldr	r3, [pc, #80]	@ (8001ac4 <TIM16_callback+0x68>)
 8001a74:	2201      	movs	r2, #1
 8001a76:	2110      	movs	r1, #16
 8001a78:	0018      	movs	r0, r3
 8001a7a:	f004 fac5 	bl	8006008 <HAL_GPIO_WritePin>

	Set_Oscillator_Values(&params);
 8001a7e:	4b12      	ldr	r3, [pc, #72]	@ (8001ac8 <TIM16_callback+0x6c>)
 8001a80:	0018      	movs	r0, r3
 8001a82:	f002 fa95 	bl	8003fb0 <Set_Oscillator_Values>

	Calculate_Next_Main_Oscillator_Values(&params, (enum Next_Values_Processing_Mode)REGULAR_MODE);
 8001a86:	4b10      	ldr	r3, [pc, #64]	@ (8001ac8 <TIM16_callback+0x6c>)
 8001a88:	2100      	movs	r1, #0
 8001a8a:	0018      	movs	r0, r3
 8001a8c:	f002 faa8 	bl	8003fe0 <Calculate_Next_Main_Oscillator_Values>
	Write_Next_Main_Oscillator_Values_to_Delay_Line(&params, &delay_line);
 8001a90:	4a0e      	ldr	r2, [pc, #56]	@ (8001acc <TIM16_callback+0x70>)
 8001a92:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac8 <TIM16_callback+0x6c>)
 8001a94:	0011      	movs	r1, r2
 8001a96:	0018      	movs	r0, r3
 8001a98:	f002 fb22 	bl	80040e0 <Write_Next_Main_Oscillator_Values_to_Delay_Line>

	Set_Status_Bit(&statuses, DMA_To_Start);
 8001a9c:	2380      	movs	r3, #128	@ 0x80
 8001a9e:	021a      	lsls	r2, r3, #8
 8001aa0:	4b07      	ldr	r3, [pc, #28]	@ (8001ac0 <TIM16_callback+0x64>)
 8001aa2:	0011      	movs	r1, r2
 8001aa4:	0018      	movs	r0, r3
 8001aa6:	f003 f967 	bl	8004d78 <Set_Status_Bit>

	HAL_GPIO_WritePin(MONITOR_2_GPIO_Port, MONITOR_2_Pin, 0);
 8001aaa:	4b06      	ldr	r3, [pc, #24]	@ (8001ac4 <TIM16_callback+0x68>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	2110      	movs	r1, #16
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	f004 faa9 	bl	8006008 <HAL_GPIO_WritePin>

}
 8001ab6:	46c0      	nop			@ (mov r8, r8)
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	b002      	add	sp, #8
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	46c0      	nop			@ (mov r8, r8)
 8001ac0:	20000d28 	.word	0x20000d28
 8001ac4:	50000400 	.word	0x50000400
 8001ac8:	20000cec 	.word	0x20000cec
 8001acc:	2000001a 	.word	0x2000001a

08001ad0 <ADC_DMA_conversion_complete_callback>:

void __attribute__((optimize("O0")))ADC_DMA_conversion_complete_callback(ADC_HandleTypeDef *hadc)
{
 8001ad0:	b5b0      	push	{r4, r5, r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 1);
 8001ad8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b50 <ADC_DMA_conversion_complete_callback+0x80>)
 8001ada:	2201      	movs	r2, #1
 8001adc:	2140      	movs	r1, #64	@ 0x40
 8001ade:	0018      	movs	r0, r3
 8001ae0:	f004 fa92 	bl	8006008 <HAL_GPIO_WritePin>

	HAL_ADC_Stop_DMA(hadc); //disable ADC DMA
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	0018      	movs	r0, r3
 8001ae8:	f003 fdf4 	bl	80056d4 <HAL_ADC_Stop_DMA>

	Process_ADC_Conversion_Values(&params_manual, ADCResultsDMA);
 8001aec:	4a19      	ldr	r2, [pc, #100]	@ (8001b54 <ADC_DMA_conversion_complete_callback+0x84>)
 8001aee:	4b1a      	ldr	r3, [pc, #104]	@ (8001b58 <ADC_DMA_conversion_complete_callback+0x88>)
 8001af0:	0011      	movs	r1, r2
 8001af2:	0018      	movs	r0, r3
 8001af4:	f002 fb3c 	bl	8004170 <Process_ADC_Conversion_Values>

	//copies into running params based on mode
	Update_Params_Based_On_Mode_Selected();
 8001af8:	f7fe ff36 	bl	8000968 <Update_Params_Based_On_Mode_Selected>

	enum Validate first_sync_complete = Get_Status_Bit(&statuses, First_Sync_Complete);
 8001afc:	250f      	movs	r5, #15
 8001afe:	197c      	adds	r4, r7, r5
 8001b00:	4b16      	ldr	r3, [pc, #88]	@ (8001b5c <ADC_DMA_conversion_complete_callback+0x8c>)
 8001b02:	2108      	movs	r1, #8
 8001b04:	0018      	movs	r0, r3
 8001b06:	f003 f926 	bl	8004d56 <Get_Status_Bit>
 8001b0a:	0003      	movs	r3, r0
 8001b0c:	7023      	strb	r3, [r4, #0]

	//overwrites raw speed values if a sync has completed
	if(first_sync_complete == YES){
 8001b0e:	197b      	adds	r3, r7, r5
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d10a      	bne.n	8001b2c <ADC_DMA_conversion_complete_callback+0x5c>

	params.raw_start_value = params_working.raw_start_value;
 8001b16:	4b12      	ldr	r3, [pc, #72]	@ (8001b60 <ADC_DMA_conversion_complete_callback+0x90>)
 8001b18:	8a5b      	ldrh	r3, [r3, #18]
 8001b1a:	b29a      	uxth	r2, r3
 8001b1c:	4b11      	ldr	r3, [pc, #68]	@ (8001b64 <ADC_DMA_conversion_complete_callback+0x94>)
 8001b1e:	825a      	strh	r2, [r3, #18]
	params.raw_prescaler = params_working.raw_prescaler;
 8001b20:	4b0f      	ldr	r3, [pc, #60]	@ (8001b60 <ADC_DMA_conversion_complete_callback+0x90>)
 8001b22:	8b5b      	ldrh	r3, [r3, #26]
 8001b24:	b29a      	uxth	r2, r3
 8001b26:	4b0f      	ldr	r3, [pc, #60]	@ (8001b64 <ADC_DMA_conversion_complete_callback+0x94>)
 8001b28:	835a      	strh	r2, [r3, #26]
 8001b2a:	e003      	b.n	8001b34 <ADC_DMA_conversion_complete_callback+0x64>
	}
	else{

		Process_TIM16_Raw_Start_Value_and_Raw_Prescaler(&params);
 8001b2c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b64 <ADC_DMA_conversion_complete_callback+0x94>)
 8001b2e:	0018      	movs	r0, r3
 8001b30:	f002 fa2a 	bl	8003f88 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler>
	}

	Process_TIM16_Final_Start_Value_and_Final_Prescaler(&params);
 8001b34:	4b0b      	ldr	r3, [pc, #44]	@ (8001b64 <ADC_DMA_conversion_complete_callback+0x94>)
 8001b36:	0018      	movs	r0, r3
 8001b38:	f002 fecf 	bl	80048da <Process_TIM16_Final_Start_Value_and_Final_Prescaler>


		Set_Status_Bit(&statuses, Initial_ADC_Conversion_Complete);
	}*/

	HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 0);
 8001b3c:	4b04      	ldr	r3, [pc, #16]	@ (8001b50 <ADC_DMA_conversion_complete_callback+0x80>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	2140      	movs	r1, #64	@ 0x40
 8001b42:	0018      	movs	r0, r3
 8001b44:	f004 fa60 	bl	8006008 <HAL_GPIO_WritePin>
}
 8001b48:	46c0      	nop			@ (mov r8, r8)
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	b004      	add	sp, #16
 8001b4e:	bdb0      	pop	{r4, r5, r7, pc}
 8001b50:	50000400 	.word	0x50000400
 8001b54:	20000d10 	.word	0x20000d10
 8001b58:	20000cc8 	.word	0x20000cc8
 8001b5c:	20000d28 	.word	0x20000d28
 8001b60:	20000c80 	.word	0x20000c80
 8001b64:	20000cec 	.word	0x20000cec

08001b68 <TIM2_ch1_IP_capture_callback>:

void __attribute__((optimize("O0")))TIM2_ch1_IP_capture_callback(TIM_HandleTypeDef *htim)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
	TIM2_ch1_input_capture_value = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2100      	movs	r1, #0
 8001b74:	0018      	movs	r0, r3
 8001b76:	f005 faf5 	bl	8007164 <HAL_TIM_ReadCapturedValue>
 8001b7a:	0002      	movs	r2, r0
 8001b7c:	4b3a      	ldr	r3, [pc, #232]	@ (8001c68 <TIM2_ch1_IP_capture_callback+0x100>)
 8001b7e:	601a      	str	r2, [r3, #0]

	interrupt_period = TIM2_ch1_input_capture_value >> 9; //divided by 512
 8001b80:	4b39      	ldr	r3, [pc, #228]	@ (8001c68 <TIM2_ch1_IP_capture_callback+0x100>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	0a5b      	lsrs	r3, r3, #9
 8001b86:	b29a      	uxth	r2, r3
 8001b88:	4b38      	ldr	r3, [pc, #224]	@ (8001c6c <TIM2_ch1_IP_capture_callback+0x104>)
 8001b8a:	801a      	strh	r2, [r3, #0]

	//since the input capture measurement is z, and this is 512x the interrupt period, we just use the interrupt
	//period = z/512 as the 'elapse period value' if we also set the elapse timer prescaler to 512x less than the
	//input capture measurement timer

	if(IP_CAP_fsm.current_state == IDLE){
 8001b8c:	4b38      	ldr	r3, [pc, #224]	@ (8001c70 <TIM2_ch1_IP_capture_callback+0x108>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d108      	bne.n	8001ba8 <TIM2_ch1_IP_capture_callback+0x40>

		Begin_Input_Capture_Measurement();
 8001b96:	f002 f99d 	bl	8003ed4 <Begin_Input_Capture_Measurement>
		IP_CAP_fsm.current_state = MEASUREMENT_PENDING;
 8001b9a:	4b35      	ldr	r3, [pc, #212]	@ (8001c70 <TIM2_ch1_IP_capture_callback+0x108>)
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	701a      	strb	r2, [r3, #0]
		IP_CAP_fsm.prev_state = IDLE;
 8001ba0:	4b33      	ldr	r3, [pc, #204]	@ (8001c70 <TIM2_ch1_IP_capture_callback+0x108>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	705a      	strb	r2, [r3, #1]
		//BEGIN PROCESSING
		Set_Status_Bit(&statuses, Input_Capture_Processing_Can_Be_Started);
	}

	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 0);
}
 8001ba6:	e05b      	b.n	8001c60 <TIM2_ch1_IP_capture_callback+0xf8>
	else if(IP_CAP_fsm.current_state == MEASUREMENT_PENDING){ //second edge
 8001ba8:	4b31      	ldr	r3, [pc, #196]	@ (8001c70 <TIM2_ch1_IP_capture_callback+0x108>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d124      	bne.n	8001bfc <TIM2_ch1_IP_capture_callback+0x94>
		if(interrupt_period >= HIGHEST_PRESCALER_TOP_SPEED_PERIOD){ //if the captured value/512 is >= than 129
 8001bb2:	4b2e      	ldr	r3, [pc, #184]	@ (8001c6c <TIM2_ch1_IP_capture_callback+0x104>)
 8001bb4:	881b      	ldrh	r3, [r3, #0]
 8001bb6:	b29b      	uxth	r3, r3
 8001bb8:	2b80      	cmp	r3, #128	@ 0x80
 8001bba:	d951      	bls.n	8001c60 <TIM2_ch1_IP_capture_callback+0xf8>
				Start_Measurement_Reelapse_Timer();
 8001bbc:	f002 f974 	bl	8003ea8 <Start_Measurement_Reelapse_Timer>
			IP_CAP_fsm.current_state = MEASUREMENT_REELAPSE;
 8001bc0:	4b2b      	ldr	r3, [pc, #172]	@ (8001c70 <TIM2_ch1_IP_capture_callback+0x108>)
 8001bc2:	2202      	movs	r2, #2
 8001bc4:	701a      	strb	r2, [r3, #0]
			IP_CAP_fsm.prev_state = MEASUREMENT_PENDING;
 8001bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8001c70 <TIM2_ch1_IP_capture_callback+0x108>)
 8001bc8:	2201      	movs	r2, #1
 8001bca:	705a      	strb	r2, [r3, #1]
			Copy_Params_Structs(&params, &params_to_be_loaded);
 8001bcc:	4a29      	ldr	r2, [pc, #164]	@ (8001c74 <TIM2_ch1_IP_capture_callback+0x10c>)
 8001bce:	4b2a      	ldr	r3, [pc, #168]	@ (8001c78 <TIM2_ch1_IP_capture_callback+0x110>)
 8001bd0:	0011      	movs	r1, r2
 8001bd2:	0018      	movs	r0, r3
 8001bd4:	f002 f95e 	bl	8003e94 <Copy_Params_Structs>
			if((speed_fsm.current_state.speed_exclusive_state == TAP_PENDING_MODE) || (speed_fsm.current_state.speed_exclusive_state == CLK_IN_PENDING_MODE)){
 8001bd8:	4b28      	ldr	r3, [pc, #160]	@ (8001c7c <TIM2_ch1_IP_capture_callback+0x114>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	2b05      	cmp	r3, #5
 8001be0:	d004      	beq.n	8001bec <TIM2_ch1_IP_capture_callback+0x84>
 8001be2:	4b26      	ldr	r3, [pc, #152]	@ (8001c7c <TIM2_ch1_IP_capture_callback+0x114>)
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	2b07      	cmp	r3, #7
 8001bea:	d101      	bne.n	8001bf0 <TIM2_ch1_IP_capture_callback+0x88>
				Advance_Pending_States();
 8001bec:	f002 fbc4 	bl	8004378 <Advance_Pending_States>
			Set_Status_Bit(&statuses, Input_Capture_Processing_Can_Be_Started);
 8001bf0:	4b23      	ldr	r3, [pc, #140]	@ (8001c80 <TIM2_ch1_IP_capture_callback+0x118>)
 8001bf2:	2104      	movs	r1, #4
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	f003 f8bf 	bl	8004d78 <Set_Status_Bit>
}
 8001bfa:	e031      	b.n	8001c60 <TIM2_ch1_IP_capture_callback+0xf8>
	else if(IP_CAP_fsm.current_state == MEASUREMENT_REELAPSE){ //first edge
 8001bfc:	4b1c      	ldr	r3, [pc, #112]	@ (8001c70 <TIM2_ch1_IP_capture_callback+0x108>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d108      	bne.n	8001c18 <TIM2_ch1_IP_capture_callback+0xb0>
		Begin_Input_Capture_Measurement();
 8001c06:	f002 f965 	bl	8003ed4 <Begin_Input_Capture_Measurement>
		IP_CAP_fsm.current_state = MEASUREMENT_REELAPSE_AND_MEASUREMENT_PENDING;
 8001c0a:	4b19      	ldr	r3, [pc, #100]	@ (8001c70 <TIM2_ch1_IP_capture_callback+0x108>)
 8001c0c:	2203      	movs	r2, #3
 8001c0e:	701a      	strb	r2, [r3, #0]
		IP_CAP_fsm.prev_state = MEASUREMENT_REELAPSE;
 8001c10:	4b17      	ldr	r3, [pc, #92]	@ (8001c70 <TIM2_ch1_IP_capture_callback+0x108>)
 8001c12:	2202      	movs	r2, #2
 8001c14:	705a      	strb	r2, [r3, #1]
}
 8001c16:	e023      	b.n	8001c60 <TIM2_ch1_IP_capture_callback+0xf8>
	else if(IP_CAP_fsm.current_state == MEASUREMENT_REELAPSE_AND_MEASUREMENT_PENDING){ //second edge
 8001c18:	4b15      	ldr	r3, [pc, #84]	@ (8001c70 <TIM2_ch1_IP_capture_callback+0x108>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	2b03      	cmp	r3, #3
 8001c20:	d11e      	bne.n	8001c60 <TIM2_ch1_IP_capture_callback+0xf8>
			Start_Measurement_Reelapse_Timer();
 8001c22:	f002 f941 	bl	8003ea8 <Start_Measurement_Reelapse_Timer>
		IP_CAP_fsm.current_state = MEASUREMENT_REELAPSE;
 8001c26:	4b12      	ldr	r3, [pc, #72]	@ (8001c70 <TIM2_ch1_IP_capture_callback+0x108>)
 8001c28:	2202      	movs	r2, #2
 8001c2a:	701a      	strb	r2, [r3, #0]
		IP_CAP_fsm.prev_state = MEASUREMENT_REELAPSE_AND_MEASUREMENT_PENDING;
 8001c2c:	4b10      	ldr	r3, [pc, #64]	@ (8001c70 <TIM2_ch1_IP_capture_callback+0x108>)
 8001c2e:	2203      	movs	r2, #3
 8001c30:	705a      	strb	r2, [r3, #1]
		Copy_Params_Structs(&params, &params_to_be_loaded);
 8001c32:	4a10      	ldr	r2, [pc, #64]	@ (8001c74 <TIM2_ch1_IP_capture_callback+0x10c>)
 8001c34:	4b10      	ldr	r3, [pc, #64]	@ (8001c78 <TIM2_ch1_IP_capture_callback+0x110>)
 8001c36:	0011      	movs	r1, r2
 8001c38:	0018      	movs	r0, r3
 8001c3a:	f002 f92b 	bl	8003e94 <Copy_Params_Structs>
		if((speed_fsm.current_state.speed_exclusive_state == TAP_PENDING_MODE) || (speed_fsm.current_state.speed_exclusive_state == CLK_IN_PENDING_MODE)){
 8001c3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c7c <TIM2_ch1_IP_capture_callback+0x114>)
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	2b05      	cmp	r3, #5
 8001c46:	d004      	beq.n	8001c52 <TIM2_ch1_IP_capture_callback+0xea>
 8001c48:	4b0c      	ldr	r3, [pc, #48]	@ (8001c7c <TIM2_ch1_IP_capture_callback+0x114>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	2b07      	cmp	r3, #7
 8001c50:	d101      	bne.n	8001c56 <TIM2_ch1_IP_capture_callback+0xee>
			Advance_Pending_States();
 8001c52:	f002 fb91 	bl	8004378 <Advance_Pending_States>
		Set_Status_Bit(&statuses, Input_Capture_Processing_Can_Be_Started);
 8001c56:	4b0a      	ldr	r3, [pc, #40]	@ (8001c80 <TIM2_ch1_IP_capture_callback+0x118>)
 8001c58:	2104      	movs	r1, #4
 8001c5a:	0018      	movs	r0, r3
 8001c5c:	f003 f88c 	bl	8004d78 <Set_Status_Bit>
}
 8001c60:	46c0      	nop			@ (mov r8, r8)
 8001c62:	46bd      	mov	sp, r7
 8001c64:	b002      	add	sp, #8
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	20000c7c 	.word	0x20000c7c
 8001c6c:	20000c7a 	.word	0x20000c7a
 8001c70:	20000422 	.word	0x20000422
 8001c74:	20000ca4 	.word	0x20000ca4
 8001c78:	20000cec 	.word	0x20000cec
 8001c7c:	2000042c 	.word	0x2000042c
 8001c80:	20000d28 	.word	0x20000d28

08001c84 <TIM2_ch1_overflow_callback>:


void __attribute__((optimize("O0")))TIM2_ch1_overflow_callback(TIM_HandleTypeDef *htim)
{
 8001c84:	b590      	push	{r4, r7, lr}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
	union Speed_FSM_States previous = speed_fsm.prev_state;
 8001c8c:	240c      	movs	r4, #12
 8001c8e:	193b      	adds	r3, r7, r4
 8001c90:	4a3a      	ldr	r2, [pc, #232]	@ (8001d7c <TIM2_ch1_overflow_callback+0xf8>)
 8001c92:	7852      	ldrb	r2, [r2, #1]
 8001c94:	701a      	strb	r2, [r3, #0]

	if(IP_CAP_fsm.current_state == MEASUREMENT_PENDING){
 8001c96:	4b3a      	ldr	r3, [pc, #232]	@ (8001d80 <TIM2_ch1_overflow_callback+0xfc>)
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d131      	bne.n	8001d04 <TIM2_ch1_overflow_callback+0x80>

		IP_CAP_fsm.current_state = IDLE;
 8001ca0:	4b37      	ldr	r3, [pc, #220]	@ (8001d80 <TIM2_ch1_overflow_callback+0xfc>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	701a      	strb	r2, [r3, #0]
		IP_CAP_fsm.prev_state = MEASUREMENT_PENDING;
 8001ca6:	4b36      	ldr	r3, [pc, #216]	@ (8001d80 <TIM2_ch1_overflow_callback+0xfc>)
 8001ca8:	2201      	movs	r2, #1
 8001caa:	705a      	strb	r2, [r3, #1]

		MIDI_CLK_fsm = NOT_COMPILING;
 8001cac:	4b35      	ldr	r3, [pc, #212]	@ (8001d84 <TIM2_ch1_overflow_callback+0x100>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	701a      	strb	r2, [r3, #0]
		MIDI_CLK_tag = 0;
 8001cb2:	4b35      	ldr	r3, [pc, #212]	@ (8001d88 <TIM2_ch1_overflow_callback+0x104>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	701a      	strb	r2, [r3, #0]

		HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 8001cb8:	2380      	movs	r3, #128	@ 0x80
 8001cba:	0099      	lsls	r1, r3, #2
 8001cbc:	23a0      	movs	r3, #160	@ 0xa0
 8001cbe:	05db      	lsls	r3, r3, #23
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	0018      	movs	r0, r3
 8001cc4:	f004 f9a0 	bl	8006008 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8001cc8:	4b30      	ldr	r3, [pc, #192]	@ (8001d8c <TIM2_ch1_overflow_callback+0x108>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	2140      	movs	r1, #64	@ 0x40
 8001cce:	0018      	movs	r0, r3
 8001cd0:	f004 f99a 	bl	8006008 <HAL_GPIO_WritePin>

		if(!((speed_fsm.current_state.speed_exclusive_state == TAP_MODE)
 8001cd4:	4b29      	ldr	r3, [pc, #164]	@ (8001d7c <TIM2_ch1_overflow_callback+0xf8>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	2b04      	cmp	r3, #4
 8001cdc:	d049      	beq.n	8001d72 <TIM2_ch1_overflow_callback+0xee>
			|| (speed_fsm.current_state.speed_exclusive_state == CLK_IN_MODE) || (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_MODE))){
 8001cde:	4b27      	ldr	r3, [pc, #156]	@ (8001d7c <TIM2_ch1_overflow_callback+0xf8>)
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	2b06      	cmp	r3, #6
 8001ce6:	d044      	beq.n	8001d72 <TIM2_ch1_overflow_callback+0xee>
 8001ce8:	4b24      	ldr	r3, [pc, #144]	@ (8001d7c <TIM2_ch1_overflow_callback+0xf8>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	b2db      	uxtb	r3, r3
		if(!((speed_fsm.current_state.speed_exclusive_state == TAP_MODE)
 8001cee:	2b08      	cmp	r3, #8
 8001cf0:	d03f      	beq.n	8001d72 <TIM2_ch1_overflow_callback+0xee>

			speed_fsm.prev_state = speed_fsm.current_state;
 8001cf2:	4b22      	ldr	r3, [pc, #136]	@ (8001d7c <TIM2_ch1_overflow_callback+0xf8>)
 8001cf4:	4a21      	ldr	r2, [pc, #132]	@ (8001d7c <TIM2_ch1_overflow_callback+0xf8>)
 8001cf6:	7812      	ldrb	r2, [r2, #0]
 8001cf8:	705a      	strb	r2, [r3, #1]
			speed_fsm.current_state = previous;
 8001cfa:	4b20      	ldr	r3, [pc, #128]	@ (8001d7c <TIM2_ch1_overflow_callback+0xf8>)
 8001cfc:	193a      	adds	r2, r7, r4
 8001cfe:	7812      	ldrb	r2, [r2, #0]
 8001d00:	701a      	strb	r2, [r3, #0]

			speed_fsm.prev_state = speed_fsm.current_state;
			speed_fsm.current_state = previous;
		}
	}
}
 8001d02:	e036      	b.n	8001d72 <TIM2_ch1_overflow_callback+0xee>
	else if(IP_CAP_fsm.current_state == MEASUREMENT_REELAPSE_AND_MEASUREMENT_PENDING){
 8001d04:	4b1e      	ldr	r3, [pc, #120]	@ (8001d80 <TIM2_ch1_overflow_callback+0xfc>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	2b03      	cmp	r3, #3
 8001d0c:	d131      	bne.n	8001d72 <TIM2_ch1_overflow_callback+0xee>
		IP_CAP_fsm.current_state = MEASUREMENT_REELAPSE;
 8001d0e:	4b1c      	ldr	r3, [pc, #112]	@ (8001d80 <TIM2_ch1_overflow_callback+0xfc>)
 8001d10:	2202      	movs	r2, #2
 8001d12:	701a      	strb	r2, [r3, #0]
		IP_CAP_fsm.prev_state = MEASUREMENT_REELAPSE_AND_MEASUREMENT_PENDING;
 8001d14:	4b1a      	ldr	r3, [pc, #104]	@ (8001d80 <TIM2_ch1_overflow_callback+0xfc>)
 8001d16:	2203      	movs	r2, #3
 8001d18:	705a      	strb	r2, [r3, #1]
		MIDI_CLK_fsm = NOT_COMPILING;
 8001d1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001d84 <TIM2_ch1_overflow_callback+0x100>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	701a      	strb	r2, [r3, #0]
		MIDI_CLK_tag = 0;
 8001d20:	4b19      	ldr	r3, [pc, #100]	@ (8001d88 <TIM2_ch1_overflow_callback+0x104>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 8001d26:	2380      	movs	r3, #128	@ 0x80
 8001d28:	0099      	lsls	r1, r3, #2
 8001d2a:	23a0      	movs	r3, #160	@ 0xa0
 8001d2c:	05db      	lsls	r3, r3, #23
 8001d2e:	2201      	movs	r2, #1
 8001d30:	0018      	movs	r0, r3
 8001d32:	f004 f969 	bl	8006008 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8001d36:	4b15      	ldr	r3, [pc, #84]	@ (8001d8c <TIM2_ch1_overflow_callback+0x108>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	2140      	movs	r1, #64	@ 0x40
 8001d3c:	0018      	movs	r0, r3
 8001d3e:	f004 f963 	bl	8006008 <HAL_GPIO_WritePin>
		if(!((speed_fsm.current_state.speed_exclusive_state == TAP_MODE)
 8001d42:	4b0e      	ldr	r3, [pc, #56]	@ (8001d7c <TIM2_ch1_overflow_callback+0xf8>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	2b04      	cmp	r3, #4
 8001d4a:	d012      	beq.n	8001d72 <TIM2_ch1_overflow_callback+0xee>
			|| (speed_fsm.current_state.speed_exclusive_state == CLK_IN_MODE) || (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_MODE))){
 8001d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d7c <TIM2_ch1_overflow_callback+0xf8>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	2b06      	cmp	r3, #6
 8001d54:	d00d      	beq.n	8001d72 <TIM2_ch1_overflow_callback+0xee>
 8001d56:	4b09      	ldr	r3, [pc, #36]	@ (8001d7c <TIM2_ch1_overflow_callback+0xf8>)
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	b2db      	uxtb	r3, r3
		if(!((speed_fsm.current_state.speed_exclusive_state == TAP_MODE)
 8001d5c:	2b08      	cmp	r3, #8
 8001d5e:	d008      	beq.n	8001d72 <TIM2_ch1_overflow_callback+0xee>
			speed_fsm.prev_state = speed_fsm.current_state;
 8001d60:	4b06      	ldr	r3, [pc, #24]	@ (8001d7c <TIM2_ch1_overflow_callback+0xf8>)
 8001d62:	4a06      	ldr	r2, [pc, #24]	@ (8001d7c <TIM2_ch1_overflow_callback+0xf8>)
 8001d64:	7812      	ldrb	r2, [r2, #0]
 8001d66:	705a      	strb	r2, [r3, #1]
			speed_fsm.current_state = previous;
 8001d68:	4b04      	ldr	r3, [pc, #16]	@ (8001d7c <TIM2_ch1_overflow_callback+0xf8>)
 8001d6a:	220c      	movs	r2, #12
 8001d6c:	18ba      	adds	r2, r7, r2
 8001d6e:	7812      	ldrb	r2, [r2, #0]
 8001d70:	701a      	strb	r2, [r3, #0]
}
 8001d72:	46c0      	nop			@ (mov r8, r8)
 8001d74:	46bd      	mov	sp, r7
 8001d76:	b005      	add	sp, #20
 8001d78:	bd90      	pop	{r4, r7, pc}
 8001d7a:	46c0      	nop			@ (mov r8, r8)
 8001d7c:	2000042c 	.word	0x2000042c
 8001d80:	20000422 	.word	0x20000422
 8001d84:	20000d1a 	.word	0x20000d1a
 8001d88:	20000c78 	.word	0x20000c78
 8001d8c:	50000800 	.word	0x50000800

08001d90 <TIM3_ch1_IP_capture_measurement_reelapse_callback>:

void __attribute__((optimize("O0")))TIM3_ch1_IP_capture_measurement_reelapse_callback(TIM_HandleTypeDef *htim)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 1);

	if(!((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B0_MODE)
 8001d98:	4b41      	ldr	r3, [pc, #260]	@ (8001ea0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	2b0b      	cmp	r3, #11
 8001da0:	d01c      	beq.n	8001ddc <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x4c>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B1_MODE)
 8001da2:	4b3f      	ldr	r3, [pc, #252]	@ (8001ea0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	2b0c      	cmp	r3, #12
 8001daa:	d017      	beq.n	8001ddc <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x4c>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B2_MODE)
 8001dac:	4b3c      	ldr	r3, [pc, #240]	@ (8001ea0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	2b0d      	cmp	r3, #13
 8001db4:	d012      	beq.n	8001ddc <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x4c>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B0_MODE)
 8001db6:	4b3a      	ldr	r3, [pc, #232]	@ (8001ea0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	2b10      	cmp	r3, #16
 8001dbe:	d00d      	beq.n	8001ddc <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x4c>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B1_MODE)
 8001dc0:	4b37      	ldr	r3, [pc, #220]	@ (8001ea0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	2b11      	cmp	r3, #17
 8001dc8:	d008      	beq.n	8001ddc <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x4c>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B2_MODE))){
 8001dca:	4b35      	ldr	r3, [pc, #212]	@ (8001ea0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	b2db      	uxtb	r3, r3
	if(!((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B0_MODE)
 8001dd0:	2b12      	cmp	r3, #18
 8001dd2:	d003      	beq.n	8001ddc <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x4c>

		// @TODO //WRITE CODE TO LOAD CORRECT DUTY DELAYED VALUE TO SECONDARY OSCILLATOR
		Set_Oscillator_Values(&params_to_be_loaded);
 8001dd4:	4b33      	ldr	r3, [pc, #204]	@ (8001ea4 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x114>)
 8001dd6:	0018      	movs	r0, r3
 8001dd8:	f002 f8ea 	bl	8003fb0 <Set_Oscillator_Values>
	}

	Stop_OC_TIM(&htim3, TIM_CHANNEL_1);
 8001ddc:	4b32      	ldr	r3, [pc, #200]	@ (8001ea8 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x118>)
 8001dde:	2100      	movs	r1, #0
 8001de0:	0018      	movs	r0, r3
 8001de2:	f002 fe9c 	bl	8004b1e <Stop_OC_TIM>

	if(IP_CAP_fsm.current_state == MEASUREMENT_REELAPSE){
 8001de6:	4b31      	ldr	r3, [pc, #196]	@ (8001eac <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x11c>)
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d106      	bne.n	8001dfe <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x6e>

		//UPDATE IP CAP FSM
		IP_CAP_fsm.current_state = IDLE;
 8001df0:	4b2e      	ldr	r3, [pc, #184]	@ (8001eac <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x11c>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	701a      	strb	r2, [r3, #0]
		IP_CAP_fsm.prev_state = MEASUREMENT_REELAPSE;
 8001df6:	4b2d      	ldr	r3, [pc, #180]	@ (8001eac <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x11c>)
 8001df8:	2202      	movs	r2, #2
 8001dfa:	705a      	strb	r2, [r3, #1]
 8001dfc:	e00a      	b.n	8001e14 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x84>
	}
	else if(IP_CAP_fsm.current_state == MEASUREMENT_REELAPSE_AND_MEASUREMENT_PENDING){
 8001dfe:	4b2b      	ldr	r3, [pc, #172]	@ (8001eac <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x11c>)
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	2b03      	cmp	r3, #3
 8001e06:	d105      	bne.n	8001e14 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x84>

		//UPDATE IP CAP FSM
		IP_CAP_fsm.current_state = MEASUREMENT_PENDING;
 8001e08:	4b28      	ldr	r3, [pc, #160]	@ (8001eac <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x11c>)
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	701a      	strb	r2, [r3, #0]
		IP_CAP_fsm.prev_state = MEASUREMENT_REELAPSE_AND_MEASUREMENT_PENDING;
 8001e0e:	4b27      	ldr	r3, [pc, #156]	@ (8001eac <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x11c>)
 8001e10:	2203      	movs	r2, #3
 8001e12:	705a      	strb	r2, [r3, #1]
	}

	if(!((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B0_MODE)
 8001e14:	4b22      	ldr	r3, [pc, #136]	@ (8001ea0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b0b      	cmp	r3, #11
 8001e1c:	d03c      	beq.n	8001e98 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x108>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B1_MODE)
 8001e1e:	4b20      	ldr	r3, [pc, #128]	@ (8001ea0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	2b0c      	cmp	r3, #12
 8001e26:	d037      	beq.n	8001e98 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x108>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B2_MODE)
 8001e28:	4b1d      	ldr	r3, [pc, #116]	@ (8001ea0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	2b0d      	cmp	r3, #13
 8001e30:	d032      	beq.n	8001e98 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x108>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B0_MODE)
 8001e32:	4b1b      	ldr	r3, [pc, #108]	@ (8001ea0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	2b10      	cmp	r3, #16
 8001e3a:	d02d      	beq.n	8001e98 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x108>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B1_MODE)
 8001e3c:	4b18      	ldr	r3, [pc, #96]	@ (8001ea0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b11      	cmp	r3, #17
 8001e44:	d028      	beq.n	8001e98 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x108>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B2_MODE))){
 8001e46:	4b16      	ldr	r3, [pc, #88]	@ (8001ea0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	b2db      	uxtb	r3, r3
	if(!((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B0_MODE)
 8001e4c:	2b12      	cmp	r3, #18
 8001e4e:	d023      	beq.n	8001e98 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x108>

		Copy_Params_Structs(&params_to_be_loaded, &params_working);
 8001e50:	4a17      	ldr	r2, [pc, #92]	@ (8001eb0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x120>)
 8001e52:	4b14      	ldr	r3, [pc, #80]	@ (8001ea4 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x114>)
 8001e54:	0011      	movs	r1, r2
 8001e56:	0018      	movs	r0, r3
 8001e58:	f002 f81c 	bl	8003e94 <Copy_Params_Structs>
		Copy_Params_Structs(&params_to_be_loaded, &params);
 8001e5c:	4a15      	ldr	r2, [pc, #84]	@ (8001eb4 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x124>)
 8001e5e:	4b11      	ldr	r3, [pc, #68]	@ (8001ea4 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x114>)
 8001e60:	0011      	movs	r1, r2
 8001e62:	0018      	movs	r0, r3
 8001e64:	f002 f816 	bl	8003e94 <Copy_Params_Structs>

		Set_Status_Bit(&statuses, First_Sync_Complete);
 8001e68:	4b13      	ldr	r3, [pc, #76]	@ (8001eb8 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x128>)
 8001e6a:	2108      	movs	r1, #8
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	f002 ff83 	bl	8004d78 <Set_Status_Bit>

		Calculate_Next_Main_Oscillator_Values(&params, (enum Next_Values_Processing_Mode)REGULAR_MODE);
 8001e72:	4b10      	ldr	r3, [pc, #64]	@ (8001eb4 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x124>)
 8001e74:	2100      	movs	r1, #0
 8001e76:	0018      	movs	r0, r3
 8001e78:	f002 f8b2 	bl	8003fe0 <Calculate_Next_Main_Oscillator_Values>
		Write_Next_Main_Oscillator_Values_to_Delay_Line(&params, &delay_line);
 8001e7c:	4a0f      	ldr	r2, [pc, #60]	@ (8001ebc <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x12c>)
 8001e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb4 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x124>)
 8001e80:	0011      	movs	r1, r2
 8001e82:	0018      	movs	r0, r3
 8001e84:	f002 f92c 	bl	80040e0 <Write_Next_Main_Oscillator_Values_to_Delay_Line>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions); //this function takes ages to execute!
 8001e88:	4b0d      	ldr	r3, [pc, #52]	@ (8001ec0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x130>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	001a      	movs	r2, r3
 8001e8e:	490d      	ldr	r1, [pc, #52]	@ (8001ec4 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x134>)
 8001e90:	4b0d      	ldr	r3, [pc, #52]	@ (8001ec8 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x138>)
 8001e92:	0018      	movs	r0, r3
 8001e94:	f003 fb8a 	bl	80055ac <HAL_ADC_Start_DMA>

	}

	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 0);
}
 8001e98:	46c0      	nop			@ (mov r8, r8)
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	b002      	add	sp, #8
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	2000042c 	.word	0x2000042c
 8001ea4:	20000ca4 	.word	0x20000ca4
 8001ea8:	200007d4 	.word	0x200007d4
 8001eac:	20000422 	.word	0x20000422
 8001eb0:	20000c80 	.word	0x20000c80
 8001eb4:	20000cec 	.word	0x20000cec
 8001eb8:	20000d28 	.word	0x20000d28
 8001ebc:	2000001a 	.word	0x2000001a
 8001ec0:	08008b84 	.word	0x08008b84
 8001ec4:	20000d10 	.word	0x20000d10
 8001ec8:	20000bdc 	.word	0x20000bdc

08001ecc <UART2_TX_transfer_complete_callback>:

void __attribute__((optimize("O0")))UART2_TX_transfer_complete_callback(UART_HandleTypeDef *huart)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
	//UART_DMA_TX_is_complete = YES;
}
 8001ed4:	46c0      	nop			@ (mov r8, r8)
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	b002      	add	sp, #8
 8001eda:	bd80      	pop	{r7, pc}

08001edc <UART2_RX_transfer_complete_callback>:

void __attribute__((optimize("O0")))UART2_RX_transfer_complete_callback(UART_HandleTypeDef *huart)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
	if(Is_System_Real_Time_Status_Byte(rx_buffer) == YES){
 8001ee4:	4bbe      	ldr	r3, [pc, #760]	@ (80021e0 <UART2_RX_transfer_complete_callback+0x304>)
 8001ee6:	0018      	movs	r0, r3
 8001ee8:	f7fe ff48 	bl	8000d7c <Is_System_Real_Time_Status_Byte>
 8001eec:	0003      	movs	r3, r0
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d001      	beq.n	8001ef6 <UART2_RX_transfer_complete_callback+0x1a>
 8001ef2:	f000 fc0c 	bl	800270e <UART2_RX_transfer_complete_callback+0x832>

		if(Get_Status_Bit(&statuses, Start_Required_Before_Sync_Mode) == YES){
 8001ef6:	4bbb      	ldr	r3, [pc, #748]	@ (80021e4 <UART2_RX_transfer_complete_callback+0x308>)
 8001ef8:	2180      	movs	r1, #128	@ 0x80
 8001efa:	0018      	movs	r0, r3
 8001efc:	f002 ff2b 	bl	8004d56 <Get_Status_Bit>
 8001f00:	0003      	movs	r3, r0
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d001      	beq.n	8001f0a <UART2_RX_transfer_complete_callback+0x2e>
 8001f06:	f001 f895 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

			if((MIDI_CLK_fsm == NOT_COMPILING) && (IP_CAP_fsm.current_state == IDLE)
 8001f0a:	4bb7      	ldr	r3, [pc, #732]	@ (80021e8 <UART2_RX_transfer_complete_callback+0x30c>)
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d159      	bne.n	8001fc8 <UART2_RX_transfer_complete_callback+0xec>
 8001f14:	4bb5      	ldr	r3, [pc, #724]	@ (80021ec <UART2_RX_transfer_complete_callback+0x310>)
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d154      	bne.n	8001fc8 <UART2_RX_transfer_complete_callback+0xec>
					&& ((speed_fsm.current_state.speed_exclusive_state == TAP_MODE)
 8001f1e:	4bb4      	ldr	r3, [pc, #720]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	2b04      	cmp	r3, #4
 8001f26:	d013      	beq.n	8001f50 <UART2_RX_transfer_complete_callback+0x74>
					|| (speed_fsm.current_state.shared_state == MANUAL_MODE)
 8001f28:	4bb1      	ldr	r3, [pc, #708]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d00e      	beq.n	8001f50 <UART2_RX_transfer_complete_callback+0x74>
					|| (speed_fsm.current_state.speed_exclusive_state == CLK_IN_MODE)
 8001f32:	4baf      	ldr	r3, [pc, #700]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	2b06      	cmp	r3, #6
 8001f3a:	d009      	beq.n	8001f50 <UART2_RX_transfer_complete_callback+0x74>
					|| (speed_fsm.current_state.shared_state == PC_MODE)
 8001f3c:	4bac      	ldr	r3, [pc, #688]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	2b03      	cmp	r3, #3
 8001f44:	d004      	beq.n	8001f50 <UART2_RX_transfer_complete_callback+0x74>
					|| (speed_fsm.current_state.shared_state == CC_MODE))){
 8001f46:	4baa      	ldr	r3, [pc, #680]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d13b      	bne.n	8001fc8 <UART2_RX_transfer_complete_callback+0xec>

				if(*rx_buffer == SYSTEM_REAL_TIME_START){
 8001f50:	4ba3      	ldr	r3, [pc, #652]	@ (80021e0 <UART2_RX_transfer_complete_callback+0x304>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2bfa      	cmp	r3, #250	@ 0xfa
 8001f58:	d10b      	bne.n	8001f72 <UART2_RX_transfer_complete_callback+0x96>

					speed_fsm.prev_state = speed_fsm.current_state;
 8001f5a:	4ba5      	ldr	r3, [pc, #660]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 8001f5c:	4aa4      	ldr	r2, [pc, #656]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 8001f5e:	7812      	ldrb	r2, [r2, #0]
 8001f60:	705a      	strb	r2, [r3, #1]
					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_PENDING_A0_MODE;
 8001f62:	4ba3      	ldr	r3, [pc, #652]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 8001f64:	2209      	movs	r2, #9
 8001f66:	701a      	strb	r2, [r3, #0]

					MIDI_CLK_tag = 0; //just in case
 8001f68:	4ba2      	ldr	r3, [pc, #648]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	701a      	strb	r2, [r3, #0]
				if(*rx_buffer == SYSTEM_REAL_TIME_START){
 8001f6e:	f001 f85e 	bl	800302e <UART2_RX_transfer_complete_callback+0x1152>
				}
				else if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8001f72:	4b9b      	ldr	r3, [pc, #620]	@ (80021e0 <UART2_RX_transfer_complete_callback+0x304>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	2bf8      	cmp	r3, #248	@ 0xf8
 8001f7a:	d001      	beq.n	8001f80 <UART2_RX_transfer_complete_callback+0xa4>
 8001f7c:	f001 f857 	bl	800302e <UART2_RX_transfer_complete_callback+0x1152>

					speed_fsm.prev_state = speed_fsm.current_state;
 8001f80:	4b9b      	ldr	r3, [pc, #620]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 8001f82:	4a9b      	ldr	r2, [pc, #620]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 8001f84:	7812      	ldrb	r2, [r2, #0]
 8001f86:	705a      	strb	r2, [r3, #1]
					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_PENDING_B0_MODE;
 8001f88:	4b99      	ldr	r3, [pc, #612]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 8001f8a:	220b      	movs	r2, #11
 8001f8c:	701a      	strb	r2, [r3, #0]

					MIDI_CLK_tag = 0; //just in case
 8001f8e:	4b99      	ldr	r3, [pc, #612]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	701a      	strb	r2, [r3, #0]

					HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8001f94:	2380      	movs	r3, #128	@ 0x80
 8001f96:	0099      	lsls	r1, r3, #2
 8001f98:	23a0      	movs	r3, #160	@ 0xa0
 8001f9a:	05db      	lsls	r3, r3, #23
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	0018      	movs	r0, r3
 8001fa0:	f004 f832 	bl	8006008 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8001fa4:	4b94      	ldr	r3, [pc, #592]	@ (80021f8 <UART2_RX_transfer_complete_callback+0x31c>)
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	2140      	movs	r1, #64	@ 0x40
 8001faa:	0018      	movs	r0, r3
 8001fac:	f004 f82c 	bl	8006008 <HAL_GPIO_WritePin>

					MIDI_CLK_fsm = COMPILING;
 8001fb0:	4b8d      	ldr	r3, [pc, #564]	@ (80021e8 <UART2_RX_transfer_complete_callback+0x30c>)
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag++;
 8001fb6:	4b8f      	ldr	r3, [pc, #572]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	b2da      	uxtb	r2, r3
 8001fc0:	4b8c      	ldr	r3, [pc, #560]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 8001fc2:	701a      	strb	r2, [r3, #0]
				if(*rx_buffer == SYSTEM_REAL_TIME_START){
 8001fc4:	f001 f833 	bl	800302e <UART2_RX_transfer_complete_callback+0x1152>
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_A0_MODE){
 8001fc8:	4b89      	ldr	r3, [pc, #548]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b09      	cmp	r3, #9
 8001fd0:	d123      	bne.n	800201a <UART2_RX_transfer_complete_callback+0x13e>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8001fd2:	4b83      	ldr	r3, [pc, #524]	@ (80021e0 <UART2_RX_transfer_complete_callback+0x304>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	2bf8      	cmp	r3, #248	@ 0xf8
 8001fda:	d001      	beq.n	8001fe0 <UART2_RX_transfer_complete_callback+0x104>
 8001fdc:	f001 f82a 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

					HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8001fe0:	2380      	movs	r3, #128	@ 0x80
 8001fe2:	0099      	lsls	r1, r3, #2
 8001fe4:	23a0      	movs	r3, #160	@ 0xa0
 8001fe6:	05db      	lsls	r3, r3, #23
 8001fe8:	2200      	movs	r2, #0
 8001fea:	0018      	movs	r0, r3
 8001fec:	f004 f80c 	bl	8006008 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8001ff0:	4b81      	ldr	r3, [pc, #516]	@ (80021f8 <UART2_RX_transfer_complete_callback+0x31c>)
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	2140      	movs	r1, #64	@ 0x40
 8001ff6:	0018      	movs	r0, r3
 8001ff8:	f004 f806 	bl	8006008 <HAL_GPIO_WritePin>

					MIDI_CLK_fsm = COMPILING;
 8001ffc:	4b7a      	ldr	r3, [pc, #488]	@ (80021e8 <UART2_RX_transfer_complete_callback+0x30c>)
 8001ffe:	2201      	movs	r2, #1
 8002000:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag++;
 8002002:	4b7c      	ldr	r3, [pc, #496]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	b2db      	uxtb	r3, r3
 8002008:	3301      	adds	r3, #1
 800200a:	b2da      	uxtb	r2, r3
 800200c:	4b79      	ldr	r3, [pc, #484]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 800200e:	701a      	strb	r2, [r3, #0]

					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_PENDING_A1_MODE;
 8002010:	4b77      	ldr	r3, [pc, #476]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 8002012:	220a      	movs	r2, #10
 8002014:	701a      	strb	r2, [r3, #0]
 8002016:	f001 f80d 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					//DO NOT UPDATE PREV STATE - we need to keep track of what the state was prior to any pending state
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_A1_MODE){
 800201a:	4b75      	ldr	r3, [pc, #468]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	b2db      	uxtb	r3, r3
 8002020:	2b0a      	cmp	r3, #10
 8002022:	d145      	bne.n	80020b0 <UART2_RX_transfer_complete_callback+0x1d4>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002024:	4b6e      	ldr	r3, [pc, #440]	@ (80021e0 <UART2_RX_transfer_complete_callback+0x304>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	b2db      	uxtb	r3, r3
 800202a:	2bf8      	cmp	r3, #248	@ 0xf8
 800202c:	d001      	beq.n	8002032 <UART2_RX_transfer_complete_callback+0x156>
 800202e:	f001 f801 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

					MIDI_CLK_fsm = COMPILING; //just in case
 8002032:	4b6d      	ldr	r3, [pc, #436]	@ (80021e8 <UART2_RX_transfer_complete_callback+0x30c>)
 8002034:	2201      	movs	r2, #1
 8002036:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag++;
 8002038:	4b6e      	ldr	r3, [pc, #440]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	b2db      	uxtb	r3, r3
 800203e:	3301      	adds	r3, #1
 8002040:	b2da      	uxtb	r2, r3
 8002042:	4b6c      	ldr	r3, [pc, #432]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 8002044:	701a      	strb	r2, [r3, #0]

					if(MIDI_CLK_tag < 12){
 8002046:	4b6b      	ldr	r3, [pc, #428]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	b2db      	uxtb	r3, r3
 800204c:	2b0b      	cmp	r3, #11
 800204e:	d80f      	bhi.n	8002070 <UART2_RX_transfer_complete_callback+0x194>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8002050:	2380      	movs	r3, #128	@ 0x80
 8002052:	0099      	lsls	r1, r3, #2
 8002054:	23a0      	movs	r3, #160	@ 0xa0
 8002056:	05db      	lsls	r3, r3, #23
 8002058:	2200      	movs	r2, #0
 800205a:	0018      	movs	r0, r3
 800205c:	f003 ffd4 	bl	8006008 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002060:	4b65      	ldr	r3, [pc, #404]	@ (80021f8 <UART2_RX_transfer_complete_callback+0x31c>)
 8002062:	2201      	movs	r2, #1
 8002064:	2140      	movs	r1, #64	@ 0x40
 8002066:	0018      	movs	r0, r3
 8002068:	f003 ffce 	bl	8006008 <HAL_GPIO_WritePin>
 800206c:	f000 ffe2 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
					else if(MIDI_CLK_tag < 25){
 8002070:	4b60      	ldr	r3, [pc, #384]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2b18      	cmp	r3, #24
 8002078:	d80f      	bhi.n	800209a <UART2_RX_transfer_complete_callback+0x1be>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 800207a:	2380      	movs	r3, #128	@ 0x80
 800207c:	0099      	lsls	r1, r3, #2
 800207e:	23a0      	movs	r3, #160	@ 0xa0
 8002080:	05db      	lsls	r3, r3, #23
 8002082:	2201      	movs	r2, #1
 8002084:	0018      	movs	r0, r3
 8002086:	f003 ffbf 	bl	8006008 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 800208a:	4b5b      	ldr	r3, [pc, #364]	@ (80021f8 <UART2_RX_transfer_complete_callback+0x31c>)
 800208c:	2200      	movs	r2, #0
 800208e:	2140      	movs	r1, #64	@ 0x40
 8002090:	0018      	movs	r0, r3
 8002092:	f003 ffb9 	bl	8006008 <HAL_GPIO_WritePin>
 8002096:	f000 ffcd 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
					else{

						speed_fsm.prev_state.speed_exclusive_state = MIDI_CLK_PENDING_A1_MODE;
 800209a:	4b55      	ldr	r3, [pc, #340]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 800209c:	220a      	movs	r2, #10
 800209e:	705a      	strb	r2, [r3, #1]
						speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_MODE;
 80020a0:	4b53      	ldr	r3, [pc, #332]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 80020a2:	2208      	movs	r2, #8
 80020a4:	701a      	strb	r2, [r3, #0]
						MIDI_CLK_tag = 1;
 80020a6:	4b53      	ldr	r3, [pc, #332]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 80020a8:	2201      	movs	r2, #1
 80020aa:	701a      	strb	r2, [r3, #0]
 80020ac:	f000 ffc2 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B0_MODE){
 80020b0:	4b4f      	ldr	r3, [pc, #316]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	2b0b      	cmp	r3, #11
 80020b8:	d142      	bne.n	8002140 <UART2_RX_transfer_complete_callback+0x264>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 80020ba:	4b49      	ldr	r3, [pc, #292]	@ (80021e0 <UART2_RX_transfer_complete_callback+0x304>)
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	2bf8      	cmp	r3, #248	@ 0xf8
 80020c2:	d001      	beq.n	80020c8 <UART2_RX_transfer_complete_callback+0x1ec>
 80020c4:	f000 ffb6 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

					MIDI_CLK_fsm = COMPILING; //just in case
 80020c8:	4b47      	ldr	r3, [pc, #284]	@ (80021e8 <UART2_RX_transfer_complete_callback+0x30c>)
 80020ca:	2201      	movs	r2, #1
 80020cc:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag++;
 80020ce:	4b49      	ldr	r3, [pc, #292]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	3301      	adds	r3, #1
 80020d6:	b2da      	uxtb	r2, r3
 80020d8:	4b46      	ldr	r3, [pc, #280]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 80020da:	701a      	strb	r2, [r3, #0]

					if(MIDI_CLK_tag < 12){
 80020dc:	4b45      	ldr	r3, [pc, #276]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	2b0b      	cmp	r3, #11
 80020e4:	d80f      	bhi.n	8002106 <UART2_RX_transfer_complete_callback+0x22a>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 80020e6:	2380      	movs	r3, #128	@ 0x80
 80020e8:	0099      	lsls	r1, r3, #2
 80020ea:	23a0      	movs	r3, #160	@ 0xa0
 80020ec:	05db      	lsls	r3, r3, #23
 80020ee:	2200      	movs	r2, #0
 80020f0:	0018      	movs	r0, r3
 80020f2:	f003 ff89 	bl	8006008 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 80020f6:	4b40      	ldr	r3, [pc, #256]	@ (80021f8 <UART2_RX_transfer_complete_callback+0x31c>)
 80020f8:	2201      	movs	r2, #1
 80020fa:	2140      	movs	r1, #64	@ 0x40
 80020fc:	0018      	movs	r0, r3
 80020fe:	f003 ff83 	bl	8006008 <HAL_GPIO_WritePin>
 8002102:	f000 ff97 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
					else if(MIDI_CLK_tag < 25){
 8002106:	4b3b      	ldr	r3, [pc, #236]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	b2db      	uxtb	r3, r3
 800210c:	2b18      	cmp	r3, #24
 800210e:	d80f      	bhi.n	8002130 <UART2_RX_transfer_complete_callback+0x254>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 8002110:	2380      	movs	r3, #128	@ 0x80
 8002112:	0099      	lsls	r1, r3, #2
 8002114:	23a0      	movs	r3, #160	@ 0xa0
 8002116:	05db      	lsls	r3, r3, #23
 8002118:	2201      	movs	r2, #1
 800211a:	0018      	movs	r0, r3
 800211c:	f003 ff74 	bl	8006008 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8002120:	4b35      	ldr	r3, [pc, #212]	@ (80021f8 <UART2_RX_transfer_complete_callback+0x31c>)
 8002122:	2200      	movs	r2, #0
 8002124:	2140      	movs	r1, #64	@ 0x40
 8002126:	0018      	movs	r0, r3
 8002128:	f003 ff6e 	bl	8006008 <HAL_GPIO_WritePin>
 800212c:	f000 ff82 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
					else{

						MIDI_CLK_tag = 1;
 8002130:	4b30      	ldr	r3, [pc, #192]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 8002132:	2201      	movs	r2, #1
 8002134:	701a      	strb	r2, [r3, #0]
						//DO NOT UPDATE PREV STATE - we need to keep track of what the state was prior to any pending state
						speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_PENDING_B1_MODE;
 8002136:	4b2e      	ldr	r3, [pc, #184]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 8002138:	220c      	movs	r2, #12
 800213a:	701a      	strb	r2, [r3, #0]
 800213c:	f000 ff7a 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B1_MODE){
 8002140:	4b2b      	ldr	r3, [pc, #172]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	b2db      	uxtb	r3, r3
 8002146:	2b0c      	cmp	r3, #12
 8002148:	d158      	bne.n	80021fc <UART2_RX_transfer_complete_callback+0x320>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 800214a:	4b25      	ldr	r3, [pc, #148]	@ (80021e0 <UART2_RX_transfer_complete_callback+0x304>)
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	b2db      	uxtb	r3, r3
 8002150:	2bf8      	cmp	r3, #248	@ 0xf8
 8002152:	d138      	bne.n	80021c6 <UART2_RX_transfer_complete_callback+0x2ea>

					MIDI_CLK_fsm = COMPILING; //just in case
 8002154:	4b24      	ldr	r3, [pc, #144]	@ (80021e8 <UART2_RX_transfer_complete_callback+0x30c>)
 8002156:	2201      	movs	r2, #1
 8002158:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag++;
 800215a:	4b26      	ldr	r3, [pc, #152]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	b2db      	uxtb	r3, r3
 8002160:	3301      	adds	r3, #1
 8002162:	b2da      	uxtb	r2, r3
 8002164:	4b23      	ldr	r3, [pc, #140]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 8002166:	701a      	strb	r2, [r3, #0]

					if(MIDI_CLK_tag < 12){
 8002168:	4b22      	ldr	r3, [pc, #136]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b0b      	cmp	r3, #11
 8002170:	d80f      	bhi.n	8002192 <UART2_RX_transfer_complete_callback+0x2b6>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8002172:	2380      	movs	r3, #128	@ 0x80
 8002174:	0099      	lsls	r1, r3, #2
 8002176:	23a0      	movs	r3, #160	@ 0xa0
 8002178:	05db      	lsls	r3, r3, #23
 800217a:	2200      	movs	r2, #0
 800217c:	0018      	movs	r0, r3
 800217e:	f003 ff43 	bl	8006008 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002182:	4b1d      	ldr	r3, [pc, #116]	@ (80021f8 <UART2_RX_transfer_complete_callback+0x31c>)
 8002184:	2201      	movs	r2, #1
 8002186:	2140      	movs	r1, #64	@ 0x40
 8002188:	0018      	movs	r0, r3
 800218a:	f003 ff3d 	bl	8006008 <HAL_GPIO_WritePin>
 800218e:	f000 ff51 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
					else if(MIDI_CLK_tag < 25){
 8002192:	4b18      	ldr	r3, [pc, #96]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	b2db      	uxtb	r3, r3
 8002198:	2b18      	cmp	r3, #24
 800219a:	d80f      	bhi.n	80021bc <UART2_RX_transfer_complete_callback+0x2e0>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 800219c:	2380      	movs	r3, #128	@ 0x80
 800219e:	0099      	lsls	r1, r3, #2
 80021a0:	23a0      	movs	r3, #160	@ 0xa0
 80021a2:	05db      	lsls	r3, r3, #23
 80021a4:	2201      	movs	r2, #1
 80021a6:	0018      	movs	r0, r3
 80021a8:	f003 ff2e 	bl	8006008 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 80021ac:	4b12      	ldr	r3, [pc, #72]	@ (80021f8 <UART2_RX_transfer_complete_callback+0x31c>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	2140      	movs	r1, #64	@ 0x40
 80021b2:	0018      	movs	r0, r3
 80021b4:	f003 ff28 	bl	8006008 <HAL_GPIO_WritePin>
 80021b8:	f000 ff3c 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
					else{

						MIDI_CLK_tag = 1;
 80021bc:	4b0d      	ldr	r3, [pc, #52]	@ (80021f4 <UART2_RX_transfer_complete_callback+0x318>)
 80021be:	2201      	movs	r2, #1
 80021c0:	701a      	strb	r2, [r3, #0]
 80021c2:	f000 ff37 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
				}
				else if(*rx_buffer == SYSTEM_REAL_TIME_START){
 80021c6:	4b06      	ldr	r3, [pc, #24]	@ (80021e0 <UART2_RX_transfer_complete_callback+0x304>)
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	2bfa      	cmp	r3, #250	@ 0xfa
 80021ce:	d001      	beq.n	80021d4 <UART2_RX_transfer_complete_callback+0x2f8>
 80021d0:	f000 ff30 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

					//DO NOT UPDATE PREV STATE - we need to keep track of what the state was prior to any pending state
					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_PENDING_B2_MODE;
 80021d4:	4b06      	ldr	r3, [pc, #24]	@ (80021f0 <UART2_RX_transfer_complete_callback+0x314>)
 80021d6:	220d      	movs	r2, #13
 80021d8:	701a      	strb	r2, [r3, #0]
 80021da:	f000 ff2b 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
 80021de:	46c0      	nop			@ (mov r8, r8)
 80021e0:	2000051a 	.word	0x2000051a
 80021e4:	20000d28 	.word	0x20000d28
 80021e8:	20000d1a 	.word	0x20000d1a
 80021ec:	20000422 	.word	0x20000422
 80021f0:	2000042c 	.word	0x2000042c
 80021f4:	20000c78 	.word	0x20000c78
 80021f8:	50000800 	.word	0x50000800
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B2_MODE){
 80021fc:	4bdc      	ldr	r3, [pc, #880]	@ (8002570 <UART2_RX_transfer_complete_callback+0x694>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	b2db      	uxtb	r3, r3
 8002202:	2b0d      	cmp	r3, #13
 8002204:	d160      	bne.n	80022c8 <UART2_RX_transfer_complete_callback+0x3ec>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002206:	4bdb      	ldr	r3, [pc, #876]	@ (8002574 <UART2_RX_transfer_complete_callback+0x698>)
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	b2db      	uxtb	r3, r3
 800220c:	2bf8      	cmp	r3, #248	@ 0xf8
 800220e:	d001      	beq.n	8002214 <UART2_RX_transfer_complete_callback+0x338>
 8002210:	f000 ff10 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

					// @TODO //WRITE CODE TO LOAD CORRECT DUTY DELAYED VALUE TO SECONDARY OSCILLATOR
					Set_Oscillator_Values(&params_to_be_loaded);
 8002214:	4bd8      	ldr	r3, [pc, #864]	@ (8002578 <UART2_RX_transfer_complete_callback+0x69c>)
 8002216:	0018      	movs	r0, r3
 8002218:	f001 feca 	bl	8003fb0 <Set_Oscillator_Values>

					//Give it another IP CAP edge upon sync
					HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 800221c:	2380      	movs	r3, #128	@ 0x80
 800221e:	0099      	lsls	r1, r3, #2
 8002220:	23a0      	movs	r3, #160	@ 0xa0
 8002222:	05db      	lsls	r3, r3, #23
 8002224:	2201      	movs	r2, #1
 8002226:	0018      	movs	r0, r3
 8002228:	f003 feee 	bl	8006008 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 800222c:	4bd3      	ldr	r3, [pc, #844]	@ (800257c <UART2_RX_transfer_complete_callback+0x6a0>)
 800222e:	2200      	movs	r2, #0
 8002230:	2140      	movs	r1, #64	@ 0x40
 8002232:	0018      	movs	r0, r3
 8002234:	f003 fee8 	bl	8006008 <HAL_GPIO_WritePin>

					HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8002238:	2380      	movs	r3, #128	@ 0x80
 800223a:	0099      	lsls	r1, r3, #2
 800223c:	23a0      	movs	r3, #160	@ 0xa0
 800223e:	05db      	lsls	r3, r3, #23
 8002240:	2200      	movs	r2, #0
 8002242:	0018      	movs	r0, r3
 8002244:	f003 fee0 	bl	8006008 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002248:	4bcc      	ldr	r3, [pc, #816]	@ (800257c <UART2_RX_transfer_complete_callback+0x6a0>)
 800224a:	2201      	movs	r2, #1
 800224c:	2140      	movs	r1, #64	@ 0x40
 800224e:	0018      	movs	r0, r3
 8002250:	f003 feda 	bl	8006008 <HAL_GPIO_WritePin>

					MIDI_CLK_fsm = COMPILING; //just in case
 8002254:	4bca      	ldr	r3, [pc, #808]	@ (8002580 <UART2_RX_transfer_complete_callback+0x6a4>)
 8002256:	2201      	movs	r2, #1
 8002258:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag = 1;
 800225a:	4bca      	ldr	r3, [pc, #808]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 800225c:	2201      	movs	r2, #1
 800225e:	701a      	strb	r2, [r3, #0]

					speed_fsm.prev_state.speed_exclusive_state = MIDI_CLK_PENDING_B2_MODE;
 8002260:	4bc3      	ldr	r3, [pc, #780]	@ (8002570 <UART2_RX_transfer_complete_callback+0x694>)
 8002262:	220d      	movs	r2, #13
 8002264:	705a      	strb	r2, [r3, #1]
					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_MODE;
 8002266:	4bc2      	ldr	r3, [pc, #776]	@ (8002570 <UART2_RX_transfer_complete_callback+0x694>)
 8002268:	2208      	movs	r2, #8
 800226a:	701a      	strb	r2, [r3, #0]

					Stop_OC_TIM(&htim3, TIM_CHANNEL_1); //do we need?
 800226c:	4bc6      	ldr	r3, [pc, #792]	@ (8002588 <UART2_RX_transfer_complete_callback+0x6ac>)
 800226e:	2100      	movs	r1, #0
 8002270:	0018      	movs	r0, r3
 8002272:	f002 fc54 	bl	8004b1e <Stop_OC_TIM>
					IP_CAP_fsm.current_state = IDLE; //force idle so next edge is forced to be computed as first edge
 8002276:	4bc5      	ldr	r3, [pc, #788]	@ (800258c <UART2_RX_transfer_complete_callback+0x6b0>)
 8002278:	2200      	movs	r2, #0
 800227a:	701a      	strb	r2, [r3, #0]

					Copy_Params_Structs(&params_to_be_loaded, &params_working);
 800227c:	4ac4      	ldr	r2, [pc, #784]	@ (8002590 <UART2_RX_transfer_complete_callback+0x6b4>)
 800227e:	4bbe      	ldr	r3, [pc, #760]	@ (8002578 <UART2_RX_transfer_complete_callback+0x69c>)
 8002280:	0011      	movs	r1, r2
 8002282:	0018      	movs	r0, r3
 8002284:	f001 fe06 	bl	8003e94 <Copy_Params_Structs>
					Copy_Params_Structs(&params_to_be_loaded, &params);
 8002288:	4ac2      	ldr	r2, [pc, #776]	@ (8002594 <UART2_RX_transfer_complete_callback+0x6b8>)
 800228a:	4bbb      	ldr	r3, [pc, #748]	@ (8002578 <UART2_RX_transfer_complete_callback+0x69c>)
 800228c:	0011      	movs	r1, r2
 800228e:	0018      	movs	r0, r3
 8002290:	f001 fe00 	bl	8003e94 <Copy_Params_Structs>

					Set_Status_Bit(&statuses, First_Sync_Complete);
 8002294:	4bc0      	ldr	r3, [pc, #768]	@ (8002598 <UART2_RX_transfer_complete_callback+0x6bc>)
 8002296:	2108      	movs	r1, #8
 8002298:	0018      	movs	r0, r3
 800229a:	f002 fd6d 	bl	8004d78 <Set_Status_Bit>

					Calculate_Next_Main_Oscillator_Values(&params, (enum Next_Values_Processing_Mode)REGULAR_MODE);
 800229e:	4bbd      	ldr	r3, [pc, #756]	@ (8002594 <UART2_RX_transfer_complete_callback+0x6b8>)
 80022a0:	2100      	movs	r1, #0
 80022a2:	0018      	movs	r0, r3
 80022a4:	f001 fe9c 	bl	8003fe0 <Calculate_Next_Main_Oscillator_Values>
					Write_Next_Main_Oscillator_Values_to_Delay_Line(&params, &delay_line);
 80022a8:	4abc      	ldr	r2, [pc, #752]	@ (800259c <UART2_RX_transfer_complete_callback+0x6c0>)
 80022aa:	4bba      	ldr	r3, [pc, #744]	@ (8002594 <UART2_RX_transfer_complete_callback+0x6b8>)
 80022ac:	0011      	movs	r1, r2
 80022ae:	0018      	movs	r0, r3
 80022b0:	f001 ff16 	bl	80040e0 <Write_Next_Main_Oscillator_Values_to_Delay_Line>
					HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions); //this function takes ages to execute!
 80022b4:	4bba      	ldr	r3, [pc, #744]	@ (80025a0 <UART2_RX_transfer_complete_callback+0x6c4>)
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	001a      	movs	r2, r3
 80022ba:	49ba      	ldr	r1, [pc, #744]	@ (80025a4 <UART2_RX_transfer_complete_callback+0x6c8>)
 80022bc:	4bba      	ldr	r3, [pc, #744]	@ (80025a8 <UART2_RX_transfer_complete_callback+0x6cc>)
 80022be:	0018      	movs	r0, r3
 80022c0:	f003 f974 	bl	80055ac <HAL_ADC_Start_DMA>
 80022c4:	f000 feb6 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
				}
			}
			else if((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_MODE) && (Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == NO)){
 80022c8:	4ba9      	ldr	r3, [pc, #676]	@ (8002570 <UART2_RX_transfer_complete_callback+0x694>)
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	2b08      	cmp	r3, #8
 80022d0:	d146      	bne.n	8002360 <UART2_RX_transfer_complete_callback+0x484>
 80022d2:	4bb1      	ldr	r3, [pc, #708]	@ (8002598 <UART2_RX_transfer_complete_callback+0x6bc>)
 80022d4:	2120      	movs	r1, #32
 80022d6:	0018      	movs	r0, r3
 80022d8:	f002 fd3d 	bl	8004d56 <Get_Status_Bit>
 80022dc:	1e03      	subs	r3, r0, #0
 80022de:	d13f      	bne.n	8002360 <UART2_RX_transfer_complete_callback+0x484>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 80022e0:	4ba4      	ldr	r3, [pc, #656]	@ (8002574 <UART2_RX_transfer_complete_callback+0x698>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2bf8      	cmp	r3, #248	@ 0xf8
 80022e8:	d001      	beq.n	80022ee <UART2_RX_transfer_complete_callback+0x412>
 80022ea:	f000 fea3 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

					MIDI_CLK_fsm = COMPILING; //just in case
 80022ee:	4ba4      	ldr	r3, [pc, #656]	@ (8002580 <UART2_RX_transfer_complete_callback+0x6a4>)
 80022f0:	2201      	movs	r2, #1
 80022f2:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag++;
 80022f4:	4ba3      	ldr	r3, [pc, #652]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	3301      	adds	r3, #1
 80022fc:	b2da      	uxtb	r2, r3
 80022fe:	4ba1      	ldr	r3, [pc, #644]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 8002300:	701a      	strb	r2, [r3, #0]

					if(MIDI_CLK_tag < 12){
 8002302:	4ba0      	ldr	r3, [pc, #640]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	b2db      	uxtb	r3, r3
 8002308:	2b0b      	cmp	r3, #11
 800230a:	d80f      	bhi.n	800232c <UART2_RX_transfer_complete_callback+0x450>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 800230c:	2380      	movs	r3, #128	@ 0x80
 800230e:	0099      	lsls	r1, r3, #2
 8002310:	23a0      	movs	r3, #160	@ 0xa0
 8002312:	05db      	lsls	r3, r3, #23
 8002314:	2200      	movs	r2, #0
 8002316:	0018      	movs	r0, r3
 8002318:	f003 fe76 	bl	8006008 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 800231c:	4b97      	ldr	r3, [pc, #604]	@ (800257c <UART2_RX_transfer_complete_callback+0x6a0>)
 800231e:	2201      	movs	r2, #1
 8002320:	2140      	movs	r1, #64	@ 0x40
 8002322:	0018      	movs	r0, r3
 8002324:	f003 fe70 	bl	8006008 <HAL_GPIO_WritePin>
				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002328:	f000 fe84 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
					else if(MIDI_CLK_tag < 25){
 800232c:	4b95      	ldr	r3, [pc, #596]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b18      	cmp	r3, #24
 8002334:	d80f      	bhi.n	8002356 <UART2_RX_transfer_complete_callback+0x47a>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 8002336:	2380      	movs	r3, #128	@ 0x80
 8002338:	0099      	lsls	r1, r3, #2
 800233a:	23a0      	movs	r3, #160	@ 0xa0
 800233c:	05db      	lsls	r3, r3, #23
 800233e:	2201      	movs	r2, #1
 8002340:	0018      	movs	r0, r3
 8002342:	f003 fe61 	bl	8006008 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8002346:	4b8d      	ldr	r3, [pc, #564]	@ (800257c <UART2_RX_transfer_complete_callback+0x6a0>)
 8002348:	2200      	movs	r2, #0
 800234a:	2140      	movs	r1, #64	@ 0x40
 800234c:	0018      	movs	r0, r3
 800234e:	f003 fe5b 	bl	8006008 <HAL_GPIO_WritePin>
				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002352:	f000 fe6f 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
					else{

						MIDI_CLK_tag = 1;
 8002356:	4b8b      	ldr	r3, [pc, #556]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 8002358:	2201      	movs	r2, #1
 800235a:	701a      	strb	r2, [r3, #0]
				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 800235c:	f000 fe6a 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
				}
			}
			else if((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_MODE) && (IP_CAP_fsm.current_state == IDLE) && (Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES)){
 8002360:	4b83      	ldr	r3, [pc, #524]	@ (8002570 <UART2_RX_transfer_complete_callback+0x694>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b08      	cmp	r3, #8
 8002368:	d14c      	bne.n	8002404 <UART2_RX_transfer_complete_callback+0x528>
 800236a:	4b88      	ldr	r3, [pc, #544]	@ (800258c <UART2_RX_transfer_complete_callback+0x6b0>)
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	b2db      	uxtb	r3, r3
 8002370:	2b00      	cmp	r3, #0
 8002372:	d147      	bne.n	8002404 <UART2_RX_transfer_complete_callback+0x528>
 8002374:	4b88      	ldr	r3, [pc, #544]	@ (8002598 <UART2_RX_transfer_complete_callback+0x6bc>)
 8002376:	2120      	movs	r1, #32
 8002378:	0018      	movs	r0, r3
 800237a:	f002 fcec 	bl	8004d56 <Get_Status_Bit>
 800237e:	0003      	movs	r3, r0
 8002380:	2b01      	cmp	r3, #1
 8002382:	d13f      	bne.n	8002404 <UART2_RX_transfer_complete_callback+0x528>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002384:	4b7b      	ldr	r3, [pc, #492]	@ (8002574 <UART2_RX_transfer_complete_callback+0x698>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	b2db      	uxtb	r3, r3
 800238a:	2bf8      	cmp	r3, #248	@ 0xf8
 800238c:	d11e      	bne.n	80023cc <UART2_RX_transfer_complete_callback+0x4f0>

					MIDI_CLK_tag = 0; //just in case
 800238e:	4b7d      	ldr	r3, [pc, #500]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 8002390:	2200      	movs	r2, #0
 8002392:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag++;
 8002394:	4b7b      	ldr	r3, [pc, #492]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	b2db      	uxtb	r3, r3
 800239a:	3301      	adds	r3, #1
 800239c:	b2da      	uxtb	r2, r3
 800239e:	4b79      	ldr	r3, [pc, #484]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 80023a0:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_fsm = COMPILING;
 80023a2:	4b77      	ldr	r3, [pc, #476]	@ (8002580 <UART2_RX_transfer_complete_callback+0x6a4>)
 80023a4:	2201      	movs	r2, #1
 80023a6:	701a      	strb	r2, [r3, #0]

					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_RESYNC_B0_MODE;
 80023a8:	4b71      	ldr	r3, [pc, #452]	@ (8002570 <UART2_RX_transfer_complete_callback+0x694>)
 80023aa:	2210      	movs	r2, #16
 80023ac:	701a      	strb	r2, [r3, #0]
					speed_fsm.prev_state.speed_exclusive_state = MIDI_CLK_MODE;
 80023ae:	4b70      	ldr	r3, [pc, #448]	@ (8002570 <UART2_RX_transfer_complete_callback+0x694>)
 80023b0:	2208      	movs	r2, #8
 80023b2:	705a      	strb	r2, [r3, #1]

					Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 80023b4:	4b78      	ldr	r3, [pc, #480]	@ (8002598 <UART2_RX_transfer_complete_callback+0x6bc>)
 80023b6:	2120      	movs	r1, #32
 80023b8:	0018      	movs	r0, r3
 80023ba:	f002 fcec 	bl	8004d96 <Clear_Status_Bit>
					Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 80023be:	4b76      	ldr	r3, [pc, #472]	@ (8002598 <UART2_RX_transfer_complete_callback+0x6bc>)
 80023c0:	2140      	movs	r1, #64	@ 0x40
 80023c2:	0018      	movs	r0, r3
 80023c4:	f002 fce7 	bl	8004d96 <Clear_Status_Bit>
				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 80023c8:	f000 fe33 	bl	8003032 <UART2_RX_transfer_complete_callback+0x1156>
				}
				else if(*rx_buffer == SYSTEM_REAL_TIME_START){
 80023cc:	4b69      	ldr	r3, [pc, #420]	@ (8002574 <UART2_RX_transfer_complete_callback+0x698>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	2bfa      	cmp	r3, #250	@ 0xfa
 80023d4:	d001      	beq.n	80023da <UART2_RX_transfer_complete_callback+0x4fe>
 80023d6:	f000 fe2c 	bl	8003032 <UART2_RX_transfer_complete_callback+0x1156>

					MIDI_CLK_tag = 0; //just in case
 80023da:	4b6a      	ldr	r3, [pc, #424]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 80023dc:	2200      	movs	r2, #0
 80023de:	701a      	strb	r2, [r3, #0]

					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_RESYNC_A0_MODE;
 80023e0:	4b63      	ldr	r3, [pc, #396]	@ (8002570 <UART2_RX_transfer_complete_callback+0x694>)
 80023e2:	220e      	movs	r2, #14
 80023e4:	701a      	strb	r2, [r3, #0]
					speed_fsm.prev_state.speed_exclusive_state = MIDI_CLK_MODE;
 80023e6:	4b62      	ldr	r3, [pc, #392]	@ (8002570 <UART2_RX_transfer_complete_callback+0x694>)
 80023e8:	2208      	movs	r2, #8
 80023ea:	705a      	strb	r2, [r3, #1]

					Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 80023ec:	4b6a      	ldr	r3, [pc, #424]	@ (8002598 <UART2_RX_transfer_complete_callback+0x6bc>)
 80023ee:	2120      	movs	r1, #32
 80023f0:	0018      	movs	r0, r3
 80023f2:	f002 fcd0 	bl	8004d96 <Clear_Status_Bit>
					Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 80023f6:	4b68      	ldr	r3, [pc, #416]	@ (8002598 <UART2_RX_transfer_complete_callback+0x6bc>)
 80023f8:	2140      	movs	r1, #64	@ 0x40
 80023fa:	0018      	movs	r0, r3
 80023fc:	f002 fccb 	bl	8004d96 <Clear_Status_Bit>
				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002400:	f000 fe17 	bl	8003032 <UART2_RX_transfer_complete_callback+0x1156>
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_A0_MODE){
 8002404:	4b5a      	ldr	r3, [pc, #360]	@ (8002570 <UART2_RX_transfer_complete_callback+0x694>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	b2db      	uxtb	r3, r3
 800240a:	2b0e      	cmp	r3, #14
 800240c:	d123      	bne.n	8002456 <UART2_RX_transfer_complete_callback+0x57a>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 800240e:	4b59      	ldr	r3, [pc, #356]	@ (8002574 <UART2_RX_transfer_complete_callback+0x698>)
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	b2db      	uxtb	r3, r3
 8002414:	2bf8      	cmp	r3, #248	@ 0xf8
 8002416:	d001      	beq.n	800241c <UART2_RX_transfer_complete_callback+0x540>
 8002418:	f000 fe0c 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

					HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 800241c:	2380      	movs	r3, #128	@ 0x80
 800241e:	0099      	lsls	r1, r3, #2
 8002420:	23a0      	movs	r3, #160	@ 0xa0
 8002422:	05db      	lsls	r3, r3, #23
 8002424:	2200      	movs	r2, #0
 8002426:	0018      	movs	r0, r3
 8002428:	f003 fdee 	bl	8006008 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 800242c:	4b53      	ldr	r3, [pc, #332]	@ (800257c <UART2_RX_transfer_complete_callback+0x6a0>)
 800242e:	2201      	movs	r2, #1
 8002430:	2140      	movs	r1, #64	@ 0x40
 8002432:	0018      	movs	r0, r3
 8002434:	f003 fde8 	bl	8006008 <HAL_GPIO_WritePin>

					MIDI_CLK_fsm = COMPILING;
 8002438:	4b51      	ldr	r3, [pc, #324]	@ (8002580 <UART2_RX_transfer_complete_callback+0x6a4>)
 800243a:	2201      	movs	r2, #1
 800243c:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag++;
 800243e:	4b51      	ldr	r3, [pc, #324]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	b2db      	uxtb	r3, r3
 8002444:	3301      	adds	r3, #1
 8002446:	b2da      	uxtb	r2, r3
 8002448:	4b4e      	ldr	r3, [pc, #312]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 800244a:	701a      	strb	r2, [r3, #0]

					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_RESYNC_A1_MODE;
 800244c:	4b48      	ldr	r3, [pc, #288]	@ (8002570 <UART2_RX_transfer_complete_callback+0x694>)
 800244e:	220f      	movs	r2, #15
 8002450:	701a      	strb	r2, [r3, #0]
 8002452:	f000 fdef 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					//DO NOT UPDATE PREV STATE - we need to keep track of what the state was prior to any pending state
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_A1_MODE){
 8002456:	4b46      	ldr	r3, [pc, #280]	@ (8002570 <UART2_RX_transfer_complete_callback+0x694>)
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	b2db      	uxtb	r3, r3
 800245c:	2b0f      	cmp	r3, #15
 800245e:	d142      	bne.n	80024e6 <UART2_RX_transfer_complete_callback+0x60a>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002460:	4b44      	ldr	r3, [pc, #272]	@ (8002574 <UART2_RX_transfer_complete_callback+0x698>)
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2bf8      	cmp	r3, #248	@ 0xf8
 8002468:	d001      	beq.n	800246e <UART2_RX_transfer_complete_callback+0x592>
 800246a:	f000 fde3 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

					MIDI_CLK_tag++;
 800246e:	4b45      	ldr	r3, [pc, #276]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	b2db      	uxtb	r3, r3
 8002474:	3301      	adds	r3, #1
 8002476:	b2da      	uxtb	r2, r3
 8002478:	4b42      	ldr	r3, [pc, #264]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 800247a:	701a      	strb	r2, [r3, #0]

					if(MIDI_CLK_tag < 12){
 800247c:	4b41      	ldr	r3, [pc, #260]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b0b      	cmp	r3, #11
 8002484:	d80f      	bhi.n	80024a6 <UART2_RX_transfer_complete_callback+0x5ca>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8002486:	2380      	movs	r3, #128	@ 0x80
 8002488:	0099      	lsls	r1, r3, #2
 800248a:	23a0      	movs	r3, #160	@ 0xa0
 800248c:	05db      	lsls	r3, r3, #23
 800248e:	2200      	movs	r2, #0
 8002490:	0018      	movs	r0, r3
 8002492:	f003 fdb9 	bl	8006008 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002496:	4b39      	ldr	r3, [pc, #228]	@ (800257c <UART2_RX_transfer_complete_callback+0x6a0>)
 8002498:	2201      	movs	r2, #1
 800249a:	2140      	movs	r1, #64	@ 0x40
 800249c:	0018      	movs	r0, r3
 800249e:	f003 fdb3 	bl	8006008 <HAL_GPIO_WritePin>
 80024a2:	f000 fdc7 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
					else if(MIDI_CLK_tag < 25){
 80024a6:	4b37      	ldr	r3, [pc, #220]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	2b18      	cmp	r3, #24
 80024ae:	d80f      	bhi.n	80024d0 <UART2_RX_transfer_complete_callback+0x5f4>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 80024b0:	2380      	movs	r3, #128	@ 0x80
 80024b2:	0099      	lsls	r1, r3, #2
 80024b4:	23a0      	movs	r3, #160	@ 0xa0
 80024b6:	05db      	lsls	r3, r3, #23
 80024b8:	2201      	movs	r2, #1
 80024ba:	0018      	movs	r0, r3
 80024bc:	f003 fda4 	bl	8006008 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 80024c0:	4b2e      	ldr	r3, [pc, #184]	@ (800257c <UART2_RX_transfer_complete_callback+0x6a0>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	2140      	movs	r1, #64	@ 0x40
 80024c6:	0018      	movs	r0, r3
 80024c8:	f003 fd9e 	bl	8006008 <HAL_GPIO_WritePin>
 80024cc:	f000 fdb2 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
					else{

						speed_fsm.prev_state.speed_exclusive_state = MIDI_CLK_RESYNC_A1_MODE;
 80024d0:	4b27      	ldr	r3, [pc, #156]	@ (8002570 <UART2_RX_transfer_complete_callback+0x694>)
 80024d2:	220f      	movs	r2, #15
 80024d4:	705a      	strb	r2, [r3, #1]
						speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_MODE;
 80024d6:	4b26      	ldr	r3, [pc, #152]	@ (8002570 <UART2_RX_transfer_complete_callback+0x694>)
 80024d8:	2208      	movs	r2, #8
 80024da:	701a      	strb	r2, [r3, #0]
						MIDI_CLK_tag = 1;
 80024dc:	4b29      	ldr	r3, [pc, #164]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 80024de:	2201      	movs	r2, #1
 80024e0:	701a      	strb	r2, [r3, #0]
 80024e2:	f000 fda7 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B0_MODE){
 80024e6:	4b22      	ldr	r3, [pc, #136]	@ (8002570 <UART2_RX_transfer_complete_callback+0x694>)
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	2b10      	cmp	r3, #16
 80024ee:	d15d      	bne.n	80025ac <UART2_RX_transfer_complete_callback+0x6d0>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 80024f0:	4b20      	ldr	r3, [pc, #128]	@ (8002574 <UART2_RX_transfer_complete_callback+0x698>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	2bf8      	cmp	r3, #248	@ 0xf8
 80024f8:	d001      	beq.n	80024fe <UART2_RX_transfer_complete_callback+0x622>
 80024fa:	f000 fd9b 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

					//when sftwre timer times out the midi clk tag is reset to 0
					MIDI_CLK_tag++;
 80024fe:	4b21      	ldr	r3, [pc, #132]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	b2db      	uxtb	r3, r3
 8002504:	3301      	adds	r3, #1
 8002506:	b2da      	uxtb	r2, r3
 8002508:	4b1e      	ldr	r3, [pc, #120]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 800250a:	701a      	strb	r2, [r3, #0]

					if(MIDI_CLK_tag < 12){
 800250c:	4b1d      	ldr	r3, [pc, #116]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	b2db      	uxtb	r3, r3
 8002512:	2b0b      	cmp	r3, #11
 8002514:	d80f      	bhi.n	8002536 <UART2_RX_transfer_complete_callback+0x65a>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8002516:	2380      	movs	r3, #128	@ 0x80
 8002518:	0099      	lsls	r1, r3, #2
 800251a:	23a0      	movs	r3, #160	@ 0xa0
 800251c:	05db      	lsls	r3, r3, #23
 800251e:	2200      	movs	r2, #0
 8002520:	0018      	movs	r0, r3
 8002522:	f003 fd71 	bl	8006008 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002526:	4b15      	ldr	r3, [pc, #84]	@ (800257c <UART2_RX_transfer_complete_callback+0x6a0>)
 8002528:	2201      	movs	r2, #1
 800252a:	2140      	movs	r1, #64	@ 0x40
 800252c:	0018      	movs	r0, r3
 800252e:	f003 fd6b 	bl	8006008 <HAL_GPIO_WritePin>
 8002532:	f000 fd7f 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
					else if(MIDI_CLK_tag < 25){
 8002536:	4b13      	ldr	r3, [pc, #76]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	b2db      	uxtb	r3, r3
 800253c:	2b18      	cmp	r3, #24
 800253e:	d80f      	bhi.n	8002560 <UART2_RX_transfer_complete_callback+0x684>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 8002540:	2380      	movs	r3, #128	@ 0x80
 8002542:	0099      	lsls	r1, r3, #2
 8002544:	23a0      	movs	r3, #160	@ 0xa0
 8002546:	05db      	lsls	r3, r3, #23
 8002548:	2201      	movs	r2, #1
 800254a:	0018      	movs	r0, r3
 800254c:	f003 fd5c 	bl	8006008 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8002550:	4b0a      	ldr	r3, [pc, #40]	@ (800257c <UART2_RX_transfer_complete_callback+0x6a0>)
 8002552:	2200      	movs	r2, #0
 8002554:	2140      	movs	r1, #64	@ 0x40
 8002556:	0018      	movs	r0, r3
 8002558:	f003 fd56 	bl	8006008 <HAL_GPIO_WritePin>
 800255c:	f000 fd6a 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
					else{

						speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_RESYNC_B1_MODE;
 8002560:	4b03      	ldr	r3, [pc, #12]	@ (8002570 <UART2_RX_transfer_complete_callback+0x694>)
 8002562:	2211      	movs	r2, #17
 8002564:	701a      	strb	r2, [r3, #0]
						//DO NOT UPDATE PREV STATE - we need to keep track of what the state was prior to any pending state
						MIDI_CLK_tag = 1;
 8002566:	4b07      	ldr	r3, [pc, #28]	@ (8002584 <UART2_RX_transfer_complete_callback+0x6a8>)
 8002568:	2201      	movs	r2, #1
 800256a:	701a      	strb	r2, [r3, #0]
 800256c:	f000 fd62 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
 8002570:	2000042c 	.word	0x2000042c
 8002574:	2000051a 	.word	0x2000051a
 8002578:	20000ca4 	.word	0x20000ca4
 800257c:	50000800 	.word	0x50000800
 8002580:	20000d1a 	.word	0x20000d1a
 8002584:	20000c78 	.word	0x20000c78
 8002588:	200007d4 	.word	0x200007d4
 800258c:	20000422 	.word	0x20000422
 8002590:	20000c80 	.word	0x20000c80
 8002594:	20000cec 	.word	0x20000cec
 8002598:	20000d28 	.word	0x20000d28
 800259c:	2000001a 	.word	0x2000001a
 80025a0:	08008b84 	.word	0x08008b84
 80025a4:	20000d10 	.word	0x20000d10
 80025a8:	20000bdc 	.word	0x20000bdc
					}
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B1_MODE){
 80025ac:	4bed      	ldr	r3, [pc, #948]	@ (8002964 <UART2_RX_transfer_complete_callback+0xa88>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	2b11      	cmp	r3, #17
 80025b4:	d146      	bne.n	8002644 <UART2_RX_transfer_complete_callback+0x768>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 80025b6:	4bec      	ldr	r3, [pc, #944]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	2bf8      	cmp	r3, #248	@ 0xf8
 80025be:	d135      	bne.n	800262c <UART2_RX_transfer_complete_callback+0x750>

					MIDI_CLK_tag++;
 80025c0:	4bea      	ldr	r3, [pc, #936]	@ (800296c <UART2_RX_transfer_complete_callback+0xa90>)
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	3301      	adds	r3, #1
 80025c8:	b2da      	uxtb	r2, r3
 80025ca:	4be8      	ldr	r3, [pc, #928]	@ (800296c <UART2_RX_transfer_complete_callback+0xa90>)
 80025cc:	701a      	strb	r2, [r3, #0]

					if(MIDI_CLK_tag < 12){
 80025ce:	4be7      	ldr	r3, [pc, #924]	@ (800296c <UART2_RX_transfer_complete_callback+0xa90>)
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b0b      	cmp	r3, #11
 80025d6:	d80f      	bhi.n	80025f8 <UART2_RX_transfer_complete_callback+0x71c>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 80025d8:	2380      	movs	r3, #128	@ 0x80
 80025da:	0099      	lsls	r1, r3, #2
 80025dc:	23a0      	movs	r3, #160	@ 0xa0
 80025de:	05db      	lsls	r3, r3, #23
 80025e0:	2200      	movs	r2, #0
 80025e2:	0018      	movs	r0, r3
 80025e4:	f003 fd10 	bl	8006008 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 80025e8:	4be1      	ldr	r3, [pc, #900]	@ (8002970 <UART2_RX_transfer_complete_callback+0xa94>)
 80025ea:	2201      	movs	r2, #1
 80025ec:	2140      	movs	r1, #64	@ 0x40
 80025ee:	0018      	movs	r0, r3
 80025f0:	f003 fd0a 	bl	8006008 <HAL_GPIO_WritePin>
 80025f4:	f000 fd1e 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
					else if(MIDI_CLK_tag < 25){
 80025f8:	4bdc      	ldr	r3, [pc, #880]	@ (800296c <UART2_RX_transfer_complete_callback+0xa90>)
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	2b18      	cmp	r3, #24
 8002600:	d80f      	bhi.n	8002622 <UART2_RX_transfer_complete_callback+0x746>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 8002602:	2380      	movs	r3, #128	@ 0x80
 8002604:	0099      	lsls	r1, r3, #2
 8002606:	23a0      	movs	r3, #160	@ 0xa0
 8002608:	05db      	lsls	r3, r3, #23
 800260a:	2201      	movs	r2, #1
 800260c:	0018      	movs	r0, r3
 800260e:	f003 fcfb 	bl	8006008 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8002612:	4bd7      	ldr	r3, [pc, #860]	@ (8002970 <UART2_RX_transfer_complete_callback+0xa94>)
 8002614:	2200      	movs	r2, #0
 8002616:	2140      	movs	r1, #64	@ 0x40
 8002618:	0018      	movs	r0, r3
 800261a:	f003 fcf5 	bl	8006008 <HAL_GPIO_WritePin>
 800261e:	f000 fd09 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
					else{

						MIDI_CLK_tag = 1;
 8002622:	4bd2      	ldr	r3, [pc, #840]	@ (800296c <UART2_RX_transfer_complete_callback+0xa90>)
 8002624:	2201      	movs	r2, #1
 8002626:	701a      	strb	r2, [r3, #0]
 8002628:	f000 fd04 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
				}
				else if(*rx_buffer == SYSTEM_REAL_TIME_START){
 800262c:	4bce      	ldr	r3, [pc, #824]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2bfa      	cmp	r3, #250	@ 0xfa
 8002634:	d001      	beq.n	800263a <UART2_RX_transfer_complete_callback+0x75e>
 8002636:	f000 fcfd 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

					//DO NOT UPDATE PREV STATE - we need to keep track of what the state was prior to any pending state
					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_RESYNC_B2_MODE;
 800263a:	4bca      	ldr	r3, [pc, #808]	@ (8002964 <UART2_RX_transfer_complete_callback+0xa88>)
 800263c:	2212      	movs	r2, #18
 800263e:	701a      	strb	r2, [r3, #0]
 8002640:	f000 fcf8 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B2_MODE){
 8002644:	4bc7      	ldr	r3, [pc, #796]	@ (8002964 <UART2_RX_transfer_complete_callback+0xa88>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	b2db      	uxtb	r3, r3
 800264a:	2b12      	cmp	r3, #18
 800264c:	d001      	beq.n	8002652 <UART2_RX_transfer_complete_callback+0x776>
 800264e:	f000 fcf1 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002652:	4bc5      	ldr	r3, [pc, #788]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	b2db      	uxtb	r3, r3
 8002658:	2bf8      	cmp	r3, #248	@ 0xf8
 800265a:	d001      	beq.n	8002660 <UART2_RX_transfer_complete_callback+0x784>
 800265c:	f000 fcea 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

					// @TODO //WRITE CODE TO LOAD CORRECT DUTY DELAYED VALUE TO SECONDARY OSCILLATOR
					Set_Oscillator_Values(&params_to_be_loaded);
 8002660:	4bc4      	ldr	r3, [pc, #784]	@ (8002974 <UART2_RX_transfer_complete_callback+0xa98>)
 8002662:	0018      	movs	r0, r3
 8002664:	f001 fca4 	bl	8003fb0 <Set_Oscillator_Values>

					//Give it another IP CAP edge upon sync
					HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 8002668:	2380      	movs	r3, #128	@ 0x80
 800266a:	0099      	lsls	r1, r3, #2
 800266c:	23a0      	movs	r3, #160	@ 0xa0
 800266e:	05db      	lsls	r3, r3, #23
 8002670:	2201      	movs	r2, #1
 8002672:	0018      	movs	r0, r3
 8002674:	f003 fcc8 	bl	8006008 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8002678:	4bbd      	ldr	r3, [pc, #756]	@ (8002970 <UART2_RX_transfer_complete_callback+0xa94>)
 800267a:	2200      	movs	r2, #0
 800267c:	2140      	movs	r1, #64	@ 0x40
 800267e:	0018      	movs	r0, r3
 8002680:	f003 fcc2 	bl	8006008 <HAL_GPIO_WritePin>

					HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8002684:	2380      	movs	r3, #128	@ 0x80
 8002686:	0099      	lsls	r1, r3, #2
 8002688:	23a0      	movs	r3, #160	@ 0xa0
 800268a:	05db      	lsls	r3, r3, #23
 800268c:	2200      	movs	r2, #0
 800268e:	0018      	movs	r0, r3
 8002690:	f003 fcba 	bl	8006008 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002694:	4bb6      	ldr	r3, [pc, #728]	@ (8002970 <UART2_RX_transfer_complete_callback+0xa94>)
 8002696:	2201      	movs	r2, #1
 8002698:	2140      	movs	r1, #64	@ 0x40
 800269a:	0018      	movs	r0, r3
 800269c:	f003 fcb4 	bl	8006008 <HAL_GPIO_WritePin>

					speed_fsm.prev_state.speed_exclusive_state = MIDI_CLK_RESYNC_B2_MODE;
 80026a0:	4bb0      	ldr	r3, [pc, #704]	@ (8002964 <UART2_RX_transfer_complete_callback+0xa88>)
 80026a2:	2212      	movs	r2, #18
 80026a4:	705a      	strb	r2, [r3, #1]
					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_MODE;
 80026a6:	4baf      	ldr	r3, [pc, #700]	@ (8002964 <UART2_RX_transfer_complete_callback+0xa88>)
 80026a8:	2208      	movs	r2, #8
 80026aa:	701a      	strb	r2, [r3, #0]

					MIDI_CLK_tag = 1;
 80026ac:	4baf      	ldr	r3, [pc, #700]	@ (800296c <UART2_RX_transfer_complete_callback+0xa90>)
 80026ae:	2201      	movs	r2, #1
 80026b0:	701a      	strb	r2, [r3, #0]

					Stop_OC_TIM(&htim3, TIM_CHANNEL_1); //do we need?
 80026b2:	4bb1      	ldr	r3, [pc, #708]	@ (8002978 <UART2_RX_transfer_complete_callback+0xa9c>)
 80026b4:	2100      	movs	r1, #0
 80026b6:	0018      	movs	r0, r3
 80026b8:	f002 fa31 	bl	8004b1e <Stop_OC_TIM>
					IP_CAP_fsm.current_state = IDLE; //force idle so next edge is forced to be computed as first edge
 80026bc:	4baf      	ldr	r3, [pc, #700]	@ (800297c <UART2_RX_transfer_complete_callback+0xaa0>)
 80026be:	2200      	movs	r2, #0
 80026c0:	701a      	strb	r2, [r3, #0]

					Copy_Params_Structs(&params_to_be_loaded, &params_working);
 80026c2:	4aaf      	ldr	r2, [pc, #700]	@ (8002980 <UART2_RX_transfer_complete_callback+0xaa4>)
 80026c4:	4bab      	ldr	r3, [pc, #684]	@ (8002974 <UART2_RX_transfer_complete_callback+0xa98>)
 80026c6:	0011      	movs	r1, r2
 80026c8:	0018      	movs	r0, r3
 80026ca:	f001 fbe3 	bl	8003e94 <Copy_Params_Structs>
					Copy_Params_Structs(&params_to_be_loaded, &params);
 80026ce:	4aad      	ldr	r2, [pc, #692]	@ (8002984 <UART2_RX_transfer_complete_callback+0xaa8>)
 80026d0:	4ba8      	ldr	r3, [pc, #672]	@ (8002974 <UART2_RX_transfer_complete_callback+0xa98>)
 80026d2:	0011      	movs	r1, r2
 80026d4:	0018      	movs	r0, r3
 80026d6:	f001 fbdd 	bl	8003e94 <Copy_Params_Structs>

					Set_Status_Bit(&statuses, First_Sync_Complete);
 80026da:	4bab      	ldr	r3, [pc, #684]	@ (8002988 <UART2_RX_transfer_complete_callback+0xaac>)
 80026dc:	2108      	movs	r1, #8
 80026de:	0018      	movs	r0, r3
 80026e0:	f002 fb4a 	bl	8004d78 <Set_Status_Bit>

					Calculate_Next_Main_Oscillator_Values(&params, (enum Next_Values_Processing_Mode)REGULAR_MODE);
 80026e4:	4ba7      	ldr	r3, [pc, #668]	@ (8002984 <UART2_RX_transfer_complete_callback+0xaa8>)
 80026e6:	2100      	movs	r1, #0
 80026e8:	0018      	movs	r0, r3
 80026ea:	f001 fc79 	bl	8003fe0 <Calculate_Next_Main_Oscillator_Values>
					Write_Next_Main_Oscillator_Values_to_Delay_Line(&params, &delay_line);
 80026ee:	4aa7      	ldr	r2, [pc, #668]	@ (800298c <UART2_RX_transfer_complete_callback+0xab0>)
 80026f0:	4ba4      	ldr	r3, [pc, #656]	@ (8002984 <UART2_RX_transfer_complete_callback+0xaa8>)
 80026f2:	0011      	movs	r1, r2
 80026f4:	0018      	movs	r0, r3
 80026f6:	f001 fcf3 	bl	80040e0 <Write_Next_Main_Oscillator_Values_to_Delay_Line>
					HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions); //this function takes ages to execute!
 80026fa:	4ba5      	ldr	r3, [pc, #660]	@ (8002990 <UART2_RX_transfer_complete_callback+0xab4>)
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	001a      	movs	r2, r3
 8002700:	49a4      	ldr	r1, [pc, #656]	@ (8002994 <UART2_RX_transfer_complete_callback+0xab8>)
 8002702:	4ba5      	ldr	r3, [pc, #660]	@ (8002998 <UART2_RX_transfer_complete_callback+0xabc>)
 8002704:	0018      	movs	r0, r3
 8002706:	f002 ff51 	bl	80055ac <HAL_ADC_Start_DMA>
 800270a:	f000 fc93 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>
		}
	}
	//not a realtime status byte
	else{

		if(active_status_byte == 0){
 800270e:	4ba3      	ldr	r3, [pc, #652]	@ (800299c <UART2_RX_transfer_complete_callback+0xac0>)
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	b2db      	uxtb	r3, r3
 8002714:	2b00      	cmp	r3, #0
 8002716:	d000      	beq.n	800271a <UART2_RX_transfer_complete_callback+0x83e>
 8002718:	e29e      	b.n	8002c58 <UART2_RX_transfer_complete_callback+0xd7c>

			if(running_status_byte == 0){
 800271a:	4ba1      	ldr	r3, [pc, #644]	@ (80029a0 <UART2_RX_transfer_complete_callback+0xac4>)
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	b2db      	uxtb	r3, r3
 8002720:	2b00      	cmp	r3, #0
 8002722:	d000      	beq.n	8002726 <UART2_RX_transfer_complete_callback+0x84a>
 8002724:	e0a3      	b.n	800286e <UART2_RX_transfer_complete_callback+0x992>

				if(Is_Data_Buffer_Empty(&MIDI_data) == YES){
 8002726:	4b9f      	ldr	r3, [pc, #636]	@ (80029a4 <UART2_RX_transfer_complete_callback+0xac8>)
 8002728:	0018      	movs	r0, r3
 800272a:	f7fe fb0e 	bl	8000d4a <Is_Data_Buffer_Empty>
 800272e:	0003      	movs	r3, r0
 8002730:	2b01      	cmp	r3, #1
 8002732:	d001      	beq.n	8002738 <UART2_RX_transfer_complete_callback+0x85c>
 8002734:	f000 fc7e 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

					if(Is_Status_Byte(rx_buffer) == YES){
 8002738:	4b8b      	ldr	r3, [pc, #556]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 800273a:	0018      	movs	r0, r3
 800273c:	f7fe fa94 	bl	8000c68 <Is_Status_Byte>
 8002740:	0003      	movs	r3, r0
 8002742:	2b01      	cmp	r3, #1
 8002744:	d001      	beq.n	800274a <UART2_RX_transfer_complete_callback+0x86e>
 8002746:	f000 fc75 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

						if(Is_PC_Status_Byte(rx_buffer) == YES){
 800274a:	4b87      	ldr	r3, [pc, #540]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 800274c:	0018      	movs	r0, r3
 800274e:	f7fe fa93 	bl	8000c78 <Is_PC_Status_Byte>
 8002752:	0003      	movs	r3, r0
 8002754:	2b01      	cmp	r3, #1
 8002756:	d134      	bne.n	80027c2 <UART2_RX_transfer_complete_callback+0x8e6>

							running_status_byte = (uint8_t)*rx_buffer;
 8002758:	4b83      	ldr	r3, [pc, #524]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	b2da      	uxtb	r2, r3
 800275e:	4b90      	ldr	r3, [pc, #576]	@ (80029a0 <UART2_RX_transfer_complete_callback+0xac4>)
 8002760:	701a      	strb	r2, [r3, #0]

							if(Is_Channelised_Status_Byte_On_Basic_Channel(rx_buffer, MIDI_basic_channel) == YES){
 8002762:	4b91      	ldr	r3, [pc, #580]	@ (80029a8 <UART2_RX_transfer_complete_callback+0xacc>)
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	b2da      	uxtb	r2, r3
 8002768:	4b7f      	ldr	r3, [pc, #508]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 800276a:	0011      	movs	r1, r2
 800276c:	0018      	movs	r0, r3
 800276e:	f7fe fade 	bl	8000d2e <Is_Channelised_Status_Byte_On_Basic_Channel>
 8002772:	0003      	movs	r3, r0
 8002774:	2b01      	cmp	r3, #1
 8002776:	d10d      	bne.n	8002794 <UART2_RX_transfer_complete_callback+0x8b8>

								active_status_byte = (uint8_t)*rx_buffer;
 8002778:	4b7b      	ldr	r3, [pc, #492]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	b2da      	uxtb	r2, r3
 800277e:	4b87      	ldr	r3, [pc, #540]	@ (800299c <UART2_RX_transfer_complete_callback+0xac0>)
 8002780:	701a      	strb	r2, [r3, #0]
								Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8002782:	2380      	movs	r3, #128	@ 0x80
 8002784:	005a      	lsls	r2, r3, #1
 8002786:	4b80      	ldr	r3, [pc, #512]	@ (8002988 <UART2_RX_transfer_complete_callback+0xaac>)
 8002788:	0011      	movs	r1, r2
 800278a:	0018      	movs	r0, r3
 800278c:	f002 faf4 	bl	8004d78 <Set_Status_Bit>
 8002790:	f000 fc50 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

							}
							else{

								if(Is_OMNI_On(&statuses) == YES){
 8002794:	4b7c      	ldr	r3, [pc, #496]	@ (8002988 <UART2_RX_transfer_complete_callback+0xaac>)
 8002796:	0018      	movs	r0, r3
 8002798:	f7fe fb07 	bl	8000daa <Is_OMNI_On>
 800279c:	0003      	movs	r3, r0
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d001      	beq.n	80027a6 <UART2_RX_transfer_complete_callback+0x8ca>
 80027a2:	f000 fc47 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

									active_status_byte = (uint8_t)*rx_buffer;
 80027a6:	4b70      	ldr	r3, [pc, #448]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	b2da      	uxtb	r2, r3
 80027ac:	4b7b      	ldr	r3, [pc, #492]	@ (800299c <UART2_RX_transfer_complete_callback+0xac0>)
 80027ae:	701a      	strb	r2, [r3, #0]
									Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 80027b0:	2380      	movs	r3, #128	@ 0x80
 80027b2:	005a      	lsls	r2, r3, #1
 80027b4:	4b74      	ldr	r3, [pc, #464]	@ (8002988 <UART2_RX_transfer_complete_callback+0xaac>)
 80027b6:	0011      	movs	r1, r2
 80027b8:	0018      	movs	r0, r3
 80027ba:	f002 fadd 	bl	8004d78 <Set_Status_Bit>
 80027be:	f000 fc39 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

								}
							}
						}
						else if(Is_CC_Status_Byte(rx_buffer) == YES){
 80027c2:	4b69      	ldr	r3, [pc, #420]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 80027c4:	0018      	movs	r0, r3
 80027c6:	f7fe fa5e 	bl	8000c86 <Is_CC_Status_Byte>
 80027ca:	0003      	movs	r3, r0
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d134      	bne.n	800283a <UART2_RX_transfer_complete_callback+0x95e>

							running_status_byte = (uint8_t)*rx_buffer;
 80027d0:	4b65      	ldr	r3, [pc, #404]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	b2da      	uxtb	r2, r3
 80027d6:	4b72      	ldr	r3, [pc, #456]	@ (80029a0 <UART2_RX_transfer_complete_callback+0xac4>)
 80027d8:	701a      	strb	r2, [r3, #0]

							if(Is_Channelised_Status_Byte_On_Basic_Channel(rx_buffer, MIDI_basic_channel) == YES){
 80027da:	4b73      	ldr	r3, [pc, #460]	@ (80029a8 <UART2_RX_transfer_complete_callback+0xacc>)
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	b2da      	uxtb	r2, r3
 80027e0:	4b61      	ldr	r3, [pc, #388]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 80027e2:	0011      	movs	r1, r2
 80027e4:	0018      	movs	r0, r3
 80027e6:	f7fe faa2 	bl	8000d2e <Is_Channelised_Status_Byte_On_Basic_Channel>
 80027ea:	0003      	movs	r3, r0
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d10d      	bne.n	800280c <UART2_RX_transfer_complete_callback+0x930>

								active_status_byte = (uint8_t)*rx_buffer;
 80027f0:	4b5d      	ldr	r3, [pc, #372]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	b2da      	uxtb	r2, r3
 80027f6:	4b69      	ldr	r3, [pc, #420]	@ (800299c <UART2_RX_transfer_complete_callback+0xac0>)
 80027f8:	701a      	strb	r2, [r3, #0]
								Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 80027fa:	2380      	movs	r3, #128	@ 0x80
 80027fc:	005a      	lsls	r2, r3, #1
 80027fe:	4b62      	ldr	r3, [pc, #392]	@ (8002988 <UART2_RX_transfer_complete_callback+0xaac>)
 8002800:	0011      	movs	r1, r2
 8002802:	0018      	movs	r0, r3
 8002804:	f002 fab8 	bl	8004d78 <Set_Status_Bit>
 8002808:	f000 fc14 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

							}
							else{

								if(Is_OMNI_On(&statuses) == YES){
 800280c:	4b5e      	ldr	r3, [pc, #376]	@ (8002988 <UART2_RX_transfer_complete_callback+0xaac>)
 800280e:	0018      	movs	r0, r3
 8002810:	f7fe facb 	bl	8000daa <Is_OMNI_On>
 8002814:	0003      	movs	r3, r0
 8002816:	2b01      	cmp	r3, #1
 8002818:	d001      	beq.n	800281e <UART2_RX_transfer_complete_callback+0x942>
 800281a:	f000 fc0b 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

									active_status_byte = (uint8_t)*rx_buffer;
 800281e:	4b52      	ldr	r3, [pc, #328]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	b2da      	uxtb	r2, r3
 8002824:	4b5d      	ldr	r3, [pc, #372]	@ (800299c <UART2_RX_transfer_complete_callback+0xac0>)
 8002826:	701a      	strb	r2, [r3, #0]
									Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8002828:	2380      	movs	r3, #128	@ 0x80
 800282a:	005a      	lsls	r2, r3, #1
 800282c:	4b56      	ldr	r3, [pc, #344]	@ (8002988 <UART2_RX_transfer_complete_callback+0xaac>)
 800282e:	0011      	movs	r1, r2
 8002830:	0018      	movs	r0, r3
 8002832:	f002 faa1 	bl	8004d78 <Set_Status_Bit>
 8002836:	f000 fbfd 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

								}
							}
						}
						else if(Is_Sysex_Start_Status_Byte(rx_buffer) == YES){
 800283a:	4b4b      	ldr	r3, [pc, #300]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 800283c:	0018      	movs	r0, r3
 800283e:	f7fe fa70 	bl	8000d22 <Is_Sysex_Start_Status_Byte>
 8002842:	0003      	movs	r3, r0
 8002844:	2b01      	cmp	r3, #1
 8002846:	d001      	beq.n	800284c <UART2_RX_transfer_complete_callback+0x970>
 8002848:	f000 fbf4 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

							active_status_byte = (uint8_t)*rx_buffer;
 800284c:	4b46      	ldr	r3, [pc, #280]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 800284e:	781b      	ldrb	r3, [r3, #0]
 8002850:	b2da      	uxtb	r2, r3
 8002852:	4b52      	ldr	r3, [pc, #328]	@ (800299c <UART2_RX_transfer_complete_callback+0xac0>)
 8002854:	701a      	strb	r2, [r3, #0]
							running_status_byte = 0;
 8002856:	4b52      	ldr	r3, [pc, #328]	@ (80029a0 <UART2_RX_transfer_complete_callback+0xac4>)
 8002858:	2200      	movs	r2, #0
 800285a:	701a      	strb	r2, [r3, #0]
							Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 800285c:	2380      	movs	r3, #128	@ 0x80
 800285e:	005a      	lsls	r2, r3, #1
 8002860:	4b49      	ldr	r3, [pc, #292]	@ (8002988 <UART2_RX_transfer_complete_callback+0xaac>)
 8002862:	0011      	movs	r1, r2
 8002864:	0018      	movs	r0, r3
 8002866:	f002 fa87 	bl	8004d78 <Set_Status_Bit>
 800286a:	f000 fbe3 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

						}
					}
				}
			}
			else if(running_status_byte != 0){
 800286e:	4b4c      	ldr	r3, [pc, #304]	@ (80029a0 <UART2_RX_transfer_complete_callback+0xac4>)
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	b2db      	uxtb	r3, r3
 8002874:	2b00      	cmp	r3, #0
 8002876:	d101      	bne.n	800287c <UART2_RX_transfer_complete_callback+0x9a0>
 8002878:	f000 fbdc 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

				if(Is_Data_Byte(rx_buffer) == YES){
 800287c:	4b3a      	ldr	r3, [pc, #232]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 800287e:	0018      	movs	r0, r3
 8002880:	f7fe f9f5 	bl	8000c6e <Is_Data_Byte>
 8002884:	0003      	movs	r3, r0
 8002886:	2b01      	cmp	r3, #1
 8002888:	d000      	beq.n	800288c <UART2_RX_transfer_complete_callback+0x9b0>
 800288a:	e151      	b.n	8002b30 <UART2_RX_transfer_complete_callback+0xc54>

					Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 800288c:	2380      	movs	r3, #128	@ 0x80
 800288e:	005a      	lsls	r2, r3, #1
 8002890:	4b3d      	ldr	r3, [pc, #244]	@ (8002988 <UART2_RX_transfer_complete_callback+0xaac>)
 8002892:	0011      	movs	r1, r2
 8002894:	0018      	movs	r0, r3
 8002896:	f002 fa6f 	bl	8004d78 <Set_Status_Bit>

					if(Is_PC_Status_Byte(&running_status_byte) == YES){
 800289a:	4b41      	ldr	r3, [pc, #260]	@ (80029a0 <UART2_RX_transfer_complete_callback+0xac4>)
 800289c:	0018      	movs	r0, r3
 800289e:	f7fe f9eb 	bl	8000c78 <Is_PC_Status_Byte>
 80028a2:	0003      	movs	r3, r0
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d143      	bne.n	8002930 <UART2_RX_transfer_complete_callback+0xa54>

						if((Is_Channelised_Status_Byte_On_Basic_Channel(&running_status_byte, MIDI_basic_channel) == YES)
 80028a8:	4b3f      	ldr	r3, [pc, #252]	@ (80029a8 <UART2_RX_transfer_complete_callback+0xacc>)
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	b2da      	uxtb	r2, r3
 80028ae:	4b3c      	ldr	r3, [pc, #240]	@ (80029a0 <UART2_RX_transfer_complete_callback+0xac4>)
 80028b0:	0011      	movs	r1, r2
 80028b2:	0018      	movs	r0, r3
 80028b4:	f7fe fa3b 	bl	8000d2e <Is_Channelised_Status_Byte_On_Basic_Channel>
 80028b8:	0003      	movs	r3, r0
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d008      	beq.n	80028d0 <UART2_RX_transfer_complete_callback+0x9f4>
																|| (Is_OMNI_On(&statuses) == YES)){
 80028be:	4b32      	ldr	r3, [pc, #200]	@ (8002988 <UART2_RX_transfer_complete_callback+0xaac>)
 80028c0:	0018      	movs	r0, r3
 80028c2:	f7fe fa72 	bl	8000daa <Is_OMNI_On>
 80028c6:	0003      	movs	r3, r0
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d001      	beq.n	80028d0 <UART2_RX_transfer_complete_callback+0x9f4>
 80028cc:	f000 fbb2 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

							if(Is_Data_Buffer_Empty(&MIDI_data) == YES){
 80028d0:	4b34      	ldr	r3, [pc, #208]	@ (80029a4 <UART2_RX_transfer_complete_callback+0xac8>)
 80028d2:	0018      	movs	r0, r3
 80028d4:	f7fe fa39 	bl	8000d4a <Is_Data_Buffer_Empty>
 80028d8:	0003      	movs	r3, r0
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d001      	beq.n	80028e2 <UART2_RX_transfer_complete_callback+0xa06>
 80028de:	f000 fba9 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

								//first data byte received
								if(Is_Program_Change_Data_Byte_In_Range(rx_buffer, NUM_PRESETS) == YES){
 80028e2:	4b21      	ldr	r3, [pc, #132]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 80028e4:	2104      	movs	r1, #4
 80028e6:	0018      	movs	r0, r3
 80028e8:	f7fe fa43 	bl	8000d72 <Is_Program_Change_Data_Byte_In_Range>
 80028ec:	0003      	movs	r3, r0
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d10f      	bne.n	8002912 <UART2_RX_transfer_complete_callback+0xa36>

									Set_All_Pots_to_PC_Mode();
 80028f2:	f7fe f93d 	bl	8000b70 <Set_All_Pots_to_PC_Mode>
									preset_selected = (enum Preset_Selected)*rx_buffer + 1; //since 0 is no preset selected, we have to add 1
 80028f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	3301      	adds	r3, #1
 80028fe:	b2da      	uxtb	r2, r3
 8002900:	4b2a      	ldr	r3, [pc, #168]	@ (80029ac <UART2_RX_transfer_complete_callback+0xad0>)
 8002902:	701a      	strb	r2, [r3, #0]
									Update_Params_Based_On_Mode_Selected(); // Update parameters immediately with preset values
 8002904:	f7fe f830 	bl	8000968 <Update_Params_Based_On_Mode_Selected>
									Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 8002908:	4b1f      	ldr	r3, [pc, #124]	@ (8002988 <UART2_RX_transfer_complete_callback+0xaac>)
 800290a:	2108      	movs	r1, #8
 800290c:	0018      	movs	r0, r3
 800290e:	f002 fa42 	bl	8004d96 <Clear_Status_Bit>
								}

								//whether the program change data byte is in range or not, clear the data buffer and active status byte, and reset timer
								Clear_Data_Buffer(&MIDI_data);
 8002912:	4b24      	ldr	r3, [pc, #144]	@ (80029a4 <UART2_RX_transfer_complete_callback+0xac8>)
 8002914:	0018      	movs	r0, r3
 8002916:	f7fe fa24 	bl	8000d62 <Clear_Data_Buffer>
								active_status_byte = 0;
 800291a:	4b20      	ldr	r3, [pc, #128]	@ (800299c <UART2_RX_transfer_complete_callback+0xac0>)
 800291c:	2200      	movs	r2, #0
 800291e:	701a      	strb	r2, [r3, #0]

								//not really required
								Reset_and_Stop_MIDI_Software_Timer(&midi_counter, &statuses);
 8002920:	4a19      	ldr	r2, [pc, #100]	@ (8002988 <UART2_RX_transfer_complete_callback+0xaac>)
 8002922:	4b23      	ldr	r3, [pc, #140]	@ (80029b0 <UART2_RX_transfer_complete_callback+0xad4>)
 8002924:	0011      	movs	r1, r2
 8002926:	0018      	movs	r0, r3
 8002928:	f7fe fa49 	bl	8000dbe <Reset_and_Stop_MIDI_Software_Timer>
 800292c:	f000 fb82 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

							}
						}
					}
					else if(Is_CC_Status_Byte(&running_status_byte) == YES){
 8002930:	4b1b      	ldr	r3, [pc, #108]	@ (80029a0 <UART2_RX_transfer_complete_callback+0xac4>)
 8002932:	0018      	movs	r0, r3
 8002934:	f7fe f9a7 	bl	8000c86 <Is_CC_Status_Byte>
 8002938:	0003      	movs	r3, r0
 800293a:	2b01      	cmp	r3, #1
 800293c:	d001      	beq.n	8002942 <UART2_RX_transfer_complete_callback+0xa66>
 800293e:	f000 fb79 	bl	8003034 <UART2_RX_transfer_complete_callback+0x1158>

						if(Is_Data_Buffer_Empty(&MIDI_data) == YES){
 8002942:	4b18      	ldr	r3, [pc, #96]	@ (80029a4 <UART2_RX_transfer_complete_callback+0xac8>)
 8002944:	0018      	movs	r0, r3
 8002946:	f7fe fa00 	bl	8000d4a <Is_Data_Buffer_Empty>
 800294a:	0003      	movs	r3, r0
 800294c:	2b01      	cmp	r3, #1
 800294e:	d131      	bne.n	80029b4 <UART2_RX_transfer_complete_callback+0xad8>

							//first data byte received
							MIDI_data.MIDI_data_buffer[0] = *rx_buffer;
 8002950:	4b05      	ldr	r3, [pc, #20]	@ (8002968 <UART2_RX_transfer_complete_callback+0xa8c>)
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	b2da      	uxtb	r2, r3
 8002956:	4b13      	ldr	r3, [pc, #76]	@ (80029a4 <UART2_RX_transfer_complete_callback+0xac8>)
 8002958:	701a      	strb	r2, [r3, #0]
							midi_counter = 0; //reset timer
 800295a:	4b15      	ldr	r3, [pc, #84]	@ (80029b0 <UART2_RX_transfer_complete_callback+0xad4>)
 800295c:	2200      	movs	r2, #0
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	e368      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>
 8002962:	46c0      	nop			@ (mov r8, r8)
 8002964:	2000042c 	.word	0x2000042c
 8002968:	2000051a 	.word	0x2000051a
 800296c:	20000c78 	.word	0x20000c78
 8002970:	50000800 	.word	0x50000800
 8002974:	20000ca4 	.word	0x20000ca4
 8002978:	200007d4 	.word	0x200007d4
 800297c:	20000422 	.word	0x20000422
 8002980:	20000c80 	.word	0x20000c80
 8002984:	20000cec 	.word	0x20000cec
 8002988:	20000d28 	.word	0x20000d28
 800298c:	2000001a 	.word	0x2000001a
 8002990:	08008b84 	.word	0x08008b84
 8002994:	20000d10 	.word	0x20000d10
 8002998:	20000bdc 	.word	0x20000bdc
 800299c:	20000518 	.word	0x20000518
 80029a0:	20000517 	.word	0x20000517
 80029a4:	2000050d 	.word	0x2000050d
 80029a8:	20000519 	.word	0x20000519
 80029ac:	200004b1 	.word	0x200004b1
 80029b0:	20000d20 	.word	0x20000d20

						}
						else{ //not empty

							//second data byte received
							MIDI_data.MIDI_data_buffer[1] = *rx_buffer;
 80029b4:	4bd6      	ldr	r3, [pc, #856]	@ (8002d10 <UART2_RX_transfer_complete_callback+0xe34>)
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	4bd6      	ldr	r3, [pc, #856]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 80029bc:	705a      	strb	r2, [r3, #1]
							Reset_and_Stop_MIDI_Software_Timer(&midi_counter, &statuses);
 80029be:	4ad6      	ldr	r2, [pc, #856]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 80029c0:	4bd6      	ldr	r3, [pc, #856]	@ (8002d1c <UART2_RX_transfer_complete_callback+0xe40>)
 80029c2:	0011      	movs	r1, r2
 80029c4:	0018      	movs	r0, r3
 80029c6:	f7fe f9fa 	bl	8000dbe <Reset_and_Stop_MIDI_Software_Timer>

							//if a CC byte is active, either it was received on the basic channel, or OMNI is on, so we can
							//simply just use it, although we will need to check that when a channel mode message is sent,
							//that it was received on the basic channel

							if(Is_Utilised_Channel_Mode_CC_First_Data_Byte(&MIDI_data.MIDI_data_buffer[0]) == YES){
 80029ca:	4bd2      	ldr	r3, [pc, #840]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 80029cc:	0018      	movs	r0, r3
 80029ce:	f7fe f961 	bl	8000c94 <Is_Utilised_Channel_Mode_CC_First_Data_Byte>
 80029d2:	0003      	movs	r3, r0
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d14c      	bne.n	8002a72 <UART2_RX_transfer_complete_callback+0xb96>

								//check on basic channel
								if(Is_Channelised_Status_Byte_On_Basic_Channel(&running_status_byte, MIDI_basic_channel) == YES){
 80029d8:	4bd1      	ldr	r3, [pc, #836]	@ (8002d20 <UART2_RX_transfer_complete_callback+0xe44>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	b2da      	uxtb	r2, r3
 80029de:	4bd1      	ldr	r3, [pc, #836]	@ (8002d24 <UART2_RX_transfer_complete_callback+0xe48>)
 80029e0:	0011      	movs	r1, r2
 80029e2:	0018      	movs	r0, r3
 80029e4:	f7fe f9a3 	bl	8000d2e <Is_Channelised_Status_Byte_On_Basic_Channel>
 80029e8:	0003      	movs	r3, r0
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d139      	bne.n	8002a62 <UART2_RX_transfer_complete_callback+0xb86>

									if(Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte(&MIDI_data.MIDI_data_buffer[0], &MIDI_data.MIDI_data_buffer[1]) == YES){
 80029ee:	4ace      	ldr	r2, [pc, #824]	@ (8002d28 <UART2_RX_transfer_complete_callback+0xe4c>)
 80029f0:	4bc8      	ldr	r3, [pc, #800]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 80029f2:	0011      	movs	r1, r2
 80029f4:	0018      	movs	r0, r3
 80029f6:	f7fe f97a 	bl	8000cee <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte>
 80029fa:	0003      	movs	r3, r0
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d130      	bne.n	8002a62 <UART2_RX_transfer_complete_callback+0xb86>

										//Implement new channel mode
										if(MIDI_data.MIDI_data_buffer[1] == RESET_ALL_CONTROLLERS){
 8002a00:	4bc4      	ldr	r3, [pc, #784]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 8002a02:	785b      	ldrb	r3, [r3, #1]
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b79      	cmp	r3, #121	@ 0x79
 8002a08:	d10b      	bne.n	8002a22 <UART2_RX_transfer_complete_callback+0xb46>

											Reset_All_Controllers(&params, &delay_line);
 8002a0a:	4ac8      	ldr	r2, [pc, #800]	@ (8002d2c <UART2_RX_transfer_complete_callback+0xe50>)
 8002a0c:	4bc8      	ldr	r3, [pc, #800]	@ (8002d30 <UART2_RX_transfer_complete_callback+0xe54>)
 8002a0e:	0011      	movs	r1, r2
 8002a10:	0018      	movs	r0, r3
 8002a12:	f7fe f9e5 	bl	8000de0 <Reset_All_Controllers>
											Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 8002a16:	4bc0      	ldr	r3, [pc, #768]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002a18:	2108      	movs	r1, #8
 8002a1a:	0018      	movs	r0, r3
 8002a1c:	f002 f9bb 	bl	8004d96 <Clear_Status_Bit>
 8002a20:	e01f      	b.n	8002a62 <UART2_RX_transfer_complete_callback+0xb86>
										}
										else if(MIDI_data.MIDI_data_buffer[1] == LOCAL_CONTROL){
 8002a22:	4bbc      	ldr	r3, [pc, #752]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 8002a24:	785b      	ldrb	r3, [r3, #1]
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	2b7a      	cmp	r3, #122	@ 0x7a
 8002a2a:	d107      	bne.n	8002a3c <UART2_RX_transfer_complete_callback+0xb60>

											Set_Local_Control();
 8002a2c:	f7fe fa08 	bl	8000e40 <Set_Local_Control>
											Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 8002a30:	4bb9      	ldr	r3, [pc, #740]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002a32:	2108      	movs	r1, #8
 8002a34:	0018      	movs	r0, r3
 8002a36:	f002 f9ae 	bl	8004d96 <Clear_Status_Bit>
 8002a3a:	e012      	b.n	8002a62 <UART2_RX_transfer_complete_callback+0xb86>
										}
										else if(MIDI_data.MIDI_data_buffer[1] == OMNI_MODE_OFF){
 8002a3c:	4bb5      	ldr	r3, [pc, #724]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 8002a3e:	785b      	ldrb	r3, [r3, #1]
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	2b7c      	cmp	r3, #124	@ 0x7c
 8002a44:	d104      	bne.n	8002a50 <UART2_RX_transfer_complete_callback+0xb74>

											Set_OMNI_Off(&statuses);
 8002a46:	4bb4      	ldr	r3, [pc, #720]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002a48:	0018      	movs	r0, r3
 8002a4a:	f7fe fa1f 	bl	8000e8c <Set_OMNI_Off>
 8002a4e:	e008      	b.n	8002a62 <UART2_RX_transfer_complete_callback+0xb86>
										}
										else if(MIDI_data.MIDI_data_buffer[1] == OMNI_MODE_ON){
 8002a50:	4bb0      	ldr	r3, [pc, #704]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 8002a52:	785b      	ldrb	r3, [r3, #1]
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	2b7d      	cmp	r3, #125	@ 0x7d
 8002a58:	d103      	bne.n	8002a62 <UART2_RX_transfer_complete_callback+0xb86>

											Set_OMNI_On(&statuses);
 8002a5a:	4baf      	ldr	r3, [pc, #700]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002a5c:	0018      	movs	r0, r3
 8002a5e:	f7fe fa1c 	bl	8000e9a <Set_OMNI_On>
										}
									}
								}

								//not required
								active_status_byte = 0;
 8002a62:	4bb4      	ldr	r3, [pc, #720]	@ (8002d34 <UART2_RX_transfer_complete_callback+0xe58>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	701a      	strb	r2, [r3, #0]
								Clear_Data_Buffer(&MIDI_data);
 8002a68:	4baa      	ldr	r3, [pc, #680]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 8002a6a:	0018      	movs	r0, r3
 8002a6c:	f7fe f979 	bl	8000d62 <Clear_Data_Buffer>
 8002a70:	e2e0      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

							}
							else if(Is_Utilised_CC_First_Data_Byte(&MIDI_data.MIDI_data_buffer[0]) == YES){
 8002a72:	4ba8      	ldr	r3, [pc, #672]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 8002a74:	0018      	movs	r0, r3
 8002a76:	f7fe f922 	bl	8000cbe <Is_Utilised_CC_First_Data_Byte>
 8002a7a:	0003      	movs	r3, r0
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d14f      	bne.n	8002b20 <UART2_RX_transfer_complete_callback+0xc44>

								if((Is_Channelised_Status_Byte_On_Basic_Channel(&running_status_byte, MIDI_basic_channel) == YES)
 8002a80:	4ba7      	ldr	r3, [pc, #668]	@ (8002d20 <UART2_RX_transfer_complete_callback+0xe44>)
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	b2da      	uxtb	r2, r3
 8002a86:	4ba7      	ldr	r3, [pc, #668]	@ (8002d24 <UART2_RX_transfer_complete_callback+0xe48>)
 8002a88:	0011      	movs	r1, r2
 8002a8a:	0018      	movs	r0, r3
 8002a8c:	f7fe f94f 	bl	8000d2e <Is_Channelised_Status_Byte_On_Basic_Channel>
 8002a90:	0003      	movs	r3, r0
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d006      	beq.n	8002aa4 <UART2_RX_transfer_complete_callback+0xbc8>
										|| (Is_OMNI_On(&statuses) == YES)){
 8002a96:	4ba0      	ldr	r3, [pc, #640]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f7fe f986 	bl	8000daa <Is_OMNI_On>
 8002a9e:	0003      	movs	r3, r0
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d135      	bne.n	8002b10 <UART2_RX_transfer_complete_callback+0xc34>

									if(MIDI_data.MIDI_data_buffer[0] == WAVESHAPE_CC){
 8002aa4:	4b9b      	ldr	r3, [pc, #620]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	2b14      	cmp	r3, #20
 8002aac:	d104      	bne.n	8002ab8 <UART2_RX_transfer_complete_callback+0xbdc>

										Set_Waveshape_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 8002aae:	4b9e      	ldr	r3, [pc, #632]	@ (8002d28 <UART2_RX_transfer_complete_callback+0xe4c>)
 8002ab0:	0018      	movs	r0, r3
 8002ab2:	f7fe f80d 	bl	8000ad0 <Set_Waveshape_to_CC_Mode_and_Value>
 8002ab6:	e02b      	b.n	8002b10 <UART2_RX_transfer_complete_callback+0xc34>
									}
									else if(MIDI_data.MIDI_data_buffer[0] == SPEED_CC){
 8002ab8:	4b96      	ldr	r3, [pc, #600]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	2b15      	cmp	r3, #21
 8002ac0:	d109      	bne.n	8002ad6 <UART2_RX_transfer_complete_callback+0xbfa>

										Set_Speed_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 8002ac2:	4b99      	ldr	r3, [pc, #612]	@ (8002d28 <UART2_RX_transfer_complete_callback+0xe4c>)
 8002ac4:	0018      	movs	r0, r3
 8002ac6:	f7fe f813 	bl	8000af0 <Set_Speed_to_CC_Mode_and_Value>
										Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 8002aca:	4b93      	ldr	r3, [pc, #588]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002acc:	2108      	movs	r1, #8
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f002 f961 	bl	8004d96 <Clear_Status_Bit>
 8002ad4:	e01c      	b.n	8002b10 <UART2_RX_transfer_complete_callback+0xc34>
									}
									else if(MIDI_data.MIDI_data_buffer[0] == DEPTH_CC){
 8002ad6:	4b8f      	ldr	r3, [pc, #572]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	2b16      	cmp	r3, #22
 8002ade:	d104      	bne.n	8002aea <UART2_RX_transfer_complete_callback+0xc0e>

										Set_Depth_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 8002ae0:	4b91      	ldr	r3, [pc, #580]	@ (8002d28 <UART2_RX_transfer_complete_callback+0xe4c>)
 8002ae2:	0018      	movs	r0, r3
 8002ae4:	f7fe f814 	bl	8000b10 <Set_Depth_to_CC_Mode_and_Value>
 8002ae8:	e012      	b.n	8002b10 <UART2_RX_transfer_complete_callback+0xc34>
									}
									else if(MIDI_data.MIDI_data_buffer[0] == SYMMETRY_CC){
 8002aea:	4b8a      	ldr	r3, [pc, #552]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	2b17      	cmp	r3, #23
 8002af2:	d104      	bne.n	8002afe <UART2_RX_transfer_complete_callback+0xc22>

										Set_Symmetry_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 8002af4:	4b8c      	ldr	r3, [pc, #560]	@ (8002d28 <UART2_RX_transfer_complete_callback+0xe4c>)
 8002af6:	0018      	movs	r0, r3
 8002af8:	f7fe f81a 	bl	8000b30 <Set_Symmetry_to_CC_Mode_and_Value>
 8002afc:	e008      	b.n	8002b10 <UART2_RX_transfer_complete_callback+0xc34>
									}
									else if(MIDI_data.MIDI_data_buffer[0] == PHASE_CC){
 8002afe:	4b85      	ldr	r3, [pc, #532]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	2b18      	cmp	r3, #24
 8002b06:	d103      	bne.n	8002b10 <UART2_RX_transfer_complete_callback+0xc34>

										Set_Phase_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 8002b08:	4b87      	ldr	r3, [pc, #540]	@ (8002d28 <UART2_RX_transfer_complete_callback+0xe4c>)
 8002b0a:	0018      	movs	r0, r3
 8002b0c:	f7fe f820 	bl	8000b50 <Set_Phase_to_CC_Mode_and_Value>
									}
								}

								active_status_byte = 0;
 8002b10:	4b88      	ldr	r3, [pc, #544]	@ (8002d34 <UART2_RX_transfer_complete_callback+0xe58>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	701a      	strb	r2, [r3, #0]
								Clear_Data_Buffer(&MIDI_data);
 8002b16:	4b7f      	ldr	r3, [pc, #508]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 8002b18:	0018      	movs	r0, r3
 8002b1a:	f7fe f922 	bl	8000d62 <Clear_Data_Buffer>
 8002b1e:	e289      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>
							}
							else{

								//not a utilised Ch mode message on basic channel, or utilised CC message
								active_status_byte = 0;
 8002b20:	4b84      	ldr	r3, [pc, #528]	@ (8002d34 <UART2_RX_transfer_complete_callback+0xe58>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	701a      	strb	r2, [r3, #0]
								Clear_Data_Buffer(&MIDI_data);
 8002b26:	4b7b      	ldr	r3, [pc, #492]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 8002b28:	0018      	movs	r0, r3
 8002b2a:	f7fe f91a 	bl	8000d62 <Clear_Data_Buffer>
 8002b2e:	e281      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>
					}
					//don't need to check Sysex with running status, as not supported by MIDI
				}
				else{ // is a status byte -> status byte interrupts an active status byte (when data bytes should be being received)

					Clear_Data_Buffer(&MIDI_data);
 8002b30:	4b78      	ldr	r3, [pc, #480]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 8002b32:	0018      	movs	r0, r3
 8002b34:	f7fe f915 	bl	8000d62 <Clear_Data_Buffer>
					Reset_and_Stop_MIDI_Software_Timer(&midi_counter, &statuses);
 8002b38:	4a77      	ldr	r2, [pc, #476]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002b3a:	4b78      	ldr	r3, [pc, #480]	@ (8002d1c <UART2_RX_transfer_complete_callback+0xe40>)
 8002b3c:	0011      	movs	r1, r2
 8002b3e:	0018      	movs	r0, r3
 8002b40:	f7fe f93d 	bl	8000dbe <Reset_and_Stop_MIDI_Software_Timer>

					if(Is_PC_Status_Byte(rx_buffer) == YES){
 8002b44:	4b72      	ldr	r3, [pc, #456]	@ (8002d10 <UART2_RX_transfer_complete_callback+0xe34>)
 8002b46:	0018      	movs	r0, r3
 8002b48:	f7fe f896 	bl	8000c78 <Is_PC_Status_Byte>
 8002b4c:	0003      	movs	r3, r0
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d131      	bne.n	8002bb6 <UART2_RX_transfer_complete_callback+0xcda>

						running_status_byte = (uint8_t)*rx_buffer;
 8002b52:	4b6f      	ldr	r3, [pc, #444]	@ (8002d10 <UART2_RX_transfer_complete_callback+0xe34>)
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	b2da      	uxtb	r2, r3
 8002b58:	4b72      	ldr	r3, [pc, #456]	@ (8002d24 <UART2_RX_transfer_complete_callback+0xe48>)
 8002b5a:	701a      	strb	r2, [r3, #0]

						if(Is_Channelised_Status_Byte_On_Basic_Channel(rx_buffer, MIDI_basic_channel) == YES){
 8002b5c:	4b70      	ldr	r3, [pc, #448]	@ (8002d20 <UART2_RX_transfer_complete_callback+0xe44>)
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	b2da      	uxtb	r2, r3
 8002b62:	4b6b      	ldr	r3, [pc, #428]	@ (8002d10 <UART2_RX_transfer_complete_callback+0xe34>)
 8002b64:	0011      	movs	r1, r2
 8002b66:	0018      	movs	r0, r3
 8002b68:	f7fe f8e1 	bl	8000d2e <Is_Channelised_Status_Byte_On_Basic_Channel>
 8002b6c:	0003      	movs	r3, r0
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d10c      	bne.n	8002b8c <UART2_RX_transfer_complete_callback+0xcb0>

							active_status_byte = (uint8_t)*rx_buffer;
 8002b72:	4b67      	ldr	r3, [pc, #412]	@ (8002d10 <UART2_RX_transfer_complete_callback+0xe34>)
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	b2da      	uxtb	r2, r3
 8002b78:	4b6e      	ldr	r3, [pc, #440]	@ (8002d34 <UART2_RX_transfer_complete_callback+0xe58>)
 8002b7a:	701a      	strb	r2, [r3, #0]
							Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8002b7c:	2380      	movs	r3, #128	@ 0x80
 8002b7e:	005a      	lsls	r2, r3, #1
 8002b80:	4b65      	ldr	r3, [pc, #404]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002b82:	0011      	movs	r1, r2
 8002b84:	0018      	movs	r0, r3
 8002b86:	f002 f8f7 	bl	8004d78 <Set_Status_Bit>
 8002b8a:	e253      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

						}
						else{

							if(Is_OMNI_On(&statuses) == YES){
 8002b8c:	4b62      	ldr	r3, [pc, #392]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002b8e:	0018      	movs	r0, r3
 8002b90:	f7fe f90b 	bl	8000daa <Is_OMNI_On>
 8002b94:	0003      	movs	r3, r0
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d000      	beq.n	8002b9c <UART2_RX_transfer_complete_callback+0xcc0>
 8002b9a:	e24b      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

								active_status_byte = (uint8_t)*rx_buffer;
 8002b9c:	4b5c      	ldr	r3, [pc, #368]	@ (8002d10 <UART2_RX_transfer_complete_callback+0xe34>)
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	b2da      	uxtb	r2, r3
 8002ba2:	4b64      	ldr	r3, [pc, #400]	@ (8002d34 <UART2_RX_transfer_complete_callback+0xe58>)
 8002ba4:	701a      	strb	r2, [r3, #0]
								Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8002ba6:	2380      	movs	r3, #128	@ 0x80
 8002ba8:	005a      	lsls	r2, r3, #1
 8002baa:	4b5b      	ldr	r3, [pc, #364]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002bac:	0011      	movs	r1, r2
 8002bae:	0018      	movs	r0, r3
 8002bb0:	f002 f8e2 	bl	8004d78 <Set_Status_Bit>
 8002bb4:	e23e      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

							}
						}
					}
					else if(Is_CC_Status_Byte(rx_buffer) == YES){
 8002bb6:	4b56      	ldr	r3, [pc, #344]	@ (8002d10 <UART2_RX_transfer_complete_callback+0xe34>)
 8002bb8:	0018      	movs	r0, r3
 8002bba:	f7fe f864 	bl	8000c86 <Is_CC_Status_Byte>
 8002bbe:	0003      	movs	r3, r0
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d131      	bne.n	8002c28 <UART2_RX_transfer_complete_callback+0xd4c>

						running_status_byte = (uint8_t)*rx_buffer;
 8002bc4:	4b52      	ldr	r3, [pc, #328]	@ (8002d10 <UART2_RX_transfer_complete_callback+0xe34>)
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	b2da      	uxtb	r2, r3
 8002bca:	4b56      	ldr	r3, [pc, #344]	@ (8002d24 <UART2_RX_transfer_complete_callback+0xe48>)
 8002bcc:	701a      	strb	r2, [r3, #0]

						if(Is_Channelised_Status_Byte_On_Basic_Channel(rx_buffer, MIDI_basic_channel) == YES){
 8002bce:	4b54      	ldr	r3, [pc, #336]	@ (8002d20 <UART2_RX_transfer_complete_callback+0xe44>)
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	b2da      	uxtb	r2, r3
 8002bd4:	4b4e      	ldr	r3, [pc, #312]	@ (8002d10 <UART2_RX_transfer_complete_callback+0xe34>)
 8002bd6:	0011      	movs	r1, r2
 8002bd8:	0018      	movs	r0, r3
 8002bda:	f7fe f8a8 	bl	8000d2e <Is_Channelised_Status_Byte_On_Basic_Channel>
 8002bde:	0003      	movs	r3, r0
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d10c      	bne.n	8002bfe <UART2_RX_transfer_complete_callback+0xd22>

							active_status_byte = (uint8_t)*rx_buffer;
 8002be4:	4b4a      	ldr	r3, [pc, #296]	@ (8002d10 <UART2_RX_transfer_complete_callback+0xe34>)
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	b2da      	uxtb	r2, r3
 8002bea:	4b52      	ldr	r3, [pc, #328]	@ (8002d34 <UART2_RX_transfer_complete_callback+0xe58>)
 8002bec:	701a      	strb	r2, [r3, #0]
							Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8002bee:	2380      	movs	r3, #128	@ 0x80
 8002bf0:	005a      	lsls	r2, r3, #1
 8002bf2:	4b49      	ldr	r3, [pc, #292]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002bf4:	0011      	movs	r1, r2
 8002bf6:	0018      	movs	r0, r3
 8002bf8:	f002 f8be 	bl	8004d78 <Set_Status_Bit>
 8002bfc:	e21a      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

						}
						else{

							if(Is_OMNI_On(&statuses) == YES){
 8002bfe:	4b46      	ldr	r3, [pc, #280]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002c00:	0018      	movs	r0, r3
 8002c02:	f7fe f8d2 	bl	8000daa <Is_OMNI_On>
 8002c06:	0003      	movs	r3, r0
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d000      	beq.n	8002c0e <UART2_RX_transfer_complete_callback+0xd32>
 8002c0c:	e212      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

								active_status_byte = (uint8_t)*rx_buffer;
 8002c0e:	4b40      	ldr	r3, [pc, #256]	@ (8002d10 <UART2_RX_transfer_complete_callback+0xe34>)
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	b2da      	uxtb	r2, r3
 8002c14:	4b47      	ldr	r3, [pc, #284]	@ (8002d34 <UART2_RX_transfer_complete_callback+0xe58>)
 8002c16:	701a      	strb	r2, [r3, #0]
								Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8002c18:	2380      	movs	r3, #128	@ 0x80
 8002c1a:	005a      	lsls	r2, r3, #1
 8002c1c:	4b3e      	ldr	r3, [pc, #248]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002c1e:	0011      	movs	r1, r2
 8002c20:	0018      	movs	r0, r3
 8002c22:	f002 f8a9 	bl	8004d78 <Set_Status_Bit>
 8002c26:	e205      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

							}
						}
					}
					else if(Is_Sysex_Start_Status_Byte(rx_buffer) == YES){
 8002c28:	4b39      	ldr	r3, [pc, #228]	@ (8002d10 <UART2_RX_transfer_complete_callback+0xe34>)
 8002c2a:	0018      	movs	r0, r3
 8002c2c:	f7fe f879 	bl	8000d22 <Is_Sysex_Start_Status_Byte>
 8002c30:	0003      	movs	r3, r0
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d000      	beq.n	8002c38 <UART2_RX_transfer_complete_callback+0xd5c>
 8002c36:	e1fd      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

						active_status_byte = (uint8_t)*rx_buffer;
 8002c38:	4b35      	ldr	r3, [pc, #212]	@ (8002d10 <UART2_RX_transfer_complete_callback+0xe34>)
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	b2da      	uxtb	r2, r3
 8002c3e:	4b3d      	ldr	r3, [pc, #244]	@ (8002d34 <UART2_RX_transfer_complete_callback+0xe58>)
 8002c40:	701a      	strb	r2, [r3, #0]
						running_status_byte = 0;
 8002c42:	4b38      	ldr	r3, [pc, #224]	@ (8002d24 <UART2_RX_transfer_complete_callback+0xe48>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	701a      	strb	r2, [r3, #0]
						Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8002c48:	2380      	movs	r3, #128	@ 0x80
 8002c4a:	005a      	lsls	r2, r3, #1
 8002c4c:	4b32      	ldr	r3, [pc, #200]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002c4e:	0011      	movs	r1, r2
 8002c50:	0018      	movs	r0, r3
 8002c52:	f002 f891 	bl	8004d78 <Set_Status_Bit>
 8002c56:	e1ed      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

					}
				}
			}
		}
		else if(active_status_byte != 0){ //CC/PC only called if on basic channel or omni ON
 8002c58:	4b36      	ldr	r3, [pc, #216]	@ (8002d34 <UART2_RX_transfer_complete_callback+0xe58>)
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d100      	bne.n	8002c64 <UART2_RX_transfer_complete_callback+0xd88>
 8002c62:	e1e7      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

			if(Get_Status_Bit(&statuses, Software_MIDI_Timer_Has_Timed_Out) == YES){
 8002c64:	2380      	movs	r3, #128	@ 0x80
 8002c66:	009a      	lsls	r2, r3, #2
 8002c68:	4b2b      	ldr	r3, [pc, #172]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002c6a:	0011      	movs	r1, r2
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	f002 f872 	bl	8004d56 <Get_Status_Bit>
 8002c72:	0003      	movs	r3, r0
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d10d      	bne.n	8002c94 <UART2_RX_transfer_complete_callback+0xdb8>

				active_status_byte = 0;
 8002c78:	4b2e      	ldr	r3, [pc, #184]	@ (8002d34 <UART2_RX_transfer_complete_callback+0xe58>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	701a      	strb	r2, [r3, #0]
				Clear_Data_Buffer(&MIDI_data);
 8002c7e:	4b25      	ldr	r3, [pc, #148]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 8002c80:	0018      	movs	r0, r3
 8002c82:	f7fe f86e 	bl	8000d62 <Clear_Data_Buffer>
				//running status is kept

				Reset_and_Stop_MIDI_Software_Timer(&midi_counter, &statuses);
 8002c86:	4a24      	ldr	r2, [pc, #144]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002c88:	4b24      	ldr	r3, [pc, #144]	@ (8002d1c <UART2_RX_transfer_complete_callback+0xe40>)
 8002c8a:	0011      	movs	r1, r2
 8002c8c:	0018      	movs	r0, r3
 8002c8e:	f7fe f896 	bl	8000dbe <Reset_and_Stop_MIDI_Software_Timer>
 8002c92:	e1cf      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>
				//In this condition, the data bytes haven't been received in enough time, so any subsequent data bytes
				//sent after this are simply ignored
			}
			else{ //not timed out

				if(Is_Data_Byte(rx_buffer) == YES){
 8002c94:	4b1e      	ldr	r3, [pc, #120]	@ (8002d10 <UART2_RX_transfer_complete_callback+0xe34>)
 8002c96:	0018      	movs	r0, r3
 8002c98:	f7fd ffe9 	bl	8000c6e <Is_Data_Byte>
 8002c9c:	0003      	movs	r3, r0
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d000      	beq.n	8002ca4 <UART2_RX_transfer_complete_callback+0xdc8>
 8002ca2:	e133      	b.n	8002f0c <UART2_RX_transfer_complete_callback+0x1030>

					if(Is_PC_Status_Byte(&active_status_byte) == YES){
 8002ca4:	4b23      	ldr	r3, [pc, #140]	@ (8002d34 <UART2_RX_transfer_complete_callback+0xe58>)
 8002ca6:	0018      	movs	r0, r3
 8002ca8:	f7fd ffe6 	bl	8000c78 <Is_PC_Status_Byte>
 8002cac:	0003      	movs	r3, r0
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d144      	bne.n	8002d3c <UART2_RX_transfer_complete_callback+0xe60>

						if(Is_Data_Buffer_Empty(&MIDI_data) == YES){
 8002cb2:	4b18      	ldr	r3, [pc, #96]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 8002cb4:	0018      	movs	r0, r3
 8002cb6:	f7fe f848 	bl	8000d4a <Is_Data_Buffer_Empty>
 8002cba:	0003      	movs	r3, r0
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d000      	beq.n	8002cc2 <UART2_RX_transfer_complete_callback+0xde6>
 8002cc0:	e1b8      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

							//first data byte received
							if(Is_Program_Change_Data_Byte_In_Range(rx_buffer, NUM_PRESETS) == YES){
 8002cc2:	4b13      	ldr	r3, [pc, #76]	@ (8002d10 <UART2_RX_transfer_complete_callback+0xe34>)
 8002cc4:	2104      	movs	r1, #4
 8002cc6:	0018      	movs	r0, r3
 8002cc8:	f7fe f853 	bl	8000d72 <Is_Program_Change_Data_Byte_In_Range>
 8002ccc:	0003      	movs	r3, r0
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d10f      	bne.n	8002cf2 <UART2_RX_transfer_complete_callback+0xe16>

								Set_All_Pots_to_PC_Mode();
 8002cd2:	f7fd ff4d 	bl	8000b70 <Set_All_Pots_to_PC_Mode>
								preset_selected = (enum Preset_Selected)*rx_buffer + 1; //since 0 is no preset selected, we have to add 1
 8002cd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002d10 <UART2_RX_transfer_complete_callback+0xe34>)
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	3301      	adds	r3, #1
 8002cde:	b2da      	uxtb	r2, r3
 8002ce0:	4b15      	ldr	r3, [pc, #84]	@ (8002d38 <UART2_RX_transfer_complete_callback+0xe5c>)
 8002ce2:	701a      	strb	r2, [r3, #0]
								Update_Params_Based_On_Mode_Selected(); // Update parameters immediately with preset values
 8002ce4:	f7fd fe40 	bl	8000968 <Update_Params_Based_On_Mode_Selected>
								Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 8002ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002cea:	2108      	movs	r1, #8
 8002cec:	0018      	movs	r0, r3
 8002cee:	f002 f852 	bl	8004d96 <Clear_Status_Bit>
							}

							//whether the program change data byte is in range or not, clear the data buffer and active status byte, and reset timer
							Clear_Data_Buffer(&MIDI_data);
 8002cf2:	4b08      	ldr	r3, [pc, #32]	@ (8002d14 <UART2_RX_transfer_complete_callback+0xe38>)
 8002cf4:	0018      	movs	r0, r3
 8002cf6:	f7fe f834 	bl	8000d62 <Clear_Data_Buffer>
							active_status_byte = 0;
 8002cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8002d34 <UART2_RX_transfer_complete_callback+0xe58>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	701a      	strb	r2, [r3, #0]

							Reset_and_Stop_MIDI_Software_Timer(&midi_counter, &statuses);
 8002d00:	4a05      	ldr	r2, [pc, #20]	@ (8002d18 <UART2_RX_transfer_complete_callback+0xe3c>)
 8002d02:	4b06      	ldr	r3, [pc, #24]	@ (8002d1c <UART2_RX_transfer_complete_callback+0xe40>)
 8002d04:	0011      	movs	r1, r2
 8002d06:	0018      	movs	r0, r3
 8002d08:	f7fe f859 	bl	8000dbe <Reset_and_Stop_MIDI_Software_Timer>
 8002d0c:	e192      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>
 8002d0e:	46c0      	nop			@ (mov r8, r8)
 8002d10:	2000051a 	.word	0x2000051a
 8002d14:	2000050d 	.word	0x2000050d
 8002d18:	20000d28 	.word	0x20000d28
 8002d1c:	20000d20 	.word	0x20000d20
 8002d20:	20000519 	.word	0x20000519
 8002d24:	20000517 	.word	0x20000517
 8002d28:	2000050e 	.word	0x2000050e
 8002d2c:	2000001a 	.word	0x2000001a
 8002d30:	20000cec 	.word	0x20000cec
 8002d34:	20000518 	.word	0x20000518
 8002d38:	200004b1 	.word	0x200004b1

						}
					}
					else if(Is_CC_Status_Byte(&active_status_byte) == YES){
 8002d3c:	4bc4      	ldr	r3, [pc, #784]	@ (8003050 <UART2_RX_transfer_complete_callback+0x1174>)
 8002d3e:	0018      	movs	r0, r3
 8002d40:	f7fd ffa1 	bl	8000c86 <Is_CC_Status_Byte>
 8002d44:	0003      	movs	r3, r0
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d000      	beq.n	8002d4c <UART2_RX_transfer_complete_callback+0xe70>
 8002d4a:	e0d2      	b.n	8002ef2 <UART2_RX_transfer_complete_callback+0x1016>

						if(Is_Data_Buffer_Empty(&MIDI_data) == YES){
 8002d4c:	4bc1      	ldr	r3, [pc, #772]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002d4e:	0018      	movs	r0, r3
 8002d50:	f7fd fffb 	bl	8000d4a <Is_Data_Buffer_Empty>
 8002d54:	0003      	movs	r3, r0
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d108      	bne.n	8002d6c <UART2_RX_transfer_complete_callback+0xe90>

							//first data byte received
							MIDI_data.MIDI_data_buffer[0] = *rx_buffer;
 8002d5a:	4bbf      	ldr	r3, [pc, #764]	@ (8003058 <UART2_RX_transfer_complete_callback+0x117c>)
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	b2da      	uxtb	r2, r3
 8002d60:	4bbc      	ldr	r3, [pc, #752]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002d62:	701a      	strb	r2, [r3, #0]
							midi_counter = 0; //reset timer
 8002d64:	4bbd      	ldr	r3, [pc, #756]	@ (800305c <UART2_RX_transfer_complete_callback+0x1180>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	601a      	str	r2, [r3, #0]
 8002d6a:	e163      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

						}
						else{ //not empty

							//second data byte received
							MIDI_data.MIDI_data_buffer[1] = *rx_buffer;
 8002d6c:	4bba      	ldr	r3, [pc, #744]	@ (8003058 <UART2_RX_transfer_complete_callback+0x117c>)
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	b2da      	uxtb	r2, r3
 8002d72:	4bb8      	ldr	r3, [pc, #736]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002d74:	705a      	strb	r2, [r3, #1]
							Reset_and_Stop_MIDI_Software_Timer(&midi_counter, &statuses);
 8002d76:	4aba      	ldr	r2, [pc, #744]	@ (8003060 <UART2_RX_transfer_complete_callback+0x1184>)
 8002d78:	4bb8      	ldr	r3, [pc, #736]	@ (800305c <UART2_RX_transfer_complete_callback+0x1180>)
 8002d7a:	0011      	movs	r1, r2
 8002d7c:	0018      	movs	r0, r3
 8002d7e:	f7fe f81e 	bl	8000dbe <Reset_and_Stop_MIDI_Software_Timer>
							Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 8002d82:	4bb7      	ldr	r3, [pc, #732]	@ (8003060 <UART2_RX_transfer_complete_callback+0x1184>)
 8002d84:	2108      	movs	r1, #8
 8002d86:	0018      	movs	r0, r3
 8002d88:	f002 f805 	bl	8004d96 <Clear_Status_Bit>

							//if a CC byte is active, either it was received on the basic channel, or OMNI is on, so we can
							//simply just use it, although we will need to check that when a channel mode message is sent,
							//that it was received on the basic channel

							if(Is_Utilised_Channel_Mode_CC_First_Data_Byte(&MIDI_data.MIDI_data_buffer[0]) == YES){
 8002d8c:	4bb1      	ldr	r3, [pc, #708]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002d8e:	0018      	movs	r0, r3
 8002d90:	f7fd ff80 	bl	8000c94 <Is_Utilised_Channel_Mode_CC_First_Data_Byte>
 8002d94:	0003      	movs	r3, r0
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d14c      	bne.n	8002e34 <UART2_RX_transfer_complete_callback+0xf58>

								//check on basic channel
								if(Is_Channelised_Status_Byte_On_Basic_Channel(&active_status_byte, MIDI_basic_channel) == YES){
 8002d9a:	4bb2      	ldr	r3, [pc, #712]	@ (8003064 <UART2_RX_transfer_complete_callback+0x1188>)
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	b2da      	uxtb	r2, r3
 8002da0:	4bab      	ldr	r3, [pc, #684]	@ (8003050 <UART2_RX_transfer_complete_callback+0x1174>)
 8002da2:	0011      	movs	r1, r2
 8002da4:	0018      	movs	r0, r3
 8002da6:	f7fd ffc2 	bl	8000d2e <Is_Channelised_Status_Byte_On_Basic_Channel>
 8002daa:	0003      	movs	r3, r0
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d139      	bne.n	8002e24 <UART2_RX_transfer_complete_callback+0xf48>

									if(Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte(&MIDI_data.MIDI_data_buffer[0], &MIDI_data.MIDI_data_buffer[1]) == YES){
 8002db0:	4aad      	ldr	r2, [pc, #692]	@ (8003068 <UART2_RX_transfer_complete_callback+0x118c>)
 8002db2:	4ba8      	ldr	r3, [pc, #672]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002db4:	0011      	movs	r1, r2
 8002db6:	0018      	movs	r0, r3
 8002db8:	f7fd ff99 	bl	8000cee <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte>
 8002dbc:	0003      	movs	r3, r0
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d130      	bne.n	8002e24 <UART2_RX_transfer_complete_callback+0xf48>

										//Implement new channel mode
										if(MIDI_data.MIDI_data_buffer[1] == RESET_ALL_CONTROLLERS){
 8002dc2:	4ba4      	ldr	r3, [pc, #656]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002dc4:	785b      	ldrb	r3, [r3, #1]
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	2b79      	cmp	r3, #121	@ 0x79
 8002dca:	d10b      	bne.n	8002de4 <UART2_RX_transfer_complete_callback+0xf08>

											Reset_All_Controllers(&params, &delay_line);
 8002dcc:	4aa7      	ldr	r2, [pc, #668]	@ (800306c <UART2_RX_transfer_complete_callback+0x1190>)
 8002dce:	4ba8      	ldr	r3, [pc, #672]	@ (8003070 <UART2_RX_transfer_complete_callback+0x1194>)
 8002dd0:	0011      	movs	r1, r2
 8002dd2:	0018      	movs	r0, r3
 8002dd4:	f7fe f804 	bl	8000de0 <Reset_All_Controllers>
											Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 8002dd8:	4ba1      	ldr	r3, [pc, #644]	@ (8003060 <UART2_RX_transfer_complete_callback+0x1184>)
 8002dda:	2108      	movs	r1, #8
 8002ddc:	0018      	movs	r0, r3
 8002dde:	f001 ffda 	bl	8004d96 <Clear_Status_Bit>
 8002de2:	e01f      	b.n	8002e24 <UART2_RX_transfer_complete_callback+0xf48>
										}
										else if(MIDI_data.MIDI_data_buffer[1] == LOCAL_CONTROL){
 8002de4:	4b9b      	ldr	r3, [pc, #620]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002de6:	785b      	ldrb	r3, [r3, #1]
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	2b7a      	cmp	r3, #122	@ 0x7a
 8002dec:	d107      	bne.n	8002dfe <UART2_RX_transfer_complete_callback+0xf22>

											Set_Local_Control();
 8002dee:	f7fe f827 	bl	8000e40 <Set_Local_Control>
											Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 8002df2:	4b9b      	ldr	r3, [pc, #620]	@ (8003060 <UART2_RX_transfer_complete_callback+0x1184>)
 8002df4:	2108      	movs	r1, #8
 8002df6:	0018      	movs	r0, r3
 8002df8:	f001 ffcd 	bl	8004d96 <Clear_Status_Bit>
 8002dfc:	e012      	b.n	8002e24 <UART2_RX_transfer_complete_callback+0xf48>
										}
										else if(MIDI_data.MIDI_data_buffer[1] == OMNI_MODE_OFF){
 8002dfe:	4b95      	ldr	r3, [pc, #596]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002e00:	785b      	ldrb	r3, [r3, #1]
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	2b7c      	cmp	r3, #124	@ 0x7c
 8002e06:	d104      	bne.n	8002e12 <UART2_RX_transfer_complete_callback+0xf36>

											Set_OMNI_Off(&statuses);
 8002e08:	4b95      	ldr	r3, [pc, #596]	@ (8003060 <UART2_RX_transfer_complete_callback+0x1184>)
 8002e0a:	0018      	movs	r0, r3
 8002e0c:	f7fe f83e 	bl	8000e8c <Set_OMNI_Off>
 8002e10:	e008      	b.n	8002e24 <UART2_RX_transfer_complete_callback+0xf48>
										}
										else if(MIDI_data.MIDI_data_buffer[1] == OMNI_MODE_ON){
 8002e12:	4b90      	ldr	r3, [pc, #576]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002e14:	785b      	ldrb	r3, [r3, #1]
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b7d      	cmp	r3, #125	@ 0x7d
 8002e1a:	d103      	bne.n	8002e24 <UART2_RX_transfer_complete_callback+0xf48>

											Set_OMNI_On(&statuses);
 8002e1c:	4b90      	ldr	r3, [pc, #576]	@ (8003060 <UART2_RX_transfer_complete_callback+0x1184>)
 8002e1e:	0018      	movs	r0, r3
 8002e20:	f7fe f83b 	bl	8000e9a <Set_OMNI_On>
										}
									}
								}

								active_status_byte = 0;
 8002e24:	4b8a      	ldr	r3, [pc, #552]	@ (8003050 <UART2_RX_transfer_complete_callback+0x1174>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	701a      	strb	r2, [r3, #0]
								Clear_Data_Buffer(&MIDI_data);
 8002e2a:	4b8a      	ldr	r3, [pc, #552]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	f7fd ff98 	bl	8000d62 <Clear_Data_Buffer>
 8002e32:	e0ff      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

							}
							else if(Is_Utilised_CC_First_Data_Byte(&MIDI_data.MIDI_data_buffer[0]) == YES){
 8002e34:	4b87      	ldr	r3, [pc, #540]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002e36:	0018      	movs	r0, r3
 8002e38:	f7fd ff41 	bl	8000cbe <Is_Utilised_CC_First_Data_Byte>
 8002e3c:	0003      	movs	r3, r0
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d14f      	bne.n	8002ee2 <UART2_RX_transfer_complete_callback+0x1006>

								if((Is_Channelised_Status_Byte_On_Basic_Channel(&active_status_byte, MIDI_basic_channel) == YES)
 8002e42:	4b88      	ldr	r3, [pc, #544]	@ (8003064 <UART2_RX_transfer_complete_callback+0x1188>)
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	b2da      	uxtb	r2, r3
 8002e48:	4b81      	ldr	r3, [pc, #516]	@ (8003050 <UART2_RX_transfer_complete_callback+0x1174>)
 8002e4a:	0011      	movs	r1, r2
 8002e4c:	0018      	movs	r0, r3
 8002e4e:	f7fd ff6e 	bl	8000d2e <Is_Channelised_Status_Byte_On_Basic_Channel>
 8002e52:	0003      	movs	r3, r0
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d006      	beq.n	8002e66 <UART2_RX_transfer_complete_callback+0xf8a>
										|| (Is_OMNI_On(&statuses) == YES)){
 8002e58:	4b81      	ldr	r3, [pc, #516]	@ (8003060 <UART2_RX_transfer_complete_callback+0x1184>)
 8002e5a:	0018      	movs	r0, r3
 8002e5c:	f7fd ffa5 	bl	8000daa <Is_OMNI_On>
 8002e60:	0003      	movs	r3, r0
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d135      	bne.n	8002ed2 <UART2_RX_transfer_complete_callback+0xff6>

									if(MIDI_data.MIDI_data_buffer[0] == WAVESHAPE_CC){
 8002e66:	4b7b      	ldr	r3, [pc, #492]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	2b14      	cmp	r3, #20
 8002e6e:	d104      	bne.n	8002e7a <UART2_RX_transfer_complete_callback+0xf9e>

										Set_Waveshape_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 8002e70:	4b7d      	ldr	r3, [pc, #500]	@ (8003068 <UART2_RX_transfer_complete_callback+0x118c>)
 8002e72:	0018      	movs	r0, r3
 8002e74:	f7fd fe2c 	bl	8000ad0 <Set_Waveshape_to_CC_Mode_and_Value>
 8002e78:	e02b      	b.n	8002ed2 <UART2_RX_transfer_complete_callback+0xff6>
									}
									else if(MIDI_data.MIDI_data_buffer[0] == SPEED_CC){
 8002e7a:	4b76      	ldr	r3, [pc, #472]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	2b15      	cmp	r3, #21
 8002e82:	d109      	bne.n	8002e98 <UART2_RX_transfer_complete_callback+0xfbc>

										Set_Speed_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 8002e84:	4b78      	ldr	r3, [pc, #480]	@ (8003068 <UART2_RX_transfer_complete_callback+0x118c>)
 8002e86:	0018      	movs	r0, r3
 8002e88:	f7fd fe32 	bl	8000af0 <Set_Speed_to_CC_Mode_and_Value>
										Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 8002e8c:	4b74      	ldr	r3, [pc, #464]	@ (8003060 <UART2_RX_transfer_complete_callback+0x1184>)
 8002e8e:	2108      	movs	r1, #8
 8002e90:	0018      	movs	r0, r3
 8002e92:	f001 ff80 	bl	8004d96 <Clear_Status_Bit>
 8002e96:	e01c      	b.n	8002ed2 <UART2_RX_transfer_complete_callback+0xff6>
									}
									else if(MIDI_data.MIDI_data_buffer[0] == DEPTH_CC){
 8002e98:	4b6e      	ldr	r3, [pc, #440]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	2b16      	cmp	r3, #22
 8002ea0:	d104      	bne.n	8002eac <UART2_RX_transfer_complete_callback+0xfd0>

										Set_Depth_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 8002ea2:	4b71      	ldr	r3, [pc, #452]	@ (8003068 <UART2_RX_transfer_complete_callback+0x118c>)
 8002ea4:	0018      	movs	r0, r3
 8002ea6:	f7fd fe33 	bl	8000b10 <Set_Depth_to_CC_Mode_and_Value>
 8002eaa:	e012      	b.n	8002ed2 <UART2_RX_transfer_complete_callback+0xff6>
									}
									else if(MIDI_data.MIDI_data_buffer[0] == SYMMETRY_CC){
 8002eac:	4b69      	ldr	r3, [pc, #420]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b17      	cmp	r3, #23
 8002eb4:	d104      	bne.n	8002ec0 <UART2_RX_transfer_complete_callback+0xfe4>

										Set_Symmetry_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 8002eb6:	4b6c      	ldr	r3, [pc, #432]	@ (8003068 <UART2_RX_transfer_complete_callback+0x118c>)
 8002eb8:	0018      	movs	r0, r3
 8002eba:	f7fd fe39 	bl	8000b30 <Set_Symmetry_to_CC_Mode_and_Value>
 8002ebe:	e008      	b.n	8002ed2 <UART2_RX_transfer_complete_callback+0xff6>
									}
									else if(MIDI_data.MIDI_data_buffer[0] == PHASE_CC){
 8002ec0:	4b64      	ldr	r3, [pc, #400]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b18      	cmp	r3, #24
 8002ec8:	d103      	bne.n	8002ed2 <UART2_RX_transfer_complete_callback+0xff6>

										Set_Phase_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 8002eca:	4b67      	ldr	r3, [pc, #412]	@ (8003068 <UART2_RX_transfer_complete_callback+0x118c>)
 8002ecc:	0018      	movs	r0, r3
 8002ece:	f7fd fe3f 	bl	8000b50 <Set_Phase_to_CC_Mode_and_Value>
									}
								}

								active_status_byte = 0;
 8002ed2:	4b5f      	ldr	r3, [pc, #380]	@ (8003050 <UART2_RX_transfer_complete_callback+0x1174>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	701a      	strb	r2, [r3, #0]
								Clear_Data_Buffer(&MIDI_data);
 8002ed8:	4b5e      	ldr	r3, [pc, #376]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002eda:	0018      	movs	r0, r3
 8002edc:	f7fd ff41 	bl	8000d62 <Clear_Data_Buffer>
 8002ee0:	e0a8      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>
							}
							else{

								//not a utilised Ch mode message on basic channel, or utilised CC message
								active_status_byte = 0;
 8002ee2:	4b5b      	ldr	r3, [pc, #364]	@ (8003050 <UART2_RX_transfer_complete_callback+0x1174>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	701a      	strb	r2, [r3, #0]
								Clear_Data_Buffer(&MIDI_data);
 8002ee8:	4b5a      	ldr	r3, [pc, #360]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002eea:	0018      	movs	r0, r3
 8002eec:	f7fd ff39 	bl	8000d62 <Clear_Data_Buffer>
 8002ef0:	e0a0      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>
							}
						}
					}
					else if(Is_Sysex_Start_Status_Byte(&active_status_byte) == YES){
 8002ef2:	4b57      	ldr	r3, [pc, #348]	@ (8003050 <UART2_RX_transfer_complete_callback+0x1174>)
 8002ef4:	0018      	movs	r0, r3
 8002ef6:	f7fd ff14 	bl	8000d22 <Is_Sysex_Start_Status_Byte>
 8002efa:	0003      	movs	r3, r0
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d000      	beq.n	8002f02 <UART2_RX_transfer_complete_callback+0x1026>
 8002f00:	e098      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

						//@TODO

						if(Is_Data_Buffer_Empty(&MIDI_data) == YES){
 8002f02:	4b54      	ldr	r3, [pc, #336]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002f04:	0018      	movs	r0, r3
 8002f06:	f7fd ff20 	bl	8000d4a <Is_Data_Buffer_Empty>
 8002f0a:	e093      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

					}
				}
				else{ // is a status byte -> status byte interrupts an active status byte (when data bytes should be being received)

					Clear_Data_Buffer(&MIDI_data);
 8002f0c:	4b51      	ldr	r3, [pc, #324]	@ (8003054 <UART2_RX_transfer_complete_callback+0x1178>)
 8002f0e:	0018      	movs	r0, r3
 8002f10:	f7fd ff27 	bl	8000d62 <Clear_Data_Buffer>
					Reset_and_Stop_MIDI_Software_Timer(&midi_counter, &statuses);
 8002f14:	4a52      	ldr	r2, [pc, #328]	@ (8003060 <UART2_RX_transfer_complete_callback+0x1184>)
 8002f16:	4b51      	ldr	r3, [pc, #324]	@ (800305c <UART2_RX_transfer_complete_callback+0x1180>)
 8002f18:	0011      	movs	r1, r2
 8002f1a:	0018      	movs	r0, r3
 8002f1c:	f7fd ff4f 	bl	8000dbe <Reset_and_Stop_MIDI_Software_Timer>

					if(Is_PC_Status_Byte(rx_buffer) == YES){
 8002f20:	4b4d      	ldr	r3, [pc, #308]	@ (8003058 <UART2_RX_transfer_complete_callback+0x117c>)
 8002f22:	0018      	movs	r0, r3
 8002f24:	f7fd fea8 	bl	8000c78 <Is_PC_Status_Byte>
 8002f28:	0003      	movs	r3, r0
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d130      	bne.n	8002f90 <UART2_RX_transfer_complete_callback+0x10b4>

						running_status_byte = (uint8_t)*rx_buffer;
 8002f2e:	4b4a      	ldr	r3, [pc, #296]	@ (8003058 <UART2_RX_transfer_complete_callback+0x117c>)
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	b2da      	uxtb	r2, r3
 8002f34:	4b4f      	ldr	r3, [pc, #316]	@ (8003074 <UART2_RX_transfer_complete_callback+0x1198>)
 8002f36:	701a      	strb	r2, [r3, #0]

						if(Is_Channelised_Status_Byte_On_Basic_Channel(rx_buffer, MIDI_basic_channel) == YES){
 8002f38:	4b4a      	ldr	r3, [pc, #296]	@ (8003064 <UART2_RX_transfer_complete_callback+0x1188>)
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	b2da      	uxtb	r2, r3
 8002f3e:	4b46      	ldr	r3, [pc, #280]	@ (8003058 <UART2_RX_transfer_complete_callback+0x117c>)
 8002f40:	0011      	movs	r1, r2
 8002f42:	0018      	movs	r0, r3
 8002f44:	f7fd fef3 	bl	8000d2e <Is_Channelised_Status_Byte_On_Basic_Channel>
 8002f48:	0003      	movs	r3, r0
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d10c      	bne.n	8002f68 <UART2_RX_transfer_complete_callback+0x108c>

							active_status_byte = (uint8_t)*rx_buffer;
 8002f4e:	4b42      	ldr	r3, [pc, #264]	@ (8003058 <UART2_RX_transfer_complete_callback+0x117c>)
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	b2da      	uxtb	r2, r3
 8002f54:	4b3e      	ldr	r3, [pc, #248]	@ (8003050 <UART2_RX_transfer_complete_callback+0x1174>)
 8002f56:	701a      	strb	r2, [r3, #0]
							Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8002f58:	2380      	movs	r3, #128	@ 0x80
 8002f5a:	005a      	lsls	r2, r3, #1
 8002f5c:	4b40      	ldr	r3, [pc, #256]	@ (8003060 <UART2_RX_transfer_complete_callback+0x1184>)
 8002f5e:	0011      	movs	r1, r2
 8002f60:	0018      	movs	r0, r3
 8002f62:	f001 ff09 	bl	8004d78 <Set_Status_Bit>
 8002f66:	e065      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

						}
						else{

							if(Is_OMNI_On(&statuses) == YES){
 8002f68:	4b3d      	ldr	r3, [pc, #244]	@ (8003060 <UART2_RX_transfer_complete_callback+0x1184>)
 8002f6a:	0018      	movs	r0, r3
 8002f6c:	f7fd ff1d 	bl	8000daa <Is_OMNI_On>
 8002f70:	0003      	movs	r3, r0
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d15e      	bne.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

								active_status_byte = (uint8_t)*rx_buffer;
 8002f76:	4b38      	ldr	r3, [pc, #224]	@ (8003058 <UART2_RX_transfer_complete_callback+0x117c>)
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	b2da      	uxtb	r2, r3
 8002f7c:	4b34      	ldr	r3, [pc, #208]	@ (8003050 <UART2_RX_transfer_complete_callback+0x1174>)
 8002f7e:	701a      	strb	r2, [r3, #0]
								Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8002f80:	2380      	movs	r3, #128	@ 0x80
 8002f82:	005a      	lsls	r2, r3, #1
 8002f84:	4b36      	ldr	r3, [pc, #216]	@ (8003060 <UART2_RX_transfer_complete_callback+0x1184>)
 8002f86:	0011      	movs	r1, r2
 8002f88:	0018      	movs	r0, r3
 8002f8a:	f001 fef5 	bl	8004d78 <Set_Status_Bit>
 8002f8e:	e051      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

							}
						}
					}
					else if(Is_CC_Status_Byte(rx_buffer) == YES){
 8002f90:	4b31      	ldr	r3, [pc, #196]	@ (8003058 <UART2_RX_transfer_complete_callback+0x117c>)
 8002f92:	0018      	movs	r0, r3
 8002f94:	f7fd fe77 	bl	8000c86 <Is_CC_Status_Byte>
 8002f98:	0003      	movs	r3, r0
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d130      	bne.n	8003000 <UART2_RX_transfer_complete_callback+0x1124>

						running_status_byte = (uint8_t)*rx_buffer;
 8002f9e:	4b2e      	ldr	r3, [pc, #184]	@ (8003058 <UART2_RX_transfer_complete_callback+0x117c>)
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	b2da      	uxtb	r2, r3
 8002fa4:	4b33      	ldr	r3, [pc, #204]	@ (8003074 <UART2_RX_transfer_complete_callback+0x1198>)
 8002fa6:	701a      	strb	r2, [r3, #0]

						if(Is_Channelised_Status_Byte_On_Basic_Channel(rx_buffer, MIDI_basic_channel) == YES){
 8002fa8:	4b2e      	ldr	r3, [pc, #184]	@ (8003064 <UART2_RX_transfer_complete_callback+0x1188>)
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	b2da      	uxtb	r2, r3
 8002fae:	4b2a      	ldr	r3, [pc, #168]	@ (8003058 <UART2_RX_transfer_complete_callback+0x117c>)
 8002fb0:	0011      	movs	r1, r2
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f7fd febb 	bl	8000d2e <Is_Channelised_Status_Byte_On_Basic_Channel>
 8002fb8:	0003      	movs	r3, r0
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d10c      	bne.n	8002fd8 <UART2_RX_transfer_complete_callback+0x10fc>

							active_status_byte = (uint8_t)*rx_buffer;
 8002fbe:	4b26      	ldr	r3, [pc, #152]	@ (8003058 <UART2_RX_transfer_complete_callback+0x117c>)
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	b2da      	uxtb	r2, r3
 8002fc4:	4b22      	ldr	r3, [pc, #136]	@ (8003050 <UART2_RX_transfer_complete_callback+0x1174>)
 8002fc6:	701a      	strb	r2, [r3, #0]
							Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8002fc8:	2380      	movs	r3, #128	@ 0x80
 8002fca:	005a      	lsls	r2, r3, #1
 8002fcc:	4b24      	ldr	r3, [pc, #144]	@ (8003060 <UART2_RX_transfer_complete_callback+0x1184>)
 8002fce:	0011      	movs	r1, r2
 8002fd0:	0018      	movs	r0, r3
 8002fd2:	f001 fed1 	bl	8004d78 <Set_Status_Bit>
 8002fd6:	e02d      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

						}
						else{

							if(Is_OMNI_On(&statuses) == YES){
 8002fd8:	4b21      	ldr	r3, [pc, #132]	@ (8003060 <UART2_RX_transfer_complete_callback+0x1184>)
 8002fda:	0018      	movs	r0, r3
 8002fdc:	f7fd fee5 	bl	8000daa <Is_OMNI_On>
 8002fe0:	0003      	movs	r3, r0
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d126      	bne.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

								active_status_byte = (uint8_t)*rx_buffer;
 8002fe6:	4b1c      	ldr	r3, [pc, #112]	@ (8003058 <UART2_RX_transfer_complete_callback+0x117c>)
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	b2da      	uxtb	r2, r3
 8002fec:	4b18      	ldr	r3, [pc, #96]	@ (8003050 <UART2_RX_transfer_complete_callback+0x1174>)
 8002fee:	701a      	strb	r2, [r3, #0]
								Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8002ff0:	2380      	movs	r3, #128	@ 0x80
 8002ff2:	005a      	lsls	r2, r3, #1
 8002ff4:	4b1a      	ldr	r3, [pc, #104]	@ (8003060 <UART2_RX_transfer_complete_callback+0x1184>)
 8002ff6:	0011      	movs	r1, r2
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	f001 febd 	bl	8004d78 <Set_Status_Bit>
 8002ffe:	e019      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

							}
						}
					}
					else if(Is_Sysex_Start_Status_Byte(rx_buffer) == YES){
 8003000:	4b15      	ldr	r3, [pc, #84]	@ (8003058 <UART2_RX_transfer_complete_callback+0x117c>)
 8003002:	0018      	movs	r0, r3
 8003004:	f7fd fe8d 	bl	8000d22 <Is_Sysex_Start_Status_Byte>
 8003008:	0003      	movs	r3, r0
 800300a:	2b01      	cmp	r3, #1
 800300c:	d112      	bne.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>

						active_status_byte = (uint8_t)*rx_buffer;
 800300e:	4b12      	ldr	r3, [pc, #72]	@ (8003058 <UART2_RX_transfer_complete_callback+0x117c>)
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	b2da      	uxtb	r2, r3
 8003014:	4b0e      	ldr	r3, [pc, #56]	@ (8003050 <UART2_RX_transfer_complete_callback+0x1174>)
 8003016:	701a      	strb	r2, [r3, #0]
						running_status_byte = 0;
 8003018:	4b16      	ldr	r3, [pc, #88]	@ (8003074 <UART2_RX_transfer_complete_callback+0x1198>)
 800301a:	2200      	movs	r2, #0
 800301c:	701a      	strb	r2, [r3, #0]
						Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 800301e:	2380      	movs	r3, #128	@ 0x80
 8003020:	005a      	lsls	r2, r3, #1
 8003022:	4b0f      	ldr	r3, [pc, #60]	@ (8003060 <UART2_RX_transfer_complete_callback+0x1184>)
 8003024:	0011      	movs	r1, r2
 8003026:	0018      	movs	r0, r3
 8003028:	f001 fea6 	bl	8004d78 <Set_Status_Bit>
 800302c:	e002      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>
				if(*rx_buffer == SYSTEM_REAL_TIME_START){
 800302e:	46c0      	nop			@ (mov r8, r8)
 8003030:	e000      	b.n	8003034 <UART2_RX_transfer_complete_callback+0x1158>
				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8003032:	46c0      	nop			@ (mov r8, r8)
				}
			}
		}
	}

	*rx_buffer = 0;
 8003034:	4b08      	ldr	r3, [pc, #32]	@ (8003058 <UART2_RX_transfer_complete_callback+0x117c>)
 8003036:	2200      	movs	r2, #0
 8003038:	701a      	strb	r2, [r3, #0]

	HAL_UART_Receive_DMA(&huart2, (uint8_t*)rx_buffer, sizeof(rx_buffer));
 800303a:	4907      	ldr	r1, [pc, #28]	@ (8003058 <UART2_RX_transfer_complete_callback+0x117c>)
 800303c:	4b0e      	ldr	r3, [pc, #56]	@ (8003078 <UART2_RX_transfer_complete_callback+0x119c>)
 800303e:	2201      	movs	r2, #1
 8003040:	0018      	movs	r0, r3
 8003042:	f005 fd0b 	bl	8008a5c <HAL_UART_Receive_DMA>
}
 8003046:	46c0      	nop			@ (mov r8, r8)
 8003048:	46bd      	mov	sp, r7
 800304a:	b002      	add	sp, #8
 800304c:	bd80      	pop	{r7, pc}
 800304e:	46c0      	nop			@ (mov r8, r8)
 8003050:	20000518 	.word	0x20000518
 8003054:	2000050d 	.word	0x2000050d
 8003058:	2000051a 	.word	0x2000051a
 800305c:	20000d20 	.word	0x20000d20
 8003060:	20000d28 	.word	0x20000d28
 8003064:	20000519 	.word	0x20000519
 8003068:	2000050e 	.word	0x2000050e
 800306c:	2000001a 	.word	0x2000001a
 8003070:	20000cec 	.word	0x20000cec
 8003074:	20000517 	.word	0x20000517
 8003078:	2000064c 	.word	0x2000064c

0800307c <HAL_GPIO_EXTI_Falling_Callback>:

void __attribute__((optimize("O0")))HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	0002      	movs	r2, r0
 8003084:	1dbb      	adds	r3, r7, #6
 8003086:	801a      	strh	r2, [r3, #0]
	if((GPIO_Pin == CLK_IN_Pin)){ //if specifically CLK IN pin with falling interrupt
 8003088:	1dbb      	adds	r3, r7, #6
 800308a:	881b      	ldrh	r3, [r3, #0]
 800308c:	2b80      	cmp	r3, #128	@ 0x80
 800308e:	d117      	bne.n	80030c0 <HAL_GPIO_EXTI_Falling_Callback+0x44>

		if((speed_fsm.current_state.speed_exclusive_state == CLK_IN_MODE) || (speed_fsm.current_state.speed_exclusive_state == CLK_IN_PENDING_MODE)){
 8003090:	4b0d      	ldr	r3, [pc, #52]	@ (80030c8 <HAL_GPIO_EXTI_Falling_Callback+0x4c>)
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	b2db      	uxtb	r3, r3
 8003096:	2b06      	cmp	r3, #6
 8003098:	d004      	beq.n	80030a4 <HAL_GPIO_EXTI_Falling_Callback+0x28>
 800309a:	4b0b      	ldr	r3, [pc, #44]	@ (80030c8 <HAL_GPIO_EXTI_Falling_Callback+0x4c>)
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	2b07      	cmp	r3, #7
 80030a2:	d10d      	bne.n	80030c0 <HAL_GPIO_EXTI_Falling_Callback+0x44>

			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 80030a4:	2380      	movs	r3, #128	@ 0x80
 80030a6:	0099      	lsls	r1, r3, #2
 80030a8:	23a0      	movs	r3, #160	@ 0xa0
 80030aa:	05db      	lsls	r3, r3, #23
 80030ac:	2201      	movs	r2, #1
 80030ae:	0018      	movs	r0, r3
 80030b0:	f002 ffaa 	bl	8006008 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 80030b4:	4b05      	ldr	r3, [pc, #20]	@ (80030cc <HAL_GPIO_EXTI_Falling_Callback+0x50>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	2140      	movs	r1, #64	@ 0x40
 80030ba:	0018      	movs	r0, r3
 80030bc:	f002 ffa4 	bl	8006008 <HAL_GPIO_WritePin>
		}
	}
}
 80030c0:	46c0      	nop			@ (mov r8, r8)
 80030c2:	46bd      	mov	sp, r7
 80030c4:	b002      	add	sp, #8
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	2000042c 	.word	0x2000042c
 80030cc:	50000800 	.word	0x50000800

080030d0 <HAL_GPIO_EXTI_Rising_Callback>:

void __attribute__((optimize("O0")))HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	0002      	movs	r2, r0
 80030d8:	1dbb      	adds	r3, r7, #6
 80030da:	801a      	strh	r2, [r3, #0]
	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 1);

	if((GPIO_Pin == CLK_IN_Pin)){ //if specifically CLK IN pin with rising interrupt
 80030dc:	1dbb      	adds	r3, r7, #6
 80030de:	881b      	ldrh	r3, [r3, #0]
 80030e0:	2b80      	cmp	r3, #128	@ 0x80
 80030e2:	d000      	beq.n	80030e6 <HAL_GPIO_EXTI_Rising_Callback+0x16>
 80030e4:	e0dd      	b.n	80032a2 <HAL_GPIO_EXTI_Rising_Callback+0x1d2>

		if(speed_fsm.current_state.shared_state == MANUAL_MODE){
 80030e6:	4b71      	ldr	r3, [pc, #452]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d114      	bne.n	800311a <HAL_GPIO_EXTI_Rising_Callback+0x4a>

			//Set SW OUT
			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 80030f0:	2380      	movs	r3, #128	@ 0x80
 80030f2:	0099      	lsls	r1, r3, #2
 80030f4:	23a0      	movs	r3, #160	@ 0xa0
 80030f6:	05db      	lsls	r3, r3, #23
 80030f8:	2200      	movs	r2, #0
 80030fa:	0018      	movs	r0, r3
 80030fc:	f002 ff84 	bl	8006008 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003100:	4b6b      	ldr	r3, [pc, #428]	@ (80032b0 <HAL_GPIO_EXTI_Rising_Callback+0x1e0>)
 8003102:	2201      	movs	r2, #1
 8003104:	2140      	movs	r1, #64	@ 0x40
 8003106:	0018      	movs	r0, r3
 8003108:	f002 ff7e 	bl	8006008 <HAL_GPIO_WritePin>

			speed_fsm.prev_state.shared_state = MANUAL_MODE;
 800310c:	4b67      	ldr	r3, [pc, #412]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 800310e:	2201      	movs	r2, #1
 8003110:	705a      	strb	r2, [r3, #1]
			speed_fsm.current_state.speed_exclusive_state = CLK_IN_PENDING_MODE;
 8003112:	4b66      	ldr	r3, [pc, #408]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003114:	2207      	movs	r2, #7
 8003116:	701a      	strb	r2, [r3, #0]
		}

	}

	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 0);
}
 8003118:	e0c3      	b.n	80032a2 <HAL_GPIO_EXTI_Rising_Callback+0x1d2>
		else if(speed_fsm.current_state.shared_state == PC_MODE){
 800311a:	4b64      	ldr	r3, [pc, #400]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	b2db      	uxtb	r3, r3
 8003120:	2b03      	cmp	r3, #3
 8003122:	d114      	bne.n	800314e <HAL_GPIO_EXTI_Rising_Callback+0x7e>
			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8003124:	2380      	movs	r3, #128	@ 0x80
 8003126:	0099      	lsls	r1, r3, #2
 8003128:	23a0      	movs	r3, #160	@ 0xa0
 800312a:	05db      	lsls	r3, r3, #23
 800312c:	2200      	movs	r2, #0
 800312e:	0018      	movs	r0, r3
 8003130:	f002 ff6a 	bl	8006008 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003134:	4b5e      	ldr	r3, [pc, #376]	@ (80032b0 <HAL_GPIO_EXTI_Rising_Callback+0x1e0>)
 8003136:	2201      	movs	r2, #1
 8003138:	2140      	movs	r1, #64	@ 0x40
 800313a:	0018      	movs	r0, r3
 800313c:	f002 ff64 	bl	8006008 <HAL_GPIO_WritePin>
			speed_fsm.prev_state.shared_state = PC_MODE;
 8003140:	4b5a      	ldr	r3, [pc, #360]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003142:	2203      	movs	r2, #3
 8003144:	705a      	strb	r2, [r3, #1]
			speed_fsm.current_state.speed_exclusive_state = CLK_IN_PENDING_MODE;
 8003146:	4b59      	ldr	r3, [pc, #356]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003148:	2207      	movs	r2, #7
 800314a:	701a      	strb	r2, [r3, #0]
}
 800314c:	e0a9      	b.n	80032a2 <HAL_GPIO_EXTI_Rising_Callback+0x1d2>
		else if(speed_fsm.current_state.shared_state == CC_MODE){
 800314e:	4b57      	ldr	r3, [pc, #348]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b02      	cmp	r3, #2
 8003156:	d114      	bne.n	8003182 <HAL_GPIO_EXTI_Rising_Callback+0xb2>
			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8003158:	2380      	movs	r3, #128	@ 0x80
 800315a:	0099      	lsls	r1, r3, #2
 800315c:	23a0      	movs	r3, #160	@ 0xa0
 800315e:	05db      	lsls	r3, r3, #23
 8003160:	2200      	movs	r2, #0
 8003162:	0018      	movs	r0, r3
 8003164:	f002 ff50 	bl	8006008 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003168:	4b51      	ldr	r3, [pc, #324]	@ (80032b0 <HAL_GPIO_EXTI_Rising_Callback+0x1e0>)
 800316a:	2201      	movs	r2, #1
 800316c:	2140      	movs	r1, #64	@ 0x40
 800316e:	0018      	movs	r0, r3
 8003170:	f002 ff4a 	bl	8006008 <HAL_GPIO_WritePin>
			speed_fsm.prev_state.shared_state = CC_MODE;
 8003174:	4b4d      	ldr	r3, [pc, #308]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003176:	2202      	movs	r2, #2
 8003178:	705a      	strb	r2, [r3, #1]
			speed_fsm.current_state.speed_exclusive_state = CLK_IN_PENDING_MODE;
 800317a:	4b4c      	ldr	r3, [pc, #304]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 800317c:	2207      	movs	r2, #7
 800317e:	701a      	strb	r2, [r3, #0]
}
 8003180:	e08f      	b.n	80032a2 <HAL_GPIO_EXTI_Rising_Callback+0x1d2>
		else if((speed_fsm.current_state.speed_exclusive_state == TAP_MODE) && (IP_CAP_fsm.current_state == IDLE) && (Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES)){
 8003182:	4b4a      	ldr	r3, [pc, #296]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	b2db      	uxtb	r3, r3
 8003188:	2b04      	cmp	r3, #4
 800318a:	d12b      	bne.n	80031e4 <HAL_GPIO_EXTI_Rising_Callback+0x114>
 800318c:	4b49      	ldr	r3, [pc, #292]	@ (80032b4 <HAL_GPIO_EXTI_Rising_Callback+0x1e4>)
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	b2db      	uxtb	r3, r3
 8003192:	2b00      	cmp	r3, #0
 8003194:	d126      	bne.n	80031e4 <HAL_GPIO_EXTI_Rising_Callback+0x114>
 8003196:	4b48      	ldr	r3, [pc, #288]	@ (80032b8 <HAL_GPIO_EXTI_Rising_Callback+0x1e8>)
 8003198:	2120      	movs	r1, #32
 800319a:	0018      	movs	r0, r3
 800319c:	f001 fddb 	bl	8004d56 <Get_Status_Bit>
 80031a0:	0003      	movs	r3, r0
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d11e      	bne.n	80031e4 <HAL_GPIO_EXTI_Rising_Callback+0x114>
			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 80031a6:	2380      	movs	r3, #128	@ 0x80
 80031a8:	0099      	lsls	r1, r3, #2
 80031aa:	23a0      	movs	r3, #160	@ 0xa0
 80031ac:	05db      	lsls	r3, r3, #23
 80031ae:	2200      	movs	r2, #0
 80031b0:	0018      	movs	r0, r3
 80031b2:	f002 ff29 	bl	8006008 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 80031b6:	4b3e      	ldr	r3, [pc, #248]	@ (80032b0 <HAL_GPIO_EXTI_Rising_Callback+0x1e0>)
 80031b8:	2201      	movs	r2, #1
 80031ba:	2140      	movs	r1, #64	@ 0x40
 80031bc:	0018      	movs	r0, r3
 80031be:	f002 ff23 	bl	8006008 <HAL_GPIO_WritePin>
			speed_fsm.prev_state.speed_exclusive_state = TAP_MODE;
 80031c2:	4b3a      	ldr	r3, [pc, #232]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 80031c4:	2204      	movs	r2, #4
 80031c6:	705a      	strb	r2, [r3, #1]
			speed_fsm.current_state.speed_exclusive_state = CLK_IN_PENDING_MODE;
 80031c8:	4b38      	ldr	r3, [pc, #224]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 80031ca:	2207      	movs	r2, #7
 80031cc:	701a      	strb	r2, [r3, #0]
			Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 80031ce:	4b3a      	ldr	r3, [pc, #232]	@ (80032b8 <HAL_GPIO_EXTI_Rising_Callback+0x1e8>)
 80031d0:	2120      	movs	r1, #32
 80031d2:	0018      	movs	r0, r3
 80031d4:	f001 fddf 	bl	8004d96 <Clear_Status_Bit>
			Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 80031d8:	4b37      	ldr	r3, [pc, #220]	@ (80032b8 <HAL_GPIO_EXTI_Rising_Callback+0x1e8>)
 80031da:	2140      	movs	r1, #64	@ 0x40
 80031dc:	0018      	movs	r0, r3
 80031de:	f001 fdda 	bl	8004d96 <Clear_Status_Bit>
 80031e2:	e05e      	b.n	80032a2 <HAL_GPIO_EXTI_Rising_Callback+0x1d2>
		else if((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_MODE) && (IP_CAP_fsm.current_state == IDLE) && (Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES)){
 80031e4:	4b31      	ldr	r3, [pc, #196]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2b08      	cmp	r3, #8
 80031ec:	d12b      	bne.n	8003246 <HAL_GPIO_EXTI_Rising_Callback+0x176>
 80031ee:	4b31      	ldr	r3, [pc, #196]	@ (80032b4 <HAL_GPIO_EXTI_Rising_Callback+0x1e4>)
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d126      	bne.n	8003246 <HAL_GPIO_EXTI_Rising_Callback+0x176>
 80031f8:	4b2f      	ldr	r3, [pc, #188]	@ (80032b8 <HAL_GPIO_EXTI_Rising_Callback+0x1e8>)
 80031fa:	2120      	movs	r1, #32
 80031fc:	0018      	movs	r0, r3
 80031fe:	f001 fdaa 	bl	8004d56 <Get_Status_Bit>
 8003202:	0003      	movs	r3, r0
 8003204:	2b01      	cmp	r3, #1
 8003206:	d11e      	bne.n	8003246 <HAL_GPIO_EXTI_Rising_Callback+0x176>
			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8003208:	2380      	movs	r3, #128	@ 0x80
 800320a:	0099      	lsls	r1, r3, #2
 800320c:	23a0      	movs	r3, #160	@ 0xa0
 800320e:	05db      	lsls	r3, r3, #23
 8003210:	2200      	movs	r2, #0
 8003212:	0018      	movs	r0, r3
 8003214:	f002 fef8 	bl	8006008 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003218:	4b25      	ldr	r3, [pc, #148]	@ (80032b0 <HAL_GPIO_EXTI_Rising_Callback+0x1e0>)
 800321a:	2201      	movs	r2, #1
 800321c:	2140      	movs	r1, #64	@ 0x40
 800321e:	0018      	movs	r0, r3
 8003220:	f002 fef2 	bl	8006008 <HAL_GPIO_WritePin>
			speed_fsm.prev_state.speed_exclusive_state = MIDI_CLK_MODE;
 8003224:	4b21      	ldr	r3, [pc, #132]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003226:	2208      	movs	r2, #8
 8003228:	705a      	strb	r2, [r3, #1]
			speed_fsm.current_state.speed_exclusive_state = CLK_IN_PENDING_MODE;
 800322a:	4b20      	ldr	r3, [pc, #128]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 800322c:	2207      	movs	r2, #7
 800322e:	701a      	strb	r2, [r3, #0]
			Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 8003230:	4b21      	ldr	r3, [pc, #132]	@ (80032b8 <HAL_GPIO_EXTI_Rising_Callback+0x1e8>)
 8003232:	2120      	movs	r1, #32
 8003234:	0018      	movs	r0, r3
 8003236:	f001 fdae 	bl	8004d96 <Clear_Status_Bit>
			Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 800323a:	4b1f      	ldr	r3, [pc, #124]	@ (80032b8 <HAL_GPIO_EXTI_Rising_Callback+0x1e8>)
 800323c:	2140      	movs	r1, #64	@ 0x40
 800323e:	0018      	movs	r0, r3
 8003240:	f001 fda9 	bl	8004d96 <Clear_Status_Bit>
 8003244:	e02d      	b.n	80032a2 <HAL_GPIO_EXTI_Rising_Callback+0x1d2>
		else if(speed_fsm.current_state.speed_exclusive_state == CLK_IN_PENDING_MODE){ //second edge
 8003246:	4b19      	ldr	r3, [pc, #100]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	b2db      	uxtb	r3, r3
 800324c:	2b07      	cmp	r3, #7
 800324e:	d114      	bne.n	800327a <HAL_GPIO_EXTI_Rising_Callback+0x1aa>
			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8003250:	2380      	movs	r3, #128	@ 0x80
 8003252:	0099      	lsls	r1, r3, #2
 8003254:	23a0      	movs	r3, #160	@ 0xa0
 8003256:	05db      	lsls	r3, r3, #23
 8003258:	2200      	movs	r2, #0
 800325a:	0018      	movs	r0, r3
 800325c:	f002 fed4 	bl	8006008 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003260:	4b13      	ldr	r3, [pc, #76]	@ (80032b0 <HAL_GPIO_EXTI_Rising_Callback+0x1e0>)
 8003262:	2201      	movs	r2, #1
 8003264:	2140      	movs	r1, #64	@ 0x40
 8003266:	0018      	movs	r0, r3
 8003268:	f002 fece 	bl	8006008 <HAL_GPIO_WritePin>
			speed_fsm.prev_state.speed_exclusive_state = CLK_IN_PENDING_MODE;
 800326c:	4b0f      	ldr	r3, [pc, #60]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 800326e:	2207      	movs	r2, #7
 8003270:	705a      	strb	r2, [r3, #1]
			speed_fsm.current_state.speed_exclusive_state = CLK_IN_MODE;
 8003272:	4b0e      	ldr	r3, [pc, #56]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003274:	2206      	movs	r2, #6
 8003276:	701a      	strb	r2, [r3, #0]
}
 8003278:	e013      	b.n	80032a2 <HAL_GPIO_EXTI_Rising_Callback+0x1d2>
		else if(speed_fsm.current_state.speed_exclusive_state == CLK_IN_MODE){
 800327a:	4b0c      	ldr	r3, [pc, #48]	@ (80032ac <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	b2db      	uxtb	r3, r3
 8003280:	2b06      	cmp	r3, #6
 8003282:	d10e      	bne.n	80032a2 <HAL_GPIO_EXTI_Rising_Callback+0x1d2>
			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8003284:	2380      	movs	r3, #128	@ 0x80
 8003286:	0099      	lsls	r1, r3, #2
 8003288:	23a0      	movs	r3, #160	@ 0xa0
 800328a:	05db      	lsls	r3, r3, #23
 800328c:	2200      	movs	r2, #0
 800328e:	0018      	movs	r0, r3
 8003290:	f002 feba 	bl	8006008 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003294:	4b06      	ldr	r3, [pc, #24]	@ (80032b0 <HAL_GPIO_EXTI_Rising_Callback+0x1e0>)
 8003296:	2201      	movs	r2, #1
 8003298:	2140      	movs	r1, #64	@ 0x40
 800329a:	0018      	movs	r0, r3
 800329c:	f002 feb4 	bl	8006008 <HAL_GPIO_WritePin>
}
 80032a0:	e7ff      	b.n	80032a2 <HAL_GPIO_EXTI_Rising_Callback+0x1d2>
 80032a2:	46c0      	nop			@ (mov r8, r8)
 80032a4:	46bd      	mov	sp, r7
 80032a6:	b002      	add	sp, #8
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	46c0      	nop			@ (mov r8, r8)
 80032ac:	2000042c 	.word	0x2000042c
 80032b0:	50000800 	.word	0x50000800
 80032b4:	20000422 	.word	0x20000422
 80032b8:	20000d28 	.word	0x20000d28

080032bc <LPTIM1_callback>:

void __attribute__((optimize("O0")))LPTIM1_callback(LPTIM_HandleTypeDef *hlptim)
{
 80032bc:	b5b0      	push	{r4, r5, r7, lr}
 80032be:	b086      	sub	sp, #24
 80032c0:	af02      	add	r7, sp, #8
 80032c2:	6078      	str	r0, [r7, #4]
	static volatile enum Validate preset_select_mode_is_active = NO;
	static volatile enum Validate save_or_preset_mode_engaged = NO;

	//CHECK IF NEED TAP_PENDING TRANSITION

	uint8_t pin_state = (uint8_t)HAL_GPIO_ReadPin(SW_IN_GPIO_Port, SW_IN_Pin);
 80032c4:	250f      	movs	r5, #15
 80032c6:	197c      	adds	r4, r7, r5
 80032c8:	2380      	movs	r3, #128	@ 0x80
 80032ca:	00da      	lsls	r2, r3, #3
 80032cc:	23a0      	movs	r3, #160	@ 0xa0
 80032ce:	05db      	lsls	r3, r3, #23
 80032d0:	0011      	movs	r1, r2
 80032d2:	0018      	movs	r0, r3
 80032d4:	f002 fe92 	bl	8005ffc <HAL_GPIO_ReadPin>
 80032d8:	0003      	movs	r3, r0
 80032da:	7023      	strb	r3, [r4, #0]

	if(save_or_preset_mode_engaged == NO){
 80032dc:	4bc2      	ldr	r3, [pc, #776]	@ (80035e8 <LPTIM1_callback+0x32c>)
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d000      	beq.n	80032e8 <LPTIM1_callback+0x2c>
 80032e6:	e1a2      	b.n	800362e <LPTIM1_callback+0x372>

		if((speed_fsm.current_state.shared_state == MANUAL_MODE) && (pin_state == 0)){
 80032e8:	4bc0      	ldr	r3, [pc, #768]	@ (80035ec <LPTIM1_callback+0x330>)
 80032ea:	781b      	ldrb	r3, [r3, #0]
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d10a      	bne.n	8003308 <LPTIM1_callback+0x4c>
 80032f2:	197b      	adds	r3, r7, r5
 80032f4:	781b      	ldrb	r3, [r3, #0]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d106      	bne.n	8003308 <LPTIM1_callback+0x4c>

			speed_fsm.current_state.speed_exclusive_state = TAP_PENDING_MODE;
 80032fa:	4bbc      	ldr	r3, [pc, #752]	@ (80035ec <LPTIM1_callback+0x330>)
 80032fc:	2205      	movs	r2, #5
 80032fe:	701a      	strb	r2, [r3, #0]
			speed_fsm.prev_state.shared_state = MANUAL_MODE;
 8003300:	4bba      	ldr	r3, [pc, #744]	@ (80035ec <LPTIM1_callback+0x330>)
 8003302:	2201      	movs	r2, #1
 8003304:	705a      	strb	r2, [r3, #1]
 8003306:	e070      	b.n	80033ea <LPTIM1_callback+0x12e>
		}
		else if((speed_fsm.current_state.shared_state == CC_MODE) && (pin_state == 0)){
 8003308:	4bb8      	ldr	r3, [pc, #736]	@ (80035ec <LPTIM1_callback+0x330>)
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	b2db      	uxtb	r3, r3
 800330e:	2b02      	cmp	r3, #2
 8003310:	d10b      	bne.n	800332a <LPTIM1_callback+0x6e>
 8003312:	230f      	movs	r3, #15
 8003314:	18fb      	adds	r3, r7, r3
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d106      	bne.n	800332a <LPTIM1_callback+0x6e>

			speed_fsm.current_state.speed_exclusive_state = TAP_PENDING_MODE;
 800331c:	4bb3      	ldr	r3, [pc, #716]	@ (80035ec <LPTIM1_callback+0x330>)
 800331e:	2205      	movs	r2, #5
 8003320:	701a      	strb	r2, [r3, #0]
			speed_fsm.prev_state.shared_state = CC_MODE;
 8003322:	4bb2      	ldr	r3, [pc, #712]	@ (80035ec <LPTIM1_callback+0x330>)
 8003324:	2202      	movs	r2, #2
 8003326:	705a      	strb	r2, [r3, #1]
 8003328:	e05f      	b.n	80033ea <LPTIM1_callback+0x12e>
		}
		else if((speed_fsm.current_state.shared_state == PC_MODE) && (pin_state == 0)){
 800332a:	4bb0      	ldr	r3, [pc, #704]	@ (80035ec <LPTIM1_callback+0x330>)
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	b2db      	uxtb	r3, r3
 8003330:	2b03      	cmp	r3, #3
 8003332:	d10b      	bne.n	800334c <LPTIM1_callback+0x90>
 8003334:	230f      	movs	r3, #15
 8003336:	18fb      	adds	r3, r7, r3
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d106      	bne.n	800334c <LPTIM1_callback+0x90>

			speed_fsm.current_state.speed_exclusive_state = TAP_PENDING_MODE;
 800333e:	4bab      	ldr	r3, [pc, #684]	@ (80035ec <LPTIM1_callback+0x330>)
 8003340:	2205      	movs	r2, #5
 8003342:	701a      	strb	r2, [r3, #0]
			speed_fsm.prev_state.shared_state = PC_MODE;
 8003344:	4ba9      	ldr	r3, [pc, #676]	@ (80035ec <LPTIM1_callback+0x330>)
 8003346:	2203      	movs	r2, #3
 8003348:	705a      	strb	r2, [r3, #1]
 800334a:	e04e      	b.n	80033ea <LPTIM1_callback+0x12e>
		}
		else if((speed_fsm.current_state.speed_exclusive_state == CLK_IN_MODE) && (pin_state == 0) && (IP_CAP_fsm.current_state == IDLE) && (Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES)){
 800334c:	4ba7      	ldr	r3, [pc, #668]	@ (80035ec <LPTIM1_callback+0x330>)
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	b2db      	uxtb	r3, r3
 8003352:	2b06      	cmp	r3, #6
 8003354:	d122      	bne.n	800339c <LPTIM1_callback+0xe0>
 8003356:	230f      	movs	r3, #15
 8003358:	18fb      	adds	r3, r7, r3
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d11d      	bne.n	800339c <LPTIM1_callback+0xe0>
 8003360:	4ba3      	ldr	r3, [pc, #652]	@ (80035f0 <LPTIM1_callback+0x334>)
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b00      	cmp	r3, #0
 8003368:	d118      	bne.n	800339c <LPTIM1_callback+0xe0>
 800336a:	4ba2      	ldr	r3, [pc, #648]	@ (80035f4 <LPTIM1_callback+0x338>)
 800336c:	2120      	movs	r1, #32
 800336e:	0018      	movs	r0, r3
 8003370:	f001 fcf1 	bl	8004d56 <Get_Status_Bit>
 8003374:	0003      	movs	r3, r0
 8003376:	2b01      	cmp	r3, #1
 8003378:	d110      	bne.n	800339c <LPTIM1_callback+0xe0>

			speed_fsm.current_state.speed_exclusive_state = TAP_PENDING_MODE;
 800337a:	4b9c      	ldr	r3, [pc, #624]	@ (80035ec <LPTIM1_callback+0x330>)
 800337c:	2205      	movs	r2, #5
 800337e:	701a      	strb	r2, [r3, #0]
			speed_fsm.prev_state.speed_exclusive_state = CLK_IN_MODE;
 8003380:	4b9a      	ldr	r3, [pc, #616]	@ (80035ec <LPTIM1_callback+0x330>)
 8003382:	2206      	movs	r2, #6
 8003384:	705a      	strb	r2, [r3, #1]

			Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 8003386:	4b9b      	ldr	r3, [pc, #620]	@ (80035f4 <LPTIM1_callback+0x338>)
 8003388:	2120      	movs	r1, #32
 800338a:	0018      	movs	r0, r3
 800338c:	f001 fd03 	bl	8004d96 <Clear_Status_Bit>
			Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 8003390:	4b98      	ldr	r3, [pc, #608]	@ (80035f4 <LPTIM1_callback+0x338>)
 8003392:	2140      	movs	r1, #64	@ 0x40
 8003394:	0018      	movs	r0, r3
 8003396:	f001 fcfe 	bl	8004d96 <Clear_Status_Bit>
 800339a:	e026      	b.n	80033ea <LPTIM1_callback+0x12e>
		}
		else if((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_MODE) && (pin_state == 0) && (IP_CAP_fsm.current_state == IDLE) && (Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES)){
 800339c:	4b93      	ldr	r3, [pc, #588]	@ (80035ec <LPTIM1_callback+0x330>)
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2b08      	cmp	r3, #8
 80033a4:	d121      	bne.n	80033ea <LPTIM1_callback+0x12e>
 80033a6:	230f      	movs	r3, #15
 80033a8:	18fb      	adds	r3, r7, r3
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d11c      	bne.n	80033ea <LPTIM1_callback+0x12e>
 80033b0:	4b8f      	ldr	r3, [pc, #572]	@ (80035f0 <LPTIM1_callback+0x334>)
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d117      	bne.n	80033ea <LPTIM1_callback+0x12e>
 80033ba:	4b8e      	ldr	r3, [pc, #568]	@ (80035f4 <LPTIM1_callback+0x338>)
 80033bc:	2120      	movs	r1, #32
 80033be:	0018      	movs	r0, r3
 80033c0:	f001 fcc9 	bl	8004d56 <Get_Status_Bit>
 80033c4:	0003      	movs	r3, r0
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d10f      	bne.n	80033ea <LPTIM1_callback+0x12e>

			speed_fsm.current_state.speed_exclusive_state = TAP_PENDING_MODE;
 80033ca:	4b88      	ldr	r3, [pc, #544]	@ (80035ec <LPTIM1_callback+0x330>)
 80033cc:	2205      	movs	r2, #5
 80033ce:	701a      	strb	r2, [r3, #0]
			speed_fsm.prev_state.speed_exclusive_state = MIDI_CLK_MODE;
 80033d0:	4b86      	ldr	r3, [pc, #536]	@ (80035ec <LPTIM1_callback+0x330>)
 80033d2:	2208      	movs	r2, #8
 80033d4:	705a      	strb	r2, [r3, #1]

			Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 80033d6:	4b87      	ldr	r3, [pc, #540]	@ (80035f4 <LPTIM1_callback+0x338>)
 80033d8:	2120      	movs	r1, #32
 80033da:	0018      	movs	r0, r3
 80033dc:	f001 fcdb 	bl	8004d96 <Clear_Status_Bit>
			Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 80033e0:	4b84      	ldr	r3, [pc, #528]	@ (80035f4 <LPTIM1_callback+0x338>)
 80033e2:	2140      	movs	r1, #64	@ 0x40
 80033e4:	0018      	movs	r0, r3
 80033e6:	f001 fcd6 	bl	8004d96 <Clear_Status_Bit>
		}

		//CHECK TAP TEMPO STATE

		if((speed_fsm.current_state.speed_exclusive_state == TAP_PENDING_MODE) || (speed_fsm.current_state.speed_exclusive_state == TAP_MODE)){
 80033ea:	4b80      	ldr	r3, [pc, #512]	@ (80035ec <LPTIM1_callback+0x330>)
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	2b05      	cmp	r3, #5
 80033f2:	d004      	beq.n	80033fe <LPTIM1_callback+0x142>
 80033f4:	4b7d      	ldr	r3, [pc, #500]	@ (80035ec <LPTIM1_callback+0x330>)
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	2b04      	cmp	r3, #4
 80033fc:	d11a      	bne.n	8003434 <LPTIM1_callback+0x178>

			if(tap_tempo_switch_states.tap_tempo_switch_state == DEPRESSED){
 80033fe:	4b7e      	ldr	r3, [pc, #504]	@ (80035f8 <LPTIM1_callback+0x33c>)
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	b2db      	uxtb	r3, r3
 8003404:	2b01      	cmp	r3, #1
 8003406:	d108      	bne.n	800341a <LPTIM1_callback+0x15e>

				//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 0);
				HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8003408:	2380      	movs	r3, #128	@ 0x80
 800340a:	0099      	lsls	r1, r3, #2
 800340c:	23a0      	movs	r3, #160	@ 0xa0
 800340e:	05db      	lsls	r3, r3, #23
 8003410:	2200      	movs	r2, #0
 8003412:	0018      	movs	r0, r3
 8003414:	f002 fdf8 	bl	8006008 <HAL_GPIO_WritePin>
 8003418:	e00c      	b.n	8003434 <LPTIM1_callback+0x178>
				//HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);

			}
			else if(tap_tempo_switch_states.tap_tempo_switch_state == NOT_DEPRESSED){
 800341a:	4b77      	ldr	r3, [pc, #476]	@ (80035f8 <LPTIM1_callback+0x33c>)
 800341c:	781b      	ldrb	r3, [r3, #0]
 800341e:	b2db      	uxtb	r3, r3
 8003420:	2b00      	cmp	r3, #0
 8003422:	d107      	bne.n	8003434 <LPTIM1_callback+0x178>

				//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 1);
				HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1); //reset
 8003424:	2380      	movs	r3, #128	@ 0x80
 8003426:	0099      	lsls	r1, r3, #2
 8003428:	23a0      	movs	r3, #160	@ 0xa0
 800342a:	05db      	lsls	r3, r3, #23
 800342c:	2201      	movs	r2, #1
 800342e:	0018      	movs	r0, r3
 8003430:	f002 fdea 	bl	8006008 <HAL_GPIO_WritePin>
				//HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
			}
		}

		//CHECK FOR SPEED POT CHANGES
		if(Get_Status_Bit(&statuses, Pots_Counter_Has_Timed_Out) == YES){
 8003434:	2380      	movs	r3, #128	@ 0x80
 8003436:	011a      	lsls	r2, r3, #4
 8003438:	4b6e      	ldr	r3, [pc, #440]	@ (80035f4 <LPTIM1_callback+0x338>)
 800343a:	0011      	movs	r1, r2
 800343c:	0018      	movs	r0, r3
 800343e:	f001 fc8a 	bl	8004d56 <Get_Status_Bit>
 8003442:	0003      	movs	r3, r0
 8003444:	2b01      	cmp	r3, #1
 8003446:	d000      	beq.n	800344a <LPTIM1_callback+0x18e>
 8003448:	e0c0      	b.n	80035cc <LPTIM1_callback+0x310>

			Clear_Status_Bit(&statuses, Pots_Counter_Has_Timed_Out);
 800344a:	2380      	movs	r3, #128	@ 0x80
 800344c:	011a      	lsls	r2, r3, #4
 800344e:	4b69      	ldr	r3, [pc, #420]	@ (80035f4 <LPTIM1_callback+0x338>)
 8003450:	0011      	movs	r1, r2
 8003452:	0018      	movs	r0, r3
 8003454:	f001 fc9f 	bl	8004d96 <Clear_Status_Bit>

			pots_counter = 0;
 8003458:	4b68      	ldr	r3, [pc, #416]	@ (80035fc <LPTIM1_callback+0x340>)
 800345a:	2200      	movs	r2, #0
 800345c:	701a      	strb	r2, [r3, #0]

			//PERFORM SPEED POT CHECKING
			if((speed_fsm.current_state.shared_state == PC_MODE) || (speed_fsm.current_state.shared_state == CC_MODE)){
 800345e:	4b63      	ldr	r3, [pc, #396]	@ (80035ec <LPTIM1_callback+0x330>)
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	b2db      	uxtb	r3, r3
 8003464:	2b03      	cmp	r3, #3
 8003466:	d004      	beq.n	8003472 <LPTIM1_callback+0x1b6>
 8003468:	4b60      	ldr	r3, [pc, #384]	@ (80035ec <LPTIM1_callback+0x330>)
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	b2db      	uxtb	r3, r3
 800346e:	2b02      	cmp	r3, #2
 8003470:	d105      	bne.n	800347e <LPTIM1_callback+0x1c2>

				Pot_Check(ADCResultsDMA, SPEED_POT);
 8003472:	4b63      	ldr	r3, [pc, #396]	@ (8003600 <LPTIM1_callback+0x344>)
 8003474:	2101      	movs	r1, #1
 8003476:	0018      	movs	r0, r3
 8003478:	f7fd fd22 	bl	8000ec0 <Pot_Check>
 800347c:	e069      	b.n	8003552 <LPTIM1_callback+0x296>
			}
			else if((speed_fsm.current_state.speed_exclusive_state == CLK_IN_MODE) && (IP_CAP_fsm.current_state == IDLE)){
 800347e:	4b5b      	ldr	r3, [pc, #364]	@ (80035ec <LPTIM1_callback+0x330>)
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	b2db      	uxtb	r3, r3
 8003484:	2b06      	cmp	r3, #6
 8003486:	d117      	bne.n	80034b8 <LPTIM1_callback+0x1fc>
 8003488:	4b59      	ldr	r3, [pc, #356]	@ (80035f0 <LPTIM1_callback+0x334>)
 800348a:	781b      	ldrb	r3, [r3, #0]
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d112      	bne.n	80034b8 <LPTIM1_callback+0x1fc>

				Set_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 8003492:	4b58      	ldr	r3, [pc, #352]	@ (80035f4 <LPTIM1_callback+0x338>)
 8003494:	2140      	movs	r1, #64	@ 0x40
 8003496:	0018      	movs	r0, r3
 8003498:	f001 fc6e 	bl	8004d78 <Set_Status_Bit>

				if(Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES){
 800349c:	4b55      	ldr	r3, [pc, #340]	@ (80035f4 <LPTIM1_callback+0x338>)
 800349e:	2120      	movs	r1, #32
 80034a0:	0018      	movs	r0, r3
 80034a2:	f001 fc58 	bl	8004d56 <Get_Status_Bit>
 80034a6:	0003      	movs	r3, r0
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d152      	bne.n	8003552 <LPTIM1_callback+0x296>

					Pot_Check(ADCResultsDMA, SPEED_POT);
 80034ac:	4b54      	ldr	r3, [pc, #336]	@ (8003600 <LPTIM1_callback+0x344>)
 80034ae:	2101      	movs	r1, #1
 80034b0:	0018      	movs	r0, r3
 80034b2:	f7fd fd05 	bl	8000ec0 <Pot_Check>
				if(Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES){
 80034b6:	e04c      	b.n	8003552 <LPTIM1_callback+0x296>
				}
			}
			else if((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_MODE) && (IP_CAP_fsm.current_state == IDLE)){
 80034b8:	4b4c      	ldr	r3, [pc, #304]	@ (80035ec <LPTIM1_callback+0x330>)
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b08      	cmp	r3, #8
 80034c0:	d12b      	bne.n	800351a <LPTIM1_callback+0x25e>
 80034c2:	4b4b      	ldr	r3, [pc, #300]	@ (80035f0 <LPTIM1_callback+0x334>)
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d126      	bne.n	800351a <LPTIM1_callback+0x25e>

				Set_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 80034cc:	4b49      	ldr	r3, [pc, #292]	@ (80035f4 <LPTIM1_callback+0x338>)
 80034ce:	2140      	movs	r1, #64	@ 0x40
 80034d0:	0018      	movs	r0, r3
 80034d2:	f001 fc51 	bl	8004d78 <Set_Status_Bit>

				if(Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES){
 80034d6:	4b47      	ldr	r3, [pc, #284]	@ (80035f4 <LPTIM1_callback+0x338>)
 80034d8:	2120      	movs	r1, #32
 80034da:	0018      	movs	r0, r3
 80034dc:	f001 fc3b 	bl	8004d56 <Get_Status_Bit>
 80034e0:	0003      	movs	r3, r0
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d135      	bne.n	8003552 <LPTIM1_callback+0x296>

					HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1); //reset
 80034e6:	2380      	movs	r3, #128	@ 0x80
 80034e8:	0099      	lsls	r1, r3, #2
 80034ea:	23a0      	movs	r3, #160	@ 0xa0
 80034ec:	05db      	lsls	r3, r3, #23
 80034ee:	2201      	movs	r2, #1
 80034f0:	0018      	movs	r0, r3
 80034f2:	f002 fd89 	bl	8006008 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 80034f6:	4b43      	ldr	r3, [pc, #268]	@ (8003604 <LPTIM1_callback+0x348>)
 80034f8:	2200      	movs	r2, #0
 80034fa:	2140      	movs	r1, #64	@ 0x40
 80034fc:	0018      	movs	r0, r3
 80034fe:	f002 fd83 	bl	8006008 <HAL_GPIO_WritePin>

					MIDI_CLK_fsm = NOT_COMPILING;
 8003502:	4b41      	ldr	r3, [pc, #260]	@ (8003608 <LPTIM1_callback+0x34c>)
 8003504:	2200      	movs	r2, #0
 8003506:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag = 0;
 8003508:	4b40      	ldr	r3, [pc, #256]	@ (800360c <LPTIM1_callback+0x350>)
 800350a:	2200      	movs	r2, #0
 800350c:	701a      	strb	r2, [r3, #0]

					Pot_Check(ADCResultsDMA, SPEED_POT);
 800350e:	4b3c      	ldr	r3, [pc, #240]	@ (8003600 <LPTIM1_callback+0x344>)
 8003510:	2101      	movs	r1, #1
 8003512:	0018      	movs	r0, r3
 8003514:	f7fd fcd4 	bl	8000ec0 <Pot_Check>
				if(Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES){
 8003518:	e01b      	b.n	8003552 <LPTIM1_callback+0x296>
				}
			}
			else if((speed_fsm.current_state.speed_exclusive_state == TAP_MODE) && (IP_CAP_fsm.current_state == IDLE)){
 800351a:	4b34      	ldr	r3, [pc, #208]	@ (80035ec <LPTIM1_callback+0x330>)
 800351c:	781b      	ldrb	r3, [r3, #0]
 800351e:	b2db      	uxtb	r3, r3
 8003520:	2b04      	cmp	r3, #4
 8003522:	d116      	bne.n	8003552 <LPTIM1_callback+0x296>
 8003524:	4b32      	ldr	r3, [pc, #200]	@ (80035f0 <LPTIM1_callback+0x334>)
 8003526:	781b      	ldrb	r3, [r3, #0]
 8003528:	b2db      	uxtb	r3, r3
 800352a:	2b00      	cmp	r3, #0
 800352c:	d111      	bne.n	8003552 <LPTIM1_callback+0x296>

				Set_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 800352e:	4b31      	ldr	r3, [pc, #196]	@ (80035f4 <LPTIM1_callback+0x338>)
 8003530:	2140      	movs	r1, #64	@ 0x40
 8003532:	0018      	movs	r0, r3
 8003534:	f001 fc20 	bl	8004d78 <Set_Status_Bit>

				if(Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES){
 8003538:	4b2e      	ldr	r3, [pc, #184]	@ (80035f4 <LPTIM1_callback+0x338>)
 800353a:	2120      	movs	r1, #32
 800353c:	0018      	movs	r0, r3
 800353e:	f001 fc0a 	bl	8004d56 <Get_Status_Bit>
 8003542:	0003      	movs	r3, r0
 8003544:	2b01      	cmp	r3, #1
 8003546:	d104      	bne.n	8003552 <LPTIM1_callback+0x296>

					Pot_Check(ADCResultsDMA, SPEED_POT);
 8003548:	4b2d      	ldr	r3, [pc, #180]	@ (8003600 <LPTIM1_callback+0x344>)
 800354a:	2101      	movs	r1, #1
 800354c:	0018      	movs	r0, r3
 800354e:	f7fd fcb7 	bl	8000ec0 <Pot_Check>
				}
			}

			if((waveshape_fsm.current_state == PC_MODE) || (waveshape_fsm.current_state == CC_MODE)){
 8003552:	4b2f      	ldr	r3, [pc, #188]	@ (8003610 <LPTIM1_callback+0x354>)
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	b2db      	uxtb	r3, r3
 8003558:	2b03      	cmp	r3, #3
 800355a:	d004      	beq.n	8003566 <LPTIM1_callback+0x2aa>
 800355c:	4b2c      	ldr	r3, [pc, #176]	@ (8003610 <LPTIM1_callback+0x354>)
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	b2db      	uxtb	r3, r3
 8003562:	2b02      	cmp	r3, #2
 8003564:	d104      	bne.n	8003570 <LPTIM1_callback+0x2b4>
				Pot_Check(ADCResultsDMA, WAVESHAPE_POT);
 8003566:	4b26      	ldr	r3, [pc, #152]	@ (8003600 <LPTIM1_callback+0x344>)
 8003568:	2100      	movs	r1, #0
 800356a:	0018      	movs	r0, r3
 800356c:	f7fd fca8 	bl	8000ec0 <Pot_Check>
			}
			if((depth_fsm.current_state == PC_MODE) || (depth_fsm.current_state == CC_MODE)){
 8003570:	4b28      	ldr	r3, [pc, #160]	@ (8003614 <LPTIM1_callback+0x358>)
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b03      	cmp	r3, #3
 8003578:	d004      	beq.n	8003584 <LPTIM1_callback+0x2c8>
 800357a:	4b26      	ldr	r3, [pc, #152]	@ (8003614 <LPTIM1_callback+0x358>)
 800357c:	781b      	ldrb	r3, [r3, #0]
 800357e:	b2db      	uxtb	r3, r3
 8003580:	2b02      	cmp	r3, #2
 8003582:	d104      	bne.n	800358e <LPTIM1_callback+0x2d2>
				Pot_Check(ADCResultsDMA, DEPTH_POT);
 8003584:	4b1e      	ldr	r3, [pc, #120]	@ (8003600 <LPTIM1_callback+0x344>)
 8003586:	2102      	movs	r1, #2
 8003588:	0018      	movs	r0, r3
 800358a:	f7fd fc99 	bl	8000ec0 <Pot_Check>
			}
			if((symmetry_fsm.current_state == PC_MODE) || (symmetry_fsm.current_state == CC_MODE)){
 800358e:	4b22      	ldr	r3, [pc, #136]	@ (8003618 <LPTIM1_callback+0x35c>)
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	b2db      	uxtb	r3, r3
 8003594:	2b03      	cmp	r3, #3
 8003596:	d004      	beq.n	80035a2 <LPTIM1_callback+0x2e6>
 8003598:	4b1f      	ldr	r3, [pc, #124]	@ (8003618 <LPTIM1_callback+0x35c>)
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	b2db      	uxtb	r3, r3
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d104      	bne.n	80035ac <LPTIM1_callback+0x2f0>
				Pot_Check(ADCResultsDMA, SYMMETRY_POT);
 80035a2:	4b17      	ldr	r3, [pc, #92]	@ (8003600 <LPTIM1_callback+0x344>)
 80035a4:	2103      	movs	r1, #3
 80035a6:	0018      	movs	r0, r3
 80035a8:	f7fd fc8a 	bl	8000ec0 <Pot_Check>
			}
			if((phase_fsm.current_state == PC_MODE) || (phase_fsm.current_state == CC_MODE)){
 80035ac:	4b1b      	ldr	r3, [pc, #108]	@ (800361c <LPTIM1_callback+0x360>)
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	2b03      	cmp	r3, #3
 80035b4:	d004      	beq.n	80035c0 <LPTIM1_callback+0x304>
 80035b6:	4b19      	ldr	r3, [pc, #100]	@ (800361c <LPTIM1_callback+0x360>)
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d136      	bne.n	800362e <LPTIM1_callback+0x372>
				Pot_Check(ADCResultsDMA, PHASE_POT);
 80035c0:	4b0f      	ldr	r3, [pc, #60]	@ (8003600 <LPTIM1_callback+0x344>)
 80035c2:	2104      	movs	r1, #4
 80035c4:	0018      	movs	r0, r3
 80035c6:	f7fd fc7b 	bl	8000ec0 <Pot_Check>
 80035ca:	e030      	b.n	800362e <LPTIM1_callback+0x372>
			}

		}
		else{

			if(pots_counter == POT_COUNTER_COUNT){
 80035cc:	4b0b      	ldr	r3, [pc, #44]	@ (80035fc <LPTIM1_callback+0x340>)
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b40      	cmp	r3, #64	@ 0x40
 80035d4:	d124      	bne.n	8003620 <LPTIM1_callback+0x364>

				Set_Status_Bit(&statuses, Pots_Counter_Has_Timed_Out);
 80035d6:	2380      	movs	r3, #128	@ 0x80
 80035d8:	011a      	lsls	r2, r3, #4
 80035da:	4b06      	ldr	r3, [pc, #24]	@ (80035f4 <LPTIM1_callback+0x338>)
 80035dc:	0011      	movs	r1, r2
 80035de:	0018      	movs	r0, r3
 80035e0:	f001 fbca 	bl	8004d78 <Set_Status_Bit>
 80035e4:	e023      	b.n	800362e <LPTIM1_callback+0x372>
 80035e6:	46c0      	nop			@ (mov r8, r8)
 80035e8:	20000c64 	.word	0x20000c64
 80035ec:	2000042c 	.word	0x2000042c
 80035f0:	20000422 	.word	0x20000422
 80035f4:	20000d28 	.word	0x20000d28
 80035f8:	20000c65 	.word	0x20000c65
 80035fc:	20000531 	.word	0x20000531
 8003600:	20000d10 	.word	0x20000d10
 8003604:	50000800 	.word	0x50000800
 8003608:	20000d1a 	.word	0x20000d1a
 800360c:	20000c78 	.word	0x20000c78
 8003610:	20000428 	.word	0x20000428
 8003614:	2000042a 	.word	0x2000042a
 8003618:	20000426 	.word	0x20000426
 800361c:	20000424 	.word	0x20000424
			}
			else{

				pots_counter++;
 8003620:	4bc3      	ldr	r3, [pc, #780]	@ (8003930 <LPTIM1_callback+0x674>)
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	b2db      	uxtb	r3, r3
 8003626:	3301      	adds	r3, #1
 8003628:	b2da      	uxtb	r2, r3
 800362a:	4bc1      	ldr	r3, [pc, #772]	@ (8003930 <LPTIM1_callback+0x674>)
 800362c:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	//check if tap tempo switch is depressed
	Check_Tap_Tempo_Switch_State(&tap_tempo_switch_states);
 800362e:	4bc1      	ldr	r3, [pc, #772]	@ (8003934 <LPTIM1_callback+0x678>)
 8003630:	0018      	movs	r0, r3
 8003632:	f7fd fd65 	bl	8001100 <Check_Tap_Tempo_Switch_State>
	static uint64_t depressed_num;
	static enum Preset_Selected preset = PRESET_ONE;
	enum LED_States led_state;
	static enum LED_States led_state_saved;

	led_state = LED_fsm.current_state;
 8003636:	230e      	movs	r3, #14
 8003638:	18fb      	adds	r3, r7, r3
 800363a:	4abf      	ldr	r2, [pc, #764]	@ (8003938 <LPTIM1_callback+0x67c>)
 800363c:	7812      	ldrb	r2, [r2, #0]
 800363e:	701a      	strb	r2, [r3, #0]

	//if preset save timer has timed out, come out of preset save mode
	if(Get_Status_Bit(&statuses, Tap_Tempo_Preset_Save_Timer_Has_Timed_Out) == YES){
 8003640:	2380      	movs	r3, #128	@ 0x80
 8003642:	019a      	lsls	r2, r3, #6
 8003644:	4bbd      	ldr	r3, [pc, #756]	@ (800393c <LPTIM1_callback+0x680>)
 8003646:	0011      	movs	r1, r2
 8003648:	0018      	movs	r0, r3
 800364a:	f001 fb84 	bl	8004d56 <Get_Status_Bit>
 800364e:	0003      	movs	r3, r0
 8003650:	2b01      	cmp	r3, #1
 8003652:	d121      	bne.n	8003698 <LPTIM1_callback+0x3dc>

		Clear_Status_Bit(&statuses, Tap_Tempo_Preset_Save_Timer_Has_Timed_Out);
 8003654:	2380      	movs	r3, #128	@ 0x80
 8003656:	019a      	lsls	r2, r3, #6
 8003658:	4bb8      	ldr	r3, [pc, #736]	@ (800393c <LPTIM1_callback+0x680>)
 800365a:	0011      	movs	r1, r2
 800365c:	0018      	movs	r0, r3
 800365e:	f001 fb9a 	bl	8004d96 <Clear_Status_Bit>

		preset = PRESET_ONE;
 8003662:	4bb7      	ldr	r3, [pc, #732]	@ (8003940 <LPTIM1_callback+0x684>)
 8003664:	2201      	movs	r2, #1
 8003666:	701a      	strb	r2, [r3, #0]
		preset_save_mode_is_active = NO;
 8003668:	4bb6      	ldr	r3, [pc, #728]	@ (8003944 <LPTIM1_callback+0x688>)
 800366a:	2200      	movs	r2, #0
 800366c:	701a      	strb	r2, [r3, #0]
		preset_select_mode_is_active = NO;
 800366e:	4bb6      	ldr	r3, [pc, #728]	@ (8003948 <LPTIM1_callback+0x68c>)
 8003670:	2200      	movs	r2, #0
 8003672:	701a      	strb	r2, [r3, #0]
		save_or_preset_mode_engaged = NO;
 8003674:	4bb5      	ldr	r3, [pc, #724]	@ (800394c <LPTIM1_callback+0x690>)
 8003676:	2200      	movs	r2, #0
 8003678:	701a      	strb	r2, [r3, #0]
		LED_fsm.prev_state = LED_fsm.current_state;
 800367a:	4baf      	ldr	r3, [pc, #700]	@ (8003938 <LPTIM1_callback+0x67c>)
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	b2da      	uxtb	r2, r3
 8003680:	4bad      	ldr	r3, [pc, #692]	@ (8003938 <LPTIM1_callback+0x67c>)
 8003682:	705a      	strb	r2, [r3, #1]
		LED_fsm.current_state = led_state_saved;
 8003684:	4bb2      	ldr	r3, [pc, #712]	@ (8003950 <LPTIM1_callback+0x694>)
 8003686:	781a      	ldrb	r2, [r3, #0]
 8003688:	4bab      	ldr	r3, [pc, #684]	@ (8003938 <LPTIM1_callback+0x67c>)
 800368a:	701a      	strb	r2, [r3, #0]
		depressed_num = 0;
 800368c:	49b1      	ldr	r1, [pc, #708]	@ (8003954 <LPTIM1_callback+0x698>)
 800368e:	2200      	movs	r2, #0
 8003690:	2300      	movs	r3, #0
 8003692:	600a      	str	r2, [r1, #0]
 8003694:	604b      	str	r3, [r1, #4]
 8003696:	e194      	b.n	80039c2 <LPTIM1_callback+0x706>

	}
	else{

		if(tap_tempo_switch_states.tap_tempo_switch_state == NOT_DEPRESSED){
 8003698:	4ba6      	ldr	r3, [pc, #664]	@ (8003934 <LPTIM1_callback+0x678>)
 800369a:	781b      	ldrb	r3, [r3, #0]
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d000      	beq.n	80036a4 <LPTIM1_callback+0x3e8>
 80036a2:	e172      	b.n	800398a <LPTIM1_callback+0x6ce>

			if((preset_save_mode_is_active == NO) && (preset_select_mode_is_active == NO)){
 80036a4:	4ba7      	ldr	r3, [pc, #668]	@ (8003944 <LPTIM1_callback+0x688>)
 80036a6:	781b      	ldrb	r3, [r3, #0]
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d000      	beq.n	80036b0 <LPTIM1_callback+0x3f4>
 80036ae:	e08a      	b.n	80037c6 <LPTIM1_callback+0x50a>
 80036b0:	4ba5      	ldr	r3, [pc, #660]	@ (8003948 <LPTIM1_callback+0x68c>)
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d000      	beq.n	80036bc <LPTIM1_callback+0x400>
 80036ba:	e084      	b.n	80037c6 <LPTIM1_callback+0x50a>

				if((depressed_num >= TAP_TEMPO_SWITCH_PRESET_SELECT_MODE_ADVANCE_COUNT_MIN) && (depressed_num <  TAP_TEMPO_SWITCH_PRESET_SELECT_MODE_ADVANCE_COUNT_MAX)){
 80036bc:	4ba5      	ldr	r3, [pc, #660]	@ (8003954 <LPTIM1_callback+0x698>)
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d104      	bne.n	80036d0 <LPTIM1_callback+0x414>
 80036c6:	d113      	bne.n	80036f0 <LPTIM1_callback+0x434>
 80036c8:	21af      	movs	r1, #175	@ 0xaf
 80036ca:	00c9      	lsls	r1, r1, #3
 80036cc:	428a      	cmp	r2, r1
 80036ce:	d30f      	bcc.n	80036f0 <LPTIM1_callback+0x434>
 80036d0:	4ba0      	ldr	r3, [pc, #640]	@ (8003954 <LPTIM1_callback+0x698>)
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d10a      	bne.n	80036f0 <LPTIM1_callback+0x434>
 80036da:	d102      	bne.n	80036e2 <LPTIM1_callback+0x426>
 80036dc:	499e      	ldr	r1, [pc, #632]	@ (8003958 <LPTIM1_callback+0x69c>)
 80036de:	428a      	cmp	r2, r1
 80036e0:	d806      	bhi.n	80036f0 <LPTIM1_callback+0x434>

					preset_select_mode_is_active = YES;
 80036e2:	4b99      	ldr	r3, [pc, #612]	@ (8003948 <LPTIM1_callback+0x68c>)
 80036e4:	2201      	movs	r2, #1
 80036e6:	701a      	strb	r2, [r3, #0]
					save_or_preset_mode_engaged = YES;
 80036e8:	4b98      	ldr	r3, [pc, #608]	@ (800394c <LPTIM1_callback+0x690>)
 80036ea:	2201      	movs	r2, #1
 80036ec:	701a      	strb	r2, [r3, #0]
 80036ee:	e01b      	b.n	8003728 <LPTIM1_callback+0x46c>

				}
				else if((depressed_num >= TAP_TEMPO_SWITCH_PRESET_SAVE_MODE_ADVANCE_COUNT_MIN) && (depressed_num < TAP_TEMPO_SWITCH_PRESET_SAVE_MODE_ADVANCE_COUNT_MAX)){
 80036f0:	4b98      	ldr	r3, [pc, #608]	@ (8003954 <LPTIM1_callback+0x698>)
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d103      	bne.n	8003702 <LPTIM1_callback+0x446>
 80036fa:	d115      	bne.n	8003728 <LPTIM1_callback+0x46c>
 80036fc:	4997      	ldr	r1, [pc, #604]	@ (800395c <LPTIM1_callback+0x6a0>)
 80036fe:	428a      	cmp	r2, r1
 8003700:	d912      	bls.n	8003728 <LPTIM1_callback+0x46c>
 8003702:	4b94      	ldr	r3, [pc, #592]	@ (8003954 <LPTIM1_callback+0x698>)
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d10a      	bne.n	8003722 <LPTIM1_callback+0x466>
 800370c:	d102      	bne.n	8003714 <LPTIM1_callback+0x458>
 800370e:	4994      	ldr	r1, [pc, #592]	@ (8003960 <LPTIM1_callback+0x6a4>)
 8003710:	428a      	cmp	r2, r1
 8003712:	d806      	bhi.n	8003722 <LPTIM1_callback+0x466>

					preset_save_mode_is_active = YES;
 8003714:	4b8b      	ldr	r3, [pc, #556]	@ (8003944 <LPTIM1_callback+0x688>)
 8003716:	2201      	movs	r2, #1
 8003718:	701a      	strb	r2, [r3, #0]
					save_or_preset_mode_engaged = YES;
 800371a:	4b8c      	ldr	r3, [pc, #560]	@ (800394c <LPTIM1_callback+0x690>)
 800371c:	2201      	movs	r2, #1
 800371e:	701a      	strb	r2, [r3, #0]
 8003720:	e002      	b.n	8003728 <LPTIM1_callback+0x46c>
				}
				else if((depressed_num >= TAP_TEMPO_SWITCH_FACTORY_RESET_COUNT_MIN) && (depressed_num < TAP_TEMPO_SWITCH_FACTORY_RESET_COUNT_MAX)){
 8003722:	4b8c      	ldr	r3, [pc, #560]	@ (8003954 <LPTIM1_callback+0x698>)
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	685b      	ldr	r3, [r3, #4]

					//@TODO Factory Reset Presets, and user preset used array in flash
				}
				if(save_or_preset_mode_engaged == YES){
 8003728:	4b88      	ldr	r3, [pc, #544]	@ (800394c <LPTIM1_callback+0x690>)
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	b2db      	uxtb	r3, r3
 800372e:	2b01      	cmp	r3, #1
 8003730:	d000      	beq.n	8003734 <LPTIM1_callback+0x478>
 8003732:	e123      	b.n	800397c <LPTIM1_callback+0x6c0>

					//start counter
					Set_Status_Bit(&statuses, Tap_Tempo_Preset_Save_Timer_Is_Running);
 8003734:	2380      	movs	r3, #128	@ 0x80
 8003736:	015a      	lsls	r2, r3, #5
 8003738:	4b80      	ldr	r3, [pc, #512]	@ (800393c <LPTIM1_callback+0x680>)
 800373a:	0011      	movs	r1, r2
 800373c:	0018      	movs	r0, r3
 800373e:	f001 fb1b 	bl	8004d78 <Set_Status_Bit>
					//reset counter
					preset_save_idle_counter = 0;
 8003742:	4b88      	ldr	r3, [pc, #544]	@ (8003964 <LPTIM1_callback+0x6a8>)
 8003744:	2200      	movs	r2, #0
 8003746:	601a      	str	r2, [r3, #0]

					depressed_num = 0;
 8003748:	4982      	ldr	r1, [pc, #520]	@ (8003954 <LPTIM1_callback+0x698>)
 800374a:	2200      	movs	r2, #0
 800374c:	2300      	movs	r3, #0
 800374e:	600a      	str	r2, [r1, #0]
 8003750:	604b      	str	r3, [r1, #4]

					led_state_saved = led_state;
 8003752:	4b7f      	ldr	r3, [pc, #508]	@ (8003950 <LPTIM1_callback+0x694>)
 8003754:	220e      	movs	r2, #14
 8003756:	18ba      	adds	r2, r7, r2
 8003758:	7812      	ldrb	r2, [r2, #0]
 800375a:	701a      	strb	r2, [r3, #0]

					if(preset == PRESET_ONE){
 800375c:	4b78      	ldr	r3, [pc, #480]	@ (8003940 <LPTIM1_callback+0x684>)
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d108      	bne.n	8003776 <LPTIM1_callback+0x4ba>

						Set_LED_to_State(&LED_fsm, LED_ONE_BLINK);
 8003764:	4b74      	ldr	r3, [pc, #464]	@ (8003938 <LPTIM1_callback+0x67c>)
 8003766:	2103      	movs	r1, #3
 8003768:	0018      	movs	r0, r3
 800376a:	f7fd fa51 	bl	8000c10 <Set_LED_to_State>
						preset = PRESET_TWO;
 800376e:	4b74      	ldr	r3, [pc, #464]	@ (8003940 <LPTIM1_callback+0x684>)
 8003770:	2202      	movs	r2, #2
 8003772:	701a      	strb	r2, [r3, #0]
				if(save_or_preset_mode_engaged == YES){
 8003774:	e102      	b.n	800397c <LPTIM1_callback+0x6c0>
					}
					else if(preset == PRESET_TWO){
 8003776:	4b72      	ldr	r3, [pc, #456]	@ (8003940 <LPTIM1_callback+0x684>)
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	2b02      	cmp	r3, #2
 800377c:	d108      	bne.n	8003790 <LPTIM1_callback+0x4d4>

						Set_LED_to_State(&LED_fsm, LED_TWO_BLINK);
 800377e:	4b6e      	ldr	r3, [pc, #440]	@ (8003938 <LPTIM1_callback+0x67c>)
 8003780:	2104      	movs	r1, #4
 8003782:	0018      	movs	r0, r3
 8003784:	f7fd fa44 	bl	8000c10 <Set_LED_to_State>
						preset = PRESET_THREE;
 8003788:	4b6d      	ldr	r3, [pc, #436]	@ (8003940 <LPTIM1_callback+0x684>)
 800378a:	2203      	movs	r2, #3
 800378c:	701a      	strb	r2, [r3, #0]
				if(save_or_preset_mode_engaged == YES){
 800378e:	e0f5      	b.n	800397c <LPTIM1_callback+0x6c0>
					}
					else if(preset == PRESET_THREE){
 8003790:	4b6b      	ldr	r3, [pc, #428]	@ (8003940 <LPTIM1_callback+0x684>)
 8003792:	781b      	ldrb	r3, [r3, #0]
 8003794:	2b03      	cmp	r3, #3
 8003796:	d108      	bne.n	80037aa <LPTIM1_callback+0x4ee>

						Set_LED_to_State(&LED_fsm, LED_THREE_BLINK);
 8003798:	4b67      	ldr	r3, [pc, #412]	@ (8003938 <LPTIM1_callback+0x67c>)
 800379a:	2105      	movs	r1, #5
 800379c:	0018      	movs	r0, r3
 800379e:	f7fd fa37 	bl	8000c10 <Set_LED_to_State>
						preset = PRESET_FOUR;
 80037a2:	4b67      	ldr	r3, [pc, #412]	@ (8003940 <LPTIM1_callback+0x684>)
 80037a4:	2204      	movs	r2, #4
 80037a6:	701a      	strb	r2, [r3, #0]
				if(save_or_preset_mode_engaged == YES){
 80037a8:	e0e8      	b.n	800397c <LPTIM1_callback+0x6c0>
					}
					else if(preset == PRESET_FOUR){
 80037aa:	4b65      	ldr	r3, [pc, #404]	@ (8003940 <LPTIM1_callback+0x684>)
 80037ac:	781b      	ldrb	r3, [r3, #0]
 80037ae:	2b04      	cmp	r3, #4
 80037b0:	d000      	beq.n	80037b4 <LPTIM1_callback+0x4f8>
 80037b2:	e0e3      	b.n	800397c <LPTIM1_callback+0x6c0>

						Set_LED_to_State(&LED_fsm, LED_FOUR_BLINK);
 80037b4:	4b60      	ldr	r3, [pc, #384]	@ (8003938 <LPTIM1_callback+0x67c>)
 80037b6:	2106      	movs	r1, #6
 80037b8:	0018      	movs	r0, r3
 80037ba:	f7fd fa29 	bl	8000c10 <Set_LED_to_State>
						preset = PRESET_ONE;
 80037be:	4b60      	ldr	r3, [pc, #384]	@ (8003940 <LPTIM1_callback+0x684>)
 80037c0:	2201      	movs	r2, #1
 80037c2:	701a      	strb	r2, [r3, #0]
				if(save_or_preset_mode_engaged == YES){
 80037c4:	e0da      	b.n	800397c <LPTIM1_callback+0x6c0>
					}
				}
			}
			else{ //at least one of preset_save and preset_select active

				if((depressed_num >= TAP_TEMPO_SWITCH_PRESET_SAVE_COUNT_MIN) && (depressed_num < TAP_TEMPO_SWITCH_PRESET_SAVE_COUNT_MAX)){
 80037c6:	4b63      	ldr	r3, [pc, #396]	@ (8003954 <LPTIM1_callback+0x698>)
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d102      	bne.n	80037d6 <LPTIM1_callback+0x51a>
 80037d0:	d166      	bne.n	80038a0 <LPTIM1_callback+0x5e4>
 80037d2:	2a95      	cmp	r2, #149	@ 0x95
 80037d4:	d964      	bls.n	80038a0 <LPTIM1_callback+0x5e4>
 80037d6:	4b5f      	ldr	r3, [pc, #380]	@ (8003954 <LPTIM1_callback+0x698>)
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d15f      	bne.n	80038a0 <LPTIM1_callback+0x5e4>
 80037e0:	d103      	bne.n	80037ea <LPTIM1_callback+0x52e>
 80037e2:	21fa      	movs	r1, #250	@ 0xfa
 80037e4:	0049      	lsls	r1, r1, #1
 80037e6:	428a      	cmp	r2, r1
 80037e8:	d25a      	bcs.n	80038a0 <LPTIM1_callback+0x5e4>

					//get correct preset, as it will be 'off by one'
					if(preset == PRESET_ONE){
 80037ea:	4b55      	ldr	r3, [pc, #340]	@ (8003940 <LPTIM1_callback+0x684>)
 80037ec:	781b      	ldrb	r3, [r3, #0]
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d103      	bne.n	80037fa <LPTIM1_callback+0x53e>

						preset = PRESET_FOUR;
 80037f2:	4b53      	ldr	r3, [pc, #332]	@ (8003940 <LPTIM1_callback+0x684>)
 80037f4:	2204      	movs	r2, #4
 80037f6:	701a      	strb	r2, [r3, #0]
 80037f8:	e016      	b.n	8003828 <LPTIM1_callback+0x56c>
					}
					else if(preset == PRESET_TWO){
 80037fa:	4b51      	ldr	r3, [pc, #324]	@ (8003940 <LPTIM1_callback+0x684>)
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	2b02      	cmp	r3, #2
 8003800:	d103      	bne.n	800380a <LPTIM1_callback+0x54e>

						preset = PRESET_ONE;
 8003802:	4b4f      	ldr	r3, [pc, #316]	@ (8003940 <LPTIM1_callback+0x684>)
 8003804:	2201      	movs	r2, #1
 8003806:	701a      	strb	r2, [r3, #0]
 8003808:	e00e      	b.n	8003828 <LPTIM1_callback+0x56c>
					}
					else if(preset == PRESET_THREE){
 800380a:	4b4d      	ldr	r3, [pc, #308]	@ (8003940 <LPTIM1_callback+0x684>)
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	2b03      	cmp	r3, #3
 8003810:	d103      	bne.n	800381a <LPTIM1_callback+0x55e>

						preset = PRESET_TWO;
 8003812:	4b4b      	ldr	r3, [pc, #300]	@ (8003940 <LPTIM1_callback+0x684>)
 8003814:	2202      	movs	r2, #2
 8003816:	701a      	strb	r2, [r3, #0]
 8003818:	e006      	b.n	8003828 <LPTIM1_callback+0x56c>
					}
					else if(preset == PRESET_FOUR){
 800381a:	4b49      	ldr	r3, [pc, #292]	@ (8003940 <LPTIM1_callback+0x684>)
 800381c:	781b      	ldrb	r3, [r3, #0]
 800381e:	2b04      	cmp	r3, #4
 8003820:	d102      	bne.n	8003828 <LPTIM1_callback+0x56c>

						preset = PRESET_THREE;
 8003822:	4b47      	ldr	r3, [pc, #284]	@ (8003940 <LPTIM1_callback+0x684>)
 8003824:	2203      	movs	r2, #3
 8003826:	701a      	strb	r2, [r3, #0]
					}

					if(preset_save_mode_is_active == YES){
 8003828:	4b46      	ldr	r3, [pc, #280]	@ (8003944 <LPTIM1_callback+0x688>)
 800382a:	781b      	ldrb	r3, [r3, #0]
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b01      	cmp	r3, #1
 8003830:	d11b      	bne.n	800386a <LPTIM1_callback+0x5ae>

						//convert running params to preset, and update user preset and user preset used
						Store_Params_as_User_Preset(preset,
 8003832:	4b43      	ldr	r3, [pc, #268]	@ (8003940 <LPTIM1_callback+0x684>)
 8003834:	7818      	ldrb	r0, [r3, #0]
 8003836:	4c4c      	ldr	r4, [pc, #304]	@ (8003968 <LPTIM1_callback+0x6ac>)
 8003838:	4a4c      	ldr	r2, [pc, #304]	@ (800396c <LPTIM1_callback+0x6b0>)
 800383a:	494d      	ldr	r1, [pc, #308]	@ (8003970 <LPTIM1_callback+0x6b4>)
 800383c:	4b4d      	ldr	r3, [pc, #308]	@ (8003974 <LPTIM1_callback+0x6b8>)
 800383e:	9301      	str	r3, [sp, #4]
 8003840:	4b4d      	ldr	r3, [pc, #308]	@ (8003978 <LPTIM1_callback+0x6bc>)
 8003842:	9300      	str	r3, [sp, #0]
 8003844:	0023      	movs	r3, r4
 8003846:	f7fd f9b9 	bl	8000bbc <Store_Params_as_User_Preset>
													user_presets_array,
													factory_presets_array,
													presets_converted_array);

						//store presets in flash
						Store_Single_Preset_In_Flash(user_presets_array[(uint8_t)(preset - 1)], (uint8_t)(preset - 1));
 800384a:	4b3d      	ldr	r3, [pc, #244]	@ (8003940 <LPTIM1_callback+0x684>)
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	3b01      	subs	r3, #1
 8003850:	b2db      	uxtb	r3, r3
 8003852:	001a      	movs	r2, r3
 8003854:	4b44      	ldr	r3, [pc, #272]	@ (8003968 <LPTIM1_callback+0x6ac>)
 8003856:	0092      	lsls	r2, r2, #2
 8003858:	58d2      	ldr	r2, [r2, r3]
 800385a:	4b39      	ldr	r3, [pc, #228]	@ (8003940 <LPTIM1_callback+0x684>)
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	3b01      	subs	r3, #1
 8003860:	b2db      	uxtb	r3, r3
 8003862:	0019      	movs	r1, r3
 8003864:	0010      	movs	r0, r2
 8003866:	f7fc fef3 	bl	8000650 <Store_Single_Preset_In_Flash>
					}

					Set_to_PC_Mode(preset);
 800386a:	4b35      	ldr	r3, [pc, #212]	@ (8003940 <LPTIM1_callback+0x684>)
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	0018      	movs	r0, r3
 8003870:	f7fd f9bc 	bl	8000bec <Set_to_PC_Mode>

					//led confirm - overwrite prev state with saved state
					Set_LED_to_State(&LED_fsm, LED_CONFIRM);
 8003874:	4b30      	ldr	r3, [pc, #192]	@ (8003938 <LPTIM1_callback+0x67c>)
 8003876:	2107      	movs	r1, #7
 8003878:	0018      	movs	r0, r3
 800387a:	f7fd f9c9 	bl	8000c10 <Set_LED_to_State>
					LED_fsm.prev_state = led_state_saved;
 800387e:	4b34      	ldr	r3, [pc, #208]	@ (8003950 <LPTIM1_callback+0x694>)
 8003880:	781a      	ldrb	r2, [r3, #0]
 8003882:	4b2d      	ldr	r3, [pc, #180]	@ (8003938 <LPTIM1_callback+0x67c>)
 8003884:	705a      	strb	r2, [r3, #1]

					preset = PRESET_ONE;
 8003886:	4b2e      	ldr	r3, [pc, #184]	@ (8003940 <LPTIM1_callback+0x684>)
 8003888:	2201      	movs	r2, #1
 800388a:	701a      	strb	r2, [r3, #0]
					preset_save_mode_is_active = NO;
 800388c:	4b2d      	ldr	r3, [pc, #180]	@ (8003944 <LPTIM1_callback+0x688>)
 800388e:	2200      	movs	r2, #0
 8003890:	701a      	strb	r2, [r3, #0]
					preset_select_mode_is_active = NO;
 8003892:	4b2d      	ldr	r3, [pc, #180]	@ (8003948 <LPTIM1_callback+0x68c>)
 8003894:	2200      	movs	r2, #0
 8003896:	701a      	strb	r2, [r3, #0]
					save_or_preset_mode_engaged = NO;
 8003898:	4b2c      	ldr	r3, [pc, #176]	@ (800394c <LPTIM1_callback+0x690>)
 800389a:	2200      	movs	r2, #0
 800389c:	701a      	strb	r2, [r3, #0]
 800389e:	e06e      	b.n	800397e <LPTIM1_callback+0x6c2>

				}
				else if(((depressed_num >= TAP_TEMPO_SWITCH_PRESET_SELECT_MODE_ADVANCE_COUNT_MIN) && (depressed_num < TAP_TEMPO_SWITCH_PRESET_SELECT_MODE_ADVANCE_COUNT_MAX))){
 80038a0:	4b2c      	ldr	r3, [pc, #176]	@ (8003954 <LPTIM1_callback+0x698>)
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d105      	bne.n	80038b6 <LPTIM1_callback+0x5fa>
 80038aa:	d000      	beq.n	80038ae <LPTIM1_callback+0x5f2>
 80038ac:	e067      	b.n	800397e <LPTIM1_callback+0x6c2>
 80038ae:	21af      	movs	r1, #175	@ 0xaf
 80038b0:	00c9      	lsls	r1, r1, #3
 80038b2:	428a      	cmp	r2, r1
 80038b4:	d363      	bcc.n	800397e <LPTIM1_callback+0x6c2>
 80038b6:	4b27      	ldr	r3, [pc, #156]	@ (8003954 <LPTIM1_callback+0x698>)
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d15e      	bne.n	800397e <LPTIM1_callback+0x6c2>
 80038c0:	d102      	bne.n	80038c8 <LPTIM1_callback+0x60c>
 80038c2:	4925      	ldr	r1, [pc, #148]	@ (8003958 <LPTIM1_callback+0x69c>)
 80038c4:	428a      	cmp	r2, r1
 80038c6:	d85a      	bhi.n	800397e <LPTIM1_callback+0x6c2>

					//we want to have advancing through LED blinks, in either preset save or preset select mode, to
					//advance by PRESET_SELECT_MODE_ADVANCE_COUNT

					if(preset == PRESET_ONE){
 80038c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003940 <LPTIM1_callback+0x684>)
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d108      	bne.n	80038e2 <LPTIM1_callback+0x626>

						Set_LED_to_State(&LED_fsm, LED_ONE_BLINK);
 80038d0:	4b19      	ldr	r3, [pc, #100]	@ (8003938 <LPTIM1_callback+0x67c>)
 80038d2:	2103      	movs	r1, #3
 80038d4:	0018      	movs	r0, r3
 80038d6:	f7fd f99b 	bl	8000c10 <Set_LED_to_State>
						preset = PRESET_TWO;
 80038da:	4b19      	ldr	r3, [pc, #100]	@ (8003940 <LPTIM1_callback+0x684>)
 80038dc:	2202      	movs	r2, #2
 80038de:	701a      	strb	r2, [r3, #0]
 80038e0:	e04d      	b.n	800397e <LPTIM1_callback+0x6c2>
					}
					else if(preset == PRESET_TWO){
 80038e2:	4b17      	ldr	r3, [pc, #92]	@ (8003940 <LPTIM1_callback+0x684>)
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	d108      	bne.n	80038fc <LPTIM1_callback+0x640>

						Set_LED_to_State(&LED_fsm, LED_TWO_BLINK);
 80038ea:	4b13      	ldr	r3, [pc, #76]	@ (8003938 <LPTIM1_callback+0x67c>)
 80038ec:	2104      	movs	r1, #4
 80038ee:	0018      	movs	r0, r3
 80038f0:	f7fd f98e 	bl	8000c10 <Set_LED_to_State>
						preset = PRESET_THREE;
 80038f4:	4b12      	ldr	r3, [pc, #72]	@ (8003940 <LPTIM1_callback+0x684>)
 80038f6:	2203      	movs	r2, #3
 80038f8:	701a      	strb	r2, [r3, #0]
 80038fa:	e040      	b.n	800397e <LPTIM1_callback+0x6c2>
					}
					else if(preset == PRESET_THREE){
 80038fc:	4b10      	ldr	r3, [pc, #64]	@ (8003940 <LPTIM1_callback+0x684>)
 80038fe:	781b      	ldrb	r3, [r3, #0]
 8003900:	2b03      	cmp	r3, #3
 8003902:	d108      	bne.n	8003916 <LPTIM1_callback+0x65a>

						Set_LED_to_State(&LED_fsm, LED_THREE_BLINK);
 8003904:	4b0c      	ldr	r3, [pc, #48]	@ (8003938 <LPTIM1_callback+0x67c>)
 8003906:	2105      	movs	r1, #5
 8003908:	0018      	movs	r0, r3
 800390a:	f7fd f981 	bl	8000c10 <Set_LED_to_State>
						preset = PRESET_FOUR;
 800390e:	4b0c      	ldr	r3, [pc, #48]	@ (8003940 <LPTIM1_callback+0x684>)
 8003910:	2204      	movs	r2, #4
 8003912:	701a      	strb	r2, [r3, #0]
 8003914:	e033      	b.n	800397e <LPTIM1_callback+0x6c2>
					}
					else if(preset == PRESET_FOUR){
 8003916:	4b0a      	ldr	r3, [pc, #40]	@ (8003940 <LPTIM1_callback+0x684>)
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	2b04      	cmp	r3, #4
 800391c:	d12f      	bne.n	800397e <LPTIM1_callback+0x6c2>

						Set_LED_to_State(&LED_fsm, LED_FOUR_BLINK);
 800391e:	4b06      	ldr	r3, [pc, #24]	@ (8003938 <LPTIM1_callback+0x67c>)
 8003920:	2106      	movs	r1, #6
 8003922:	0018      	movs	r0, r3
 8003924:	f7fd f974 	bl	8000c10 <Set_LED_to_State>
						preset = PRESET_ONE;
 8003928:	4b05      	ldr	r3, [pc, #20]	@ (8003940 <LPTIM1_callback+0x684>)
 800392a:	2201      	movs	r2, #1
 800392c:	701a      	strb	r2, [r3, #0]
 800392e:	e026      	b.n	800397e <LPTIM1_callback+0x6c2>
 8003930:	20000531 	.word	0x20000531
 8003934:	20000c65 	.word	0x20000c65
 8003938:	20000420 	.word	0x20000420
 800393c:	20000d28 	.word	0x20000d28
 8003940:	20000019 	.word	0x20000019
 8003944:	20000c67 	.word	0x20000c67
 8003948:	20000c68 	.word	0x20000c68
 800394c:	20000c64 	.word	0x20000c64
 8003950:	20000c69 	.word	0x20000c69
 8003954:	20000c70 	.word	0x20000c70
 8003958:	00000b53 	.word	0x00000b53
 800395c:	00000bb7 	.word	0x00000bb7
 8003960:	00001387 	.word	0x00001387
 8003964:	20000d1c 	.word	0x20000d1c
 8003968:	200004ec 	.word	0x200004ec
 800396c:	20000499 	.word	0x20000499
 8003970:	20000cec 	.word	0x20000cec
 8003974:	200004c4 	.word	0x200004c4
 8003978:	200004fc 	.word	0x200004fc
				if(save_or_preset_mode_engaged == YES){
 800397c:	46c0      	nop			@ (mov r8, r8)
					}
				}
			}

			depressed_num = 0;
 800397e:	4916      	ldr	r1, [pc, #88]	@ (80039d8 <LPTIM1_callback+0x71c>)
 8003980:	2200      	movs	r2, #0
 8003982:	2300      	movs	r3, #0
 8003984:	600a      	str	r2, [r1, #0]
 8003986:	604b      	str	r3, [r1, #4]
 8003988:	e01b      	b.n	80039c2 <LPTIM1_callback+0x706>
		}
		else if(tap_tempo_switch_states.tap_tempo_switch_state == DEPRESSED){
 800398a:	4b14      	ldr	r3, [pc, #80]	@ (80039dc <LPTIM1_callback+0x720>)
 800398c:	781b      	ldrb	r3, [r3, #0]
 800398e:	b2db      	uxtb	r3, r3
 8003990:	2b01      	cmp	r3, #1
 8003992:	d116      	bne.n	80039c2 <LPTIM1_callback+0x706>

			if(Get_Status_Bit(&statuses, Tap_Tempo_Preset_Save_Timer_Is_Running) == YES){
 8003994:	2380      	movs	r3, #128	@ 0x80
 8003996:	015a      	lsls	r2, r3, #5
 8003998:	4b11      	ldr	r3, [pc, #68]	@ (80039e0 <LPTIM1_callback+0x724>)
 800399a:	0011      	movs	r1, r2
 800399c:	0018      	movs	r0, r3
 800399e:	f001 f9da 	bl	8004d56 <Get_Status_Bit>
 80039a2:	0003      	movs	r3, r0
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d102      	bne.n	80039ae <LPTIM1_callback+0x6f2>

				preset_save_idle_counter = 0;
 80039a8:	4b0e      	ldr	r3, [pc, #56]	@ (80039e4 <LPTIM1_callback+0x728>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	601a      	str	r2, [r3, #0]
			}

			depressed_num++;
 80039ae:	4b0a      	ldr	r3, [pc, #40]	@ (80039d8 <LPTIM1_callback+0x71c>)
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	2001      	movs	r0, #1
 80039b6:	2100      	movs	r1, #0
 80039b8:	1812      	adds	r2, r2, r0
 80039ba:	414b      	adcs	r3, r1
 80039bc:	4906      	ldr	r1, [pc, #24]	@ (80039d8 <LPTIM1_callback+0x71c>)
 80039be:	600a      	str	r2, [r1, #0]
 80039c0:	604b      	str	r3, [r1, #4]
		}
	}

	//SET TIMER TRIGGER
	HAL_LPTIM_SetOnce_Start_IT(&hlptim1, LPTIM1_CCR_CHECK, LPTIM1_CCR_CHECK);
 80039c2:	4b09      	ldr	r3, [pc, #36]	@ (80039e8 <LPTIM1_callback+0x72c>)
 80039c4:	22fa      	movs	r2, #250	@ 0xfa
 80039c6:	21fa      	movs	r1, #250	@ 0xfa
 80039c8:	0018      	movs	r0, r3
 80039ca:	f002 fd09 	bl	80063e0 <HAL_LPTIM_SetOnce_Start_IT>

}
 80039ce:	46c0      	nop			@ (mov r8, r8)
 80039d0:	46bd      	mov	sp, r7
 80039d2:	b004      	add	sp, #16
 80039d4:	bdb0      	pop	{r4, r5, r7, pc}
 80039d6:	46c0      	nop			@ (mov r8, r8)
 80039d8:	20000c70 	.word	0x20000c70
 80039dc:	20000c65 	.word	0x20000c65
 80039e0:	20000d28 	.word	0x20000d28
 80039e4:	20000d1c 	.word	0x20000d1c
 80039e8:	20000538 	.word	0x20000538

080039ec <TIM17_callback>:

void __attribute__((optimize("O0")))TIM17_callback(TIM_HandleTypeDef *htim)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b082      	sub	sp, #8
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 1);

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions);
 80039f4:	4b05      	ldr	r3, [pc, #20]	@ (8003a0c <TIM17_callback+0x20>)
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	001a      	movs	r2, r3
 80039fa:	4905      	ldr	r1, [pc, #20]	@ (8003a10 <TIM17_callback+0x24>)
 80039fc:	4b05      	ldr	r3, [pc, #20]	@ (8003a14 <TIM17_callback+0x28>)
 80039fe:	0018      	movs	r0, r3
 8003a00:	f001 fdd4 	bl	80055ac <HAL_ADC_Start_DMA>

	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 0);
}
 8003a04:	46c0      	nop			@ (mov r8, r8)
 8003a06:	46bd      	mov	sp, r7
 8003a08:	b002      	add	sp, #8
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	08008b84 	.word	0x08008b84
 8003a10:	20000d10 	.word	0x20000d10
 8003a14:	20000bdc 	.word	0x20000bdc

08003a18 <TIM14_callback>:

void __attribute__((optimize("O0")))TIM14_callback(TIM_HandleTypeDef *htim)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
	if(LED_fsm.current_state == LED_ON){
 8003a20:	4bd1      	ldr	r3, [pc, #836]	@ (8003d68 <TIM14_callback+0x350>)
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d106      	bne.n	8003a38 <TIM14_callback+0x20>

		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003a2a:	4bd0      	ldr	r3, [pc, #832]	@ (8003d6c <TIM14_callback+0x354>)
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	2140      	movs	r1, #64	@ 0x40
 8003a30:	0018      	movs	r0, r3
 8003a32:	f002 fae9 	bl	8006008 <HAL_GPIO_WritePin>

				Set_LED_to_State(&LED_fsm, prev);
			}
		}
	}
}
 8003a36:	e1c3      	b.n	8003dc0 <TIM14_callback+0x3a8>
	else if(LED_fsm.current_state == LED_OFF){
 8003a38:	4bcb      	ldr	r3, [pc, #812]	@ (8003d68 <TIM14_callback+0x350>)
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d106      	bne.n	8003a50 <TIM14_callback+0x38>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8003a42:	4bca      	ldr	r3, [pc, #808]	@ (8003d6c <TIM14_callback+0x354>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	2140      	movs	r1, #64	@ 0x40
 8003a48:	0018      	movs	r0, r3
 8003a4a:	f002 fadd 	bl	8006008 <HAL_GPIO_WritePin>
}
 8003a4e:	e1b7      	b.n	8003dc0 <TIM14_callback+0x3a8>
	else if(LED_fsm.current_state == LED_ONE_BLINK){
 8003a50:	4bc5      	ldr	r3, [pc, #788]	@ (8003d68 <TIM14_callback+0x350>)
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	2b03      	cmp	r3, #3
 8003a58:	d133      	bne.n	8003ac2 <TIM14_callback+0xaa>
		__HAL_TIM_SET_COUNTER(&htim14, 0);
 8003a5a:	4bc5      	ldr	r3, [pc, #788]	@ (8003d70 <TIM14_callback+0x358>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	625a      	str	r2, [r3, #36]	@ 0x24
		if(LED_counter == 0){
 8003a62:	4bc4      	ldr	r3, [pc, #784]	@ (8003d74 <TIM14_callback+0x35c>)
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d10d      	bne.n	8003a88 <TIM14_callback+0x70>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003a6c:	4bbf      	ldr	r3, [pc, #764]	@ (8003d6c <TIM14_callback+0x354>)
 8003a6e:	2201      	movs	r2, #1
 8003a70:	2140      	movs	r1, #64	@ 0x40
 8003a72:	0018      	movs	r0, r3
 8003a74:	f002 fac8 	bl	8006008 <HAL_GPIO_WritePin>
			LED_counter++;
 8003a78:	4bbe      	ldr	r3, [pc, #760]	@ (8003d74 <TIM14_callback+0x35c>)
 8003a7a:	781b      	ldrb	r3, [r3, #0]
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	3301      	adds	r3, #1
 8003a80:	b2da      	uxtb	r2, r3
 8003a82:	4bbc      	ldr	r3, [pc, #752]	@ (8003d74 <TIM14_callback+0x35c>)
 8003a84:	701a      	strb	r2, [r3, #0]
}
 8003a86:	e19b      	b.n	8003dc0 <TIM14_callback+0x3a8>
		else if(LED_counter < (LED_COUNT_OFF_TIME + 1)){
 8003a88:	4bba      	ldr	r3, [pc, #744]	@ (8003d74 <TIM14_callback+0x35c>)
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b04      	cmp	r3, #4
 8003a90:	d900      	bls.n	8003a94 <TIM14_callback+0x7c>
 8003a92:	e195      	b.n	8003dc0 <TIM14_callback+0x3a8>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8003a94:	4bb5      	ldr	r3, [pc, #724]	@ (8003d6c <TIM14_callback+0x354>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	2140      	movs	r1, #64	@ 0x40
 8003a9a:	0018      	movs	r0, r3
 8003a9c:	f002 fab4 	bl	8006008 <HAL_GPIO_WritePin>
			LED_counter++;
 8003aa0:	4bb4      	ldr	r3, [pc, #720]	@ (8003d74 <TIM14_callback+0x35c>)
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	b2da      	uxtb	r2, r3
 8003aaa:	4bb2      	ldr	r3, [pc, #712]	@ (8003d74 <TIM14_callback+0x35c>)
 8003aac:	701a      	strb	r2, [r3, #0]
			if(LED_counter == LED_COUNT_OFF_TIME + 1){
 8003aae:	4bb1      	ldr	r3, [pc, #708]	@ (8003d74 <TIM14_callback+0x35c>)
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	2b05      	cmp	r3, #5
 8003ab6:	d000      	beq.n	8003aba <TIM14_callback+0xa2>
 8003ab8:	e182      	b.n	8003dc0 <TIM14_callback+0x3a8>
				LED_counter = 0;
 8003aba:	4bae      	ldr	r3, [pc, #696]	@ (8003d74 <TIM14_callback+0x35c>)
 8003abc:	2200      	movs	r2, #0
 8003abe:	701a      	strb	r2, [r3, #0]
}
 8003ac0:	e17e      	b.n	8003dc0 <TIM14_callback+0x3a8>
	else if(LED_fsm.current_state == LED_TWO_BLINK){
 8003ac2:	4ba9      	ldr	r3, [pc, #676]	@ (8003d68 <TIM14_callback+0x350>)
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	2b04      	cmp	r3, #4
 8003aca:	d156      	bne.n	8003b7a <TIM14_callback+0x162>
		__HAL_TIM_SET_COUNTER(&htim14, 0);
 8003acc:	4ba8      	ldr	r3, [pc, #672]	@ (8003d70 <TIM14_callback+0x358>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	625a      	str	r2, [r3, #36]	@ 0x24
		if((LED_counter < 3) && (LED_counter % 2 == 0)){
 8003ad4:	4ba7      	ldr	r3, [pc, #668]	@ (8003d74 <TIM14_callback+0x35c>)
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d815      	bhi.n	8003b0a <TIM14_callback+0xf2>
 8003ade:	4ba5      	ldr	r3, [pc, #660]	@ (8003d74 <TIM14_callback+0x35c>)
 8003ae0:	781b      	ldrb	r3, [r3, #0]
 8003ae2:	b2db      	uxtb	r3, r3
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d10d      	bne.n	8003b0a <TIM14_callback+0xf2>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003aee:	4b9f      	ldr	r3, [pc, #636]	@ (8003d6c <TIM14_callback+0x354>)
 8003af0:	2201      	movs	r2, #1
 8003af2:	2140      	movs	r1, #64	@ 0x40
 8003af4:	0018      	movs	r0, r3
 8003af6:	f002 fa87 	bl	8006008 <HAL_GPIO_WritePin>
			LED_counter++;
 8003afa:	4b9e      	ldr	r3, [pc, #632]	@ (8003d74 <TIM14_callback+0x35c>)
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	3301      	adds	r3, #1
 8003b02:	b2da      	uxtb	r2, r3
 8003b04:	4b9b      	ldr	r3, [pc, #620]	@ (8003d74 <TIM14_callback+0x35c>)
 8003b06:	701a      	strb	r2, [r3, #0]
 8003b08:	e15a      	b.n	8003dc0 <TIM14_callback+0x3a8>
		else if((LED_counter < 3) && (LED_counter % 2 == 1)){
 8003b0a:	4b9a      	ldr	r3, [pc, #616]	@ (8003d74 <TIM14_callback+0x35c>)
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d815      	bhi.n	8003b40 <TIM14_callback+0x128>
 8003b14:	4b97      	ldr	r3, [pc, #604]	@ (8003d74 <TIM14_callback+0x35c>)
 8003b16:	781b      	ldrb	r3, [r3, #0]
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d10d      	bne.n	8003b40 <TIM14_callback+0x128>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8003b24:	4b91      	ldr	r3, [pc, #580]	@ (8003d6c <TIM14_callback+0x354>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	2140      	movs	r1, #64	@ 0x40
 8003b2a:	0018      	movs	r0, r3
 8003b2c:	f002 fa6c 	bl	8006008 <HAL_GPIO_WritePin>
			LED_counter++;
 8003b30:	4b90      	ldr	r3, [pc, #576]	@ (8003d74 <TIM14_callback+0x35c>)
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	3301      	adds	r3, #1
 8003b38:	b2da      	uxtb	r2, r3
 8003b3a:	4b8e      	ldr	r3, [pc, #568]	@ (8003d74 <TIM14_callback+0x35c>)
 8003b3c:	701a      	strb	r2, [r3, #0]
 8003b3e:	e13f      	b.n	8003dc0 <TIM14_callback+0x3a8>
		else if(LED_counter < (LED_COUNT_OFF_TIME + 3)){
 8003b40:	4b8c      	ldr	r3, [pc, #560]	@ (8003d74 <TIM14_callback+0x35c>)
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b06      	cmp	r3, #6
 8003b48:	d900      	bls.n	8003b4c <TIM14_callback+0x134>
 8003b4a:	e139      	b.n	8003dc0 <TIM14_callback+0x3a8>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8003b4c:	4b87      	ldr	r3, [pc, #540]	@ (8003d6c <TIM14_callback+0x354>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	2140      	movs	r1, #64	@ 0x40
 8003b52:	0018      	movs	r0, r3
 8003b54:	f002 fa58 	bl	8006008 <HAL_GPIO_WritePin>
			LED_counter++;
 8003b58:	4b86      	ldr	r3, [pc, #536]	@ (8003d74 <TIM14_callback+0x35c>)
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	3301      	adds	r3, #1
 8003b60:	b2da      	uxtb	r2, r3
 8003b62:	4b84      	ldr	r3, [pc, #528]	@ (8003d74 <TIM14_callback+0x35c>)
 8003b64:	701a      	strb	r2, [r3, #0]
			if(LED_counter == LED_COUNT_OFF_TIME + 3){
 8003b66:	4b83      	ldr	r3, [pc, #524]	@ (8003d74 <TIM14_callback+0x35c>)
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	2b07      	cmp	r3, #7
 8003b6e:	d000      	beq.n	8003b72 <TIM14_callback+0x15a>
 8003b70:	e126      	b.n	8003dc0 <TIM14_callback+0x3a8>
				LED_counter = 0;
 8003b72:	4b80      	ldr	r3, [pc, #512]	@ (8003d74 <TIM14_callback+0x35c>)
 8003b74:	2200      	movs	r2, #0
 8003b76:	701a      	strb	r2, [r3, #0]
}
 8003b78:	e122      	b.n	8003dc0 <TIM14_callback+0x3a8>
	else if(LED_fsm.current_state == LED_THREE_BLINK){
 8003b7a:	4b7b      	ldr	r3, [pc, #492]	@ (8003d68 <TIM14_callback+0x350>)
 8003b7c:	781b      	ldrb	r3, [r3, #0]
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	2b05      	cmp	r3, #5
 8003b82:	d156      	bne.n	8003c32 <TIM14_callback+0x21a>
		__HAL_TIM_SET_COUNTER(&htim14, 0);
 8003b84:	4b7a      	ldr	r3, [pc, #488]	@ (8003d70 <TIM14_callback+0x358>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	625a      	str	r2, [r3, #36]	@ 0x24
		if((LED_counter < 5) && (LED_counter % 2 == 0)){
 8003b8c:	4b79      	ldr	r3, [pc, #484]	@ (8003d74 <TIM14_callback+0x35c>)
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	2b04      	cmp	r3, #4
 8003b94:	d815      	bhi.n	8003bc2 <TIM14_callback+0x1aa>
 8003b96:	4b77      	ldr	r3, [pc, #476]	@ (8003d74 <TIM14_callback+0x35c>)
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d10d      	bne.n	8003bc2 <TIM14_callback+0x1aa>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003ba6:	4b71      	ldr	r3, [pc, #452]	@ (8003d6c <TIM14_callback+0x354>)
 8003ba8:	2201      	movs	r2, #1
 8003baa:	2140      	movs	r1, #64	@ 0x40
 8003bac:	0018      	movs	r0, r3
 8003bae:	f002 fa2b 	bl	8006008 <HAL_GPIO_WritePin>
			LED_counter++;
 8003bb2:	4b70      	ldr	r3, [pc, #448]	@ (8003d74 <TIM14_callback+0x35c>)
 8003bb4:	781b      	ldrb	r3, [r3, #0]
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	3301      	adds	r3, #1
 8003bba:	b2da      	uxtb	r2, r3
 8003bbc:	4b6d      	ldr	r3, [pc, #436]	@ (8003d74 <TIM14_callback+0x35c>)
 8003bbe:	701a      	strb	r2, [r3, #0]
 8003bc0:	e0fe      	b.n	8003dc0 <TIM14_callback+0x3a8>
		else if((LED_counter < 5) && (LED_counter % 2 == 1)){
 8003bc2:	4b6c      	ldr	r3, [pc, #432]	@ (8003d74 <TIM14_callback+0x35c>)
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	2b04      	cmp	r3, #4
 8003bca:	d815      	bhi.n	8003bf8 <TIM14_callback+0x1e0>
 8003bcc:	4b69      	ldr	r3, [pc, #420]	@ (8003d74 <TIM14_callback+0x35c>)
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d10d      	bne.n	8003bf8 <TIM14_callback+0x1e0>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8003bdc:	4b63      	ldr	r3, [pc, #396]	@ (8003d6c <TIM14_callback+0x354>)
 8003bde:	2200      	movs	r2, #0
 8003be0:	2140      	movs	r1, #64	@ 0x40
 8003be2:	0018      	movs	r0, r3
 8003be4:	f002 fa10 	bl	8006008 <HAL_GPIO_WritePin>
			LED_counter++;
 8003be8:	4b62      	ldr	r3, [pc, #392]	@ (8003d74 <TIM14_callback+0x35c>)
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	3301      	adds	r3, #1
 8003bf0:	b2da      	uxtb	r2, r3
 8003bf2:	4b60      	ldr	r3, [pc, #384]	@ (8003d74 <TIM14_callback+0x35c>)
 8003bf4:	701a      	strb	r2, [r3, #0]
 8003bf6:	e0e3      	b.n	8003dc0 <TIM14_callback+0x3a8>
		else if(LED_counter < (LED_COUNT_OFF_TIME + 5)){
 8003bf8:	4b5e      	ldr	r3, [pc, #376]	@ (8003d74 <TIM14_callback+0x35c>)
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	2b08      	cmp	r3, #8
 8003c00:	d900      	bls.n	8003c04 <TIM14_callback+0x1ec>
 8003c02:	e0dd      	b.n	8003dc0 <TIM14_callback+0x3a8>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8003c04:	4b59      	ldr	r3, [pc, #356]	@ (8003d6c <TIM14_callback+0x354>)
 8003c06:	2200      	movs	r2, #0
 8003c08:	2140      	movs	r1, #64	@ 0x40
 8003c0a:	0018      	movs	r0, r3
 8003c0c:	f002 f9fc 	bl	8006008 <HAL_GPIO_WritePin>
			LED_counter++;
 8003c10:	4b58      	ldr	r3, [pc, #352]	@ (8003d74 <TIM14_callback+0x35c>)
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	3301      	adds	r3, #1
 8003c18:	b2da      	uxtb	r2, r3
 8003c1a:	4b56      	ldr	r3, [pc, #344]	@ (8003d74 <TIM14_callback+0x35c>)
 8003c1c:	701a      	strb	r2, [r3, #0]
			if(LED_counter == LED_COUNT_OFF_TIME + 5){
 8003c1e:	4b55      	ldr	r3, [pc, #340]	@ (8003d74 <TIM14_callback+0x35c>)
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	2b09      	cmp	r3, #9
 8003c26:	d000      	beq.n	8003c2a <TIM14_callback+0x212>
 8003c28:	e0ca      	b.n	8003dc0 <TIM14_callback+0x3a8>
				LED_counter = 0;
 8003c2a:	4b52      	ldr	r3, [pc, #328]	@ (8003d74 <TIM14_callback+0x35c>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	701a      	strb	r2, [r3, #0]
}
 8003c30:	e0c6      	b.n	8003dc0 <TIM14_callback+0x3a8>
	else if(LED_fsm.current_state == LED_FOUR_BLINK){
 8003c32:	4b4d      	ldr	r3, [pc, #308]	@ (8003d68 <TIM14_callback+0x350>)
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	2b06      	cmp	r3, #6
 8003c3a:	d156      	bne.n	8003cea <TIM14_callback+0x2d2>
		__HAL_TIM_SET_COUNTER(&htim14, 0);
 8003c3c:	4b4c      	ldr	r3, [pc, #304]	@ (8003d70 <TIM14_callback+0x358>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2200      	movs	r2, #0
 8003c42:	625a      	str	r2, [r3, #36]	@ 0x24
		if((LED_counter < 7) && (LED_counter % 2 == 0)){
 8003c44:	4b4b      	ldr	r3, [pc, #300]	@ (8003d74 <TIM14_callback+0x35c>)
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b06      	cmp	r3, #6
 8003c4c:	d815      	bhi.n	8003c7a <TIM14_callback+0x262>
 8003c4e:	4b49      	ldr	r3, [pc, #292]	@ (8003d74 <TIM14_callback+0x35c>)
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	2201      	movs	r2, #1
 8003c56:	4013      	ands	r3, r2
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d10d      	bne.n	8003c7a <TIM14_callback+0x262>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003c5e:	4b43      	ldr	r3, [pc, #268]	@ (8003d6c <TIM14_callback+0x354>)
 8003c60:	2201      	movs	r2, #1
 8003c62:	2140      	movs	r1, #64	@ 0x40
 8003c64:	0018      	movs	r0, r3
 8003c66:	f002 f9cf 	bl	8006008 <HAL_GPIO_WritePin>
			LED_counter++;
 8003c6a:	4b42      	ldr	r3, [pc, #264]	@ (8003d74 <TIM14_callback+0x35c>)
 8003c6c:	781b      	ldrb	r3, [r3, #0]
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	3301      	adds	r3, #1
 8003c72:	b2da      	uxtb	r2, r3
 8003c74:	4b3f      	ldr	r3, [pc, #252]	@ (8003d74 <TIM14_callback+0x35c>)
 8003c76:	701a      	strb	r2, [r3, #0]
 8003c78:	e0a2      	b.n	8003dc0 <TIM14_callback+0x3a8>
		else if((LED_counter < 7) && (LED_counter % 2 == 1)){
 8003c7a:	4b3e      	ldr	r3, [pc, #248]	@ (8003d74 <TIM14_callback+0x35c>)
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	2b06      	cmp	r3, #6
 8003c82:	d815      	bhi.n	8003cb0 <TIM14_callback+0x298>
 8003c84:	4b3b      	ldr	r3, [pc, #236]	@ (8003d74 <TIM14_callback+0x35c>)
 8003c86:	781b      	ldrb	r3, [r3, #0]
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d10d      	bne.n	8003cb0 <TIM14_callback+0x298>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8003c94:	4b35      	ldr	r3, [pc, #212]	@ (8003d6c <TIM14_callback+0x354>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	2140      	movs	r1, #64	@ 0x40
 8003c9a:	0018      	movs	r0, r3
 8003c9c:	f002 f9b4 	bl	8006008 <HAL_GPIO_WritePin>
			LED_counter++;
 8003ca0:	4b34      	ldr	r3, [pc, #208]	@ (8003d74 <TIM14_callback+0x35c>)
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	b2da      	uxtb	r2, r3
 8003caa:	4b32      	ldr	r3, [pc, #200]	@ (8003d74 <TIM14_callback+0x35c>)
 8003cac:	701a      	strb	r2, [r3, #0]
 8003cae:	e087      	b.n	8003dc0 <TIM14_callback+0x3a8>
		else if(LED_counter < (LED_COUNT_OFF_TIME + 7)){
 8003cb0:	4b30      	ldr	r3, [pc, #192]	@ (8003d74 <TIM14_callback+0x35c>)
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	2b0a      	cmp	r3, #10
 8003cb8:	d900      	bls.n	8003cbc <TIM14_callback+0x2a4>
 8003cba:	e081      	b.n	8003dc0 <TIM14_callback+0x3a8>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8003cbc:	4b2b      	ldr	r3, [pc, #172]	@ (8003d6c <TIM14_callback+0x354>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	2140      	movs	r1, #64	@ 0x40
 8003cc2:	0018      	movs	r0, r3
 8003cc4:	f002 f9a0 	bl	8006008 <HAL_GPIO_WritePin>
			LED_counter++;
 8003cc8:	4b2a      	ldr	r3, [pc, #168]	@ (8003d74 <TIM14_callback+0x35c>)
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	3301      	adds	r3, #1
 8003cd0:	b2da      	uxtb	r2, r3
 8003cd2:	4b28      	ldr	r3, [pc, #160]	@ (8003d74 <TIM14_callback+0x35c>)
 8003cd4:	701a      	strb	r2, [r3, #0]
			if(LED_counter == LED_COUNT_OFF_TIME + 7){
 8003cd6:	4b27      	ldr	r3, [pc, #156]	@ (8003d74 <TIM14_callback+0x35c>)
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	2b0b      	cmp	r3, #11
 8003cde:	d000      	beq.n	8003ce2 <TIM14_callback+0x2ca>
 8003ce0:	e06e      	b.n	8003dc0 <TIM14_callback+0x3a8>
				LED_counter = 0;
 8003ce2:	4b24      	ldr	r3, [pc, #144]	@ (8003d74 <TIM14_callback+0x35c>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	701a      	strb	r2, [r3, #0]
}
 8003ce8:	e06a      	b.n	8003dc0 <TIM14_callback+0x3a8>
	else if(LED_fsm.current_state == LED_CONFIRM){
 8003cea:	4b1f      	ldr	r3, [pc, #124]	@ (8003d68 <TIM14_callback+0x350>)
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	2b07      	cmp	r3, #7
 8003cf2:	d165      	bne.n	8003dc0 <TIM14_callback+0x3a8>
		__HAL_TIM_SET_COUNTER(&htim14, 0);
 8003cf4:	4b1e      	ldr	r3, [pc, #120]	@ (8003d70 <TIM14_callback+0x358>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	625a      	str	r2, [r3, #36]	@ 0x24
		if((LED_counter < 7) && (LED_counter % 2 == 0)){
 8003cfc:	4b1d      	ldr	r3, [pc, #116]	@ (8003d74 <TIM14_callback+0x35c>)
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b06      	cmp	r3, #6
 8003d04:	d815      	bhi.n	8003d32 <TIM14_callback+0x31a>
 8003d06:	4b1b      	ldr	r3, [pc, #108]	@ (8003d74 <TIM14_callback+0x35c>)
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	4013      	ands	r3, r2
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10d      	bne.n	8003d32 <TIM14_callback+0x31a>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003d16:	4b15      	ldr	r3, [pc, #84]	@ (8003d6c <TIM14_callback+0x354>)
 8003d18:	2201      	movs	r2, #1
 8003d1a:	2140      	movs	r1, #64	@ 0x40
 8003d1c:	0018      	movs	r0, r3
 8003d1e:	f002 f973 	bl	8006008 <HAL_GPIO_WritePin>
			LED_counter++;
 8003d22:	4b14      	ldr	r3, [pc, #80]	@ (8003d74 <TIM14_callback+0x35c>)
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	3301      	adds	r3, #1
 8003d2a:	b2da      	uxtb	r2, r3
 8003d2c:	4b11      	ldr	r3, [pc, #68]	@ (8003d74 <TIM14_callback+0x35c>)
 8003d2e:	701a      	strb	r2, [r3, #0]
 8003d30:	e046      	b.n	8003dc0 <TIM14_callback+0x3a8>
		else if((LED_counter < 7) && (LED_counter % 2 == 1)){
 8003d32:	4b10      	ldr	r3, [pc, #64]	@ (8003d74 <TIM14_callback+0x35c>)
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	2b06      	cmp	r3, #6
 8003d3a:	d81d      	bhi.n	8003d78 <TIM14_callback+0x360>
 8003d3c:	4b0d      	ldr	r3, [pc, #52]	@ (8003d74 <TIM14_callback+0x35c>)
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	2201      	movs	r2, #1
 8003d44:	4013      	ands	r3, r2
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d115      	bne.n	8003d78 <TIM14_callback+0x360>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8003d4c:	4b07      	ldr	r3, [pc, #28]	@ (8003d6c <TIM14_callback+0x354>)
 8003d4e:	2200      	movs	r2, #0
 8003d50:	2140      	movs	r1, #64	@ 0x40
 8003d52:	0018      	movs	r0, r3
 8003d54:	f002 f958 	bl	8006008 <HAL_GPIO_WritePin>
			LED_counter++;
 8003d58:	4b06      	ldr	r3, [pc, #24]	@ (8003d74 <TIM14_callback+0x35c>)
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	3301      	adds	r3, #1
 8003d60:	b2da      	uxtb	r2, r3
 8003d62:	4b04      	ldr	r3, [pc, #16]	@ (8003d74 <TIM14_callback+0x35c>)
 8003d64:	701a      	strb	r2, [r3, #0]
 8003d66:	e02b      	b.n	8003dc0 <TIM14_callback+0x3a8>
 8003d68:	20000420 	.word	0x20000420
 8003d6c:	50000800 	.word	0x50000800
 8003d70:	20000ac4 	.word	0x20000ac4
 8003d74:	2000050c 	.word	0x2000050c
		else if(LED_counter < (LED_COUNT_OFF_TIME + 7)){
 8003d78:	4b13      	ldr	r3, [pc, #76]	@ (8003dc8 <TIM14_callback+0x3b0>)
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	2b0a      	cmp	r3, #10
 8003d80:	d81e      	bhi.n	8003dc0 <TIM14_callback+0x3a8>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8003d82:	4b12      	ldr	r3, [pc, #72]	@ (8003dcc <TIM14_callback+0x3b4>)
 8003d84:	2200      	movs	r2, #0
 8003d86:	2140      	movs	r1, #64	@ 0x40
 8003d88:	0018      	movs	r0, r3
 8003d8a:	f002 f93d 	bl	8006008 <HAL_GPIO_WritePin>
			LED_counter++;
 8003d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8003dc8 <TIM14_callback+0x3b0>)
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	3301      	adds	r3, #1
 8003d96:	b2da      	uxtb	r2, r3
 8003d98:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc8 <TIM14_callback+0x3b0>)
 8003d9a:	701a      	strb	r2, [r3, #0]
			if(LED_counter == LED_COUNT_OFF_TIME + 7){
 8003d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8003dc8 <TIM14_callback+0x3b0>)
 8003d9e:	781b      	ldrb	r3, [r3, #0]
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b0b      	cmp	r3, #11
 8003da4:	d10c      	bne.n	8003dc0 <TIM14_callback+0x3a8>
				enum LED_States prev = LED_fsm.prev_state;
 8003da6:	210f      	movs	r1, #15
 8003da8:	187b      	adds	r3, r7, r1
 8003daa:	4a09      	ldr	r2, [pc, #36]	@ (8003dd0 <TIM14_callback+0x3b8>)
 8003dac:	7852      	ldrb	r2, [r2, #1]
 8003dae:	701a      	strb	r2, [r3, #0]
				Set_LED_to_State(&LED_fsm, prev);
 8003db0:	187b      	adds	r3, r7, r1
 8003db2:	781a      	ldrb	r2, [r3, #0]
 8003db4:	4b06      	ldr	r3, [pc, #24]	@ (8003dd0 <TIM14_callback+0x3b8>)
 8003db6:	0011      	movs	r1, r2
 8003db8:	0018      	movs	r0, r3
 8003dba:	f7fc ff29 	bl	8000c10 <Set_LED_to_State>
}
 8003dbe:	e7ff      	b.n	8003dc0 <TIM14_callback+0x3a8>
 8003dc0:	46c0      	nop			@ (mov r8, r8)
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	b004      	add	sp, #16
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	2000050c 	.word	0x2000050c
 8003dcc:	50000800 	.word	0x50000800
 8003dd0:	20000420 	.word	0x20000420

08003dd4 <Input_Capture_Processing>:
volatile uint32_t TIM2_ch1_input_capture_value;
volatile uint16_t interrupt_period = 0;
volatile uint8_t MIDI_CLK_tag = 0;

//FUNCTION DEFINITIONS
uint8_t Input_Capture_Processing(volatile uint16_t interrupt_period_value, struct Params *params_ptr){
 8003dd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003dd6:	466b      	mov	r3, sp
 8003dd8:	000d      	movs	r5, r1
 8003dda:	80d8      	strh	r0, [r3, #6]

	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 1);

	Clear_Status_Bit(&statuses, Input_Capture_Processing_Can_Be_Started); //reset flag
 8003ddc:	2104      	movs	r1, #4
 8003dde:	481a      	ldr	r0, [pc, #104]	@ (8003e48 <Input_Capture_Processing+0x74>)
uint8_t Input_Capture_Processing(volatile uint16_t interrupt_period_value, struct Params *params_ptr){
 8003de0:	1d9c      	adds	r4, r3, #6
	Clear_Status_Bit(&statuses, Input_Capture_Processing_Can_Be_Started); //reset flag
 8003de2:	f000 ffd8 	bl	8004d96 <Clear_Status_Bit>

	//DETERMINE WHAT TO SET THE RAW_START_VALUE AND BASE_PRESCALER TO BASED ON THE I/P CAPTURE VALUE
	//CHECK FOR PRIMALITY
	if(isPrime(interrupt_period_value) == YES){
 8003de6:	8820      	ldrh	r0, [r4, #0]
 8003de8:	b280      	uxth	r0, r0
 8003dea:	f000 ff69 	bl	8004cc0 <isPrime>
 8003dee:	2801      	cmp	r0, #1
 8003df0:	d103      	bne.n	8003dfa <Input_Capture_Processing+0x26>

		interrupt_period_value += 1;
 8003df2:	8823      	ldrh	r3, [r4, #0]
 8003df4:	3301      	adds	r3, #1
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	8023      	strh	r3, [r4, #0]
	}

	//START FINDING FACTORS
	uint32_t N = interrupt_period_value << 6; //calculate the N-value which is prescaler_meas * interrupt_period_meas. The measurement prescaler is used which is 64. (TIM2 has a prescaler of 64*512, but since we divide this value by 512, the prescaler is then just 64).
 8003dfa:	2680      	movs	r6, #128	@ 0x80
 8003dfc:	8827      	ldrh	r7, [r4, #0]
 8003dfe:	0076      	lsls	r6, r6, #1
 8003e00:	01bf      	lsls	r7, r7, #6

	for(uint8_t i = 0; i < 129; i++){ //check from period = 264 to 128 - there will be a prescaler for every non-prime value of N

		interrupt_period_value = 256 - i;
 8003e02:	8026      	strh	r6, [r4, #0]
		uint16_t remainder = N % interrupt_period_value;
 8003e04:	8821      	ldrh	r1, [r4, #0]
 8003e06:	0038      	movs	r0, r7
 8003e08:	b289      	uxth	r1, r1
 8003e0a:	f7fc fa17 	bl	800023c <__aeabi_uidivmod>

		if(remainder == 0){ //check if no remainder -> integer
 8003e0e:	2900      	cmp	r1, #0
 8003e10:	d115      	bne.n	8003e3e <Input_Capture_Processing+0x6a>

			params_ptr->raw_prescaler = N / interrupt_period_value;
 8003e12:	8821      	ldrh	r1, [r4, #0]
 8003e14:	0038      	movs	r0, r7
 8003e16:	b289      	uxth	r1, r1
 8003e18:	f7fc f98a 	bl	8000130 <__udivsi3>
 8003e1c:	b280      	uxth	r0, r0
 8003e1e:	8368      	strh	r0, [r5, #26]
			break;
		}
	}

	params_ptr->raw_start_value = 256 - interrupt_period_value;
 8003e20:	2380      	movs	r3, #128	@ 0x80
 8003e22:	8822      	ldrh	r2, [r4, #0]
 8003e24:	005b      	lsls	r3, r3, #1
 8003e26:	1a9b      	subs	r3, r3, r2
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	826b      	strh	r3, [r5, #18]

	Calculate_Next_Main_Oscillator_Values(params_ptr, (enum Next_Values_Processing_Mode)IP_CAPTURE_MODE);
 8003e2c:	2101      	movs	r1, #1
 8003e2e:	0028      	movs	r0, r5
 8003e30:	f000 f8d6 	bl	8003fe0 <Calculate_Next_Main_Oscillator_Values>
	Process_TIM16_Final_Start_Value_and_Final_Prescaler(params_ptr);
 8003e34:	0028      	movs	r0, r5
 8003e36:	f000 fd50 	bl	80048da <Process_TIM16_Final_Start_Value_and_Final_Prescaler>

	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 0);

	return 1;
}
 8003e3a:	2001      	movs	r0, #1
 8003e3c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	for(uint8_t i = 0; i < 129; i++){ //check from period = 264 to 128 - there will be a prescaler for every non-prime value of N
 8003e3e:	3e01      	subs	r6, #1
 8003e40:	b2b6      	uxth	r6, r6
 8003e42:	2e7f      	cmp	r6, #127	@ 0x7f
 8003e44:	d1dd      	bne.n	8003e02 <Input_Capture_Processing+0x2e>
 8003e46:	e7eb      	b.n	8003e20 <Input_Capture_Processing+0x4c>
 8003e48:	20000d28 	.word	0x20000d28

08003e4c <Start_IC_TIM>:
	}

	return ok;
}

uint8_t Start_IC_TIM(TIM_HandleTypeDef *TIM, uint32_t IC_TIM_channel){
 8003e4c:	b570      	push	{r4, r5, r6, lr}

	uint8_t ok_AND = HAL_TIM_Base_Start_IT(&htim2);
 8003e4e:	4e09      	ldr	r6, [pc, #36]	@ (8003e74 <Start_IC_TIM+0x28>)
uint8_t Start_IC_TIM(TIM_HandleTypeDef *TIM, uint32_t IC_TIM_channel){
 8003e50:	000d      	movs	r5, r1
	uint8_t ok_AND = HAL_TIM_Base_Start_IT(&htim2);
 8003e52:	0030      	movs	r0, r6
 8003e54:	f003 f890 	bl	8006f78 <HAL_TIM_Base_Start_IT>
	ok_AND &= HAL_TIM_IC_Start_IT(&htim2, IC_TIM_channel);
 8003e58:	0029      	movs	r1, r5
	uint8_t ok_AND = HAL_TIM_Base_Start_IT(&htim2);
 8003e5a:	0004      	movs	r4, r0
	ok_AND &= HAL_TIM_IC_Start_IT(&htim2, IC_TIM_channel);
 8003e5c:	0030      	movs	r0, r6
 8003e5e:	f003 fe23 	bl	8007aa8 <HAL_TIM_IC_Start_IT>
 8003e62:	4004      	ands	r4, r0
 8003e64:	b2e4      	uxtb	r4, r4

	if(ok_AND != HAL_OK){
 8003e66:	2c00      	cmp	r4, #0
 8003e68:	d001      	beq.n	8003e6e <Start_IC_TIM+0x22>

		Error_Handler();
 8003e6a:	f7fd fd7d 	bl	8001968 <Error_Handler>
	}

	return ok_AND;
}
 8003e6e:	0020      	movs	r0, r4
 8003e70:	bd70      	pop	{r4, r5, r6, pc}
 8003e72:	46c0      	nop			@ (mov r8, r8)
 8003e74:	20000890 	.word	0x20000890

08003e78 <Start_Input_Capture_Timer>:
uint8_t Start_Input_Capture_Timer(void){
 8003e78:	b510      	push	{r4, lr}
	uint8_t ok = Start_IC_TIM(&htim2, TIM_CHANNEL_1);
 8003e7a:	2100      	movs	r1, #0
 8003e7c:	4804      	ldr	r0, [pc, #16]	@ (8003e90 <Start_Input_Capture_Timer+0x18>)
 8003e7e:	f7ff ffe5 	bl	8003e4c <Start_IC_TIM>
 8003e82:	1e04      	subs	r4, r0, #0
	if(ok != HAL_OK){
 8003e84:	d001      	beq.n	8003e8a <Start_Input_Capture_Timer+0x12>
		Error_Handler();
 8003e86:	f7fd fd6f 	bl	8001968 <Error_Handler>
}
 8003e8a:	0020      	movs	r0, r4
 8003e8c:	bd10      	pop	{r4, pc}
 8003e8e:	46c0      	nop			@ (mov r8, r8)
 8003e90:	20000890 	.word	0x20000890

08003e94 <Copy_Params_Structs>:

uint8_t Copy_Params_Structs(struct Params *src_ptr, struct Params *dst_ptr){
 8003e94:	0003      	movs	r3, r0
 8003e96:	b510      	push	{r4, lr}
 8003e98:	0008      	movs	r0, r1

	*dst_ptr = *src_ptr;
 8003e9a:	2224      	movs	r2, #36	@ 0x24
 8003e9c:	0019      	movs	r1, r3
 8003e9e:	f004 fe41 	bl	8008b24 <memcpy>

	return 1;
}
 8003ea2:	2001      	movs	r0, #1
 8003ea4:	bd10      	pop	{r4, pc}
	...

08003ea8 <Start_Measurement_Reelapse_Timer>:

uint8_t Start_Measurement_Reelapse_Timer(void){
 8003ea8:	b510      	push	{r4, lr}

	Stop_OC_TIM(&htim3, TIM_CHANNEL_1);
 8003eaa:	4c08      	ldr	r4, [pc, #32]	@ (8003ecc <Start_Measurement_Reelapse_Timer+0x24>)
 8003eac:	2100      	movs	r1, #0
 8003eae:	0020      	movs	r0, r4
 8003eb0:	f000 fe35 	bl	8004b1e <Stop_OC_TIM>
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	6822      	ldr	r2, [r4, #0]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, interrupt_period);
 8003eb8:	4b05      	ldr	r3, [pc, #20]	@ (8003ed0 <Start_Measurement_Reelapse_Timer+0x28>)
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8003eba:	6251      	str	r1, [r2, #36]	@ 0x24
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, interrupt_period);
 8003ebc:	881b      	ldrh	r3, [r3, #0]
	Start_OC_TIM(&htim3, TIM_CHANNEL_1);
 8003ebe:	0020      	movs	r0, r4
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, interrupt_period);
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	6353      	str	r3, [r2, #52]	@ 0x34
	Start_OC_TIM(&htim3, TIM_CHANNEL_1);
 8003ec4:	f000 fe0f 	bl	8004ae6 <Start_OC_TIM>

	return 1;
}
 8003ec8:	2001      	movs	r0, #1
 8003eca:	bd10      	pop	{r4, pc}
 8003ecc:	200007d4 	.word	0x200007d4
 8003ed0:	20000c7a 	.word	0x20000c7a

08003ed4 <Begin_Input_Capture_Measurement>:

uint8_t Begin_Input_Capture_Measurement(void){

	__HAL_TIM_SET_COUNTER(&htim2, 0); //begin measurement
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	4b02      	ldr	r3, [pc, #8]	@ (8003ee0 <Begin_Input_Capture_Measurement+0xc>)

	return 1;
}
 8003ed8:	2001      	movs	r0, #1
	__HAL_TIM_SET_COUNTER(&htim2, 0); //begin measurement
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8003ede:	4770      	bx	lr
 8003ee0:	20000890 	.word	0x20000890

08003ee4 <main>:

//INCLUDES
#include "main.h"

int __attribute__((optimize("O0")))main(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	af00      	add	r7, sp, #0
	//SYSTEM INIT
	System_Init();
 8003ee8:	f7fd fd40 	bl	800196c <System_Init>

	//STARTUP
	Startup();
 8003eec:	f000 f960 	bl	80041b0 <Startup>

	while (1)
	{
		Check_Software_Timers();
 8003ef0:	f000 fe32 	bl	8004b58 <Check_Software_Timers>

		if(Get_Status_Bit(&statuses, DMA_To_Start) == YES){
 8003ef4:	2380      	movs	r3, #128	@ 0x80
 8003ef6:	021a      	lsls	r2, r3, #8
 8003ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8003f28 <main+0x44>)
 8003efa:	0011      	movs	r1, r2
 8003efc:	0018      	movs	r0, r3
 8003efe:	f000 ff2a 	bl	8004d56 <Get_Status_Bit>
 8003f02:	0003      	movs	r3, r0
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d1f3      	bne.n	8003ef0 <main+0xc>

			Clear_Status_Bit(&statuses, DMA_To_Start);
 8003f08:	2380      	movs	r3, #128	@ 0x80
 8003f0a:	021a      	lsls	r2, r3, #8
 8003f0c:	4b06      	ldr	r3, [pc, #24]	@ (8003f28 <main+0x44>)
 8003f0e:	0011      	movs	r1, r2
 8003f10:	0018      	movs	r0, r3
 8003f12:	f000 ff40 	bl	8004d96 <Clear_Status_Bit>
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions);
 8003f16:	4b05      	ldr	r3, [pc, #20]	@ (8003f2c <main+0x48>)
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	001a      	movs	r2, r3
 8003f1c:	4904      	ldr	r1, [pc, #16]	@ (8003f30 <main+0x4c>)
 8003f1e:	4b05      	ldr	r3, [pc, #20]	@ (8003f34 <main+0x50>)
 8003f20:	0018      	movs	r0, r3
 8003f22:	f001 fb43 	bl	80055ac <HAL_ADC_Start_DMA>
		Check_Software_Timers();
 8003f26:	e7e3      	b.n	8003ef0 <main+0xc>
 8003f28:	20000d28 	.word	0x20000d28
 8003f2c:	08008b84 	.word	0x08008b84
 8003f30:	20000d10 	.word	0x20000d10
 8003f34:	20000bdc 	.word	0x20000bdc

08003f38 <Start_PWM_Gen_Timer_Main_and_Secondary_Oscillators>:
								.duty_delay_line_start_offset = 1,  //initial value is 1st index - to give us space to fill index 0
								.duty_delay_line_finish_offset = FINAL_INDEX + 1}; //initial value is 512th index, one larger than the index of the final sample

//FUNCTION DEFINITIONS
uint8_t Start_PWM_Gen_Timer_Main_and_Secondary_Oscillators(TIM_HandleTypeDef *TIM, uint32_t PWM_TIM_channel_1, uint32_t PWM_TIM_channel_2)
{
 8003f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f3a:	0016      	movs	r6, r2
 8003f3c:	0005      	movs	r5, r0
 8003f3e:	000f      	movs	r7, r1
	uint8_t ok_OR = 0;
	ok_OR |= HAL_TIM_Base_Start(TIM);
 8003f40:	f002 ffee 	bl	8006f20 <HAL_TIM_Base_Start>
	ok_OR |= HAL_TIM_PWM_Start(TIM, PWM_TIM_channel_1); //start PWM
 8003f44:	0039      	movs	r1, r7
	ok_OR |= HAL_TIM_Base_Start(TIM);
 8003f46:	0004      	movs	r4, r0
	ok_OR |= HAL_TIM_PWM_Start(TIM, PWM_TIM_channel_1); //start PWM
 8003f48:	0028      	movs	r0, r5
 8003f4a:	f003 fcc3 	bl	80078d4 <HAL_TIM_PWM_Start>
	ok_OR |= HAL_TIM_PWM_Start(TIM, PWM_TIM_channel_2); //start PWM
 8003f4e:	0031      	movs	r1, r6
	ok_OR |= HAL_TIM_PWM_Start(TIM, PWM_TIM_channel_1); //start PWM
 8003f50:	4304      	orrs	r4, r0
	ok_OR |= HAL_TIM_PWM_Start(TIM, PWM_TIM_channel_2); //start PWM
 8003f52:	0028      	movs	r0, r5
 8003f54:	f003 fcbe 	bl	80078d4 <HAL_TIM_PWM_Start>
	ok_OR |= HAL_TIM_PWM_Start(TIM, PWM_TIM_channel_1); //start PWM
 8003f58:	b2e4      	uxtb	r4, r4
	ok_OR |= HAL_TIM_PWM_Start(TIM, PWM_TIM_channel_2); //start PWM
 8003f5a:	4304      	orrs	r4, r0
 8003f5c:	b2e4      	uxtb	r4, r4

	if(ok_OR != HAL_OK){
 8003f5e:	2c00      	cmp	r4, #0
 8003f60:	d001      	beq.n	8003f66 <Start_PWM_Gen_Timer_Main_and_Secondary_Oscillators+0x2e>

		Error_Handler();
 8003f62:	f7fd fd01 	bl	8001968 <Error_Handler>
	}

	return ok_OR;
}
 8003f66:	0020      	movs	r0, r4
 8003f68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003f6c <Start_Freq_Gen_Timer>:

uint8_t Start_Freq_Gen_Timer(void)
{
 8003f6c:	b510      	push	{r4, lr}
	uint8_t ok = Start_OC_TIM(&htim16, TIM_CHANNEL_1); //start freq. gen.
 8003f6e:	2100      	movs	r1, #0
 8003f70:	4804      	ldr	r0, [pc, #16]	@ (8003f84 <Start_Freq_Gen_Timer+0x18>)
 8003f72:	f000 fdb8 	bl	8004ae6 <Start_OC_TIM>
 8003f76:	1e04      	subs	r4, r0, #0

	if(ok != HAL_OK){
 8003f78:	d001      	beq.n	8003f7e <Start_Freq_Gen_Timer+0x12>

		Error_Handler();
 8003f7a:	f7fd fcf5 	bl	8001968 <Error_Handler>
	}

	return ok;
}
 8003f7e:	0020      	movs	r0, r4
 8003f80:	bd10      	pop	{r4, pc}
 8003f82:	46c0      	nop			@ (mov r8, r8)
 8003f84:	2000094c 	.word	0x2000094c

08003f88 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler>:

	uint32_t speed_control = 0;
	uint8_t how_many_128 = 0;

    //speed_control = (speed_adc_10_bit/1024)*'range macro'
    speed_control = params_ptr->speed * NUMBER_OF_FREQUENCY_STEPS;
 8003f88:	8902      	ldrh	r2, [r0, #8]
 8003f8a:	4b08      	ldr	r3, [pc, #32]	@ (8003fac <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0x24>)
 8003f8c:	4353      	muls	r3, r2
    speed_control = speed_control >> SPEED_ADC_RESOLUTION;

    how_many_128 = (uint8_t)(speed_control >> 7); //divide by 128, i.e. return how many 128s go into the speed_control
 8003f8e:	0c5a      	lsrs	r2, r3, #17
    params_ptr->raw_start_value = (uint16_t)(speed_control - (uint16_t)(how_many_128 << 7)); //how_many_128*128
 8003f90:	b2d1      	uxtb	r1, r2
 8003f92:	01c9      	lsls	r1, r1, #7
    speed_control = speed_control >> SPEED_ADC_RESOLUTION;
 8003f94:	0a9b      	lsrs	r3, r3, #10
    params_ptr->raw_start_value = (uint16_t)(speed_control - (uint16_t)(how_many_128 << 7)); //how_many_128*128
 8003f96:	1a5b      	subs	r3, r3, r1
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	8243      	strh	r3, [r0, #18]
    params_ptr->raw_prescaler = SLOWEST_SPEED_PRESCALER >> how_many_128;
 8003f9c:	2380      	movs	r3, #128	@ 0x80
 8003f9e:	b2d2      	uxtb	r2, r2
 8003fa0:	00db      	lsls	r3, r3, #3
 8003fa2:	4113      	asrs	r3, r2
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	8343      	strh	r3, [r0, #26]

    return 1;
}
 8003fa8:	2001      	movs	r0, #1
 8003faa:	4770      	bx	lr
 8003fac:	00000283 	.word	0x00000283

08003fb0 <Set_Oscillator_Values>:
uint8_t Set_Oscillator_Values(struct Params* params_ptr){

	////////////////////////////////////////////////////////
	//SET THE CURRENT(prev) VALUES FOR THE MAIN OSCILLATOR//
	////////////////////////////////////////////////////////
	__HAL_TIM_SET_AUTORELOAD(&htim16, params_ptr->final_ARR);
 8003fb0:	4909      	ldr	r1, [pc, #36]	@ (8003fd8 <Set_Oscillator_Values+0x28>)
 8003fb2:	8b03      	ldrh	r3, [r0, #24]
 8003fb4:	680a      	ldr	r2, [r1, #0]
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003fba:	8b03      	ldrh	r3, [r0, #24]
 8003fbc:	60cb      	str	r3, [r1, #12]
	__HAL_TIM_SET_PRESCALER(&htim16, params_ptr->final_prescaler_minus_one); //have to take one off the divisor
 8003fbe:	8bc3      	ldrh	r3, [r0, #30]
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	6293      	str	r3, [r2, #40]	@ 0x28

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, params_ptr->prev_duty); //updates the CCR register of TIM14, which sets duty, i.e. the ON time relative to the total period which is set by the ARR.
 8003fc4:	4a05      	ldr	r2, [pc, #20]	@ (8003fdc <Set_Oscillator_Values+0x2c>)
 8003fc6:	8843      	ldrh	r3, [r0, #2]
 8003fc8:	6812      	ldr	r2, [r2, #0]
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	6393      	str	r3, [r2, #56]	@ 0x38

	/////////////////////////////////////////////////////////////
	//SET THE CURRENT(prev) VALUES FOR THE SECONDARY OSCILLATOR//
	/////////////////////////////////////////////////////////////
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, params_ptr->duty_delayed); //updates the CCR register of TIM14, which sets duty, i.e. the ON time relative to the total period which is set by the ARR.
 8003fce:	8883      	ldrh	r3, [r0, #4]

	return 1;
}
 8003fd0:	2001      	movs	r0, #1
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, params_ptr->duty_delayed); //updates the CCR register of TIM14, which sets duty, i.e. the ON time relative to the total period which is set by the ARR.
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8003fd6:	4770      	bx	lr
 8003fd8:	2000094c 	.word	0x2000094c
 8003fdc:	20000718 	.word	0x20000718

08003fe0 <Calculate_Next_Main_Oscillator_Values>:

uint8_t Calculate_Next_Main_Oscillator_Values(struct Params* params_ptr, enum Next_Values_Processing_Mode mode){

	if(mode == REGULAR_MODE){
 8003fe0:	2900      	cmp	r1, #0
 8003fe2:	d128      	bne.n	8004036 <Calculate_Next_Main_Oscillator_Values+0x56>

		params_ptr->index++;
 8003fe4:	89c3      	ldrh	r3, [r0, #14]
 8003fe6:	3301      	adds	r3, #1
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	81c3      	strh	r3, [r0, #14]

		if(params_ptr->index == FINAL_INDEX + 1){
 8003fec:	2380      	movs	r3, #128	@ 0x80
 8003fee:	89c2      	ldrh	r2, [r0, #14]
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d100      	bne.n	8003ff8 <Calculate_Next_Main_Oscillator_Values+0x18>
			params_ptr->index = 0;
 8003ff6:	81c1      	strh	r1, [r0, #14]
		}

		if(params_ptr->index == FIRST_QUADRANT_START_INDEX){
 8003ff8:	89c2      	ldrh	r2, [r0, #14]
 8003ffa:	b293      	uxth	r3, r2
 8003ffc:	2a00      	cmp	r2, #0
 8003ffe:	d101      	bne.n	8004004 <Calculate_Next_Main_Oscillator_Values+0x24>
		}
	}
	else if(mode == STARTUP_MODE){

		if(params_ptr->index == FIRST_QUADRANT_START_INDEX){
			params_ptr->quadrant = FIRST_QUADRANT;
 8004000:	7443      	strb	r3, [r0, #17]
 8004002:	e005      	b.n	8004010 <Calculate_Next_Main_Oscillator_Values+0x30>
		else if(params_ptr->index == SECOND_QUADRANT_START_INDEX){
 8004004:	89c3      	ldrh	r3, [r0, #14]
 8004006:	2b80      	cmp	r3, #128	@ 0x80
 8004008:	d104      	bne.n	8004014 <Calculate_Next_Main_Oscillator_Values+0x34>
			params_ptr->quadrant = SECOND_QUADRANT;
 800400a:	3b7f      	subs	r3, #127	@ 0x7f
 800400c:	7443      	strb	r3, [r0, #17]
			params_ptr->halfcycle = FIRST_HALFCYCLE;
 800400e:	2300      	movs	r3, #0
			params_ptr->halfcycle = FIRST_HALFCYCLE;
 8004010:	7403      	strb	r3, [r0, #16]
 8004012:	e022      	b.n	800405a <Calculate_Next_Main_Oscillator_Values+0x7a>
		else if(params_ptr->index == THIRD_QUADRANT_START_INDEX){
 8004014:	2380      	movs	r3, #128	@ 0x80
 8004016:	89c2      	ldrh	r2, [r0, #14]
 8004018:	005b      	lsls	r3, r3, #1
 800401a:	429a      	cmp	r2, r3
 800401c:	d103      	bne.n	8004026 <Calculate_Next_Main_Oscillator_Values+0x46>
			params_ptr->quadrant = CURRENT_QUADRANT_SINE_OR_TRI_SYNCED;
 800401e:	2300      	movs	r3, #0
 8004020:	7443      	strb	r3, [r0, #17]
			params_ptr->halfcycle = CURRENT_HALFCYCLE_SINE_OR_TRI_SYNCED;
 8004022:	3301      	adds	r3, #1
 8004024:	e7f4      	b.n	8004010 <Calculate_Next_Main_Oscillator_Values+0x30>
		else if(params_ptr->index == FOURTH_QUADRANT_START_INDEX){
 8004026:	23c0      	movs	r3, #192	@ 0xc0
 8004028:	89c2      	ldrh	r2, [r0, #14]
 800402a:	005b      	lsls	r3, r3, #1
 800402c:	429a      	cmp	r2, r3
 800402e:	d114      	bne.n	800405a <Calculate_Next_Main_Oscillator_Values+0x7a>
			params_ptr->quadrant = SECOND_QUADRANT;
 8004030:	3b80      	subs	r3, #128	@ 0x80
 8004032:	3bff      	subs	r3, #255	@ 0xff
 8004034:	e7e4      	b.n	8004000 <Calculate_Next_Main_Oscillator_Values+0x20>
	else if(mode == IP_CAPTURE_MODE){
 8004036:	2901      	cmp	r1, #1
 8004038:	d119      	bne.n	800406e <Calculate_Next_Main_Oscillator_Values+0x8e>
		if(params_ptr->waveshape == SINE_MODE || params_ptr->waveshape == TRIANGLE_MODE){
 800403a:	7983      	ldrb	r3, [r0, #6]
 800403c:	2b01      	cmp	r3, #1
 800403e:	d002      	beq.n	8004046 <Calculate_Next_Main_Oscillator_Values+0x66>
 8004040:	7983      	ldrb	r3, [r0, #6]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d103      	bne.n	800404e <Calculate_Next_Main_Oscillator_Values+0x6e>
			params_ptr->index = SINE_OR_TRIANGLE_WAVE_TEMPO_PERCEIVED_APEX_INDEX;
 8004046:	23a7      	movs	r3, #167	@ 0xa7
 8004048:	005b      	lsls	r3, r3, #1
 800404a:	81c3      	strh	r3, [r0, #14]
 800404c:	e7e7      	b.n	800401e <Calculate_Next_Main_Oscillator_Values+0x3e>
			params_ptr->index = SQUARE_WAVE_TEMPO_APEX_INDEX;
 800404e:	2380      	movs	r3, #128	@ 0x80
 8004050:	005b      	lsls	r3, r3, #1
 8004052:	81c3      	strh	r3, [r0, #14]
			params_ptr->quadrant = CURRENT_QUADRANT_SQUARE_SYNCED;
 8004054:	2300      	movs	r3, #0
 8004056:	7443      	strb	r3, [r0, #17]
			params_ptr->halfcycle = CURRENT_HALFCYCLE_SQUARE_SYNCED;
 8004058:	7401      	strb	r1, [r0, #16]
		}
	}

	//ONCE INDEX IS SET, FIND THE DUTY VALUE
	if(params_ptr->waveshape == TRIANGLE_MODE){
 800405a:	7983      	ldrb	r3, [r0, #6]
 800405c:	4a1d      	ldr	r2, [pc, #116]	@ (80040d4 <Calculate_Next_Main_Oscillator_Values+0xf4>)
 800405e:	2b00      	cmp	r3, #0
 8004060:	d10c      	bne.n	800407c <Calculate_Next_Main_Oscillator_Values+0x9c>
		params_ptr->duty = tri_wavetable[params_ptr->index];
 8004062:	89c1      	ldrh	r1, [r0, #14]
 8004064:	4b1c      	ldr	r3, [pc, #112]	@ (80040d8 <Calculate_Next_Main_Oscillator_Values+0xf8>)
	}
	else if(params_ptr->waveshape == SINE_MODE){
		params_ptr->duty = sine_wavetable[params_ptr->index];
 8004066:	0049      	lsls	r1, r1, #1
 8004068:	5acb      	ldrh	r3, [r1, r3]
	}
	else if((params_ptr->waveshape == SQUARE_MODE) && (params_ptr->index < THIRD_QUADRANT_START_INDEX)){
		params_ptr->duty = PWM_DUTY_VALUE_MAX;
	}
	else if((params_ptr->waveshape == SQUARE_MODE) && (params_ptr->index >= THIRD_QUADRANT_START_INDEX)){
		params_ptr->duty = PWM_DUTY_VALUE_MIN;
 800406a:	8003      	strh	r3, [r0, #0]
 800406c:	e013      	b.n	8004096 <Calculate_Next_Main_Oscillator_Values+0xb6>
	else if(mode == STARTUP_MODE){
 800406e:	2902      	cmp	r1, #2
 8004070:	d1f3      	bne.n	800405a <Calculate_Next_Main_Oscillator_Values+0x7a>
		if(params_ptr->index == FIRST_QUADRANT_START_INDEX){
 8004072:	89c2      	ldrh	r2, [r0, #14]
 8004074:	b293      	uxth	r3, r2
 8004076:	2a00      	cmp	r2, #0
 8004078:	d1ef      	bne.n	800405a <Calculate_Next_Main_Oscillator_Values+0x7a>
 800407a:	e7c1      	b.n	8004000 <Calculate_Next_Main_Oscillator_Values+0x20>
	else if(params_ptr->waveshape == SINE_MODE){
 800407c:	7983      	ldrb	r3, [r0, #6]
 800407e:	2b01      	cmp	r3, #1
 8004080:	d102      	bne.n	8004088 <Calculate_Next_Main_Oscillator_Values+0xa8>
		params_ptr->duty = sine_wavetable[params_ptr->index];
 8004082:	89c1      	ldrh	r1, [r0, #14]
 8004084:	4b15      	ldr	r3, [pc, #84]	@ (80040dc <Calculate_Next_Main_Oscillator_Values+0xfc>)
 8004086:	e7ee      	b.n	8004066 <Calculate_Next_Main_Oscillator_Values+0x86>
	else if((params_ptr->waveshape == SQUARE_MODE) && (params_ptr->index < THIRD_QUADRANT_START_INDEX)){
 8004088:	7983      	ldrb	r3, [r0, #6]
 800408a:	2b02      	cmp	r3, #2
 800408c:	d10f      	bne.n	80040ae <Calculate_Next_Main_Oscillator_Values+0xce>
 800408e:	89c3      	ldrh	r3, [r0, #14]
 8004090:	2bff      	cmp	r3, #255	@ 0xff
 8004092:	d80c      	bhi.n	80040ae <Calculate_Next_Main_Oscillator_Values+0xce>
		params_ptr->duty = PWM_DUTY_VALUE_MAX;
 8004094:	8002      	strh	r2, [r0, #0]

	//APPLY DEPTH
	#if DEPTH_ON_OR_OFF == 1

		//Apply Depth
		if(params_ptr->depth == ((1 << DEPTH_ADC_RESOLUTION) - 1)){ //255
 8004096:	7a83      	ldrb	r3, [r0, #10]
 8004098:	2b7f      	cmp	r3, #127	@ 0x7f
 800409a:	d110      	bne.n	80040be <Calculate_Next_Main_Oscillator_Values+0xde>
			params_ptr->duty = PWM_DUTY_VALUE_MAX - params_ptr->duty;
 800409c:	8803      	ldrh	r3, [r0, #0]
		else if(params_ptr->depth != 0){

			//duty = 1023 - duty*(current_depth >> 8);
			uint32_t multiply_product = 0;
			multiply_product = (params_ptr->duty) * (params_ptr->depth);
			params_ptr->duty = PWM_DUTY_VALUE_MAX - (multiply_product >> DEPTH_ADC_RESOLUTION);
 800409e:	1ad3      	subs	r3, r2, r3
 80040a0:	b29b      	uxth	r3, r3
 80040a2:	8003      	strh	r3, [r0, #0]
		}

	#endif

	//SET THE NEXT VALUE FOR THE MAIN OSCILLATOR
	params_ptr->prev_duty = params_ptr->duty;
 80040a4:	8803      	ldrh	r3, [r0, #0]
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	8043      	strh	r3, [r0, #2]

	return 1;
}
 80040aa:	2001      	movs	r0, #1
 80040ac:	4770      	bx	lr
	else if((params_ptr->waveshape == SQUARE_MODE) && (params_ptr->index >= THIRD_QUADRANT_START_INDEX)){
 80040ae:	7983      	ldrb	r3, [r0, #6]
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d1f0      	bne.n	8004096 <Calculate_Next_Main_Oscillator_Values+0xb6>
 80040b4:	89c3      	ldrh	r3, [r0, #14]
 80040b6:	2bff      	cmp	r3, #255	@ 0xff
 80040b8:	d9ed      	bls.n	8004096 <Calculate_Next_Main_Oscillator_Values+0xb6>
		params_ptr->duty = PWM_DUTY_VALUE_MIN;
 80040ba:	2300      	movs	r3, #0
 80040bc:	e7d5      	b.n	800406a <Calculate_Next_Main_Oscillator_Values+0x8a>
		else if(params_ptr->depth != 0){
 80040be:	7a83      	ldrb	r3, [r0, #10]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d004      	beq.n	80040ce <Calculate_Next_Main_Oscillator_Values+0xee>
			multiply_product = (params_ptr->duty) * (params_ptr->depth);
 80040c4:	8801      	ldrh	r1, [r0, #0]
 80040c6:	7a83      	ldrb	r3, [r0, #10]
 80040c8:	434b      	muls	r3, r1
			params_ptr->duty = PWM_DUTY_VALUE_MAX - (multiply_product >> DEPTH_ADC_RESOLUTION);
 80040ca:	09db      	lsrs	r3, r3, #7
 80040cc:	e7e7      	b.n	800409e <Calculate_Next_Main_Oscillator_Values+0xbe>
			params_ptr->duty = PWM_DUTY_VALUE_MAX; //if depth is 0, just output 1023
 80040ce:	8002      	strh	r2, [r0, #0]
 80040d0:	e7e8      	b.n	80040a4 <Calculate_Next_Main_Oscillator_Values+0xc4>
 80040d2:	46c0      	nop			@ (mov r8, r8)
 80040d4:	000003ff 	.word	0x000003ff
 80040d8:	08008b86 	.word	0x08008b86
 80040dc:	08008f86 	.word	0x08008f86

080040e0 <Write_Next_Main_Oscillator_Values_to_Delay_Line>:

uint8_t Write_Next_Main_Oscillator_Values_to_Delay_Line(struct Params* params_ptr, struct Delay_Line* delay_line_ptr){
 80040e0:	b530      	push	{r4, r5, lr}

	//STORE THE VALUES IN THE APPROPRIATE '0TH - 1' INDEX RELATIVE TO THE START POINTER
		if(delay_line_ptr->duty_delay_line_start_offset != 0){
 80040e2:	4b20      	ldr	r3, [pc, #128]	@ (8004164 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x84>)
 80040e4:	5aca      	ldrh	r2, [r1, r3]
 80040e6:	2a00      	cmp	r2, #0
 80040e8:	d011      	beq.n	800410e <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x2e>
			delay_line_ptr->duty_delay_line_storage_array[delay_line_ptr->duty_delay_line_start_offset - 1] = params_ptr->duty;
 80040ea:	5aca      	ldrh	r2, [r1, r3]
 80040ec:	8804      	ldrh	r4, [r0, #0]
 80040ee:	3a01      	subs	r2, #1
 80040f0:	b2a4      	uxth	r4, r4
 80040f2:	0052      	lsls	r2, r2, #1
 80040f4:	5254      	strh	r4, [r2, r1]
		else{
			delay_line_ptr->duty_delay_line_storage_array[FINAL_INDEX + 1] = params_ptr->duty;
		}

		//DECREMENT THE START AND FINISH POINTERS
		if(delay_line_ptr->duty_delay_line_start_offset == 0){
 80040f6:	2480      	movs	r4, #128	@ 0x80
 80040f8:	5acd      	ldrh	r5, [r1, r3]
 80040fa:	4a1b      	ldr	r2, [pc, #108]	@ (8004168 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x88>)
 80040fc:	00a4      	lsls	r4, r4, #2
 80040fe:	2d00      	cmp	r5, #0
 8004100:	d10b      	bne.n	800411a <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x3a>
		else if(delay_line_ptr->duty_delay_line_finish_offset == 0){
			delay_line_ptr->duty_delay_line_finish_offset = FINAL_INDEX + 1;
			delay_line_ptr->duty_delay_line_start_offset = delay_line_ptr->duty_delay_line_start_offset - 1;
		}
		else{
			delay_line_ptr->duty_delay_line_start_offset = delay_line_ptr->duty_delay_line_start_offset - 1;
 8004102:	52cc      	strh	r4, [r1, r3]
			delay_line_ptr->duty_delay_line_finish_offset = delay_line_ptr->duty_delay_line_finish_offset - 1;
 8004104:	5a8c      	ldrh	r4, [r1, r2]
 8004106:	3c01      	subs	r4, #1
 8004108:	b2a4      	uxth	r4, r4
 800410a:	528c      	strh	r4, [r1, r2]
 800410c:	e00d      	b.n	800412a <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x4a>
			delay_line_ptr->duty_delay_line_storage_array[FINAL_INDEX + 1] = params_ptr->duty;
 800410e:	2480      	movs	r4, #128	@ 0x80
 8004110:	8802      	ldrh	r2, [r0, #0]
 8004112:	00e4      	lsls	r4, r4, #3
 8004114:	b292      	uxth	r2, r2
 8004116:	530a      	strh	r2, [r1, r4]
 8004118:	e7ed      	b.n	80040f6 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x16>
		else if(delay_line_ptr->duty_delay_line_finish_offset == 0){
 800411a:	5a8d      	ldrh	r5, [r1, r2]
 800411c:	2d00      	cmp	r5, #0
 800411e:	d117      	bne.n	8004150 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x70>
			delay_line_ptr->duty_delay_line_finish_offset = FINAL_INDEX + 1;
 8004120:	528c      	strh	r4, [r1, r2]
			delay_line_ptr->duty_delay_line_start_offset = delay_line_ptr->duty_delay_line_start_offset - 1;
 8004122:	5aca      	ldrh	r2, [r1, r3]
 8004124:	3a01      	subs	r2, #1
 8004126:	b292      	uxth	r2, r2
 8004128:	52ca      	strh	r2, [r1, r3]
		}

		//DETERMINE THE DELAYED WAVE'S VALUES
		if(delay_line_ptr->duty_delay_line_start_offset + params_ptr->duty_delay_line_read_pointer_offset > FINAL_INDEX + 1){ //if the desired starting index falls off the end of the array
 800412a:	5aca      	ldrh	r2, [r1, r3]
 800412c:	8c44      	ldrh	r4, [r0, #34]	@ 0x22
			params_ptr->duty_delayed = *(delay_line_ptr->duty_delay_line_storage_array + (delay_line_ptr->duty_delay_line_start_offset + params_ptr->duty_delay_line_read_pointer_offset - (FINAL_INDEX + 1)));
 800412e:	5acb      	ldrh	r3, [r1, r3]
		if(delay_line_ptr->duty_delay_line_start_offset + params_ptr->duty_delay_line_read_pointer_offset > FINAL_INDEX + 1){ //if the desired starting index falls off the end of the array
 8004130:	1912      	adds	r2, r2, r4
 8004132:	2480      	movs	r4, #128	@ 0x80
 8004134:	00a4      	lsls	r4, r4, #2
 8004136:	42a2      	cmp	r2, r4
 8004138:	dd0e      	ble.n	8004158 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x78>
			params_ptr->duty_delayed = *(delay_line_ptr->duty_delay_line_storage_array + (delay_line_ptr->duty_delay_line_start_offset + params_ptr->duty_delay_line_read_pointer_offset - (FINAL_INDEX + 1)));
 800413a:	8c42      	ldrh	r2, [r0, #34]	@ 0x22
 800413c:	189b      	adds	r3, r3, r2
 800413e:	4a0b      	ldr	r2, [pc, #44]	@ (800416c <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x8c>)
 8004140:	189b      	adds	r3, r3, r2
 8004142:	005b      	lsls	r3, r3, #1
 8004144:	18cb      	adds	r3, r1, r3
 8004146:	881b      	ldrh	r3, [r3, #0]
		}
		else{
			params_ptr->duty_delayed = *(delay_line_ptr->duty_delay_line_storage_array + delay_line_ptr->duty_delay_line_start_offset + params_ptr->duty_delay_line_read_pointer_offset);
 8004148:	b29b      	uxth	r3, r3
 800414a:	8083      	strh	r3, [r0, #4]
		}

	return 1;
}
 800414c:	2001      	movs	r0, #1
 800414e:	bd30      	pop	{r4, r5, pc}
			delay_line_ptr->duty_delay_line_start_offset = delay_line_ptr->duty_delay_line_start_offset - 1;
 8004150:	5acc      	ldrh	r4, [r1, r3]
 8004152:	3c01      	subs	r4, #1
 8004154:	b2a4      	uxth	r4, r4
 8004156:	e7d4      	b.n	8004102 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x22>
			params_ptr->duty_delayed = *(delay_line_ptr->duty_delay_line_storage_array + delay_line_ptr->duty_delay_line_start_offset + params_ptr->duty_delay_line_read_pointer_offset);
 8004158:	8c42      	ldrh	r2, [r0, #34]	@ 0x22
 800415a:	189b      	adds	r3, r3, r2
 800415c:	005b      	lsls	r3, r3, #1
 800415e:	18c9      	adds	r1, r1, r3
 8004160:	880b      	ldrh	r3, [r1, #0]
 8004162:	e7f1      	b.n	8004148 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x68>
 8004164:	00000402 	.word	0x00000402
 8004168:	00000404 	.word	0x00000404
 800416c:	7ffffe00 	.word	0x7ffffe00

08004170 <Process_ADC_Conversion_Values>:

uint8_t Process_ADC_Conversion_Values(struct Params* params_ptr, volatile uint16_t* ADCResultsDMA_ptr){

	//GET WAVESHAPE
	uint16_t ADC_result = ADCResultsDMA_ptr[WAVESHAPE_ADC_RESULT_INDEX] >> 5; //set ADC_Result to waveshape index value, truncate to 7-bit
 8004170:	880b      	ldrh	r3, [r1, #0]
 8004172:	095b      	lsrs	r3, r3, #5

	if(ADC_result <= TRIANGLE_MODE_ADC_THRESHOLD){
 8004174:	2b2a      	cmp	r3, #42	@ 0x2a
 8004176:	d813      	bhi.n	80041a0 <Process_ADC_Conversion_Values+0x30>
		params_ptr->waveshape = TRIANGLE_MODE; //triangle wave
 8004178:	2300      	movs	r3, #0
	}
	else if (ADC_result <= SINE_MODE_ADC_THRESHOLD){
		params_ptr->waveshape = SINE_MODE; //sine wave
	}
	else if (ADC_result <= SQUARE_MODE_ADC_THRESHOLD){
		params_ptr->waveshape = SQUARE_MODE; //square wave
 800417a:	7183      	strb	r3, [r0, #6]
	}

	//GET SPEED
	uint16_t temp_speed = ADCResultsDMA_ptr[SPEED_ADC_RESULT_INDEX] >> 5; //truncate to 7-bit
 800417c:	884b      	ldrh	r3, [r1, #2]
 800417e:	095b      	lsrs	r3, r3, #5
	temp_speed <<= 3; //convert to 10-bit
 8004180:	00db      	lsls	r3, r3, #3
	params_ptr->speed = temp_speed;
 8004182:	8103      	strh	r3, [r0, #8]

	//GET DEPTH
	#if DEPTH_ON_OR_OFF == ON

		uint8_t temp_depth = ADCResultsDMA_ptr[DEPTH_ADC_RESULT_INDEX] >> 5; //truncate to 7-bit
 8004184:	888b      	ldrh	r3, [r1, #4]
 8004186:	095b      	lsrs	r3, r3, #5
 8004188:	b2db      	uxtb	r3, r3
		params_ptr->depth = temp_depth;
 800418a:	7283      	strb	r3, [r0, #10]
	#endif

	//GET SYMMETRY
	#if SYMMETRY_ON_OR_OFF == ON

		uint16_t temp_symmetry = ADCResultsDMA_ptr[SYMMETRY_ADC_RESULT_INDEX] >> 5; //truncate to 7-bit
 800418c:	88cb      	ldrh	r3, [r1, #6]
 800418e:	095b      	lsrs	r3, r3, #5
		temp_symmetry <<= 1; //convert to 8-bit
 8004190:	005b      	lsls	r3, r3, #1
		params_ptr->symmetry = temp_symmetry;
 8004192:	8183      	strh	r3, [r0, #12]

	#endif

	//GET DELAY LINE READ POINTER OFFSET

	uint16_t temp_delay = ADCResultsDMA_ptr[DUTY_DELAY_LINE_READ_POINTER_OFFSET_ADC_RESULT_INDEX] >> 5; //truncate to 7-bit
 8004194:	890b      	ldrh	r3, [r1, #8]
 8004196:	095b      	lsrs	r3, r3, #5
	temp_delay <<= 2; //convert to 9-bit
 8004198:	009b      	lsls	r3, r3, #2
	params_ptr->duty_delay_line_read_pointer_offset = temp_delay;
 800419a:	8443      	strh	r3, [r0, #34]	@ 0x22

	return 1;
}
 800419c:	2001      	movs	r0, #1
 800419e:	4770      	bx	lr
	else if (ADC_result <= SINE_MODE_ADC_THRESHOLD){
 80041a0:	2b55      	cmp	r3, #85	@ 0x55
 80041a2:	d801      	bhi.n	80041a8 <Process_ADC_Conversion_Values+0x38>
		params_ptr->waveshape = SINE_MODE; //sine wave
 80041a4:	2301      	movs	r3, #1
 80041a6:	e7e8      	b.n	800417a <Process_ADC_Conversion_Values+0xa>
	else if (ADC_result <= SQUARE_MODE_ADC_THRESHOLD){
 80041a8:	2b7f      	cmp	r3, #127	@ 0x7f
 80041aa:	d8e7      	bhi.n	800417c <Process_ADC_Conversion_Values+0xc>
		params_ptr->waveshape = SQUARE_MODE; //square wave
 80041ac:	2302      	movs	r3, #2
 80041ae:	e7e4      	b.n	800417a <Process_ADC_Conversion_Values+0xa>

080041b0 <Startup>:
#include "stm32g0xx_ll_lptim.h"
#include "stm32g0xx_hal_flash.h"

#include "CC_and_PC.h" //for some reason compiler shits itself if this is included in startup.h

uint8_t __attribute__((optimize("O0")))Startup(void){
 80041b0:	b590      	push	{r4, r7, lr}
 80041b2:	b085      	sub	sp, #20
 80041b4:	af02      	add	r7, sp, #8

	//Shouldn't be required now we have a default state set below, even in case flash not programmed //Set_Status_Bit(&statuses, Start_Required_Before_Sync_Mode); //set default mode to requiring START MIDI message before beginning a sync

	HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);
 80041b6:	2007      	movs	r0, #7
 80041b8:	f001 fbb6 	bl	8005928 <HAL_NVIC_DisableIRQ>

	__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE); //make sure the overflow (update) interrupt is enabled for TIM2
 80041bc:	4b5b      	ldr	r3, [pc, #364]	@ (800432c <Startup+0x17c>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	68da      	ldr	r2, [r3, #12]
 80041c2:	4b5a      	ldr	r3, [pc, #360]	@ (800432c <Startup+0x17c>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2101      	movs	r1, #1
 80041c8:	430a      	orrs	r2, r1
 80041ca:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_IT(&htim16, TIM_IT_UPDATE); //make sure the overflow (update) interrupt is enabled for TIM16
 80041cc:	4b58      	ldr	r3, [pc, #352]	@ (8004330 <Startup+0x180>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	68da      	ldr	r2, [r3, #12]
 80041d2:	4b57      	ldr	r3, [pc, #348]	@ (8004330 <Startup+0x180>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	2101      	movs	r1, #1
 80041d8:	430a      	orrs	r2, r1
 80041da:	60da      	str	r2, [r3, #12]

	//SET DEFAULT PIN STATES
	HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1); //latch high the debounced o/p
 80041dc:	2380      	movs	r3, #128	@ 0x80
 80041de:	0099      	lsls	r1, r3, #2
 80041e0:	23a0      	movs	r3, #160	@ 0xa0
 80041e2:	05db      	lsls	r3, r3, #23
 80041e4:	2201      	movs	r2, #1
 80041e6:	0018      	movs	r0, r3
 80041e8:	f001 ff0e 	bl	8006008 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HACK_POT_HIGH_GPIO_Port, HACK_POT_HIGH_Pin, 1);
 80041ec:	2380      	movs	r3, #128	@ 0x80
 80041ee:	0159      	lsls	r1, r3, #5
 80041f0:	23a0      	movs	r3, #160	@ 0xa0
 80041f2:	05db      	lsls	r3, r3, #23
 80041f4:	2201      	movs	r2, #1
 80041f6:	0018      	movs	r0, r3
 80041f8:	f001 ff06 	bl	8006008 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HACK_POT_LOW_GPIO_Port, HACK_POT_LOW_Pin, 0);
 80041fc:	23a0      	movs	r3, #160	@ 0xa0
 80041fe:	05db      	lsls	r3, r3, #23
 8004200:	2200      	movs	r2, #0
 8004202:	2180      	movs	r1, #128	@ 0x80
 8004204:	0018      	movs	r0, r3
 8004206:	f001 feff 	bl	8006008 <HAL_GPIO_WritePin>

	//Point Arrays to Presets
	Initialise_Preset_Arrays();
 800420a:	f7fc f93f 	bl	800048c <Initialise_Preset_Arrays>

	//Read User Presets From Flash, regardless of whether they have been written to before
	Read_and_Interpret_User_Presets_From_Flash();
 800420e:	f7fc fb75 	bl	80008fc <Read_and_Interpret_User_Presets_From_Flash>

	//Read 'User Preset Used' Bytes, 'Start Required Before MIDI CLK' Byte, MIDI Omni On/Off Status Bit, and MIDI Basic Channel
	Read_and_Interpret_Misc_From_Flash(MISC_FLASH_MEMORY_ADDRESS, user_presets_used_array, &statuses, &MIDI_basic_channel, NUM_PRESETS);
 8004212:	4b48      	ldr	r3, [pc, #288]	@ (8004334 <Startup+0x184>)
 8004214:	4a48      	ldr	r2, [pc, #288]	@ (8004338 <Startup+0x188>)
 8004216:	4949      	ldr	r1, [pc, #292]	@ (800433c <Startup+0x18c>)
 8004218:	4c49      	ldr	r4, [pc, #292]	@ (8004340 <Startup+0x190>)
 800421a:	2004      	movs	r0, #4
 800421c:	9000      	str	r0, [sp, #0]
 800421e:	0020      	movs	r0, r4
 8004220:	f7fc faf0 	bl	8000804 <Read_and_Interpret_Misc_From_Flash>

	//Set the Converted Preset Array to the Relevant Factory/User Preset depending upon the 'User Preset Used' Byte read from Flash
	Update_Converted_Preset_Array_with_User_or_Factory_Presets(presets_converted_array,
 8004224:	4b47      	ldr	r3, [pc, #284]	@ (8004344 <Startup+0x194>)
 8004226:	4a48      	ldr	r2, [pc, #288]	@ (8004348 <Startup+0x198>)
 8004228:	4944      	ldr	r1, [pc, #272]	@ (800433c <Startup+0x18c>)
 800422a:	4848      	ldr	r0, [pc, #288]	@ (800434c <Startup+0x19c>)
 800422c:	2404      	movs	r4, #4
 800422e:	9400      	str	r4, [sp, #0]
 8004230:	f7fc fb43 	bl	80008ba <Update_Converted_Preset_Array_with_User_or_Factory_Presets>
												  	  	  	  factory_presets_array,
															  user_presets_array,
															  NUM_PRESETS);

	//GET ADC VALUES
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions);
 8004234:	4b46      	ldr	r3, [pc, #280]	@ (8004350 <Startup+0x1a0>)
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	001a      	movs	r2, r3
 800423a:	4946      	ldr	r1, [pc, #280]	@ (8004354 <Startup+0x1a4>)
 800423c:	4b46      	ldr	r3, [pc, #280]	@ (8004358 <Startup+0x1a8>)
 800423e:	0018      	movs	r0, r3
 8004240:	f001 f9b4 	bl	80055ac <HAL_ADC_Start_DMA>

	//WAIT
	//while(Get_Status_Bit(&statuses, Initial_ADC_Conversion_Complete) == NO){}; //wait while first ADC conversion is ongoing - raw and final values will be computed within this time
	HAL_Delay(10);
 8004244:	200a      	movs	r0, #10
 8004246:	f000 fe2f 	bl	8004ea8 <HAL_Delay>

	// re-initialise all values in delay line storage array to middle value of wave (if sine/triangle mode) or bottom of wave if square mode, as they are initialised to 0 on startup
	for(uint16_t i = 0; i < FINAL_INDEX + 2; i++){ //513
 800424a:	1dbb      	adds	r3, r7, #6
 800424c:	2200      	movs	r2, #0
 800424e:	801a      	strh	r2, [r3, #0]
 8004250:	e02c      	b.n	80042ac <Startup+0xfc>

		if(params.waveshape == SQUARE_MODE){
 8004252:	4b42      	ldr	r3, [pc, #264]	@ (800435c <Startup+0x1ac>)
 8004254:	799b      	ldrb	r3, [r3, #6]
 8004256:	b2db      	uxtb	r3, r3
 8004258:	2b02      	cmp	r3, #2
 800425a:	d111      	bne.n	8004280 <Startup+0xd0>

			delay_line.duty_delay_line_storage_array[i] = PWM_DUTY_VALUE_MAX - ((params.depth * PWM_DUTY_VALUE_MAX) >> DEPTH_ADC_RESOLUTION);
 800425c:	4b3f      	ldr	r3, [pc, #252]	@ (800435c <Startup+0x1ac>)
 800425e:	7a9b      	ldrb	r3, [r3, #10]
 8004260:	b2db      	uxtb	r3, r3
 8004262:	001a      	movs	r2, r3
 8004264:	0013      	movs	r3, r2
 8004266:	029b      	lsls	r3, r3, #10
 8004268:	1a9b      	subs	r3, r3, r2
 800426a:	11db      	asrs	r3, r3, #7
 800426c:	b29b      	uxth	r3, r3
 800426e:	1dba      	adds	r2, r7, #6
 8004270:	8812      	ldrh	r2, [r2, #0]
 8004272:	493b      	ldr	r1, [pc, #236]	@ (8004360 <Startup+0x1b0>)
 8004274:	1acb      	subs	r3, r1, r3
 8004276:	b299      	uxth	r1, r3
 8004278:	4b3a      	ldr	r3, [pc, #232]	@ (8004364 <Startup+0x1b4>)
 800427a:	0052      	lsls	r2, r2, #1
 800427c:	52d1      	strh	r1, [r2, r3]
 800427e:	e010      	b.n	80042a2 <Startup+0xf2>
		}
		else{

			delay_line.duty_delay_line_storage_array[i] = PWM_DUTY_VALUE_MAX - (((params.depth * PWM_DUTY_VALUE_MAX) >> DEPTH_ADC_RESOLUTION) >> 1);
 8004280:	4b36      	ldr	r3, [pc, #216]	@ (800435c <Startup+0x1ac>)
 8004282:	7a9b      	ldrb	r3, [r3, #10]
 8004284:	b2db      	uxtb	r3, r3
 8004286:	001a      	movs	r2, r3
 8004288:	0013      	movs	r3, r2
 800428a:	029b      	lsls	r3, r3, #10
 800428c:	1a9b      	subs	r3, r3, r2
 800428e:	121b      	asrs	r3, r3, #8
 8004290:	b29b      	uxth	r3, r3
 8004292:	1dba      	adds	r2, r7, #6
 8004294:	8812      	ldrh	r2, [r2, #0]
 8004296:	4932      	ldr	r1, [pc, #200]	@ (8004360 <Startup+0x1b0>)
 8004298:	1acb      	subs	r3, r1, r3
 800429a:	b299      	uxth	r1, r3
 800429c:	4b31      	ldr	r3, [pc, #196]	@ (8004364 <Startup+0x1b4>)
 800429e:	0052      	lsls	r2, r2, #1
 80042a0:	52d1      	strh	r1, [r2, r3]
	for(uint16_t i = 0; i < FINAL_INDEX + 2; i++){ //513
 80042a2:	1dbb      	adds	r3, r7, #6
 80042a4:	881a      	ldrh	r2, [r3, #0]
 80042a6:	1dbb      	adds	r3, r7, #6
 80042a8:	3201      	adds	r2, #1
 80042aa:	801a      	strh	r2, [r3, #0]
 80042ac:	1dbb      	adds	r3, r7, #6
 80042ae:	881a      	ldrh	r2, [r3, #0]
 80042b0:	2380      	movs	r3, #128	@ 0x80
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d9cc      	bls.n	8004252 <Startup+0xa2>
		}
	}

	//PREPARE OSCILLATORS
	Calculate_Next_Main_Oscillator_Values(&params, (enum Next_Values_Processing_Mode)STARTUP_MODE);
 80042b8:	4b28      	ldr	r3, [pc, #160]	@ (800435c <Startup+0x1ac>)
 80042ba:	2102      	movs	r1, #2
 80042bc:	0018      	movs	r0, r3
 80042be:	f7ff fe8f 	bl	8003fe0 <Calculate_Next_Main_Oscillator_Values>
	Write_Next_Main_Oscillator_Values_to_Delay_Line(&params, &delay_line);
 80042c2:	4a28      	ldr	r2, [pc, #160]	@ (8004364 <Startup+0x1b4>)
 80042c4:	4b25      	ldr	r3, [pc, #148]	@ (800435c <Startup+0x1ac>)
 80042c6:	0011      	movs	r1, r2
 80042c8:	0018      	movs	r0, r3
 80042ca:	f7ff ff09 	bl	80040e0 <Write_Next_Main_Oscillator_Values_to_Delay_Line>
	Set_Oscillator_Values(&params);
 80042ce:	4b23      	ldr	r3, [pc, #140]	@ (800435c <Startup+0x1ac>)
 80042d0:	0018      	movs	r0, r3
 80042d2:	f7ff fe6d 	bl	8003fb0 <Set_Oscillator_Values>

	//START FREQ. GEN and PWM GEN TIMERS and ENABLE PWM OUTPUT
	Start_PWM_Gen_Timer_Main_and_Secondary_Oscillators(&htim1, TIM_CHANNEL_2, TIM_CHANNEL_4);
 80042d6:	4b24      	ldr	r3, [pc, #144]	@ (8004368 <Startup+0x1b8>)
 80042d8:	220c      	movs	r2, #12
 80042da:	2104      	movs	r1, #4
 80042dc:	0018      	movs	r0, r3
 80042de:	f7ff fe2b 	bl	8003f38 <Start_PWM_Gen_Timer_Main_and_Secondary_Oscillators>
	Start_Freq_Gen_Timer();
 80042e2:	f7ff fe43 	bl	8003f6c <Start_Freq_Gen_Timer>

	//START UART RECEIVE
	Start_UART_Receive();
 80042e6:	f7fc fddf 	bl	8000ea8 <Start_UART_Receive>

	//START IP CAP
	Start_Input_Capture_Timer();
 80042ea:	f7ff fdc5 	bl	8003e78 <Start_Input_Capture_Timer>

	//ENABLE INTERRUPTS
	Global_Interrupt_Enable();
 80042ee:	f000 fd2a 	bl	8004d46 <Global_Interrupt_Enable>

	//ENABLE TAP-TEMPO SWITCH CHECKING
	HAL_LPTIM_SetOnce_Start_IT(&hlptim1, LPTIM1_CCR_CHECK, LPTIM1_CCR_CHECK);
 80042f2:	4b1e      	ldr	r3, [pc, #120]	@ (800436c <Startup+0x1bc>)
 80042f4:	22fa      	movs	r2, #250	@ 0xfa
 80042f6:	21fa      	movs	r1, #250	@ 0xfa
 80042f8:	0018      	movs	r0, r3
 80042fa:	f002 f871 	bl	80063e0 <HAL_LPTIM_SetOnce_Start_IT>

	//TURN LED OFF ON STARTUP
	LED_fsm.current_state = LED_OFF;
 80042fe:	4b1c      	ldr	r3, [pc, #112]	@ (8004370 <Startup+0x1c0>)
 8004300:	2201      	movs	r2, #1
 8004302:	701a      	strb	r2, [r3, #0]

	//START DMA
	Set_Status_Bit(&statuses, DMA_To_Start);
 8004304:	2380      	movs	r3, #128	@ 0x80
 8004306:	021a      	lsls	r2, r3, #8
 8004308:	4b0b      	ldr	r3, [pc, #44]	@ (8004338 <Startup+0x188>)
 800430a:	0011      	movs	r1, r2
 800430c:	0018      	movs	r0, r3
 800430e:	f000 fd33 	bl	8004d78 <Set_Status_Bit>

	//ENABLE LED TIMER
	Start_OC_TIM(&htim14, TIM_CHANNEL_1);
 8004312:	4b18      	ldr	r3, [pc, #96]	@ (8004374 <Startup+0x1c4>)
 8004314:	2100      	movs	r1, #0
 8004316:	0018      	movs	r0, r3
 8004318:	f000 fbe5 	bl	8004ae6 <Start_OC_TIM>

	//ENABLE EXTI
	HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800431c:	2007      	movs	r0, #7
 800431e:	f001 faf7 	bl	8005910 <HAL_NVIC_EnableIRQ>

	return 1;
 8004322:	2301      	movs	r3, #1
}
 8004324:	0018      	movs	r0, r3
 8004326:	46bd      	mov	sp, r7
 8004328:	b003      	add	sp, #12
 800432a:	bd90      	pop	{r4, r7, pc}
 800432c:	20000890 	.word	0x20000890
 8004330:	2000094c 	.word	0x2000094c
 8004334:	20000519 	.word	0x20000519
 8004338:	20000d28 	.word	0x20000d28
 800433c:	20000499 	.word	0x20000499
 8004340:	0800f820 	.word	0x0800f820
 8004344:	200004ec 	.word	0x200004ec
 8004348:	200004fc 	.word	0x200004fc
 800434c:	200004c4 	.word	0x200004c4
 8004350:	08008b84 	.word	0x08008b84
 8004354:	20000d10 	.word	0x20000d10
 8004358:	20000bdc 	.word	0x20000bdc
 800435c:	20000cec 	.word	0x20000cec
 8004360:	000003ff 	.word	0x000003ff
 8004364:	2000001a 	.word	0x2000001a
 8004368:	20000718 	.word	0x20000718
 800436c:	20000538 	.word	0x20000538
 8004370:	20000420 	.word	0x20000420
 8004374:	20000ac4 	.word	0x20000ac4

08004378 <Advance_Pending_States>:

//FUNCTION DEFINITIONS
uint8_t Advance_Pending_States(void){

	//UPDATE SPEED FSM
	union Speed_FSM_States current_state = speed_fsm.current_state;
 8004378:	4b09      	ldr	r3, [pc, #36]	@ (80043a0 <Advance_Pending_States+0x28>)
 800437a:	781a      	ldrb	r2, [r3, #0]

	if(speed_fsm.current_state.speed_exclusive_state == TAP_PENDING_MODE){
 800437c:	7819      	ldrb	r1, [r3, #0]
	union Speed_FSM_States current_state = speed_fsm.current_state;
 800437e:	b2d2      	uxtb	r2, r2
	if(speed_fsm.current_state.speed_exclusive_state == TAP_PENDING_MODE){
 8004380:	2905      	cmp	r1, #5
 8004382:	d102      	bne.n	800438a <Advance_Pending_States+0x12>

		speed_fsm.current_state.speed_exclusive_state = TAP_MODE;
	}
	else if(speed_fsm.current_state.speed_exclusive_state == CLK_IN_PENDING_MODE){

		speed_fsm.current_state.speed_exclusive_state = CLK_IN_MODE;
 8004384:	3901      	subs	r1, #1
 8004386:	7019      	strb	r1, [r3, #0]
 8004388:	e002      	b.n	8004390 <Advance_Pending_States+0x18>
	else if(speed_fsm.current_state.speed_exclusive_state == CLK_IN_PENDING_MODE){
 800438a:	7819      	ldrb	r1, [r3, #0]
 800438c:	2907      	cmp	r1, #7
 800438e:	d0f9      	beq.n	8004384 <Advance_Pending_States+0xc>
	}

	//DON'T ADD MIDI CLK CODE


	if(!((current_state.speed_exclusive_state == CLK_IN_MODE) || (current_state.speed_exclusive_state == TAP_MODE))){
 8004390:	2102      	movs	r1, #2
 8004392:	0010      	movs	r0, r2
 8004394:	4388      	bics	r0, r1
 8004396:	2804      	cmp	r0, #4
 8004398:	d000      	beq.n	800439c <Advance_Pending_States+0x24>

		speed_fsm.prev_state = current_state;
 800439a:	705a      	strb	r2, [r3, #1]
	}

	return 1;
}
 800439c:	2001      	movs	r0, #1
 800439e:	4770      	bx	lr
 80043a0:	2000042c 	.word	0x2000042c

080043a4 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043a4:	2101      	movs	r1, #1
 80043a6:	4b0a      	ldr	r3, [pc, #40]	@ (80043d0 <HAL_MspInit+0x2c>)
{
 80043a8:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80043ac:	430a      	orrs	r2, r1
 80043ae:	641a      	str	r2, [r3, #64]	@ 0x40
 80043b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80043b2:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 80043b4:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043b6:	9200      	str	r2, [sp, #0]
 80043b8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80043ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043bc:	0549      	lsls	r1, r1, #21
 80043be:	430a      	orrs	r2, r1
 80043c0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80043c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043c4:	400b      	ands	r3, r1
 80043c6:	9301      	str	r3, [sp, #4]
 80043c8:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80043ca:	b002      	add	sp, #8
 80043cc:	4770      	bx	lr
 80043ce:	46c0      	nop			@ (mov r8, r8)
 80043d0:	40021000 	.word	0x40021000

080043d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80043d4:	b530      	push	{r4, r5, lr}
 80043d6:	0005      	movs	r5, r0
 80043d8:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043da:	2214      	movs	r2, #20
 80043dc:	2100      	movs	r1, #0
 80043de:	a803      	add	r0, sp, #12
 80043e0:	f004 fb73 	bl	8008aca <memset>
  if(hadc->Instance==ADC1)
 80043e4:	4b1e      	ldr	r3, [pc, #120]	@ (8004460 <HAL_ADC_MspInit+0x8c>)
 80043e6:	682a      	ldr	r2, [r5, #0]
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d136      	bne.n	800445a <HAL_ADC_MspInit+0x86>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80043ec:	2180      	movs	r1, #128	@ 0x80
 80043ee:	4b1d      	ldr	r3, [pc, #116]	@ (8004464 <HAL_ADC_MspInit+0x90>)
 80043f0:	0349      	lsls	r1, r1, #13
 80043f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043f4:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_ADC_CLK_ENABLE();
 80043f6:	430a      	orrs	r2, r1
 80043f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80043fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043fc:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC_CLK_ENABLE();
 80043fe:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004400:	2101      	movs	r1, #1
    __HAL_RCC_ADC_CLK_ENABLE();
 8004402:	9201      	str	r2, [sp, #4]
 8004404:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004406:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004408:	430a      	orrs	r2, r1
 800440a:	635a      	str	r2, [r3, #52]	@ 0x34
 800440c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800440e:	400b      	ands	r3, r1
 8004410:	9302      	str	r3, [sp, #8]
 8004412:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8004414:	2373      	movs	r3, #115	@ 0x73
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004416:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8004418:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800441a:	3b70      	subs	r3, #112	@ 0x70
 800441c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800441e:	f001 fd3b 	bl	8005e98 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004422:	4c11      	ldr	r4, [pc, #68]	@ (8004468 <HAL_ADC_MspInit+0x94>)
 8004424:	4b11      	ldr	r3, [pc, #68]	@ (800446c <HAL_ADC_MspInit+0x98>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004426:	2280      	movs	r2, #128	@ 0x80
    hdma_adc1.Instance = DMA1_Channel1;
 8004428:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800442a:	2305      	movs	r3, #5
 800442c:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800442e:	2300      	movs	r3, #0
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004430:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004432:	1892      	adds	r2, r2, r2
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004434:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004436:	60e3      	str	r3, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004438:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800443a:	61e3      	str	r3, [r4, #28]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800443c:	2280      	movs	r2, #128	@ 0x80
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800443e:	2380      	movs	r3, #128	@ 0x80
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004440:	00d2      	lsls	r2, r2, #3
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8004442:	019b      	lsls	r3, r3, #6
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004444:	0020      	movs	r0, r4
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004446:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8004448:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800444a:	f001 fad1 	bl	80059f0 <HAL_DMA_Init>
 800444e:	2800      	cmp	r0, #0
 8004450:	d001      	beq.n	8004456 <HAL_ADC_MspInit+0x82>
    {
      Error_Handler();
 8004452:	f7fd fa89 	bl	8001968 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004456:	652c      	str	r4, [r5, #80]	@ 0x50
 8004458:	62a5      	str	r5, [r4, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800445a:	b009      	add	sp, #36	@ 0x24
 800445c:	bd30      	pop	{r4, r5, pc}
 800445e:	46c0      	nop			@ (mov r8, r8)
 8004460:	40012400 	.word	0x40012400
 8004464:	40021000 	.word	0x40021000
 8004468:	20000b80 	.word	0x20000b80
 800446c:	40020008 	.word	0x40020008

08004470 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8004470:	b510      	push	{r4, lr}
 8004472:	0004      	movs	r4, r0
 8004474:	b094      	sub	sp, #80	@ 0x50
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004476:	2214      	movs	r2, #20
 8004478:	2100      	movs	r1, #0
 800447a:	a805      	add	r0, sp, #20
 800447c:	f004 fb25 	bl	8008aca <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004480:	2228      	movs	r2, #40	@ 0x28
 8004482:	2100      	movs	r1, #0
 8004484:	a80a      	add	r0, sp, #40	@ 0x28
 8004486:	f004 fb20 	bl	8008aca <memset>
  if(hlptim->Instance==LPTIM1)
 800448a:	6823      	ldr	r3, [r4, #0]
 800448c:	4a2d      	ldr	r2, [pc, #180]	@ (8004544 <HAL_LPTIM_MspInit+0xd4>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d12a      	bne.n	80044e8 <HAL_LPTIM_MspInit+0x78>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8004492:	2380      	movs	r3, #128	@ 0x80
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004494:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	930a      	str	r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800449a:	f002 fb43 	bl	8006b24 <HAL_RCCEx_PeriphCLKConfig>
 800449e:	2800      	cmp	r0, #0
 80044a0:	d001      	beq.n	80044a6 <HAL_LPTIM_MspInit+0x36>
    {
      Error_Handler();
 80044a2:	f7fd fa61 	bl	8001968 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80044a6:	2280      	movs	r2, #128	@ 0x80
 80044a8:	4b27      	ldr	r3, [pc, #156]	@ (8004548 <HAL_LPTIM_MspInit+0xd8>)
 80044aa:	0612      	lsls	r2, r2, #24
 80044ac:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_LPTIM1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044ae:	4827      	ldr	r0, [pc, #156]	@ (800454c <HAL_LPTIM_MspInit+0xdc>)
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80044b0:	430a      	orrs	r2, r1
 80044b2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80044b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044b6:	0fd2      	lsrs	r2, r2, #31
 80044b8:	07d2      	lsls	r2, r2, #31
 80044ba:	9201      	str	r2, [sp, #4]
 80044bc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044be:	2202      	movs	r2, #2
 80044c0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80044c2:	4311      	orrs	r1, r2
 80044c4:	6359      	str	r1, [r3, #52]	@ 0x34
 80044c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044c8:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044ca:	4013      	ands	r3, r2
 80044cc:	9302      	str	r3, [sp, #8]
 80044ce:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80044d0:	2301      	movs	r3, #1
 80044d2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044d4:	2300      	movs	r3, #0
 80044d6:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044d8:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_LPTIM1;
 80044da:	3305      	adds	r3, #5
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044dc:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_LPTIM1;
 80044de:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_LPTIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044e0:	f001 fcda 	bl	8005e98 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 80044e4:	b014      	add	sp, #80	@ 0x50
 80044e6:	bd10      	pop	{r4, pc}
  else if(hlptim->Instance==LPTIM2)
 80044e8:	4a19      	ldr	r2, [pc, #100]	@ (8004550 <HAL_LPTIM_MspInit+0xe0>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d1fa      	bne.n	80044e4 <HAL_LPTIM_MspInit+0x74>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 80044ee:	2380      	movs	r3, #128	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80044f0:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 80044f2:	00db      	lsls	r3, r3, #3
 80044f4:	930a      	str	r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80044f6:	f002 fb15 	bl	8006b24 <HAL_RCCEx_PeriphCLKConfig>
 80044fa:	2800      	cmp	r0, #0
 80044fc:	d001      	beq.n	8004502 <HAL_LPTIM_MspInit+0x92>
      Error_Handler();
 80044fe:	f7fd fa33 	bl	8001968 <Error_Handler>
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8004502:	2180      	movs	r1, #128	@ 0x80
 8004504:	4b10      	ldr	r3, [pc, #64]	@ (8004548 <HAL_LPTIM_MspInit+0xd8>)
 8004506:	05c9      	lsls	r1, r1, #23
 8004508:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800450a:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 800450c:	430a      	orrs	r2, r1
 800450e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004510:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004512:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8004514:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004516:	2101      	movs	r1, #1
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8004518:	9203      	str	r2, [sp, #12]
 800451a:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800451c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800451e:	430a      	orrs	r2, r1
 8004520:	635a      	str	r2, [r3, #52]	@ 0x34
 8004522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004524:	400b      	ands	r3, r1
 8004526:	9304      	str	r3, [sp, #16]
 8004528:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800452a:	2380      	movs	r3, #128	@ 0x80
 800452c:	005b      	lsls	r3, r3, #1
 800452e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004530:	3bfe      	subs	r3, #254	@ 0xfe
 8004532:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004534:	2300      	movs	r3, #0
 8004536:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004538:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_LPTIM2;
 800453a:	3305      	adds	r3, #5
 800453c:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800453e:	a905      	add	r1, sp, #20
 8004540:	e7ce      	b.n	80044e0 <HAL_LPTIM_MspInit+0x70>
 8004542:	46c0      	nop			@ (mov r8, r8)
 8004544:	40007c00 	.word	0x40007c00
 8004548:	40021000 	.word	0x40021000
 800454c:	50000400 	.word	0x50000400
 8004550:	40009400 	.word	0x40009400

08004554 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004554:	b510      	push	{r4, lr}
 8004556:	0004      	movs	r4, r0
 8004558:	b096      	sub	sp, #88	@ 0x58
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800455a:	2214      	movs	r2, #20
 800455c:	2100      	movs	r1, #0
 800455e:	a807      	add	r0, sp, #28
 8004560:	f004 fab3 	bl	8008aca <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004564:	2228      	movs	r2, #40	@ 0x28
 8004566:	2100      	movs	r1, #0
 8004568:	a80c      	add	r0, sp, #48	@ 0x30
 800456a:	f004 faae 	bl	8008aca <memset>
  if(htim_base->Instance==TIM1)
 800456e:	6823      	ldr	r3, [r4, #0]
 8004570:	4a48      	ldr	r2, [pc, #288]	@ (8004694 <HAL_TIM_Base_MspInit+0x140>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d115      	bne.n	80045a2 <HAL_TIM_Base_MspInit+0x4e>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8004576:	2380      	movs	r3, #128	@ 0x80
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004578:	a80c      	add	r0, sp, #48	@ 0x30
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 800457a:	039b      	lsls	r3, r3, #14
 800457c:	930c      	str	r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800457e:	f002 fad1 	bl	8006b24 <HAL_RCCEx_PeriphCLKConfig>
 8004582:	2800      	cmp	r0, #0
 8004584:	d001      	beq.n	800458a <HAL_TIM_Base_MspInit+0x36>
    {
      Error_Handler();
 8004586:	f7fd f9ef 	bl	8001968 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800458a:	2180      	movs	r1, #128	@ 0x80
 800458c:	4b42      	ldr	r3, [pc, #264]	@ (8004698 <HAL_TIM_Base_MspInit+0x144>)
 800458e:	0109      	lsls	r1, r1, #4
 8004590:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004592:	430a      	orrs	r2, r1
 8004594:	641a      	str	r2, [r3, #64]	@ 0x40
 8004596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004598:	400b      	ands	r3, r1
 800459a:	9300      	str	r3, [sp, #0]
 800459c:	9b00      	ldr	r3, [sp, #0]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
    }

}
 800459e:	b016      	add	sp, #88	@ 0x58
 80045a0:	bd10      	pop	{r4, pc}
  else if(htim_base->Instance==TIM2)
 80045a2:	2280      	movs	r2, #128	@ 0x80
 80045a4:	05d2      	lsls	r2, r2, #23
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d124      	bne.n	80045f4 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80045aa:	2201      	movs	r2, #1
 80045ac:	4b3a      	ldr	r3, [pc, #232]	@ (8004698 <HAL_TIM_Base_MspInit+0x144>)
    HAL_GPIO_Init(IP_CAP_GPIO_Port, &GPIO_InitStruct);
 80045ae:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_TIM2_CLK_ENABLE();
 80045b0:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045b2:	2402      	movs	r4, #2
    __HAL_RCC_TIM2_CLK_ENABLE();
 80045b4:	4311      	orrs	r1, r2
 80045b6:	63d9      	str	r1, [r3, #60]	@ 0x3c
 80045b8:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
    HAL_GPIO_Init(IP_CAP_GPIO_Port, &GPIO_InitStruct);
 80045ba:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_TIM2_CLK_ENABLE();
 80045bc:	4011      	ands	r1, r2
 80045be:	9101      	str	r1, [sp, #4]
 80045c0:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045c2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80045c4:	4311      	orrs	r1, r2
 80045c6:	6359      	str	r1, [r3, #52]	@ 0x34
 80045c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    HAL_GPIO_Init(IP_CAP_GPIO_Port, &GPIO_InitStruct);
 80045ca:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045cc:	4013      	ands	r3, r2
 80045ce:	9302      	str	r3, [sp, #8]
 80045d0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = IP_CAP_Pin;
 80045d2:	2380      	movs	r3, #128	@ 0x80
 80045d4:	021b      	lsls	r3, r3, #8
 80045d6:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP; //even though we do not 'technically' need a pullup as a push-pull O/P will be driving the I/P cap pin, I think it is better to ensure the I/P cap input properly idles
 80045d8:	9209      	str	r2, [sp, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045da:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80045dc:	940b      	str	r4, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(IP_CAP_GPIO_Port, &GPIO_InitStruct);
 80045de:	f001 fc5b 	bl	8005e98 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 2);
 80045e2:	200f      	movs	r0, #15
 80045e4:	0022      	movs	r2, r4
 80045e6:	0021      	movs	r1, r4
 80045e8:	f001 f968 	bl	80058bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80045ec:	200f      	movs	r0, #15
      HAL_NVIC_EnableIRQ(TIM14_IRQn);
 80045ee:	f001 f98f 	bl	8005910 <HAL_NVIC_EnableIRQ>
}
 80045f2:	e7d4      	b.n	800459e <HAL_TIM_Base_MspInit+0x4a>
  else if(htim_base->Instance==TIM3)
 80045f4:	4a29      	ldr	r2, [pc, #164]	@ (800469c <HAL_TIM_Base_MspInit+0x148>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d10f      	bne.n	800461a <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80045fa:	2102      	movs	r1, #2
 80045fc:	4b26      	ldr	r3, [pc, #152]	@ (8004698 <HAL_TIM_Base_MspInit+0x144>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80045fe:	2010      	movs	r0, #16
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004600:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004602:	430a      	orrs	r2, r1
 8004604:	63da      	str	r2, [r3, #60]	@ 0x3c
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004606:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004608:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800460a:	400b      	ands	r3, r1
 800460c:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800460e:	0011      	movs	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004610:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004612:	f001 f953 	bl	80058bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004616:	2010      	movs	r0, #16
 8004618:	e7e9      	b.n	80045ee <HAL_TIM_Base_MspInit+0x9a>
  else if(htim_base->Instance==TIM16)
 800461a:	4a21      	ldr	r2, [pc, #132]	@ (80046a0 <HAL_TIM_Base_MspInit+0x14c>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d110      	bne.n	8004642 <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004620:	2180      	movs	r1, #128	@ 0x80
 8004622:	4b1d      	ldr	r3, [pc, #116]	@ (8004698 <HAL_TIM_Base_MspInit+0x144>)
 8004624:	0289      	lsls	r1, r1, #10
 8004626:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8004628:	2015      	movs	r0, #21
    __HAL_RCC_TIM16_CLK_ENABLE();
 800462a:	430a      	orrs	r2, r1
 800462c:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 800462e:	2200      	movs	r2, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004632:	400b      	ands	r3, r1
 8004634:	9304      	str	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8004636:	0011      	movs	r1, r2
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004638:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 800463a:	f001 f93f 	bl	80058bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 800463e:	2015      	movs	r0, #21
 8004640:	e7d5      	b.n	80045ee <HAL_TIM_Base_MspInit+0x9a>
  else if(htim_base->Instance==TIM17)
 8004642:	4a18      	ldr	r2, [pc, #96]	@ (80046a4 <HAL_TIM_Base_MspInit+0x150>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d110      	bne.n	800466a <HAL_TIM_Base_MspInit+0x116>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8004648:	2180      	movs	r1, #128	@ 0x80
 800464a:	4b13      	ldr	r3, [pc, #76]	@ (8004698 <HAL_TIM_Base_MspInit+0x144>)
 800464c:	02c9      	lsls	r1, r1, #11
 800464e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_NVIC_SetPriority(TIM17_IRQn, 3, 3);
 8004650:	2016      	movs	r0, #22
    __HAL_RCC_TIM17_CLK_ENABLE();
 8004652:	430a      	orrs	r2, r1
 8004654:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_NVIC_SetPriority(TIM17_IRQn, 3, 3);
 8004656:	2203      	movs	r2, #3
    __HAL_RCC_TIM17_CLK_ENABLE();
 8004658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800465a:	400b      	ands	r3, r1
 800465c:	9305      	str	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM17_IRQn, 3, 3);
 800465e:	0011      	movs	r1, r2
    __HAL_RCC_TIM17_CLK_ENABLE();
 8004660:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM17_IRQn, 3, 3);
 8004662:	f001 f92b 	bl	80058bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8004666:	2016      	movs	r0, #22
 8004668:	e7c1      	b.n	80045ee <HAL_TIM_Base_MspInit+0x9a>
  else if(htim_base->Instance==TIM14)
 800466a:	4a0f      	ldr	r2, [pc, #60]	@ (80046a8 <HAL_TIM_Base_MspInit+0x154>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d196      	bne.n	800459e <HAL_TIM_Base_MspInit+0x4a>
      __HAL_RCC_TIM14_CLK_ENABLE();
 8004670:	2180      	movs	r1, #128	@ 0x80
 8004672:	4b09      	ldr	r3, [pc, #36]	@ (8004698 <HAL_TIM_Base_MspInit+0x144>)
 8004674:	0209      	lsls	r1, r1, #8
 8004676:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
      HAL_NVIC_SetPriority(TIM14_IRQn, 3, 3);
 8004678:	2013      	movs	r0, #19
      __HAL_RCC_TIM14_CLK_ENABLE();
 800467a:	430a      	orrs	r2, r1
 800467c:	641a      	str	r2, [r3, #64]	@ 0x40
      HAL_NVIC_SetPriority(TIM14_IRQn, 3, 3);
 800467e:	2203      	movs	r2, #3
      __HAL_RCC_TIM14_CLK_ENABLE();
 8004680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004682:	400b      	ands	r3, r1
 8004684:	9306      	str	r3, [sp, #24]
      HAL_NVIC_SetPriority(TIM14_IRQn, 3, 3);
 8004686:	0011      	movs	r1, r2
      __HAL_RCC_TIM14_CLK_ENABLE();
 8004688:	9b06      	ldr	r3, [sp, #24]
      HAL_NVIC_SetPriority(TIM14_IRQn, 3, 3);
 800468a:	f001 f917 	bl	80058bc <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(TIM14_IRQn);
 800468e:	2013      	movs	r0, #19
 8004690:	e7ad      	b.n	80045ee <HAL_TIM_Base_MspInit+0x9a>
 8004692:	46c0      	nop			@ (mov r8, r8)
 8004694:	40012c00 	.word	0x40012c00
 8004698:	40021000 	.word	0x40021000
 800469c:	40000400 	.word	0x40000400
 80046a0:	40014400 	.word	0x40014400
 80046a4:	40014800 	.word	0x40014800
 80046a8:	40002000 	.word	0x40002000

080046ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80046ac:	b530      	push	{r4, r5, lr}
 80046ae:	0004      	movs	r4, r0
 80046b0:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046b2:	2214      	movs	r2, #20
 80046b4:	2100      	movs	r1, #0
 80046b6:	a803      	add	r0, sp, #12
 80046b8:	f004 fa07 	bl	8008aca <memset>
  if(htim->Instance==TIM1)
 80046bc:	4b15      	ldr	r3, [pc, #84]	@ (8004714 <HAL_TIM_MspPostInit+0x68>)
 80046be:	6822      	ldr	r2, [r4, #0]
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d125      	bne.n	8004710 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046c4:	2501      	movs	r5, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046c6:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046c8:	4b13      	ldr	r3, [pc, #76]	@ (8004718 <HAL_TIM_MspPostInit+0x6c>)
    GPIO_InitStruct.Pin = SECONDARY_OSCILLATOR_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
    HAL_GPIO_Init(SECONDARY_OSCILLATOR_GPIO_Port, &GPIO_InitStruct);
 80046ca:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(SECONDARY_OSCILLATOR_GPIO_Port, &GPIO_InitStruct);
 80046ce:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046d0:	432a      	orrs	r2, r5
 80046d2:	635a      	str	r2, [r3, #52]	@ 0x34
 80046d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(SECONDARY_OSCILLATOR_GPIO_Port, &GPIO_InitStruct);
 80046d6:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046d8:	402a      	ands	r2, r5
 80046da:	9201      	str	r2, [sp, #4]
 80046dc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80046e0:	4322      	orrs	r2, r4
 80046e2:	635a      	str	r2, [r3, #52]	@ 0x34
 80046e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046e6:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046e8:	4023      	ands	r3, r4
 80046ea:	9302      	str	r3, [sp, #8]
 80046ec:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SECONDARY_OSCILLATOR_Pin;
 80046ee:	2380      	movs	r3, #128	@ 0x80
 80046f0:	011b      	lsls	r3, r3, #4
 80046f2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80046f4:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(SECONDARY_OSCILLATOR_GPIO_Port, &GPIO_InitStruct);
 80046f6:	f001 fbcf 	bl	8005e98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MAIN_OSCILLATOR_Pin;
 80046fa:	2308      	movs	r3, #8
 80046fc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046fe:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(MAIN_OSCILLATOR_GPIO_Port, &GPIO_InitStruct);
 8004700:	4806      	ldr	r0, [pc, #24]	@ (800471c <HAL_TIM_MspPostInit+0x70>)
 8004702:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004704:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004706:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004708:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800470a:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(MAIN_OSCILLATOR_GPIO_Port, &GPIO_InitStruct);
 800470c:	f001 fbc4 	bl	8005e98 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004710:	b009      	add	sp, #36	@ 0x24
 8004712:	bd30      	pop	{r4, r5, pc}
 8004714:	40012c00 	.word	0x40012c00
 8004718:	40021000 	.word	0x40021000
 800471c:	50000400 	.word	0x50000400

08004720 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004720:	b530      	push	{r4, r5, lr}
 8004722:	0005      	movs	r5, r0
 8004724:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004726:	2214      	movs	r2, #20
 8004728:	2100      	movs	r1, #0
 800472a:	a803      	add	r0, sp, #12
 800472c:	f004 f9cd 	bl	8008aca <memset>
  if(huart->Instance==USART2)
 8004730:	4b2f      	ldr	r3, [pc, #188]	@ (80047f0 <HAL_UART_MspInit+0xd0>)
 8004732:	682a      	ldr	r2, [r5, #0]
 8004734:	429a      	cmp	r2, r3
 8004736:	d158      	bne.n	80047ea <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004738:	2180      	movs	r1, #128	@ 0x80
 800473a:	4b2e      	ldr	r3, [pc, #184]	@ (80047f4 <HAL_UART_MspInit+0xd4>)
 800473c:	0289      	lsls	r1, r1, #10
 800473e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004740:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 8004742:	430a      	orrs	r2, r1
 8004744:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004746:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004748:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_ENABLE();
 800474a:	400a      	ands	r2, r1
 800474c:	9201      	str	r2, [sp, #4]
 800474e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004750:	2201      	movs	r2, #1
 8004752:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004754:	4311      	orrs	r1, r2
 8004756:	6359      	str	r1, [r3, #52]	@ 0x34
 8004758:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800475a:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800475c:	4013      	ands	r3, r2
 800475e:	9302      	str	r3, [sp, #8]
 8004760:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 8004762:	230c      	movs	r3, #12
 8004764:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004766:	3b0a      	subs	r3, #10
 8004768:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800476a:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800476c:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800476e:	f001 fb93 	bl	8005e98 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel2;
 8004772:	4c21      	ldr	r4, [pc, #132]	@ (80047f8 <HAL_UART_MspInit+0xd8>)
 8004774:	4b21      	ldr	r3, [pc, #132]	@ (80047fc <HAL_UART_MspInit+0xdc>)
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004776:	2280      	movs	r2, #128	@ 0x80
    hdma_usart2_rx.Instance = DMA1_Channel2;
 8004778:	6023      	str	r3, [r4, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800477a:	2334      	movs	r3, #52	@ 0x34
 800477c:	6063      	str	r3, [r4, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800477e:	2300      	movs	r3, #0
 8004780:	60a3      	str	r3, [r4, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004782:	60e3      	str	r3, [r4, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004784:	6163      	str	r3, [r4, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004786:	61a3      	str	r3, [r4, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004788:	61e3      	str	r3, [r4, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800478a:	2380      	movs	r3, #128	@ 0x80
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800478c:	0020      	movs	r0, r4
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800478e:	015b      	lsls	r3, r3, #5
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004790:	6122      	str	r2, [r4, #16]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004792:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004794:	f001 f92c 	bl	80059f0 <HAL_DMA_Init>
 8004798:	2800      	cmp	r0, #0
 800479a:	d001      	beq.n	80047a0 <HAL_UART_MspInit+0x80>
    {
      Error_Handler();
 800479c:	f7fd f8e4 	bl	8001968 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80047a0:	1d2b      	adds	r3, r5, #4
 80047a2:	67dc      	str	r4, [r3, #124]	@ 0x7c
 80047a4:	62a5      	str	r5, [r4, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel3;
 80047a6:	4b16      	ldr	r3, [pc, #88]	@ (8004800 <HAL_UART_MspInit+0xe0>)
 80047a8:	4c16      	ldr	r4, [pc, #88]	@ (8004804 <HAL_UART_MspInit+0xe4>)
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80047aa:	2280      	movs	r2, #128	@ 0x80
    hdma_usart2_tx.Instance = DMA1_Channel3;
 80047ac:	6023      	str	r3, [r4, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80047ae:	2335      	movs	r3, #53	@ 0x35
 80047b0:	6063      	str	r3, [r4, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80047b2:	3b25      	subs	r3, #37	@ 0x25
 80047b4:	60a3      	str	r3, [r4, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80047b6:	2300      	movs	r3, #0
 80047b8:	60e3      	str	r3, [r4, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80047ba:	6163      	str	r3, [r4, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80047bc:	61a3      	str	r3, [r4, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80047be:	61e3      	str	r3, [r4, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80047c0:	2380      	movs	r3, #128	@ 0x80
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80047c2:	0020      	movs	r0, r4
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80047c4:	015b      	lsls	r3, r3, #5
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80047c6:	6122      	str	r2, [r4, #16]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80047c8:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80047ca:	f001 f911 	bl	80059f0 <HAL_DMA_Init>
 80047ce:	2800      	cmp	r0, #0
 80047d0:	d001      	beq.n	80047d6 <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 80047d2:	f7fd f8c9 	bl	8001968 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 1);
 80047d6:	2201      	movs	r2, #1
 80047d8:	201c      	movs	r0, #28
 80047da:	0011      	movs	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80047dc:	67ec      	str	r4, [r5, #124]	@ 0x7c
 80047de:	62a5      	str	r5, [r4, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 1);
 80047e0:	f001 f86c 	bl	80058bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80047e4:	201c      	movs	r0, #28
 80047e6:	f001 f893 	bl	8005910 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80047ea:	b009      	add	sp, #36	@ 0x24
 80047ec:	bd30      	pop	{r4, r5, pc}
 80047ee:	46c0      	nop			@ (mov r8, r8)
 80047f0:	40004400 	.word	0x40004400
 80047f4:	40021000 	.word	0x40021000
 80047f8:	200005f0 	.word	0x200005f0
 80047fc:	4002001c 	.word	0x4002001c
 8004800:	40020030 	.word	0x40020030
 8004804:	20000594 	.word	0x20000594

08004808 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004808:	e7fe      	b.n	8004808 <NMI_Handler>

0800480a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800480a:	e7fe      	b.n	800480a <HardFault_Handler>

0800480c <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800480c:	4770      	bx	lr

0800480e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 800480e:	4770      	bx	lr

08004810 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004810:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004812:	f000 fb37 	bl	8004e84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004816:	bd10      	pop	{r4, pc}

08004818 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8004818:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */

	HAL_GPIO_EXTI_IRQHandler(CLK_IN_Pin);
 800481a:	2080      	movs	r0, #128	@ 0x80
 800481c:	f001 fbfa 	bl	8006014 <HAL_GPIO_EXTI_IRQHandler>
	//HAL_GPIO_EXTI_IRQHandler(SW_IN_Pin);

  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8004820:	bd10      	pop	{r4, pc}
	...

08004824 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004824:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004826:	4802      	ldr	r0, [pc, #8]	@ (8004830 <DMA1_Channel1_IRQHandler+0xc>)
 8004828:	f001 f9f8 	bl	8005c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800482c:	bd10      	pop	{r4, pc}
 800482e:	46c0      	nop			@ (mov r8, r8)
 8004830:	20000b80 	.word	0x20000b80

08004834 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8004834:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004836:	4803      	ldr	r0, [pc, #12]	@ (8004844 <DMA1_Channel2_3_IRQHandler+0x10>)
 8004838:	f001 f9f0 	bl	8005c1c <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800483c:	4802      	ldr	r0, [pc, #8]	@ (8004848 <DMA1_Channel2_3_IRQHandler+0x14>)
 800483e:	f001 f9ed 	bl	8005c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004842:	bd10      	pop	{r4, pc}
 8004844:	200005f0 	.word	0x200005f0
 8004848:	20000594 	.word	0x20000594

0800484c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800484c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800484e:	4802      	ldr	r0, [pc, #8]	@ (8004858 <TIM2_IRQHandler+0xc>)
 8004850:	f002 fbc2 	bl	8006fd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004854:	bd10      	pop	{r4, pc}
 8004856:	46c0      	nop			@ (mov r8, r8)
 8004858:	20000890 	.word	0x20000890

0800485c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800485c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800485e:	4802      	ldr	r0, [pc, #8]	@ (8004868 <TIM3_IRQHandler+0xc>)
 8004860:	f002 fbba 	bl	8006fd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004864:	bd10      	pop	{r4, pc}
 8004866:	46c0      	nop			@ (mov r8, r8)
 8004868:	200007d4 	.word	0x200007d4

0800486c <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 800486c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800486e:	4802      	ldr	r0, [pc, #8]	@ (8004878 <TIM16_IRQHandler+0xc>)
 8004870:	f002 fbb2 	bl	8006fd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8004874:	bd10      	pop	{r4, pc}
 8004876:	46c0      	nop			@ (mov r8, r8)
 8004878:	2000094c 	.word	0x2000094c

0800487c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800487c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800487e:	4802      	ldr	r0, [pc, #8]	@ (8004888 <USART2_IRQHandler+0xc>)
 8004880:	f003 fc7a 	bl	8008178 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004884:	bd10      	pop	{r4, pc}
 8004886:	46c0      	nop			@ (mov r8, r8)
 8004888:	2000064c 	.word	0x2000064c

0800488c <LPTIM1_IRQHandler>:
/* USER CODE BEGIN 1 */

/* USER CODE END 1 */

void LPTIM1_IRQHandler(void)
{
 800488c:	b510      	push	{r4, lr}
  HAL_LPTIM_IRQHandler(&hlptim1);
 800488e:	4802      	ldr	r0, [pc, #8]	@ (8004898 <LPTIM1_IRQHandler+0xc>)
 8004890:	f001 fc7e 	bl	8006190 <HAL_LPTIM_IRQHandler>
}
 8004894:	bd10      	pop	{r4, pc}
 8004896:	46c0      	nop			@ (mov r8, r8)
 8004898:	20000538 	.word	0x20000538

0800489c <TIM17_IRQHandler>:


void TIM17_IRQHandler(void)
{
 800489c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800489e:	4802      	ldr	r0, [pc, #8]	@ (80048a8 <TIM17_IRQHandler+0xc>)
 80048a0:	f002 fb9a 	bl	8006fd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80048a4:	bd10      	pop	{r4, pc}
 80048a6:	46c0      	nop			@ (mov r8, r8)
 80048a8:	20000a08 	.word	0x20000a08

080048ac <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 80048ac:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80048ae:	4802      	ldr	r0, [pc, #8]	@ (80048b8 <TIM14_IRQHandler+0xc>)
 80048b0:	f002 fb92 	bl	8006fd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 80048b4:	bd10      	pop	{r4, pc}
 80048b6:	46c0      	nop			@ (mov r8, r8)
 80048b8:	20000ac4 	.word	0x20000ac4

080048bc <Adjust_TIM16_Prescaler>:
#include "symmetry_adjustment.h"


uint8_t Adjust_TIM16_Prescaler(struct Params* params_ptr){

    if(params_ptr->prescaler_adjust == MULTIPLY_BY_TWO){
 80048bc:	1c43      	adds	r3, r0, #1
 80048be:	7fda      	ldrb	r2, [r3, #31]
 80048c0:	2a01      	cmp	r2, #1
 80048c2:	d105      	bne.n	80048d0 <Adjust_TIM16_Prescaler+0x14>
    	params_ptr->final_prescaler = params_ptr->raw_prescaler << 1;
 80048c4:	8b43      	ldrh	r3, [r0, #26]
 80048c6:	005b      	lsls	r3, r3, #1
    }
    else if(params_ptr->prescaler_adjust == DO_NOTHING){
    	params_ptr->final_prescaler = params_ptr->raw_prescaler;
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	8383      	strh	r3, [r0, #28]
    }
    return 1;
}
 80048cc:	2001      	movs	r0, #1
 80048ce:	4770      	bx	lr
    else if(params_ptr->prescaler_adjust == DO_NOTHING){
 80048d0:	7fdb      	ldrb	r3, [r3, #31]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d1fa      	bne.n	80048cc <Adjust_TIM16_Prescaler+0x10>
    	params_ptr->final_prescaler = params_ptr->raw_prescaler;
 80048d6:	8b43      	ldrh	r3, [r0, #26]
 80048d8:	e7f6      	b.n	80048c8 <Adjust_TIM16_Prescaler+0xc>

080048da <Process_TIM16_Final_Start_Value_and_Final_Prescaler>:

uint8_t Process_TIM16_Final_Start_Value_and_Final_Prescaler(struct Params* params_ptr){
 80048da:	b5f0      	push	{r4, r5, r6, r7, lr}

			uint8_t pot_rotation_corrected = 0;
			enum Symmetry_Status symmetry_status = CW;

			//DETERMINE IF CW OR CCW SYMMETRY POT ROTATION
			if(params_ptr->symmetry < SYMMETRY_ADC_HALF_SCALE){ //adc = 0-127
 80048dc:	8983      	ldrh	r3, [r0, #12]
			else{ //adc is 128-255
				symmetry_status = CCW;
			}

			//DETERMINE WHETHER TO SHORTEN OR LENGTHEN BASED ON CURRENT INDEX AND SYMMETRY POT POSITION
			if((params_ptr->waveshape == SINE_MODE) || (params_ptr->waveshape == TRIANGLE_MODE)){
 80048de:	7982      	ldrb	r2, [r0, #6]
uint8_t Process_TIM16_Final_Start_Value_and_Final_Prescaler(struct Params* params_ptr){
 80048e0:	0004      	movs	r4, r0
 80048e2:	b085      	sub	sp, #20
			if(params_ptr->symmetry < SYMMETRY_ADC_HALF_SCALE){ //adc = 0-127
 80048e4:	b29b      	uxth	r3, r3
			if((params_ptr->waveshape == SINE_MODE) || (params_ptr->waveshape == TRIANGLE_MODE)){
 80048e6:	2a01      	cmp	r2, #1
 80048e8:	d002      	beq.n	80048f0 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x16>
 80048ea:	7982      	ldrb	r2, [r0, #6]
 80048ec:	2a00      	cmp	r2, #0
 80048ee:	d121      	bne.n	8004934 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x5a>

				if((params_ptr->halfcycle == FIRST_HALFCYCLE && params_ptr->quadrant == FIRST_QUADRANT) || (params_ptr->halfcycle == SECOND_HALFCYCLE && params_ptr->quadrant == SECOND_QUADRANT)){
 80048f0:	7c22      	ldrb	r2, [r4, #16]
 80048f2:	2a00      	cmp	r2, #0
 80048f4:	d102      	bne.n	80048fc <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x22>
 80048f6:	7c62      	ldrb	r2, [r4, #17]
 80048f8:	2a00      	cmp	r2, #0
 80048fa:	d005      	beq.n	8004908 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x2e>
 80048fc:	7c22      	ldrb	r2, [r4, #16]
 80048fe:	2a01      	cmp	r2, #1
 8004900:	d107      	bne.n	8004912 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x38>
 8004902:	7c62      	ldrb	r2, [r4, #17]
 8004904:	2a01      	cmp	r2, #1
 8004906:	d104      	bne.n	8004912 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x38>

					if(symmetry_status == CW){
 8004908:	2600      	movs	r6, #0
 800490a:	2b7f      	cmp	r3, #127	@ 0x7f
 800490c:	d81b      	bhi.n	8004946 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x6c>

				if(params_ptr->halfcycle == FIRST_HALFCYCLE){

					if(symmetry_status == CW){

						symmetry_type_for_halfcycle = LENGTHEN;
 800490e:	2601      	movs	r6, #1
 8004910:	e01f      	b.n	8004952 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x78>
				else if((params_ptr->halfcycle == FIRST_HALFCYCLE && params_ptr->quadrant == SECOND_QUADRANT) || (params_ptr->halfcycle == SECOND_HALFCYCLE && params_ptr->quadrant == FIRST_QUADRANT)){
 8004912:	7c22      	ldrb	r2, [r4, #16]
 8004914:	2a00      	cmp	r2, #0
 8004916:	d102      	bne.n	800491e <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x44>
 8004918:	7c62      	ldrb	r2, [r4, #17]
 800491a:	2a01      	cmp	r2, #1
 800491c:	d005      	beq.n	800492a <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x50>
 800491e:	7c22      	ldrb	r2, [r4, #16]
 8004920:	2a01      	cmp	r2, #1
 8004922:	d113      	bne.n	800494c <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x72>
 8004924:	7c62      	ldrb	r2, [r4, #17]
 8004926:	2a00      	cmp	r2, #0
 8004928:	d110      	bne.n	800494c <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x72>
						symmetry_type_for_halfcycle = LENGTHEN;
 800492a:	2601      	movs	r6, #1
						symmetry_type_for_halfcycle = SHORTEN;
					}
				}
				else{

					if(symmetry_status == CW){
 800492c:	2b7f      	cmp	r3, #127	@ 0x7f
 800492e:	d80a      	bhi.n	8004946 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x6c>
 8004930:	2600      	movs	r6, #0
 8004932:	e00e      	b.n	8004952 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x78>
			else if(params_ptr->waveshape == SQUARE_MODE){
 8004934:	7982      	ldrb	r2, [r0, #6]
 8004936:	2a02      	cmp	r2, #2
 8004938:	d108      	bne.n	800494c <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x72>
				if(params_ptr->halfcycle == FIRST_HALFCYCLE){
 800493a:	7c02      	ldrb	r2, [r0, #16]
 800493c:	b2d6      	uxtb	r6, r2
 800493e:	2a00      	cmp	r2, #0
 8004940:	d1f3      	bne.n	800492a <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x50>
					if(symmetry_status == CW){
 8004942:	2b7f      	cmp	r3, #127	@ 0x7f
 8004944:	d9e3      	bls.n	800490e <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x34>

				pot_rotation_corrected = SYMMETRY_ADC_HALF_SCALE - 1 - params_ptr->symmetry;
			}
			else{ //CCW

				pot_rotation_corrected = SYMMETRY_ADC_HALF_SCALE - 1 - (SYMMETRY_ADC_FULL_SCALE - params_ptr->symmetry);
 8004946:	89a3      	ldrh	r3, [r4, #12]
 8004948:	3b80      	subs	r3, #128	@ 0x80
 800494a:	e005      	b.n	8004958 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x7e>
			if(symmetry_status == CW){
 800494c:	2600      	movs	r6, #0
 800494e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004950:	d8f9      	bhi.n	8004946 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x6c>
				pot_rotation_corrected = SYMMETRY_ADC_HALF_SCALE - 1 - params_ptr->symmetry;
 8004952:	237f      	movs	r3, #127	@ 0x7f
 8004954:	89a2      	ldrh	r2, [r4, #12]
 8004956:	1a9b      	subs	r3, r3, r2
			}

			//HAVE TO BE uin16_t FOR 1ST AND 3RD VARIABLES HERE BECAUSE A uint8_t IS LIMITED TO 255!
			uint16_t two_fifty_six_minus_TIM16_raw_start_value = 256 - params_ptr->raw_start_value;
 8004958:	8a65      	ldrh	r5, [r4, #18]

			//uint16_t two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC = (two_fifty_six_minus_TIM16_raw_start_value * pot_rotation_corrected);
			//COMMENT LINE BELOW IN AND LINE ABOVE OUT TO EXPERIMENT WITH MORE EXTREME SYMMETRY ADJUSTMENT
			uint16_t two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC = ((two_fifty_six_minus_TIM16_raw_start_value * pot_rotation_corrected) * 12) >> 3; //x(12/8) - 12/8 is the absolute maximum we can get away with
 800495a:	210c      	movs	r1, #12
			uint16_t two_fifty_six_minus_TIM16_raw_start_value = 256 - params_ptr->raw_start_value;
 800495c:	b2aa      	uxth	r2, r5
 800495e:	9203      	str	r2, [sp, #12]
 8004960:	2280      	movs	r2, #128	@ 0x80
 8004962:	0052      	lsls	r2, r2, #1
 8004964:	1b55      	subs	r5, r2, r5
 8004966:	b2ad      	uxth	r5, r5
				pot_rotation_corrected = SYMMETRY_ADC_HALF_SCALE - 1 - (SYMMETRY_ADC_FULL_SCALE - params_ptr->symmetry);
 8004968:	b2db      	uxtb	r3, r3
			uint16_t two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC = ((two_fifty_six_minus_TIM16_raw_start_value * pot_rotation_corrected) * 12) >> 3; //x(12/8) - 12/8 is the absolute maximum we can get away with
 800496a:	436b      	muls	r3, r5
 800496c:	434b      	muls	r3, r1
 800496e:	10db      	asrs	r3, r3, #3

			uint16_t two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits = (uint16_t)(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC >> SYMMETRY_ADC_NUM_BITS);
 8004970:	b299      	uxth	r1, r3
 8004972:	0a09      	lsrs	r1, r1, #8
 8004974:	9101      	str	r1, [sp, #4]


			//HAVE TO BE uin16_t HERE BECAUSE A uint8_t IS LIMITED TO 255!
			uint16_t manipulated_period_shorten = two_fifty_six_minus_TIM16_raw_start_value - two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits; //manipulated shorten will always be less than 256
 8004976:	1a69      	subs	r1, r5, r1
 8004978:	b289      	uxth	r1, r1
 800497a:	9100      	str	r1, [sp, #0]

			uint16_t manipulated_period_lengthen = two_fifty_six_minus_TIM16_raw_start_value + two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits; //manipulated lengthen can be greater than 256 up to 381
 800497c:	9901      	ldr	r1, [sp, #4]
 800497e:	041b      	lsls	r3, r3, #16
 8004980:	186d      	adds	r5, r5, r1
 8004982:	b2ad      	uxth	r5, r5


			if((manipulated_period_lengthen < 256) || ((manipulated_period_lengthen == 256) && (unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0))){
 8004984:	9302      	str	r3, [sp, #8]
 8004986:	2dff      	cmp	r5, #255	@ 0xff
 8004988:	d813      	bhi.n	80049b2 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0xd8>

				if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 800498a:	9b02      	ldr	r3, [sp, #8]
 800498c:	2108      	movs	r1, #8
 800498e:	0c1f      	lsrs	r7, r3, #16
 8004990:	0038      	movs	r0, r7
 8004992:	f000 f9c4 	bl	8004d1e <unsigned_bitwise_modulo>
 8004996:	2880      	cmp	r0, #128	@ 0x80
 8004998:	d029      	beq.n	80049ee <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x114>

						TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
					}
					params_ptr->prescaler_adjust = DO_NOTHING;
				}
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0){
 800499a:	2108      	movs	r1, #8
 800499c:	0038      	movs	r0, r7
 800499e:	f000 f9be 	bl	8004d1e <unsigned_bitwise_modulo>
 80049a2:	2800      	cmp	r0, #0
 80049a4:	d138      	bne.n	8004a18 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x13e>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
					}
					params_ptr->prescaler_adjust = DO_NOTHING;
 80049a6:	1c63      	adds	r3, r4, #1
 80049a8:	77d8      	strb	r0, [r3, #31]
			}

	        //DETERMINE THE TIM16_FINAL_START_VALUE FROM MANIPULATED_PERIOD_LENGTHEN/SHORTEN CALCULATED
	        //NOTE INVERSE RELATIONSHIP BETWEEN TIM16_FINAL_START_VALUE AND MANIPULATED_PERIOD_LENGTHEN/SHORTEN BECAUSE 256-TIM16_FINAL_START_VALUE = MANIPULATED_PERIOD_LENGTHEN/SHORTEN
	        //ODD VALUES OF CURRENT_INDEX WILL FEATURE THE ADJUSTED(OSCILLATED) VALUE
	        if(symmetry_type_for_halfcycle == SHORTEN){
 80049aa:	2e00      	cmp	r6, #0
 80049ac:	d000      	beq.n	80049b0 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0xd6>
 80049ae:	e085      	b.n	8004abc <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x1e2>
 80049b0:	e05a      	b.n	8004a68 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x18e>
			if((manipulated_period_lengthen < 256) || ((manipulated_period_lengthen == 256) && (unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0))){
 80049b2:	9b02      	ldr	r3, [sp, #8]
 80049b4:	0c1f      	lsrs	r7, r3, #16
 80049b6:	4295      	cmp	r5, r2
 80049b8:	d00c      	beq.n	80049d4 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0xfa>
				if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 80049ba:	2108      	movs	r1, #8
 80049bc:	0038      	movs	r0, r7
 80049be:	f000 f9ae 	bl	8004d1e <unsigned_bitwise_modulo>
 80049c2:	2880      	cmp	r0, #128	@ 0x80
 80049c4:	d13f      	bne.n	8004a46 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x16c>
					manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 80049c6:	9b00      	ldr	r3, [sp, #0]
					manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 80049c8:	3501      	adds	r5, #1
					manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 80049ca:	3b01      	subs	r3, #1
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	9300      	str	r3, [sp, #0]
					manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 80049d0:	b2ad      	uxth	r5, r5
 80049d2:	e03e      	b.n	8004a52 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x178>
			if((manipulated_period_lengthen < 256) || ((manipulated_period_lengthen == 256) && (unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0))){
 80049d4:	2108      	movs	r1, #8
 80049d6:	0038      	movs	r0, r7
 80049d8:	f000 f9a1 	bl	8004d1e <unsigned_bitwise_modulo>
 80049dc:	2800      	cmp	r0, #0
 80049de:	d0d4      	beq.n	800498a <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0xb0>
			else if((manipulated_period_lengthen > 256) || ((manipulated_period_lengthen == 256) && (unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 0))){
 80049e0:	2108      	movs	r1, #8
 80049e2:	0038      	movs	r0, r7
 80049e4:	f000 f99b 	bl	8004d1e <unsigned_bitwise_modulo>
 80049e8:	2800      	cmp	r0, #0
 80049ea:	d1e6      	bne.n	80049ba <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0xe0>
 80049ec:	e7dd      	b.n	80049aa <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0xd0>
					params_ptr->prescaler_adjust = DO_NOTHING;
 80049ee:	2200      	movs	r2, #0
 80049f0:	1c63      	adds	r3, r4, #1
					if(symmetry_type_for_halfcycle == SHORTEN){
 80049f2:	2e00      	cmp	r6, #0
 80049f4:	d000      	beq.n	80049f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x11e>
 80049f6:	e067      	b.n	8004ac8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x1ee>
					params_ptr->prescaler_adjust = DO_NOTHING;
 80049f8:	77de      	strb	r6, [r3, #31]
	                    params_ptr->final_start_value = 256 - manipulated_period_shorten - 1;
	                }
	            }
	            else if(TIM16_final_start_value_oscillation_mode == OSCILLATE_DOWNWARDS){

	                if(unsigned_bitwise_modulo(params_ptr->index, 1) == 0){ //if current index is even
 80049fa:	89e0      	ldrh	r0, [r4, #14]
 80049fc:	2101      	movs	r1, #1
 80049fe:	b280      	uxth	r0, r0
 8004a00:	f000 f98d 	bl	8004d1e <unsigned_bitwise_modulo>
 8004a04:	9b03      	ldr	r3, [sp, #12]
 8004a06:	9a01      	ldr	r2, [sp, #4]
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	3bff      	subs	r3, #255	@ 0xff
 8004a0c:	18d3      	adds	r3, r2, r3
 8004a0e:	b29b      	uxth	r3, r3
 8004a10:	2800      	cmp	r0, #0
 8004a12:	d064      	beq.n	8004ade <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x204>

	                    params_ptr->final_start_value = 256 - manipulated_period_shorten;
	                }
	                else{ //if current index is odd

	                    params_ptr->final_start_value = 256 - manipulated_period_shorten + 1;
 8004a14:	3302      	adds	r3, #2
 8004a16:	e063      	b.n	8004ae0 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x206>
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) < 128){
 8004a18:	2108      	movs	r1, #8
 8004a1a:	0038      	movs	r0, r7
 8004a1c:	f000 f97f 	bl	8004d1e <unsigned_bitwise_modulo>
 8004a20:	287f      	cmp	r0, #127	@ 0x7f
 8004a22:	d803      	bhi.n	8004a2c <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x152>
					params_ptr->prescaler_adjust = DO_NOTHING;
 8004a24:	2200      	movs	r2, #0
 8004a26:	1c63      	adds	r3, r4, #1
 8004a28:	77da      	strb	r2, [r3, #31]
 8004a2a:	e7be      	b.n	80049aa <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0xd0>
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 128){
 8004a2c:	2108      	movs	r1, #8
 8004a2e:	0038      	movs	r0, r7
 8004a30:	f000 f975 	bl	8004d1e <unsigned_bitwise_modulo>
 8004a34:	2880      	cmp	r0, #128	@ 0x80
 8004a36:	d9b8      	bls.n	80049aa <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0xd0>
					manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 8004a38:	9b00      	ldr	r3, [sp, #0]
					manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 8004a3a:	3501      	adds	r5, #1
					manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 8004a3c:	3b01      	subs	r3, #1
 8004a3e:	b29b      	uxth	r3, r3
 8004a40:	9300      	str	r3, [sp, #0]
					manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 8004a42:	b2ad      	uxth	r5, r5
 8004a44:	e7ee      	b.n	8004a24 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x14a>
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0){
 8004a46:	2108      	movs	r1, #8
 8004a48:	0038      	movs	r0, r7
 8004a4a:	f000 f968 	bl	8004d1e <unsigned_bitwise_modulo>
 8004a4e:	2800      	cmp	r0, #0
 8004a50:	d124      	bne.n	8004a9c <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x1c2>
					if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8004a52:	0028      	movs	r0, r5
 8004a54:	2101      	movs	r1, #1
 8004a56:	f000 f962 	bl	8004d1e <unsigned_bitwise_modulo>
						manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8004a5a:	086d      	lsrs	r5, r5, #1
 8004a5c:	1c63      	adds	r3, r4, #1
					if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8004a5e:	2800      	cmp	r0, #0
 8004a60:	d12f      	bne.n	8004ac2 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x1e8>
						if(symmetry_type_for_halfcycle == SHORTEN){
 8004a62:	2e00      	cmp	r6, #0
 8004a64:	d128      	bne.n	8004ab8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x1de>
							params_ptr->prescaler_adjust = DO_NOTHING;
 8004a66:	77de      	strb	r6, [r3, #31]
	                params_ptr->final_start_value = 256 - manipulated_period_shorten;
 8004a68:	2380      	movs	r3, #128	@ 0x80
 8004a6a:	9a00      	ldr	r2, [sp, #0]
 8004a6c:	005b      	lsls	r3, r3, #1
 8004a6e:	1a9b      	subs	r3, r3, r2

	                    params_ptr->final_start_value = 256 - manipulated_period_lengthen;
	                }
	                else{ //if current index is odd

	                    params_ptr->final_start_value = 256 - manipulated_period_lengthen - 1;
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	82a3      	strh	r3, [r4, #20]
	                    params_ptr->final_start_value = 256 - manipulated_period_lengthen + 1;
	                }
	            }
	        }

	        Adjust_TIM16_Prescaler(params_ptr);
 8004a74:	0020      	movs	r0, r4
 8004a76:	f7ff ff21 	bl	80048bc <Adjust_TIM16_Prescaler>
		params_ptr->final_start_value = params_ptr->raw_start_value;
		params_ptr->prescaler_adjust = DO_NOTHING;
        Adjust_TIM16_Prescaler(params_ptr);
    #endif

    params_ptr->final_period = 256 - params_ptr->final_start_value;
 8004a7a:	2380      	movs	r3, #128	@ 0x80
    params_ptr->final_ARR = params_ptr->final_period - 1;
    params_ptr->final_prescaler_minus_one = params_ptr->final_prescaler - 1;

    return 1;
}
 8004a7c:	2001      	movs	r0, #1
    params_ptr->final_period = 256 - params_ptr->final_start_value;
 8004a7e:	8aa2      	ldrh	r2, [r4, #20]
 8004a80:	005b      	lsls	r3, r3, #1
 8004a82:	1a9b      	subs	r3, r3, r2
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	82e3      	strh	r3, [r4, #22]
    params_ptr->final_ARR = params_ptr->final_period - 1;
 8004a88:	8ae3      	ldrh	r3, [r4, #22]
 8004a8a:	3b01      	subs	r3, #1
 8004a8c:	b29b      	uxth	r3, r3
 8004a8e:	8323      	strh	r3, [r4, #24]
    params_ptr->final_prescaler_minus_one = params_ptr->final_prescaler - 1;
 8004a90:	8ba3      	ldrh	r3, [r4, #28]
 8004a92:	3b01      	subs	r3, #1
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	83e3      	strh	r3, [r4, #30]
}
 8004a98:	b005      	add	sp, #20
 8004a9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) < 128){
 8004a9c:	2108      	movs	r1, #8
 8004a9e:	0038      	movs	r0, r7
 8004aa0:	f000 f93d 	bl	8004d1e <unsigned_bitwise_modulo>
 8004aa4:	287f      	cmp	r0, #127	@ 0x7f
 8004aa6:	d9d4      	bls.n	8004a52 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x178>
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 128){
 8004aa8:	2108      	movs	r1, #8
 8004aaa:	0038      	movs	r0, r7
 8004aac:	f000 f937 	bl	8004d1e <unsigned_bitwise_modulo>
 8004ab0:	2880      	cmp	r0, #128	@ 0x80
 8004ab2:	d800      	bhi.n	8004ab6 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x1dc>
 8004ab4:	e779      	b.n	80049aa <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0xd0>
 8004ab6:	e786      	b.n	80049c6 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0xec>
							params_ptr->prescaler_adjust = MULTIPLY_BY_TWO;
 8004ab8:	2201      	movs	r2, #1
 8004aba:	77da      	strb	r2, [r3, #31]
	                    params_ptr->final_start_value = 256 - manipulated_period_lengthen;
 8004abc:	2380      	movs	r3, #128	@ 0x80
 8004abe:	005b      	lsls	r3, r3, #1
 8004ac0:	e00b      	b.n	8004ada <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x200>
						if(symmetry_type_for_halfcycle == SHORTEN){
 8004ac2:	2e00      	cmp	r6, #0
 8004ac4:	d0cf      	beq.n	8004a66 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x18c>
							params_ptr->prescaler_adjust = MULTIPLY_BY_TWO;
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	77da      	strb	r2, [r3, #31]
	                if(unsigned_bitwise_modulo(params_ptr->index, 1) == 0){ //if current index is even
 8004aca:	89e0      	ldrh	r0, [r4, #14]
 8004acc:	2101      	movs	r1, #1
 8004ace:	b280      	uxth	r0, r0
 8004ad0:	f000 f925 	bl	8004d1e <unsigned_bitwise_modulo>
	                    params_ptr->final_start_value = 256 - manipulated_period_lengthen - 1;
 8004ad4:	23ff      	movs	r3, #255	@ 0xff
	                if(unsigned_bitwise_modulo(params_ptr->index, 1) == 0){ //if current index is even
 8004ad6:	2800      	cmp	r0, #0
 8004ad8:	d0f0      	beq.n	8004abc <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x1e2>
	                    params_ptr->final_start_value = 256 - manipulated_period_lengthen - 1;
 8004ada:	1b5b      	subs	r3, r3, r5
 8004adc:	e7c8      	b.n	8004a70 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x196>
	                    params_ptr->final_start_value = 256 - manipulated_period_shorten;
 8004ade:	3301      	adds	r3, #1
	                    params_ptr->final_start_value = 256 - manipulated_period_shorten + 1;
 8004ae0:	33ff      	adds	r3, #255	@ 0xff
 8004ae2:	e7c5      	b.n	8004a70 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x196>

08004ae4 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004ae4:	4770      	bx	lr

08004ae6 <Start_OC_TIM>:
//INCLUDES
#include "timers.h"
#include "main_vars.h"

//FUNCTION DEFINITIONS
uint8_t __attribute__((optimize("O0")))Start_OC_TIM(TIM_HandleTypeDef *TIM, uint32_t OC_TIM_channel){
 8004ae6:	b5b0      	push	{r4, r5, r7, lr}
 8004ae8:	b084      	sub	sp, #16
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
 8004aee:	6039      	str	r1, [r7, #0]

	uint8_t ok = HAL_TIM_OC_Start_IT(TIM, OC_TIM_channel); //_IT variant of function
 8004af0:	250f      	movs	r5, #15
 8004af2:	197c      	adds	r4, r7, r5
 8004af4:	683a      	ldr	r2, [r7, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	0011      	movs	r1, r2
 8004afa:	0018      	movs	r0, r3
 8004afc:	f002 feee 	bl	80078dc <HAL_TIM_OC_Start_IT>
 8004b00:	0003      	movs	r3, r0
 8004b02:	7023      	strb	r3, [r4, #0]
	//means the timer will generate an interrupt on delay_elapsed (CNT = CCR) condition

	if(ok != HAL_OK){
 8004b04:	197b      	adds	r3, r7, r5
 8004b06:	781b      	ldrb	r3, [r3, #0]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d001      	beq.n	8004b10 <Start_OC_TIM+0x2a>

		Error_Handler();
 8004b0c:	f7fc ff2c 	bl	8001968 <Error_Handler>
	}

	return ok;
 8004b10:	230f      	movs	r3, #15
 8004b12:	18fb      	adds	r3, r7, r3
 8004b14:	781b      	ldrb	r3, [r3, #0]
}
 8004b16:	0018      	movs	r0, r3
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	b004      	add	sp, #16
 8004b1c:	bdb0      	pop	{r4, r5, r7, pc}

08004b1e <Stop_OC_TIM>:

uint8_t __attribute__((optimize("O0")))Stop_OC_TIM(TIM_HandleTypeDef *TIM, uint32_t OC_TIM_channel){
 8004b1e:	b5b0      	push	{r4, r5, r7, lr}
 8004b20:	b084      	sub	sp, #16
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
 8004b26:	6039      	str	r1, [r7, #0]

	uint8_t ok = HAL_TIM_OC_Stop_IT(TIM, OC_TIM_channel);
 8004b28:	250f      	movs	r5, #15
 8004b2a:	197c      	adds	r4, r7, r5
 8004b2c:	683a      	ldr	r2, [r7, #0]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	0011      	movs	r1, r2
 8004b32:	0018      	movs	r0, r3
 8004b34:	f002 ff5a 	bl	80079ec <HAL_TIM_OC_Stop_IT>
 8004b38:	0003      	movs	r3, r0
 8004b3a:	7023      	strb	r3, [r4, #0]

	if(ok != HAL_OK){
 8004b3c:	197b      	adds	r3, r7, r5
 8004b3e:	781b      	ldrb	r3, [r3, #0]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d001      	beq.n	8004b48 <Stop_OC_TIM+0x2a>

		Error_Handler();
 8004b44:	f7fc ff10 	bl	8001968 <Error_Handler>
	}

	return ok;
 8004b48:	230f      	movs	r3, #15
 8004b4a:	18fb      	adds	r3, r7, r3
 8004b4c:	781b      	ldrb	r3, [r3, #0]
}
 8004b4e:	0018      	movs	r0, r3
 8004b50:	46bd      	mov	sp, r7
 8004b52:	b004      	add	sp, #16
 8004b54:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004b58 <Check_Software_Timers>:

uint8_t __attribute__((optimize("O0")))Check_Software_Timers(void){
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	af00      	add	r7, sp, #0

	if(Get_Status_Bit(&statuses, Input_Capture_Processing_Can_Be_Started) == YES){
 8004b5c:	4b4d      	ldr	r3, [pc, #308]	@ (8004c94 <Check_Software_Timers+0x13c>)
 8004b5e:	2104      	movs	r1, #4
 8004b60:	0018      	movs	r0, r3
 8004b62:	f000 f8f8 	bl	8004d56 <Get_Status_Bit>
 8004b66:	0003      	movs	r3, r0
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d107      	bne.n	8004b7c <Check_Software_Timers+0x24>

				//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 1);

				Input_Capture_Processing(interrupt_period, &params_to_be_loaded);
 8004b6c:	4b4a      	ldr	r3, [pc, #296]	@ (8004c98 <Check_Software_Timers+0x140>)
 8004b6e:	881b      	ldrh	r3, [r3, #0]
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	4a4a      	ldr	r2, [pc, #296]	@ (8004c9c <Check_Software_Timers+0x144>)
 8004b74:	0011      	movs	r1, r2
 8004b76:	0018      	movs	r0, r3
 8004b78:	f7ff f92c 	bl	8003dd4 <Input_Capture_Processing>

				//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 0);
			}

			if(Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running) == YES){
 8004b7c:	4b45      	ldr	r3, [pc, #276]	@ (8004c94 <Check_Software_Timers+0x13c>)
 8004b7e:	2140      	movs	r1, #64	@ 0x40
 8004b80:	0018      	movs	r0, r3
 8004b82:	f000 f8e8 	bl	8004d56 <Get_Status_Bit>
 8004b86:	0003      	movs	r3, r0
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d12b      	bne.n	8004be4 <Check_Software_Timers+0x8c>

				if(idle_counter < IDLE_COUNT){
 8004b8c:	4b44      	ldr	r3, [pc, #272]	@ (8004ca0 <Check_Software_Timers+0x148>)
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	23fa      	movs	r3, #250	@ 0xfa
 8004b92:	015b      	lsls	r3, r3, #5
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d218      	bcs.n	8004bca <Check_Software_Timers+0x72>

					if(IP_CAP_fsm.current_state != IDLE){
 8004b98:	4b42      	ldr	r3, [pc, #264]	@ (8004ca4 <Check_Software_Timers+0x14c>)
 8004b9a:	781b      	ldrb	r3, [r3, #0]
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d00d      	beq.n	8004bbe <Check_Software_Timers+0x66>

						Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 8004ba2:	4b3c      	ldr	r3, [pc, #240]	@ (8004c94 <Check_Software_Timers+0x13c>)
 8004ba4:	2140      	movs	r1, #64	@ 0x40
 8004ba6:	0018      	movs	r0, r3
 8004ba8:	f000 f8f5 	bl	8004d96 <Clear_Status_Bit>
						Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 8004bac:	4b39      	ldr	r3, [pc, #228]	@ (8004c94 <Check_Software_Timers+0x13c>)
 8004bae:	2120      	movs	r1, #32
 8004bb0:	0018      	movs	r0, r3
 8004bb2:	f000 f8f0 	bl	8004d96 <Clear_Status_Bit>
						idle_counter = 0;
 8004bb6:	4b3a      	ldr	r3, [pc, #232]	@ (8004ca0 <Check_Software_Timers+0x148>)
 8004bb8:	2200      	movs	r2, #0
 8004bba:	601a      	str	r2, [r3, #0]
 8004bbc:	e012      	b.n	8004be4 <Check_Software_Timers+0x8c>
					}
					else{

						idle_counter++;
 8004bbe:	4b38      	ldr	r3, [pc, #224]	@ (8004ca0 <Check_Software_Timers+0x148>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	1c5a      	adds	r2, r3, #1
 8004bc4:	4b36      	ldr	r3, [pc, #216]	@ (8004ca0 <Check_Software_Timers+0x148>)
 8004bc6:	601a      	str	r2, [r3, #0]
 8004bc8:	e00c      	b.n	8004be4 <Check_Software_Timers+0x8c>
					}
				}
				else{

					Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 8004bca:	4b32      	ldr	r3, [pc, #200]	@ (8004c94 <Check_Software_Timers+0x13c>)
 8004bcc:	2140      	movs	r1, #64	@ 0x40
 8004bce:	0018      	movs	r0, r3
 8004bd0:	f000 f8e1 	bl	8004d96 <Clear_Status_Bit>
					Set_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 8004bd4:	4b2f      	ldr	r3, [pc, #188]	@ (8004c94 <Check_Software_Timers+0x13c>)
 8004bd6:	2120      	movs	r1, #32
 8004bd8:	0018      	movs	r0, r3
 8004bda:	f000 f8cd 	bl	8004d78 <Set_Status_Bit>
					idle_counter = 0;
 8004bde:	4b30      	ldr	r3, [pc, #192]	@ (8004ca0 <Check_Software_Timers+0x148>)
 8004be0:	2200      	movs	r2, #0
 8004be2:	601a      	str	r2, [r3, #0]
				}
			}
			if(Get_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running) == YES){
 8004be4:	2380      	movs	r3, #128	@ 0x80
 8004be6:	005a      	lsls	r2, r3, #1
 8004be8:	4b2a      	ldr	r3, [pc, #168]	@ (8004c94 <Check_Software_Timers+0x13c>)
 8004bea:	0011      	movs	r1, r2
 8004bec:	0018      	movs	r0, r3
 8004bee:	f000 f8b2 	bl	8004d56 <Get_Status_Bit>
 8004bf2:	0003      	movs	r3, r0
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d122      	bne.n	8004c3e <Check_Software_Timers+0xe6>

				if(midi_counter < MIDI_COUNT){
 8004bf8:	4b2b      	ldr	r3, [pc, #172]	@ (8004ca8 <Check_Software_Timers+0x150>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a2b      	ldr	r2, [pc, #172]	@ (8004cac <Check_Software_Timers+0x154>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d805      	bhi.n	8004c0e <Check_Software_Timers+0xb6>

					midi_counter++;
 8004c02:	4b29      	ldr	r3, [pc, #164]	@ (8004ca8 <Check_Software_Timers+0x150>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	1c5a      	adds	r2, r3, #1
 8004c08:	4b27      	ldr	r3, [pc, #156]	@ (8004ca8 <Check_Software_Timers+0x150>)
 8004c0a:	601a      	str	r2, [r3, #0]
 8004c0c:	e017      	b.n	8004c3e <Check_Software_Timers+0xe6>
				}
				else{

					Clear_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8004c0e:	2380      	movs	r3, #128	@ 0x80
 8004c10:	005a      	lsls	r2, r3, #1
 8004c12:	4b20      	ldr	r3, [pc, #128]	@ (8004c94 <Check_Software_Timers+0x13c>)
 8004c14:	0011      	movs	r1, r2
 8004c16:	0018      	movs	r0, r3
 8004c18:	f000 f8bd 	bl	8004d96 <Clear_Status_Bit>
					Set_Status_Bit(&statuses, Software_MIDI_Timer_Has_Timed_Out);
 8004c1c:	2380      	movs	r3, #128	@ 0x80
 8004c1e:	009a      	lsls	r2, r3, #2
 8004c20:	4b1c      	ldr	r3, [pc, #112]	@ (8004c94 <Check_Software_Timers+0x13c>)
 8004c22:	0011      	movs	r1, r2
 8004c24:	0018      	movs	r0, r3
 8004c26:	f000 f8a7 	bl	8004d78 <Set_Status_Bit>
					active_status_byte = 0;
 8004c2a:	4b21      	ldr	r3, [pc, #132]	@ (8004cb0 <Check_Software_Timers+0x158>)
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	701a      	strb	r2, [r3, #0]
					Clear_Data_Buffer(&MIDI_data);
 8004c30:	4b20      	ldr	r3, [pc, #128]	@ (8004cb4 <Check_Software_Timers+0x15c>)
 8004c32:	0018      	movs	r0, r3
 8004c34:	f7fc f895 	bl	8000d62 <Clear_Data_Buffer>
					midi_counter = 0;
 8004c38:	4b1b      	ldr	r3, [pc, #108]	@ (8004ca8 <Check_Software_Timers+0x150>)
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	601a      	str	r2, [r3, #0]
				}
			}
			if(Get_Status_Bit(&statuses, Tap_Tempo_Preset_Save_Timer_Is_Running) == YES){
 8004c3e:	2380      	movs	r3, #128	@ 0x80
 8004c40:	015a      	lsls	r2, r3, #5
 8004c42:	4b14      	ldr	r3, [pc, #80]	@ (8004c94 <Check_Software_Timers+0x13c>)
 8004c44:	0011      	movs	r1, r2
 8004c46:	0018      	movs	r0, r3
 8004c48:	f000 f885 	bl	8004d56 <Get_Status_Bit>
 8004c4c:	0003      	movs	r3, r0
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d11b      	bne.n	8004c8a <Check_Software_Timers+0x132>

				if(preset_save_idle_counter < PRESET_SAVE_IDLE_COUNT){
 8004c52:	4b19      	ldr	r3, [pc, #100]	@ (8004cb8 <Check_Software_Timers+0x160>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a19      	ldr	r2, [pc, #100]	@ (8004cbc <Check_Software_Timers+0x164>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d805      	bhi.n	8004c68 <Check_Software_Timers+0x110>

					preset_save_idle_counter++;
 8004c5c:	4b16      	ldr	r3, [pc, #88]	@ (8004cb8 <Check_Software_Timers+0x160>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	1c5a      	adds	r2, r3, #1
 8004c62:	4b15      	ldr	r3, [pc, #84]	@ (8004cb8 <Check_Software_Timers+0x160>)
 8004c64:	601a      	str	r2, [r3, #0]
 8004c66:	e010      	b.n	8004c8a <Check_Software_Timers+0x132>
				}
				else{

					Clear_Status_Bit(&statuses, Tap_Tempo_Preset_Save_Timer_Is_Running);
 8004c68:	2380      	movs	r3, #128	@ 0x80
 8004c6a:	015a      	lsls	r2, r3, #5
 8004c6c:	4b09      	ldr	r3, [pc, #36]	@ (8004c94 <Check_Software_Timers+0x13c>)
 8004c6e:	0011      	movs	r1, r2
 8004c70:	0018      	movs	r0, r3
 8004c72:	f000 f890 	bl	8004d96 <Clear_Status_Bit>
					Set_Status_Bit(&statuses, Tap_Tempo_Preset_Save_Timer_Has_Timed_Out);
 8004c76:	2380      	movs	r3, #128	@ 0x80
 8004c78:	019a      	lsls	r2, r3, #6
 8004c7a:	4b06      	ldr	r3, [pc, #24]	@ (8004c94 <Check_Software_Timers+0x13c>)
 8004c7c:	0011      	movs	r1, r2
 8004c7e:	0018      	movs	r0, r3
 8004c80:	f000 f87a 	bl	8004d78 <Set_Status_Bit>
					preset_save_idle_counter = 0;
 8004c84:	4b0c      	ldr	r3, [pc, #48]	@ (8004cb8 <Check_Software_Timers+0x160>)
 8004c86:	2200      	movs	r2, #0
 8004c88:	601a      	str	r2, [r3, #0]
				}
			}

			return 1;
 8004c8a:	2301      	movs	r3, #1
}
 8004c8c:	0018      	movs	r0, r3
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	46c0      	nop			@ (mov r8, r8)
 8004c94:	20000d28 	.word	0x20000d28
 8004c98:	20000c7a 	.word	0x20000c7a
 8004c9c:	20000ca4 	.word	0x20000ca4
 8004ca0:	20000d24 	.word	0x20000d24
 8004ca4:	20000422 	.word	0x20000422
 8004ca8:	20000d20 	.word	0x20000d20
 8004cac:	00030d3f 	.word	0x00030d3f
 8004cb0:	20000518 	.word	0x20000518
 8004cb4:	2000050d 	.word	0x2000050d
 8004cb8:	20000d1c 	.word	0x20000d1c
 8004cbc:	0038751f 	.word	0x0038751f

08004cc0 <isPrime>:
#include "utility.h"

enum Validate __attribute__((optimize("O0")))isPrime(uint16_t x){
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	0002      	movs	r2, r0
 8004cc8:	1dbb      	adds	r3, r7, #6
 8004cca:	801a      	strh	r2, [r3, #0]
    for (uint16_t d = 2; d * d <= x; d++) {
 8004ccc:	230e      	movs	r3, #14
 8004cce:	18fb      	adds	r3, r7, r3
 8004cd0:	2202      	movs	r2, #2
 8004cd2:	801a      	strh	r2, [r3, #0]
 8004cd4:	e014      	b.n	8004d00 <isPrime+0x40>
        if (x % d == 0)
 8004cd6:	1dba      	adds	r2, r7, #6
 8004cd8:	230e      	movs	r3, #14
 8004cda:	18fb      	adds	r3, r7, r3
 8004cdc:	8812      	ldrh	r2, [r2, #0]
 8004cde:	881b      	ldrh	r3, [r3, #0]
 8004ce0:	0019      	movs	r1, r3
 8004ce2:	0010      	movs	r0, r2
 8004ce4:	f7fb faaa 	bl	800023c <__aeabi_uidivmod>
 8004ce8:	000b      	movs	r3, r1
 8004cea:	b29b      	uxth	r3, r3
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d101      	bne.n	8004cf4 <isPrime+0x34>
            return NO;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	e010      	b.n	8004d16 <isPrime+0x56>
    for (uint16_t d = 2; d * d <= x; d++) {
 8004cf4:	210e      	movs	r1, #14
 8004cf6:	187b      	adds	r3, r7, r1
 8004cf8:	881a      	ldrh	r2, [r3, #0]
 8004cfa:	187b      	adds	r3, r7, r1
 8004cfc:	3201      	adds	r2, #1
 8004cfe:	801a      	strh	r2, [r3, #0]
 8004d00:	220e      	movs	r2, #14
 8004d02:	18bb      	adds	r3, r7, r2
 8004d04:	881b      	ldrh	r3, [r3, #0]
 8004d06:	18ba      	adds	r2, r7, r2
 8004d08:	8812      	ldrh	r2, [r2, #0]
 8004d0a:	435a      	muls	r2, r3
 8004d0c:	1dbb      	adds	r3, r7, #6
 8004d0e:	881b      	ldrh	r3, [r3, #0]
 8004d10:	429a      	cmp	r2, r3
 8004d12:	dde0      	ble.n	8004cd6 <isPrime+0x16>
    }
    return YES;
 8004d14:	2301      	movs	r3, #1
}
 8004d16:	0018      	movs	r0, r3
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	b004      	add	sp, #16
 8004d1c:	bd80      	pop	{r7, pc}

08004d1e <unsigned_bitwise_modulo>:

uint32_t __attribute__((optimize("O0")))unsigned_bitwise_modulo(uint32_t dividend, uint8_t base_2_exponent){
 8004d1e:	b580      	push	{r7, lr}
 8004d20:	b082      	sub	sp, #8
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
 8004d26:	000a      	movs	r2, r1
 8004d28:	1cfb      	adds	r3, r7, #3
 8004d2a:	701a      	strb	r2, [r3, #0]

    return dividend & ((1 << base_2_exponent) - 1);
 8004d2c:	1cfb      	adds	r3, r7, #3
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	2201      	movs	r2, #1
 8004d32:	409a      	lsls	r2, r3
 8004d34:	0013      	movs	r3, r2
 8004d36:	3b01      	subs	r3, #1
 8004d38:	001a      	movs	r2, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4013      	ands	r3, r2
}
 8004d3e:	0018      	movs	r0, r3
 8004d40:	46bd      	mov	sp, r7
 8004d42:	b002      	add	sp, #8
 8004d44:	bd80      	pop	{r7, pc}

08004d46 <Global_Interrupt_Enable>:

uint8_t __attribute__((optimize("O0")))Global_Interrupt_Enable(void){
 8004d46:	b580      	push	{r7, lr}
 8004d48:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 8004d4a:	b662      	cpsie	i
}
 8004d4c:	46c0      	nop			@ (mov r8, r8)

	__enable_irq();
	return 1;
 8004d4e:	2301      	movs	r3, #1
}
 8004d50:	0018      	movs	r0, r3
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}

08004d56 <Get_Status_Bit>:

	__disable_irq();
	return 1;
}

enum Validate __attribute__((optimize("O0")))Get_Status_Bit(volatile uint32_t *bits, enum Status_Bit bit){
 8004d56:	b580      	push	{r7, lr}
 8004d58:	b082      	sub	sp, #8
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
 8004d5e:	6039      	str	r1, [r7, #0]

    if(*bits & bit){
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	683a      	ldr	r2, [r7, #0]
 8004d66:	4013      	ands	r3, r2
 8004d68:	d001      	beq.n	8004d6e <Get_Status_Bit+0x18>

        return (enum Validate) YES;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e000      	b.n	8004d70 <Get_Status_Bit+0x1a>
    }

    else{

        return (enum Validate) NO;
 8004d6e:	2300      	movs	r3, #0
    }
}
 8004d70:	0018      	movs	r0, r3
 8004d72:	46bd      	mov	sp, r7
 8004d74:	b002      	add	sp, #8
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <Set_Status_Bit>:

void __attribute__((optimize("O0")))Set_Status_Bit(volatile uint32_t *bits, enum Status_Bit bit){
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]

	*bits |= bit;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	431a      	orrs	r2, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	601a      	str	r2, [r3, #0]
}
 8004d8e:	46c0      	nop			@ (mov r8, r8)
 8004d90:	46bd      	mov	sp, r7
 8004d92:	b002      	add	sp, #8
 8004d94:	bd80      	pop	{r7, pc}

08004d96 <Clear_Status_Bit>:

void __attribute__((optimize("O0")))Clear_Status_Bit(volatile uint32_t *bits, enum Status_Bit bit){
 8004d96:	b580      	push	{r7, lr}
 8004d98:	b082      	sub	sp, #8
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
 8004d9e:	6039      	str	r1, [r7, #0]

	*bits &= ~bit;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	683a      	ldr	r2, [r7, #0]
 8004da6:	43d2      	mvns	r2, r2
 8004da8:	401a      	ands	r2, r3
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	601a      	str	r2, [r3, #0]
}
 8004dae:	46c0      	nop			@ (mov r8, r8)
 8004db0:	46bd      	mov	sp, r7
 8004db2:	b002      	add	sp, #8
 8004db4:	bd80      	pop	{r7, pc}
	...

08004db8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004db8:	480d      	ldr	r0, [pc, #52]	@ (8004df0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004dba:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004dbc:	f7ff fe92 	bl	8004ae4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */

  ldr r0, =_sdata
 8004dc0:	480c      	ldr	r0, [pc, #48]	@ (8004df4 <LoopForever+0x6>)
  ldr r1, =_edata
 8004dc2:	490d      	ldr	r1, [pc, #52]	@ (8004df8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004dc4:	4a0d      	ldr	r2, [pc, #52]	@ (8004dfc <LoopForever+0xe>)
  movs r3, #0
 8004dc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004dc8:	e002      	b.n	8004dd0 <LoopCopyDataInit>

08004dca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004dca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004dcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004dce:	3304      	adds	r3, #4

08004dd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004dd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004dd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004dd4:	d3f9      	bcc.n	8004dca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004dd6:	4a0a      	ldr	r2, [pc, #40]	@ (8004e00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004dd8:	4c0a      	ldr	r4, [pc, #40]	@ (8004e04 <LoopForever+0x16>)
  movs r3, #0
 8004dda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004ddc:	e001      	b.n	8004de2 <LoopFillZerobss>

08004dde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004dde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004de0:	3204      	adds	r2, #4

08004de2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004de2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004de4:	d3fb      	bcc.n	8004dde <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004de6:	f003 fe79 	bl	8008adc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8004dea:	f7ff f87b 	bl	8003ee4 <main>

08004dee <LoopForever>:

LoopForever:
  b LoopForever
 8004dee:	e7fe      	b.n	8004dee <LoopForever>
  ldr   r0, =_estack
 8004df0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8004df4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004df8:	20000474 	.word	0x20000474
  ldr r2, =_sidata
 8004dfc:	08009410 	.word	0x08009410
  ldr r2, =_sbss
 8004e00:	20000478 	.word	0x20000478
  ldr r4, =_ebss
 8004e04:	20000d4c 	.word	0x20000d4c

08004e08 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004e08:	e7fe      	b.n	8004e08 <ADC1_IRQHandler>
	...

08004e0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004e0c:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8004e0e:	4b10      	ldr	r3, [pc, #64]	@ (8004e50 <HAL_InitTick+0x44>)
{
 8004e10:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 8004e12:	7819      	ldrb	r1, [r3, #0]
 8004e14:	2900      	cmp	r1, #0
 8004e16:	d101      	bne.n	8004e1c <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8004e18:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8004e1a:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8004e1c:	20fa      	movs	r0, #250	@ 0xfa
 8004e1e:	0080      	lsls	r0, r0, #2
 8004e20:	f7fb f986 	bl	8000130 <__udivsi3>
 8004e24:	4c0b      	ldr	r4, [pc, #44]	@ (8004e54 <HAL_InitTick+0x48>)
 8004e26:	0001      	movs	r1, r0
 8004e28:	6820      	ldr	r0, [r4, #0]
 8004e2a:	f7fb f981 	bl	8000130 <__udivsi3>
 8004e2e:	f000 fd8b 	bl	8005948 <HAL_SYSTICK_Config>
 8004e32:	1e04      	subs	r4, r0, #0
 8004e34:	d1f0      	bne.n	8004e18 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004e36:	2d03      	cmp	r5, #3
 8004e38:	d8ee      	bhi.n	8004e18 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004e3a:	0002      	movs	r2, r0
 8004e3c:	2001      	movs	r0, #1
 8004e3e:	0029      	movs	r1, r5
 8004e40:	4240      	negs	r0, r0
 8004e42:	f000 fd3b 	bl	80058bc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004e46:	4b04      	ldr	r3, [pc, #16]	@ (8004e58 <HAL_InitTick+0x4c>)
 8004e48:	0020      	movs	r0, r4
 8004e4a:	601d      	str	r5, [r3, #0]
  return status;
 8004e4c:	e7e5      	b.n	8004e1a <HAL_InitTick+0xe>
 8004e4e:	46c0      	nop			@ (mov r8, r8)
 8004e50:	20000434 	.word	0x20000434
 8004e54:	20000430 	.word	0x20000430
 8004e58:	20000438 	.word	0x20000438

08004e5c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004e5c:	2380      	movs	r3, #128	@ 0x80
 8004e5e:	4a08      	ldr	r2, [pc, #32]	@ (8004e80 <HAL_Init+0x24>)
 8004e60:	005b      	lsls	r3, r3, #1
 8004e62:	6811      	ldr	r1, [r2, #0]
{
 8004e64:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004e66:	430b      	orrs	r3, r1
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004e68:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004e6a:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004e6c:	f7ff ffce 	bl	8004e0c <HAL_InitTick>
 8004e70:	1e04      	subs	r4, r0, #0
 8004e72:	d103      	bne.n	8004e7c <HAL_Init+0x20>
  HAL_MspInit();
 8004e74:	f7ff fa96 	bl	80043a4 <HAL_MspInit>
}
 8004e78:	0020      	movs	r0, r4
 8004e7a:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8004e7c:	2401      	movs	r4, #1
 8004e7e:	e7fb      	b.n	8004e78 <HAL_Init+0x1c>
 8004e80:	40022000 	.word	0x40022000

08004e84 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8004e84:	4a03      	ldr	r2, [pc, #12]	@ (8004e94 <HAL_IncTick+0x10>)
 8004e86:	4b04      	ldr	r3, [pc, #16]	@ (8004e98 <HAL_IncTick+0x14>)
 8004e88:	6811      	ldr	r1, [r2, #0]
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	185b      	adds	r3, r3, r1
 8004e8e:	6013      	str	r3, [r2, #0]
}
 8004e90:	4770      	bx	lr
 8004e92:	46c0      	nop			@ (mov r8, r8)
 8004e94:	20000d2c 	.word	0x20000d2c
 8004e98:	20000434 	.word	0x20000434

08004e9c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004e9c:	4b01      	ldr	r3, [pc, #4]	@ (8004ea4 <HAL_GetTick+0x8>)
 8004e9e:	6818      	ldr	r0, [r3, #0]
}
 8004ea0:	4770      	bx	lr
 8004ea2:	46c0      	nop			@ (mov r8, r8)
 8004ea4:	20000d2c 	.word	0x20000d2c

08004ea8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ea8:	b570      	push	{r4, r5, r6, lr}
 8004eaa:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004eac:	f7ff fff6 	bl	8004e9c <HAL_GetTick>
 8004eb0:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004eb2:	1c63      	adds	r3, r4, #1
 8004eb4:	d002      	beq.n	8004ebc <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8004eb6:	4b04      	ldr	r3, [pc, #16]	@ (8004ec8 <HAL_Delay+0x20>)
 8004eb8:	781b      	ldrb	r3, [r3, #0]
 8004eba:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004ebc:	f7ff ffee 	bl	8004e9c <HAL_GetTick>
 8004ec0:	1b40      	subs	r0, r0, r5
 8004ec2:	42a0      	cmp	r0, r4
 8004ec4:	d3fa      	bcc.n	8004ebc <HAL_Delay+0x14>
  {
  }
}
 8004ec6:	bd70      	pop	{r4, r5, r6, pc}
 8004ec8:	20000434 	.word	0x20000434

08004ecc <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004ecc:	6880      	ldr	r0, [r0, #8]
 8004ece:	0740      	lsls	r0, r0, #29
 8004ed0:	0fc0      	lsrs	r0, r0, #31
}
 8004ed2:	4770      	bx	lr

08004ed4 <ADC_DMAConvCplt>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004ed4:	2350      	movs	r3, #80	@ 0x50
{
 8004ed6:	b570      	push	{r4, r5, r6, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ed8:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004eda:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8004edc:	421a      	tst	r2, r3
 8004ede:	d12d      	bne.n	8004f3c <ADC_DMAConvCplt+0x68>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004ee0:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8004ee2:	33b1      	adds	r3, #177	@ 0xb1
 8004ee4:	33ff      	adds	r3, #255	@ 0xff
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8004eea:	23c0      	movs	r3, #192	@ 0xc0

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004eec:	6825      	ldr	r5, [r4, #0]
 8004eee:	011b      	lsls	r3, r3, #4
 8004ef0:	68ea      	ldr	r2, [r5, #12]
 8004ef2:	421a      	tst	r2, r3
 8004ef4:	d115      	bne.n	8004f22 <ADC_DMAConvCplt+0x4e>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8004ef6:	7ea3      	ldrb	r3, [r4, #26]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d112      	bne.n	8004f22 <ADC_DMAConvCplt+0x4e>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004efc:	682b      	ldr	r3, [r5, #0]
 8004efe:	071b      	lsls	r3, r3, #28
 8004f00:	d50f      	bpl.n	8004f22 <ADC_DMAConvCplt+0x4e>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004f02:	0028      	movs	r0, r5
 8004f04:	f7ff ffe2 	bl	8004ecc <LL_ADC_REG_IsConversionOngoing>
 8004f08:	2800      	cmp	r0, #0
 8004f0a:	d10e      	bne.n	8004f2a <ADC_DMAConvCplt+0x56>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004f0c:	220c      	movs	r2, #12
 8004f0e:	686b      	ldr	r3, [r5, #4]
 8004f10:	4393      	bics	r3, r2
 8004f12:	606b      	str	r3, [r5, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8004f14:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8004f16:	4b0d      	ldr	r3, [pc, #52]	@ (8004f4c <ADC_DMAConvCplt+0x78>)
 8004f18:	401a      	ands	r2, r3
 8004f1a:	3304      	adds	r3, #4
 8004f1c:	33ff      	adds	r3, #255	@ 0xff
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	65a3      	str	r3, [r4, #88]	@ 0x58
      }
    }

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
 8004f22:	6e63      	ldr	r3, [r4, #100]	@ 0x64
  {
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
    {
      /* Call HAL ADC Error Callback function */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
 8004f24:	0020      	movs	r0, r4
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    else
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004f26:	4798      	blx	r3
    }
  }
}
 8004f28:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f2a:	2320      	movs	r3, #32
 8004f2c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f32:	2301      	movs	r3, #1
 8004f34:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8004f36:	4313      	orrs	r3, r2
 8004f38:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8004f3a:	e7f2      	b.n	8004f22 <ADC_DMAConvCplt+0x4e>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004f3c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004f3e:	06db      	lsls	r3, r3, #27
 8004f40:	d501      	bpl.n	8004f46 <ADC_DMAConvCplt+0x72>
      hadc->ErrorCallback(hadc);
 8004f42:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8004f44:	e7ee      	b.n	8004f24 <ADC_DMAConvCplt+0x50>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004f46:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8004f48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f4a:	e7ec      	b.n	8004f26 <ADC_DMAConvCplt+0x52>
 8004f4c:	fffffefe 	.word	0xfffffefe

08004f50 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004f50:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f52:	6a80      	ldr	r0, [r0, #40]	@ 0x28

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
 8004f54:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8004f56:	4798      	blx	r3
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004f58:	bd10      	pop	{r4, pc}

08004f5a <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004f5a:	2340      	movs	r3, #64	@ 0x40
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f5c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8004f5e:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004f60:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8004f62:	4313      	orrs	r3, r2
 8004f64:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004f66:	2304      	movs	r3, #4
 8004f68:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
 8004f6e:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 8004f70:	4798      	blx	r3
#else
  HAL_ADC_ErrorCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004f72:	bd10      	pop	{r4, pc}

08004f74 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8004f74:	4770      	bx	lr

08004f76 <HAL_ADC_ConvCpltCallback>:
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 8004f76:	4770      	bx	lr

08004f78 <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
 8004f78:	4770      	bx	lr

08004f7a <HAL_ADC_LevelOutOfWindowCallback>:
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
 8004f7a:	4770      	bx	lr

08004f7c <HAL_ADC_Init>:
  __IO uint32_t wait_loop_index = 0UL;
 8004f7c:	2300      	movs	r3, #0
{
 8004f7e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f80:	b085      	sub	sp, #20
 8004f82:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 8004f84:	9303      	str	r3, [sp, #12]
  if (hadc == NULL)
 8004f86:	4298      	cmp	r0, r3
 8004f88:	d100      	bne.n	8004f8c <HAL_ADC_Init+0x10>
 8004f8a:	e106      	b.n	800519a <HAL_ADC_Init+0x21e>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004f8c:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d11b      	bne.n	8004fca <HAL_ADC_Init+0x4e>
    hadc->ConvCpltCallback              = HAL_ADC_ConvCpltCallback;                 /* Legacy weak callback */
 8004f92:	4b85      	ldr	r3, [pc, #532]	@ (80051a8 <HAL_ADC_Init+0x22c>)
 8004f94:	6643      	str	r3, [r0, #100]	@ 0x64
    hadc->ConvHalfCpltCallback          = HAL_ADC_ConvHalfCpltCallback;             /* Legacy weak callback */
 8004f96:	4b85      	ldr	r3, [pc, #532]	@ (80051ac <HAL_ADC_Init+0x230>)
 8004f98:	6683      	str	r3, [r0, #104]	@ 0x68
    hadc->LevelOutOfWindowCallback      = HAL_ADC_LevelOutOfWindowCallback;         /* Legacy weak callback */
 8004f9a:	4b85      	ldr	r3, [pc, #532]	@ (80051b0 <HAL_ADC_Init+0x234>)
 8004f9c:	66c3      	str	r3, [r0, #108]	@ 0x6c
    hadc->ErrorCallback                 = HAL_ADC_ErrorCallback;                    /* Legacy weak callback */
 8004f9e:	4b85      	ldr	r3, [pc, #532]	@ (80051b4 <HAL_ADC_Init+0x238>)
 8004fa0:	6703      	str	r3, [r0, #112]	@ 0x70
    hadc->LevelOutOfWindow2Callback     = HAL_ADCEx_LevelOutOfWindow2Callback;      /* Legacy weak callback */
 8004fa2:	4b85      	ldr	r3, [pc, #532]	@ (80051b8 <HAL_ADC_Init+0x23c>)
 8004fa4:	6743      	str	r3, [r0, #116]	@ 0x74
    hadc->LevelOutOfWindow3Callback     = HAL_ADCEx_LevelOutOfWindow3Callback;      /* Legacy weak callback */
 8004fa6:	4b85      	ldr	r3, [pc, #532]	@ (80051bc <HAL_ADC_Init+0x240>)
 8004fa8:	6783      	str	r3, [r0, #120]	@ 0x78
    hadc->EndOfSamplingCallback         = HAL_ADCEx_EndOfSamplingCallback;          /* Legacy weak callback */
 8004faa:	4b85      	ldr	r3, [pc, #532]	@ (80051c0 <HAL_ADC_Init+0x244>)
 8004fac:	67c3      	str	r3, [r0, #124]	@ 0x7c
    if (hadc->MspInitCallback == NULL)
 8004fae:	1d03      	adds	r3, r0, #4
 8004fb0:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8004fb2:	2a00      	cmp	r2, #0
 8004fb4:	d101      	bne.n	8004fba <HAL_ADC_Init+0x3e>
      hadc->MspInitCallback = HAL_ADC_MspInit; /* Legacy weak MspInit  */
 8004fb6:	4a83      	ldr	r2, [pc, #524]	@ (80051c4 <HAL_ADC_Init+0x248>)
 8004fb8:	67da      	str	r2, [r3, #124]	@ 0x7c
    hadc->MspInitCallback(hadc);
 8004fba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fbc:	0020      	movs	r0, r4
 8004fbe:	4798      	blx	r3
    hadc->Lock = HAL_UNLOCKED;
 8004fc0:	0022      	movs	r2, r4
    ADC_CLEAR_ERRORCODE(hadc);
 8004fc2:	2300      	movs	r3, #0
    hadc->Lock = HAL_UNLOCKED;
 8004fc4:	3254      	adds	r2, #84	@ 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 8004fc6:	65e3      	str	r3, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8004fc8:	7013      	strb	r3, [r2, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004fca:	2380      	movs	r3, #128	@ 0x80
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004fcc:	6825      	ldr	r5, [r4, #0]
 8004fce:	055b      	lsls	r3, r3, #21
 8004fd0:	68aa      	ldr	r2, [r5, #8]
 8004fd2:	421a      	tst	r2, r3
 8004fd4:	d100      	bne.n	8004fd8 <HAL_ADC_Init+0x5c>
 8004fd6:	e0a7      	b.n	8005128 <HAL_ADC_Init+0x1ac>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fd8:	2200      	movs	r2, #0
 8004fda:	68ab      	ldr	r3, [r5, #8]
 8004fdc:	9201      	str	r2, [sp, #4]
 8004fde:	00db      	lsls	r3, r3, #3
 8004fe0:	d408      	bmi.n	8004ff4 <HAL_ADC_Init+0x78>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fe2:	2310      	movs	r3, #16
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fe4:	2601      	movs	r6, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fe6:	6da2      	ldr	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8004fe8:	9601      	str	r6, [sp, #4]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fea:	4313      	orrs	r3, r2
 8004fec:	65a3      	str	r3, [r4, #88]	@ 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fee:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004ff0:	4333      	orrs	r3, r6
 8004ff2:	65e3      	str	r3, [r4, #92]	@ 0x5c
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004ff4:	0028      	movs	r0, r5
 8004ff6:	f7ff ff69 	bl	8004ecc <LL_ADC_REG_IsConversionOngoing>
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004ffa:	2210      	movs	r2, #16
 8004ffc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004ffe:	4013      	ands	r3, r2
 8005000:	4303      	orrs	r3, r0
 8005002:	d000      	beq.n	8005006 <HAL_ADC_Init+0x8a>
 8005004:	e0cc      	b.n	80051a0 <HAL_ADC_Init+0x224>
    ADC_STATE_CLR_SET(hadc->State,
 8005006:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8005008:	4b6f      	ldr	r3, [pc, #444]	@ (80051c8 <HAL_ADC_Init+0x24c>)
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800500a:	6920      	ldr	r0, [r4, #16]
    ADC_STATE_CLR_SET(hadc->State,
 800500c:	401a      	ands	r2, r3
 800500e:	3306      	adds	r3, #6
 8005010:	33ff      	adds	r3, #255	@ 0xff
 8005012:	4313      	orrs	r3, r2
 8005014:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005016:	68ab      	ldr	r3, [r5, #8]
 8005018:	07db      	lsls	r3, r3, #31
 800501a:	d461      	bmi.n	80050e0 <HAL_ADC_Init+0x164>
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800501c:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 800501e:	68e1      	ldr	r1, [r4, #12]
 8005020:	1e7b      	subs	r3, r7, #1
 8005022:	419f      	sbcs	r7, r3
 8005024:	68a3      	ldr	r3, [r4, #8]
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8005026:	7ea2      	ldrb	r2, [r4, #26]
 8005028:	430b      	orrs	r3, r1
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800502a:	7e21      	ldrb	r1, [r4, #24]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800502c:	033f      	lsls	r7, r7, #12
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800502e:	0389      	lsls	r1, r1, #14
 8005030:	430b      	orrs	r3, r1
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8005032:	7e61      	ldrb	r1, [r4, #25]
 8005034:	03c9      	lsls	r1, r1, #15
 8005036:	430b      	orrs	r3, r1
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8005038:	0351      	lsls	r1, r2, #13
 800503a:	430b      	orrs	r3, r1
 800503c:	469c      	mov	ip, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800503e:	2800      	cmp	r0, #0
 8005040:	db00      	blt.n	8005044 <HAL_ADC_Init+0xc8>
 8005042:	e086      	b.n	8005152 <HAL_ADC_Init+0x1d6>
 8005044:	0041      	lsls	r1, r0, #1
 8005046:	0849      	lsrs	r1, r1, #1
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005048:	0023      	movs	r3, r4
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800504a:	4666      	mov	r6, ip
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800504c:	332c      	adds	r3, #44	@ 0x2c
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8005052:	4333      	orrs	r3, r6
 8005054:	433b      	orrs	r3, r7
 8005056:	430b      	orrs	r3, r1
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005058:	1c61      	adds	r1, r4, #1
 800505a:	7fc9      	ldrb	r1, [r1, #31]
 800505c:	2901      	cmp	r1, #1
 800505e:	d105      	bne.n	800506c <HAL_ADC_Init+0xf0>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8005060:	2a00      	cmp	r2, #0
 8005062:	d000      	beq.n	8005066 <HAL_ADC_Init+0xea>
 8005064:	e078      	b.n	8005158 <HAL_ADC_Init+0x1dc>
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8005066:	2280      	movs	r2, #128	@ 0x80
 8005068:	0252      	lsls	r2, r2, #9
 800506a:	4313      	orrs	r3, r2
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800506c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800506e:	2a00      	cmp	r2, #0
 8005070:	d005      	beq.n	800507e <HAL_ADC_Init+0x102>
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8005072:	21e0      	movs	r1, #224	@ 0xe0
 8005074:	0049      	lsls	r1, r1, #1
 8005076:	400a      	ands	r2, r1
 8005078:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800507a:	430a      	orrs	r2, r1
 800507c:	4313      	orrs	r3, r2
      MODIFY_REG(hadc->Instance->CFGR1,
 800507e:	68ea      	ldr	r2, [r5, #12]
 8005080:	4952      	ldr	r1, [pc, #328]	@ (80051cc <HAL_ADC_Init+0x250>)
 8005082:	400a      	ands	r2, r1
 8005084:	4313      	orrs	r3, r2
 8005086:	60eb      	str	r3, [r5, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8005088:	0023      	movs	r3, r4
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800508a:	6862      	ldr	r2, [r4, #4]
      if (hadc->Init.OversamplingMode == ENABLE)
 800508c:	333c      	adds	r3, #60	@ 0x3c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800508e:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
      if (hadc->Init.OversamplingMode == ENABLE)
 8005090:	781b      	ldrb	r3, [r3, #0]
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005092:	0f97      	lsrs	r7, r2, #30
 8005094:	07bf      	lsls	r7, r7, #30
      if (hadc->Init.OversamplingMode == ENABLE)
 8005096:	469c      	mov	ip, r3
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005098:	4339      	orrs	r1, r7
      if (hadc->Init.OversamplingMode == ENABLE)
 800509a:	2b01      	cmp	r3, #1
 800509c:	d108      	bne.n	80050b0 <HAL_ADC_Init+0x134>
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800509e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80050a0:	6c66      	ldr	r6, [r4, #68]	@ 0x44
 80050a2:	4333      	orrs	r3, r6
 80050a4:	430b      	orrs	r3, r1
 80050a6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80050a8:	430b      	orrs	r3, r1
 80050aa:	4661      	mov	r1, ip
 80050ac:	433b      	orrs	r3, r7
 80050ae:	4319      	orrs	r1, r3
      MODIFY_REG(hadc->Instance->CFGR2,
 80050b0:	692b      	ldr	r3, [r5, #16]
 80050b2:	4f47      	ldr	r7, [pc, #284]	@ (80051d0 <HAL_ADC_Init+0x254>)
 80050b4:	403b      	ands	r3, r7
 80050b6:	430b      	orrs	r3, r1
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80050b8:	2180      	movs	r1, #128	@ 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 80050ba:	612b      	str	r3, [r5, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80050bc:	0053      	lsls	r3, r2, #1
 80050be:	085b      	lsrs	r3, r3, #1
 80050c0:	05c9      	lsls	r1, r1, #23
 80050c2:	428b      	cmp	r3, r1
 80050c4:	d00c      	beq.n	80050e0 <HAL_ADC_Init+0x164>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80050c6:	2380      	movs	r3, #128	@ 0x80
 80050c8:	061b      	lsls	r3, r3, #24
 80050ca:	429a      	cmp	r2, r3
 80050cc:	d008      	beq.n	80050e0 <HAL_ADC_Init+0x164>
        MODIFY_REG(ADC1_COMMON->CCR,
 80050ce:	4941      	ldr	r1, [pc, #260]	@ (80051d4 <HAL_ADC_Init+0x258>)
 80050d0:	4f41      	ldr	r7, [pc, #260]	@ (80051d8 <HAL_ADC_Init+0x25c>)
 80050d2:	680b      	ldr	r3, [r1, #0]
 80050d4:	403b      	ands	r3, r7
 80050d6:	27f0      	movs	r7, #240	@ 0xf0
 80050d8:	03bf      	lsls	r7, r7, #14
 80050da:	403a      	ands	r2, r7
 80050dc:	4313      	orrs	r3, r2
 80050de:	600b      	str	r3, [r1, #0]
  MODIFY_REG(ADCx->SMPR,
 80050e0:	2107      	movs	r1, #7
 80050e2:	2770      	movs	r7, #112	@ 0x70
 80050e4:	696b      	ldr	r3, [r5, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80050e6:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80050e8:	438b      	bics	r3, r1
 80050ea:	4313      	orrs	r3, r2
 80050ec:	616b      	str	r3, [r5, #20]
 80050ee:	6969      	ldr	r1, [r5, #20]
 80050f0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80050f2:	43b9      	bics	r1, r7
 80050f4:	011b      	lsls	r3, r3, #4
 80050f6:	430b      	orrs	r3, r1
 80050f8:	616b      	str	r3, [r5, #20]
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80050fa:	2800      	cmp	r0, #0
 80050fc:	d134      	bne.n	8005168 <HAL_ADC_Init+0x1ec>
      SET_BIT(hadc->Instance->CHSELR,
 80050fe:	2310      	movs	r3, #16
 8005100:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8005102:	425b      	negs	r3, r3
      MODIFY_REG(hadc->Instance->CHSELR,
 8005104:	430b      	orrs	r3, r1
 8005106:	62ab      	str	r3, [r5, #40]	@ 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8005108:	2107      	movs	r1, #7
 800510a:	696b      	ldr	r3, [r5, #20]
 800510c:	400b      	ands	r3, r1
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800510e:	429a      	cmp	r2, r3
 8005110:	d139      	bne.n	8005186 <HAL_ADC_Init+0x20a>
      ADC_CLEAR_ERRORCODE(hadc);
 8005112:	2300      	movs	r3, #0
 8005114:	65e3      	str	r3, [r4, #92]	@ 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 8005116:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8005118:	3303      	adds	r3, #3
 800511a:	439a      	bics	r2, r3
 800511c:	3b02      	subs	r3, #2
 800511e:	4313      	orrs	r3, r2
 8005120:	65a3      	str	r3, [r4, #88]	@ 0x58
}
 8005122:	9801      	ldr	r0, [sp, #4]
 8005124:	b005      	add	sp, #20
 8005126:	bdf0      	pop	{r4, r5, r6, r7, pc}
  MODIFY_REG(ADCx->CR,
 8005128:	68aa      	ldr	r2, [r5, #8]
 800512a:	492c      	ldr	r1, [pc, #176]	@ (80051dc <HAL_ADC_Init+0x260>)
 800512c:	400a      	ands	r2, r1
 800512e:	4313      	orrs	r3, r2
 8005130:	60ab      	str	r3, [r5, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005132:	4b2b      	ldr	r3, [pc, #172]	@ (80051e0 <HAL_ADC_Init+0x264>)
 8005134:	492b      	ldr	r1, [pc, #172]	@ (80051e4 <HAL_ADC_Init+0x268>)
 8005136:	6818      	ldr	r0, [r3, #0]
 8005138:	f7fa fffa 	bl	8000130 <__udivsi3>
 800513c:	3001      	adds	r0, #1
 800513e:	0040      	lsls	r0, r0, #1
 8005140:	9003      	str	r0, [sp, #12]
    while (wait_loop_index != 0UL)
 8005142:	9b03      	ldr	r3, [sp, #12]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d100      	bne.n	800514a <HAL_ADC_Init+0x1ce>
 8005148:	e746      	b.n	8004fd8 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 800514a:	9b03      	ldr	r3, [sp, #12]
 800514c:	3b01      	subs	r3, #1
 800514e:	9303      	str	r3, [sp, #12]
 8005150:	e7f7      	b.n	8005142 <HAL_ADC_Init+0x1c6>
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8005152:	2180      	movs	r1, #128	@ 0x80
 8005154:	0389      	lsls	r1, r1, #14
 8005156:	e777      	b.n	8005048 <HAL_ADC_Init+0xcc>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005158:	2220      	movs	r2, #32
 800515a:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 800515c:	433a      	orrs	r2, r7
 800515e:	65a2      	str	r2, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005160:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8005162:	4311      	orrs	r1, r2
 8005164:	65e1      	str	r1, [r4, #92]	@ 0x5c
 8005166:	e781      	b.n	800506c <HAL_ADC_Init+0xf0>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005168:	2380      	movs	r3, #128	@ 0x80
 800516a:	039b      	lsls	r3, r3, #14
 800516c:	4298      	cmp	r0, r3
 800516e:	d1cb      	bne.n	8005108 <HAL_ADC_Init+0x18c>
      MODIFY_REG(hadc->Instance->CHSELR,
 8005170:	211c      	movs	r1, #28
 8005172:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8005174:	69e3      	ldr	r3, [r4, #28]
 8005176:	3b01      	subs	r3, #1
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	400b      	ands	r3, r1
 800517c:	392c      	subs	r1, #44	@ 0x2c
 800517e:	4099      	lsls	r1, r3
 8005180:	000b      	movs	r3, r1
 8005182:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8005184:	e7be      	b.n	8005104 <HAL_ADC_Init+0x188>
      ADC_STATE_CLR_SET(hadc->State,
 8005186:	2312      	movs	r3, #18
 8005188:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800518a:	439a      	bics	r2, r3
 800518c:	3b02      	subs	r3, #2
 800518e:	4313      	orrs	r3, r2
 8005190:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005192:	2301      	movs	r3, #1
 8005194:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8005196:	4313      	orrs	r3, r2
 8005198:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	9301      	str	r3, [sp, #4]
 800519e:	e7c0      	b.n	8005122 <HAL_ADC_Init+0x1a6>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80051a2:	431a      	orrs	r2, r3
 80051a4:	65a2      	str	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 80051a6:	e7f8      	b.n	800519a <HAL_ADC_Init+0x21e>
 80051a8:	08004f77 	.word	0x08004f77
 80051ac:	08004f79 	.word	0x08004f79
 80051b0:	08004f7b 	.word	0x08004f7b
 80051b4:	08004f75 	.word	0x08004f75
 80051b8:	080058b5 	.word	0x080058b5
 80051bc:	080058b7 	.word	0x080058b7
 80051c0:	080058b9 	.word	0x080058b9
 80051c4:	080043d5 	.word	0x080043d5
 80051c8:	fffffefd 	.word	0xfffffefd
 80051cc:	ffde0201 	.word	0xffde0201
 80051d0:	1ffffc02 	.word	0x1ffffc02
 80051d4:	40012708 	.word	0x40012708
 80051d8:	ffc3ffff 	.word	0xffc3ffff
 80051dc:	6fffffe8 	.word	0x6fffffe8
 80051e0:	20000430 	.word	0x20000430
 80051e4:	00030d40 	.word	0x00030d40

080051e8 <HAL_ADC_RegisterCallback>:
{
 80051e8:	0003      	movs	r3, r0
 80051ea:	b500      	push	{lr}
 80051ec:	0008      	movs	r0, r1
  if (pCallback == NULL)
 80051ee:	2a00      	cmp	r2, #0
 80051f0:	d105      	bne.n	80051fe <HAL_ADC_RegisterCallback+0x16>
        hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
 80051f2:	2210      	movs	r2, #16
 80051f4:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80051f6:	2001      	movs	r0, #1
        hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
 80051f8:	430a      	orrs	r2, r1
 80051fa:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 80051fc:	e00e      	b.n	800521c <HAL_ADC_RegisterCallback+0x34>
  if ((hadc->State & HAL_ADC_STATE_READY) != 0UL)
 80051fe:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8005200:	07c9      	lsls	r1, r1, #31
 8005202:	d519      	bpl.n	8005238 <HAL_ADC_RegisterCallback+0x50>
    switch (CallbackID)
 8005204:	280a      	cmp	r0, #10
 8005206:	d8f4      	bhi.n	80051f2 <HAL_ADC_RegisterCallback+0xa>
 8005208:	f7fa ff7e 	bl	8000108 <__gnu_thumb1_case_sqi>
 800520c:	0d0b0906 	.word	0x0d0b0906
 8005210:	110ff3f3 	.word	0x110ff3f3
 8005214:	1314      	.short	0x1314
 8005216:	1d          	.byte	0x1d
 8005217:	00          	.byte	0x00
        hadc->ConvCpltCallback = pCallback;
 8005218:	665a      	str	r2, [r3, #100]	@ 0x64
  HAL_StatusTypeDef status = HAL_OK;
 800521a:	2000      	movs	r0, #0
}
 800521c:	bd00      	pop	{pc}
        hadc->ConvHalfCpltCallback = pCallback;
 800521e:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8005220:	e7fb      	b.n	800521a <HAL_ADC_RegisterCallback+0x32>
        hadc->LevelOutOfWindowCallback = pCallback;
 8005222:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8005224:	e7f9      	b.n	800521a <HAL_ADC_RegisterCallback+0x32>
        hadc->ErrorCallback = pCallback;
 8005226:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8005228:	e7f7      	b.n	800521a <HAL_ADC_RegisterCallback+0x32>
        hadc->LevelOutOfWindow2Callback = pCallback;
 800522a:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800522c:	e7f5      	b.n	800521a <HAL_ADC_RegisterCallback+0x32>
        hadc->LevelOutOfWindow3Callback = pCallback;
 800522e:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8005230:	e7f3      	b.n	800521a <HAL_ADC_RegisterCallback+0x32>
        hadc->MspInitCallback = pCallback;
 8005232:	3304      	adds	r3, #4
        hadc->MspDeInitCallback = pCallback;
 8005234:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8005236:	e7f0      	b.n	800521a <HAL_ADC_RegisterCallback+0x32>
  else if (HAL_ADC_STATE_RESET == hadc->State)
 8005238:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 800523a:	2900      	cmp	r1, #0
 800523c:	d1d9      	bne.n	80051f2 <HAL_ADC_RegisterCallback+0xa>
    switch (CallbackID)
 800523e:	2809      	cmp	r0, #9
 8005240:	d0f7      	beq.n	8005232 <HAL_ADC_RegisterCallback+0x4a>
 8005242:	280a      	cmp	r0, #10
 8005244:	d1d5      	bne.n	80051f2 <HAL_ADC_RegisterCallback+0xa>
        hadc->MspDeInitCallback = pCallback;
 8005246:	3308      	adds	r3, #8
 8005248:	e7f4      	b.n	8005234 <HAL_ADC_RegisterCallback+0x4c>
	...

0800524c <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0UL;
 800524c:	2300      	movs	r3, #0
{
 800524e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005250:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 8005252:	9303      	str	r3, [sp, #12]
  __HAL_LOCK(hadc);
 8005254:	0003      	movs	r3, r0
{
 8005256:	9100      	str	r1, [sp, #0]
  __HAL_LOCK(hadc);
 8005258:	3354      	adds	r3, #84	@ 0x54
 800525a:	781a      	ldrb	r2, [r3, #0]
{
 800525c:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 800525e:	2002      	movs	r0, #2
 8005260:	2a01      	cmp	r2, #1
 8005262:	d04d      	beq.n	8005300 <HAL_ADC_ConfigChannel+0xb4>
 8005264:	2201      	movs	r2, #1
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005266:	6927      	ldr	r7, [r4, #16]
  __HAL_LOCK(hadc);
 8005268:	701a      	strb	r2, [r3, #0]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800526a:	6825      	ldr	r5, [r4, #0]
 800526c:	0028      	movs	r0, r5
 800526e:	f7ff fe2d 	bl	8004ecc <LL_ADC_REG_IsConversionOngoing>
 8005272:	2800      	cmp	r0, #0
 8005274:	d000      	beq.n	8005278 <HAL_ADC_ConfigChannel+0x2c>
 8005276:	e0f7      	b.n	8005468 <HAL_ADC_ConfigChannel+0x21c>
    if (pConfig->Rank != ADC_RANK_NONE)
 8005278:	9b00      	ldr	r3, [sp, #0]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800527a:	2204      	movs	r2, #4
    if (pConfig->Rank != ADC_RANK_NONE)
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	2180      	movs	r1, #128	@ 0x80
 8005280:	469c      	mov	ip, r3
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005282:	4397      	bics	r7, r2
    if (pConfig->Rank != ADC_RANK_NONE)
 8005284:	4662      	mov	r2, ip
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8005286:	9b00      	ldr	r3, [sp, #0]
 8005288:	0609      	lsls	r1, r1, #24
 800528a:	681b      	ldr	r3, [r3, #0]
    if (pConfig->Rank != ADC_RANK_NONE)
 800528c:	2a02      	cmp	r2, #2
 800528e:	d100      	bne.n	8005292 <HAL_ADC_ConfigChannel+0x46>
 8005290:	e0be      	b.n	8005410 <HAL_ADC_ConfigChannel+0x1c4>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8005292:	035a      	lsls	r2, r3, #13
 8005294:	0b52      	lsrs	r2, r2, #13
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005296:	428f      	cmp	r7, r1
 8005298:	d134      	bne.n	8005304 <HAL_ADC_ConfigChannel+0xb8>
 800529a:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
  MODIFY_REG(ADCx->CHSELR,
 800529c:	430a      	orrs	r2, r1
 800529e:	62aa      	str	r2, [r5, #40]	@ 0x28
  MODIFY_REG(ADCx->SMPR,
 80052a0:	9a00      	ldr	r2, [sp, #0]
 80052a2:	6968      	ldr	r0, [r5, #20]
 80052a4:	6892      	ldr	r2, [r2, #8]
 80052a6:	0219      	lsls	r1, r3, #8
 80052a8:	4e72      	ldr	r6, [pc, #456]	@ (8005474 <HAL_ADC_ConfigChannel+0x228>)
 80052aa:	400a      	ands	r2, r1
 80052ac:	4032      	ands	r2, r6
 80052ae:	4388      	bics	r0, r1
 80052b0:	4302      	orrs	r2, r0
 80052b2:	616a      	str	r2, [r5, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	da1f      	bge.n	80052f8 <HAL_ADC_ConfigChannel+0xac>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80052b8:	21e0      	movs	r1, #224	@ 0xe0
 80052ba:	4a6f      	ldr	r2, [pc, #444]	@ (8005478 <HAL_ADC_ConfigChannel+0x22c>)
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80052bc:	486f      	ldr	r0, [pc, #444]	@ (800547c <HAL_ADC_ConfigChannel+0x230>)
 80052be:	6815      	ldr	r5, [r2, #0]
 80052c0:	0449      	lsls	r1, r1, #17
 80052c2:	4029      	ands	r1, r5
 80052c4:	4283      	cmp	r3, r0
 80052c6:	d000      	beq.n	80052ca <HAL_ADC_ConfigChannel+0x7e>
 80052c8:	e08c      	b.n	80053e4 <HAL_ADC_ConfigChannel+0x198>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80052ca:	2080      	movs	r0, #128	@ 0x80
 80052cc:	0400      	lsls	r0, r0, #16
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80052ce:	4205      	tst	r5, r0
 80052d0:	d112      	bne.n	80052f8 <HAL_ADC_ConfigChannel+0xac>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80052d2:	6813      	ldr	r3, [r2, #0]
 80052d4:	4d6a      	ldr	r5, [pc, #424]	@ (8005480 <HAL_ADC_ConfigChannel+0x234>)
 80052d6:	402b      	ands	r3, r5
 80052d8:	430b      	orrs	r3, r1
 80052da:	4318      	orrs	r0, r3
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80052dc:	4b69      	ldr	r3, [pc, #420]	@ (8005484 <HAL_ADC_ConfigChannel+0x238>)
 80052de:	6010      	str	r0, [r2, #0]
 80052e0:	6818      	ldr	r0, [r3, #0]
 80052e2:	4969      	ldr	r1, [pc, #420]	@ (8005488 <HAL_ADC_ConfigChannel+0x23c>)
 80052e4:	f7fa ff24 	bl	8000130 <__udivsi3>
 80052e8:	1c43      	adds	r3, r0, #1
 80052ea:	200c      	movs	r0, #12
 80052ec:	4358      	muls	r0, r3
 80052ee:	9003      	str	r0, [sp, #12]
          while (wait_loop_index != 0UL)
 80052f0:	9b03      	ldr	r3, [sp, #12]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d000      	beq.n	80052f8 <HAL_ADC_ConfigChannel+0xac>
 80052f6:	e071      	b.n	80053dc <HAL_ADC_ConfigChannel+0x190>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80052f8:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80052fa:	2300      	movs	r3, #0
 80052fc:	3454      	adds	r4, #84	@ 0x54
 80052fe:	7023      	strb	r3, [r4, #0]
}
 8005300:	b005      	add	sp, #20
 8005302:	bdf0      	pop	{r4, r5, r6, r7, pc}
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8005304:	211f      	movs	r1, #31
 8005306:	4667      	mov	r7, ip
 8005308:	400f      	ands	r7, r1
 800530a:	3910      	subs	r1, #16
 800530c:	40b9      	lsls	r1, r7
 800530e:	43ce      	mvns	r6, r1
 8005310:	9601      	str	r6, [sp, #4]
 8005312:	6e26      	ldr	r6, [r4, #96]	@ 0x60
 8005314:	438e      	bics	r6, r1
 8005316:	0031      	movs	r1, r6
 8005318:	2a00      	cmp	r2, #0
 800531a:	d112      	bne.n	8005342 <HAL_ADC_ConfigChannel+0xf6>
 800531c:	0e98      	lsrs	r0, r3, #26
 800531e:	321f      	adds	r2, #31
 8005320:	4010      	ands	r0, r2
 8005322:	40b8      	lsls	r0, r7
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8005324:	4662      	mov	r2, ip
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8005326:	4308      	orrs	r0, r1
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8005328:	0892      	lsrs	r2, r2, #2
 800532a:	69e1      	ldr	r1, [r4, #28]
 800532c:	3201      	adds	r2, #1
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800532e:	6620      	str	r0, [r4, #96]	@ 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8005330:	428a      	cmp	r2, r1
 8005332:	d8b5      	bhi.n	80052a0 <HAL_ADC_ConfigChannel+0x54>
  MODIFY_REG(ADCx->CHSELR,
 8005334:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8005336:	9801      	ldr	r0, [sp, #4]
 8005338:	009a      	lsls	r2, r3, #2
 800533a:	0f12      	lsrs	r2, r2, #28
 800533c:	40ba      	lsls	r2, r7
 800533e:	4001      	ands	r1, r0
 8005340:	e7ac      	b.n	800529c <HAL_ADC_ConfigChannel+0x50>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8005342:	2201      	movs	r2, #1
 8005344:	4213      	tst	r3, r2
 8005346:	d1ec      	bne.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 8005348:	1892      	adds	r2, r2, r2
 800534a:	4213      	tst	r3, r2
 800534c:	d124      	bne.n	8005398 <HAL_ADC_ConfigChannel+0x14c>
 800534e:	2604      	movs	r6, #4
 8005350:	4233      	tst	r3, r6
 8005352:	d123      	bne.n	800539c <HAL_ADC_ConfigChannel+0x150>
 8005354:	071a      	lsls	r2, r3, #28
 8005356:	d423      	bmi.n	80053a0 <HAL_ADC_ConfigChannel+0x154>
 8005358:	06da      	lsls	r2, r3, #27
 800535a:	d423      	bmi.n	80053a4 <HAL_ADC_ConfigChannel+0x158>
 800535c:	069a      	lsls	r2, r3, #26
 800535e:	d423      	bmi.n	80053a8 <HAL_ADC_ConfigChannel+0x15c>
 8005360:	065a      	lsls	r2, r3, #25
 8005362:	d423      	bmi.n	80053ac <HAL_ADC_ConfigChannel+0x160>
 8005364:	061a      	lsls	r2, r3, #24
 8005366:	d423      	bmi.n	80053b0 <HAL_ADC_ConfigChannel+0x164>
 8005368:	05da      	lsls	r2, r3, #23
 800536a:	d423      	bmi.n	80053b4 <HAL_ADC_ConfigChannel+0x168>
 800536c:	059a      	lsls	r2, r3, #22
 800536e:	d423      	bmi.n	80053b8 <HAL_ADC_ConfigChannel+0x16c>
 8005370:	055a      	lsls	r2, r3, #21
 8005372:	d423      	bmi.n	80053bc <HAL_ADC_ConfigChannel+0x170>
 8005374:	051a      	lsls	r2, r3, #20
 8005376:	d423      	bmi.n	80053c0 <HAL_ADC_ConfigChannel+0x174>
 8005378:	04da      	lsls	r2, r3, #19
 800537a:	d423      	bmi.n	80053c4 <HAL_ADC_ConfigChannel+0x178>
 800537c:	049a      	lsls	r2, r3, #18
 800537e:	d423      	bmi.n	80053c8 <HAL_ADC_ConfigChannel+0x17c>
 8005380:	045a      	lsls	r2, r3, #17
 8005382:	d423      	bmi.n	80053cc <HAL_ADC_ConfigChannel+0x180>
 8005384:	041a      	lsls	r2, r3, #16
 8005386:	d423      	bmi.n	80053d0 <HAL_ADC_ConfigChannel+0x184>
 8005388:	03da      	lsls	r2, r3, #15
 800538a:	d423      	bmi.n	80053d4 <HAL_ADC_ConfigChannel+0x188>
 800538c:	039a      	lsls	r2, r3, #14
 800538e:	d423      	bmi.n	80053d8 <HAL_ADC_ConfigChannel+0x18c>
 8005390:	035a      	lsls	r2, r3, #13
 8005392:	d5c6      	bpl.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 8005394:	2012      	movs	r0, #18
 8005396:	e7c4      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 8005398:	2001      	movs	r0, #1
 800539a:	e7c2      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 800539c:	0010      	movs	r0, r2
 800539e:	e7c0      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 80053a0:	2003      	movs	r0, #3
 80053a2:	e7be      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 80053a4:	2004      	movs	r0, #4
 80053a6:	e7bc      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 80053a8:	2005      	movs	r0, #5
 80053aa:	e7ba      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 80053ac:	2006      	movs	r0, #6
 80053ae:	e7b8      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 80053b0:	2007      	movs	r0, #7
 80053b2:	e7b6      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 80053b4:	2008      	movs	r0, #8
 80053b6:	e7b4      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 80053b8:	2009      	movs	r0, #9
 80053ba:	e7b2      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 80053bc:	200a      	movs	r0, #10
 80053be:	e7b0      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 80053c0:	200b      	movs	r0, #11
 80053c2:	e7ae      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 80053c4:	200c      	movs	r0, #12
 80053c6:	e7ac      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 80053c8:	200d      	movs	r0, #13
 80053ca:	e7aa      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 80053cc:	200e      	movs	r0, #14
 80053ce:	e7a8      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 80053d0:	200f      	movs	r0, #15
 80053d2:	e7a6      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 80053d4:	2010      	movs	r0, #16
 80053d6:	e7a4      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
 80053d8:	2011      	movs	r0, #17
 80053da:	e7a2      	b.n	8005322 <HAL_ADC_ConfigChannel+0xd6>
            wait_loop_index--;
 80053dc:	9b03      	ldr	r3, [sp, #12]
 80053de:	3b01      	subs	r3, #1
 80053e0:	9303      	str	r3, [sp, #12]
 80053e2:	e785      	b.n	80052f0 <HAL_ADC_ConfigChannel+0xa4>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80053e4:	4829      	ldr	r0, [pc, #164]	@ (800548c <HAL_ADC_ConfigChannel+0x240>)
 80053e6:	4283      	cmp	r3, r0
 80053e8:	d10b      	bne.n	8005402 <HAL_ADC_ConfigChannel+0x1b6>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80053ea:	2080      	movs	r0, #128	@ 0x80
 80053ec:	0440      	lsls	r0, r0, #17
 80053ee:	4205      	tst	r5, r0
 80053f0:	d000      	beq.n	80053f4 <HAL_ADC_ConfigChannel+0x1a8>
 80053f2:	e781      	b.n	80052f8 <HAL_ADC_ConfigChannel+0xac>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80053f4:	6813      	ldr	r3, [r2, #0]
 80053f6:	4d22      	ldr	r5, [pc, #136]	@ (8005480 <HAL_ADC_ConfigChannel+0x234>)
 80053f8:	402b      	ands	r3, r5
 80053fa:	430b      	orrs	r3, r1
 80053fc:	4318      	orrs	r0, r3
 80053fe:	6010      	str	r0, [r2, #0]
}
 8005400:	e77a      	b.n	80052f8 <HAL_ADC_ConfigChannel+0xac>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8005402:	4823      	ldr	r0, [pc, #140]	@ (8005490 <HAL_ADC_ConfigChannel+0x244>)
 8005404:	4283      	cmp	r3, r0
 8005406:	d000      	beq.n	800540a <HAL_ADC_ConfigChannel+0x1be>
 8005408:	e776      	b.n	80052f8 <HAL_ADC_ConfigChannel+0xac>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800540a:	2080      	movs	r0, #128	@ 0x80
 800540c:	03c0      	lsls	r0, r0, #15
 800540e:	e7ee      	b.n	80053ee <HAL_ADC_ConfigChannel+0x1a2>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005410:	428f      	cmp	r7, r1
 8005412:	d104      	bne.n	800541e <HAL_ADC_ConfigChannel+0x1d2>
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8005414:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8005416:	0359      	lsls	r1, r3, #13
 8005418:	0b49      	lsrs	r1, r1, #13
 800541a:	438a      	bics	r2, r1
 800541c:	62aa      	str	r2, [r5, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800541e:	2b00      	cmp	r3, #0
 8005420:	db00      	blt.n	8005424 <HAL_ADC_ConfigChannel+0x1d8>
 8005422:	e769      	b.n	80052f8 <HAL_ADC_ConfigChannel+0xac>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005424:	4a14      	ldr	r2, [pc, #80]	@ (8005478 <HAL_ADC_ConfigChannel+0x22c>)
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005426:	4815      	ldr	r0, [pc, #84]	@ (800547c <HAL_ADC_ConfigChannel+0x230>)
 8005428:	6811      	ldr	r1, [r2, #0]
 800542a:	4283      	cmp	r3, r0
 800542c:	d108      	bne.n	8005440 <HAL_ADC_ConfigChannel+0x1f4>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800542e:	23a0      	movs	r3, #160	@ 0xa0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005430:	6810      	ldr	r0, [r2, #0]
 8005432:	045b      	lsls	r3, r3, #17
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005434:	400b      	ands	r3, r1
 8005436:	4912      	ldr	r1, [pc, #72]	@ (8005480 <HAL_ADC_ConfigChannel+0x234>)
 8005438:	4001      	ands	r1, r0
 800543a:	430b      	orrs	r3, r1
 800543c:	6013      	str	r3, [r2, #0]
}
 800543e:	e75b      	b.n	80052f8 <HAL_ADC_ConfigChannel+0xac>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8005440:	4812      	ldr	r0, [pc, #72]	@ (800548c <HAL_ADC_ConfigChannel+0x240>)
 8005442:	4283      	cmp	r3, r0
 8005444:	d103      	bne.n	800544e <HAL_ADC_ConfigChannel+0x202>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005446:	23c0      	movs	r3, #192	@ 0xc0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005448:	6810      	ldr	r0, [r2, #0]
 800544a:	041b      	lsls	r3, r3, #16
 800544c:	e7f2      	b.n	8005434 <HAL_ADC_ConfigChannel+0x1e8>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800544e:	4810      	ldr	r0, [pc, #64]	@ (8005490 <HAL_ADC_ConfigChannel+0x244>)
 8005450:	4283      	cmp	r3, r0
 8005452:	d000      	beq.n	8005456 <HAL_ADC_ConfigChannel+0x20a>
 8005454:	e750      	b.n	80052f8 <HAL_ADC_ConfigChannel+0xac>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005456:	20c0      	movs	r0, #192	@ 0xc0
 8005458:	0440      	lsls	r0, r0, #17
 800545a:	6813      	ldr	r3, [r2, #0]
 800545c:	4001      	ands	r1, r0
 800545e:	4808      	ldr	r0, [pc, #32]	@ (8005480 <HAL_ADC_ConfigChannel+0x234>)
 8005460:	4003      	ands	r3, r0
 8005462:	4319      	orrs	r1, r3
 8005464:	6011      	str	r1, [r2, #0]
}
 8005466:	e747      	b.n	80052f8 <HAL_ADC_ConfigChannel+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005468:	2320      	movs	r3, #32
 800546a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 800546c:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800546e:	4313      	orrs	r3, r2
 8005470:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8005472:	e742      	b.n	80052fa <HAL_ADC_ConfigChannel+0xae>
 8005474:	07ffff00 	.word	0x07ffff00
 8005478:	40012708 	.word	0x40012708
 800547c:	b0001000 	.word	0xb0001000
 8005480:	fe3fffff 	.word	0xfe3fffff
 8005484:	20000430 	.word	0x20000430
 8005488:	00030d40 	.word	0x00030d40
 800548c:	b8004000 	.word	0xb8004000
 8005490:	b4002000 	.word	0xb4002000

08005494 <ADC_ConversionStop>:
{
 8005494:	b570      	push	{r4, r5, r6, lr}
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005496:	6805      	ldr	r5, [r0, #0]
{
 8005498:	0004      	movs	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800549a:	0028      	movs	r0, r5
 800549c:	f7ff fd16 	bl	8004ecc <LL_ADC_REG_IsConversionOngoing>
 80054a0:	2800      	cmp	r0, #0
 80054a2:	d101      	bne.n	80054a8 <ADC_ConversionStop+0x14>
  return HAL_OK;
 80054a4:	2000      	movs	r0, #0
}
 80054a6:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80054a8:	68ab      	ldr	r3, [r5, #8]
 80054aa:	079b      	lsls	r3, r3, #30
 80054ac:	d405      	bmi.n	80054ba <ADC_ConversionStop+0x26>
  MODIFY_REG(ADCx->CR,
 80054ae:	68aa      	ldr	r2, [r5, #8]
 80054b0:	4b0f      	ldr	r3, [pc, #60]	@ (80054f0 <ADC_ConversionStop+0x5c>)
 80054b2:	401a      	ands	r2, r3
 80054b4:	2310      	movs	r3, #16
 80054b6:	4313      	orrs	r3, r2
 80054b8:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 80054ba:	f7ff fcef 	bl	8004e9c <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80054be:	2604      	movs	r6, #4
    tickstart = HAL_GetTick();
 80054c0:	0005      	movs	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80054c2:	6823      	ldr	r3, [r4, #0]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	4233      	tst	r3, r6
 80054c8:	d0ec      	beq.n	80054a4 <ADC_ConversionStop+0x10>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80054ca:	f7ff fce7 	bl	8004e9c <HAL_GetTick>
 80054ce:	1b40      	subs	r0, r0, r5
 80054d0:	2802      	cmp	r0, #2
 80054d2:	d9f6      	bls.n	80054c2 <ADC_ConversionStop+0x2e>
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80054d4:	6823      	ldr	r3, [r4, #0]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	4233      	tst	r3, r6
 80054da:	d0f2      	beq.n	80054c2 <ADC_ConversionStop+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054dc:	2310      	movs	r3, #16
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054de:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054e0:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80054e2:	4313      	orrs	r3, r2
 80054e4:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054e6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80054e8:	4303      	orrs	r3, r0
 80054ea:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 80054ec:	e7db      	b.n	80054a6 <ADC_ConversionStop+0x12>
 80054ee:	46c0      	nop			@ (mov r8, r8)
 80054f0:	7fffffe8 	.word	0x7fffffe8

080054f4 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0UL;
 80054f4:	2300      	movs	r3, #0
{
 80054f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80054f8:	6802      	ldr	r2, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 80054fa:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80054fc:	6891      	ldr	r1, [r2, #8]
 80054fe:	3301      	adds	r3, #1
{
 8005500:	0004      	movs	r4, r0
 8005502:	4219      	tst	r1, r3
 8005504:	d001      	beq.n	800550a <ADC_Enable+0x16>
  return HAL_OK;
 8005506:	2000      	movs	r0, #0
}
 8005508:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800550a:	6890      	ldr	r0, [r2, #8]
 800550c:	4922      	ldr	r1, [pc, #136]	@ (8005598 <ADC_Enable+0xa4>)
 800550e:	4208      	tst	r0, r1
 8005510:	d008      	beq.n	8005524 <ADC_Enable+0x30>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005512:	2210      	movs	r2, #16
 8005514:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8005516:	430a      	orrs	r2, r1
 8005518:	65a2      	str	r2, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800551a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800551c:	4313      	orrs	r3, r2
      return HAL_ERROR;
 800551e:	2001      	movs	r0, #1
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005520:	65e3      	str	r3, [r4, #92]	@ 0x5c
            return HAL_ERROR;
 8005522:	e7f1      	b.n	8005508 <ADC_Enable+0x14>
  MODIFY_REG(ADCx->CR,
 8005524:	6891      	ldr	r1, [r2, #8]
 8005526:	4f1d      	ldr	r7, [pc, #116]	@ (800559c <ADC_Enable+0xa8>)
 8005528:	4039      	ands	r1, r7
 800552a:	430b      	orrs	r3, r1
 800552c:	6093      	str	r3, [r2, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800552e:	4b1c      	ldr	r3, [pc, #112]	@ (80055a0 <ADC_Enable+0xac>)
 8005530:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8005532:	021b      	lsls	r3, r3, #8
 8005534:	d421      	bmi.n	800557a <ADC_Enable+0x86>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8005536:	7e63      	ldrb	r3, [r4, #25]
 8005538:	2b01      	cmp	r3, #1
 800553a:	d0e4      	beq.n	8005506 <ADC_Enable+0x12>
      tickstart = HAL_GetTick();
 800553c:	f7ff fcae 	bl	8004e9c <HAL_GetTick>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005540:	2501      	movs	r5, #1
      tickstart = HAL_GetTick();
 8005542:	0006      	movs	r6, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005544:	6822      	ldr	r2, [r4, #0]
 8005546:	6813      	ldr	r3, [r2, #0]
 8005548:	422b      	tst	r3, r5
 800554a:	d1dc      	bne.n	8005506 <ADC_Enable+0x12>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800554c:	6893      	ldr	r3, [r2, #8]
 800554e:	422b      	tst	r3, r5
 8005550:	d103      	bne.n	800555a <ADC_Enable+0x66>
  MODIFY_REG(ADCx->CR,
 8005552:	6893      	ldr	r3, [r2, #8]
 8005554:	403b      	ands	r3, r7
 8005556:	432b      	orrs	r3, r5
 8005558:	6093      	str	r3, [r2, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800555a:	f7ff fc9f 	bl	8004e9c <HAL_GetTick>
 800555e:	1b80      	subs	r0, r0, r6
 8005560:	2802      	cmp	r0, #2
 8005562:	d9ef      	bls.n	8005544 <ADC_Enable+0x50>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005564:	6823      	ldr	r3, [r4, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	422b      	tst	r3, r5
 800556a:	d1eb      	bne.n	8005544 <ADC_Enable+0x50>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800556c:	2310      	movs	r3, #16
 800556e:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8005570:	4313      	orrs	r3, r2
 8005572:	65a3      	str	r3, [r4, #88]	@ 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005574:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005576:	432b      	orrs	r3, r5
 8005578:	e7d1      	b.n	800551e <ADC_Enable+0x2a>
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800557a:	4b0a      	ldr	r3, [pc, #40]	@ (80055a4 <ADC_Enable+0xb0>)
 800557c:	490a      	ldr	r1, [pc, #40]	@ (80055a8 <ADC_Enable+0xb4>)
 800557e:	6818      	ldr	r0, [r3, #0]
 8005580:	f7fa fdd6 	bl	8000130 <__udivsi3>
 8005584:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8005586:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 8005588:	9b01      	ldr	r3, [sp, #4]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d0d3      	beq.n	8005536 <ADC_Enable+0x42>
        wait_loop_index--;
 800558e:	9b01      	ldr	r3, [sp, #4]
 8005590:	3b01      	subs	r3, #1
 8005592:	9301      	str	r3, [sp, #4]
 8005594:	e7f8      	b.n	8005588 <ADC_Enable+0x94>
 8005596:	46c0      	nop			@ (mov r8, r8)
 8005598:	80000017 	.word	0x80000017
 800559c:	7fffffe8 	.word	0x7fffffe8
 80055a0:	40012708 	.word	0x40012708
 80055a4:	20000430 	.word	0x20000430
 80055a8:	00030d40 	.word	0x00030d40

080055ac <HAL_ADC_Start_DMA>:
{
 80055ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80055ae:	6805      	ldr	r5, [r0, #0]
{
 80055b0:	0004      	movs	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80055b2:	0028      	movs	r0, r5
{
 80055b4:	000e      	movs	r6, r1
 80055b6:	9201      	str	r2, [sp, #4]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80055b8:	f7ff fc88 	bl	8004ecc <LL_ADC_REG_IsConversionOngoing>
    __HAL_LOCK(hadc);
 80055bc:	2302      	movs	r3, #2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80055be:	2800      	cmp	r0, #0
 80055c0:	d13f      	bne.n	8005642 <HAL_ADC_Start_DMA+0x96>
    __HAL_LOCK(hadc);
 80055c2:	0027      	movs	r7, r4
 80055c4:	3754      	adds	r7, #84	@ 0x54
 80055c6:	783a      	ldrb	r2, [r7, #0]
 80055c8:	2a01      	cmp	r2, #1
 80055ca:	d03a      	beq.n	8005642 <HAL_ADC_Start_DMA+0x96>
 80055cc:	3b01      	subs	r3, #1
 80055ce:	703b      	strb	r3, [r7, #0]
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 80055d0:	68ea      	ldr	r2, [r5, #12]
 80055d2:	421a      	tst	r2, r3
 80055d4:	d10c      	bne.n	80055f0 <HAL_ADC_Start_DMA+0x44>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80055d6:	68aa      	ldr	r2, [r5, #8]
 80055d8:	421a      	tst	r2, r3
 80055da:	d005      	beq.n	80055e8 <HAL_ADC_Start_DMA+0x3c>
  MODIFY_REG(ADCx->CR,
 80055dc:	68aa      	ldr	r2, [r5, #8]
 80055de:	4b1a      	ldr	r3, [pc, #104]	@ (8005648 <HAL_ADC_Start_DMA+0x9c>)
 80055e0:	401a      	ands	r2, r3
 80055e2:	2302      	movs	r3, #2
 80055e4:	4313      	orrs	r3, r2
 80055e6:	60ab      	str	r3, [r5, #8]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80055e8:	2301      	movs	r3, #1
 80055ea:	68ea      	ldr	r2, [r5, #12]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	60eb      	str	r3, [r5, #12]
    tmp_hal_status = ADC_Enable(hadc);
 80055f0:	0020      	movs	r0, r4
 80055f2:	f7ff ff7f 	bl	80054f4 <ADC_Enable>
 80055f6:	1e03      	subs	r3, r0, #0
    if (tmp_hal_status == HAL_OK)
 80055f8:	d123      	bne.n	8005642 <HAL_ADC_Start_DMA+0x96>
      ADC_STATE_CLR_SET(hadc->State,
 80055fa:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80055fc:	4a13      	ldr	r2, [pc, #76]	@ (800564c <HAL_ADC_Start_DMA+0xa0>)
 80055fe:	4011      	ands	r1, r2
 8005600:	2280      	movs	r2, #128	@ 0x80
 8005602:	0052      	lsls	r2, r2, #1
 8005604:	430a      	orrs	r2, r1
 8005606:	65a2      	str	r2, [r4, #88]	@ 0x58
      ADC_CLEAR_ERRORCODE(hadc);
 8005608:	65e0      	str	r0, [r4, #92]	@ 0x5c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800560a:	4a11      	ldr	r2, [pc, #68]	@ (8005650 <HAL_ADC_Start_DMA+0xa4>)
 800560c:	6d20      	ldr	r0, [r4, #80]	@ 0x50
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800560e:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005610:	62c2      	str	r2, [r0, #44]	@ 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005612:	4a10      	ldr	r2, [pc, #64]	@ (8005654 <HAL_ADC_Start_DMA+0xa8>)
 8005614:	6302      	str	r2, [r0, #48]	@ 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005616:	4a10      	ldr	r2, [pc, #64]	@ (8005658 <HAL_ADC_Start_DMA+0xac>)
 8005618:	6342      	str	r2, [r0, #52]	@ 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800561a:	221c      	movs	r2, #28
 800561c:	600a      	str	r2, [r1, #0]
      __HAL_UNLOCK(hadc);
 800561e:	703b      	strb	r3, [r7, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005620:	684a      	ldr	r2, [r1, #4]
 8005622:	3310      	adds	r3, #16
 8005624:	4313      	orrs	r3, r2
 8005626:	604b      	str	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005628:	0032      	movs	r2, r6
 800562a:	9b01      	ldr	r3, [sp, #4]
 800562c:	3140      	adds	r1, #64	@ 0x40
 800562e:	f000 fa39 	bl	8005aa4 <HAL_DMA_Start_IT>
 8005632:	0003      	movs	r3, r0
      LL_ADC_REG_StartConversion(hadc->Instance);
 8005634:	6820      	ldr	r0, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8005636:	4a04      	ldr	r2, [pc, #16]	@ (8005648 <HAL_ADC_Start_DMA+0x9c>)
 8005638:	6881      	ldr	r1, [r0, #8]
 800563a:	4011      	ands	r1, r2
 800563c:	2204      	movs	r2, #4
 800563e:	430a      	orrs	r2, r1
 8005640:	6082      	str	r2, [r0, #8]
}
 8005642:	0018      	movs	r0, r3
 8005644:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005646:	46c0      	nop			@ (mov r8, r8)
 8005648:	7fffffe8 	.word	0x7fffffe8
 800564c:	fffff0fe 	.word	0xfffff0fe
 8005650:	08004ed5 	.word	0x08004ed5
 8005654:	08004f51 	.word	0x08004f51
 8005658:	08004f5b 	.word	0x08004f5b

0800565c <ADC_Disable>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800565c:	2201      	movs	r2, #1
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800565e:	6803      	ldr	r3, [r0, #0]
{
 8005660:	b570      	push	{r4, r5, r6, lr}
 8005662:	0004      	movs	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005664:	6898      	ldr	r0, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005666:	6899      	ldr	r1, [r3, #8]
 8005668:	4211      	tst	r1, r2
 800566a:	d101      	bne.n	8005670 <ADC_Disable+0x14>
  return HAL_OK;
 800566c:	2000      	movs	r0, #0
}
 800566e:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005670:	2102      	movs	r1, #2
      && (tmp_adc_is_disable_on_going == 0UL)
 8005672:	4208      	tst	r0, r1
 8005674:	d1fa      	bne.n	800566c <ADC_Disable+0x10>
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005676:	2005      	movs	r0, #5
 8005678:	689d      	ldr	r5, [r3, #8]
 800567a:	4005      	ands	r5, r0
 800567c:	2d01      	cmp	r5, #1
 800567e:	d11e      	bne.n	80056be <ADC_Disable+0x62>
  MODIFY_REG(ADCx->CR,
 8005680:	689a      	ldr	r2, [r3, #8]
 8005682:	4813      	ldr	r0, [pc, #76]	@ (80056d0 <ADC_Disable+0x74>)
 8005684:	4002      	ands	r2, r0
 8005686:	4311      	orrs	r1, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005688:	2203      	movs	r2, #3
 800568a:	6099      	str	r1, [r3, #8]
 800568c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800568e:	f7ff fc05 	bl	8004e9c <HAL_GetTick>
 8005692:	0006      	movs	r6, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005694:	6823      	ldr	r3, [r4, #0]
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	422b      	tst	r3, r5
 800569a:	d0e7      	beq.n	800566c <ADC_Disable+0x10>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800569c:	f7ff fbfe 	bl	8004e9c <HAL_GetTick>
 80056a0:	1b80      	subs	r0, r0, r6
 80056a2:	2802      	cmp	r0, #2
 80056a4:	d9f6      	bls.n	8005694 <ADC_Disable+0x38>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80056a6:	6823      	ldr	r3, [r4, #0]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	422b      	tst	r3, r5
 80056ac:	d0f2      	beq.n	8005694 <ADC_Disable+0x38>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056ae:	2310      	movs	r3, #16
 80056b0:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80056b2:	4313      	orrs	r3, r2
 80056b4:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056b6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80056b8:	432b      	orrs	r3, r5
 80056ba:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 80056bc:	e006      	b.n	80056cc <ADC_Disable+0x70>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056be:	2310      	movs	r3, #16
 80056c0:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80056c2:	430b      	orrs	r3, r1
 80056c4:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056c6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80056c8:	431a      	orrs	r2, r3
 80056ca:	65e2      	str	r2, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 80056cc:	2001      	movs	r0, #1
 80056ce:	e7ce      	b.n	800566e <ADC_Disable+0x12>
 80056d0:	7fffffe8 	.word	0x7fffffe8

080056d4 <HAL_ADC_Stop_DMA>:
{
 80056d4:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 80056d6:	0006      	movs	r6, r0
 80056d8:	3654      	adds	r6, #84	@ 0x54
 80056da:	7833      	ldrb	r3, [r6, #0]
{
 80056dc:	0005      	movs	r5, r0
  __HAL_LOCK(hadc);
 80056de:	2402      	movs	r4, #2
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d025      	beq.n	8005730 <HAL_ADC_Stop_DMA+0x5c>
 80056e4:	2301      	movs	r3, #1
 80056e6:	7033      	strb	r3, [r6, #0]
  tmp_hal_status = ADC_ConversionStop(hadc);
 80056e8:	f7ff fed4 	bl	8005494 <ADC_ConversionStop>
 80056ec:	1e04      	subs	r4, r0, #0
  if (tmp_hal_status == HAL_OK)
 80056ee:	d11d      	bne.n	800572c <HAL_ADC_Stop_DMA+0x58>
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80056f0:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 80056f2:	1d83      	adds	r3, r0, #6
 80056f4:	7fdb      	ldrb	r3, [r3, #31]
 80056f6:	2b02      	cmp	r3, #2
 80056f8:	d107      	bne.n	800570a <HAL_ADC_Stop_DMA+0x36>
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80056fa:	f000 fa1b 	bl	8005b34 <HAL_DMA_Abort>
 80056fe:	1e04      	subs	r4, r0, #0
      if (tmp_hal_status != HAL_OK)
 8005700:	d003      	beq.n	800570a <HAL_ADC_Stop_DMA+0x36>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005702:	2340      	movs	r3, #64	@ 0x40
 8005704:	6daa      	ldr	r2, [r5, #88]	@ 0x58
 8005706:	4313      	orrs	r3, r2
 8005708:	65ab      	str	r3, [r5, #88]	@ 0x58
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800570a:	2110      	movs	r1, #16
 800570c:	682a      	ldr	r2, [r5, #0]
      tmp_hal_status = ADC_Disable(hadc);
 800570e:	0028      	movs	r0, r5
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8005710:	6853      	ldr	r3, [r2, #4]
 8005712:	438b      	bics	r3, r1
 8005714:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 8005716:	2c00      	cmp	r4, #0
 8005718:	d10c      	bne.n	8005734 <HAL_ADC_Stop_DMA+0x60>
      tmp_hal_status = ADC_Disable(hadc);
 800571a:	f7ff ff9f 	bl	800565c <ADC_Disable>
 800571e:	1e04      	subs	r4, r0, #0
    if (tmp_hal_status == HAL_OK)
 8005720:	d00b      	beq.n	800573a <HAL_ADC_Stop_DMA+0x66>
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
 8005722:	2101      	movs	r1, #1
 8005724:	682a      	ldr	r2, [r5, #0]
 8005726:	68d3      	ldr	r3, [r2, #12]
 8005728:	438b      	bics	r3, r1
 800572a:	60d3      	str	r3, [r2, #12]
  __HAL_UNLOCK(hadc);
 800572c:	2300      	movs	r3, #0
 800572e:	7033      	strb	r3, [r6, #0]
}
 8005730:	0020      	movs	r0, r4
 8005732:	bd70      	pop	{r4, r5, r6, pc}
      (void)ADC_Disable(hadc);
 8005734:	f7ff ff92 	bl	800565c <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8005738:	e7f3      	b.n	8005722 <HAL_ADC_Stop_DMA+0x4e>
      ADC_STATE_CLR_SET(hadc->State,
 800573a:	6daa      	ldr	r2, [r5, #88]	@ 0x58
 800573c:	4b03      	ldr	r3, [pc, #12]	@ (800574c <HAL_ADC_Stop_DMA+0x78>)
 800573e:	401a      	ands	r2, r3
 8005740:	3304      	adds	r3, #4
 8005742:	33ff      	adds	r3, #255	@ 0xff
 8005744:	4313      	orrs	r3, r2
 8005746:	65ab      	str	r3, [r5, #88]	@ 0x58
 8005748:	e7eb      	b.n	8005722 <HAL_ADC_Stop_DMA+0x4e>
 800574a:	46c0      	nop			@ (mov r8, r8)
 800574c:	fffffefe 	.word	0xfffffefe

08005750 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8005750:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005752:	2300      	movs	r3, #0
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8005754:	0005      	movs	r5, r0
 8005756:	2202      	movs	r2, #2
{
 8005758:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 800575a:	9302      	str	r3, [sp, #8]
  __HAL_LOCK(hadc);
 800575c:	3554      	adds	r5, #84	@ 0x54
 800575e:	782b      	ldrb	r3, [r5, #0]
{
 8005760:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8005762:	9200      	str	r2, [sp, #0]
 8005764:	2b01      	cmp	r3, #1
 8005766:	d03e      	beq.n	80057e6 <HAL_ADCEx_Calibration_Start+0x96>
 8005768:	2601      	movs	r6, #1
 800576a:	702e      	strb	r6, [r5, #0]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800576c:	f7ff ff76 	bl	800565c <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005770:	6823      	ldr	r3, [r4, #0]
  tmp_hal_status = ADC_Disable(hadc);
 8005772:	9000      	str	r0, [sp, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005774:	6899      	ldr	r1, [r3, #8]
 8005776:	000a      	movs	r2, r1
 8005778:	4032      	ands	r2, r6
 800577a:	4231      	tst	r1, r6
 800577c:	d006      	beq.n	800578c <HAL_ADCEx_Calibration_Start+0x3c>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800577e:	2310      	movs	r3, #16
 8005780:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8005782:	4313      	orrs	r3, r2
    ADC_STATE_CLR_SET(hadc->State,
 8005784:	65a3      	str	r3, [r4, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8005786:	2300      	movs	r3, #0
 8005788:	702b      	strb	r3, [r5, #0]

  return tmp_hal_status;
 800578a:	e02c      	b.n	80057e6 <HAL_ADCEx_Calibration_Start+0x96>
  MODIFY_REG(ADCx->CR,
 800578c:	2680      	movs	r6, #128	@ 0x80
    ADC_STATE_CLR_SET(hadc->State,
 800578e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005790:	4942      	ldr	r1, [pc, #264]	@ (800589c <HAL_ADCEx_Calibration_Start+0x14c>)
 8005792:	0636      	lsls	r6, r6, #24
 8005794:	4008      	ands	r0, r1
 8005796:	3106      	adds	r1, #6
 8005798:	31ff      	adds	r1, #255	@ 0xff
 800579a:	4301      	orrs	r1, r0
 800579c:	65a1      	str	r1, [r4, #88]	@ 0x58
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800579e:	68d8      	ldr	r0, [r3, #12]
 80057a0:	493f      	ldr	r1, [pc, #252]	@ (80058a0 <HAL_ADCEx_Calibration_Start+0x150>)
 80057a2:	46b4      	mov	ip, r6
 80057a4:	4008      	ands	r0, r1
 80057a6:	9001      	str	r0, [sp, #4]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80057a8:	68d9      	ldr	r1, [r3, #12]
 80057aa:	483e      	ldr	r0, [pc, #248]	@ (80058a4 <HAL_ADCEx_Calibration_Start+0x154>)
 80057ac:	4001      	ands	r1, r0
 80057ae:	2008      	movs	r0, #8
 80057b0:	60d9      	str	r1, [r3, #12]
 80057b2:	493d      	ldr	r1, [pc, #244]	@ (80058a8 <HAL_ADCEx_Calibration_Start+0x158>)
 80057b4:	4667      	mov	r7, ip
 80057b6:	689e      	ldr	r6, [r3, #8]
 80057b8:	400e      	ands	r6, r1
 80057ba:	433e      	orrs	r6, r7
 80057bc:	609e      	str	r6, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80057be:	689e      	ldr	r6, [r3, #8]
 80057c0:	2e00      	cmp	r6, #0
 80057c2:	da13      	bge.n	80057ec <HAL_ADCEx_Calibration_Start+0x9c>
        wait_loop_index++;
 80057c4:	9e02      	ldr	r6, [sp, #8]
 80057c6:	3601      	adds	r6, #1
 80057c8:	9602      	str	r6, [sp, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80057ca:	9f02      	ldr	r7, [sp, #8]
 80057cc:	4e37      	ldr	r6, [pc, #220]	@ (80058ac <HAL_ADCEx_Calibration_Start+0x15c>)
 80057ce:	42b7      	cmp	r7, r6
 80057d0:	d9f5      	bls.n	80057be <HAL_ADCEx_Calibration_Start+0x6e>
          ADC_STATE_CLR_SET(hadc->State,
 80057d2:	2312      	movs	r3, #18
 80057d4:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80057d6:	439a      	bics	r2, r3
 80057d8:	3b02      	subs	r3, #2
 80057da:	4313      	orrs	r3, r2
 80057dc:	65a3      	str	r3, [r4, #88]	@ 0x58
          __HAL_UNLOCK(hadc);
 80057de:	2300      	movs	r3, #0
 80057e0:	702b      	strb	r3, [r5, #0]
          return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	9300      	str	r3, [sp, #0]
}
 80057e6:	9800      	ldr	r0, [sp, #0]
 80057e8:	b005      	add	sp, #20
 80057ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 80057ec:	001e      	movs	r6, r3
 80057ee:	277f      	movs	r7, #127	@ 0x7f
 80057f0:	36b4      	adds	r6, #180	@ 0xb4
 80057f2:	6836      	ldr	r6, [r6, #0]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80057f4:	3801      	subs	r0, #1
 80057f6:	403e      	ands	r6, r7
      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 80057f8:	1992      	adds	r2, r2, r6
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80057fa:	2800      	cmp	r0, #0
 80057fc:	d1da      	bne.n	80057b4 <HAL_ADCEx_Calibration_Start+0x64>
  MODIFY_REG(ADCx->CR,
 80057fe:	2601      	movs	r6, #1
 8005800:	6898      	ldr	r0, [r3, #8]
    calibration_factor_accumulated /= calibration_index;
 8005802:	08d2      	lsrs	r2, r2, #3
 8005804:	4008      	ands	r0, r1
 8005806:	4330      	orrs	r0, r6
 8005808:	6098      	str	r0, [r3, #8]
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 800580a:	2080      	movs	r0, #128	@ 0x80
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 800580c:	691f      	ldr	r7, [r3, #16]
 800580e:	05c0      	lsls	r0, r0, #23
 8005810:	4287      	cmp	r7, r0
 8005812:	d31c      	bcc.n	800584e <HAL_ADCEx_Calibration_Start+0xfe>
  MODIFY_REG(ADCx->CALFACT,
 8005814:	001e      	movs	r6, r3
 8005816:	277f      	movs	r7, #127	@ 0x7f
 8005818:	36b4      	adds	r6, #180	@ 0xb4
 800581a:	6830      	ldr	r0, [r6, #0]
 800581c:	43b8      	bics	r0, r7
 800581e:	4310      	orrs	r0, r2
 8005820:	6030      	str	r0, [r6, #0]
  MODIFY_REG(ADCx->CR,
 8005822:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005824:	2601      	movs	r6, #1
  MODIFY_REG(ADCx->CR,
 8005826:	4011      	ands	r1, r2
 8005828:	2202      	movs	r2, #2
 800582a:	430a      	orrs	r2, r1
 800582c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800582e:	f7ff fb35 	bl	8004e9c <HAL_GetTick>
 8005832:	0007      	movs	r7, r0
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005834:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005836:	689a      	ldr	r2, [r3, #8]
 8005838:	4232      	tst	r2, r6
 800583a:	d11e      	bne.n	800587a <HAL_ADCEx_Calibration_Start+0x12a>
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 800583c:	68da      	ldr	r2, [r3, #12]
 800583e:	9901      	ldr	r1, [sp, #4]
 8005840:	430a      	orrs	r2, r1
 8005842:	60da      	str	r2, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 8005844:	2203      	movs	r2, #3
 8005846:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005848:	4393      	bics	r3, r2
 800584a:	4333      	orrs	r3, r6
 800584c:	e79a      	b.n	8005784 <HAL_ADCEx_Calibration_Start+0x34>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 800584e:	4818      	ldr	r0, [pc, #96]	@ (80058b0 <HAL_ADCEx_Calibration_Start+0x160>)
 8005850:	6807      	ldr	r7, [r0, #0]
 8005852:	20f0      	movs	r0, #240	@ 0xf0
 8005854:	0380      	lsls	r0, r0, #14
 8005856:	4038      	ands	r0, r7
      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 8005858:	27e0      	movs	r7, #224	@ 0xe0
 800585a:	037f      	lsls	r7, r7, #13
 800585c:	42b8      	cmp	r0, r7
 800585e:	d3d9      	bcc.n	8005814 <HAL_ADCEx_Calibration_Start+0xc4>
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 8005860:	0c80      	lsrs	r0, r0, #18
 8005862:	3803      	subs	r0, #3
 8005864:	4086      	lsls	r6, r0
 8005866:	9603      	str	r6, [sp, #12]
        delay_cpu_cycles >>= 1UL;
 8005868:	9803      	ldr	r0, [sp, #12]
 800586a:	0840      	lsrs	r0, r0, #1
          delay_cpu_cycles--;
 800586c:	9003      	str	r0, [sp, #12]
        while (delay_cpu_cycles != 0UL)
 800586e:	9803      	ldr	r0, [sp, #12]
 8005870:	2800      	cmp	r0, #0
 8005872:	d0cf      	beq.n	8005814 <HAL_ADCEx_Calibration_Start+0xc4>
          delay_cpu_cycles--;
 8005874:	9803      	ldr	r0, [sp, #12]
 8005876:	3801      	subs	r0, #1
 8005878:	e7f8      	b.n	800586c <HAL_ADCEx_Calibration_Start+0x11c>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800587a:	f7ff fb0f 	bl	8004e9c <HAL_GetTick>
 800587e:	1bc0      	subs	r0, r0, r7
 8005880:	2802      	cmp	r0, #2
 8005882:	d9d7      	bls.n	8005834 <HAL_ADCEx_Calibration_Start+0xe4>
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005884:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	4233      	tst	r3, r6
 800588a:	d0d3      	beq.n	8005834 <HAL_ADCEx_Calibration_Start+0xe4>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800588c:	2310      	movs	r3, #16
 800588e:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8005890:	4313      	orrs	r3, r2
 8005892:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005894:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005896:	4333      	orrs	r3, r6
 8005898:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 800589a:	e7a2      	b.n	80057e2 <HAL_ADCEx_Calibration_Start+0x92>
 800589c:	fffffefd 	.word	0xfffffefd
 80058a0:	00008003 	.word	0x00008003
 80058a4:	ffff7ffc 	.word	0xffff7ffc
 80058a8:	7fffffe8 	.word	0x7fffffe8
 80058ac:	0002f1ff 	.word	0x0002f1ff
 80058b0:	40012708 	.word	0x40012708

080058b4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80058b4:	4770      	bx	lr

080058b6 <HAL_ADCEx_LevelOutOfWindow3Callback>:
/**
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
 80058b6:	4770      	bx	lr

080058b8 <HAL_ADCEx_EndOfSamplingCallback>:
/**
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
 80058b8:	4770      	bx	lr
	...

080058bc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058bc:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80058be:	24ff      	movs	r4, #255	@ 0xff
 80058c0:	2203      	movs	r2, #3
 80058c2:	000b      	movs	r3, r1
 80058c4:	0021      	movs	r1, r4
 80058c6:	4002      	ands	r2, r0
 80058c8:	00d2      	lsls	r2, r2, #3
 80058ca:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80058cc:	019b      	lsls	r3, r3, #6
 80058ce:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80058d0:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80058d2:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 80058d4:	2800      	cmp	r0, #0
 80058d6:	db0a      	blt.n	80058ee <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80058d8:	24c0      	movs	r4, #192	@ 0xc0
 80058da:	4a0b      	ldr	r2, [pc, #44]	@ (8005908 <HAL_NVIC_SetPriority+0x4c>)
 80058dc:	0880      	lsrs	r0, r0, #2
 80058de:	0080      	lsls	r0, r0, #2
 80058e0:	1880      	adds	r0, r0, r2
 80058e2:	00a4      	lsls	r4, r4, #2
 80058e4:	5902      	ldr	r2, [r0, r4]
 80058e6:	400a      	ands	r2, r1
 80058e8:	4313      	orrs	r3, r2
 80058ea:	5103      	str	r3, [r0, r4]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 80058ec:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80058ee:	220f      	movs	r2, #15
 80058f0:	4010      	ands	r0, r2
 80058f2:	3808      	subs	r0, #8
 80058f4:	4a05      	ldr	r2, [pc, #20]	@ (800590c <HAL_NVIC_SetPriority+0x50>)
 80058f6:	0880      	lsrs	r0, r0, #2
 80058f8:	0080      	lsls	r0, r0, #2
 80058fa:	1880      	adds	r0, r0, r2
 80058fc:	69c2      	ldr	r2, [r0, #28]
 80058fe:	4011      	ands	r1, r2
 8005900:	4319      	orrs	r1, r3
 8005902:	61c1      	str	r1, [r0, #28]
 8005904:	e7f2      	b.n	80058ec <HAL_NVIC_SetPriority+0x30>
 8005906:	46c0      	nop			@ (mov r8, r8)
 8005908:	e000e100 	.word	0xe000e100
 800590c:	e000ed00 	.word	0xe000ed00

08005910 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005910:	2800      	cmp	r0, #0
 8005912:	db05      	blt.n	8005920 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005914:	231f      	movs	r3, #31
 8005916:	4018      	ands	r0, r3
 8005918:	3b1e      	subs	r3, #30
 800591a:	4083      	lsls	r3, r0
 800591c:	4a01      	ldr	r2, [pc, #4]	@ (8005924 <HAL_NVIC_EnableIRQ+0x14>)
 800591e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005920:	4770      	bx	lr
 8005922:	46c0      	nop			@ (mov r8, r8)
 8005924:	e000e100 	.word	0xe000e100

08005928 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005928:	2800      	cmp	r0, #0
 800592a:	db09      	blt.n	8005940 <HAL_NVIC_DisableIRQ+0x18>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800592c:	231f      	movs	r3, #31
 800592e:	4018      	ands	r0, r3
 8005930:	3b1e      	subs	r3, #30
 8005932:	4083      	lsls	r3, r0
 8005934:	4a03      	ldr	r2, [pc, #12]	@ (8005944 <HAL_NVIC_DisableIRQ+0x1c>)
 8005936:	67d3      	str	r3, [r2, #124]	@ 0x7c
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005938:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800593c:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8005940:	4770      	bx	lr
 8005942:	46c0      	nop			@ (mov r8, r8)
 8005944:	e000e104 	.word	0xe000e104

08005948 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005948:	2280      	movs	r2, #128	@ 0x80
 800594a:	1e43      	subs	r3, r0, #1
 800594c:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 800594e:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005950:	4293      	cmp	r3, r2
 8005952:	d20d      	bcs.n	8005970 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005954:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005956:	4a07      	ldr	r2, [pc, #28]	@ (8005974 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005958:	4807      	ldr	r0, [pc, #28]	@ (8005978 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800595a:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800595c:	6a03      	ldr	r3, [r0, #32]
 800595e:	0609      	lsls	r1, r1, #24
 8005960:	021b      	lsls	r3, r3, #8
 8005962:	0a1b      	lsrs	r3, r3, #8
 8005964:	430b      	orrs	r3, r1
 8005966:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005968:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800596a:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800596c:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800596e:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8005970:	4770      	bx	lr
 8005972:	46c0      	nop			@ (mov r8, r8)
 8005974:	e000e010 	.word	0xe000e010
 8005978:	e000ed00 	.word	0xe000ed00

0800597c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800597c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800597e:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8005980:	6cc5      	ldr	r5, [r0, #76]	@ 0x4c
 8005982:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005984:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 8005986:	2c00      	cmp	r4, #0
 8005988:	d002      	beq.n	8005990 <DMA_SetConfig+0x14>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800598a:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 800598c:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 800598e:	6065      	str	r5, [r4, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005990:	241c      	movs	r4, #28
 8005992:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8005994:	4e08      	ldr	r6, [pc, #32]	@ (80059b8 <DMA_SetConfig+0x3c>)
 8005996:	4025      	ands	r5, r4
 8005998:	3c1b      	subs	r4, #27
 800599a:	40ac      	lsls	r4, r5
 800599c:	6877      	ldr	r7, [r6, #4]
 800599e:	433c      	orrs	r4, r7
 80059a0:	6074      	str	r4, [r6, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80059a2:	6804      	ldr	r4, [r0, #0]
 80059a4:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80059a6:	6883      	ldr	r3, [r0, #8]
 80059a8:	2b10      	cmp	r3, #16
 80059aa:	d102      	bne.n	80059b2 <DMA_SetConfig+0x36>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80059ac:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80059ae:	60e1      	str	r1, [r4, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80059b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 80059b2:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 80059b4:	60e2      	str	r2, [r4, #12]
}
 80059b6:	e7fb      	b.n	80059b0 <DMA_SetConfig+0x34>
 80059b8:	40020000 	.word	0x40020000

080059bc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80059bc:	b510      	push	{r4, lr}
 80059be:	0004      	movs	r4, r0
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80059c0:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80059c2:	4a09      	ldr	r2, [pc, #36]	@ (80059e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x2c>)
 80059c4:	089b      	lsrs	r3, r3, #2
 80059c6:	189b      	adds	r3, r3, r2
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	6443      	str	r3, [r0, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80059cc:	6800      	ldr	r0, [r0, #0]
 80059ce:	2114      	movs	r1, #20
 80059d0:	b2c0      	uxtb	r0, r0
 80059d2:	3808      	subs	r0, #8
 80059d4:	f7fa fbac 	bl	8000130 <__udivsi3>
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80059d8:	4b04      	ldr	r3, [pc, #16]	@ (80059ec <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 80059da:	64a3      	str	r3, [r4, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80059dc:	231f      	movs	r3, #31
 80059de:	4018      	ands	r0, r3
 80059e0:	3b1e      	subs	r3, #30
 80059e2:	4083      	lsls	r3, r0
 80059e4:	64e3      	str	r3, [r4, #76]	@ 0x4c
}
 80059e6:	bd10      	pop	{r4, pc}
 80059e8:	10008200 	.word	0x10008200
 80059ec:	40020880 	.word	0x40020880

080059f0 <HAL_DMA_Init>:
{
 80059f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059f2:	0004      	movs	r4, r0
    return HAL_ERROR;
 80059f4:	2001      	movs	r0, #1
  if (hdma == NULL)
 80059f6:	2c00      	cmp	r4, #0
 80059f8:	d046      	beq.n	8005a88 <HAL_DMA_Init+0x98>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80059fa:	6825      	ldr	r5, [r4, #0]
 80059fc:	4b25      	ldr	r3, [pc, #148]	@ (8005a94 <HAL_DMA_Init+0xa4>)
 80059fe:	2114      	movs	r1, #20
 8005a00:	18e8      	adds	r0, r5, r3
 8005a02:	f7fa fb95 	bl	8000130 <__udivsi3>
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a06:	2302      	movs	r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005a08:	0080      	lsls	r0, r0, #2
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a0a:	1da6      	adds	r6, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005a0c:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a0e:	77f3      	strb	r3, [r6, #31]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005a10:	682b      	ldr	r3, [r5, #0]
 8005a12:	4a21      	ldr	r2, [pc, #132]	@ (8005a98 <HAL_DMA_Init+0xa8>)
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8005a14:	68a7      	ldr	r7, [r4, #8]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005a16:	4013      	ands	r3, r2
 8005a18:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8005a1a:	68e3      	ldr	r3, [r4, #12]
 8005a1c:	6921      	ldr	r1, [r4, #16]
 8005a1e:	433b      	orrs	r3, r7
 8005a20:	430b      	orrs	r3, r1
 8005a22:	6961      	ldr	r1, [r4, #20]
 8005a24:	682a      	ldr	r2, [r5, #0]
 8005a26:	430b      	orrs	r3, r1
 8005a28:	69a1      	ldr	r1, [r4, #24]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005a2a:	0020      	movs	r0, r4
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8005a2c:	430b      	orrs	r3, r1
 8005a2e:	69e1      	ldr	r1, [r4, #28]
 8005a30:	430b      	orrs	r3, r1
 8005a32:	6a21      	ldr	r1, [r4, #32]
 8005a34:	430b      	orrs	r3, r1
 8005a36:	4313      	orrs	r3, r2
 8005a38:	602b      	str	r3, [r5, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005a3a:	f7ff ffbf 	bl	80059bc <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005a3e:	2380      	movs	r3, #128	@ 0x80
 8005a40:	01db      	lsls	r3, r3, #7
 8005a42:	429f      	cmp	r7, r3
 8005a44:	d101      	bne.n	8005a4a <HAL_DMA_Init+0x5a>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005a46:	2300      	movs	r3, #0
 8005a48:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005a4a:	233f      	movs	r3, #63	@ 0x3f
 8005a4c:	6862      	ldr	r2, [r4, #4]
 8005a4e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005a50:	4013      	ands	r3, r2
 8005a52:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005a54:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8005a56:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005a58:	3a01      	subs	r2, #1
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005a5a:	6048      	str	r0, [r1, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005a5c:	2a03      	cmp	r2, #3
 8005a5e:	d814      	bhi.n	8005a8a <HAL_DMA_Init+0x9a>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005a60:	4a0e      	ldr	r2, [pc, #56]	@ (8005a9c <HAL_DMA_Init+0xac>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005a62:	480f      	ldr	r0, [pc, #60]	@ (8005aa0 <HAL_DMA_Init+0xb0>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005a64:	1899      	adds	r1, r3, r2

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005a66:	2201      	movs	r2, #1
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	409a      	lsls	r2, r3
 8005a6c:	65a2      	str	r2, [r4, #88]	@ 0x58
 8005a6e:	0013      	movs	r3, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005a70:	2200      	movs	r2, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005a72:	0089      	lsls	r1, r1, #2
 8005a74:	6521      	str	r1, [r4, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005a76:	6560      	str	r0, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005a78:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005a7a:	6043      	str	r3, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a7c:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8005a7e:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a80:	63e0      	str	r0, [r4, #60]	@ 0x3c
  __HAL_UNLOCK(hdma);
 8005a82:	3405      	adds	r4, #5
  hdma->State = HAL_DMA_STATE_READY;
 8005a84:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hdma);
 8005a86:	77e0      	strb	r0, [r4, #31]
}
 8005a88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->DMAmuxRequestGen = 0U;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8005a8e:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005a90:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005a92:	e7f3      	b.n	8005a7c <HAL_DMA_Init+0x8c>
 8005a94:	bffdfff8 	.word	0xbffdfff8
 8005a98:	ffff800f 	.word	0xffff800f
 8005a9c:	1000823f 	.word	0x1000823f
 8005aa0:	40020940 	.word	0x40020940

08005aa4 <HAL_DMA_Start_IT>:
{
 8005aa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8005aa6:	1d45      	adds	r5, r0, #5
{
 8005aa8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 8005aaa:	7fee      	ldrb	r6, [r5, #31]
{
 8005aac:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8005aae:	2002      	movs	r0, #2
 8005ab0:	2e01      	cmp	r6, #1
 8005ab2:	d033      	beq.n	8005b1c <HAL_DMA_Start_IT+0x78>
 8005ab4:	3801      	subs	r0, #1
 8005ab6:	77e8      	strb	r0, [r5, #31]
  if (hdma->State == HAL_DMA_STATE_READY)
 8005ab8:	1da7      	adds	r7, r4, #6
 8005aba:	7ffe      	ldrb	r6, [r7, #31]
 8005abc:	46b4      	mov	ip, r6
 8005abe:	4663      	mov	r3, ip
 8005ac0:	b2f6      	uxtb	r6, r6
 8005ac2:	9600      	str	r6, [sp, #0]
 8005ac4:	2600      	movs	r6, #0
 8005ac6:	4283      	cmp	r3, r0
 8005ac8:	d130      	bne.n	8005b2c <HAL_DMA_Start_IT+0x88>
    hdma->State = HAL_DMA_STATE_BUSY;
 8005aca:	3001      	adds	r0, #1
 8005acc:	77f8      	strb	r0, [r7, #31]
    __HAL_DMA_DISABLE(hdma);
 8005ace:	6825      	ldr	r5, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ad0:	63e6      	str	r6, [r4, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8005ad2:	6828      	ldr	r0, [r5, #0]
 8005ad4:	9b00      	ldr	r3, [sp, #0]
 8005ad6:	4398      	bics	r0, r3
 8005ad8:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005ada:	9b01      	ldr	r3, [sp, #4]
 8005adc:	0020      	movs	r0, r4
 8005ade:	f7ff ff4d 	bl	800597c <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8005ae2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005ae4:	42b3      	cmp	r3, r6
 8005ae6:	d01a      	beq.n	8005b1e <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ae8:	230e      	movs	r3, #14
 8005aea:	682a      	ldr	r2, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005aec:	4313      	orrs	r3, r2
 8005aee:	602b      	str	r3, [r5, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005af0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	03d2      	lsls	r2, r2, #15
 8005af6:	d504      	bpl.n	8005b02 <HAL_DMA_Start_IT+0x5e>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005af8:	2280      	movs	r2, #128	@ 0x80
 8005afa:	6819      	ldr	r1, [r3, #0]
 8005afc:	0052      	lsls	r2, r2, #1
 8005afe:	430a      	orrs	r2, r1
 8005b00:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8005b02:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d004      	beq.n	8005b12 <HAL_DMA_Start_IT+0x6e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005b08:	2280      	movs	r2, #128	@ 0x80
 8005b0a:	6819      	ldr	r1, [r3, #0]
 8005b0c:	0052      	lsls	r2, r2, #1
 8005b0e:	430a      	orrs	r2, r1
 8005b10:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8005b12:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8005b14:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8005b16:	682a      	ldr	r2, [r5, #0]
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	602b      	str	r3, [r5, #0]
}
 8005b1c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005b1e:	2204      	movs	r2, #4
 8005b20:	682b      	ldr	r3, [r5, #0]
 8005b22:	4393      	bics	r3, r2
 8005b24:	602b      	str	r3, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005b26:	682a      	ldr	r2, [r5, #0]
 8005b28:	230a      	movs	r3, #10
 8005b2a:	e7df      	b.n	8005aec <HAL_DMA_Start_IT+0x48>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005b2c:	2380      	movs	r3, #128	@ 0x80
 8005b2e:	63e3      	str	r3, [r4, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8005b30:	77ee      	strb	r6, [r5, #31]
    status = HAL_ERROR;
 8005b32:	e7f3      	b.n	8005b1c <HAL_DMA_Start_IT+0x78>

08005b34 <HAL_DMA_Abort>:
{
 8005b34:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (NULL == hdma)
 8005b36:	2800      	cmp	r0, #0
 8005b38:	d008      	beq.n	8005b4c <HAL_DMA_Abort+0x18>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005b3a:	1d84      	adds	r4, r0, #6
 8005b3c:	7fe3      	ldrb	r3, [r4, #31]
 8005b3e:	1d41      	adds	r1, r0, #5
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d005      	beq.n	8005b50 <HAL_DMA_Abort+0x1c>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b44:	2304      	movs	r3, #4
 8005b46:	63c3      	str	r3, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8005b48:	2300      	movs	r3, #0
 8005b4a:	77cb      	strb	r3, [r1, #31]
    return HAL_ERROR;
 8005b4c:	2001      	movs	r0, #1
}
 8005b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b50:	250e      	movs	r5, #14
 8005b52:	6802      	ldr	r2, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005b54:	6c46      	ldr	r6, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b56:	6813      	ldr	r3, [r2, #0]
 8005b58:	43ab      	bics	r3, r5
 8005b5a:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005b5c:	6833      	ldr	r3, [r6, #0]
 8005b5e:	4d10      	ldr	r5, [pc, #64]	@ (8005ba0 <HAL_DMA_Abort+0x6c>)
 8005b60:	402b      	ands	r3, r5
 8005b62:	6033      	str	r3, [r6, #0]
    __HAL_DMA_DISABLE(hdma);
 8005b64:	2301      	movs	r3, #1
 8005b66:	6816      	ldr	r6, [r2, #0]
 8005b68:	439e      	bics	r6, r3
 8005b6a:	6016      	str	r6, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8005b6c:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8005b6e:	331b      	adds	r3, #27
 8005b70:	401a      	ands	r2, r3
 8005b72:	3b1b      	subs	r3, #27
 8005b74:	4093      	lsls	r3, r2
 8005b76:	4e0b      	ldr	r6, [pc, #44]	@ (8005ba4 <HAL_DMA_Abort+0x70>)
 8005b78:	6877      	ldr	r7, [r6, #4]
 8005b7a:	433b      	orrs	r3, r7
 8005b7c:	6073      	str	r3, [r6, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b7e:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8005b80:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8005b82:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8005b84:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d005      	beq.n	8005b96 <HAL_DMA_Abort+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	402a      	ands	r2, r5
 8005b8e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b90:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8005b92:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8005b94:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8005b96:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8005b98:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8005b9a:	77e3      	strb	r3, [r4, #31]
    __HAL_UNLOCK(hdma);
 8005b9c:	77c8      	strb	r0, [r1, #31]
  return HAL_OK;
 8005b9e:	e7d6      	b.n	8005b4e <HAL_DMA_Abort+0x1a>
 8005ba0:	fffffeff 	.word	0xfffffeff
 8005ba4:	40020000 	.word	0x40020000

08005ba8 <HAL_DMA_Abort_IT>:
{
 8005ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005baa:	1d81      	adds	r1, r0, #6
 8005bac:	7fcb      	ldrb	r3, [r1, #31]
 8005bae:	2b02      	cmp	r3, #2
 8005bb0:	d003      	beq.n	8005bba <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005bb2:	2304      	movs	r3, #4
 8005bb4:	63c3      	str	r3, [r0, #60]	@ 0x3c
    status = HAL_ERROR;
 8005bb6:	2001      	movs	r0, #1
}
 8005bb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005bba:	240e      	movs	r4, #14
 8005bbc:	6802      	ldr	r2, [r0, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8005bbe:	271c      	movs	r7, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005bc0:	6813      	ldr	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005bc2:	6c45      	ldr	r5, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005bc4:	43a3      	bics	r3, r4
 8005bc6:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8005bc8:	2301      	movs	r3, #1
 8005bca:	6814      	ldr	r4, [r2, #0]
 8005bcc:	439c      	bics	r4, r3
 8005bce:	6014      	str	r4, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005bd0:	682a      	ldr	r2, [r5, #0]
 8005bd2:	4c10      	ldr	r4, [pc, #64]	@ (8005c14 <HAL_DMA_Abort_IT+0x6c>)
 8005bd4:	4022      	ands	r2, r4
 8005bd6:	602a      	str	r2, [r5, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8005bd8:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8005bda:	4d0f      	ldr	r5, [pc, #60]	@ (8005c18 <HAL_DMA_Abort_IT+0x70>)
 8005bdc:	403a      	ands	r2, r7
 8005bde:	4093      	lsls	r3, r2
 8005be0:	686e      	ldr	r6, [r5, #4]
 8005be2:	4333      	orrs	r3, r6
 8005be4:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005be6:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8005be8:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8005bea:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8005bec:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d005      	beq.n	8005bfe <HAL_DMA_Abort_IT+0x56>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	4022      	ands	r2, r4
 8005bf6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005bf8:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8005bfa:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8005bfc:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8005bfe:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8005c00:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_READY;
 8005c02:	77cb      	strb	r3, [r1, #31]
    __HAL_UNLOCK(hdma);
 8005c04:	1d43      	adds	r3, r0, #5
 8005c06:	77da      	strb	r2, [r3, #31]
    if (hdma->XferAbortCallback != NULL)
 8005c08:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d000      	beq.n	8005c10 <HAL_DMA_Abort_IT+0x68>
      hdma->XferAbortCallback(hdma);
 8005c0e:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8005c10:	2000      	movs	r0, #0
 8005c12:	e7d1      	b.n	8005bb8 <HAL_DMA_Abort_IT+0x10>
 8005c14:	fffffeff 	.word	0xfffffeff
 8005c18:	40020000 	.word	0x40020000

08005c1c <HAL_DMA_IRQHandler>:
{
 8005c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005c1e:	241c      	movs	r4, #28
 8005c20:	2704      	movs	r7, #4
 8005c22:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = DMA1->ISR;
 8005c24:	4a26      	ldr	r2, [pc, #152]	@ (8005cc0 <HAL_DMA_IRQHandler+0xa4>)
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005c26:	4021      	ands	r1, r4
 8005c28:	003c      	movs	r4, r7
 8005c2a:	408c      	lsls	r4, r1
  uint32_t flag_it = DMA1->ISR;
 8005c2c:	6816      	ldr	r6, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8005c2e:	6803      	ldr	r3, [r0, #0]
 8005c30:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005c32:	4226      	tst	r6, r4
 8005c34:	d00f      	beq.n	8005c56 <HAL_DMA_IRQHandler+0x3a>
 8005c36:	423d      	tst	r5, r7
 8005c38:	d00d      	beq.n	8005c56 <HAL_DMA_IRQHandler+0x3a>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005c3a:	6819      	ldr	r1, [r3, #0]
 8005c3c:	0689      	lsls	r1, r1, #26
 8005c3e:	d402      	bmi.n	8005c46 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c40:	6819      	ldr	r1, [r3, #0]
 8005c42:	43b9      	bics	r1, r7
 8005c44:	6019      	str	r1, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8005c46:	6853      	ldr	r3, [r2, #4]
 8005c48:	431c      	orrs	r4, r3
      if (hdma->XferHalfCpltCallback != NULL)
 8005c4a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8005c4c:	6054      	str	r4, [r2, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d01b      	beq.n	8005c8a <HAL_DMA_IRQHandler+0x6e>
      hdma->XferErrorCallback(hdma);
 8005c52:	4798      	blx	r3
  return;
 8005c54:	e019      	b.n	8005c8a <HAL_DMA_IRQHandler+0x6e>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8005c56:	2702      	movs	r7, #2
 8005c58:	003c      	movs	r4, r7
 8005c5a:	408c      	lsls	r4, r1
 8005c5c:	4226      	tst	r6, r4
 8005c5e:	d015      	beq.n	8005c8c <HAL_DMA_IRQHandler+0x70>
 8005c60:	423d      	tst	r5, r7
 8005c62:	d013      	beq.n	8005c8c <HAL_DMA_IRQHandler+0x70>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005c64:	6819      	ldr	r1, [r3, #0]
 8005c66:	0689      	lsls	r1, r1, #26
 8005c68:	d406      	bmi.n	8005c78 <HAL_DMA_IRQHandler+0x5c>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005c6a:	250a      	movs	r5, #10
 8005c6c:	6819      	ldr	r1, [r3, #0]
 8005c6e:	43a9      	bics	r1, r5
 8005c70:	6019      	str	r1, [r3, #0]
        hdma->State = HAL_DMA_STATE_READY;
 8005c72:	2101      	movs	r1, #1
 8005c74:	1d83      	adds	r3, r0, #6
 8005c76:	77d9      	strb	r1, [r3, #31]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8005c78:	6853      	ldr	r3, [r2, #4]
 8005c7a:	431c      	orrs	r4, r3
 8005c7c:	6054      	str	r4, [r2, #4]
      __HAL_UNLOCK(hdma);
 8005c7e:	2200      	movs	r2, #0
 8005c80:	1d43      	adds	r3, r0, #5
 8005c82:	77da      	strb	r2, [r3, #31]
      if (hdma->XferCpltCallback != NULL)
 8005c84:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if (hdma->XferErrorCallback != NULL)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d1e3      	bne.n	8005c52 <HAL_DMA_IRQHandler+0x36>
}
 8005c8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8005c8c:	2408      	movs	r4, #8
 8005c8e:	0027      	movs	r7, r4
 8005c90:	408f      	lsls	r7, r1
 8005c92:	423e      	tst	r6, r7
 8005c94:	d0f9      	beq.n	8005c8a <HAL_DMA_IRQHandler+0x6e>
 8005c96:	4225      	tst	r5, r4
 8005c98:	d0f7      	beq.n	8005c8a <HAL_DMA_IRQHandler+0x6e>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c9a:	250e      	movs	r5, #14
 8005c9c:	681c      	ldr	r4, [r3, #0]
 8005c9e:	43ac      	bics	r4, r5
 8005ca0:	601c      	str	r4, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	001d      	movs	r5, r3
 8005ca6:	408d      	lsls	r5, r1
 8005ca8:	0029      	movs	r1, r5
 8005caa:	6854      	ldr	r4, [r2, #4]
 8005cac:	4321      	orrs	r1, r4
 8005cae:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8005cb0:	1d82      	adds	r2, r0, #6
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005cb2:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8005cb4:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	1d43      	adds	r3, r0, #5
 8005cba:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8005cbc:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8005cbe:	e7e2      	b.n	8005c86 <HAL_DMA_IRQHandler+0x6a>
 8005cc0:	40020000 	.word	0x40020000

08005cc4 <HAL_FLASH_Unlock>:
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
  HAL_StatusTypeDef status = HAL_OK;
 8005cc4:	2000      	movs	r0, #0

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8005cc6:	4b05      	ldr	r3, [pc, #20]	@ (8005cdc <HAL_FLASH_Unlock+0x18>)
 8005cc8:	695a      	ldr	r2, [r3, #20]
 8005cca:	4282      	cmp	r2, r0
 8005ccc:	da05      	bge.n	8005cda <HAL_FLASH_Unlock+0x16>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005cce:	4a04      	ldr	r2, [pc, #16]	@ (8005ce0 <HAL_FLASH_Unlock+0x1c>)
 8005cd0:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005cd2:	4a04      	ldr	r2, [pc, #16]	@ (8005ce4 <HAL_FLASH_Unlock+0x20>)
 8005cd4:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8005cd6:	6958      	ldr	r0, [r3, #20]
 8005cd8:	0fc0      	lsrs	r0, r0, #31
      status = HAL_ERROR;
    }
  }

  return status;
}
 8005cda:	4770      	bx	lr
 8005cdc:	40022000 	.word	0x40022000
 8005ce0:	45670123 	.word	0x45670123
 8005ce4:	cdef89ab 	.word	0xcdef89ab

08005ce8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8005ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cea:	0004      	movs	r4, r0
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8005cec:	f7ff f8d6 	bl	8004e9c <HAL_GetTick>
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
#else
  error = FLASH_SR_BSY1;
#endif /* FLASH_DBANK_SUPPORT */

  while ((FLASH->SR & error) != 0x00U)
 8005cf0:	2780      	movs	r7, #128	@ 0x80
  uint32_t tickstart = HAL_GetTick();
 8005cf2:	0006      	movs	r6, r0
  while ((FLASH->SR & error) != 0x00U)
 8005cf4:	027f      	lsls	r7, r7, #9
 8005cf6:	4d14      	ldr	r5, [pc, #80]	@ (8005d48 <FLASH_WaitForLastOperation+0x60>)
 8005cf8:	692b      	ldr	r3, [r5, #16]
 8005cfa:	423b      	tst	r3, r7
 8005cfc:	d116      	bne.n	8005d2c <FLASH_WaitForLastOperation+0x44>
      }
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8005cfe:	692a      	ldr	r2, [r5, #16]
 8005d00:	4b12      	ldr	r3, [pc, #72]	@ (8005d4c <FLASH_WaitForLastOperation+0x64>)
 8005d02:	0011      	movs	r1, r2

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 8005d04:	4812      	ldr	r0, [pc, #72]	@ (8005d50 <FLASH_WaitForLastOperation+0x68>)
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8005d06:	4019      	ands	r1, r3
  FLASH->SR = FLASH_SR_CLEAR;
 8005d08:	6128      	str	r0, [r5, #16]

  if (error != 0x00U)
 8005d0a:	421a      	tst	r2, r3
 8005d0c:	d117      	bne.n	8005d3e <FLASH_WaitForLastOperation+0x56>
    pFlash.ErrorCode = error;
    return HAL_ERROR;
  }

  /* Wait for control register to be written */
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8005d0e:	2780      	movs	r7, #128	@ 0x80
 8005d10:	02ff      	lsls	r7, r7, #11
 8005d12:	692b      	ldr	r3, [r5, #16]
 8005d14:	0018      	movs	r0, r3
 8005d16:	4038      	ands	r0, r7
 8005d18:	423b      	tst	r3, r7
 8005d1a:	d00f      	beq.n	8005d3c <FLASH_WaitForLastOperation+0x54>
  {
    if(Timeout != HAL_MAX_DELAY)
 8005d1c:	1c63      	adds	r3, r4, #1
 8005d1e:	d0f8      	beq.n	8005d12 <FLASH_WaitForLastOperation+0x2a>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8005d20:	f7ff f8bc 	bl	8004e9c <HAL_GetTick>
 8005d24:	1b80      	subs	r0, r0, r6
 8005d26:	42a0      	cmp	r0, r4
 8005d28:	d3f3      	bcc.n	8005d12 <FLASH_WaitForLastOperation+0x2a>
 8005d2a:	e006      	b.n	8005d3a <FLASH_WaitForLastOperation+0x52>
    if(Timeout != HAL_MAX_DELAY)
 8005d2c:	1c63      	adds	r3, r4, #1
 8005d2e:	d0e3      	beq.n	8005cf8 <FLASH_WaitForLastOperation+0x10>
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8005d30:	f7ff f8b4 	bl	8004e9c <HAL_GetTick>
 8005d34:	1b80      	subs	r0, r0, r6
 8005d36:	42a0      	cmp	r0, r4
 8005d38:	d3dd      	bcc.n	8005cf6 <FLASH_WaitForLastOperation+0xe>
        return HAL_TIMEOUT;
 8005d3a:	2003      	movs	r0, #3
      }
    }
  }

  return HAL_OK;
}
 8005d3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pFlash.ErrorCode = error;
 8005d3e:	4b05      	ldr	r3, [pc, #20]	@ (8005d54 <FLASH_WaitForLastOperation+0x6c>)
    return HAL_ERROR;
 8005d40:	2001      	movs	r0, #1
    pFlash.ErrorCode = error;
 8005d42:	6059      	str	r1, [r3, #4]
    return HAL_ERROR;
 8005d44:	e7fa      	b.n	8005d3c <FLASH_WaitForLastOperation+0x54>
 8005d46:	46c0      	nop			@ (mov r8, r8)
 8005d48:	40022000 	.word	0x40022000
 8005d4c:	0000c3fa 	.word	0x0000c3fa
 8005d50:	0000c3fb 	.word	0x0000c3fb
 8005d54:	20000d30 	.word	0x20000d30

08005d58 <HAL_FLASH_Program>:
{
 8005d58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8005d5a:	4e17      	ldr	r6, [pc, #92]	@ (8005db8 <HAL_FLASH_Program+0x60>)
{
 8005d5c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(&pFlash);
 8005d5e:	7833      	ldrb	r3, [r6, #0]
{
 8005d60:	0004      	movs	r4, r0
 8005d62:	000d      	movs	r5, r1
  __HAL_LOCK(&pFlash);
 8005d64:	2002      	movs	r0, #2
{
 8005d66:	9200      	str	r2, [sp, #0]
  __HAL_LOCK(&pFlash);
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d01e      	beq.n	8005daa <HAL_FLASH_Program+0x52>
 8005d6c:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005d6e:	20fa      	movs	r0, #250	@ 0xfa
  __HAL_LOCK(&pFlash);
 8005d70:	7033      	strb	r3, [r6, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005d72:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005d74:	0080      	lsls	r0, r0, #2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005d76:	6073      	str	r3, [r6, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005d78:	f7ff ffb6 	bl	8005ce8 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8005d7c:	2800      	cmp	r0, #0
 8005d7e:	d112      	bne.n	8005da6 <HAL_FLASH_Program+0x4e>
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8005d80:	4f0e      	ldr	r7, [pc, #56]	@ (8005dbc <HAL_FLASH_Program+0x64>)
 8005d82:	2c01      	cmp	r4, #1
 8005d84:	d112      	bne.n	8005dac <HAL_FLASH_Program+0x54>
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	4323      	orrs	r3, r4
 8005d8a:	617b      	str	r3, [r7, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8005d8c:	9b00      	ldr	r3, [sp, #0]
 8005d8e:	602b      	str	r3, [r5, #0]
 8005d90:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8005d94:	9b01      	ldr	r3, [sp, #4]
 8005d96:	606b      	str	r3, [r5, #4]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005d98:	20fa      	movs	r0, #250	@ 0xfa
 8005d9a:	0080      	lsls	r0, r0, #2
 8005d9c:	f7ff ffa4 	bl	8005ce8 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	43a3      	bics	r3, r4
 8005da4:	617b      	str	r3, [r7, #20]
  __HAL_UNLOCK(&pFlash);
 8005da6:	2300      	movs	r3, #0
 8005da8:	7033      	strb	r3, [r6, #0]
}
 8005daa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8005dac:	0028      	movs	r0, r5
 8005dae:	9900      	ldr	r1, [sp, #0]
 8005db0:	f002 fece 	bl	8008b50 <__FLASH_Program_Fast_veneer>
 8005db4:	e7f0      	b.n	8005d98 <HAL_FLASH_Program+0x40>
 8005db6:	46c0      	nop			@ (mov r8, r8)
 8005db8:	20000d30 	.word	0x20000d30
 8005dbc:	40022000 	.word	0x40022000

08005dc0 <HAL_FLASH_Lock>:
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005dc0:	20fa      	movs	r0, #250	@ 0xfa
{
 8005dc2:	b510      	push	{r4, lr}
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005dc4:	0080      	lsls	r0, r0, #2
 8005dc6:	f7ff ff8f 	bl	8005ce8 <FLASH_WaitForLastOperation>
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8005dca:	2280      	movs	r2, #128	@ 0x80
 8005dcc:	4b04      	ldr	r3, [pc, #16]	@ (8005de0 <HAL_FLASH_Lock+0x20>)
 8005dce:	0612      	lsls	r2, r2, #24
 8005dd0:	6959      	ldr	r1, [r3, #20]
 8005dd2:	430a      	orrs	r2, r1
 8005dd4:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 8005dd6:	6958      	ldr	r0, [r3, #20]
 8005dd8:	43c0      	mvns	r0, r0
  return status;
 8005dda:	0fc0      	lsrs	r0, r0, #31
}
 8005ddc:	bd10      	pop	{r4, pc}
 8005dde:	46c0      	nop			@ (mov r8, r8)
 8005de0:	40022000 	.word	0x40022000

08005de4 <FLASH_PageErase>:
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 8005de4:	4a04      	ldr	r2, [pc, #16]	@ (8005df8 <FLASH_PageErase+0x14>)
 8005de6:	4805      	ldr	r0, [pc, #20]	@ (8005dfc <FLASH_PageErase+0x18>)
 8005de8:	6953      	ldr	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 8005dea:	00c9      	lsls	r1, r1, #3
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 8005dec:	4003      	ands	r3, r0
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 8005dee:	4319      	orrs	r1, r3
 8005df0:	4b03      	ldr	r3, [pc, #12]	@ (8005e00 <FLASH_PageErase+0x1c>)
 8005df2:	430b      	orrs	r3, r1
 8005df4:	6153      	str	r3, [r2, #20]
}
 8005df6:	4770      	bx	lr
 8005df8:	40022000 	.word	0x40022000
 8005dfc:	ffffe007 	.word	0xffffe007
 8005e00:	00010002 	.word	0x00010002

08005e04 <HAL_FLASHEx_Erase>:
{
 8005e04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8005e06:	4f21      	ldr	r7, [pc, #132]	@ (8005e8c <HAL_FLASHEx_Erase+0x88>)
{
 8005e08:	0005      	movs	r5, r0
  __HAL_LOCK(&pFlash);
 8005e0a:	783b      	ldrb	r3, [r7, #0]
 8005e0c:	2402      	movs	r4, #2
{
 8005e0e:	9101      	str	r1, [sp, #4]
  __HAL_LOCK(&pFlash);
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d01a      	beq.n	8005e4a <HAL_FLASHEx_Erase+0x46>
 8005e14:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005e16:	20fa      	movs	r0, #250	@ 0xfa
  __HAL_LOCK(&pFlash);
 8005e18:	703b      	strb	r3, [r7, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005e1a:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005e1c:	0080      	lsls	r0, r0, #2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005e1e:	607b      	str	r3, [r7, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005e20:	f7ff ff62 	bl	8005ce8 <FLASH_WaitForLastOperation>
 8005e24:	1e04      	subs	r4, r0, #0
  if (status == HAL_OK)
 8005e26:	d10e      	bne.n	8005e46 <HAL_FLASHEx_Erase+0x42>
    pEraseInit->Banks = FLASH_BANK_1;
 8005e28:	2304      	movs	r3, #4
 8005e2a:	606b      	str	r3, [r5, #4]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 8005e2c:	682b      	ldr	r3, [r5, #0]
 8005e2e:	2b04      	cmp	r3, #4
 8005e30:	d10d      	bne.n	8005e4e <HAL_FLASHEx_Erase+0x4a>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005e32:	20fa      	movs	r0, #250	@ 0xfa
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 8005e34:	4a16      	ldr	r2, [pc, #88]	@ (8005e90 <HAL_FLASHEx_Erase+0x8c>)
 8005e36:	4b17      	ldr	r3, [pc, #92]	@ (8005e94 <HAL_FLASHEx_Erase+0x90>)
 8005e38:	6951      	ldr	r1, [r2, #20]
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005e3a:	0080      	lsls	r0, r0, #2
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 8005e3c:	430b      	orrs	r3, r1
 8005e3e:	6153      	str	r3, [r2, #20]
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005e40:	f7ff ff52 	bl	8005ce8 <FLASH_WaitForLastOperation>
 8005e44:	0004      	movs	r4, r0
  __HAL_UNLOCK(&pFlash);
 8005e46:	2300      	movs	r3, #0
 8005e48:	703b      	strb	r3, [r7, #0]
}
 8005e4a:	0020      	movs	r0, r4
 8005e4c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      *PageError = 0xFFFFFFFFU;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	9a01      	ldr	r2, [sp, #4]
 8005e52:	425b      	negs	r3, r3
 8005e54:	6013      	str	r3, [r2, #0]
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8005e56:	68ae      	ldr	r6, [r5, #8]
 8005e58:	68ab      	ldr	r3, [r5, #8]
 8005e5a:	68ea      	ldr	r2, [r5, #12]
 8005e5c:	189b      	adds	r3, r3, r2
 8005e5e:	42b3      	cmp	r3, r6
 8005e60:	d90c      	bls.n	8005e7c <HAL_FLASHEx_Erase+0x78>
        FLASH_PageErase(pEraseInit->Banks, index);
 8005e62:	6868      	ldr	r0, [r5, #4]
 8005e64:	0031      	movs	r1, r6
 8005e66:	f7ff ffbd 	bl	8005de4 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005e6a:	20fa      	movs	r0, #250	@ 0xfa
 8005e6c:	0080      	lsls	r0, r0, #2
 8005e6e:	f7ff ff3b 	bl	8005ce8 <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 8005e72:	2800      	cmp	r0, #0
 8005e74:	d008      	beq.n	8005e88 <HAL_FLASHEx_Erase+0x84>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005e76:	0004      	movs	r4, r0
          *PageError = index;
 8005e78:	9b01      	ldr	r3, [sp, #4]
 8005e7a:	601e      	str	r6, [r3, #0]
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8005e7c:	2102      	movs	r1, #2
 8005e7e:	4a04      	ldr	r2, [pc, #16]	@ (8005e90 <HAL_FLASHEx_Erase+0x8c>)
 8005e80:	6953      	ldr	r3, [r2, #20]
 8005e82:	438b      	bics	r3, r1
 8005e84:	6153      	str	r3, [r2, #20]
 8005e86:	e7de      	b.n	8005e46 <HAL_FLASHEx_Erase+0x42>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8005e88:	3601      	adds	r6, #1
 8005e8a:	e7e5      	b.n	8005e58 <HAL_FLASHEx_Erase+0x54>
 8005e8c:	20000d30 	.word	0x20000d30
 8005e90:	40022000 	.word	0x40022000
 8005e94:	00010004 	.word	0x00010004

08005e98 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8005e98:	2300      	movs	r3, #0
{
 8005e9a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e9c:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e9e:	680a      	ldr	r2, [r1, #0]
 8005ea0:	0014      	movs	r4, r2
 8005ea2:	40dc      	lsrs	r4, r3
 8005ea4:	d101      	bne.n	8005eaa <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  }
}
 8005ea6:	b005      	add	sp, #20
 8005ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005eaa:	2501      	movs	r5, #1
 8005eac:	0014      	movs	r4, r2
 8005eae:	409d      	lsls	r5, r3
 8005eb0:	402c      	ands	r4, r5
 8005eb2:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 8005eb4:	422a      	tst	r2, r5
 8005eb6:	d100      	bne.n	8005eba <HAL_GPIO_Init+0x22>
 8005eb8:	e091      	b.n	8005fde <HAL_GPIO_Init+0x146>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005eba:	684a      	ldr	r2, [r1, #4]
 8005ebc:	005f      	lsls	r7, r3, #1
 8005ebe:	4694      	mov	ip, r2
 8005ec0:	2203      	movs	r2, #3
 8005ec2:	4664      	mov	r4, ip
 8005ec4:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005ec6:	2403      	movs	r4, #3
 8005ec8:	40bc      	lsls	r4, r7
 8005eca:	43e4      	mvns	r4, r4
 8005ecc:	9401      	str	r4, [sp, #4]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ece:	1e54      	subs	r4, r2, #1
 8005ed0:	2c01      	cmp	r4, #1
 8005ed2:	d82e      	bhi.n	8005f32 <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8005ed4:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005ed6:	9c01      	ldr	r4, [sp, #4]
 8005ed8:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005eda:	68cc      	ldr	r4, [r1, #12]
 8005edc:	40bc      	lsls	r4, r7
 8005ede:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8005ee0:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8005ee2:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005ee4:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005ee6:	43ac      	bics	r4, r5
 8005ee8:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005eea:	4664      	mov	r4, ip
 8005eec:	0924      	lsrs	r4, r4, #4
 8005eee:	4034      	ands	r4, r6
 8005ef0:	409c      	lsls	r4, r3
 8005ef2:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8005ef4:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8005ef6:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005ef8:	9c01      	ldr	r4, [sp, #4]
 8005efa:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005efc:	688c      	ldr	r4, [r1, #8]
 8005efe:	40bc      	lsls	r4, r7
 8005f00:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8005f02:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f04:	2a02      	cmp	r2, #2
 8005f06:	d116      	bne.n	8005f36 <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005f08:	2507      	movs	r5, #7
 8005f0a:	260f      	movs	r6, #15
 8005f0c:	401d      	ands	r5, r3
 8005f0e:	00ad      	lsls	r5, r5, #2
 8005f10:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 8005f12:	08dc      	lsrs	r4, r3, #3
 8005f14:	00a4      	lsls	r4, r4, #2
 8005f16:	1904      	adds	r4, r0, r4
 8005f18:	9402      	str	r4, [sp, #8]
 8005f1a:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005f1c:	9603      	str	r6, [sp, #12]
 8005f1e:	0026      	movs	r6, r4
 8005f20:	9c03      	ldr	r4, [sp, #12]
 8005f22:	43a6      	bics	r6, r4
 8005f24:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005f26:	690e      	ldr	r6, [r1, #16]
 8005f28:	40ae      	lsls	r6, r5
 8005f2a:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 8005f2c:	9c02      	ldr	r4, [sp, #8]
 8005f2e:	6226      	str	r6, [r4, #32]
 8005f30:	e001      	b.n	8005f36 <HAL_GPIO_Init+0x9e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f32:	2a03      	cmp	r2, #3
 8005f34:	d1df      	bne.n	8005ef6 <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005f36:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8005f38:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005f3a:	9d01      	ldr	r5, [sp, #4]
 8005f3c:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005f3e:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005f40:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8005f42:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005f44:	4662      	mov	r2, ip
 8005f46:	02a4      	lsls	r4, r4, #10
 8005f48:	4222      	tst	r2, r4
 8005f4a:	d048      	beq.n	8005fde <HAL_GPIO_Init+0x146>
        temp = EXTI->EXTICR[position >> 2u];
 8005f4c:	4a25      	ldr	r2, [pc, #148]	@ (8005fe4 <HAL_GPIO_Init+0x14c>)
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005f4e:	2503      	movs	r5, #3
        temp = EXTI->EXTICR[position >> 2u];
 8005f50:	089c      	lsrs	r4, r3, #2
 8005f52:	00a4      	lsls	r4, r4, #2
 8005f54:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005f56:	220f      	movs	r2, #15
 8005f58:	401d      	ands	r5, r3
 8005f5a:	00ed      	lsls	r5, r5, #3
 8005f5c:	40aa      	lsls	r2, r5
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005f5e:	27a0      	movs	r7, #160	@ 0xa0
        temp = EXTI->EXTICR[position >> 2u];
 8005f60:	6e26      	ldr	r6, [r4, #96]	@ 0x60
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005f62:	05ff      	lsls	r7, r7, #23
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005f64:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005f66:	2200      	movs	r2, #0
 8005f68:	42b8      	cmp	r0, r7
 8005f6a:	d00c      	beq.n	8005f86 <HAL_GPIO_Init+0xee>
 8005f6c:	4f1e      	ldr	r7, [pc, #120]	@ (8005fe8 <HAL_GPIO_Init+0x150>)
 8005f6e:	3201      	adds	r2, #1
 8005f70:	42b8      	cmp	r0, r7
 8005f72:	d008      	beq.n	8005f86 <HAL_GPIO_Init+0xee>
 8005f74:	4f1d      	ldr	r7, [pc, #116]	@ (8005fec <HAL_GPIO_Init+0x154>)
 8005f76:	3201      	adds	r2, #1
 8005f78:	42b8      	cmp	r0, r7
 8005f7a:	d004      	beq.n	8005f86 <HAL_GPIO_Init+0xee>
 8005f7c:	4f1c      	ldr	r7, [pc, #112]	@ (8005ff0 <HAL_GPIO_Init+0x158>)
 8005f7e:	3203      	adds	r2, #3
 8005f80:	42b8      	cmp	r0, r7
 8005f82:	d100      	bne.n	8005f86 <HAL_GPIO_Init+0xee>
 8005f84:	3a02      	subs	r2, #2
 8005f86:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005f88:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005f8a:	4332      	orrs	r2, r6
        EXTI->EXTICR[position >> 2u] = temp;
 8005f8c:	6622      	str	r2, [r4, #96]	@ 0x60
        temp = EXTI->RTSR1;
 8005f8e:	4c15      	ldr	r4, [pc, #84]	@ (8005fe4 <HAL_GPIO_Init+0x14c>)
        temp &= ~(iocurrent);
 8005f90:	9a00      	ldr	r2, [sp, #0]
        temp = EXTI->RTSR1;
 8005f92:	6826      	ldr	r6, [r4, #0]
          temp |= iocurrent;
 8005f94:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 8005f96:	43d2      	mvns	r2, r2
          temp |= iocurrent;
 8005f98:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005f9a:	02ff      	lsls	r7, r7, #11
 8005f9c:	d401      	bmi.n	8005fa2 <HAL_GPIO_Init+0x10a>
        temp &= ~(iocurrent);
 8005f9e:	0035      	movs	r5, r6
 8005fa0:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005fa2:	4667      	mov	r7, ip
        EXTI->RTSR1 = temp;
 8005fa4:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 8005fa6:	6866      	ldr	r6, [r4, #4]
          temp |= iocurrent;
 8005fa8:	9d00      	ldr	r5, [sp, #0]
 8005faa:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005fac:	02bf      	lsls	r7, r7, #10
 8005fae:	d401      	bmi.n	8005fb4 <HAL_GPIO_Init+0x11c>
        temp &= ~(iocurrent);
 8005fb0:	0035      	movs	r5, r6
 8005fb2:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005fb4:	4667      	mov	r7, ip
        EXTI->FTSR1 = temp;
 8005fb6:	6065      	str	r5, [r4, #4]
        temp = EXTI->EMR1;
 8005fb8:	4c0e      	ldr	r4, [pc, #56]	@ (8005ff4 <HAL_GPIO_Init+0x15c>)
          temp |= iocurrent;
 8005fba:	9d00      	ldr	r5, [sp, #0]
        temp = EXTI->EMR1;
 8005fbc:	6fe6      	ldr	r6, [r4, #124]	@ 0x7c
          temp |= iocurrent;
 8005fbe:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005fc0:	03bf      	lsls	r7, r7, #14
 8005fc2:	d401      	bmi.n	8005fc8 <HAL_GPIO_Init+0x130>
        temp &= ~(iocurrent);
 8005fc4:	0035      	movs	r5, r6
 8005fc6:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005fc8:	4667      	mov	r7, ip
        EXTI->EMR1 = temp;
 8005fca:	67e5      	str	r5, [r4, #124]	@ 0x7c
        temp = EXTI->IMR1;
 8005fcc:	4c0a      	ldr	r4, [pc, #40]	@ (8005ff8 <HAL_GPIO_Init+0x160>)
          temp |= iocurrent;
 8005fce:	9e00      	ldr	r6, [sp, #0]
        temp = EXTI->IMR1;
 8005fd0:	6fe5      	ldr	r5, [r4, #124]	@ 0x7c
          temp |= iocurrent;
 8005fd2:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005fd4:	03ff      	lsls	r7, r7, #15
 8005fd6:	d401      	bmi.n	8005fdc <HAL_GPIO_Init+0x144>
        temp &= ~(iocurrent);
 8005fd8:	4015      	ands	r5, r2
 8005fda:	002e      	movs	r6, r5
        EXTI->IMR1 = temp;
 8005fdc:	67e6      	str	r6, [r4, #124]	@ 0x7c
    position++;
 8005fde:	3301      	adds	r3, #1
 8005fe0:	e75d      	b.n	8005e9e <HAL_GPIO_Init+0x6>
 8005fe2:	46c0      	nop			@ (mov r8, r8)
 8005fe4:	40021800 	.word	0x40021800
 8005fe8:	50000400 	.word	0x50000400
 8005fec:	50000800 	.word	0x50000800
 8005ff0:	50000c00 	.word	0x50000c00
 8005ff4:	40021808 	.word	0x40021808
 8005ff8:	40021804 	.word	0x40021804

08005ffc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005ffc:	6900      	ldr	r0, [r0, #16]
 8005ffe:	4008      	ands	r0, r1
 8006000:	1e43      	subs	r3, r0, #1
 8006002:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8006004:	b2c0      	uxtb	r0, r0
}
 8006006:	4770      	bx	lr

08006008 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006008:	2a00      	cmp	r2, #0
 800600a:	d001      	beq.n	8006010 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800600c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800600e:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006010:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8006012:	e7fc      	b.n	800600e <HAL_GPIO_WritePin+0x6>

08006014 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006014:	b570      	push	{r4, r5, r6, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8006016:	4d08      	ldr	r5, [pc, #32]	@ (8006038 <HAL_GPIO_EXTI_IRQHandler+0x24>)
{
 8006018:	0004      	movs	r4, r0
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 800601a:	68eb      	ldr	r3, [r5, #12]
 800601c:	4218      	tst	r0, r3
 800601e:	d002      	beq.n	8006026 <HAL_GPIO_EXTI_IRQHandler+0x12>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8006020:	60e8      	str	r0, [r5, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8006022:	f7fd f855 	bl	80030d0 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8006026:	692b      	ldr	r3, [r5, #16]
 8006028:	4223      	tst	r3, r4
 800602a:	d003      	beq.n	8006034 <HAL_GPIO_EXTI_IRQHandler+0x20>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800602c:	0020      	movs	r0, r4
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800602e:	612c      	str	r4, [r5, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8006030:	f7fd f824 	bl	800307c <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8006034:	bd70      	pop	{r4, r5, r6, pc}
 8006036:	46c0      	nop			@ (mov r8, r8)
 8006038:	40021800 	.word	0x40021800

0800603c <LPTIM_WaitForFlag>:
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
  HAL_StatusTypeDef result = HAL_OK;
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 800603c:	4b0c      	ldr	r3, [pc, #48]	@ (8006070 <LPTIM_WaitForFlag+0x34>)
{
 800603e:	b570      	push	{r4, r5, r6, lr}
 8006040:	0005      	movs	r5, r0
 8006042:	000c      	movs	r4, r1
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8006044:	6818      	ldr	r0, [r3, #0]
 8006046:	490b      	ldr	r1, [pc, #44]	@ (8006074 <LPTIM_WaitForFlag+0x38>)
 8006048:	f7fa f872 	bl	8000130 <__udivsi3>
 800604c:	23fa      	movs	r3, #250	@ 0xfa
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	4343      	muls	r3, r0
    count--;
    if (count == 0UL)
    {
      result = HAL_TIMEOUT;
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8006052:	6829      	ldr	r1, [r5, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8006054:	2000      	movs	r0, #0
      result = HAL_TIMEOUT;
 8006056:	2503      	movs	r5, #3
    count--;
 8006058:	3b01      	subs	r3, #1
    if (count == 0UL)
 800605a:	2b00      	cmp	r3, #0
 800605c:	d100      	bne.n	8006060 <LPTIM_WaitForFlag+0x24>
      result = HAL_TIMEOUT;
 800605e:	0028      	movs	r0, r5
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8006060:	680a      	ldr	r2, [r1, #0]
 8006062:	4022      	ands	r2, r4
 8006064:	42a2      	cmp	r2, r4
 8006066:	d001      	beq.n	800606c <LPTIM_WaitForFlag+0x30>
 8006068:	2b00      	cmp	r3, #0
 800606a:	d1f5      	bne.n	8006058 <LPTIM_WaitForFlag+0x1c>

  return result;
}
 800606c:	bd70      	pop	{r4, r5, r6, pc}
 800606e:	46c0      	nop			@ (mov r8, r8)
 8006070:	20000430 	.word	0x20000430
 8006074:	00004e20 	.word	0x00004e20

08006078 <HAL_LPTIM_DirectionDownCallback>:
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
 8006078:	4770      	bx	lr

0800607a <HAL_LPTIM_CompareMatchCallback>:
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
 800607a:	4770      	bx	lr

0800607c <HAL_LPTIM_AutoReloadMatchCallback>:
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
 800607c:	4770      	bx	lr

0800607e <HAL_LPTIM_TriggerCallback>:
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
 800607e:	4770      	bx	lr

08006080 <HAL_LPTIM_CompareWriteCallback>:
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
 8006080:	4770      	bx	lr

08006082 <HAL_LPTIM_AutoReloadWriteCallback>:
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
 8006082:	4770      	bx	lr

08006084 <HAL_LPTIM_DirectionUpCallback>:
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
 8006084:	4770      	bx	lr
	...

08006088 <HAL_LPTIM_Init>:
{
 8006088:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800608a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800608c:	2001      	movs	r0, #1
  if (hlptim == NULL)
 800608e:	2c00      	cmp	r4, #0
 8006090:	d05e      	beq.n	8006150 <HAL_LPTIM_Init+0xc8>
  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8006092:	0025      	movs	r5, r4
 8006094:	3536      	adds	r5, #54	@ 0x36
 8006096:	782b      	ldrb	r3, [r5, #0]
 8006098:	b2da      	uxtb	r2, r3
 800609a:	2b00      	cmp	r3, #0
 800609c:	d118      	bne.n	80060d0 <HAL_LPTIM_Init+0x48>
    hlptim->Lock = HAL_UNLOCKED;
 800609e:	0023      	movs	r3, r4
 80060a0:	3335      	adds	r3, #53	@ 0x35
 80060a2:	701a      	strb	r2, [r3, #0]
  lptim->CompareMatchCallback    = HAL_LPTIM_CompareMatchCallback;
 80060a4:	4b2e      	ldr	r3, [pc, #184]	@ (8006160 <HAL_LPTIM_Init+0xd8>)
 80060a6:	6423      	str	r3, [r4, #64]	@ 0x40
  lptim->AutoReloadMatchCallback = HAL_LPTIM_AutoReloadMatchCallback;
 80060a8:	4b2e      	ldr	r3, [pc, #184]	@ (8006164 <HAL_LPTIM_Init+0xdc>)
 80060aa:	6463      	str	r3, [r4, #68]	@ 0x44
  lptim->TriggerCallback         = HAL_LPTIM_TriggerCallback;
 80060ac:	4b2e      	ldr	r3, [pc, #184]	@ (8006168 <HAL_LPTIM_Init+0xe0>)
 80060ae:	64a3      	str	r3, [r4, #72]	@ 0x48
  lptim->CompareWriteCallback    = HAL_LPTIM_CompareWriteCallback;
 80060b0:	4b2e      	ldr	r3, [pc, #184]	@ (800616c <HAL_LPTIM_Init+0xe4>)
 80060b2:	64e3      	str	r3, [r4, #76]	@ 0x4c
  lptim->AutoReloadWriteCallback = HAL_LPTIM_AutoReloadWriteCallback;
 80060b4:	4b2e      	ldr	r3, [pc, #184]	@ (8006170 <HAL_LPTIM_Init+0xe8>)
 80060b6:	6523      	str	r3, [r4, #80]	@ 0x50
  lptim->DirectionUpCallback     = HAL_LPTIM_DirectionUpCallback;
 80060b8:	4b2e      	ldr	r3, [pc, #184]	@ (8006174 <HAL_LPTIM_Init+0xec>)
 80060ba:	6563      	str	r3, [r4, #84]	@ 0x54
  lptim->DirectionDownCallback   = HAL_LPTIM_DirectionDownCallback;
 80060bc:	4b2e      	ldr	r3, [pc, #184]	@ (8006178 <HAL_LPTIM_Init+0xf0>)
 80060be:	65a3      	str	r3, [r4, #88]	@ 0x58
    if (hlptim->MspInitCallback == NULL)
 80060c0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d101      	bne.n	80060ca <HAL_LPTIM_Init+0x42>
      hlptim->MspInitCallback = HAL_LPTIM_MspInit;
 80060c6:	4b2d      	ldr	r3, [pc, #180]	@ (800617c <HAL_LPTIM_Init+0xf4>)
 80060c8:	63a3      	str	r3, [r4, #56]	@ 0x38
    hlptim->MspInitCallback(hlptim);
 80060ca:	0020      	movs	r0, r4
 80060cc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80060ce:	4798      	blx	r3
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80060d0:	2302      	movs	r3, #2
 80060d2:	702b      	strb	r3, [r5, #0]
  tmpcfgr = hlptim->Instance->CFGR;
 80060d4:	6821      	ldr	r1, [r4, #0]
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80060d6:	6860      	ldr	r0, [r4, #4]
  tmpcfgr = hlptim->Instance->CFGR;
 80060d8:	68cb      	ldr	r3, [r1, #12]
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80060da:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80060dc:	2801      	cmp	r0, #1
 80060de:	d003      	beq.n	80060e8 <HAL_LPTIM_Init+0x60>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80060e0:	2280      	movs	r2, #128	@ 0x80
 80060e2:	0412      	lsls	r2, r2, #16
 80060e4:	4296      	cmp	r6, r2
 80060e6:	d101      	bne.n	80060ec <HAL_LPTIM_Init+0x64>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80060e8:	221e      	movs	r2, #30
 80060ea:	4393      	bics	r3, r2
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80060ec:	6962      	ldr	r2, [r4, #20]
 80060ee:	4f24      	ldr	r7, [pc, #144]	@ (8006180 <HAL_LPTIM_Init+0xf8>)
 80060f0:	42ba      	cmp	r2, r7
 80060f2:	d001      	beq.n	80060f8 <HAL_LPTIM_Init+0x70>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80060f4:	4f23      	ldr	r7, [pc, #140]	@ (8006184 <HAL_LPTIM_Init+0xfc>)
 80060f6:	403b      	ands	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80060f8:	4f23      	ldr	r7, [pc, #140]	@ (8006188 <HAL_LPTIM_Init+0x100>)
 80060fa:	401f      	ands	r7, r3
              hlptim->Init.UpdateMode      |
 80060fc:	68a3      	ldr	r3, [r4, #8]
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80060fe:	9701      	str	r7, [sp, #4]
              hlptim->Init.UpdateMode      |
 8006100:	469c      	mov	ip, r3
 8006102:	0003      	movs	r3, r0
 8006104:	4667      	mov	r7, ip
 8006106:	4333      	orrs	r3, r6
 8006108:	431f      	orrs	r7, r3
 800610a:	6a23      	ldr	r3, [r4, #32]
 800610c:	433b      	orrs	r3, r7
 800610e:	6a67      	ldr	r7, [r4, #36]	@ 0x24
 8006110:	433b      	orrs	r3, r7
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006112:	9f01      	ldr	r7, [sp, #4]
 8006114:	433b      	orrs	r3, r7
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8006116:	2800      	cmp	r0, #0
 8006118:	d11b      	bne.n	8006152 <HAL_LPTIM_Init+0xca>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800611a:	69e0      	ldr	r0, [r4, #28]
 800611c:	6927      	ldr	r7, [r4, #16]
 800611e:	4338      	orrs	r0, r7
 8006120:	4303      	orrs	r3, r0
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006122:	2080      	movs	r0, #128	@ 0x80
 8006124:	0400      	lsls	r0, r0, #16
 8006126:	4286      	cmp	r6, r0
 8006128:	d015      	beq.n	8006156 <HAL_LPTIM_Init+0xce>
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800612a:	4815      	ldr	r0, [pc, #84]	@ (8006180 <HAL_LPTIM_Init+0xf8>)
 800612c:	4282      	cmp	r2, r0
 800612e:	d004      	beq.n	800613a <HAL_LPTIM_Init+0xb2>
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006130:	69a0      	ldr	r0, [r4, #24]
 8006132:	4302      	orrs	r2, r0
                hlptim->Init.Trigger.ActiveEdge |
 8006134:	69e0      	ldr	r0, [r4, #28]
 8006136:	4302      	orrs	r2, r0
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006138:	4313      	orrs	r3, r2
  if (hlptim->Instance == LPTIM1)
 800613a:	4a14      	ldr	r2, [pc, #80]	@ (800618c <HAL_LPTIM_Init+0x104>)
  hlptim->Instance->CFGR = tmpcfgr;
 800613c:	60cb      	str	r3, [r1, #12]
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800613e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  if (hlptim->Instance == LPTIM1)
 8006140:	4291      	cmp	r1, r2
 8006142:	d101      	bne.n	8006148 <HAL_LPTIM_Init+0xc0>
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8006144:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006146:	4313      	orrs	r3, r2
    hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8006148:	624b      	str	r3, [r1, #36]	@ 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 800614a:	2301      	movs	r3, #1
  return HAL_OK;
 800614c:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 800614e:	702b      	strb	r3, [r5, #0]
}
 8006150:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006152:	2801      	cmp	r0, #1
 8006154:	d1e5      	bne.n	8006122 <HAL_LPTIM_Init+0x9a>
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8006156:	68e0      	ldr	r0, [r4, #12]
 8006158:	6926      	ldr	r6, [r4, #16]
 800615a:	4330      	orrs	r0, r6
 800615c:	4303      	orrs	r3, r0
 800615e:	e7e4      	b.n	800612a <HAL_LPTIM_Init+0xa2>
 8006160:	0800607b 	.word	0x0800607b
 8006164:	0800607d 	.word	0x0800607d
 8006168:	0800607f 	.word	0x0800607f
 800616c:	08006081 	.word	0x08006081
 8006170:	08006083 	.word	0x08006083
 8006174:	08006085 	.word	0x08006085
 8006178:	08006079 	.word	0x08006079
 800617c:	08004471 	.word	0x08004471
 8006180:	0000ffff 	.word	0x0000ffff
 8006184:	ffff1f3f 	.word	0xffff1f3f
 8006188:	ff19f1fe 	.word	0xff19f1fe
 800618c:	40007c00 	.word	0x40007c00

08006190 <HAL_LPTIM_IRQHandler>:
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8006190:	2201      	movs	r2, #1
 8006192:	6803      	ldr	r3, [r0, #0]
{
 8006194:	b510      	push	{r4, lr}
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8006196:	6819      	ldr	r1, [r3, #0]
{
 8006198:	0004      	movs	r4, r0
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 800619a:	4211      	tst	r1, r2
 800619c:	d005      	beq.n	80061aa <HAL_LPTIM_IRQHandler+0x1a>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 800619e:	6899      	ldr	r1, [r3, #8]
 80061a0:	4211      	tst	r1, r2
 80061a2:	d002      	beq.n	80061aa <HAL_LPTIM_IRQHandler+0x1a>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 80061a4:	605a      	str	r2, [r3, #4]
      hlptim->CompareMatchCallback(hlptim);
 80061a6:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80061a8:	4798      	blx	r3
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 80061aa:	2202      	movs	r2, #2
 80061ac:	6823      	ldr	r3, [r4, #0]
 80061ae:	6819      	ldr	r1, [r3, #0]
 80061b0:	4211      	tst	r1, r2
 80061b2:	d006      	beq.n	80061c2 <HAL_LPTIM_IRQHandler+0x32>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 80061b4:	6899      	ldr	r1, [r3, #8]
 80061b6:	4211      	tst	r1, r2
 80061b8:	d003      	beq.n	80061c2 <HAL_LPTIM_IRQHandler+0x32>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80061ba:	605a      	str	r2, [r3, #4]
      hlptim->AutoReloadMatchCallback(hlptim);
 80061bc:	0020      	movs	r0, r4
 80061be:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80061c0:	4798      	blx	r3
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 80061c2:	2204      	movs	r2, #4
 80061c4:	6823      	ldr	r3, [r4, #0]
 80061c6:	6819      	ldr	r1, [r3, #0]
 80061c8:	4211      	tst	r1, r2
 80061ca:	d006      	beq.n	80061da <HAL_LPTIM_IRQHandler+0x4a>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 80061cc:	6899      	ldr	r1, [r3, #8]
 80061ce:	4211      	tst	r1, r2
 80061d0:	d003      	beq.n	80061da <HAL_LPTIM_IRQHandler+0x4a>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 80061d2:	605a      	str	r2, [r3, #4]
      hlptim->TriggerCallback(hlptim);
 80061d4:	0020      	movs	r0, r4
 80061d6:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80061d8:	4798      	blx	r3
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 80061da:	2208      	movs	r2, #8
 80061dc:	6823      	ldr	r3, [r4, #0]
 80061de:	6819      	ldr	r1, [r3, #0]
 80061e0:	4211      	tst	r1, r2
 80061e2:	d006      	beq.n	80061f2 <HAL_LPTIM_IRQHandler+0x62>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 80061e4:	6899      	ldr	r1, [r3, #8]
 80061e6:	4211      	tst	r1, r2
 80061e8:	d003      	beq.n	80061f2 <HAL_LPTIM_IRQHandler+0x62>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80061ea:	605a      	str	r2, [r3, #4]
      hlptim->CompareWriteCallback(hlptim);
 80061ec:	0020      	movs	r0, r4
 80061ee:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80061f0:	4798      	blx	r3
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 80061f2:	2210      	movs	r2, #16
 80061f4:	6823      	ldr	r3, [r4, #0]
 80061f6:	6819      	ldr	r1, [r3, #0]
 80061f8:	4211      	tst	r1, r2
 80061fa:	d006      	beq.n	800620a <HAL_LPTIM_IRQHandler+0x7a>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 80061fc:	6899      	ldr	r1, [r3, #8]
 80061fe:	4211      	tst	r1, r2
 8006200:	d003      	beq.n	800620a <HAL_LPTIM_IRQHandler+0x7a>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8006202:	605a      	str	r2, [r3, #4]
      hlptim->AutoReloadWriteCallback(hlptim);
 8006204:	0020      	movs	r0, r4
 8006206:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8006208:	4798      	blx	r3
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 800620a:	2220      	movs	r2, #32
 800620c:	6823      	ldr	r3, [r4, #0]
 800620e:	6819      	ldr	r1, [r3, #0]
 8006210:	4211      	tst	r1, r2
 8006212:	d006      	beq.n	8006222 <HAL_LPTIM_IRQHandler+0x92>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8006214:	6899      	ldr	r1, [r3, #8]
 8006216:	4211      	tst	r1, r2
 8006218:	d003      	beq.n	8006222 <HAL_LPTIM_IRQHandler+0x92>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 800621a:	605a      	str	r2, [r3, #4]
      hlptim->DirectionUpCallback(hlptim);
 800621c:	0020      	movs	r0, r4
 800621e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006220:	4798      	blx	r3
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8006222:	2240      	movs	r2, #64	@ 0x40
 8006224:	6823      	ldr	r3, [r4, #0]
 8006226:	6819      	ldr	r1, [r3, #0]
 8006228:	4211      	tst	r1, r2
 800622a:	d006      	beq.n	800623a <HAL_LPTIM_IRQHandler+0xaa>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 800622c:	6899      	ldr	r1, [r3, #8]
 800622e:	4211      	tst	r1, r2
 8006230:	d003      	beq.n	800623a <HAL_LPTIM_IRQHandler+0xaa>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8006232:	605a      	str	r2, [r3, #4]
      hlptim->DirectionDownCallback(hlptim);
 8006234:	0020      	movs	r0, r4
 8006236:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006238:	4798      	blx	r3
}
 800623a:	bd10      	pop	{r4, pc}

0800623c <HAL_LPTIM_RegisterCallback>:
{
 800623c:	0003      	movs	r3, r0
 800623e:	b530      	push	{r4, r5, lr}
    return HAL_ERROR;
 8006240:	2001      	movs	r0, #1
  if (pCallback == NULL)
 8006242:	2a00      	cmp	r2, #0
 8006244:	d011      	beq.n	800626a <HAL_LPTIM_RegisterCallback+0x2e>
  if (hlptim->State == HAL_LPTIM_STATE_READY)
 8006246:	001c      	movs	r4, r3
 8006248:	3436      	adds	r4, #54	@ 0x36
 800624a:	7825      	ldrb	r5, [r4, #0]
 800624c:	b2e8      	uxtb	r0, r5
 800624e:	2d01      	cmp	r5, #1
 8006250:	d11a      	bne.n	8006288 <HAL_LPTIM_RegisterCallback+0x4c>
    switch (CallbackID)
 8006252:	2908      	cmp	r1, #8
 8006254:	d809      	bhi.n	800626a <HAL_LPTIM_RegisterCallback+0x2e>
 8006256:	0008      	movs	r0, r1
 8006258:	f7f9 ff60 	bl	800011c <__gnu_thumb1_case_uqi>
 800625c:	0a081e05 	.word	0x0a081e05
 8006260:	12100e0c 	.word	0x12100e0c
 8006264:	14          	.byte	0x14
 8006265:	00          	.byte	0x00
        hlptim->MspInitCallback = pCallback;
 8006266:	639a      	str	r2, [r3, #56]	@ 0x38
  HAL_StatusTypeDef status = HAL_OK;
 8006268:	2000      	movs	r0, #0
}
 800626a:	bd30      	pop	{r4, r5, pc}
        hlptim->CompareMatchCallback = pCallback;
 800626c:	641a      	str	r2, [r3, #64]	@ 0x40
        break;
 800626e:	e7fb      	b.n	8006268 <HAL_LPTIM_RegisterCallback+0x2c>
        hlptim->AutoReloadMatchCallback = pCallback;
 8006270:	645a      	str	r2, [r3, #68]	@ 0x44
        break;
 8006272:	e7f9      	b.n	8006268 <HAL_LPTIM_RegisterCallback+0x2c>
        hlptim->TriggerCallback = pCallback;
 8006274:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 8006276:	e7f7      	b.n	8006268 <HAL_LPTIM_RegisterCallback+0x2c>
        hlptim->CompareWriteCallback = pCallback;
 8006278:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800627a:	e7f5      	b.n	8006268 <HAL_LPTIM_RegisterCallback+0x2c>
        hlptim->AutoReloadWriteCallback = pCallback;
 800627c:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800627e:	e7f3      	b.n	8006268 <HAL_LPTIM_RegisterCallback+0x2c>
        hlptim->DirectionUpCallback = pCallback;
 8006280:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8006282:	e7f1      	b.n	8006268 <HAL_LPTIM_RegisterCallback+0x2c>
        hlptim->DirectionDownCallback = pCallback;
 8006284:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006286:	e7ef      	b.n	8006268 <HAL_LPTIM_RegisterCallback+0x2c>
  else if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8006288:	7824      	ldrb	r4, [r4, #0]
    return HAL_ERROR;
 800628a:	2001      	movs	r0, #1
  else if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800628c:	2c00      	cmp	r4, #0
 800628e:	d1ec      	bne.n	800626a <HAL_LPTIM_RegisterCallback+0x2e>
    switch (CallbackID)
 8006290:	2900      	cmp	r1, #0
 8006292:	d0e8      	beq.n	8006266 <HAL_LPTIM_RegisterCallback+0x2a>
 8006294:	4281      	cmp	r1, r0
 8006296:	d1e8      	bne.n	800626a <HAL_LPTIM_RegisterCallback+0x2e>
        hlptim->MspDeInitCallback = pCallback;
 8006298:	63da      	str	r2, [r3, #60]	@ 0x3c
        break;
 800629a:	e7e5      	b.n	8006268 <HAL_LPTIM_RegisterCallback+0x2c>

0800629c <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 800629c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800629e:	0005      	movs	r5, r0
 80062a0:	b087      	sub	sp, #28
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062a2:	f3ef 8310 	mrs	r3, PRIMASK
 80062a6:	9305      	str	r3, [sp, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062a8:	2301      	movs	r3, #1
 80062aa:	f383 8810 	msr	PRIMASK, r3
  primask_bit = __get_PRIMASK();
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 80062ae:	4f46      	ldr	r7, [pc, #280]	@ (80063c8 <LPTIM_Disable+0x12c>)
 80062b0:	6804      	ldr	r4, [r0, #0]
 80062b2:	42bc      	cmp	r4, r7
 80062b4:	d008      	beq.n	80062c8 <LPTIM_Disable+0x2c>
 80062b6:	4b45      	ldr	r3, [pc, #276]	@ (80063cc <LPTIM_Disable+0x130>)
 80062b8:	2600      	movs	r6, #0
 80062ba:	429c      	cmp	r4, r3
 80062bc:	d109      	bne.n	80062d2 <LPTIM_Disable+0x36>
    case LPTIM1_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
      break;
#if defined(LPTIM2)
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 80062be:	4b44      	ldr	r3, [pc, #272]	@ (80063d0 <LPTIM_Disable+0x134>)
 80062c0:	6d5e      	ldr	r6, [r3, #84]	@ 0x54
 80062c2:	23c0      	movs	r3, #192	@ 0xc0
 80062c4:	039b      	lsls	r3, r3, #14
 80062c6:	e003      	b.n	80062d0 <LPTIM_Disable+0x34>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 80062c8:	4b41      	ldr	r3, [pc, #260]	@ (80063d0 <LPTIM_Disable+0x134>)
 80062ca:	6d5e      	ldr	r6, [r3, #84]	@ 0x54
 80062cc:	23c0      	movs	r3, #192	@ 0xc0
 80062ce:	031b      	lsls	r3, r3, #12
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 80062d0:	401e      	ands	r6, r3
    default:
      break;
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 80062d2:	68a3      	ldr	r3, [r4, #8]
 80062d4:	9302      	str	r3, [sp, #8]
  tmpCFGR = hlptim->Instance->CFGR;
 80062d6:	68e3      	ldr	r3, [r4, #12]
  tmpCMP = hlptim->Instance->CMP;
 80062d8:	6962      	ldr	r2, [r4, #20]
  tmpCFGR = hlptim->Instance->CFGR;
 80062da:	9303      	str	r3, [sp, #12]
  tmpARR = hlptim->Instance->ARR;
 80062dc:	69a3      	ldr	r3, [r4, #24]
 80062de:	9301      	str	r3, [sp, #4]
  tmpCFGR2 = hlptim->Instance->CFGR2;
 80062e0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80062e2:	9304      	str	r3, [sp, #16]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 80062e4:	42bc      	cmp	r4, r7
 80062e6:	d043      	beq.n	8006370 <LPTIM_Disable+0xd4>
 80062e8:	4b38      	ldr	r3, [pc, #224]	@ (80063cc <LPTIM_Disable+0x130>)
 80062ea:	429c      	cmp	r4, r3
 80062ec:	d04b      	beq.n	8006386 <LPTIM_Disable+0xea>
    default:
      break;
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 80062ee:	9b01      	ldr	r3, [sp, #4]
 80062f0:	4313      	orrs	r3, r2
 80062f2:	d02e      	beq.n	8006352 <LPTIM_Disable+0xb6>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 80062f4:	42bc      	cmp	r4, r7
 80062f6:	d051      	beq.n	800639c <LPTIM_Disable+0x100>
 80062f8:	4b34      	ldr	r3, [pc, #208]	@ (80063cc <LPTIM_Disable+0x130>)
 80062fa:	429c      	cmp	r4, r3
 80062fc:	d054      	beq.n	80063a8 <LPTIM_Disable+0x10c>
#endif /* LPTIM2 */
      default:
        break;
    }

    if (tmpCMP != 0UL)
 80062fe:	2a00      	cmp	r2, #0
 8006300:	d00f      	beq.n	8006322 <LPTIM_Disable+0x86>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8006302:	2301      	movs	r3, #1
 8006304:	6921      	ldr	r1, [r4, #16]
      hlptim->Instance->CMP = tmpCMP;

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8006306:	0028      	movs	r0, r5
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8006308:	430b      	orrs	r3, r1
 800630a:	6123      	str	r3, [r4, #16]
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 800630c:	2108      	movs	r1, #8
      hlptim->Instance->CMP = tmpCMP;
 800630e:	6162      	str	r2, [r4, #20]
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8006310:	f7ff fe94 	bl	800603c <LPTIM_WaitForFlag>
 8006314:	2803      	cmp	r0, #3
 8006316:	d102      	bne.n	800631e <LPTIM_Disable+0x82>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8006318:	002b      	movs	r3, r5
 800631a:	3336      	adds	r3, #54	@ 0x36
 800631c:	7018      	strb	r0, [r3, #0]
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800631e:	2308      	movs	r3, #8
 8006320:	6063      	str	r3, [r4, #4]
    }

    if (tmpARR != 0UL)
 8006322:	9b01      	ldr	r3, [sp, #4]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d00f      	beq.n	8006348 <LPTIM_Disable+0xac>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8006328:	2301      	movs	r3, #1
 800632a:	6922      	ldr	r2, [r4, #16]
      hlptim->Instance->ARR = tmpARR;

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 800632c:	2110      	movs	r1, #16
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 800632e:	4313      	orrs	r3, r2
 8006330:	6123      	str	r3, [r4, #16]
      hlptim->Instance->ARR = tmpARR;
 8006332:	9b01      	ldr	r3, [sp, #4]
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8006334:	0028      	movs	r0, r5
      hlptim->Instance->ARR = tmpARR;
 8006336:	61a3      	str	r3, [r4, #24]
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8006338:	f7ff fe80 	bl	800603c <LPTIM_WaitForFlag>
 800633c:	2803      	cmp	r0, #3
 800633e:	d101      	bne.n	8006344 <LPTIM_Disable+0xa8>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8006340:	3536      	adds	r5, #54	@ 0x36
 8006342:	7028      	strb	r0, [r5, #0]
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8006344:	2310      	movs	r3, #16
 8006346:	6063      	str	r3, [r4, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8006348:	42bc      	cmp	r4, r7
 800634a:	d031      	beq.n	80063b0 <LPTIM_Disable+0x114>
 800634c:	4b1f      	ldr	r3, [pc, #124]	@ (80063cc <LPTIM_Disable+0x130>)
 800634e:	429c      	cmp	r4, r3
 8006350:	d035      	beq.n	80063be <LPTIM_Disable+0x122>
        break;
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8006352:	2201      	movs	r2, #1
 8006354:	6923      	ldr	r3, [r4, #16]
 8006356:	4393      	bics	r3, r2
 8006358:	6123      	str	r3, [r4, #16]
  hlptim->Instance->IER = tmpIER;
 800635a:	9b02      	ldr	r3, [sp, #8]
 800635c:	60a3      	str	r3, [r4, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 800635e:	9b03      	ldr	r3, [sp, #12]
 8006360:	60e3      	str	r3, [r4, #12]
  hlptim->Instance->CFGR2 = tmpCFGR2;
 8006362:	9b04      	ldr	r3, [sp, #16]
 8006364:	6263      	str	r3, [r4, #36]	@ 0x24
 8006366:	9b05      	ldr	r3, [sp, #20]
 8006368:	f383 8810 	msr	PRIMASK, r3

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 800636c:	b007      	add	sp, #28
 800636e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8006370:	2380      	movs	r3, #128	@ 0x80
 8006372:	4917      	ldr	r1, [pc, #92]	@ (80063d0 <LPTIM_Disable+0x134>)
 8006374:	061b      	lsls	r3, r3, #24
 8006376:	6ac8      	ldr	r0, [r1, #44]	@ 0x2c
 8006378:	4303      	orrs	r3, r0
 800637a:	62cb      	str	r3, [r1, #44]	@ 0x2c
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 800637c:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 800637e:	005b      	lsls	r3, r3, #1
 8006380:	085b      	lsrs	r3, r3, #1
 8006382:	62cb      	str	r3, [r1, #44]	@ 0x2c
      break;
 8006384:	e7b3      	b.n	80062ee <LPTIM_Disable+0x52>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8006386:	2180      	movs	r1, #128	@ 0x80
 8006388:	4b11      	ldr	r3, [pc, #68]	@ (80063d0 <LPTIM_Disable+0x134>)
 800638a:	05c9      	lsls	r1, r1, #23
 800638c:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800638e:	4301      	orrs	r1, r0
 8006390:	62d9      	str	r1, [r3, #44]	@ 0x2c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8006392:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006394:	480f      	ldr	r0, [pc, #60]	@ (80063d4 <LPTIM_Disable+0x138>)
 8006396:	4001      	ands	r1, r0
 8006398:	62d9      	str	r1, [r3, #44]	@ 0x2c
      break;
 800639a:	e7a8      	b.n	80062ee <LPTIM_Disable+0x52>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 800639c:	490c      	ldr	r1, [pc, #48]	@ (80063d0 <LPTIM_Disable+0x134>)
 800639e:	480e      	ldr	r0, [pc, #56]	@ (80063d8 <LPTIM_Disable+0x13c>)
 80063a0:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 80063a2:	4003      	ands	r3, r0
 80063a4:	654b      	str	r3, [r1, #84]	@ 0x54
        break;
 80063a6:	e7aa      	b.n	80062fe <LPTIM_Disable+0x62>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 80063a8:	4909      	ldr	r1, [pc, #36]	@ (80063d0 <LPTIM_Disable+0x134>)
 80063aa:	480c      	ldr	r0, [pc, #48]	@ (80063dc <LPTIM_Disable+0x140>)
 80063ac:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80063ae:	e7f8      	b.n	80063a2 <LPTIM_Disable+0x106>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 80063b0:	4a07      	ldr	r2, [pc, #28]	@ (80063d0 <LPTIM_Disable+0x134>)
 80063b2:	4909      	ldr	r1, [pc, #36]	@ (80063d8 <LPTIM_Disable+0x13c>)
 80063b4:	6d53      	ldr	r3, [r2, #84]	@ 0x54
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 80063b6:	400b      	ands	r3, r1
 80063b8:	4333      	orrs	r3, r6
 80063ba:	6553      	str	r3, [r2, #84]	@ 0x54
        break;
 80063bc:	e7c9      	b.n	8006352 <LPTIM_Disable+0xb6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 80063be:	4a04      	ldr	r2, [pc, #16]	@ (80063d0 <LPTIM_Disable+0x134>)
 80063c0:	4906      	ldr	r1, [pc, #24]	@ (80063dc <LPTIM_Disable+0x140>)
 80063c2:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80063c4:	e7f7      	b.n	80063b6 <LPTIM_Disable+0x11a>
 80063c6:	46c0      	nop			@ (mov r8, r8)
 80063c8:	40007c00 	.word	0x40007c00
 80063cc:	40009400 	.word	0x40009400
 80063d0:	40021000 	.word	0x40021000
 80063d4:	bfffffff 	.word	0xbfffffff
 80063d8:	fff3ffff 	.word	0xfff3ffff
 80063dc:	ffcfffff 	.word	0xffcfffff

080063e0 <HAL_LPTIM_SetOnce_Start_IT>:
{
 80063e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80063e2:	0007      	movs	r7, r0
 80063e4:	2302      	movs	r3, #2
 80063e6:	3736      	adds	r7, #54	@ 0x36
 80063e8:	703b      	strb	r3, [r7, #0]
  hlptim->Instance->CFGR |= LPTIM_CFGR_WAVE;
 80063ea:	2380      	movs	r3, #128	@ 0x80
 80063ec:	6805      	ldr	r5, [r0, #0]
{
 80063ee:	9201      	str	r2, [sp, #4]
  hlptim->Instance->CFGR |= LPTIM_CFGR_WAVE;
 80063f0:	68ea      	ldr	r2, [r5, #12]
 80063f2:	035b      	lsls	r3, r3, #13
 80063f4:	4313      	orrs	r3, r2
  __HAL_LPTIM_ENABLE(hlptim);
 80063f6:	2201      	movs	r2, #1
  hlptim->Instance->CFGR |= LPTIM_CFGR_WAVE;
 80063f8:	60eb      	str	r3, [r5, #12]
  __HAL_LPTIM_ENABLE(hlptim);
 80063fa:	692b      	ldr	r3, [r5, #16]
{
 80063fc:	0004      	movs	r4, r0
  __HAL_LPTIM_ENABLE(hlptim);
 80063fe:	4313      	orrs	r3, r2
 8006400:	612b      	str	r3, [r5, #16]
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8006402:	2310      	movs	r3, #16
 8006404:	606b      	str	r3, [r5, #4]
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8006406:	61a9      	str	r1, [r5, #24]
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8006408:	0019      	movs	r1, r3
 800640a:	f7ff fe17 	bl	800603c <LPTIM_WaitForFlag>
 800640e:	2803      	cmp	r0, #3
 8006410:	d101      	bne.n	8006416 <HAL_LPTIM_SetOnce_Start_IT+0x36>
    return HAL_TIMEOUT;
 8006412:	2003      	movs	r0, #3
}
 8006414:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8006416:	2608      	movs	r6, #8
  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
 8006418:	9b01      	ldr	r3, [sp, #4]
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800641a:	606e      	str	r6, [r5, #4]
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 800641c:	0031      	movs	r1, r6
 800641e:	0020      	movs	r0, r4
  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
 8006420:	616b      	str	r3, [r5, #20]
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8006422:	f7ff fe0b 	bl	800603c <LPTIM_WaitForFlag>
 8006426:	2803      	cmp	r0, #3
 8006428:	d0f3      	beq.n	8006412 <HAL_LPTIM_SetOnce_Start_IT+0x32>
  __HAL_LPTIM_DISABLE(hlptim);
 800642a:	0020      	movs	r0, r4
 800642c:	f7ff ff36 	bl	800629c <LPTIM_Disable>
  return hlptim->State;
 8006430:	783b      	ldrb	r3, [r7, #0]
  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8006432:	2b03      	cmp	r3, #3
 8006434:	d0ed      	beq.n	8006412 <HAL_LPTIM_SetOnce_Start_IT+0x32>
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 8006436:	2110      	movs	r1, #16
 8006438:	6823      	ldr	r3, [r4, #0]
 800643a:	689a      	ldr	r2, [r3, #8]
 800643c:	430a      	orrs	r2, r1
 800643e:	609a      	str	r2, [r3, #8]
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPOK);
 8006440:	689a      	ldr	r2, [r3, #8]
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8006442:	390e      	subs	r1, #14
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPOK);
 8006444:	4316      	orrs	r6, r2
 8006446:	609e      	str	r6, [r3, #8]
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8006448:	689a      	ldr	r2, [r3, #8]
 800644a:	430a      	orrs	r2, r1
 800644c:	609a      	str	r2, [r3, #8]
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPM);
 800644e:	689a      	ldr	r2, [r3, #8]
 8006450:	3901      	subs	r1, #1
 8006452:	430a      	orrs	r2, r1
 8006454:	609a      	str	r2, [r3, #8]
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8006456:	6961      	ldr	r1, [r4, #20]
 8006458:	4a08      	ldr	r2, [pc, #32]	@ (800647c <HAL_LPTIM_SetOnce_Start_IT+0x9c>)
 800645a:	4291      	cmp	r1, r2
 800645c:	d003      	beq.n	8006466 <HAL_LPTIM_SetOnce_Start_IT+0x86>
    __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
 800645e:	2204      	movs	r2, #4
 8006460:	6899      	ldr	r1, [r3, #8]
 8006462:	430a      	orrs	r2, r1
 8006464:	609a      	str	r2, [r3, #8]
  __HAL_LPTIM_ENABLE(hlptim);
 8006466:	2101      	movs	r1, #1
 8006468:	691a      	ldr	r2, [r3, #16]
 800646a:	430a      	orrs	r2, r1
 800646c:	611a      	str	r2, [r3, #16]
  __HAL_LPTIM_START_SINGLE(hlptim);
 800646e:	2202      	movs	r2, #2
 8006470:	6918      	ldr	r0, [r3, #16]
 8006472:	4302      	orrs	r2, r0
 8006474:	611a      	str	r2, [r3, #16]
  return HAL_OK;
 8006476:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006478:	7039      	strb	r1, [r7, #0]
  return HAL_OK;
 800647a:	e7cb      	b.n	8006414 <HAL_LPTIM_SetOnce_Start_IT+0x34>
 800647c:	0000ffff 	.word	0x0000ffff

08006480 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006480:	b510      	push	{r4, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8006482:	4c11      	ldr	r4, [pc, #68]	@ (80064c8 <HAL_PWREx_ControlVoltageScaling+0x48>)
 8006484:	4911      	ldr	r1, [pc, #68]	@ (80064cc <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8006486:	6823      	ldr	r3, [r4, #0]
{
 8006488:	0002      	movs	r2, r0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800648a:	400b      	ands	r3, r1
 800648c:	4303      	orrs	r3, r0
 800648e:	6023      	str	r3, [r4, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006490:	2380      	movs	r3, #128	@ 0x80
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8006492:	2000      	movs	r0, #0
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006494:	009b      	lsls	r3, r3, #2
 8006496:	429a      	cmp	r2, r3
 8006498:	d10e      	bne.n	80064b8 <HAL_PWREx_ControlVoltageScaling+0x38>
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800649a:	4b0d      	ldr	r3, [pc, #52]	@ (80064d0 <HAL_PWREx_ControlVoltageScaling+0x50>)
 800649c:	490d      	ldr	r1, [pc, #52]	@ (80064d4 <HAL_PWREx_ControlVoltageScaling+0x54>)
 800649e:	6818      	ldr	r0, [r3, #0]
 80064a0:	2306      	movs	r3, #6
 80064a2:	4358      	muls	r0, r3
 80064a4:	f7f9 fe44 	bl	8000130 <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80064a8:	2280      	movs	r2, #128	@ 0x80
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80064aa:	1c43      	adds	r3, r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80064ac:	00d2      	lsls	r2, r2, #3
 80064ae:	6961      	ldr	r1, [r4, #20]
 80064b0:	0008      	movs	r0, r1
 80064b2:	4010      	ands	r0, r2
 80064b4:	4211      	tst	r1, r2
 80064b6:	d100      	bne.n	80064ba <HAL_PWREx_ControlVoltageScaling+0x3a>
}
 80064b8:	bd10      	pop	{r4, pc}
      if (wait_loop_index != 0U)
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d001      	beq.n	80064c2 <HAL_PWREx_ControlVoltageScaling+0x42>
        wait_loop_index--;
 80064be:	3b01      	subs	r3, #1
 80064c0:	e7f5      	b.n	80064ae <HAL_PWREx_ControlVoltageScaling+0x2e>
        return HAL_TIMEOUT;
 80064c2:	2003      	movs	r0, #3
 80064c4:	e7f8      	b.n	80064b8 <HAL_PWREx_ControlVoltageScaling+0x38>
 80064c6:	46c0      	nop			@ (mov r8, r8)
 80064c8:	40007000 	.word	0x40007000
 80064cc:	fffff9ff 	.word	0xfffff9ff
 80064d0:	20000430 	.word	0x20000430
 80064d4:	000f4240 	.word	0x000f4240

080064d8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064da:	0004      	movs	r4, r0
 80064dc:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80064de:	2800      	cmp	r0, #0
 80064e0:	d102      	bne.n	80064e8 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80064e2:	2001      	movs	r0, #1
        }
      }
    }
  }
  return HAL_OK;
}
 80064e4:	b005      	add	sp, #20
 80064e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064e8:	6803      	ldr	r3, [r0, #0]
 80064ea:	07db      	lsls	r3, r3, #31
 80064ec:	d410      	bmi.n	8006510 <HAL_RCC_OscConfig+0x38>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80064ee:	6823      	ldr	r3, [r4, #0]
 80064f0:	079b      	lsls	r3, r3, #30
 80064f2:	d45c      	bmi.n	80065ae <HAL_RCC_OscConfig+0xd6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064f4:	6823      	ldr	r3, [r4, #0]
 80064f6:	071b      	lsls	r3, r3, #28
 80064f8:	d500      	bpl.n	80064fc <HAL_RCC_OscConfig+0x24>
 80064fa:	e0c1      	b.n	8006680 <HAL_RCC_OscConfig+0x1a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064fc:	6823      	ldr	r3, [r4, #0]
 80064fe:	075b      	lsls	r3, r3, #29
 8006500:	d500      	bpl.n	8006504 <HAL_RCC_OscConfig+0x2c>
 8006502:	e0f2      	b.n	80066ea <HAL_RCC_OscConfig+0x212>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006504:	69e3      	ldr	r3, [r4, #28]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d000      	beq.n	800650c <HAL_RCC_OscConfig+0x34>
 800650a:	e179      	b.n	8006800 <HAL_RCC_OscConfig+0x328>
  return HAL_OK;
 800650c:	2000      	movs	r0, #0
 800650e:	e7e9      	b.n	80064e4 <HAL_RCC_OscConfig+0xc>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006510:	2238      	movs	r2, #56	@ 0x38
 8006512:	4daf      	ldr	r5, [pc, #700]	@ (80067d0 <HAL_RCC_OscConfig+0x2f8>)
 8006514:	68ab      	ldr	r3, [r5, #8]
 8006516:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006518:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800651a:	2b10      	cmp	r3, #16
 800651c:	d109      	bne.n	8006532 <HAL_RCC_OscConfig+0x5a>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800651e:	43d3      	mvns	r3, r2
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8006520:	079b      	lsls	r3, r3, #30
 8006522:	d108      	bne.n	8006536 <HAL_RCC_OscConfig+0x5e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006524:	682b      	ldr	r3, [r5, #0]
 8006526:	039b      	lsls	r3, r3, #14
 8006528:	d5e1      	bpl.n	80064ee <HAL_RCC_OscConfig+0x16>
 800652a:	6863      	ldr	r3, [r4, #4]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1de      	bne.n	80064ee <HAL_RCC_OscConfig+0x16>
 8006530:	e7d7      	b.n	80064e2 <HAL_RCC_OscConfig+0xa>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8006532:	2b08      	cmp	r3, #8
 8006534:	d0f6      	beq.n	8006524 <HAL_RCC_OscConfig+0x4c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006536:	2280      	movs	r2, #128	@ 0x80
 8006538:	6863      	ldr	r3, [r4, #4]
 800653a:	0252      	lsls	r2, r2, #9
 800653c:	4293      	cmp	r3, r2
 800653e:	d111      	bne.n	8006564 <HAL_RCC_OscConfig+0x8c>
 8006540:	682a      	ldr	r2, [r5, #0]
 8006542:	4313      	orrs	r3, r2
 8006544:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006546:	f7fe fca9 	bl	8004e9c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800654a:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 800654c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800654e:	02bf      	lsls	r7, r7, #10
 8006550:	682b      	ldr	r3, [r5, #0]
 8006552:	423b      	tst	r3, r7
 8006554:	d1cb      	bne.n	80064ee <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006556:	f7fe fca1 	bl	8004e9c <HAL_GetTick>
 800655a:	1b80      	subs	r0, r0, r6
 800655c:	2864      	cmp	r0, #100	@ 0x64
 800655e:	d9f7      	bls.n	8006550 <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 8006560:	2003      	movs	r0, #3
 8006562:	e7bf      	b.n	80064e4 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006564:	21a0      	movs	r1, #160	@ 0xa0
 8006566:	02c9      	lsls	r1, r1, #11
 8006568:	428b      	cmp	r3, r1
 800656a:	d108      	bne.n	800657e <HAL_RCC_OscConfig+0xa6>
 800656c:	2380      	movs	r3, #128	@ 0x80
 800656e:	6829      	ldr	r1, [r5, #0]
 8006570:	02db      	lsls	r3, r3, #11
 8006572:	430b      	orrs	r3, r1
 8006574:	602b      	str	r3, [r5, #0]
 8006576:	682b      	ldr	r3, [r5, #0]
 8006578:	431a      	orrs	r2, r3
 800657a:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800657c:	e7e3      	b.n	8006546 <HAL_RCC_OscConfig+0x6e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800657e:	682a      	ldr	r2, [r5, #0]
 8006580:	4994      	ldr	r1, [pc, #592]	@ (80067d4 <HAL_RCC_OscConfig+0x2fc>)
 8006582:	400a      	ands	r2, r1
 8006584:	602a      	str	r2, [r5, #0]
 8006586:	682a      	ldr	r2, [r5, #0]
 8006588:	4993      	ldr	r1, [pc, #588]	@ (80067d8 <HAL_RCC_OscConfig+0x300>)
 800658a:	400a      	ands	r2, r1
 800658c:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800658e:	2b00      	cmp	r3, #0
 8006590:	d1d9      	bne.n	8006546 <HAL_RCC_OscConfig+0x6e>
        tickstart = HAL_GetTick();
 8006592:	f7fe fc83 	bl	8004e9c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006596:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8006598:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800659a:	02bf      	lsls	r7, r7, #10
 800659c:	682b      	ldr	r3, [r5, #0]
 800659e:	423b      	tst	r3, r7
 80065a0:	d0a5      	beq.n	80064ee <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065a2:	f7fe fc7b 	bl	8004e9c <HAL_GetTick>
 80065a6:	1b80      	subs	r0, r0, r6
 80065a8:	2864      	cmp	r0, #100	@ 0x64
 80065aa:	d9f7      	bls.n	800659c <HAL_RCC_OscConfig+0xc4>
 80065ac:	e7d8      	b.n	8006560 <HAL_RCC_OscConfig+0x88>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80065ae:	2238      	movs	r2, #56	@ 0x38
 80065b0:	4d87      	ldr	r5, [pc, #540]	@ (80067d0 <HAL_RCC_OscConfig+0x2f8>)
 80065b2:	68ab      	ldr	r3, [r5, #8]
 80065b4:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80065b6:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80065b8:	2b10      	cmp	r3, #16
 80065ba:	d128      	bne.n	800660e <HAL_RCC_OscConfig+0x136>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80065bc:	2103      	movs	r1, #3
 80065be:	400a      	ands	r2, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80065c0:	2a02      	cmp	r2, #2
 80065c2:	d126      	bne.n	8006612 <HAL_RCC_OscConfig+0x13a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80065c4:	682a      	ldr	r2, [r5, #0]
 80065c6:	0552      	lsls	r2, r2, #21
 80065c8:	d503      	bpl.n	80065d2 <HAL_RCC_OscConfig+0xfa>
 80065ca:	68e2      	ldr	r2, [r4, #12]
 80065cc:	2a00      	cmp	r2, #0
 80065ce:	d100      	bne.n	80065d2 <HAL_RCC_OscConfig+0xfa>
 80065d0:	e787      	b.n	80064e2 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065d2:	6869      	ldr	r1, [r5, #4]
 80065d4:	6962      	ldr	r2, [r4, #20]
 80065d6:	4881      	ldr	r0, [pc, #516]	@ (80067dc <HAL_RCC_OscConfig+0x304>)
 80065d8:	0212      	lsls	r2, r2, #8
 80065da:	4001      	ands	r1, r0
 80065dc:	430a      	orrs	r2, r1
 80065de:	606a      	str	r2, [r5, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d10c      	bne.n	80065fe <HAL_RCC_OscConfig+0x126>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80065e4:	682b      	ldr	r3, [r5, #0]
 80065e6:	4a7e      	ldr	r2, [pc, #504]	@ (80067e0 <HAL_RCC_OscConfig+0x308>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80065e8:	497e      	ldr	r1, [pc, #504]	@ (80067e4 <HAL_RCC_OscConfig+0x30c>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80065ea:	4013      	ands	r3, r2
 80065ec:	6922      	ldr	r2, [r4, #16]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	602b      	str	r3, [r5, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80065f2:	682b      	ldr	r3, [r5, #0]
 80065f4:	4a7c      	ldr	r2, [pc, #496]	@ (80067e8 <HAL_RCC_OscConfig+0x310>)
 80065f6:	049b      	lsls	r3, r3, #18
 80065f8:	0f5b      	lsrs	r3, r3, #29
 80065fa:	40da      	lsrs	r2, r3
 80065fc:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80065fe:	4b7b      	ldr	r3, [pc, #492]	@ (80067ec <HAL_RCC_OscConfig+0x314>)
 8006600:	6818      	ldr	r0, [r3, #0]
 8006602:	f7fe fc03 	bl	8004e0c <HAL_InitTick>
 8006606:	2800      	cmp	r0, #0
 8006608:	d100      	bne.n	800660c <HAL_RCC_OscConfig+0x134>
 800660a:	e773      	b.n	80064f4 <HAL_RCC_OscConfig+0x1c>
 800660c:	e769      	b.n	80064e2 <HAL_RCC_OscConfig+0xa>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800660e:	2b00      	cmp	r3, #0
 8006610:	d0d8      	beq.n	80065c4 <HAL_RCC_OscConfig+0xec>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006612:	68e3      	ldr	r3, [r4, #12]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d020      	beq.n	800665a <HAL_RCC_OscConfig+0x182>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006618:	682b      	ldr	r3, [r5, #0]
 800661a:	4a71      	ldr	r2, [pc, #452]	@ (80067e0 <HAL_RCC_OscConfig+0x308>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800661c:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800661e:	4013      	ands	r3, r2
 8006620:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006622:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006624:	4313      	orrs	r3, r2
 8006626:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 8006628:	2380      	movs	r3, #128	@ 0x80
 800662a:	682a      	ldr	r2, [r5, #0]
 800662c:	005b      	lsls	r3, r3, #1
 800662e:	4313      	orrs	r3, r2
 8006630:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006632:	f7fe fc33 	bl	8004e9c <HAL_GetTick>
 8006636:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006638:	682b      	ldr	r3, [r5, #0]
 800663a:	423b      	tst	r3, r7
 800663c:	d007      	beq.n	800664e <HAL_RCC_OscConfig+0x176>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800663e:	686a      	ldr	r2, [r5, #4]
 8006640:	6963      	ldr	r3, [r4, #20]
 8006642:	4966      	ldr	r1, [pc, #408]	@ (80067dc <HAL_RCC_OscConfig+0x304>)
 8006644:	021b      	lsls	r3, r3, #8
 8006646:	400a      	ands	r2, r1
 8006648:	4313      	orrs	r3, r2
 800664a:	606b      	str	r3, [r5, #4]
 800664c:	e752      	b.n	80064f4 <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800664e:	f7fe fc25 	bl	8004e9c <HAL_GetTick>
 8006652:	1b80      	subs	r0, r0, r6
 8006654:	2802      	cmp	r0, #2
 8006656:	d9ef      	bls.n	8006638 <HAL_RCC_OscConfig+0x160>
 8006658:	e782      	b.n	8006560 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 800665a:	682b      	ldr	r3, [r5, #0]
 800665c:	4a64      	ldr	r2, [pc, #400]	@ (80067f0 <HAL_RCC_OscConfig+0x318>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800665e:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8006660:	4013      	ands	r3, r2
 8006662:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006664:	f7fe fc1a 	bl	8004e9c <HAL_GetTick>
 8006668:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800666a:	00ff      	lsls	r7, r7, #3
 800666c:	682b      	ldr	r3, [r5, #0]
 800666e:	423b      	tst	r3, r7
 8006670:	d100      	bne.n	8006674 <HAL_RCC_OscConfig+0x19c>
 8006672:	e73f      	b.n	80064f4 <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006674:	f7fe fc12 	bl	8004e9c <HAL_GetTick>
 8006678:	1b80      	subs	r0, r0, r6
 800667a:	2802      	cmp	r0, #2
 800667c:	d9f6      	bls.n	800666c <HAL_RCC_OscConfig+0x194>
 800667e:	e76f      	b.n	8006560 <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006680:	2238      	movs	r2, #56	@ 0x38
 8006682:	4d53      	ldr	r5, [pc, #332]	@ (80067d0 <HAL_RCC_OscConfig+0x2f8>)
 8006684:	68ab      	ldr	r3, [r5, #8]
 8006686:	4013      	ands	r3, r2
 8006688:	2b18      	cmp	r3, #24
 800668a:	d108      	bne.n	800669e <HAL_RCC_OscConfig+0x1c6>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800668c:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 800668e:	079b      	lsls	r3, r3, #30
 8006690:	d400      	bmi.n	8006694 <HAL_RCC_OscConfig+0x1bc>
 8006692:	e733      	b.n	80064fc <HAL_RCC_OscConfig+0x24>
 8006694:	69a3      	ldr	r3, [r4, #24]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d000      	beq.n	800669c <HAL_RCC_OscConfig+0x1c4>
 800669a:	e72f      	b.n	80064fc <HAL_RCC_OscConfig+0x24>
 800669c:	e721      	b.n	80064e2 <HAL_RCC_OscConfig+0xa>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800669e:	69a2      	ldr	r2, [r4, #24]
 80066a0:	2301      	movs	r3, #1
 80066a2:	2a00      	cmp	r2, #0
 80066a4:	d010      	beq.n	80066c8 <HAL_RCC_OscConfig+0x1f0>
        __HAL_RCC_LSI_ENABLE();
 80066a6:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80066a8:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 80066aa:	4313      	orrs	r3, r2
 80066ac:	662b      	str	r3, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80066ae:	f7fe fbf5 	bl	8004e9c <HAL_GetTick>
 80066b2:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80066b4:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 80066b6:	423b      	tst	r3, r7
 80066b8:	d000      	beq.n	80066bc <HAL_RCC_OscConfig+0x1e4>
 80066ba:	e71f      	b.n	80064fc <HAL_RCC_OscConfig+0x24>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066bc:	f7fe fbee 	bl	8004e9c <HAL_GetTick>
 80066c0:	1b80      	subs	r0, r0, r6
 80066c2:	2802      	cmp	r0, #2
 80066c4:	d9f6      	bls.n	80066b4 <HAL_RCC_OscConfig+0x1dc>
 80066c6:	e74b      	b.n	8006560 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_LSI_DISABLE();
 80066c8:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80066ca:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 80066cc:	439a      	bics	r2, r3
 80066ce:	662a      	str	r2, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80066d0:	f7fe fbe4 	bl	8004e9c <HAL_GetTick>
 80066d4:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80066d6:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 80066d8:	423b      	tst	r3, r7
 80066da:	d100      	bne.n	80066de <HAL_RCC_OscConfig+0x206>
 80066dc:	e70e      	b.n	80064fc <HAL_RCC_OscConfig+0x24>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066de:	f7fe fbdd 	bl	8004e9c <HAL_GetTick>
 80066e2:	1b80      	subs	r0, r0, r6
 80066e4:	2802      	cmp	r0, #2
 80066e6:	d9f6      	bls.n	80066d6 <HAL_RCC_OscConfig+0x1fe>
 80066e8:	e73a      	b.n	8006560 <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80066ea:	2238      	movs	r2, #56	@ 0x38
 80066ec:	4d38      	ldr	r5, [pc, #224]	@ (80067d0 <HAL_RCC_OscConfig+0x2f8>)
 80066ee:	68ab      	ldr	r3, [r5, #8]
 80066f0:	4013      	ands	r3, r2
 80066f2:	2b20      	cmp	r3, #32
 80066f4:	d108      	bne.n	8006708 <HAL_RCC_OscConfig+0x230>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80066f6:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 80066f8:	079b      	lsls	r3, r3, #30
 80066fa:	d400      	bmi.n	80066fe <HAL_RCC_OscConfig+0x226>
 80066fc:	e702      	b.n	8006504 <HAL_RCC_OscConfig+0x2c>
 80066fe:	68a3      	ldr	r3, [r4, #8]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d000      	beq.n	8006706 <HAL_RCC_OscConfig+0x22e>
 8006704:	e6fe      	b.n	8006504 <HAL_RCC_OscConfig+0x2c>
 8006706:	e6ec      	b.n	80064e2 <HAL_RCC_OscConfig+0xa>
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006708:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 800670a:	2100      	movs	r1, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800670c:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 800670e:	0552      	lsls	r2, r2, #21
    FlagStatus       pwrclkchanged = RESET;
 8006710:	9100      	str	r1, [sp, #0]
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006712:	4213      	tst	r3, r2
 8006714:	d108      	bne.n	8006728 <HAL_RCC_OscConfig+0x250>
        __HAL_RCC_PWR_CLK_ENABLE();
 8006716:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8006718:	4313      	orrs	r3, r2
 800671a:	63eb      	str	r3, [r5, #60]	@ 0x3c
 800671c:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 800671e:	4013      	ands	r3, r2
 8006720:	9303      	str	r3, [sp, #12]
 8006722:	9b03      	ldr	r3, [sp, #12]
        pwrclkchanged = SET;
 8006724:	2301      	movs	r3, #1
 8006726:	9300      	str	r3, [sp, #0]
      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006728:	2780      	movs	r7, #128	@ 0x80
 800672a:	4e32      	ldr	r6, [pc, #200]	@ (80067f4 <HAL_RCC_OscConfig+0x31c>)
 800672c:	007f      	lsls	r7, r7, #1
 800672e:	6833      	ldr	r3, [r6, #0]
 8006730:	423b      	tst	r3, r7
 8006732:	d015      	beq.n	8006760 <HAL_RCC_OscConfig+0x288>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006734:	68a3      	ldr	r3, [r4, #8]
 8006736:	2b01      	cmp	r3, #1
 8006738:	d122      	bne.n	8006780 <HAL_RCC_OscConfig+0x2a8>
 800673a:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 800673c:	4313      	orrs	r3, r2
 800673e:	65eb      	str	r3, [r5, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 8006740:	f7fe fbac 	bl	8004e9c <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006744:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8006746:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006748:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 800674a:	423b      	tst	r3, r7
 800674c:	d038      	beq.n	80067c0 <HAL_RCC_OscConfig+0x2e8>
      if (pwrclkchanged == SET)
 800674e:	9b00      	ldr	r3, [sp, #0]
 8006750:	2b01      	cmp	r3, #1
 8006752:	d000      	beq.n	8006756 <HAL_RCC_OscConfig+0x27e>
 8006754:	e6d6      	b.n	8006504 <HAL_RCC_OscConfig+0x2c>
        __HAL_RCC_PWR_CLK_DISABLE();
 8006756:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8006758:	4a27      	ldr	r2, [pc, #156]	@ (80067f8 <HAL_RCC_OscConfig+0x320>)
 800675a:	4013      	ands	r3, r2
 800675c:	63eb      	str	r3, [r5, #60]	@ 0x3c
 800675e:	e6d1      	b.n	8006504 <HAL_RCC_OscConfig+0x2c>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006760:	6833      	ldr	r3, [r6, #0]
 8006762:	433b      	orrs	r3, r7
 8006764:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8006766:	f7fe fb99 	bl	8004e9c <HAL_GetTick>
 800676a:	9001      	str	r0, [sp, #4]
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800676c:	6833      	ldr	r3, [r6, #0]
 800676e:	423b      	tst	r3, r7
 8006770:	d1e0      	bne.n	8006734 <HAL_RCC_OscConfig+0x25c>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006772:	f7fe fb93 	bl	8004e9c <HAL_GetTick>
 8006776:	9b01      	ldr	r3, [sp, #4]
 8006778:	1ac0      	subs	r0, r0, r3
 800677a:	2802      	cmp	r0, #2
 800677c:	d9f6      	bls.n	800676c <HAL_RCC_OscConfig+0x294>
 800677e:	e6ef      	b.n	8006560 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006780:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8006782:	2b05      	cmp	r3, #5
 8006784:	d105      	bne.n	8006792 <HAL_RCC_OscConfig+0x2ba>
 8006786:	3b01      	subs	r3, #1
 8006788:	4313      	orrs	r3, r2
 800678a:	65eb      	str	r3, [r5, #92]	@ 0x5c
 800678c:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 800678e:	2301      	movs	r3, #1
 8006790:	e7d4      	b.n	800673c <HAL_RCC_OscConfig+0x264>
 8006792:	2101      	movs	r1, #1
 8006794:	438a      	bics	r2, r1
 8006796:	65ea      	str	r2, [r5, #92]	@ 0x5c
 8006798:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 800679a:	3103      	adds	r1, #3
 800679c:	438a      	bics	r2, r1
 800679e:	65ea      	str	r2, [r5, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d1cd      	bne.n	8006740 <HAL_RCC_OscConfig+0x268>
        tickstart = HAL_GetTick();
 80067a4:	f7fe fb7a 	bl	8004e9c <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80067a8:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 80067aa:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80067ac:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 80067ae:	423b      	tst	r3, r7
 80067b0:	d0cd      	beq.n	800674e <HAL_RCC_OscConfig+0x276>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067b2:	f7fe fb73 	bl	8004e9c <HAL_GetTick>
 80067b6:	4b11      	ldr	r3, [pc, #68]	@ (80067fc <HAL_RCC_OscConfig+0x324>)
 80067b8:	1b80      	subs	r0, r0, r6
 80067ba:	4298      	cmp	r0, r3
 80067bc:	d9f6      	bls.n	80067ac <HAL_RCC_OscConfig+0x2d4>
 80067be:	e6cf      	b.n	8006560 <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067c0:	f7fe fb6c 	bl	8004e9c <HAL_GetTick>
 80067c4:	4b0d      	ldr	r3, [pc, #52]	@ (80067fc <HAL_RCC_OscConfig+0x324>)
 80067c6:	1b80      	subs	r0, r0, r6
 80067c8:	4298      	cmp	r0, r3
 80067ca:	d9bd      	bls.n	8006748 <HAL_RCC_OscConfig+0x270>
 80067cc:	e6c8      	b.n	8006560 <HAL_RCC_OscConfig+0x88>
 80067ce:	46c0      	nop			@ (mov r8, r8)
 80067d0:	40021000 	.word	0x40021000
 80067d4:	fffeffff 	.word	0xfffeffff
 80067d8:	fffbffff 	.word	0xfffbffff
 80067dc:	ffff80ff 	.word	0xffff80ff
 80067e0:	ffffc7ff 	.word	0xffffc7ff
 80067e4:	20000430 	.word	0x20000430
 80067e8:	00f42400 	.word	0x00f42400
 80067ec:	20000438 	.word	0x20000438
 80067f0:	fffffeff 	.word	0xfffffeff
 80067f4:	40007000 	.word	0x40007000
 80067f8:	efffffff 	.word	0xefffffff
 80067fc:	00001388 	.word	0x00001388
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006800:	2138      	movs	r1, #56	@ 0x38
 8006802:	4d43      	ldr	r5, [pc, #268]	@ (8006910 <HAL_RCC_OscConfig+0x438>)
 8006804:	68aa      	ldr	r2, [r5, #8]
 8006806:	400a      	ands	r2, r1
 8006808:	2a10      	cmp	r2, #16
 800680a:	d053      	beq.n	80068b4 <HAL_RCC_OscConfig+0x3dc>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800680c:	4a41      	ldr	r2, [pc, #260]	@ (8006914 <HAL_RCC_OscConfig+0x43c>)
 800680e:	2b02      	cmp	r3, #2
 8006810:	d13a      	bne.n	8006888 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_DISABLE();
 8006812:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006814:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8006816:	4013      	ands	r3, r2
 8006818:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800681a:	f7fe fb3f 	bl	8004e9c <HAL_GetTick>
 800681e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006820:	04bf      	lsls	r7, r7, #18
 8006822:	682b      	ldr	r3, [r5, #0]
 8006824:	423b      	tst	r3, r7
 8006826:	d129      	bne.n	800687c <HAL_RCC_OscConfig+0x3a4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006828:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800682a:	6a23      	ldr	r3, [r4, #32]
 800682c:	68ea      	ldr	r2, [r5, #12]
 800682e:	430b      	orrs	r3, r1
 8006830:	4939      	ldr	r1, [pc, #228]	@ (8006918 <HAL_RCC_OscConfig+0x440>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006832:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006834:	400a      	ands	r2, r1
 8006836:	4313      	orrs	r3, r2
 8006838:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800683a:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800683c:	4313      	orrs	r3, r2
 800683e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006840:	4313      	orrs	r3, r2
 8006842:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8006844:	4313      	orrs	r3, r2
 8006846:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8006848:	0212      	lsls	r2, r2, #8
 800684a:	4313      	orrs	r3, r2
 800684c:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 800684e:	2380      	movs	r3, #128	@ 0x80
 8006850:	682a      	ldr	r2, [r5, #0]
 8006852:	045b      	lsls	r3, r3, #17
 8006854:	4313      	orrs	r3, r2
 8006856:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8006858:	2380      	movs	r3, #128	@ 0x80
 800685a:	68ea      	ldr	r2, [r5, #12]
 800685c:	055b      	lsls	r3, r3, #21
 800685e:	4313      	orrs	r3, r2
 8006860:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8006862:	f7fe fb1b 	bl	8004e9c <HAL_GetTick>
 8006866:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006868:	682b      	ldr	r3, [r5, #0]
 800686a:	4233      	tst	r3, r6
 800686c:	d000      	beq.n	8006870 <HAL_RCC_OscConfig+0x398>
 800686e:	e64d      	b.n	800650c <HAL_RCC_OscConfig+0x34>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006870:	f7fe fb14 	bl	8004e9c <HAL_GetTick>
 8006874:	1b00      	subs	r0, r0, r4
 8006876:	2802      	cmp	r0, #2
 8006878:	d9f6      	bls.n	8006868 <HAL_RCC_OscConfig+0x390>
 800687a:	e671      	b.n	8006560 <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800687c:	f7fe fb0e 	bl	8004e9c <HAL_GetTick>
 8006880:	1b80      	subs	r0, r0, r6
 8006882:	2802      	cmp	r0, #2
 8006884:	d9cd      	bls.n	8006822 <HAL_RCC_OscConfig+0x34a>
 8006886:	e66b      	b.n	8006560 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_PLL_DISABLE();
 8006888:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800688a:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 800688c:	4013      	ands	r3, r2
 800688e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006890:	f7fe fb04 	bl	8004e9c <HAL_GetTick>
 8006894:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006896:	04b6      	lsls	r6, r6, #18
 8006898:	682b      	ldr	r3, [r5, #0]
 800689a:	4233      	tst	r3, r6
 800689c:	d104      	bne.n	80068a8 <HAL_RCC_OscConfig+0x3d0>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800689e:	68eb      	ldr	r3, [r5, #12]
 80068a0:	4a1e      	ldr	r2, [pc, #120]	@ (800691c <HAL_RCC_OscConfig+0x444>)
 80068a2:	4013      	ands	r3, r2
 80068a4:	60eb      	str	r3, [r5, #12]
 80068a6:	e631      	b.n	800650c <HAL_RCC_OscConfig+0x34>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068a8:	f7fe faf8 	bl	8004e9c <HAL_GetTick>
 80068ac:	1b00      	subs	r0, r0, r4
 80068ae:	2802      	cmp	r0, #2
 80068b0:	d9f2      	bls.n	8006898 <HAL_RCC_OscConfig+0x3c0>
 80068b2:	e655      	b.n	8006560 <HAL_RCC_OscConfig+0x88>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d100      	bne.n	80068ba <HAL_RCC_OscConfig+0x3e2>
 80068b8:	e613      	b.n	80064e2 <HAL_RCC_OscConfig+0xa>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068ba:	2203      	movs	r2, #3
        temp_pllckcfg = RCC->PLLCFGR;
 80068bc:	68e8      	ldr	r0, [r5, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068be:	6a21      	ldr	r1, [r4, #32]
 80068c0:	4002      	ands	r2, r0
 80068c2:	428a      	cmp	r2, r1
 80068c4:	d000      	beq.n	80068c8 <HAL_RCC_OscConfig+0x3f0>
 80068c6:	e60c      	b.n	80064e2 <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80068c8:	2270      	movs	r2, #112	@ 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068ca:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80068cc:	4002      	ands	r2, r0
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068ce:	428a      	cmp	r2, r1
 80068d0:	d000      	beq.n	80068d4 <HAL_RCC_OscConfig+0x3fc>
 80068d2:	e606      	b.n	80064e2 <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80068d4:	21fe      	movs	r1, #254	@ 0xfe
 80068d6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80068d8:	01c9      	lsls	r1, r1, #7
 80068da:	4001      	ands	r1, r0
 80068dc:	0212      	lsls	r2, r2, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80068de:	4291      	cmp	r1, r2
 80068e0:	d000      	beq.n	80068e4 <HAL_RCC_OscConfig+0x40c>
 80068e2:	e5fe      	b.n	80064e2 <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80068e4:	22f8      	movs	r2, #248	@ 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80068e6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80068e8:	0392      	lsls	r2, r2, #14
 80068ea:	4002      	ands	r2, r0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80068ec:	428a      	cmp	r2, r1
 80068ee:	d000      	beq.n	80068f2 <HAL_RCC_OscConfig+0x41a>
 80068f0:	e5f7      	b.n	80064e2 <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80068f2:	22e0      	movs	r2, #224	@ 0xe0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80068f4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80068f6:	0512      	lsls	r2, r2, #20
 80068f8:	4002      	ands	r2, r0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80068fa:	428a      	cmp	r2, r1
 80068fc:	d000      	beq.n	8006900 <HAL_RCC_OscConfig+0x428>
 80068fe:	e5f0      	b.n	80064e2 <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006900:	6b63      	ldr	r3, [r4, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8006902:	0f40      	lsrs	r0, r0, #29
 8006904:	0740      	lsls	r0, r0, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006906:	1ac0      	subs	r0, r0, r3
 8006908:	1e43      	subs	r3, r0, #1
 800690a:	4198      	sbcs	r0, r3
 800690c:	b2c0      	uxtb	r0, r0
 800690e:	e5e9      	b.n	80064e4 <HAL_RCC_OscConfig+0xc>
 8006910:	40021000 	.word	0x40021000
 8006914:	feffffff 	.word	0xfeffffff
 8006918:	11c1808c 	.word	0x11c1808c
 800691c:	eefefffc 	.word	0xeefefffc

08006920 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006920:	2338      	movs	r3, #56	@ 0x38
{
 8006922:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006924:	4c1d      	ldr	r4, [pc, #116]	@ (800699c <HAL_RCC_GetSysClockFreq+0x7c>)
 8006926:	68a2      	ldr	r2, [r4, #8]
 8006928:	421a      	tst	r2, r3
 800692a:	d105      	bne.n	8006938 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800692c:	6823      	ldr	r3, [r4, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800692e:	481c      	ldr	r0, [pc, #112]	@ (80069a0 <HAL_RCC_GetSysClockFreq+0x80>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8006930:	049b      	lsls	r3, r3, #18
 8006932:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8006934:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8006936:	bd70      	pop	{r4, r5, r6, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006938:	68a2      	ldr	r2, [r4, #8]
 800693a:	401a      	ands	r2, r3
 800693c:	2a08      	cmp	r2, #8
 800693e:	d027      	beq.n	8006990 <HAL_RCC_GetSysClockFreq+0x70>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006940:	68a2      	ldr	r2, [r4, #8]
 8006942:	401a      	ands	r2, r3
 8006944:	2a10      	cmp	r2, #16
 8006946:	d117      	bne.n	8006978 <HAL_RCC_GetSysClockFreq+0x58>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8006948:	68e3      	ldr	r3, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800694a:	68e1      	ldr	r1, [r4, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800694c:	43db      	mvns	r3, r3
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800694e:	68e5      	ldr	r5, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006950:	0649      	lsls	r1, r1, #25
 8006952:	0f49      	lsrs	r1, r1, #29
 8006954:	326f      	adds	r2, #111	@ 0x6f
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8006956:	0a2d      	lsrs	r5, r5, #8
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006958:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800695a:	4015      	ands	r5, r2
    switch (pllsource)
 800695c:	079b      	lsls	r3, r3, #30
 800695e:	d109      	bne.n	8006974 <HAL_RCC_GetSysClockFreq+0x54>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006960:	4810      	ldr	r0, [pc, #64]	@ (80069a4 <HAL_RCC_GetSysClockFreq+0x84>)
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8006962:	f7f9 fbe5 	bl	8000130 <__udivsi3>
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8006966:	68e1      	ldr	r1, [r4, #12]
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8006968:	4368      	muls	r0, r5
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800696a:	0f49      	lsrs	r1, r1, #29
 800696c:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 800696e:	f7f9 fbdf 	bl	8000130 <__udivsi3>
 8006972:	e7e0      	b.n	8006936 <HAL_RCC_GetSysClockFreq+0x16>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8006974:	480a      	ldr	r0, [pc, #40]	@ (80069a0 <HAL_RCC_GetSysClockFreq+0x80>)
 8006976:	e7f4      	b.n	8006962 <HAL_RCC_GetSysClockFreq+0x42>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8006978:	68a2      	ldr	r2, [r4, #8]
 800697a:	401a      	ands	r2, r3
 800697c:	2a20      	cmp	r2, #32
 800697e:	d009      	beq.n	8006994 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006980:	68a2      	ldr	r2, [r4, #8]
    sysclockfreq = 0U;
 8006982:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006984:	4013      	ands	r3, r2
 8006986:	2b18      	cmp	r3, #24
 8006988:	d1d5      	bne.n	8006936 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSI_VALUE;
 800698a:	20fa      	movs	r0, #250	@ 0xfa
 800698c:	01c0      	lsls	r0, r0, #7
 800698e:	e7d2      	b.n	8006936 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = HSE_VALUE;
 8006990:	4804      	ldr	r0, [pc, #16]	@ (80069a4 <HAL_RCC_GetSysClockFreq+0x84>)
 8006992:	e7d0      	b.n	8006936 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSE_VALUE;
 8006994:	2080      	movs	r0, #128	@ 0x80
 8006996:	0200      	lsls	r0, r0, #8
 8006998:	e7cd      	b.n	8006936 <HAL_RCC_GetSysClockFreq+0x16>
 800699a:	46c0      	nop			@ (mov r8, r8)
 800699c:	40021000 	.word	0x40021000
 80069a0:	00f42400 	.word	0x00f42400
 80069a4:	007a1200 	.word	0x007a1200

080069a8 <HAL_RCC_ClockConfig>:
{
 80069a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069aa:	0004      	movs	r4, r0
 80069ac:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80069ae:	2800      	cmp	r0, #0
 80069b0:	d101      	bne.n	80069b6 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 80069b2:	2001      	movs	r0, #1
}
 80069b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80069b6:	2707      	movs	r7, #7
 80069b8:	4e48      	ldr	r6, [pc, #288]	@ (8006adc <HAL_RCC_ClockConfig+0x134>)
 80069ba:	6833      	ldr	r3, [r6, #0]
 80069bc:	403b      	ands	r3, r7
 80069be:	428b      	cmp	r3, r1
 80069c0:	d32a      	bcc.n	8006a18 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069c2:	6822      	ldr	r2, [r4, #0]
 80069c4:	0793      	lsls	r3, r2, #30
 80069c6:	d43b      	bmi.n	8006a40 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069c8:	07d2      	lsls	r2, r2, #31
 80069ca:	d448      	bmi.n	8006a5e <HAL_RCC_ClockConfig+0xb6>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80069cc:	2707      	movs	r7, #7
 80069ce:	6833      	ldr	r3, [r6, #0]
 80069d0:	403b      	ands	r3, r7
 80069d2:	42ab      	cmp	r3, r5
 80069d4:	d90a      	bls.n	80069ec <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069d6:	6833      	ldr	r3, [r6, #0]
 80069d8:	43bb      	bics	r3, r7
 80069da:	432b      	orrs	r3, r5
 80069dc:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80069de:	f7fe fa5d 	bl	8004e9c <HAL_GetTick>
 80069e2:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80069e4:	6833      	ldr	r3, [r6, #0]
 80069e6:	403b      	ands	r3, r7
 80069e8:	42ab      	cmp	r3, r5
 80069ea:	d168      	bne.n	8006abe <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069ec:	6823      	ldr	r3, [r4, #0]
 80069ee:	4d3c      	ldr	r5, [pc, #240]	@ (8006ae0 <HAL_RCC_ClockConfig+0x138>)
 80069f0:	075b      	lsls	r3, r3, #29
 80069f2:	d46c      	bmi.n	8006ace <HAL_RCC_ClockConfig+0x126>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80069f4:	f7ff ff94 	bl	8006920 <HAL_RCC_GetSysClockFreq>
 80069f8:	68ab      	ldr	r3, [r5, #8]
 80069fa:	493a      	ldr	r1, [pc, #232]	@ (8006ae4 <HAL_RCC_ClockConfig+0x13c>)
 80069fc:	051b      	lsls	r3, r3, #20
 80069fe:	0f1b      	lsrs	r3, r3, #28
 8006a00:	009b      	lsls	r3, r3, #2
 8006a02:	585b      	ldr	r3, [r3, r1]
 8006a04:	211f      	movs	r1, #31
 8006a06:	400b      	ands	r3, r1
 8006a08:	40d8      	lsrs	r0, r3
 8006a0a:	4a37      	ldr	r2, [pc, #220]	@ (8006ae8 <HAL_RCC_ClockConfig+0x140>)
  return HAL_InitTick(uwTickPrio);
 8006a0c:	4b37      	ldr	r3, [pc, #220]	@ (8006aec <HAL_RCC_ClockConfig+0x144>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8006a0e:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 8006a10:	6818      	ldr	r0, [r3, #0]
 8006a12:	f7fe f9fb 	bl	8004e0c <HAL_InitTick>
 8006a16:	e7cd      	b.n	80069b4 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a18:	6833      	ldr	r3, [r6, #0]
 8006a1a:	43bb      	bics	r3, r7
 8006a1c:	430b      	orrs	r3, r1
 8006a1e:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8006a20:	f7fe fa3c 	bl	8004e9c <HAL_GetTick>
 8006a24:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006a26:	6833      	ldr	r3, [r6, #0]
 8006a28:	403b      	ands	r3, r7
 8006a2a:	42ab      	cmp	r3, r5
 8006a2c:	d0c9      	beq.n	80069c2 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a2e:	f7fe fa35 	bl	8004e9c <HAL_GetTick>
 8006a32:	9b01      	ldr	r3, [sp, #4]
 8006a34:	1ac0      	subs	r0, r0, r3
 8006a36:	4b2e      	ldr	r3, [pc, #184]	@ (8006af0 <HAL_RCC_ClockConfig+0x148>)
 8006a38:	4298      	cmp	r0, r3
 8006a3a:	d9f4      	bls.n	8006a26 <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 8006a3c:	2003      	movs	r0, #3
 8006a3e:	e7b9      	b.n	80069b4 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a40:	4927      	ldr	r1, [pc, #156]	@ (8006ae0 <HAL_RCC_ClockConfig+0x138>)
 8006a42:	0753      	lsls	r3, r2, #29
 8006a44:	d504      	bpl.n	8006a50 <HAL_RCC_ClockConfig+0xa8>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006a46:	23e0      	movs	r3, #224	@ 0xe0
 8006a48:	6888      	ldr	r0, [r1, #8]
 8006a4a:	01db      	lsls	r3, r3, #7
 8006a4c:	4303      	orrs	r3, r0
 8006a4e:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a50:	688b      	ldr	r3, [r1, #8]
 8006a52:	4828      	ldr	r0, [pc, #160]	@ (8006af4 <HAL_RCC_ClockConfig+0x14c>)
 8006a54:	4003      	ands	r3, r0
 8006a56:	68a0      	ldr	r0, [r4, #8]
 8006a58:	4303      	orrs	r3, r0
 8006a5a:	608b      	str	r3, [r1, #8]
 8006a5c:	e7b4      	b.n	80069c8 <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a5e:	6860      	ldr	r0, [r4, #4]
 8006a60:	4f1f      	ldr	r7, [pc, #124]	@ (8006ae0 <HAL_RCC_ClockConfig+0x138>)
 8006a62:	2803      	cmp	r0, #3
 8006a64:	d829      	bhi.n	8006aba <HAL_RCC_ClockConfig+0x112>
 8006a66:	f7f9 fb59 	bl	800011c <__gnu_thumb1_case_uqi>
 8006a6a:	0220      	.short	0x0220
 8006a6c:	241c      	.short	0x241c
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	039b      	lsls	r3, r3, #14
 8006a72:	d59e      	bpl.n	80069b2 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006a74:	2207      	movs	r2, #7
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	4393      	bics	r3, r2
 8006a7a:	4303      	orrs	r3, r0
 8006a7c:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 8006a7e:	f7fe fa0d 	bl	8004e9c <HAL_GetTick>
 8006a82:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a84:	2338      	movs	r3, #56	@ 0x38
 8006a86:	68ba      	ldr	r2, [r7, #8]
 8006a88:	401a      	ands	r2, r3
 8006a8a:	6863      	ldr	r3, [r4, #4]
 8006a8c:	00db      	lsls	r3, r3, #3
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d09c      	beq.n	80069cc <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a92:	f7fe fa03 	bl	8004e9c <HAL_GetTick>
 8006a96:	9b01      	ldr	r3, [sp, #4]
 8006a98:	1ac0      	subs	r0, r0, r3
 8006a9a:	4b15      	ldr	r3, [pc, #84]	@ (8006af0 <HAL_RCC_ClockConfig+0x148>)
 8006a9c:	4298      	cmp	r0, r3
 8006a9e:	d9f1      	bls.n	8006a84 <HAL_RCC_ClockConfig+0xdc>
 8006aa0:	e7cc      	b.n	8006a3c <HAL_RCC_ClockConfig+0x94>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	019b      	lsls	r3, r3, #6
 8006aa6:	d4e5      	bmi.n	8006a74 <HAL_RCC_ClockConfig+0xcc>
 8006aa8:	e783      	b.n	80069b2 <HAL_RCC_ClockConfig+0xa>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	055b      	lsls	r3, r3, #21
 8006aae:	d4e1      	bmi.n	8006a74 <HAL_RCC_ClockConfig+0xcc>
 8006ab0:	e77f      	b.n	80069b2 <HAL_RCC_ClockConfig+0xa>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006ab2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ab4:	079b      	lsls	r3, r3, #30
 8006ab6:	d4dd      	bmi.n	8006a74 <HAL_RCC_ClockConfig+0xcc>
 8006ab8:	e77b      	b.n	80069b2 <HAL_RCC_ClockConfig+0xa>
 8006aba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006abc:	e7fa      	b.n	8006ab4 <HAL_RCC_ClockConfig+0x10c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006abe:	f7fe f9ed 	bl	8004e9c <HAL_GetTick>
 8006ac2:	9b01      	ldr	r3, [sp, #4]
 8006ac4:	1ac0      	subs	r0, r0, r3
 8006ac6:	4b0a      	ldr	r3, [pc, #40]	@ (8006af0 <HAL_RCC_ClockConfig+0x148>)
 8006ac8:	4298      	cmp	r0, r3
 8006aca:	d98b      	bls.n	80069e4 <HAL_RCC_ClockConfig+0x3c>
 8006acc:	e7b6      	b.n	8006a3c <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006ace:	68ab      	ldr	r3, [r5, #8]
 8006ad0:	4a09      	ldr	r2, [pc, #36]	@ (8006af8 <HAL_RCC_ClockConfig+0x150>)
 8006ad2:	4013      	ands	r3, r2
 8006ad4:	68e2      	ldr	r2, [r4, #12]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	60ab      	str	r3, [r5, #8]
 8006ada:	e78b      	b.n	80069f4 <HAL_RCC_ClockConfig+0x4c>
 8006adc:	40022000 	.word	0x40022000
 8006ae0:	40021000 	.word	0x40021000
 8006ae4:	080093a8 	.word	0x080093a8
 8006ae8:	20000430 	.word	0x20000430
 8006aec:	20000438 	.word	0x20000438
 8006af0:	00001388 	.word	0x00001388
 8006af4:	fffff0ff 	.word	0xfffff0ff
 8006af8:	ffff8fff 	.word	0xffff8fff

08006afc <HAL_RCC_GetPCLK1Freq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8006afc:	4b06      	ldr	r3, [pc, #24]	@ (8006b18 <HAL_RCC_GetPCLK1Freq+0x1c>)
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006afe:	4907      	ldr	r1, [pc, #28]	@ (8006b1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006b00:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8006b02:	4a07      	ldr	r2, [pc, #28]	@ (8006b20 <HAL_RCC_GetPCLK1Freq+0x24>)
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006b04:	045b      	lsls	r3, r3, #17
 8006b06:	0f5b      	lsrs	r3, r3, #29
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	585b      	ldr	r3, [r3, r1]
 8006b0c:	211f      	movs	r1, #31
 8006b0e:	6810      	ldr	r0, [r2, #0]
 8006b10:	400b      	ands	r3, r1
 8006b12:	40d8      	lsrs	r0, r3
}
 8006b14:	4770      	bx	lr
 8006b16:	46c0      	nop			@ (mov r8, r8)
 8006b18:	40021000 	.word	0x40021000
 8006b1c:	08009388 	.word	0x08009388
 8006b20:	20000430 	.word	0x20000430

08006b24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b24:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006b26:	6803      	ldr	r3, [r0, #0]
{
 8006b28:	0005      	movs	r5, r0
 8006b2a:	b085      	sub	sp, #20
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006b2c:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006b2e:	039b      	lsls	r3, r3, #14
 8006b30:	d552      	bpl.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0xb4>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b32:	2280      	movs	r2, #128	@ 0x80
 8006b34:	4c5f      	ldr	r4, [pc, #380]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8006b36:	0552      	lsls	r2, r2, #21
 8006b38:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 8006b3a:	9000      	str	r0, [sp, #0]
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b3c:	4213      	tst	r3, r2
 8006b3e:	d108      	bne.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b40:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006b42:	4313      	orrs	r3, r2
 8006b44:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8006b46:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006b48:	4013      	ands	r3, r2
 8006b4a:	9303      	str	r3, [sp, #12]
 8006b4c:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	9300      	str	r3, [sp, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b52:	2780      	movs	r7, #128	@ 0x80
 8006b54:	4e58      	ldr	r6, [pc, #352]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8006b56:	007f      	lsls	r7, r7, #1
 8006b58:	6833      	ldr	r3, [r6, #0]
 8006b5a:	433b      	orrs	r3, r7
 8006b5c:	6033      	str	r3, [r6, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006b5e:	f7fe f99d 	bl	8004e9c <HAL_GetTick>
 8006b62:	9001      	str	r0, [sp, #4]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b64:	6833      	ldr	r3, [r6, #0]
 8006b66:	423b      	tst	r3, r7
 8006b68:	d028      	beq.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x98>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006b6a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8006b6c:	23c0      	movs	r3, #192	@ 0xc0
 8006b6e:	0010      	movs	r0, r2
 8006b70:	009b      	lsls	r3, r3, #2

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006b72:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8006b74:	4e51      	ldr	r6, [pc, #324]	@ (8006cbc <HAL_RCCEx_PeriphCLKConfig+0x198>)
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006b76:	4018      	ands	r0, r3
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006b78:	421a      	tst	r2, r3
 8006b7a:	d018      	beq.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8006b7c:	4281      	cmp	r1, r0
 8006b7e:	d016      	beq.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006b80:	2280      	movs	r2, #128	@ 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006b82:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 8006b84:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006b86:	0019      	movs	r1, r3
        __HAL_RCC_BACKUPRESET_FORCE();
 8006b88:	0252      	lsls	r2, r2, #9
 8006b8a:	4302      	orrs	r2, r0
 8006b8c:	65e2      	str	r2, [r4, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006b8e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8006b90:	484b      	ldr	r0, [pc, #300]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006b92:	4031      	ands	r1, r6
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006b94:	4002      	ands	r2, r0
 8006b96:	65e2      	str	r2, [r4, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006b98:	65e1      	str	r1, [r4, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006b9a:	07db      	lsls	r3, r3, #31
 8006b9c:	d507      	bpl.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b9e:	f7fe f97d 	bl	8004e9c <HAL_GetTick>
 8006ba2:	0007      	movs	r7, r0

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ba4:	2202      	movs	r2, #2
 8006ba6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006ba8:	4213      	tst	r3, r2
 8006baa:	d100      	bne.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8006bac:	e07a      	b.n	8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006bae:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006bb0:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8006bb2:	4033      	ands	r3, r6
 8006bb4:	4313      	orrs	r3, r2
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006bb6:	2000      	movs	r0, #0
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006bb8:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8006bba:	e006      	b.n	8006bca <HAL_RCCEx_PeriphCLKConfig+0xa6>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bbc:	f7fe f96e 	bl	8004e9c <HAL_GetTick>
 8006bc0:	9b01      	ldr	r3, [sp, #4]
 8006bc2:	1ac0      	subs	r0, r0, r3
 8006bc4:	2802      	cmp	r0, #2
 8006bc6:	d9cd      	bls.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x40>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006bc8:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006bca:	9b00      	ldr	r3, [sp, #0]
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d103      	bne.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0xb4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bd0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006bd2:	4a3c      	ldr	r2, [pc, #240]	@ (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8006bd4:	4013      	ands	r3, r2
 8006bd6:	63e3      	str	r3, [r4, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006bd8:	682b      	ldr	r3, [r5, #0]
 8006bda:	07da      	lsls	r2, r3, #31
 8006bdc:	d506      	bpl.n	8006bec <HAL_RCCEx_PeriphCLKConfig+0xc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006bde:	2403      	movs	r4, #3
 8006be0:	4934      	ldr	r1, [pc, #208]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8006be2:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8006be4:	43a2      	bics	r2, r4
 8006be6:	686c      	ldr	r4, [r5, #4]
 8006be8:	4322      	orrs	r2, r4
 8006bea:	654a      	str	r2, [r1, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006bec:	06da      	lsls	r2, r3, #27
 8006bee:	d506      	bpl.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0xda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006bf0:	4930      	ldr	r1, [pc, #192]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8006bf2:	4c35      	ldr	r4, [pc, #212]	@ (8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006bf4:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8006bf6:	4022      	ands	r2, r4
 8006bf8:	68ac      	ldr	r4, [r5, #8]
 8006bfa:	4322      	orrs	r2, r4
 8006bfc:	654a      	str	r2, [r1, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006bfe:	059a      	lsls	r2, r3, #22
 8006c00:	d506      	bpl.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006c02:	492c      	ldr	r1, [pc, #176]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8006c04:	4c31      	ldr	r4, [pc, #196]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006c06:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8006c08:	4022      	ands	r2, r4
 8006c0a:	696c      	ldr	r4, [r5, #20]
 8006c0c:	4322      	orrs	r2, r4
 8006c0e:	654a      	str	r2, [r1, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006c10:	055a      	lsls	r2, r3, #21
 8006c12:	d506      	bpl.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006c14:	4927      	ldr	r1, [pc, #156]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8006c16:	4c2e      	ldr	r4, [pc, #184]	@ (8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006c18:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8006c1a:	4022      	ands	r2, r4
 8006c1c:	69ac      	ldr	r4, [r5, #24]
 8006c1e:	4322      	orrs	r2, r4
 8006c20:	654a      	str	r2, [r1, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006c22:	069a      	lsls	r2, r3, #26
 8006c24:	d506      	bpl.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006c26:	4923      	ldr	r1, [pc, #140]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8006c28:	4c2a      	ldr	r4, [pc, #168]	@ (8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006c2a:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8006c2c:	4022      	ands	r2, r4
 8006c2e:	68ec      	ldr	r4, [r5, #12]
 8006c30:	4322      	orrs	r2, r4
 8006c32:	654a      	str	r2, [r1, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006c34:	045a      	lsls	r2, r3, #17
 8006c36:	d50f      	bpl.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006c38:	491e      	ldr	r1, [pc, #120]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8006c3a:	69ec      	ldr	r4, [r5, #28]
 8006c3c:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8006c3e:	0092      	lsls	r2, r2, #2
 8006c40:	0892      	lsrs	r2, r2, #2
 8006c42:	4322      	orrs	r2, r4
 8006c44:	654a      	str	r2, [r1, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8006c46:	2280      	movs	r2, #128	@ 0x80
 8006c48:	05d2      	lsls	r2, r2, #23
 8006c4a:	4294      	cmp	r4, r2
 8006c4c:	d104      	bne.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x134>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006c4e:	2280      	movs	r2, #128	@ 0x80
 8006c50:	68cc      	ldr	r4, [r1, #12]
 8006c52:	0252      	lsls	r2, r2, #9
 8006c54:	4322      	orrs	r2, r4
 8006c56:	60ca      	str	r2, [r1, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006c58:	029a      	lsls	r2, r3, #10
 8006c5a:	d50f      	bpl.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006c5c:	4915      	ldr	r1, [pc, #84]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8006c5e:	4e1e      	ldr	r6, [pc, #120]	@ (8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006c60:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8006c62:	6a2c      	ldr	r4, [r5, #32]
 8006c64:	4032      	ands	r2, r6
 8006c66:	4322      	orrs	r2, r4
 8006c68:	654a      	str	r2, [r1, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8006c6a:	2280      	movs	r2, #128	@ 0x80
 8006c6c:	03d2      	lsls	r2, r2, #15
 8006c6e:	4294      	cmp	r4, r2
 8006c70:	d104      	bne.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8006c72:	2280      	movs	r2, #128	@ 0x80
 8006c74:	68cc      	ldr	r4, [r1, #12]
 8006c76:	0452      	lsls	r2, r2, #17
 8006c78:	4322      	orrs	r2, r4
 8006c7a:	60ca      	str	r2, [r1, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8006c7c:	051b      	lsls	r3, r3, #20
 8006c7e:	d50f      	bpl.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8006c80:	4a0c      	ldr	r2, [pc, #48]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8006c82:	4c16      	ldr	r4, [pc, #88]	@ (8006cdc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c84:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8006c86:	6929      	ldr	r1, [r5, #16]
 8006c88:	4023      	ands	r3, r4
 8006c8a:	430b      	orrs	r3, r1
 8006c8c:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8006c8e:	2380      	movs	r3, #128	@ 0x80
 8006c90:	01db      	lsls	r3, r3, #7
 8006c92:	4299      	cmp	r1, r3
 8006c94:	d104      	bne.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006c96:	2380      	movs	r3, #128	@ 0x80
 8006c98:	68d1      	ldr	r1, [r2, #12]
 8006c9a:	025b      	lsls	r3, r3, #9
 8006c9c:	430b      	orrs	r3, r1
 8006c9e:	60d3      	str	r3, [r2, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 8006ca0:	b005      	add	sp, #20
 8006ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ca4:	f7fe f8fa 	bl	8004e9c <HAL_GetTick>
 8006ca8:	4b0d      	ldr	r3, [pc, #52]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006caa:	1bc0      	subs	r0, r0, r7
 8006cac:	4298      	cmp	r0, r3
 8006cae:	d800      	bhi.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 8006cb0:	e778      	b.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x80>
 8006cb2:	e789      	b.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8006cb4:	40021000 	.word	0x40021000
 8006cb8:	40007000 	.word	0x40007000
 8006cbc:	fffffcff 	.word	0xfffffcff
 8006cc0:	fffeffff 	.word	0xfffeffff
 8006cc4:	efffffff 	.word	0xefffffff
 8006cc8:	fffff3ff 	.word	0xfffff3ff
 8006ccc:	fff3ffff 	.word	0xfff3ffff
 8006cd0:	ffcfffff 	.word	0xffcfffff
 8006cd4:	ffffcfff 	.word	0xffffcfff
 8006cd8:	ffbfffff 	.word	0xffbfffff
 8006cdc:	ffff3fff 	.word	0xffff3fff
 8006ce0:	00001388 	.word	0x00001388

08006ce4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ce4:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ce6:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 8006ce8:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cea:	6a02      	ldr	r2, [r0, #32]
 8006cec:	43a2      	bics	r2, r4
 8006cee:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cf0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006cf2:	4a12      	ldr	r2, [pc, #72]	@ (8006d3c <TIM_OC1_SetConfig+0x58>)
  tmpccmrx = TIMx->CCMR1;
 8006cf4:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006cf6:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cf8:	680a      	ldr	r2, [r1, #0]
 8006cfa:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006cfc:	2202      	movs	r2, #2
 8006cfe:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d00:	688a      	ldr	r2, [r1, #8]
 8006d02:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d04:	4a0e      	ldr	r2, [pc, #56]	@ (8006d40 <TIM_OC1_SetConfig+0x5c>)
 8006d06:	4290      	cmp	r0, r2
 8006d08:	d005      	beq.n	8006d16 <TIM_OC1_SetConfig+0x32>
 8006d0a:	4a0e      	ldr	r2, [pc, #56]	@ (8006d44 <TIM_OC1_SetConfig+0x60>)
 8006d0c:	4290      	cmp	r0, r2
 8006d0e:	d002      	beq.n	8006d16 <TIM_OC1_SetConfig+0x32>
 8006d10:	4a0d      	ldr	r2, [pc, #52]	@ (8006d48 <TIM_OC1_SetConfig+0x64>)
 8006d12:	4290      	cmp	r0, r2
 8006d14:	d10b      	bne.n	8006d2e <TIM_OC1_SetConfig+0x4a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006d16:	2208      	movs	r2, #8
 8006d18:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006d1a:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d1c:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8006d1e:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d20:	2204      	movs	r2, #4
 8006d22:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006d24:	4a09      	ldr	r2, [pc, #36]	@ (8006d4c <TIM_OC1_SetConfig+0x68>)
 8006d26:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d28:	694c      	ldr	r4, [r1, #20]
 8006d2a:	4334      	orrs	r4, r6
 8006d2c:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d2e:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006d30:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006d32:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8006d34:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d36:	6203      	str	r3, [r0, #32]
}
 8006d38:	bd70      	pop	{r4, r5, r6, pc}
 8006d3a:	46c0      	nop			@ (mov r8, r8)
 8006d3c:	fffeff8c 	.word	0xfffeff8c
 8006d40:	40012c00 	.word	0x40012c00
 8006d44:	40014400 	.word	0x40014400
 8006d48:	40014800 	.word	0x40014800
 8006d4c:	fffffcff 	.word	0xfffffcff

08006d50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d50:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d52:	4a17      	ldr	r2, [pc, #92]	@ (8006db0 <TIM_OC3_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 8006d54:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d56:	6a03      	ldr	r3, [r0, #32]
 8006d58:	4013      	ands	r3, r2
 8006d5a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d5c:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d5e:	4b15      	ldr	r3, [pc, #84]	@ (8006db4 <TIM_OC3_SetConfig+0x64>)
  tmpccmrx = TIMx->CCMR2;
 8006d60:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d62:	401c      	ands	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d64:	680b      	ldr	r3, [r1, #0]
 8006d66:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d68:	4b13      	ldr	r3, [pc, #76]	@ (8006db8 <TIM_OC3_SetConfig+0x68>)
 8006d6a:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d6c:	688b      	ldr	r3, [r1, #8]
 8006d6e:	021b      	lsls	r3, r3, #8
 8006d70:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d72:	4d12      	ldr	r5, [pc, #72]	@ (8006dbc <TIM_OC3_SetConfig+0x6c>)
 8006d74:	42a8      	cmp	r0, r5
 8006d76:	d10e      	bne.n	8006d96 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d78:	4d11      	ldr	r5, [pc, #68]	@ (8006dc0 <TIM_OC3_SetConfig+0x70>)
 8006d7a:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d7c:	68cb      	ldr	r3, [r1, #12]
 8006d7e:	021b      	lsls	r3, r3, #8
 8006d80:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d82:	4d10      	ldr	r5, [pc, #64]	@ (8006dc4 <TIM_OC3_SetConfig+0x74>)
 8006d84:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d86:	4d10      	ldr	r5, [pc, #64]	@ (8006dc8 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d88:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d8a:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d8c:	694a      	ldr	r2, [r1, #20]
 8006d8e:	4332      	orrs	r2, r6
 8006d90:	0112      	lsls	r2, r2, #4
 8006d92:	432a      	orrs	r2, r5
 8006d94:	e005      	b.n	8006da2 <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d96:	4d0d      	ldr	r5, [pc, #52]	@ (8006dcc <TIM_OC3_SetConfig+0x7c>)
 8006d98:	42a8      	cmp	r0, r5
 8006d9a:	d0f4      	beq.n	8006d86 <TIM_OC3_SetConfig+0x36>
 8006d9c:	4d0c      	ldr	r5, [pc, #48]	@ (8006dd0 <TIM_OC3_SetConfig+0x80>)
 8006d9e:	42a8      	cmp	r0, r5
 8006da0:	d0f1      	beq.n	8006d86 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006da2:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006da4:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006da6:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8006da8:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006daa:	6203      	str	r3, [r0, #32]
}
 8006dac:	bd70      	pop	{r4, r5, r6, pc}
 8006dae:	46c0      	nop			@ (mov r8, r8)
 8006db0:	fffffeff 	.word	0xfffffeff
 8006db4:	fffeff8c 	.word	0xfffeff8c
 8006db8:	fffffdff 	.word	0xfffffdff
 8006dbc:	40012c00 	.word	0x40012c00
 8006dc0:	fffff7ff 	.word	0xfffff7ff
 8006dc4:	fffffbff 	.word	0xfffffbff
 8006dc8:	ffffcfff 	.word	0xffffcfff
 8006dcc:	40014400 	.word	0x40014400
 8006dd0:	40014800 	.word	0x40014800

08006dd4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006dd4:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006dd6:	4a12      	ldr	r2, [pc, #72]	@ (8006e20 <TIM_OC4_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 8006dd8:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006dda:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ddc:	4d11      	ldr	r5, [pc, #68]	@ (8006e24 <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006dde:	4013      	ands	r3, r2
 8006de0:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8006de2:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8006de4:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006de6:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006de8:	680d      	ldr	r5, [r1, #0]
 8006dea:	022d      	lsls	r5, r5, #8
 8006dec:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006dee:	4a0e      	ldr	r2, [pc, #56]	@ (8006e28 <TIM_OC4_SetConfig+0x54>)
 8006df0:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006df2:	688a      	ldr	r2, [r1, #8]
 8006df4:	0312      	lsls	r2, r2, #12
 8006df6:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006df8:	4c0c      	ldr	r4, [pc, #48]	@ (8006e2c <TIM_OC4_SetConfig+0x58>)
 8006dfa:	42a0      	cmp	r0, r4
 8006dfc:	d005      	beq.n	8006e0a <TIM_OC4_SetConfig+0x36>
 8006dfe:	4c0c      	ldr	r4, [pc, #48]	@ (8006e30 <TIM_OC4_SetConfig+0x5c>)
 8006e00:	42a0      	cmp	r0, r4
 8006e02:	d002      	beq.n	8006e0a <TIM_OC4_SetConfig+0x36>
 8006e04:	4c0b      	ldr	r4, [pc, #44]	@ (8006e34 <TIM_OC4_SetConfig+0x60>)
 8006e06:	42a0      	cmp	r0, r4
 8006e08:	d104      	bne.n	8006e14 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e0a:	4c0b      	ldr	r4, [pc, #44]	@ (8006e38 <TIM_OC4_SetConfig+0x64>)
 8006e0c:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e0e:	694b      	ldr	r3, [r1, #20]
 8006e10:	019b      	lsls	r3, r3, #6
 8006e12:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e14:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e16:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006e18:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8006e1a:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e1c:	6202      	str	r2, [r0, #32]
}
 8006e1e:	bd30      	pop	{r4, r5, pc}
 8006e20:	ffffefff 	.word	0xffffefff
 8006e24:	feff8cff 	.word	0xfeff8cff
 8006e28:	ffffdfff 	.word	0xffffdfff
 8006e2c:	40012c00 	.word	0x40012c00
 8006e30:	40014400 	.word	0x40014400
 8006e34:	40014800 	.word	0x40014800
 8006e38:	ffffbfff 	.word	0xffffbfff

08006e3c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e3c:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e3e:	6a06      	ldr	r6, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006e40:	4c10      	ldr	r4, [pc, #64]	@ (8006e84 <TIM_OC5_SetConfig+0x48>)
 8006e42:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006e44:	4a10      	ldr	r2, [pc, #64]	@ (8006e88 <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006e46:	4023      	ands	r3, r4
 8006e48:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8006e4a:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 8006e4c:	6d45      	ldr	r5, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006e4e:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e50:	680a      	ldr	r2, [r1, #0]
 8006e52:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006e54:	4a0d      	ldr	r2, [pc, #52]	@ (8006e8c <TIM_OC5_SetConfig+0x50>)
 8006e56:	4016      	ands	r6, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006e58:	688a      	ldr	r2, [r1, #8]
 8006e5a:	0412      	lsls	r2, r2, #16
 8006e5c:	4332      	orrs	r2, r6

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e5e:	4e0c      	ldr	r6, [pc, #48]	@ (8006e90 <TIM_OC5_SetConfig+0x54>)
 8006e60:	42b0      	cmp	r0, r6
 8006e62:	d005      	beq.n	8006e70 <TIM_OC5_SetConfig+0x34>
 8006e64:	4e0b      	ldr	r6, [pc, #44]	@ (8006e94 <TIM_OC5_SetConfig+0x58>)
 8006e66:	42b0      	cmp	r0, r6
 8006e68:	d002      	beq.n	8006e70 <TIM_OC5_SetConfig+0x34>
 8006e6a:	4e0b      	ldr	r6, [pc, #44]	@ (8006e98 <TIM_OC5_SetConfig+0x5c>)
 8006e6c:	42b0      	cmp	r0, r6
 8006e6e:	d103      	bne.n	8006e78 <TIM_OC5_SetConfig+0x3c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006e70:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006e72:	694b      	ldr	r3, [r1, #20]
 8006e74:	021b      	lsls	r3, r3, #8
 8006e76:	4323      	orrs	r3, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e78:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006e7a:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 8006e7c:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 8006e7e:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e80:	6202      	str	r2, [r0, #32]
}
 8006e82:	bd70      	pop	{r4, r5, r6, pc}
 8006e84:	fffeffff 	.word	0xfffeffff
 8006e88:	fffeff8f 	.word	0xfffeff8f
 8006e8c:	fffdffff 	.word	0xfffdffff
 8006e90:	40012c00 	.word	0x40012c00
 8006e94:	40014400 	.word	0x40014400
 8006e98:	40014800 	.word	0x40014800

08006e9c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e9c:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006e9e:	4a12      	ldr	r2, [pc, #72]	@ (8006ee8 <TIM_OC6_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 8006ea0:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006ea2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006ea4:	4d11      	ldr	r5, [pc, #68]	@ (8006eec <TIM_OC6_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006ea6:	4013      	ands	r3, r2
 8006ea8:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8006eaa:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 8006eac:	6d42      	ldr	r2, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006eae:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006eb0:	680d      	ldr	r5, [r1, #0]
 8006eb2:	022d      	lsls	r5, r5, #8
 8006eb4:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006eb6:	4a0e      	ldr	r2, [pc, #56]	@ (8006ef0 <TIM_OC6_SetConfig+0x54>)
 8006eb8:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006eba:	688a      	ldr	r2, [r1, #8]
 8006ebc:	0512      	lsls	r2, r2, #20
 8006ebe:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ec0:	4c0c      	ldr	r4, [pc, #48]	@ (8006ef4 <TIM_OC6_SetConfig+0x58>)
 8006ec2:	42a0      	cmp	r0, r4
 8006ec4:	d005      	beq.n	8006ed2 <TIM_OC6_SetConfig+0x36>
 8006ec6:	4c0c      	ldr	r4, [pc, #48]	@ (8006ef8 <TIM_OC6_SetConfig+0x5c>)
 8006ec8:	42a0      	cmp	r0, r4
 8006eca:	d002      	beq.n	8006ed2 <TIM_OC6_SetConfig+0x36>
 8006ecc:	4c0b      	ldr	r4, [pc, #44]	@ (8006efc <TIM_OC6_SetConfig+0x60>)
 8006ece:	42a0      	cmp	r0, r4
 8006ed0:	d104      	bne.n	8006edc <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006ed2:	4c0b      	ldr	r4, [pc, #44]	@ (8006f00 <TIM_OC6_SetConfig+0x64>)
 8006ed4:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006ed6:	694b      	ldr	r3, [r1, #20]
 8006ed8:	029b      	lsls	r3, r3, #10
 8006eda:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006edc:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006ede:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 8006ee0:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8006ee2:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ee4:	6202      	str	r2, [r0, #32]
}
 8006ee6:	bd30      	pop	{r4, r5, pc}
 8006ee8:	ffefffff 	.word	0xffefffff
 8006eec:	feff8fff 	.word	0xfeff8fff
 8006ef0:	ffdfffff 	.word	0xffdfffff
 8006ef4:	40012c00 	.word	0x40012c00
 8006ef8:	40014400 	.word	0x40014400
 8006efc:	40014800 	.word	0x40014800
 8006f00:	fffbffff 	.word	0xfffbffff

08006f04 <HAL_TIM_OC_MspInit>:
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
 8006f04:	4770      	bx	lr

08006f06 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8006f06:	4770      	bx	lr

08006f08 <HAL_TIM_IC_MspInit>:
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
 8006f08:	4770      	bx	lr

08006f0a <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 8006f0a:	4770      	bx	lr

08006f0c <HAL_TIM_PeriodElapsedHalfCpltCallback>:
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
 8006f0c:	4770      	bx	lr

08006f0e <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8006f0e:	4770      	bx	lr

08006f10 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8006f10:	4770      	bx	lr

08006f12 <HAL_TIM_IC_CaptureHalfCpltCallback>:
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
 8006f12:	4770      	bx	lr

08006f14 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8006f14:	4770      	bx	lr

08006f16 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
 8006f16:	4770      	bx	lr

08006f18 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8006f18:	4770      	bx	lr

08006f1a <HAL_TIM_TriggerHalfCpltCallback>:
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
 8006f1a:	4770      	bx	lr

08006f1c <HAL_TIM_ErrorCallback>:
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
 8006f1c:	4770      	bx	lr
	...

08006f20 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006f20:	0001      	movs	r1, r0
{
 8006f22:	0003      	movs	r3, r0
    return HAL_ERROR;
 8006f24:	2001      	movs	r0, #1
{
 8006f26:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 8006f28:	313d      	adds	r1, #61	@ 0x3d
 8006f2a:	780c      	ldrb	r4, [r1, #0]
 8006f2c:	b2e2      	uxtb	r2, r4
 8006f2e:	4284      	cmp	r4, r0
 8006f30:	d119      	bne.n	8006f66 <HAL_TIM_Base_Start+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 8006f32:	1800      	adds	r0, r0, r0
 8006f34:	7008      	strb	r0, [r1, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	490c      	ldr	r1, [pc, #48]	@ (8006f6c <HAL_TIM_Base_Start+0x4c>)
 8006f3a:	428b      	cmp	r3, r1
 8006f3c:	d006      	beq.n	8006f4c <HAL_TIM_Base_Start+0x2c>
 8006f3e:	2180      	movs	r1, #128	@ 0x80
 8006f40:	05c9      	lsls	r1, r1, #23
 8006f42:	428b      	cmp	r3, r1
 8006f44:	d002      	beq.n	8006f4c <HAL_TIM_Base_Start+0x2c>
 8006f46:	490a      	ldr	r1, [pc, #40]	@ (8006f70 <HAL_TIM_Base_Start+0x50>)
 8006f48:	428b      	cmp	r3, r1
 8006f4a:	d10d      	bne.n	8006f68 <HAL_TIM_Base_Start+0x48>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f4c:	689a      	ldr	r2, [r3, #8]
 8006f4e:	4909      	ldr	r1, [pc, #36]	@ (8006f74 <HAL_TIM_Base_Start+0x54>)
 8006f50:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f52:	2a06      	cmp	r2, #6
 8006f54:	d006      	beq.n	8006f64 <HAL_TIM_Base_Start+0x44>
 8006f56:	3907      	subs	r1, #7
 8006f58:	428a      	cmp	r2, r1
 8006f5a:	d003      	beq.n	8006f64 <HAL_TIM_Base_Start+0x44>
      __HAL_TIM_ENABLE(htim);
 8006f5c:	2201      	movs	r2, #1
 8006f5e:	6819      	ldr	r1, [r3, #0]
 8006f60:	430a      	orrs	r2, r1
 8006f62:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8006f64:	2000      	movs	r0, #0
}
 8006f66:	bd10      	pop	{r4, pc}
    __HAL_TIM_ENABLE(htim);
 8006f68:	6819      	ldr	r1, [r3, #0]
 8006f6a:	e7f9      	b.n	8006f60 <HAL_TIM_Base_Start+0x40>
 8006f6c:	40012c00 	.word	0x40012c00
 8006f70:	40000400 	.word	0x40000400
 8006f74:	00010007 	.word	0x00010007

08006f78 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006f78:	0001      	movs	r1, r0
{
 8006f7a:	0003      	movs	r3, r0
    return HAL_ERROR;
 8006f7c:	2001      	movs	r0, #1
{
 8006f7e:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 8006f80:	313d      	adds	r1, #61	@ 0x3d
 8006f82:	780c      	ldrb	r4, [r1, #0]
 8006f84:	b2e2      	uxtb	r2, r4
 8006f86:	4284      	cmp	r4, r0
 8006f88:	d11c      	bne.n	8006fc4 <HAL_TIM_Base_Start_IT+0x4c>
  htim->State = HAL_TIM_STATE_BUSY;
 8006f8a:	1800      	adds	r0, r0, r0
 8006f8c:	7008      	strb	r0, [r1, #0]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	68d9      	ldr	r1, [r3, #12]
 8006f92:	4311      	orrs	r1, r2
 8006f94:	60d9      	str	r1, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f96:	490d      	ldr	r1, [pc, #52]	@ (8006fcc <HAL_TIM_Base_Start_IT+0x54>)
 8006f98:	428b      	cmp	r3, r1
 8006f9a:	d006      	beq.n	8006faa <HAL_TIM_Base_Start_IT+0x32>
 8006f9c:	2180      	movs	r1, #128	@ 0x80
 8006f9e:	05c9      	lsls	r1, r1, #23
 8006fa0:	428b      	cmp	r3, r1
 8006fa2:	d002      	beq.n	8006faa <HAL_TIM_Base_Start_IT+0x32>
 8006fa4:	490a      	ldr	r1, [pc, #40]	@ (8006fd0 <HAL_TIM_Base_Start_IT+0x58>)
 8006fa6:	428b      	cmp	r3, r1
 8006fa8:	d10d      	bne.n	8006fc6 <HAL_TIM_Base_Start_IT+0x4e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006faa:	689a      	ldr	r2, [r3, #8]
 8006fac:	4909      	ldr	r1, [pc, #36]	@ (8006fd4 <HAL_TIM_Base_Start_IT+0x5c>)
 8006fae:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fb0:	2a06      	cmp	r2, #6
 8006fb2:	d006      	beq.n	8006fc2 <HAL_TIM_Base_Start_IT+0x4a>
 8006fb4:	3907      	subs	r1, #7
 8006fb6:	428a      	cmp	r2, r1
 8006fb8:	d003      	beq.n	8006fc2 <HAL_TIM_Base_Start_IT+0x4a>
      __HAL_TIM_ENABLE(htim);
 8006fba:	2201      	movs	r2, #1
 8006fbc:	6819      	ldr	r1, [r3, #0]
 8006fbe:	430a      	orrs	r2, r1
 8006fc0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8006fc2:	2000      	movs	r0, #0
}
 8006fc4:	bd10      	pop	{r4, pc}
    __HAL_TIM_ENABLE(htim);
 8006fc6:	6819      	ldr	r1, [r3, #0]
 8006fc8:	e7f9      	b.n	8006fbe <HAL_TIM_Base_Start_IT+0x46>
 8006fca:	46c0      	nop			@ (mov r8, r8)
 8006fcc:	40012c00 	.word	0x40012c00
 8006fd0:	40000400 	.word	0x40000400
 8006fd4:	00010007 	.word	0x00010007

08006fd8 <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006fd8:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 8006fda:	6803      	ldr	r3, [r0, #0]
{
 8006fdc:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8006fde:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006fe0:	691e      	ldr	r6, [r3, #16]
{
 8006fe2:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006fe4:	4216      	tst	r6, r2
 8006fe6:	d010      	beq.n	800700a <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006fe8:	4215      	tst	r5, r2
 8006fea:	d00e      	beq.n	800700a <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006fec:	3a05      	subs	r2, #5
 8006fee:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ff0:	3204      	adds	r2, #4
 8006ff2:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ff4:	699b      	ldr	r3, [r3, #24]
 8006ff6:	079b      	lsls	r3, r3, #30
 8006ff8:	d100      	bne.n	8006ffc <HAL_TIM_IRQHandler+0x24>
 8006ffa:	e090      	b.n	800711e <HAL_TIM_IRQHandler+0x146>
          htim->IC_CaptureCallback(htim);
 8006ffc:	0003      	movs	r3, r0
 8006ffe:	3394      	adds	r3, #148	@ 0x94
          htim->PWM_PulseFinishedCallback(htim);
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	0020      	movs	r0, r4
 8007004:	4798      	blx	r3
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007006:	2300      	movs	r3, #0
 8007008:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800700a:	2304      	movs	r3, #4
 800700c:	421e      	tst	r6, r3
 800700e:	d014      	beq.n	800703a <HAL_TIM_IRQHandler+0x62>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007010:	421d      	tst	r5, r3
 8007012:	d012      	beq.n	800703a <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007014:	2205      	movs	r2, #5
 8007016:	6823      	ldr	r3, [r4, #0]
 8007018:	4252      	negs	r2, r2
 800701a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800701c:	3207      	adds	r2, #7
 800701e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007020:	699a      	ldr	r2, [r3, #24]
 8007022:	23c0      	movs	r3, #192	@ 0xc0
 8007024:	009b      	lsls	r3, r3, #2
 8007026:	421a      	tst	r2, r3
 8007028:	d100      	bne.n	800702c <HAL_TIM_IRQHandler+0x54>
 800702a:	e07f      	b.n	800712c <HAL_TIM_IRQHandler+0x154>
        htim->IC_CaptureCallback(htim);
 800702c:	0023      	movs	r3, r4
 800702e:	3394      	adds	r3, #148	@ 0x94
        htim->PWM_PulseFinishedCallback(htim);
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	0020      	movs	r0, r4
 8007034:	4798      	blx	r3
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007036:	2300      	movs	r3, #0
 8007038:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800703a:	2308      	movs	r3, #8
 800703c:	421e      	tst	r6, r3
 800703e:	d012      	beq.n	8007066 <HAL_TIM_IRQHandler+0x8e>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007040:	421d      	tst	r5, r3
 8007042:	d010      	beq.n	8007066 <HAL_TIM_IRQHandler+0x8e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007044:	2209      	movs	r2, #9
 8007046:	6823      	ldr	r3, [r4, #0]
 8007048:	4252      	negs	r2, r2
 800704a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800704c:	320d      	adds	r2, #13
 800704e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007050:	69db      	ldr	r3, [r3, #28]
 8007052:	079b      	lsls	r3, r3, #30
 8007054:	d100      	bne.n	8007058 <HAL_TIM_IRQHandler+0x80>
 8007056:	e071      	b.n	800713c <HAL_TIM_IRQHandler+0x164>
        htim->IC_CaptureCallback(htim);
 8007058:	0023      	movs	r3, r4
 800705a:	3394      	adds	r3, #148	@ 0x94
        htim->PWM_PulseFinishedCallback(htim);
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	0020      	movs	r0, r4
 8007060:	4798      	blx	r3
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007062:	2300      	movs	r3, #0
 8007064:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007066:	2310      	movs	r3, #16
 8007068:	421e      	tst	r6, r3
 800706a:	d013      	beq.n	8007094 <HAL_TIM_IRQHandler+0xbc>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800706c:	421d      	tst	r5, r3
 800706e:	d011      	beq.n	8007094 <HAL_TIM_IRQHandler+0xbc>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007070:	2211      	movs	r2, #17
 8007072:	6823      	ldr	r3, [r4, #0]
 8007074:	4252      	negs	r2, r2
 8007076:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007078:	3219      	adds	r2, #25
 800707a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800707c:	69da      	ldr	r2, [r3, #28]
 800707e:	23c0      	movs	r3, #192	@ 0xc0
 8007080:	009b      	lsls	r3, r3, #2
 8007082:	421a      	tst	r2, r3
 8007084:	d062      	beq.n	800714c <HAL_TIM_IRQHandler+0x174>
        htim->IC_CaptureCallback(htim);
 8007086:	0023      	movs	r3, r4
 8007088:	3394      	adds	r3, #148	@ 0x94
        htim->PWM_PulseFinishedCallback(htim);
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	0020      	movs	r0, r4
 800708e:	4798      	blx	r3
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007090:	2300      	movs	r3, #0
 8007092:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007094:	2301      	movs	r3, #1
 8007096:	421e      	tst	r6, r3
 8007098:	d00a      	beq.n	80070b0 <HAL_TIM_IRQHandler+0xd8>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800709a:	421d      	tst	r5, r3
 800709c:	d008      	beq.n	80070b0 <HAL_TIM_IRQHandler+0xd8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800709e:	2202      	movs	r2, #2
 80070a0:	6823      	ldr	r3, [r4, #0]
 80070a2:	4252      	negs	r2, r2
 80070a4:	611a      	str	r2, [r3, #16]
      htim->PeriodElapsedCallback(htim);
 80070a6:	0023      	movs	r3, r4
 80070a8:	3308      	adds	r3, #8
 80070aa:	0020      	movs	r0, r4
 80070ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070ae:	4798      	blx	r3
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80070b0:	2382      	movs	r3, #130	@ 0x82
 80070b2:	019b      	lsls	r3, r3, #6
 80070b4:	421e      	tst	r6, r3
 80070b6:	d009      	beq.n	80070cc <HAL_TIM_IRQHandler+0xf4>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80070b8:	062b      	lsls	r3, r5, #24
 80070ba:	d507      	bpl.n	80070cc <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80070bc:	6823      	ldr	r3, [r4, #0]
 80070be:	4a27      	ldr	r2, [pc, #156]	@ (800715c <HAL_TIM_IRQHandler+0x184>)
      htim->BreakCallback(htim);
 80070c0:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80070c2:	611a      	str	r2, [r3, #16]
      htim->BreakCallback(htim);
 80070c4:	0023      	movs	r3, r4
 80070c6:	33b4      	adds	r3, #180	@ 0xb4
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4798      	blx	r3
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80070cc:	05f3      	lsls	r3, r6, #23
 80070ce:	d509      	bpl.n	80070e4 <HAL_TIM_IRQHandler+0x10c>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80070d0:	062b      	lsls	r3, r5, #24
 80070d2:	d507      	bpl.n	80070e4 <HAL_TIM_IRQHandler+0x10c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80070d4:	6823      	ldr	r3, [r4, #0]
 80070d6:	4a22      	ldr	r2, [pc, #136]	@ (8007160 <HAL_TIM_IRQHandler+0x188>)
      htim->Break2Callback(htim);
 80070d8:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80070da:	611a      	str	r2, [r3, #16]
      htim->Break2Callback(htim);
 80070dc:	0023      	movs	r3, r4
 80070de:	33b8      	adds	r3, #184	@ 0xb8
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4798      	blx	r3
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80070e4:	2340      	movs	r3, #64	@ 0x40
 80070e6:	421e      	tst	r6, r3
 80070e8:	d00a      	beq.n	8007100 <HAL_TIM_IRQHandler+0x128>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80070ea:	421d      	tst	r5, r3
 80070ec:	d008      	beq.n	8007100 <HAL_TIM_IRQHandler+0x128>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80070ee:	2241      	movs	r2, #65	@ 0x41
 80070f0:	6823      	ldr	r3, [r4, #0]
 80070f2:	4252      	negs	r2, r2
 80070f4:	611a      	str	r2, [r3, #16]
      htim->TriggerCallback(htim);
 80070f6:	0023      	movs	r3, r4
 80070f8:	338c      	adds	r3, #140	@ 0x8c
 80070fa:	0020      	movs	r0, r4
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4798      	blx	r3
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007100:	2320      	movs	r3, #32
 8007102:	421e      	tst	r6, r3
 8007104:	d00a      	beq.n	800711c <HAL_TIM_IRQHandler+0x144>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007106:	421d      	tst	r5, r3
 8007108:	d008      	beq.n	800711c <HAL_TIM_IRQHandler+0x144>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800710a:	2221      	movs	r2, #33	@ 0x21
 800710c:	6823      	ldr	r3, [r4, #0]
 800710e:	4252      	negs	r2, r2
 8007110:	611a      	str	r2, [r3, #16]
      htim->CommutationCallback(htim);
 8007112:	0023      	movs	r3, r4
 8007114:	33ac      	adds	r3, #172	@ 0xac
 8007116:	0020      	movs	r0, r4
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4798      	blx	r3
}
 800711c:	bd70      	pop	{r4, r5, r6, pc}
          htim->OC_DelayElapsedCallback(htim);
 800711e:	0003      	movs	r3, r0
 8007120:	339c      	adds	r3, #156	@ 0x9c
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8007126:	0023      	movs	r3, r4
 8007128:	33a0      	adds	r3, #160	@ 0xa0
 800712a:	e769      	b.n	8007000 <HAL_TIM_IRQHandler+0x28>
        htim->OC_DelayElapsedCallback(htim);
 800712c:	0023      	movs	r3, r4
 800712e:	339c      	adds	r3, #156	@ 0x9c
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	0020      	movs	r0, r4
 8007134:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007136:	0023      	movs	r3, r4
 8007138:	33a0      	adds	r3, #160	@ 0xa0
 800713a:	e779      	b.n	8007030 <HAL_TIM_IRQHandler+0x58>
        htim->OC_DelayElapsedCallback(htim);
 800713c:	0023      	movs	r3, r4
 800713e:	339c      	adds	r3, #156	@ 0x9c
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	0020      	movs	r0, r4
 8007144:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007146:	0023      	movs	r3, r4
 8007148:	33a0      	adds	r3, #160	@ 0xa0
 800714a:	e787      	b.n	800705c <HAL_TIM_IRQHandler+0x84>
        htim->OC_DelayElapsedCallback(htim);
 800714c:	0023      	movs	r3, r4
 800714e:	339c      	adds	r3, #156	@ 0x9c
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	0020      	movs	r0, r4
 8007154:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007156:	0023      	movs	r3, r4
 8007158:	33a0      	adds	r3, #160	@ 0xa0
 800715a:	e796      	b.n	800708a <HAL_TIM_IRQHandler+0xb2>
 800715c:	ffffdf7f 	.word	0xffffdf7f
 8007160:	fffffeff 	.word	0xfffffeff

08007164 <HAL_TIM_ReadCapturedValue>:
  switch (Channel)
 8007164:	2908      	cmp	r1, #8
 8007166:	d011      	beq.n	800718c <HAL_TIM_ReadCapturedValue+0x28>
 8007168:	d805      	bhi.n	8007176 <HAL_TIM_ReadCapturedValue+0x12>
 800716a:	2900      	cmp	r1, #0
 800716c:	d008      	beq.n	8007180 <HAL_TIM_ReadCapturedValue+0x1c>
 800716e:	2904      	cmp	r1, #4
 8007170:	d009      	beq.n	8007186 <HAL_TIM_ReadCapturedValue+0x22>
 8007172:	2000      	movs	r0, #0
}
 8007174:	4770      	bx	lr
  switch (Channel)
 8007176:	290c      	cmp	r1, #12
 8007178:	d1fb      	bne.n	8007172 <HAL_TIM_ReadCapturedValue+0xe>
      tmpreg =   htim->Instance->CCR4;
 800717a:	6803      	ldr	r3, [r0, #0]
 800717c:	6c18      	ldr	r0, [r3, #64]	@ 0x40
  return tmpreg;
 800717e:	e7f9      	b.n	8007174 <HAL_TIM_ReadCapturedValue+0x10>
      tmpreg =  htim->Instance->CCR1;
 8007180:	6803      	ldr	r3, [r0, #0]
 8007182:	6b58      	ldr	r0, [r3, #52]	@ 0x34
      break;
 8007184:	e7f6      	b.n	8007174 <HAL_TIM_ReadCapturedValue+0x10>
      tmpreg =   htim->Instance->CCR2;
 8007186:	6803      	ldr	r3, [r0, #0]
 8007188:	6b98      	ldr	r0, [r3, #56]	@ 0x38
      break;
 800718a:	e7f3      	b.n	8007174 <HAL_TIM_ReadCapturedValue+0x10>
      tmpreg =   htim->Instance->CCR3;
 800718c:	6803      	ldr	r3, [r0, #0]
 800718e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
      break;
 8007190:	e7f0      	b.n	8007174 <HAL_TIM_ReadCapturedValue+0x10>

08007192 <HAL_TIM_RegisterCallback>:
{
 8007192:	0003      	movs	r3, r0
 8007194:	b530      	push	{r4, r5, lr}
 8007196:	0008      	movs	r0, r1
    return HAL_ERROR;
 8007198:	2101      	movs	r1, #1
  if (pCallback == NULL)
 800719a:	2a00      	cmp	r2, #0
 800719c:	d01d      	beq.n	80071da <HAL_TIM_RegisterCallback+0x48>
  if (htim->State == HAL_TIM_STATE_READY)
 800719e:	001c      	movs	r4, r3
 80071a0:	343d      	adds	r4, #61	@ 0x3d
 80071a2:	7825      	ldrb	r5, [r4, #0]
 80071a4:	b2e9      	uxtb	r1, r5
 80071a6:	2d01      	cmp	r5, #1
 80071a8:	d131      	bne.n	800720e <HAL_TIM_RegisterCallback+0x7c>
    switch (CallbackID)
 80071aa:	281b      	cmp	r0, #27
 80071ac:	d815      	bhi.n	80071da <HAL_TIM_RegisterCallback+0x48>
 80071ae:	f7f8 ffb5 	bl	800011c <__gnu_thumb1_case_uqi>
 80071b2:	3f3d      	.short	0x3f3d
 80071b4:	47454341 	.word	0x47454341
 80071b8:	4f4d4b49 	.word	0x4f4d4b49
 80071bc:	550f5351 	.word	0x550f5351
 80071c0:	1816110e 	.word	0x1816110e
 80071c4:	201e1c1a 	.word	0x201e1c1a
 80071c8:	28262422 	.word	0x28262422
 80071cc:	2c2a      	.short	0x2c2a
        htim->PeriodElapsedCallback                = pCallback;
 80071ce:	3308      	adds	r3, #8
        htim->HallSensor_MspDeInitCallback = pCallback;
 80071d0:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 80071d2:	e001      	b.n	80071d8 <HAL_TIM_RegisterCallback+0x46>
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 80071d4:	3388      	adds	r3, #136	@ 0x88
        htim->Break2Callback                       = pCallback;
 80071d6:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071d8:	2100      	movs	r1, #0
}
 80071da:	0008      	movs	r0, r1
 80071dc:	bd30      	pop	{r4, r5, pc}
        htim->TriggerCallback                      = pCallback;
 80071de:	338c      	adds	r3, #140	@ 0x8c
 80071e0:	e7f9      	b.n	80071d6 <HAL_TIM_RegisterCallback+0x44>
        htim->TriggerHalfCpltCallback              = pCallback;
 80071e2:	3390      	adds	r3, #144	@ 0x90
 80071e4:	e7f7      	b.n	80071d6 <HAL_TIM_RegisterCallback+0x44>
        htim->IC_CaptureCallback                   = pCallback;
 80071e6:	3394      	adds	r3, #148	@ 0x94
 80071e8:	e7f5      	b.n	80071d6 <HAL_TIM_RegisterCallback+0x44>
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 80071ea:	3398      	adds	r3, #152	@ 0x98
 80071ec:	e7f3      	b.n	80071d6 <HAL_TIM_RegisterCallback+0x44>
        htim->OC_DelayElapsedCallback              = pCallback;
 80071ee:	339c      	adds	r3, #156	@ 0x9c
 80071f0:	e7f1      	b.n	80071d6 <HAL_TIM_RegisterCallback+0x44>
        htim->PWM_PulseFinishedCallback            = pCallback;
 80071f2:	33a0      	adds	r3, #160	@ 0xa0
 80071f4:	e7ef      	b.n	80071d6 <HAL_TIM_RegisterCallback+0x44>
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 80071f6:	33a4      	adds	r3, #164	@ 0xa4
 80071f8:	e7ed      	b.n	80071d6 <HAL_TIM_RegisterCallback+0x44>
        htim->ErrorCallback                        = pCallback;
 80071fa:	33a8      	adds	r3, #168	@ 0xa8
 80071fc:	e7eb      	b.n	80071d6 <HAL_TIM_RegisterCallback+0x44>
        htim->CommutationCallback                  = pCallback;
 80071fe:	33ac      	adds	r3, #172	@ 0xac
 8007200:	e7e9      	b.n	80071d6 <HAL_TIM_RegisterCallback+0x44>
        htim->CommutationHalfCpltCallback          = pCallback;
 8007202:	33b0      	adds	r3, #176	@ 0xb0
 8007204:	e7e7      	b.n	80071d6 <HAL_TIM_RegisterCallback+0x44>
        htim->BreakCallback                        = pCallback;
 8007206:	33b4      	adds	r3, #180	@ 0xb4
 8007208:	e7e5      	b.n	80071d6 <HAL_TIM_RegisterCallback+0x44>
        htim->Break2Callback                       = pCallback;
 800720a:	33b8      	adds	r3, #184	@ 0xb8
 800720c:	e7e3      	b.n	80071d6 <HAL_TIM_RegisterCallback+0x44>
  else if (htim->State == HAL_TIM_STATE_RESET)
 800720e:	7824      	ldrb	r4, [r4, #0]
    return HAL_ERROR;
 8007210:	2101      	movs	r1, #1
  else if (htim->State == HAL_TIM_STATE_RESET)
 8007212:	2c00      	cmp	r4, #0
 8007214:	d1e1      	bne.n	80071da <HAL_TIM_RegisterCallback+0x48>
    switch (CallbackID)
 8007216:	280d      	cmp	r0, #13
 8007218:	d8df      	bhi.n	80071da <HAL_TIM_RegisterCallback+0x48>
 800721a:	f7f8 ff75 	bl	8000108 <__gnu_thumb1_case_sqi>
 800721e:	0907      	.short	0x0907
 8007220:	110f0d0b 	.word	0x110f0d0b
 8007224:	19171513 	.word	0x19171513
 8007228:	1fd91d1b 	.word	0x1fd91d1b
        htim->Base_MspInitCallback         = pCallback;
 800722c:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800722e:	e7d3      	b.n	80071d8 <HAL_TIM_RegisterCallback+0x46>
        htim->Base_MspDeInitCallback       = pCallback;
 8007230:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8007232:	e7d1      	b.n	80071d8 <HAL_TIM_RegisterCallback+0x46>
        htim->IC_MspInitCallback           = pCallback;
 8007234:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8007236:	e7cf      	b.n	80071d8 <HAL_TIM_RegisterCallback+0x46>
        htim->IC_MspDeInitCallback         = pCallback;
 8007238:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800723a:	e7cd      	b.n	80071d8 <HAL_TIM_RegisterCallback+0x46>
        htim->OC_MspInitCallback           = pCallback;
 800723c:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800723e:	e7cb      	b.n	80071d8 <HAL_TIM_RegisterCallback+0x46>
        htim->OC_MspDeInitCallback         = pCallback;
 8007240:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8007242:	e7c9      	b.n	80071d8 <HAL_TIM_RegisterCallback+0x46>
        htim->PWM_MspInitCallback          = pCallback;
 8007244:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8007246:	e7c7      	b.n	80071d8 <HAL_TIM_RegisterCallback+0x46>
        htim->PWM_MspDeInitCallback        = pCallback;
 8007248:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800724a:	e7c5      	b.n	80071d8 <HAL_TIM_RegisterCallback+0x46>
        htim->OnePulse_MspInitCallback     = pCallback;
 800724c:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800724e:	e7c3      	b.n	80071d8 <HAL_TIM_RegisterCallback+0x46>
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8007250:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8007252:	e7c1      	b.n	80071d8 <HAL_TIM_RegisterCallback+0x46>
        htim->Encoder_MspInitCallback      = pCallback;
 8007254:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8007256:	e7bf      	b.n	80071d8 <HAL_TIM_RegisterCallback+0x46>
        htim->Encoder_MspDeInitCallback    = pCallback;
 8007258:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800725a:	e7bd      	b.n	80071d8 <HAL_TIM_RegisterCallback+0x46>
        htim->HallSensor_MspDeInitCallback = pCallback;
 800725c:	3304      	adds	r3, #4
 800725e:	e7b7      	b.n	80071d0 <HAL_TIM_RegisterCallback+0x3e>

08007260 <TIM_Base_SetConfig>:
{
 8007260:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007262:	4c1c      	ldr	r4, [pc, #112]	@ (80072d4 <TIM_Base_SetConfig+0x74>)
  tmpcr1 = TIMx->CR1;
 8007264:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007266:	42a0      	cmp	r0, r4
 8007268:	d006      	beq.n	8007278 <TIM_Base_SetConfig+0x18>
 800726a:	2280      	movs	r2, #128	@ 0x80
 800726c:	05d2      	lsls	r2, r2, #23
 800726e:	4290      	cmp	r0, r2
 8007270:	d002      	beq.n	8007278 <TIM_Base_SetConfig+0x18>
 8007272:	4a19      	ldr	r2, [pc, #100]	@ (80072d8 <TIM_Base_SetConfig+0x78>)
 8007274:	4290      	cmp	r0, r2
 8007276:	d108      	bne.n	800728a <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007278:	2270      	movs	r2, #112	@ 0x70
 800727a:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 800727c:	684a      	ldr	r2, [r1, #4]
 800727e:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8007280:	4a16      	ldr	r2, [pc, #88]	@ (80072dc <TIM_Base_SetConfig+0x7c>)
 8007282:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007284:	68cb      	ldr	r3, [r1, #12]
 8007286:	4313      	orrs	r3, r2
 8007288:	e008      	b.n	800729c <TIM_Base_SetConfig+0x3c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800728a:	4a15      	ldr	r2, [pc, #84]	@ (80072e0 <TIM_Base_SetConfig+0x80>)
 800728c:	4290      	cmp	r0, r2
 800728e:	d0f7      	beq.n	8007280 <TIM_Base_SetConfig+0x20>
 8007290:	4a14      	ldr	r2, [pc, #80]	@ (80072e4 <TIM_Base_SetConfig+0x84>)
 8007292:	4290      	cmp	r0, r2
 8007294:	d0f4      	beq.n	8007280 <TIM_Base_SetConfig+0x20>
 8007296:	4a14      	ldr	r2, [pc, #80]	@ (80072e8 <TIM_Base_SetConfig+0x88>)
 8007298:	4290      	cmp	r0, r2
 800729a:	d0f1      	beq.n	8007280 <TIM_Base_SetConfig+0x20>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800729c:	2280      	movs	r2, #128	@ 0x80
 800729e:	4393      	bics	r3, r2
 80072a0:	694a      	ldr	r2, [r1, #20]
 80072a2:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80072a4:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072a6:	688b      	ldr	r3, [r1, #8]
 80072a8:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80072aa:	680b      	ldr	r3, [r1, #0]
 80072ac:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072ae:	42a0      	cmp	r0, r4
 80072b0:	d005      	beq.n	80072be <TIM_Base_SetConfig+0x5e>
 80072b2:	4b0c      	ldr	r3, [pc, #48]	@ (80072e4 <TIM_Base_SetConfig+0x84>)
 80072b4:	4298      	cmp	r0, r3
 80072b6:	d002      	beq.n	80072be <TIM_Base_SetConfig+0x5e>
 80072b8:	4b0b      	ldr	r3, [pc, #44]	@ (80072e8 <TIM_Base_SetConfig+0x88>)
 80072ba:	4298      	cmp	r0, r3
 80072bc:	d101      	bne.n	80072c2 <TIM_Base_SetConfig+0x62>
    TIMx->RCR = Structure->RepetitionCounter;
 80072be:	690b      	ldr	r3, [r1, #16]
 80072c0:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 80072c2:	2201      	movs	r2, #1
 80072c4:	6142      	str	r2, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80072c6:	6903      	ldr	r3, [r0, #16]
 80072c8:	4213      	tst	r3, r2
 80072ca:	d002      	beq.n	80072d2 <TIM_Base_SetConfig+0x72>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80072cc:	6903      	ldr	r3, [r0, #16]
 80072ce:	4393      	bics	r3, r2
 80072d0:	6103      	str	r3, [r0, #16]
}
 80072d2:	bd10      	pop	{r4, pc}
 80072d4:	40012c00 	.word	0x40012c00
 80072d8:	40000400 	.word	0x40000400
 80072dc:	fffffcff 	.word	0xfffffcff
 80072e0:	40002000 	.word	0x40002000
 80072e4:	40014400 	.word	0x40014400
 80072e8:	40014800 	.word	0x40014800

080072ec <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072ec:	2210      	movs	r2, #16
{
 80072ee:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 80072f0:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072f2:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80072f4:	4c16      	ldr	r4, [pc, #88]	@ (8007350 <TIM_OC2_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072f6:	4393      	bics	r3, r2
 80072f8:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80072fa:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80072fc:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80072fe:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007300:	680c      	ldr	r4, [r1, #0]
 8007302:	0224      	lsls	r4, r4, #8
 8007304:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 8007306:	2320      	movs	r3, #32
 8007308:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800730a:	688b      	ldr	r3, [r1, #8]
 800730c:	011b      	lsls	r3, r3, #4
 800730e:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007310:	4d10      	ldr	r5, [pc, #64]	@ (8007354 <TIM_OC2_SetConfig+0x68>)
 8007312:	42a8      	cmp	r0, r5
 8007314:	d10f      	bne.n	8007336 <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8007316:	2580      	movs	r5, #128	@ 0x80
 8007318:	43ab      	bics	r3, r5
 800731a:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800731c:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 800731e:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007320:	011b      	lsls	r3, r3, #4
 8007322:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8007324:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007326:	4d0c      	ldr	r5, [pc, #48]	@ (8007358 <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007328:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800732a:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800732c:	694a      	ldr	r2, [r1, #20]
 800732e:	4332      	orrs	r2, r6
 8007330:	0092      	lsls	r2, r2, #2
 8007332:	432a      	orrs	r2, r5
 8007334:	e005      	b.n	8007342 <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007336:	4d09      	ldr	r5, [pc, #36]	@ (800735c <TIM_OC2_SetConfig+0x70>)
 8007338:	42a8      	cmp	r0, r5
 800733a:	d0f4      	beq.n	8007326 <TIM_OC2_SetConfig+0x3a>
 800733c:	4d08      	ldr	r5, [pc, #32]	@ (8007360 <TIM_OC2_SetConfig+0x74>)
 800733e:	42a8      	cmp	r0, r5
 8007340:	d0f1      	beq.n	8007326 <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8007342:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8007344:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007346:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8007348:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800734a:	6203      	str	r3, [r0, #32]
}
 800734c:	bd70      	pop	{r4, r5, r6, pc}
 800734e:	46c0      	nop			@ (mov r8, r8)
 8007350:	feff8cff 	.word	0xfeff8cff
 8007354:	40012c00 	.word	0x40012c00
 8007358:	fffff3ff 	.word	0xfffff3ff
 800735c:	40014400 	.word	0x40014400
 8007360:	40014800 	.word	0x40014800

08007364 <HAL_TIM_OC_ConfigChannel>:
{
 8007364:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8007366:	0004      	movs	r4, r0
 8007368:	343c      	adds	r4, #60	@ 0x3c
 800736a:	7825      	ldrb	r5, [r4, #0]
{
 800736c:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 800736e:	2002      	movs	r0, #2
 8007370:	2d01      	cmp	r5, #1
 8007372:	d00b      	beq.n	800738c <HAL_TIM_OC_ConfigChannel+0x28>
  switch (Channel)
 8007374:	2a0c      	cmp	r2, #12
 8007376:	d01f      	beq.n	80073b8 <HAL_TIM_OC_ConfigChannel+0x54>
 8007378:	d809      	bhi.n	800738e <HAL_TIM_OC_ConfigChannel+0x2a>
 800737a:	2a04      	cmp	r2, #4
 800737c:	d014      	beq.n	80073a8 <HAL_TIM_OC_ConfigChannel+0x44>
 800737e:	2a08      	cmp	r2, #8
 8007380:	d016      	beq.n	80073b0 <HAL_TIM_OC_ConfigChannel+0x4c>
 8007382:	2a00      	cmp	r2, #0
 8007384:	d00b      	beq.n	800739e <HAL_TIM_OC_ConfigChannel+0x3a>
 8007386:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8007388:	2300      	movs	r3, #0
 800738a:	7023      	strb	r3, [r4, #0]
}
 800738c:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 800738e:	2a10      	cmp	r2, #16
 8007390:	d016      	beq.n	80073c0 <HAL_TIM_OC_ConfigChannel+0x5c>
 8007392:	2a14      	cmp	r2, #20
 8007394:	d1f7      	bne.n	8007386 <HAL_TIM_OC_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007396:	6818      	ldr	r0, [r3, #0]
 8007398:	f7ff fd80 	bl	8006e9c <TIM_OC6_SetConfig>
      break;
 800739c:	e002      	b.n	80073a4 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800739e:	6818      	ldr	r0, [r3, #0]
 80073a0:	f7ff fca0 	bl	8006ce4 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80073a4:	2000      	movs	r0, #0
 80073a6:	e7ef      	b.n	8007388 <HAL_TIM_OC_ConfigChannel+0x24>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073a8:	6818      	ldr	r0, [r3, #0]
 80073aa:	f7ff ff9f 	bl	80072ec <TIM_OC2_SetConfig>
      break;
 80073ae:	e7f9      	b.n	80073a4 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80073b0:	6818      	ldr	r0, [r3, #0]
 80073b2:	f7ff fccd 	bl	8006d50 <TIM_OC3_SetConfig>
      break;
 80073b6:	e7f5      	b.n	80073a4 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80073b8:	6818      	ldr	r0, [r3, #0]
 80073ba:	f7ff fd0b 	bl	8006dd4 <TIM_OC4_SetConfig>
      break;
 80073be:	e7f1      	b.n	80073a4 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80073c0:	6818      	ldr	r0, [r3, #0]
 80073c2:	f7ff fd3b 	bl	8006e3c <TIM_OC5_SetConfig>
      break;
 80073c6:	e7ed      	b.n	80073a4 <HAL_TIM_OC_ConfigChannel+0x40>

080073c8 <HAL_TIM_PWM_ConfigChannel>:
{
 80073c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80073ca:	0007      	movs	r7, r0
 80073cc:	373c      	adds	r7, #60	@ 0x3c
{
 80073ce:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 80073d0:	783a      	ldrb	r2, [r7, #0]
{
 80073d2:	0003      	movs	r3, r0
 80073d4:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 80073d6:	2002      	movs	r0, #2
 80073d8:	2a01      	cmp	r2, #1
 80073da:	d00c      	beq.n	80073f6 <HAL_TIM_PWM_ConfigChannel+0x2e>
 80073dc:	3801      	subs	r0, #1
 80073de:	7038      	strb	r0, [r7, #0]
  switch (Channel)
 80073e0:	2d0c      	cmp	r5, #12
 80073e2:	d051      	beq.n	8007488 <HAL_TIM_PWM_ConfigChannel+0xc0>
 80073e4:	d808      	bhi.n	80073f8 <HAL_TIM_PWM_ConfigChannel+0x30>
 80073e6:	2d04      	cmp	r5, #4
 80073e8:	d02d      	beq.n	8007446 <HAL_TIM_PWM_ConfigChannel+0x7e>
 80073ea:	2d08      	cmp	r5, #8
 80073ec:	d03c      	beq.n	8007468 <HAL_TIM_PWM_ConfigChannel+0xa0>
 80073ee:	2d00      	cmp	r5, #0
 80073f0:	d017      	beq.n	8007422 <HAL_TIM_PWM_ConfigChannel+0x5a>
  __HAL_UNLOCK(htim);
 80073f2:	2300      	movs	r3, #0
 80073f4:	703b      	strb	r3, [r7, #0]
}
 80073f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 80073f8:	2d10      	cmp	r5, #16
 80073fa:	d058      	beq.n	80074ae <HAL_TIM_PWM_ConfigChannel+0xe6>
 80073fc:	2d14      	cmp	r5, #20
 80073fe:	d1f8      	bne.n	80073f2 <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007400:	681d      	ldr	r5, [r3, #0]
 8007402:	0028      	movs	r0, r5
 8007404:	f7ff fd4a 	bl	8006e9c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007408:	2380      	movs	r3, #128	@ 0x80
 800740a:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800740c:	011b      	lsls	r3, r3, #4
 800740e:	4313      	orrs	r3, r2
 8007410:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007412:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8007414:	4a2e      	ldr	r2, [pc, #184]	@ (80074d0 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8007416:	4013      	ands	r3, r2
 8007418:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800741a:	6923      	ldr	r3, [r4, #16]
 800741c:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800741e:	021b      	lsls	r3, r3, #8
 8007420:	e053      	b.n	80074ca <HAL_TIM_PWM_ConfigChannel+0x102>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007422:	681d      	ldr	r5, [r3, #0]
 8007424:	0028      	movs	r0, r5
 8007426:	f7ff fc5d 	bl	8006ce4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800742a:	2308      	movs	r3, #8
 800742c:	69aa      	ldr	r2, [r5, #24]
 800742e:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007430:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007432:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007434:	69ab      	ldr	r3, [r5, #24]
 8007436:	4393      	bics	r3, r2
 8007438:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800743a:	69ab      	ldr	r3, [r5, #24]
 800743c:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800743e:	4313      	orrs	r3, r2
 8007440:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8007442:	2000      	movs	r0, #0
 8007444:	e7d5      	b.n	80073f2 <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007446:	681d      	ldr	r5, [r3, #0]
 8007448:	0028      	movs	r0, r5
 800744a:	f7ff ff4f 	bl	80072ec <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800744e:	2380      	movs	r3, #128	@ 0x80
 8007450:	69aa      	ldr	r2, [r5, #24]
 8007452:	011b      	lsls	r3, r3, #4
 8007454:	4313      	orrs	r3, r2
 8007456:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007458:	69ab      	ldr	r3, [r5, #24]
 800745a:	4a1d      	ldr	r2, [pc, #116]	@ (80074d0 <HAL_TIM_PWM_ConfigChannel+0x108>)
 800745c:	4013      	ands	r3, r2
 800745e:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007460:	6923      	ldr	r3, [r4, #16]
 8007462:	69aa      	ldr	r2, [r5, #24]
 8007464:	021b      	lsls	r3, r3, #8
 8007466:	e7ea      	b.n	800743e <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007468:	681e      	ldr	r6, [r3, #0]
 800746a:	0030      	movs	r0, r6
 800746c:	f7ff fc70 	bl	8006d50 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007470:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007472:	69f3      	ldr	r3, [r6, #28]
 8007474:	431d      	orrs	r5, r3
 8007476:	61f5      	str	r5, [r6, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007478:	69f3      	ldr	r3, [r6, #28]
 800747a:	4393      	bics	r3, r2
 800747c:	61f3      	str	r3, [r6, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800747e:	69f3      	ldr	r3, [r6, #28]
 8007480:	6922      	ldr	r2, [r4, #16]
 8007482:	4313      	orrs	r3, r2
 8007484:	61f3      	str	r3, [r6, #28]
      break;
 8007486:	e7dc      	b.n	8007442 <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007488:	681d      	ldr	r5, [r3, #0]
 800748a:	0028      	movs	r0, r5
 800748c:	f7ff fca2 	bl	8006dd4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007490:	2380      	movs	r3, #128	@ 0x80
 8007492:	69ea      	ldr	r2, [r5, #28]
 8007494:	011b      	lsls	r3, r3, #4
 8007496:	4313      	orrs	r3, r2
 8007498:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800749a:	69eb      	ldr	r3, [r5, #28]
 800749c:	4a0c      	ldr	r2, [pc, #48]	@ (80074d0 <HAL_TIM_PWM_ConfigChannel+0x108>)
 800749e:	4013      	ands	r3, r2
 80074a0:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80074a2:	6923      	ldr	r3, [r4, #16]
 80074a4:	69ea      	ldr	r2, [r5, #28]
 80074a6:	021b      	lsls	r3, r3, #8
 80074a8:	4313      	orrs	r3, r2
 80074aa:	61eb      	str	r3, [r5, #28]
      break;
 80074ac:	e7c9      	b.n	8007442 <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80074ae:	681d      	ldr	r5, [r3, #0]
 80074b0:	0028      	movs	r0, r5
 80074b2:	f7ff fcc3 	bl	8006e3c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80074b6:	2308      	movs	r3, #8
 80074b8:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 80074ba:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80074bc:	2204      	movs	r2, #4
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80074be:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80074c0:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 80074c2:	4393      	bics	r3, r2
 80074c4:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80074c6:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 80074c8:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80074ca:	4313      	orrs	r3, r2
 80074cc:	656b      	str	r3, [r5, #84]	@ 0x54
      break;
 80074ce:	e7b8      	b.n	8007442 <HAL_TIM_PWM_ConfigChannel+0x7a>
 80074d0:	fffffbff 	.word	0xfffffbff

080074d4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80074d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074d6:	2601      	movs	r6, #1
  tmpccer = TIMx->CCER;
 80074d8:	6a04      	ldr	r4, [r0, #32]
{
 80074da:	0015      	movs	r5, r2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074dc:	6a02      	ldr	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80074de:	4f0f      	ldr	r7, [pc, #60]	@ (800751c <TIM_TI1_SetConfig+0x48>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074e0:	43b2      	bics	r2, r6
 80074e2:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074e4:	6982      	ldr	r2, [r0, #24]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80074e6:	42b8      	cmp	r0, r7
 80074e8:	d014      	beq.n	8007514 <TIM_TI1_SetConfig+0x40>
 80074ea:	2780      	movs	r7, #128	@ 0x80
 80074ec:	05ff      	lsls	r7, r7, #23
 80074ee:	42b8      	cmp	r0, r7
 80074f0:	d010      	beq.n	8007514 <TIM_TI1_SetConfig+0x40>
 80074f2:	4f0b      	ldr	r7, [pc, #44]	@ (8007520 <TIM_TI1_SetConfig+0x4c>)
 80074f4:	42b8      	cmp	r0, r7
 80074f6:	d00d      	beq.n	8007514 <TIM_TI1_SetConfig+0x40>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
    tmpccmr1 |= TIM_ICSelection;
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80074f8:	4332      	orrs	r2, r6
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074fa:	25f0      	movs	r5, #240	@ 0xf0
 80074fc:	43aa      	bics	r2, r5
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80074fe:	011b      	lsls	r3, r3, #4
 8007500:	350f      	adds	r5, #15
 8007502:	402b      	ands	r3, r5
 8007504:	4313      	orrs	r3, r2

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007506:	220a      	movs	r2, #10
 8007508:	4394      	bics	r4, r2
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800750a:	4011      	ands	r1, r2
 800750c:	4321      	orrs	r1, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800750e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8007510:	6201      	str	r1, [r0, #32]
}
 8007512:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007514:	2603      	movs	r6, #3
 8007516:	43b2      	bics	r2, r6
    tmpccmr1 |= TIM_ICSelection;
 8007518:	432a      	orrs	r2, r5
 800751a:	e7ee      	b.n	80074fa <TIM_TI1_SetConfig+0x26>
 800751c:	40012c00 	.word	0x40012c00
 8007520:	40000400 	.word	0x40000400

08007524 <HAL_TIM_IC_ConfigChannel>:
  __HAL_LOCK(htim);
 8007524:	0003      	movs	r3, r0
{
 8007526:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8007528:	333c      	adds	r3, #60	@ 0x3c
{
 800752a:	9001      	str	r0, [sp, #4]
 800752c:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 800752e:	7819      	ldrb	r1, [r3, #0]
 8007530:	2002      	movs	r0, #2
 8007532:	2901      	cmp	r1, #1
 8007534:	d00c      	beq.n	8007550 <HAL_TIM_IC_ConfigChannel+0x2c>
 8007536:	3801      	subs	r0, #1
 8007538:	7018      	strb	r0, [r3, #0]
  if (Channel == TIM_CHANNEL_1)
 800753a:	2a08      	cmp	r2, #8
 800753c:	d067      	beq.n	800760e <HAL_TIM_IC_ConfigChannel+0xea>
 800753e:	d808      	bhi.n	8007552 <HAL_TIM_IC_ConfigChannel+0x2e>
 8007540:	2a00      	cmp	r2, #0
 8007542:	d02d      	beq.n	80075a0 <HAL_TIM_IC_ConfigChannel+0x7c>
 8007544:	2a04      	cmp	r2, #4
 8007546:	d03d      	beq.n	80075c4 <HAL_TIM_IC_ConfigChannel+0xa0>
  __HAL_UNLOCK(htim);
 8007548:	2300      	movs	r3, #0
 800754a:	9d01      	ldr	r5, [sp, #4]
 800754c:	353c      	adds	r5, #60	@ 0x3c
 800754e:	702b      	strb	r3, [r5, #0]
}
 8007550:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007552:	2a0c      	cmp	r2, #12
 8007554:	d1f8      	bne.n	8007548 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI4_SetConfig(htim->Instance,
 8007556:	9b01      	ldr	r3, [sp, #4]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007558:	4d40      	ldr	r5, [pc, #256]	@ (800765c <HAL_TIM_IC_ConfigChannel+0x138>)
    TIM_TI4_SetConfig(htim->Instance,
 800755a:	681b      	ldr	r3, [r3, #0]
                      sConfig->ICPolarity,
 800755c:	6822      	ldr	r2, [r4, #0]
  tmpccer = TIMx->CCER;
 800755e:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007560:	6a1f      	ldr	r7, [r3, #32]
                      sConfig->ICSelection,
 8007562:	6860      	ldr	r0, [r4, #4]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007564:	402f      	ands	r7, r5
                      sConfig->ICFilter);
 8007566:	68e1      	ldr	r1, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007568:	621f      	str	r7, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800756a:	69df      	ldr	r7, [r3, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800756c:	4d3c      	ldr	r5, [pc, #240]	@ (8007660 <HAL_TIM_IC_ConfigChannel+0x13c>)
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800756e:	0200      	lsls	r0, r0, #8
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007570:	402f      	ands	r7, r5
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007572:	4338      	orrs	r0, r7

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007574:	4f3b      	ldr	r7, [pc, #236]	@ (8007664 <HAL_TIM_IC_ConfigChannel+0x140>)
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007576:	0709      	lsls	r1, r1, #28
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007578:	4038      	ands	r0, r7
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800757a:	0c09      	lsrs	r1, r1, #16
 800757c:	4301      	orrs	r1, r0

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800757e:	483a      	ldr	r0, [pc, #232]	@ (8007668 <HAL_TIM_IC_ConfigChannel+0x144>)
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007580:	0312      	lsls	r2, r2, #12
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007582:	4006      	ands	r6, r0
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007584:	20a0      	movs	r0, #160	@ 0xa0
 8007586:	0200      	lsls	r0, r0, #8
 8007588:	4002      	ands	r2, r0
 800758a:	4332      	orrs	r2, r6

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800758c:	61d9      	str	r1, [r3, #28]
  TIMx->CCER = tmpccer ;
 800758e:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007590:	69da      	ldr	r2, [r3, #28]
 8007592:	4936      	ldr	r1, [pc, #216]	@ (800766c <HAL_TIM_IC_ConfigChannel+0x148>)
 8007594:	400a      	ands	r2, r1
 8007596:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007598:	68a2      	ldr	r2, [r4, #8]
 800759a:	69d9      	ldr	r1, [r3, #28]
 800759c:	0212      	lsls	r2, r2, #8
 800759e:	e05a      	b.n	8007656 <HAL_TIM_IC_ConfigChannel+0x132>
    TIM_TI1_SetConfig(htim->Instance,
 80075a0:	9b01      	ldr	r3, [sp, #4]
 80075a2:	6862      	ldr	r2, [r4, #4]
 80075a4:	681e      	ldr	r6, [r3, #0]
 80075a6:	6821      	ldr	r1, [r4, #0]
 80075a8:	68e3      	ldr	r3, [r4, #12]
 80075aa:	0030      	movs	r0, r6
 80075ac:	f7ff ff92 	bl	80074d4 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80075b0:	220c      	movs	r2, #12
 80075b2:	69b3      	ldr	r3, [r6, #24]
 80075b4:	4393      	bics	r3, r2
 80075b6:	61b3      	str	r3, [r6, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80075b8:	69b3      	ldr	r3, [r6, #24]
 80075ba:	68a2      	ldr	r2, [r4, #8]
 80075bc:	4313      	orrs	r3, r2
 80075be:	61b3      	str	r3, [r6, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80075c0:	2000      	movs	r0, #0
 80075c2:	e7c1      	b.n	8007548 <HAL_TIM_IC_ConfigChannel+0x24>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075c4:	2510      	movs	r5, #16
    TIM_TI2_SetConfig(htim->Instance,
 80075c6:	9b01      	ldr	r3, [sp, #4]
                      sConfig->ICPolarity,
 80075c8:	6822      	ldr	r2, [r4, #0]
    TIM_TI2_SetConfig(htim->Instance,
 80075ca:	681b      	ldr	r3, [r3, #0]
                      sConfig->ICSelection,
 80075cc:	6860      	ldr	r0, [r4, #4]
  tmpccer = TIMx->CCER;
 80075ce:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075d0:	6a1f      	ldr	r7, [r3, #32]
                      sConfig->ICFilter);
 80075d2:	68e1      	ldr	r1, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075d4:	43af      	bics	r7, r5
 80075d6:	621f      	str	r7, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075d8:	699f      	ldr	r7, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80075da:	4d21      	ldr	r5, [pc, #132]	@ (8007660 <HAL_TIM_IC_ConfigChannel+0x13c>)
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80075dc:	0200      	lsls	r0, r0, #8
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80075de:	402f      	ands	r7, r5
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80075e0:	4338      	orrs	r0, r7
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80075e2:	4f20      	ldr	r7, [pc, #128]	@ (8007664 <HAL_TIM_IC_ConfigChannel+0x140>)
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80075e4:	0709      	lsls	r1, r1, #28
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80075e6:	4038      	ands	r0, r7
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80075e8:	0c09      	lsrs	r1, r1, #16
 80075ea:	4301      	orrs	r1, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80075ec:	20a0      	movs	r0, #160	@ 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80075ee:	0112      	lsls	r2, r2, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80075f0:	4386      	bics	r6, r0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80075f2:	4002      	ands	r2, r0
 80075f4:	4332      	orrs	r2, r6
  TIMx->CCMR1 = tmpccmr1 ;
 80075f6:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80075f8:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80075fa:	699a      	ldr	r2, [r3, #24]
 80075fc:	491b      	ldr	r1, [pc, #108]	@ (800766c <HAL_TIM_IC_ConfigChannel+0x148>)
 80075fe:	400a      	ands	r2, r1
 8007600:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007602:	68a2      	ldr	r2, [r4, #8]
 8007604:	6999      	ldr	r1, [r3, #24]
 8007606:	0212      	lsls	r2, r2, #8
 8007608:	430a      	orrs	r2, r1
 800760a:	619a      	str	r2, [r3, #24]
 800760c:	e7d8      	b.n	80075c0 <HAL_TIM_IC_ConfigChannel+0x9c>
    TIM_TI3_SetConfig(htim->Instance,
 800760e:	9b01      	ldr	r3, [sp, #4]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007610:	4d17      	ldr	r5, [pc, #92]	@ (8007670 <HAL_TIM_IC_ConfigChannel+0x14c>)
    TIM_TI3_SetConfig(htim->Instance,
 8007612:	681b      	ldr	r3, [r3, #0]
                      sConfig->ICPolarity,
 8007614:	6822      	ldr	r2, [r4, #0]
  tmpccer = TIMx->CCER;
 8007616:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007618:	6a1f      	ldr	r7, [r3, #32]
                      sConfig->ICSelection,
 800761a:	6860      	ldr	r0, [r4, #4]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800761c:	402f      	ands	r7, r5
                      sConfig->ICFilter);
 800761e:	68e1      	ldr	r1, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007620:	621f      	str	r7, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007622:	69df      	ldr	r7, [r3, #28]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007624:	3505      	adds	r5, #5
 8007626:	35ff      	adds	r5, #255	@ 0xff
 8007628:	43af      	bics	r7, r5
  tmpccmr2 |= TIM_ICSelection;
 800762a:	4338      	orrs	r0, r7
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800762c:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800762e:	0109      	lsls	r1, r1, #4
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007630:	43b8      	bics	r0, r7
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007632:	370f      	adds	r7, #15
 8007634:	4039      	ands	r1, r7
 8007636:	4301      	orrs	r1, r0
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007638:	480e      	ldr	r0, [pc, #56]	@ (8007674 <HAL_TIM_IC_ConfigChannel+0x150>)
  TIMx->CCMR2 = tmpccmr2;
 800763a:	61d9      	str	r1, [r3, #28]
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800763c:	4030      	ands	r0, r6
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800763e:	26a0      	movs	r6, #160	@ 0xa0
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007640:	210c      	movs	r1, #12
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007642:	0212      	lsls	r2, r2, #8
 8007644:	0136      	lsls	r6, r6, #4
 8007646:	4032      	ands	r2, r6
 8007648:	4302      	orrs	r2, r0
  TIMx->CCER = tmpccer;
 800764a:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800764c:	69da      	ldr	r2, [r3, #28]
 800764e:	438a      	bics	r2, r1
 8007650:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007652:	69da      	ldr	r2, [r3, #28]
 8007654:	68a1      	ldr	r1, [r4, #8]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007656:	430a      	orrs	r2, r1
 8007658:	61da      	str	r2, [r3, #28]
 800765a:	e7b1      	b.n	80075c0 <HAL_TIM_IC_ConfigChannel+0x9c>
 800765c:	ffffefff 	.word	0xffffefff
 8007660:	fffffcff 	.word	0xfffffcff
 8007664:	ffff0fff 	.word	0xffff0fff
 8007668:	ffff5fff 	.word	0xffff5fff
 800766c:	fffff3ff 	.word	0xfffff3ff
 8007670:	fffffeff 	.word	0xfffffeff
 8007674:	fffff5ff 	.word	0xfffff5ff

08007678 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007678:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800767a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800767c:	4d03      	ldr	r5, [pc, #12]	@ (800768c <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800767e:	430a      	orrs	r2, r1
 8007680:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007682:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007684:	4313      	orrs	r3, r2
 8007686:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007688:	6083      	str	r3, [r0, #8]
}
 800768a:	bd30      	pop	{r4, r5, pc}
 800768c:	ffff00ff 	.word	0xffff00ff

08007690 <HAL_TIM_ConfigClockSource>:
{
 8007690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8007692:	0005      	movs	r5, r0
 8007694:	2202      	movs	r2, #2
 8007696:	353c      	adds	r5, #60	@ 0x3c
 8007698:	782c      	ldrb	r4, [r5, #0]
{
 800769a:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 800769c:	0010      	movs	r0, r2
 800769e:	2c01      	cmp	r4, #1
 80076a0:	d01b      	beq.n	80076da <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80076a2:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 80076a4:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80076a6:	363d      	adds	r6, #61	@ 0x3d
  __HAL_LOCK(htim);
 80076a8:	7028      	strb	r0, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80076aa:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 80076ac:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076ae:	4a41      	ldr	r2, [pc, #260]	@ (80077b4 <HAL_TIM_ConfigClockSource+0x124>)
  tmpsmcr = htim->Instance->SMCR;
 80076b0:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076b2:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 80076b4:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 80076b6:	680b      	ldr	r3, [r1, #0]
 80076b8:	2b60      	cmp	r3, #96	@ 0x60
 80076ba:	d04e      	beq.n	800775a <HAL_TIM_ConfigClockSource+0xca>
 80076bc:	d82d      	bhi.n	800771a <HAL_TIM_ConfigClockSource+0x8a>
 80076be:	2b40      	cmp	r3, #64	@ 0x40
 80076c0:	d062      	beq.n	8007788 <HAL_TIM_ConfigClockSource+0xf8>
 80076c2:	d813      	bhi.n	80076ec <HAL_TIM_ConfigClockSource+0x5c>
 80076c4:	2b20      	cmp	r3, #32
 80076c6:	d00b      	beq.n	80076e0 <HAL_TIM_ConfigClockSource+0x50>
 80076c8:	d808      	bhi.n	80076dc <HAL_TIM_ConfigClockSource+0x4c>
 80076ca:	2210      	movs	r2, #16
 80076cc:	0019      	movs	r1, r3
 80076ce:	4391      	bics	r1, r2
 80076d0:	d006      	beq.n	80076e0 <HAL_TIM_ConfigClockSource+0x50>
  htim->State = HAL_TIM_STATE_READY;
 80076d2:	2301      	movs	r3, #1
 80076d4:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 80076d6:	2300      	movs	r3, #0
 80076d8:	702b      	strb	r3, [r5, #0]
}
 80076da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 80076dc:	2b30      	cmp	r3, #48	@ 0x30
 80076de:	d1f8      	bne.n	80076d2 <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr = TIMx->SMCR;
 80076e0:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80076e2:	4935      	ldr	r1, [pc, #212]	@ (80077b8 <HAL_TIM_ConfigClockSource+0x128>)
 80076e4:	400a      	ands	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80076e6:	4313      	orrs	r3, r2
 80076e8:	2207      	movs	r2, #7
 80076ea:	e028      	b.n	800773e <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 80076ec:	2b50      	cmp	r3, #80	@ 0x50
 80076ee:	d1f0      	bne.n	80076d2 <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 80076f0:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80076f2:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 80076f4:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80076f6:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80076f8:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80076fa:	4387      	bics	r7, r0
 80076fc:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80076fe:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8007700:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007702:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007704:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007706:	200a      	movs	r0, #10
 8007708:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 800770a:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800770c:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800770e:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8007710:	4b29      	ldr	r3, [pc, #164]	@ (80077b8 <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 8007712:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8007714:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007716:	2357      	movs	r3, #87	@ 0x57
 8007718:	e011      	b.n	800773e <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 800771a:	2280      	movs	r2, #128	@ 0x80
 800771c:	0152      	lsls	r2, r2, #5
 800771e:	4293      	cmp	r3, r2
 8007720:	d00f      	beq.n	8007742 <HAL_TIM_ConfigClockSource+0xb2>
 8007722:	2280      	movs	r2, #128	@ 0x80
 8007724:	0192      	lsls	r2, r2, #6
 8007726:	4293      	cmp	r3, r2
 8007728:	d00d      	beq.n	8007746 <HAL_TIM_ConfigClockSource+0xb6>
 800772a:	2b70      	cmp	r3, #112	@ 0x70
 800772c:	d1d1      	bne.n	80076d2 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 800772e:	68cb      	ldr	r3, [r1, #12]
 8007730:	684a      	ldr	r2, [r1, #4]
 8007732:	0020      	movs	r0, r4
 8007734:	6889      	ldr	r1, [r1, #8]
 8007736:	f7ff ff9f 	bl	8007678 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800773a:	2377      	movs	r3, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 800773c:	68a2      	ldr	r2, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800773e:	4313      	orrs	r3, r2
      htim->Instance->SMCR = tmpsmcr;
 8007740:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007742:	2000      	movs	r0, #0
 8007744:	e7c5      	b.n	80076d2 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 8007746:	68cb      	ldr	r3, [r1, #12]
 8007748:	684a      	ldr	r2, [r1, #4]
 800774a:	0020      	movs	r0, r4
 800774c:	6889      	ldr	r1, [r1, #8]
 800774e:	f7ff ff93 	bl	8007678 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007752:	2380      	movs	r3, #128	@ 0x80
 8007754:	68a2      	ldr	r2, [r4, #8]
 8007756:	01db      	lsls	r3, r3, #7
 8007758:	e7f1      	b.n	800773e <HAL_TIM_ConfigClockSource+0xae>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800775a:	2710      	movs	r7, #16
                               sClockSourceConfig->ClockPolarity,
 800775c:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800775e:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8007760:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007762:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007764:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007766:	43b8      	bics	r0, r7
 8007768:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800776a:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800776c:	4f13      	ldr	r7, [pc, #76]	@ (80077bc <HAL_TIM_ConfigClockSource+0x12c>)
  tmpccer |= (TIM_ICPolarity << 4U);
 800776e:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007770:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007772:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007774:	20a0      	movs	r0, #160	@ 0xa0
 8007776:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 8007778:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 800777a:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 800777c:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800777e:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8007780:	4b0d      	ldr	r3, [pc, #52]	@ (80077b8 <HAL_TIM_ConfigClockSource+0x128>)
 8007782:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007784:	2367      	movs	r3, #103	@ 0x67
 8007786:	e7da      	b.n	800773e <HAL_TIM_ConfigClockSource+0xae>
                               sClockSourceConfig->ClockPolarity,
 8007788:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800778a:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 800778c:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800778e:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007790:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007792:	4387      	bics	r7, r0
 8007794:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007796:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8007798:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800779a:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800779c:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800779e:	200a      	movs	r0, #10
 80077a0:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 80077a2:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80077a4:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80077a6:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 80077a8:	4b03      	ldr	r3, [pc, #12]	@ (80077b8 <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 80077aa:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80077ac:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80077ae:	2347      	movs	r3, #71	@ 0x47
 80077b0:	e7c5      	b.n	800773e <HAL_TIM_ConfigClockSource+0xae>
 80077b2:	46c0      	nop			@ (mov r8, r8)
 80077b4:	ffce0088 	.word	0xffce0088
 80077b8:	ffcfff8f 	.word	0xffcfff8f
 80077bc:	ffff0fff 	.word	0xffff0fff

080077c0 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80077c0:	231f      	movs	r3, #31
{
 80077c2:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80077c4:	2401      	movs	r4, #1
 80077c6:	4019      	ands	r1, r3
 80077c8:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80077ca:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 80077cc:	6a03      	ldr	r3, [r0, #32]
 80077ce:	43a3      	bics	r3, r4
 80077d0:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80077d2:	6a03      	ldr	r3, [r0, #32]
 80077d4:	431a      	orrs	r2, r3
 80077d6:	6202      	str	r2, [r0, #32]
}
 80077d8:	bd10      	pop	{r4, pc}
	...

080077dc <HAL_TIM_OC_Start>:
{
 80077dc:	0002      	movs	r2, r0
 80077de:	b510      	push	{r4, lr}
 80077e0:	2908      	cmp	r1, #8
 80077e2:	d01c      	beq.n	800781e <HAL_TIM_OC_Start+0x42>
 80077e4:	d806      	bhi.n	80077f4 <HAL_TIM_OC_Start+0x18>
 80077e6:	2900      	cmp	r1, #0
 80077e8:	d00b      	beq.n	8007802 <HAL_TIM_OC_Start+0x26>
 80077ea:	2904      	cmp	r1, #4
 80077ec:	d014      	beq.n	8007818 <HAL_TIM_OC_Start+0x3c>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80077ee:	0013      	movs	r3, r2
 80077f0:	3343      	adds	r3, #67	@ 0x43
 80077f2:	e008      	b.n	8007806 <HAL_TIM_OC_Start+0x2a>
 80077f4:	290c      	cmp	r1, #12
 80077f6:	d015      	beq.n	8007824 <HAL_TIM_OC_Start+0x48>
 80077f8:	2910      	cmp	r1, #16
 80077fa:	d1f8      	bne.n	80077ee <HAL_TIM_OC_Start+0x12>
 80077fc:	0003      	movs	r3, r0
 80077fe:	3342      	adds	r3, #66	@ 0x42
 8007800:	e001      	b.n	8007806 <HAL_TIM_OC_Start+0x2a>
 8007802:	0003      	movs	r3, r0
 8007804:	333e      	adds	r3, #62	@ 0x3e
 8007806:	781b      	ldrb	r3, [r3, #0]
 8007808:	3b01      	subs	r3, #1
 800780a:	1e58      	subs	r0, r3, #1
 800780c:	4183      	sbcs	r3, r0
 800780e:	b2db      	uxtb	r3, r3
    return HAL_ERROR;
 8007810:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007812:	2b00      	cmp	r3, #0
 8007814:	d009      	beq.n	800782a <HAL_TIM_OC_Start+0x4e>
}
 8007816:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007818:	0003      	movs	r3, r0
 800781a:	333f      	adds	r3, #63	@ 0x3f
 800781c:	e7f3      	b.n	8007806 <HAL_TIM_OC_Start+0x2a>
 800781e:	0003      	movs	r3, r0
 8007820:	3340      	adds	r3, #64	@ 0x40
 8007822:	e7f0      	b.n	8007806 <HAL_TIM_OC_Start+0x2a>
 8007824:	0003      	movs	r3, r0
 8007826:	3341      	adds	r3, #65	@ 0x41
 8007828:	e7ed      	b.n	8007806 <HAL_TIM_OC_Start+0x2a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800782a:	2302      	movs	r3, #2
 800782c:	2908      	cmp	r1, #8
 800782e:	d030      	beq.n	8007892 <HAL_TIM_OC_Start+0xb6>
 8007830:	d806      	bhi.n	8007840 <HAL_TIM_OC_Start+0x64>
 8007832:	2900      	cmp	r1, #0
 8007834:	d00b      	beq.n	800784e <HAL_TIM_OC_Start+0x72>
 8007836:	2904      	cmp	r1, #4
 8007838:	d028      	beq.n	800788c <HAL_TIM_OC_Start+0xb0>
 800783a:	0010      	movs	r0, r2
 800783c:	3043      	adds	r0, #67	@ 0x43
 800783e:	e008      	b.n	8007852 <HAL_TIM_OC_Start+0x76>
 8007840:	290c      	cmp	r1, #12
 8007842:	d029      	beq.n	8007898 <HAL_TIM_OC_Start+0xbc>
 8007844:	2910      	cmp	r1, #16
 8007846:	d1f8      	bne.n	800783a <HAL_TIM_OC_Start+0x5e>
 8007848:	0010      	movs	r0, r2
 800784a:	3042      	adds	r0, #66	@ 0x42
 800784c:	e001      	b.n	8007852 <HAL_TIM_OC_Start+0x76>
 800784e:	0010      	movs	r0, r2
 8007850:	303e      	adds	r0, #62	@ 0x3e
 8007852:	7003      	strb	r3, [r0, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007854:	6814      	ldr	r4, [r2, #0]
 8007856:	2201      	movs	r2, #1
 8007858:	0020      	movs	r0, r4
 800785a:	f7ff ffb1 	bl	80077c0 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800785e:	4a18      	ldr	r2, [pc, #96]	@ (80078c0 <HAL_TIM_OC_Start+0xe4>)
 8007860:	4294      	cmp	r4, r2
 8007862:	d005      	beq.n	8007870 <HAL_TIM_OC_Start+0x94>
 8007864:	4b17      	ldr	r3, [pc, #92]	@ (80078c4 <HAL_TIM_OC_Start+0xe8>)
 8007866:	429c      	cmp	r4, r3
 8007868:	d002      	beq.n	8007870 <HAL_TIM_OC_Start+0x94>
 800786a:	4b17      	ldr	r3, [pc, #92]	@ (80078c8 <HAL_TIM_OC_Start+0xec>)
 800786c:	429c      	cmp	r4, r3
 800786e:	d116      	bne.n	800789e <HAL_TIM_OC_Start+0xc2>
    __HAL_TIM_MOE_ENABLE(htim);
 8007870:	2380      	movs	r3, #128	@ 0x80
 8007872:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007874:	021b      	lsls	r3, r3, #8
 8007876:	430b      	orrs	r3, r1
 8007878:	6463      	str	r3, [r4, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800787a:	4294      	cmp	r4, r2
 800787c:	d116      	bne.n	80078ac <HAL_TIM_OC_Start+0xd0>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800787e:	68a3      	ldr	r3, [r4, #8]
 8007880:	4a12      	ldr	r2, [pc, #72]	@ (80078cc <HAL_TIM_OC_Start+0xf0>)
 8007882:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007884:	2b06      	cmp	r3, #6
 8007886:	d116      	bne.n	80078b6 <HAL_TIM_OC_Start+0xda>
  return HAL_OK;
 8007888:	2000      	movs	r0, #0
 800788a:	e7c4      	b.n	8007816 <HAL_TIM_OC_Start+0x3a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800788c:	0010      	movs	r0, r2
 800788e:	303f      	adds	r0, #63	@ 0x3f
 8007890:	e7df      	b.n	8007852 <HAL_TIM_OC_Start+0x76>
 8007892:	0010      	movs	r0, r2
 8007894:	3040      	adds	r0, #64	@ 0x40
 8007896:	e7dc      	b.n	8007852 <HAL_TIM_OC_Start+0x76>
 8007898:	0010      	movs	r0, r2
 800789a:	3041      	adds	r0, #65	@ 0x41
 800789c:	e7d9      	b.n	8007852 <HAL_TIM_OC_Start+0x76>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800789e:	2380      	movs	r3, #128	@ 0x80
 80078a0:	05db      	lsls	r3, r3, #23
 80078a2:	429c      	cmp	r4, r3
 80078a4:	d0eb      	beq.n	800787e <HAL_TIM_OC_Start+0xa2>
 80078a6:	4b0a      	ldr	r3, [pc, #40]	@ (80078d0 <HAL_TIM_OC_Start+0xf4>)
 80078a8:	429c      	cmp	r4, r3
 80078aa:	d0e8      	beq.n	800787e <HAL_TIM_OC_Start+0xa2>
      __HAL_TIM_ENABLE(htim);
 80078ac:	2301      	movs	r3, #1
 80078ae:	6822      	ldr	r2, [r4, #0]
 80078b0:	4313      	orrs	r3, r2
 80078b2:	6023      	str	r3, [r4, #0]
 80078b4:	e7e8      	b.n	8007888 <HAL_TIM_OC_Start+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078b6:	2280      	movs	r2, #128	@ 0x80
 80078b8:	0252      	lsls	r2, r2, #9
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d1f6      	bne.n	80078ac <HAL_TIM_OC_Start+0xd0>
 80078be:	e7e3      	b.n	8007888 <HAL_TIM_OC_Start+0xac>
 80078c0:	40012c00 	.word	0x40012c00
 80078c4:	40014400 	.word	0x40014400
 80078c8:	40014800 	.word	0x40014800
 80078cc:	00010007 	.word	0x00010007
 80078d0:	40000400 	.word	0x40000400

080078d4 <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 80078d4:	b510      	push	{r4, lr}
 80078d6:	f7ff ff81 	bl	80077dc <HAL_TIM_OC_Start>
 80078da:	bd10      	pop	{r4, pc}

080078dc <HAL_TIM_OC_Start_IT>:
{
 80078dc:	b510      	push	{r4, lr}
 80078de:	2908      	cmp	r1, #8
 80078e0:	d01c      	beq.n	800791c <HAL_TIM_OC_Start_IT+0x40>
 80078e2:	d806      	bhi.n	80078f2 <HAL_TIM_OC_Start_IT+0x16>
 80078e4:	2900      	cmp	r1, #0
 80078e6:	d00b      	beq.n	8007900 <HAL_TIM_OC_Start_IT+0x24>
 80078e8:	2904      	cmp	r1, #4
 80078ea:	d014      	beq.n	8007916 <HAL_TIM_OC_Start_IT+0x3a>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80078ec:	0003      	movs	r3, r0
 80078ee:	3343      	adds	r3, #67	@ 0x43
 80078f0:	e008      	b.n	8007904 <HAL_TIM_OC_Start_IT+0x28>
 80078f2:	290c      	cmp	r1, #12
 80078f4:	d015      	beq.n	8007922 <HAL_TIM_OC_Start_IT+0x46>
 80078f6:	2910      	cmp	r1, #16
 80078f8:	d1f8      	bne.n	80078ec <HAL_TIM_OC_Start_IT+0x10>
 80078fa:	0003      	movs	r3, r0
 80078fc:	3342      	adds	r3, #66	@ 0x42
 80078fe:	e001      	b.n	8007904 <HAL_TIM_OC_Start_IT+0x28>
 8007900:	0003      	movs	r3, r0
 8007902:	333e      	adds	r3, #62	@ 0x3e
 8007904:	781b      	ldrb	r3, [r3, #0]
 8007906:	3b01      	subs	r3, #1
 8007908:	1e5a      	subs	r2, r3, #1
 800790a:	4193      	sbcs	r3, r2
 800790c:	b2db      	uxtb	r3, r3
 800790e:	2b00      	cmp	r3, #0
 8007910:	d00a      	beq.n	8007928 <HAL_TIM_OC_Start_IT+0x4c>
    return HAL_ERROR;
 8007912:	2001      	movs	r0, #1
 8007914:	e03b      	b.n	800798e <HAL_TIM_OC_Start_IT+0xb2>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007916:	0003      	movs	r3, r0
 8007918:	333f      	adds	r3, #63	@ 0x3f
 800791a:	e7f3      	b.n	8007904 <HAL_TIM_OC_Start_IT+0x28>
 800791c:	0003      	movs	r3, r0
 800791e:	3340      	adds	r3, #64	@ 0x40
 8007920:	e7f0      	b.n	8007904 <HAL_TIM_OC_Start_IT+0x28>
 8007922:	0003      	movs	r3, r0
 8007924:	3341      	adds	r3, #65	@ 0x41
 8007926:	e7ed      	b.n	8007904 <HAL_TIM_OC_Start_IT+0x28>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007928:	2302      	movs	r3, #2
 800792a:	2908      	cmp	r1, #8
 800792c:	d038      	beq.n	80079a0 <HAL_TIM_OC_Start_IT+0xc4>
 800792e:	d805      	bhi.n	800793c <HAL_TIM_OC_Start_IT+0x60>
 8007930:	2900      	cmp	r1, #0
 8007932:	d00a      	beq.n	800794a <HAL_TIM_OC_Start_IT+0x6e>
 8007934:	2904      	cmp	r1, #4
 8007936:	d02b      	beq.n	8007990 <HAL_TIM_OC_Start_IT+0xb4>
 8007938:	3043      	adds	r0, #67	@ 0x43
 800793a:	e004      	b.n	8007946 <HAL_TIM_OC_Start_IT+0x6a>
 800793c:	290c      	cmp	r1, #12
 800793e:	d032      	beq.n	80079a6 <HAL_TIM_OC_Start_IT+0xca>
 8007940:	2910      	cmp	r1, #16
 8007942:	d1f9      	bne.n	8007938 <HAL_TIM_OC_Start_IT+0x5c>
 8007944:	3042      	adds	r0, #66	@ 0x42
 8007946:	7003      	strb	r3, [r0, #0]
  switch (Channel)
 8007948:	e7e3      	b.n	8007912 <HAL_TIM_OC_Start_IT+0x36>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800794a:	0002      	movs	r2, r0
 800794c:	323e      	adds	r2, #62	@ 0x3e
 800794e:	7013      	strb	r3, [r2, #0]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007950:	6804      	ldr	r4, [r0, #0]
 8007952:	68e2      	ldr	r2, [r4, #12]
 8007954:	4313      	orrs	r3, r2
 8007956:	60e3      	str	r3, [r4, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007958:	6804      	ldr	r4, [r0, #0]
 800795a:	2201      	movs	r2, #1
 800795c:	0020      	movs	r0, r4
 800795e:	f7ff ff2f 	bl	80077c0 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007962:	4a1d      	ldr	r2, [pc, #116]	@ (80079d8 <HAL_TIM_OC_Start_IT+0xfc>)
 8007964:	4294      	cmp	r4, r2
 8007966:	d005      	beq.n	8007974 <HAL_TIM_OC_Start_IT+0x98>
 8007968:	4b1c      	ldr	r3, [pc, #112]	@ (80079dc <HAL_TIM_OC_Start_IT+0x100>)
 800796a:	429c      	cmp	r4, r3
 800796c:	d002      	beq.n	8007974 <HAL_TIM_OC_Start_IT+0x98>
 800796e:	4b1c      	ldr	r3, [pc, #112]	@ (80079e0 <HAL_TIM_OC_Start_IT+0x104>)
 8007970:	429c      	cmp	r4, r3
 8007972:	d120      	bne.n	80079b6 <HAL_TIM_OC_Start_IT+0xda>
      __HAL_TIM_MOE_ENABLE(htim);
 8007974:	2380      	movs	r3, #128	@ 0x80
 8007976:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007978:	021b      	lsls	r3, r3, #8
 800797a:	430b      	orrs	r3, r1
 800797c:	6463      	str	r3, [r4, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800797e:	4294      	cmp	r4, r2
 8007980:	d120      	bne.n	80079c4 <HAL_TIM_OC_Start_IT+0xe8>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007982:	68a3      	ldr	r3, [r4, #8]
 8007984:	4a17      	ldr	r2, [pc, #92]	@ (80079e4 <HAL_TIM_OC_Start_IT+0x108>)
 8007986:	4013      	ands	r3, r2
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007988:	2b06      	cmp	r3, #6
 800798a:	d120      	bne.n	80079ce <HAL_TIM_OC_Start_IT+0xf2>
    return HAL_ERROR;
 800798c:	2000      	movs	r0, #0
}
 800798e:	bd10      	pop	{r4, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007990:	0002      	movs	r2, r0
 8007992:	323f      	adds	r2, #63	@ 0x3f
 8007994:	7013      	strb	r3, [r2, #0]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007996:	6802      	ldr	r2, [r0, #0]
 8007998:	68d3      	ldr	r3, [r2, #12]
 800799a:	430b      	orrs	r3, r1
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800799c:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800799e:	e7db      	b.n	8007958 <HAL_TIM_OC_Start_IT+0x7c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80079a0:	0002      	movs	r2, r0
 80079a2:	3240      	adds	r2, #64	@ 0x40
 80079a4:	e7f6      	b.n	8007994 <HAL_TIM_OC_Start_IT+0xb8>
 80079a6:	0002      	movs	r2, r0
 80079a8:	3241      	adds	r2, #65	@ 0x41
 80079aa:	7013      	strb	r3, [r2, #0]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80079ac:	2310      	movs	r3, #16
 80079ae:	6802      	ldr	r2, [r0, #0]
 80079b0:	68d4      	ldr	r4, [r2, #12]
 80079b2:	4323      	orrs	r3, r4
 80079b4:	e7f2      	b.n	800799c <HAL_TIM_OC_Start_IT+0xc0>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079b6:	2380      	movs	r3, #128	@ 0x80
 80079b8:	05db      	lsls	r3, r3, #23
 80079ba:	429c      	cmp	r4, r3
 80079bc:	d0e1      	beq.n	8007982 <HAL_TIM_OC_Start_IT+0xa6>
 80079be:	4b0a      	ldr	r3, [pc, #40]	@ (80079e8 <HAL_TIM_OC_Start_IT+0x10c>)
 80079c0:	429c      	cmp	r4, r3
 80079c2:	d0de      	beq.n	8007982 <HAL_TIM_OC_Start_IT+0xa6>
        __HAL_TIM_ENABLE(htim);
 80079c4:	2301      	movs	r3, #1
 80079c6:	6822      	ldr	r2, [r4, #0]
 80079c8:	4313      	orrs	r3, r2
 80079ca:	6023      	str	r3, [r4, #0]
 80079cc:	e7de      	b.n	800798c <HAL_TIM_OC_Start_IT+0xb0>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079ce:	2280      	movs	r2, #128	@ 0x80
 80079d0:	0252      	lsls	r2, r2, #9
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d1f6      	bne.n	80079c4 <HAL_TIM_OC_Start_IT+0xe8>
 80079d6:	e7d9      	b.n	800798c <HAL_TIM_OC_Start_IT+0xb0>
 80079d8:	40012c00 	.word	0x40012c00
 80079dc:	40014400 	.word	0x40014400
 80079e0:	40014800 	.word	0x40014800
 80079e4:	00010007 	.word	0x00010007
 80079e8:	40000400 	.word	0x40000400

080079ec <HAL_TIM_OC_Stop_IT>:
{
 80079ec:	b570      	push	{r4, r5, r6, lr}
 80079ee:	0004      	movs	r4, r0
 80079f0:	000e      	movs	r6, r1
  switch (Channel)
 80079f2:	2908      	cmp	r1, #8
 80079f4:	d011      	beq.n	8007a1a <HAL_TIM_OC_Stop_IT+0x2e>
 80079f6:	d805      	bhi.n	8007a04 <HAL_TIM_OC_Stop_IT+0x18>
 80079f8:	2900      	cmp	r1, #0
 80079fa:	d009      	beq.n	8007a10 <HAL_TIM_OC_Stop_IT+0x24>
 80079fc:	2904      	cmp	r1, #4
 80079fe:	d00c      	beq.n	8007a1a <HAL_TIM_OC_Stop_IT+0x2e>
 8007a00:	2001      	movs	r0, #1
}
 8007a02:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8007a04:	290c      	cmp	r1, #12
 8007a06:	d1fb      	bne.n	8007a00 <HAL_TIM_OC_Stop_IT+0x14>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8007a08:	6802      	ldr	r2, [r0, #0]
 8007a0a:	2110      	movs	r1, #16
 8007a0c:	68d3      	ldr	r3, [r2, #12]
 8007a0e:	e002      	b.n	8007a16 <HAL_TIM_OC_Stop_IT+0x2a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007a10:	2102      	movs	r1, #2
 8007a12:	6802      	ldr	r2, [r0, #0]
 8007a14:	68d3      	ldr	r3, [r2, #12]
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8007a16:	438b      	bics	r3, r1
 8007a18:	e002      	b.n	8007a20 <HAL_TIM_OC_Stop_IT+0x34>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8007a1a:	6822      	ldr	r2, [r4, #0]
 8007a1c:	68d3      	ldr	r3, [r2, #12]
 8007a1e:	43b3      	bics	r3, r6
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007a20:	6825      	ldr	r5, [r4, #0]
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8007a22:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007a24:	0031      	movs	r1, r6
 8007a26:	2200      	movs	r2, #0
 8007a28:	0028      	movs	r0, r5
 8007a2a:	f7ff fec9 	bl	80077c0 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007a2e:	4b18      	ldr	r3, [pc, #96]	@ (8007a90 <HAL_TIM_OC_Stop_IT+0xa4>)
 8007a30:	4a18      	ldr	r2, [pc, #96]	@ (8007a94 <HAL_TIM_OC_Stop_IT+0xa8>)
 8007a32:	429d      	cmp	r5, r3
 8007a34:	d005      	beq.n	8007a42 <HAL_TIM_OC_Stop_IT+0x56>
 8007a36:	4b18      	ldr	r3, [pc, #96]	@ (8007a98 <HAL_TIM_OC_Stop_IT+0xac>)
 8007a38:	429d      	cmp	r5, r3
 8007a3a:	d002      	beq.n	8007a42 <HAL_TIM_OC_Stop_IT+0x56>
 8007a3c:	4b17      	ldr	r3, [pc, #92]	@ (8007a9c <HAL_TIM_OC_Stop_IT+0xb0>)
 8007a3e:	429d      	cmp	r5, r3
 8007a40:	d10a      	bne.n	8007a58 <HAL_TIM_OC_Stop_IT+0x6c>
      __HAL_TIM_MOE_DISABLE(htim);
 8007a42:	6a2b      	ldr	r3, [r5, #32]
 8007a44:	4213      	tst	r3, r2
 8007a46:	d107      	bne.n	8007a58 <HAL_TIM_OC_Stop_IT+0x6c>
 8007a48:	6a29      	ldr	r1, [r5, #32]
 8007a4a:	4b15      	ldr	r3, [pc, #84]	@ (8007aa0 <HAL_TIM_OC_Stop_IT+0xb4>)
 8007a4c:	4219      	tst	r1, r3
 8007a4e:	d103      	bne.n	8007a58 <HAL_TIM_OC_Stop_IT+0x6c>
 8007a50:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8007a52:	4914      	ldr	r1, [pc, #80]	@ (8007aa4 <HAL_TIM_OC_Stop_IT+0xb8>)
 8007a54:	400b      	ands	r3, r1
 8007a56:	646b      	str	r3, [r5, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 8007a58:	6a2b      	ldr	r3, [r5, #32]
 8007a5a:	4213      	tst	r3, r2
 8007a5c:	d107      	bne.n	8007a6e <HAL_TIM_OC_Stop_IT+0x82>
 8007a5e:	6a2a      	ldr	r2, [r5, #32]
 8007a60:	4b0f      	ldr	r3, [pc, #60]	@ (8007aa0 <HAL_TIM_OC_Stop_IT+0xb4>)
 8007a62:	421a      	tst	r2, r3
 8007a64:	d103      	bne.n	8007a6e <HAL_TIM_OC_Stop_IT+0x82>
 8007a66:	2201      	movs	r2, #1
 8007a68:	682b      	ldr	r3, [r5, #0]
 8007a6a:	4393      	bics	r3, r2
 8007a6c:	602b      	str	r3, [r5, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007a6e:	2301      	movs	r3, #1
 8007a70:	2e00      	cmp	r6, #0
 8007a72:	d103      	bne.n	8007a7c <HAL_TIM_OC_Stop_IT+0x90>
 8007a74:	343e      	adds	r4, #62	@ 0x3e
  switch (Channel)
 8007a76:	2000      	movs	r0, #0
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007a78:	7023      	strb	r3, [r4, #0]
 8007a7a:	e7c2      	b.n	8007a02 <HAL_TIM_OC_Stop_IT+0x16>
 8007a7c:	2e04      	cmp	r6, #4
 8007a7e:	d101      	bne.n	8007a84 <HAL_TIM_OC_Stop_IT+0x98>
 8007a80:	343f      	adds	r4, #63	@ 0x3f
 8007a82:	e7f8      	b.n	8007a76 <HAL_TIM_OC_Stop_IT+0x8a>
 8007a84:	2e08      	cmp	r6, #8
 8007a86:	d101      	bne.n	8007a8c <HAL_TIM_OC_Stop_IT+0xa0>
 8007a88:	3440      	adds	r4, #64	@ 0x40
 8007a8a:	e7f4      	b.n	8007a76 <HAL_TIM_OC_Stop_IT+0x8a>
 8007a8c:	3441      	adds	r4, #65	@ 0x41
 8007a8e:	e7f2      	b.n	8007a76 <HAL_TIM_OC_Stop_IT+0x8a>
 8007a90:	40012c00 	.word	0x40012c00
 8007a94:	00001111 	.word	0x00001111
 8007a98:	40014400 	.word	0x40014400
 8007a9c:	40014800 	.word	0x40014800
 8007aa0:	00000444 	.word	0x00000444
 8007aa4:	ffff7fff 	.word	0xffff7fff

08007aa8 <HAL_TIM_IC_Start_IT>:
{
 8007aa8:	b510      	push	{r4, lr}
 8007aaa:	2908      	cmp	r1, #8
 8007aac:	d02f      	beq.n	8007b0e <HAL_TIM_IC_Start_IT+0x66>
 8007aae:	d806      	bhi.n	8007abe <HAL_TIM_IC_Start_IT+0x16>
 8007ab0:	2900      	cmp	r1, #0
 8007ab2:	d00b      	beq.n	8007acc <HAL_TIM_IC_Start_IT+0x24>
 8007ab4:	2904      	cmp	r1, #4
 8007ab6:	d023      	beq.n	8007b00 <HAL_TIM_IC_Start_IT+0x58>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007ab8:	0003      	movs	r3, r0
 8007aba:	3343      	adds	r3, #67	@ 0x43
 8007abc:	e030      	b.n	8007b20 <HAL_TIM_IC_Start_IT+0x78>
 8007abe:	290c      	cmp	r1, #12
 8007ac0:	d02c      	beq.n	8007b1c <HAL_TIM_IC_Start_IT+0x74>
 8007ac2:	2910      	cmp	r1, #16
 8007ac4:	d1f8      	bne.n	8007ab8 <HAL_TIM_IC_Start_IT+0x10>
 8007ac6:	0003      	movs	r3, r0
 8007ac8:	3342      	adds	r3, #66	@ 0x42
 8007aca:	e029      	b.n	8007b20 <HAL_TIM_IC_Start_IT+0x78>
 8007acc:	0003      	movs	r3, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007ace:	0002      	movs	r2, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007ad0:	333e      	adds	r3, #62	@ 0x3e
 8007ad2:	781b      	ldrb	r3, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007ad4:	3244      	adds	r2, #68	@ 0x44
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007ad6:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007ad8:	7812      	ldrb	r2, [r2, #0]
 8007ada:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	d12d      	bne.n	8007b3c <HAL_TIM_IC_Start_IT+0x94>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007ae0:	2a01      	cmp	r2, #1
 8007ae2:	d12b      	bne.n	8007b3c <HAL_TIM_IC_Start_IT+0x94>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ae4:	3301      	adds	r3, #1
 8007ae6:	2908      	cmp	r1, #8
 8007ae8:	d058      	beq.n	8007b9c <HAL_TIM_IC_Start_IT+0xf4>
 8007aea:	d81e      	bhi.n	8007b2a <HAL_TIM_IC_Start_IT+0x82>
 8007aec:	2900      	cmp	r1, #0
 8007aee:	d027      	beq.n	8007b40 <HAL_TIM_IC_Start_IT+0x98>
 8007af0:	2904      	cmp	r1, #4
 8007af2:	d04a      	beq.n	8007b8a <HAL_TIM_IC_Start_IT+0xe2>
 8007af4:	0002      	movs	r2, r0
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007af6:	3047      	adds	r0, #71	@ 0x47
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007af8:	3243      	adds	r2, #67	@ 0x43
 8007afa:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007afc:	7003      	strb	r3, [r0, #0]
  switch (Channel)
 8007afe:	e01d      	b.n	8007b3c <HAL_TIM_IC_Start_IT+0x94>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007b00:	0003      	movs	r3, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007b02:	0002      	movs	r2, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007b04:	333f      	adds	r3, #63	@ 0x3f
 8007b06:	781b      	ldrb	r3, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007b08:	3245      	adds	r2, #69	@ 0x45
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007b0a:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007b0c:	e7e4      	b.n	8007ad8 <HAL_TIM_IC_Start_IT+0x30>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007b0e:	0003      	movs	r3, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007b10:	0002      	movs	r2, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007b12:	3340      	adds	r3, #64	@ 0x40
 8007b14:	781b      	ldrb	r3, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007b16:	3246      	adds	r2, #70	@ 0x46
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007b18:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007b1a:	e7dd      	b.n	8007ad8 <HAL_TIM_IC_Start_IT+0x30>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007b1c:	0003      	movs	r3, r0
 8007b1e:	3341      	adds	r3, #65	@ 0x41
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007b20:	0002      	movs	r2, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007b22:	781b      	ldrb	r3, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007b24:	3247      	adds	r2, #71	@ 0x47
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007b26:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007b28:	e7d6      	b.n	8007ad8 <HAL_TIM_IC_Start_IT+0x30>
 8007b2a:	0002      	movs	r2, r0
 8007b2c:	3247      	adds	r2, #71	@ 0x47
 8007b2e:	290c      	cmp	r1, #12
 8007b30:	d037      	beq.n	8007ba2 <HAL_TIM_IC_Start_IT+0xfa>
 8007b32:	2910      	cmp	r1, #16
 8007b34:	d1de      	bne.n	8007af4 <HAL_TIM_IC_Start_IT+0x4c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b36:	3042      	adds	r0, #66	@ 0x42
 8007b38:	7003      	strb	r3, [r0, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b3a:	7013      	strb	r3, [r2, #0]
{
 8007b3c:	2001      	movs	r0, #1
 8007b3e:	e023      	b.n	8007b88 <HAL_TIM_IC_Start_IT+0xe0>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b40:	0002      	movs	r2, r0
 8007b42:	323e      	adds	r2, #62	@ 0x3e
 8007b44:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b46:	7193      	strb	r3, [r2, #6]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007b48:	6804      	ldr	r4, [r0, #0]
 8007b4a:	68e2      	ldr	r2, [r4, #12]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	60e3      	str	r3, [r4, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007b50:	6804      	ldr	r4, [r0, #0]
 8007b52:	2201      	movs	r2, #1
 8007b54:	0020      	movs	r0, r4
 8007b56:	f7ff fe33 	bl	80077c0 <TIM_CCxChannelCmd>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b5a:	4b16      	ldr	r3, [pc, #88]	@ (8007bb4 <HAL_TIM_IC_Start_IT+0x10c>)
 8007b5c:	429c      	cmp	r4, r3
 8007b5e:	d006      	beq.n	8007b6e <HAL_TIM_IC_Start_IT+0xc6>
 8007b60:	2380      	movs	r3, #128	@ 0x80
 8007b62:	05db      	lsls	r3, r3, #23
 8007b64:	429c      	cmp	r4, r3
 8007b66:	d002      	beq.n	8007b6e <HAL_TIM_IC_Start_IT+0xc6>
 8007b68:	4b13      	ldr	r3, [pc, #76]	@ (8007bb8 <HAL_TIM_IC_Start_IT+0x110>)
 8007b6a:	429c      	cmp	r4, r3
 8007b6c:	d107      	bne.n	8007b7e <HAL_TIM_IC_Start_IT+0xd6>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b6e:	68a3      	ldr	r3, [r4, #8]
 8007b70:	4a12      	ldr	r2, [pc, #72]	@ (8007bbc <HAL_TIM_IC_Start_IT+0x114>)
 8007b72:	4013      	ands	r3, r2
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b74:	2b06      	cmp	r3, #6
 8007b76:	d006      	beq.n	8007b86 <HAL_TIM_IC_Start_IT+0xde>
 8007b78:	3a07      	subs	r2, #7
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d003      	beq.n	8007b86 <HAL_TIM_IC_Start_IT+0xde>
        __HAL_TIM_ENABLE(htim);
 8007b7e:	2301      	movs	r3, #1
 8007b80:	6822      	ldr	r2, [r4, #0]
 8007b82:	4313      	orrs	r3, r2
 8007b84:	6023      	str	r3, [r4, #0]
{
 8007b86:	2000      	movs	r0, #0
}
 8007b88:	bd10      	pop	{r4, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b8a:	0002      	movs	r2, r0
 8007b8c:	323f      	adds	r2, #63	@ 0x3f
 8007b8e:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b90:	7193      	strb	r3, [r2, #6]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007b92:	6802      	ldr	r2, [r0, #0]
 8007b94:	68d3      	ldr	r3, [r2, #12]
 8007b96:	430b      	orrs	r3, r1
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007b98:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8007b9a:	e7d9      	b.n	8007b50 <HAL_TIM_IC_Start_IT+0xa8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b9c:	0002      	movs	r2, r0
 8007b9e:	3240      	adds	r2, #64	@ 0x40
 8007ba0:	e7f5      	b.n	8007b8e <HAL_TIM_IC_Start_IT+0xe6>
 8007ba2:	0004      	movs	r4, r0
 8007ba4:	3441      	adds	r4, #65	@ 0x41
 8007ba6:	7023      	strb	r3, [r4, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ba8:	7013      	strb	r3, [r2, #0]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007baa:	2310      	movs	r3, #16
 8007bac:	6802      	ldr	r2, [r0, #0]
 8007bae:	68d4      	ldr	r4, [r2, #12]
 8007bb0:	4323      	orrs	r3, r4
 8007bb2:	e7f1      	b.n	8007b98 <HAL_TIM_IC_Start_IT+0xf0>
 8007bb4:	40012c00 	.word	0x40012c00
 8007bb8:	40000400 	.word	0x40000400
 8007bbc:	00010007 	.word	0x00010007

08007bc0 <TIM_ResetCallback>:
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8007bc0:	0003      	movs	r3, r0
 8007bc2:	4a10      	ldr	r2, [pc, #64]	@ (8007c04 <TIM_ResetCallback+0x44>)
 8007bc4:	3308      	adds	r3, #8
 8007bc6:	67da      	str	r2, [r3, #124]	@ 0x7c
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8007bc8:	4a0f      	ldr	r2, [pc, #60]	@ (8007c08 <TIM_ResetCallback+0x48>)
 8007bca:	3380      	adds	r3, #128	@ 0x80
 8007bcc:	601a      	str	r2, [r3, #0]
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8007bce:	4a0f      	ldr	r2, [pc, #60]	@ (8007c0c <TIM_ResetCallback+0x4c>)
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8007bd0:	30b8      	adds	r0, #184	@ 0xb8
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8007bd2:	605a      	str	r2, [r3, #4]
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8007bd4:	4a0e      	ldr	r2, [pc, #56]	@ (8007c10 <TIM_ResetCallback+0x50>)
 8007bd6:	609a      	str	r2, [r3, #8]
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8007bd8:	4a0e      	ldr	r2, [pc, #56]	@ (8007c14 <TIM_ResetCallback+0x54>)
 8007bda:	60da      	str	r2, [r3, #12]
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8007bdc:	4a0e      	ldr	r2, [pc, #56]	@ (8007c18 <TIM_ResetCallback+0x58>)
 8007bde:	611a      	str	r2, [r3, #16]
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8007be0:	4a0e      	ldr	r2, [pc, #56]	@ (8007c1c <TIM_ResetCallback+0x5c>)
 8007be2:	615a      	str	r2, [r3, #20]
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8007be4:	4a0e      	ldr	r2, [pc, #56]	@ (8007c20 <TIM_ResetCallback+0x60>)
 8007be6:	619a      	str	r2, [r3, #24]
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8007be8:	4a0e      	ldr	r2, [pc, #56]	@ (8007c24 <TIM_ResetCallback+0x64>)
 8007bea:	61da      	str	r2, [r3, #28]
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8007bec:	4a0e      	ldr	r2, [pc, #56]	@ (8007c28 <TIM_ResetCallback+0x68>)
 8007bee:	621a      	str	r2, [r3, #32]
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8007bf0:	4a0e      	ldr	r2, [pc, #56]	@ (8007c2c <TIM_ResetCallback+0x6c>)
 8007bf2:	625a      	str	r2, [r3, #36]	@ 0x24
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8007bf4:	4a0e      	ldr	r2, [pc, #56]	@ (8007c30 <TIM_ResetCallback+0x70>)
 8007bf6:	629a      	str	r2, [r3, #40]	@ 0x28
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8007bf8:	4a0e      	ldr	r2, [pc, #56]	@ (8007c34 <TIM_ResetCallback+0x74>)
 8007bfa:	62da      	str	r2, [r3, #44]	@ 0x2c
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8007bfc:	4b0e      	ldr	r3, [pc, #56]	@ (8007c38 <TIM_ResetCallback+0x78>)
 8007bfe:	6003      	str	r3, [r0, #0]
}
 8007c00:	4770      	bx	lr
 8007c02:	46c0      	nop			@ (mov r8, r8)
 8007c04:	08006f0b 	.word	0x08006f0b
 8007c08:	08006f0d 	.word	0x08006f0d
 8007c0c:	08006f19 	.word	0x08006f19
 8007c10:	08006f1b 	.word	0x08006f1b
 8007c14:	08006f11 	.word	0x08006f11
 8007c18:	08006f13 	.word	0x08006f13
 8007c1c:	08006f0f 	.word	0x08006f0f
 8007c20:	08006f15 	.word	0x08006f15
 8007c24:	08006f17 	.word	0x08006f17
 8007c28:	08006f1d 	.word	0x08006f1d
 8007c2c:	08007f01 	.word	0x08007f01
 8007c30:	08007f03 	.word	0x08007f03
 8007c34:	08007f05 	.word	0x08007f05
 8007c38:	08007f07 	.word	0x08007f07

08007c3c <HAL_TIM_Base_Init>:
{
 8007c3c:	b570      	push	{r4, r5, r6, lr}
 8007c3e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8007c40:	2001      	movs	r0, #1
  if (htim == NULL)
 8007c42:	2c00      	cmp	r4, #0
 8007c44:	d02b      	beq.n	8007c9e <HAL_TIM_Base_Init+0x62>
  if (htim->State == HAL_TIM_STATE_RESET)
 8007c46:	0025      	movs	r5, r4
 8007c48:	353d      	adds	r5, #61	@ 0x3d
 8007c4a:	782b      	ldrb	r3, [r5, #0]
 8007c4c:	b2da      	uxtb	r2, r3
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d10d      	bne.n	8007c6e <HAL_TIM_Base_Init+0x32>
    htim->Lock = HAL_UNLOCKED;
 8007c52:	0023      	movs	r3, r4
 8007c54:	333c      	adds	r3, #60	@ 0x3c
 8007c56:	701a      	strb	r2, [r3, #0]
    TIM_ResetCallback(htim);
 8007c58:	0020      	movs	r0, r4
 8007c5a:	f7ff ffb1 	bl	8007bc0 <TIM_ResetCallback>
    if (htim->Base_MspInitCallback == NULL)
 8007c5e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d101      	bne.n	8007c68 <HAL_TIM_Base_Init+0x2c>
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8007c64:	4b0e      	ldr	r3, [pc, #56]	@ (8007ca0 <HAL_TIM_Base_Init+0x64>)
 8007c66:	64e3      	str	r3, [r4, #76]	@ 0x4c
    htim->Base_MspInitCallback(htim);
 8007c68:	0020      	movs	r0, r4
 8007c6a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007c6c:	4798      	blx	r3
  htim->State = HAL_TIM_STATE_BUSY;
 8007c6e:	2302      	movs	r3, #2
 8007c70:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c72:	6820      	ldr	r0, [r4, #0]
 8007c74:	1d21      	adds	r1, r4, #4
 8007c76:	f7ff faf3 	bl	8007260 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c7a:	0022      	movs	r2, r4
 8007c7c:	2301      	movs	r3, #1
  return HAL_OK;
 8007c7e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c80:	3248      	adds	r2, #72	@ 0x48
 8007c82:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c84:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c86:	3a0a      	subs	r2, #10
 8007c88:	7013      	strb	r3, [r2, #0]
 8007c8a:	7053      	strb	r3, [r2, #1]
 8007c8c:	7093      	strb	r3, [r2, #2]
 8007c8e:	70d3      	strb	r3, [r2, #3]
 8007c90:	7113      	strb	r3, [r2, #4]
 8007c92:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c94:	7193      	strb	r3, [r2, #6]
 8007c96:	71d3      	strb	r3, [r2, #7]
 8007c98:	7213      	strb	r3, [r2, #8]
 8007c9a:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8007c9c:	702b      	strb	r3, [r5, #0]
}
 8007c9e:	bd70      	pop	{r4, r5, r6, pc}
 8007ca0:	08004555 	.word	0x08004555

08007ca4 <HAL_TIM_OC_Init>:
{
 8007ca4:	b570      	push	{r4, r5, r6, lr}
 8007ca6:	0004      	movs	r4, r0
    return HAL_ERROR;
 8007ca8:	2001      	movs	r0, #1
  if (htim == NULL)
 8007caa:	2c00      	cmp	r4, #0
 8007cac:	d02b      	beq.n	8007d06 <HAL_TIM_OC_Init+0x62>
  if (htim->State == HAL_TIM_STATE_RESET)
 8007cae:	0025      	movs	r5, r4
 8007cb0:	353d      	adds	r5, #61	@ 0x3d
 8007cb2:	782b      	ldrb	r3, [r5, #0]
 8007cb4:	b2da      	uxtb	r2, r3
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d10d      	bne.n	8007cd6 <HAL_TIM_OC_Init+0x32>
    htim->Lock = HAL_UNLOCKED;
 8007cba:	0023      	movs	r3, r4
 8007cbc:	333c      	adds	r3, #60	@ 0x3c
 8007cbe:	701a      	strb	r2, [r3, #0]
    TIM_ResetCallback(htim);
 8007cc0:	0020      	movs	r0, r4
 8007cc2:	f7ff ff7d 	bl	8007bc0 <TIM_ResetCallback>
    if (htim->OC_MspInitCallback == NULL)
 8007cc6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d101      	bne.n	8007cd0 <HAL_TIM_OC_Init+0x2c>
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8007ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8007d08 <HAL_TIM_OC_Init+0x64>)
 8007cce:	65e3      	str	r3, [r4, #92]	@ 0x5c
    htim->OC_MspInitCallback(htim);
 8007cd0:	0020      	movs	r0, r4
 8007cd2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8007cd4:	4798      	blx	r3
  htim->State = HAL_TIM_STATE_BUSY;
 8007cd6:	2302      	movs	r3, #2
 8007cd8:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007cda:	6820      	ldr	r0, [r4, #0]
 8007cdc:	1d21      	adds	r1, r4, #4
 8007cde:	f7ff fabf 	bl	8007260 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ce2:	0022      	movs	r2, r4
 8007ce4:	2301      	movs	r3, #1
  return HAL_OK;
 8007ce6:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ce8:	3248      	adds	r2, #72	@ 0x48
 8007cea:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cec:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cee:	3a0a      	subs	r2, #10
 8007cf0:	7013      	strb	r3, [r2, #0]
 8007cf2:	7053      	strb	r3, [r2, #1]
 8007cf4:	7093      	strb	r3, [r2, #2]
 8007cf6:	70d3      	strb	r3, [r2, #3]
 8007cf8:	7113      	strb	r3, [r2, #4]
 8007cfa:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cfc:	7193      	strb	r3, [r2, #6]
 8007cfe:	71d3      	strb	r3, [r2, #7]
 8007d00:	7213      	strb	r3, [r2, #8]
 8007d02:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8007d04:	702b      	strb	r3, [r5, #0]
}
 8007d06:	bd70      	pop	{r4, r5, r6, pc}
 8007d08:	08006f05 	.word	0x08006f05

08007d0c <HAL_TIM_PWM_Init>:
{
 8007d0c:	b570      	push	{r4, r5, r6, lr}
 8007d0e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8007d10:	2001      	movs	r0, #1
  if (htim == NULL)
 8007d12:	2c00      	cmp	r4, #0
 8007d14:	d02b      	beq.n	8007d6e <HAL_TIM_PWM_Init+0x62>
  if (htim->State == HAL_TIM_STATE_RESET)
 8007d16:	0025      	movs	r5, r4
 8007d18:	353d      	adds	r5, #61	@ 0x3d
 8007d1a:	782b      	ldrb	r3, [r5, #0]
 8007d1c:	b2da      	uxtb	r2, r3
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d10d      	bne.n	8007d3e <HAL_TIM_PWM_Init+0x32>
    htim->Lock = HAL_UNLOCKED;
 8007d22:	0023      	movs	r3, r4
 8007d24:	333c      	adds	r3, #60	@ 0x3c
 8007d26:	701a      	strb	r2, [r3, #0]
    TIM_ResetCallback(htim);
 8007d28:	0020      	movs	r0, r4
 8007d2a:	f7ff ff49 	bl	8007bc0 <TIM_ResetCallback>
    if (htim->PWM_MspInitCallback == NULL)
 8007d2e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d101      	bne.n	8007d38 <HAL_TIM_PWM_Init+0x2c>
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8007d34:	4b0e      	ldr	r3, [pc, #56]	@ (8007d70 <HAL_TIM_PWM_Init+0x64>)
 8007d36:	6663      	str	r3, [r4, #100]	@ 0x64
    htim->PWM_MspInitCallback(htim);
 8007d38:	0020      	movs	r0, r4
 8007d3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d3c:	4798      	blx	r3
  htim->State = HAL_TIM_STATE_BUSY;
 8007d3e:	2302      	movs	r3, #2
 8007d40:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d42:	6820      	ldr	r0, [r4, #0]
 8007d44:	1d21      	adds	r1, r4, #4
 8007d46:	f7ff fa8b 	bl	8007260 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d4a:	0022      	movs	r2, r4
 8007d4c:	2301      	movs	r3, #1
  return HAL_OK;
 8007d4e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d50:	3248      	adds	r2, #72	@ 0x48
 8007d52:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d54:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d56:	3a0a      	subs	r2, #10
 8007d58:	7013      	strb	r3, [r2, #0]
 8007d5a:	7053      	strb	r3, [r2, #1]
 8007d5c:	7093      	strb	r3, [r2, #2]
 8007d5e:	70d3      	strb	r3, [r2, #3]
 8007d60:	7113      	strb	r3, [r2, #4]
 8007d62:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d64:	7193      	strb	r3, [r2, #6]
 8007d66:	71d3      	strb	r3, [r2, #7]
 8007d68:	7213      	strb	r3, [r2, #8]
 8007d6a:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8007d6c:	702b      	strb	r3, [r5, #0]
}
 8007d6e:	bd70      	pop	{r4, r5, r6, pc}
 8007d70:	08006f07 	.word	0x08006f07

08007d74 <HAL_TIM_IC_Init>:
{
 8007d74:	b570      	push	{r4, r5, r6, lr}
 8007d76:	0004      	movs	r4, r0
    return HAL_ERROR;
 8007d78:	2001      	movs	r0, #1
  if (htim == NULL)
 8007d7a:	2c00      	cmp	r4, #0
 8007d7c:	d02b      	beq.n	8007dd6 <HAL_TIM_IC_Init+0x62>
  if (htim->State == HAL_TIM_STATE_RESET)
 8007d7e:	0025      	movs	r5, r4
 8007d80:	353d      	adds	r5, #61	@ 0x3d
 8007d82:	782b      	ldrb	r3, [r5, #0]
 8007d84:	b2da      	uxtb	r2, r3
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d10d      	bne.n	8007da6 <HAL_TIM_IC_Init+0x32>
    htim->Lock = HAL_UNLOCKED;
 8007d8a:	0023      	movs	r3, r4
 8007d8c:	333c      	adds	r3, #60	@ 0x3c
 8007d8e:	701a      	strb	r2, [r3, #0]
    TIM_ResetCallback(htim);
 8007d90:	0020      	movs	r0, r4
 8007d92:	f7ff ff15 	bl	8007bc0 <TIM_ResetCallback>
    if (htim->IC_MspInitCallback == NULL)
 8007d96:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d101      	bne.n	8007da0 <HAL_TIM_IC_Init+0x2c>
      htim->IC_MspInitCallback = HAL_TIM_IC_MspInit;
 8007d9c:	4b0e      	ldr	r3, [pc, #56]	@ (8007dd8 <HAL_TIM_IC_Init+0x64>)
 8007d9e:	6563      	str	r3, [r4, #84]	@ 0x54
    htim->IC_MspInitCallback(htim);
 8007da0:	0020      	movs	r0, r4
 8007da2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007da4:	4798      	blx	r3
  htim->State = HAL_TIM_STATE_BUSY;
 8007da6:	2302      	movs	r3, #2
 8007da8:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007daa:	6820      	ldr	r0, [r4, #0]
 8007dac:	1d21      	adds	r1, r4, #4
 8007dae:	f7ff fa57 	bl	8007260 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007db2:	0022      	movs	r2, r4
 8007db4:	2301      	movs	r3, #1
  return HAL_OK;
 8007db6:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007db8:	3248      	adds	r2, #72	@ 0x48
 8007dba:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dbc:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dbe:	3a0a      	subs	r2, #10
 8007dc0:	7013      	strb	r3, [r2, #0]
 8007dc2:	7053      	strb	r3, [r2, #1]
 8007dc4:	7093      	strb	r3, [r2, #2]
 8007dc6:	70d3      	strb	r3, [r2, #3]
 8007dc8:	7113      	strb	r3, [r2, #4]
 8007dca:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dcc:	7193      	strb	r3, [r2, #6]
 8007dce:	71d3      	strb	r3, [r2, #7]
 8007dd0:	7213      	strb	r3, [r2, #8]
 8007dd2:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8007dd4:	702b      	strb	r3, [r5, #0]
}
 8007dd6:	bd70      	pop	{r4, r5, r6, pc}
 8007dd8:	08006f09 	.word	0x08006f09

08007ddc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007dde:	0004      	movs	r4, r0
 8007de0:	2202      	movs	r2, #2
 8007de2:	343c      	adds	r4, #60	@ 0x3c
 8007de4:	7825      	ldrb	r5, [r4, #0]
{
 8007de6:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8007de8:	0010      	movs	r0, r2
 8007dea:	2d01      	cmp	r5, #1
 8007dec:	d023      	beq.n	8007e36 <HAL_TIMEx_MasterConfigSynchronization+0x5a>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dee:	001d      	movs	r5, r3
 8007df0:	353d      	adds	r5, #61	@ 0x3d
 8007df2:	702a      	strb	r2, [r5, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007df4:	681a      	ldr	r2, [r3, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007df6:	4e10      	ldr	r6, [pc, #64]	@ (8007e38 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
  tmpcr2 = htim->Instance->CR2;
 8007df8:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8007dfa:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007dfc:	42b2      	cmp	r2, r6
 8007dfe:	d103      	bne.n	8007e08 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007e00:	4f0e      	ldr	r7, [pc, #56]	@ (8007e3c <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8007e02:	403b      	ands	r3, r7
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007e04:	684f      	ldr	r7, [r1, #4]
 8007e06:	433b      	orrs	r3, r7
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e08:	2770      	movs	r7, #112	@ 0x70
 8007e0a:	43bb      	bics	r3, r7
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e0c:	680f      	ldr	r7, [r1, #0]
 8007e0e:	433b      	orrs	r3, r7

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e10:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e12:	42b2      	cmp	r2, r6
 8007e14:	d006      	beq.n	8007e24 <HAL_TIMEx_MasterConfigSynchronization+0x48>
 8007e16:	2380      	movs	r3, #128	@ 0x80
 8007e18:	05db      	lsls	r3, r3, #23
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d002      	beq.n	8007e24 <HAL_TIMEx_MasterConfigSynchronization+0x48>
 8007e1e:	4b08      	ldr	r3, [pc, #32]	@ (8007e40 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8007e20:	429a      	cmp	r2, r3
 8007e22:	d104      	bne.n	8007e2e <HAL_TIMEx_MasterConfigSynchronization+0x52>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e24:	2380      	movs	r3, #128	@ 0x80
 8007e26:	4398      	bics	r0, r3
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e28:	688b      	ldr	r3, [r1, #8]
 8007e2a:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e2c:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007e2e:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8007e30:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8007e32:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8007e34:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8007e36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e38:	40012c00 	.word	0x40012c00
 8007e3c:	ff0fffff 	.word	0xff0fffff
 8007e40:	40000400 	.word	0x40000400

08007e44 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007e44:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e46:	0004      	movs	r4, r0
 8007e48:	343c      	adds	r4, #60	@ 0x3c
 8007e4a:	7823      	ldrb	r3, [r4, #0]
{
 8007e4c:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8007e4e:	2002      	movs	r0, #2
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d039      	beq.n	8007ec8 <HAL_TIMEx_ConfigBreakDeadTime+0x84>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007e54:	481d      	ldr	r0, [pc, #116]	@ (8007ecc <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 8007e56:	68cb      	ldr	r3, [r1, #12]
 8007e58:	4003      	ands	r3, r0
 8007e5a:	6888      	ldr	r0, [r1, #8]
 8007e5c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007e5e:	481c      	ldr	r0, [pc, #112]	@ (8007ed0 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8007e60:	4003      	ands	r3, r0
 8007e62:	6848      	ldr	r0, [r1, #4]
 8007e64:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007e66:	481b      	ldr	r0, [pc, #108]	@ (8007ed4 <HAL_TIMEx_ConfigBreakDeadTime+0x90>)
 8007e68:	4003      	ands	r3, r0
 8007e6a:	6808      	ldr	r0, [r1, #0]
 8007e6c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007e6e:	481a      	ldr	r0, [pc, #104]	@ (8007ed8 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 8007e70:	4003      	ands	r3, r0
 8007e72:	6908      	ldr	r0, [r1, #16]
 8007e74:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007e76:	4819      	ldr	r0, [pc, #100]	@ (8007edc <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8007e78:	4003      	ands	r3, r0
 8007e7a:	6948      	ldr	r0, [r1, #20]
 8007e7c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007e7e:	4818      	ldr	r0, [pc, #96]	@ (8007ee0 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 8007e80:	4003      	ands	r3, r0
 8007e82:	6b08      	ldr	r0, [r1, #48]	@ 0x30
 8007e84:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007e86:	4817      	ldr	r0, [pc, #92]	@ (8007ee4 <HAL_TIMEx_ConfigBreakDeadTime+0xa0>)
 8007e88:	4003      	ands	r3, r0
 8007e8a:	6988      	ldr	r0, [r1, #24]
 8007e8c:	0400      	lsls	r0, r0, #16
 8007e8e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007e90:	4815      	ldr	r0, [pc, #84]	@ (8007ee8 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8007e92:	4003      	ands	r3, r0
 8007e94:	69c8      	ldr	r0, [r1, #28]
 8007e96:	4303      	orrs	r3, r0

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007e98:	6810      	ldr	r0, [r2, #0]
 8007e9a:	4a14      	ldr	r2, [pc, #80]	@ (8007eec <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8007e9c:	4290      	cmp	r0, r2
 8007e9e:	d110      	bne.n	8007ec2 <HAL_TIMEx_ConfigBreakDeadTime+0x7e>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007ea0:	4a13      	ldr	r2, [pc, #76]	@ (8007ef0 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8007ea2:	4013      	ands	r3, r2
 8007ea4:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8007ea6:	0512      	lsls	r2, r2, #20
 8007ea8:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007eaa:	4b12      	ldr	r3, [pc, #72]	@ (8007ef4 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8007eac:	401a      	ands	r2, r3
 8007eae:	6a0b      	ldr	r3, [r1, #32]
 8007eb0:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007eb2:	4b11      	ldr	r3, [pc, #68]	@ (8007ef8 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8007eb4:	401a      	ands	r2, r3
 8007eb6:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8007eb8:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007eba:	4b10      	ldr	r3, [pc, #64]	@ (8007efc <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8007ebc:	401a      	ands	r2, r3
 8007ebe:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8007ec0:	4313      	orrs	r3, r2
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007ec2:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007ec4:	2000      	movs	r0, #0
 8007ec6:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8007ec8:	bd10      	pop	{r4, pc}
 8007eca:	46c0      	nop			@ (mov r8, r8)
 8007ecc:	fffffcff 	.word	0xfffffcff
 8007ed0:	fffffbff 	.word	0xfffffbff
 8007ed4:	fffff7ff 	.word	0xfffff7ff
 8007ed8:	ffffefff 	.word	0xffffefff
 8007edc:	ffffdfff 	.word	0xffffdfff
 8007ee0:	ffffbfff 	.word	0xffffbfff
 8007ee4:	fff0ffff 	.word	0xfff0ffff
 8007ee8:	efffffff 	.word	0xefffffff
 8007eec:	40012c00 	.word	0x40012c00
 8007ef0:	ff0fffff 	.word	0xff0fffff
 8007ef4:	feffffff 	.word	0xfeffffff
 8007ef8:	fdffffff 	.word	0xfdffffff
 8007efc:	dfffffff 	.word	0xdfffffff

08007f00 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8007f00:	4770      	bx	lr

08007f02 <HAL_TIMEx_CommutHalfCpltCallback>:
/**
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
 8007f02:	4770      	bx	lr

08007f04 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8007f04:	4770      	bx	lr

08007f06 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8007f06:	4770      	bx	lr

08007f08 <HAL_UARTEx_RxEventCallback>:
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007f08:	4770      	bx	lr
	...

08007f0c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007f0c:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f0e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f12:	2201      	movs	r2, #1
 8007f14:	f382 8810 	msr	PRIMASK, r2
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007f18:	25c0      	movs	r5, #192	@ 0xc0
 8007f1a:	6801      	ldr	r1, [r0, #0]
 8007f1c:	680b      	ldr	r3, [r1, #0]
 8007f1e:	43ab      	bics	r3, r5
 8007f20:	600b      	str	r3, [r1, #0]
 8007f22:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f26:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f2a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007f2e:	6802      	ldr	r2, [r0, #0]
 8007f30:	4c04      	ldr	r4, [pc, #16]	@ (8007f44 <UART_EndTxTransfer+0x38>)
 8007f32:	6893      	ldr	r3, [r2, #8]
 8007f34:	4023      	ands	r3, r4
 8007f36:	6093      	str	r3, [r2, #8]
 8007f38:	f381 8810 	msr	PRIMASK, r1

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f3c:	2320      	movs	r3, #32
 8007f3e:	3088      	adds	r0, #136	@ 0x88
 8007f40:	6003      	str	r3, [r0, #0]
}
 8007f42:	bd30      	pop	{r4, r5, pc}
 8007f44:	ff7fffff 	.word	0xff7fffff

08007f48 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f48:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f4a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f4e:	2201      	movs	r2, #1
 8007f50:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007f54:	6801      	ldr	r1, [r0, #0]
 8007f56:	4d13      	ldr	r5, [pc, #76]	@ (8007fa4 <UART_EndRxTransfer+0x5c>)
 8007f58:	680b      	ldr	r3, [r1, #0]
 8007f5a:	402b      	ands	r3, r5
 8007f5c:	600b      	str	r3, [r1, #0]
 8007f5e:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f62:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f66:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007f6a:	6802      	ldr	r2, [r0, #0]
 8007f6c:	4c0e      	ldr	r4, [pc, #56]	@ (8007fa8 <UART_EndRxTransfer+0x60>)
 8007f6e:	6893      	ldr	r3, [r2, #8]
 8007f70:	4023      	ands	r3, r4
 8007f72:	6093      	str	r3, [r2, #8]
 8007f74:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f78:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8007f7a:	2b01      	cmp	r3, #1
 8007f7c:	d10a      	bne.n	8007f94 <UART_EndRxTransfer+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f7e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f82:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f86:	2410      	movs	r4, #16
 8007f88:	6802      	ldr	r2, [r0, #0]
 8007f8a:	6813      	ldr	r3, [r2, #0]
 8007f8c:	43a3      	bics	r3, r4
 8007f8e:	6013      	str	r3, [r2, #0]
 8007f90:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f94:	0003      	movs	r3, r0
 8007f96:	2220      	movs	r2, #32
 8007f98:	338c      	adds	r3, #140	@ 0x8c
 8007f9a:	601a      	str	r2, [r3, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007fa0:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8007fa2:	bd30      	pop	{r4, r5, pc}
 8007fa4:	fffffedf 	.word	0xfffffedf
 8007fa8:	effffffe 	.word	0xeffffffe

08007fac <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007fac:	0003      	movs	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	2220      	movs	r2, #32
 8007fb2:	681b      	ldr	r3, [r3, #0]
{
 8007fb4:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007fb6:	0019      	movs	r1, r3
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007fb8:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007fba:	4011      	ands	r1, r2
 8007fbc:	4213      	tst	r3, r2
 8007fbe:	d134      	bne.n	800802a <UART_DMAReceiveCplt+0x7e>
  {
    huart->RxXferCount = 0U;
 8007fc0:	0003      	movs	r3, r0
 8007fc2:	335e      	adds	r3, #94	@ 0x5e
 8007fc4:	8019      	strh	r1, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fc6:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fca:	2301      	movs	r3, #1
 8007fcc:	f383 8810 	msr	PRIMASK, r3

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007fd0:	6804      	ldr	r4, [r0, #0]
 8007fd2:	4e1e      	ldr	r6, [pc, #120]	@ (800804c <UART_DMAReceiveCplt+0xa0>)
 8007fd4:	6821      	ldr	r1, [r4, #0]
 8007fd6:	4031      	ands	r1, r6
 8007fd8:	6021      	str	r1, [r4, #0]
 8007fda:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fde:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fe2:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fe6:	6804      	ldr	r4, [r0, #0]
 8007fe8:	68a1      	ldr	r1, [r4, #8]
 8007fea:	4399      	bics	r1, r3
 8007fec:	60a1      	str	r1, [r4, #8]
 8007fee:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ff2:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ff6:	f383 8810 	msr	PRIMASK, r3

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ffa:	2540      	movs	r5, #64	@ 0x40
 8007ffc:	6801      	ldr	r1, [r0, #0]
 8007ffe:	688b      	ldr	r3, [r1, #8]
 8008000:	43ab      	bics	r3, r5
 8008002:	608b      	str	r3, [r1, #8]
 8008004:	f384 8810 	msr	PRIMASK, r4

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008008:	0003      	movs	r3, r0
 800800a:	338c      	adds	r3, #140	@ 0x8c
 800800c:	601a      	str	r2, [r3, #0]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800800e:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8008010:	2b01      	cmp	r3, #1
 8008012:	d10a      	bne.n	800802a <UART_DMAReceiveCplt+0x7e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008014:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008018:	f383 8810 	msr	PRIMASK, r3
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800801c:	2410      	movs	r4, #16
 800801e:	6802      	ldr	r2, [r0, #0]
 8008020:	6813      	ldr	r3, [r2, #0]
 8008022:	43a3      	bics	r3, r4
 8008024:	6013      	str	r3, [r2, #0]
 8008026:	f381 8810 	msr	PRIMASK, r1
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800802a:	2300      	movs	r3, #0
 800802c:	6703      	str	r3, [r0, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800802e:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8008030:	2b01      	cmp	r3, #1
 8008032:	d106      	bne.n	8008042 <UART_DMAReceiveCplt+0x96>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 8008034:	0003      	movs	r3, r0
 8008036:	335c      	adds	r3, #92	@ 0x5c
 8008038:	8819      	ldrh	r1, [r3, #0]
 800803a:	3364      	adds	r3, #100	@ 0x64
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008040:	bd70      	pop	{r4, r5, r6, pc}
    huart->RxCpltCallback(huart);
 8008042:	0003      	movs	r3, r0
 8008044:	33a0      	adds	r3, #160	@ 0xa0
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4798      	blx	r3
}
 800804a:	e7f9      	b.n	8008040 <UART_DMAReceiveCplt+0x94>
 800804c:	fffffeff 	.word	0xfffffeff

08008050 <UART_DMARxHalfCplt>:
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008050:	2301      	movs	r3, #1
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008052:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8008054:	b510      	push	{r4, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008056:	6703      	str	r3, [r0, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008058:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800805a:	2b01      	cmp	r3, #1
 800805c:	d107      	bne.n	800806e <UART_DMARxHalfCplt+0x1e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800805e:	0003      	movs	r3, r0
 8008060:	335c      	adds	r3, #92	@ 0x5c
 8008062:	8819      	ldrh	r1, [r3, #0]
 8008064:	3364      	adds	r3, #100	@ 0x64
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	0849      	lsrs	r1, r1, #1
 800806a:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800806c:	bd10      	pop	{r4, pc}
    huart->RxHalfCpltCallback(huart);
 800806e:	0003      	movs	r3, r0
 8008070:	339c      	adds	r3, #156	@ 0x9c
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4798      	blx	r3
}
 8008076:	e7f9      	b.n	800806c <UART_DMARxHalfCplt+0x1c>

08008078 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008078:	b570      	push	{r4, r5, r6, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800807a:	6a84      	ldr	r4, [r0, #40]	@ 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800807c:	0023      	movs	r3, r4
 800807e:	3388      	adds	r3, #136	@ 0x88
 8008080:	681a      	ldr	r2, [r3, #0]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008082:	685d      	ldr	r5, [r3, #4]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008084:	6823      	ldr	r3, [r4, #0]
 8008086:	689b      	ldr	r3, [r3, #8]
 8008088:	061b      	lsls	r3, r3, #24
 800808a:	d508      	bpl.n	800809e <UART_DMAError+0x26>
 800808c:	2a21      	cmp	r2, #33	@ 0x21
 800808e:	d106      	bne.n	800809e <UART_DMAError+0x26>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008090:	0023      	movs	r3, r4
 8008092:	2200      	movs	r2, #0
 8008094:	3356      	adds	r3, #86	@ 0x56
    UART_EndTxTransfer(huart);
 8008096:	0020      	movs	r0, r4
    huart->TxXferCount = 0U;
 8008098:	801a      	strh	r2, [r3, #0]
    UART_EndTxTransfer(huart);
 800809a:	f7ff ff37 	bl	8007f0c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800809e:	6823      	ldr	r3, [r4, #0]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	065b      	lsls	r3, r3, #25
 80080a4:	d508      	bpl.n	80080b8 <UART_DMAError+0x40>
 80080a6:	2d22      	cmp	r5, #34	@ 0x22
 80080a8:	d106      	bne.n	80080b8 <UART_DMAError+0x40>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80080aa:	0023      	movs	r3, r4
 80080ac:	2200      	movs	r2, #0
 80080ae:	335e      	adds	r3, #94	@ 0x5e
    UART_EndRxTransfer(huart);
 80080b0:	0020      	movs	r0, r4
    huart->RxXferCount = 0U;
 80080b2:	801a      	strh	r2, [r3, #0]
    UART_EndRxTransfer(huart);
 80080b4:	f7ff ff48 	bl	8007f48 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80080b8:	0022      	movs	r2, r4
 80080ba:	2310      	movs	r3, #16
 80080bc:	3290      	adds	r2, #144	@ 0x90
 80080be:	6811      	ldr	r1, [r2, #0]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80080c0:	0020      	movs	r0, r4
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80080c2:	430b      	orrs	r3, r1
 80080c4:	6013      	str	r3, [r2, #0]
  huart->ErrorCallback(huart);
 80080c6:	0023      	movs	r3, r4
 80080c8:	33a4      	adds	r3, #164	@ 0xa4
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080ce:	bd70      	pop	{r4, r5, r6, pc}

080080d0 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080d0:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 80080d2:	2300      	movs	r3, #0
 80080d4:	0002      	movs	r2, r0
 80080d6:	325e      	adds	r2, #94	@ 0x5e
{
 80080d8:	b510      	push	{r4, lr}
  huart->TxXferCount = 0U;
 80080da:	3a08      	subs	r2, #8
  huart->RxXferCount = 0U;
 80080dc:	8113      	strh	r3, [r2, #8]
  huart->TxXferCount = 0U;
 80080de:	8013      	strh	r3, [r2, #0]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80080e0:	0003      	movs	r3, r0
 80080e2:	33a4      	adds	r3, #164	@ 0xa4
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080e8:	bd10      	pop	{r4, pc}

080080ea <HAL_UART_AbortReceiveCpltCallback>:
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
 80080ea:	4770      	bx	lr

080080ec <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 80080ec:	4770      	bx	lr

080080ee <HAL_UART_TxHalfCpltCallback>:
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
 80080ee:	4770      	bx	lr

080080f0 <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 80080f0:	4770      	bx	lr

080080f2 <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 80080f2:	4770      	bx	lr

080080f4 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 80080f4:	4770      	bx	lr

080080f6 <HAL_UART_AbortCpltCallback>:
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
 80080f6:	4770      	bx	lr

080080f8 <HAL_UART_AbortTransmitCpltCallback>:
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
 80080f8:	4770      	bx	lr

080080fa <HAL_UART_RegisterCallback>:
{
 80080fa:	0003      	movs	r3, r0
 80080fc:	b510      	push	{r4, lr}
 80080fe:	0008      	movs	r0, r1
  if (pCallback == NULL)
 8008100:	2a00      	cmp	r2, #0
 8008102:	d106      	bne.n	8008112 <HAL_UART_RegisterCallback+0x18>
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008104:	2240      	movs	r2, #64	@ 0x40
 8008106:	3390      	adds	r3, #144	@ 0x90
 8008108:	6819      	ldr	r1, [r3, #0]
    return HAL_ERROR;
 800810a:	2001      	movs	r0, #1
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800810c:	430a      	orrs	r2, r1
 800810e:	601a      	str	r2, [r3, #0]
        break;
 8008110:	e012      	b.n	8008138 <HAL_UART_RegisterCallback+0x3e>
  if (huart->gState == HAL_UART_STATE_READY)
 8008112:	0019      	movs	r1, r3
 8008114:	3188      	adds	r1, #136	@ 0x88
 8008116:	680c      	ldr	r4, [r1, #0]
 8008118:	2c20      	cmp	r4, #32
 800811a:	d124      	bne.n	8008166 <HAL_UART_RegisterCallback+0x6c>
    switch (CallbackID)
 800811c:	280c      	cmp	r0, #12
 800811e:	d8f1      	bhi.n	8008104 <HAL_UART_RegisterCallback+0xa>
 8008120:	f7f7 fffc 	bl	800011c <__gnu_thumb1_case_uqi>
 8008124:	0f0d0b07 	.word	0x0f0d0b07
 8008128:	17151311 	.word	0x17151311
 800812c:	1f1d1b19 	.word	0x1f1d1b19
 8008130:	28          	.byte	0x28
 8008131:	00          	.byte	0x00
        huart->TxHalfCpltCallback = pCallback;
 8008132:	3394      	adds	r3, #148	@ 0x94
  HAL_StatusTypeDef status = HAL_OK;
 8008134:	2000      	movs	r0, #0
        huart->TxCpltCallback = pCallback;
 8008136:	601a      	str	r2, [r3, #0]
}
 8008138:	bd10      	pop	{r4, pc}
        huart->TxCpltCallback = pCallback;
 800813a:	3398      	adds	r3, #152	@ 0x98
 800813c:	e7fa      	b.n	8008134 <HAL_UART_RegisterCallback+0x3a>
        huart->RxHalfCpltCallback = pCallback;
 800813e:	339c      	adds	r3, #156	@ 0x9c
 8008140:	e7f8      	b.n	8008134 <HAL_UART_RegisterCallback+0x3a>
        huart->RxCpltCallback = pCallback;
 8008142:	33a0      	adds	r3, #160	@ 0xa0
 8008144:	e7f6      	b.n	8008134 <HAL_UART_RegisterCallback+0x3a>
        huart->ErrorCallback = pCallback;
 8008146:	33a4      	adds	r3, #164	@ 0xa4
 8008148:	e7f4      	b.n	8008134 <HAL_UART_RegisterCallback+0x3a>
        huart->AbortCpltCallback = pCallback;
 800814a:	33a8      	adds	r3, #168	@ 0xa8
 800814c:	e7f2      	b.n	8008134 <HAL_UART_RegisterCallback+0x3a>
        huart->AbortTransmitCpltCallback = pCallback;
 800814e:	33ac      	adds	r3, #172	@ 0xac
 8008150:	e7f0      	b.n	8008134 <HAL_UART_RegisterCallback+0x3a>
        huart->AbortReceiveCpltCallback = pCallback;
 8008152:	33b0      	adds	r3, #176	@ 0xb0
 8008154:	e7ee      	b.n	8008134 <HAL_UART_RegisterCallback+0x3a>
        huart->WakeupCallback = pCallback;
 8008156:	33b4      	adds	r3, #180	@ 0xb4
 8008158:	e7ec      	b.n	8008134 <HAL_UART_RegisterCallback+0x3a>
        huart->RxFifoFullCallback = pCallback;
 800815a:	33b8      	adds	r3, #184	@ 0xb8
 800815c:	e7ea      	b.n	8008134 <HAL_UART_RegisterCallback+0x3a>
        huart->TxFifoEmptyCallback = pCallback;
 800815e:	33bc      	adds	r3, #188	@ 0xbc
 8008160:	e7e8      	b.n	8008134 <HAL_UART_RegisterCallback+0x3a>
        huart->MspInitCallback = pCallback;
 8008162:	33c4      	adds	r3, #196	@ 0xc4
 8008164:	e7e6      	b.n	8008134 <HAL_UART_RegisterCallback+0x3a>
  else if (huart->gState == HAL_UART_STATE_RESET)
 8008166:	6809      	ldr	r1, [r1, #0]
 8008168:	2900      	cmp	r1, #0
 800816a:	d1cb      	bne.n	8008104 <HAL_UART_RegisterCallback+0xa>
    switch (CallbackID)
 800816c:	280b      	cmp	r0, #11
 800816e:	d0f8      	beq.n	8008162 <HAL_UART_RegisterCallback+0x68>
 8008170:	280c      	cmp	r0, #12
 8008172:	d1c7      	bne.n	8008104 <HAL_UART_RegisterCallback+0xa>
        huart->MspDeInitCallback = pCallback;
 8008174:	33c8      	adds	r3, #200	@ 0xc8
 8008176:	e7dd      	b.n	8008134 <HAL_UART_RegisterCallback+0x3a>

08008178 <HAL_UART_IRQHandler>:
{
 8008178:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800817a:	6801      	ldr	r1, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800817c:	4dc2      	ldr	r5, [pc, #776]	@ (8008488 <HAL_UART_IRQHandler+0x310>)
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800817e:	69cb      	ldr	r3, [r1, #28]
{
 8008180:	0004      	movs	r4, r0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008182:	680a      	ldr	r2, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008184:	6888      	ldr	r0, [r1, #8]
  if (errorflags == 0U)
 8008186:	422b      	tst	r3, r5
 8008188:	d110      	bne.n	80081ac <HAL_UART_IRQHandler+0x34>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800818a:	2520      	movs	r5, #32
 800818c:	422b      	tst	r3, r5
 800818e:	d100      	bne.n	8008192 <HAL_UART_IRQHandler+0x1a>
 8008190:	e09e      	b.n	80082d0 <HAL_UART_IRQHandler+0x158>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008192:	2680      	movs	r6, #128	@ 0x80
 8008194:	0576      	lsls	r6, r6, #21
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008196:	4015      	ands	r5, r2
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008198:	4006      	ands	r6, r0
 800819a:	4335      	orrs	r5, r6
 800819c:	d100      	bne.n	80081a0 <HAL_UART_IRQHandler+0x28>
 800819e:	e097      	b.n	80082d0 <HAL_UART_IRQHandler+0x158>
      if (huart->RxISR != NULL)
 80081a0:	6f63      	ldr	r3, [r4, #116]	@ 0x74
    if (huart->TxISR != NULL)
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d100      	bne.n	80081a8 <HAL_UART_IRQHandler+0x30>
 80081a6:	e092      	b.n	80082ce <HAL_UART_IRQHandler+0x156>
    huart->RxFifoFullCallback(huart);
 80081a8:	0020      	movs	r0, r4
 80081aa:	e084      	b.n	80082b6 <HAL_UART_IRQHandler+0x13e>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80081ac:	4db7      	ldr	r5, [pc, #732]	@ (800848c <HAL_UART_IRQHandler+0x314>)
 80081ae:	4005      	ands	r5, r0
 80081b0:	9500      	str	r5, [sp, #0]
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80081b2:	4db7      	ldr	r5, [pc, #732]	@ (8008490 <HAL_UART_IRQHandler+0x318>)
 80081b4:	9e00      	ldr	r6, [sp, #0]
 80081b6:	4015      	ands	r5, r2
 80081b8:	4335      	orrs	r5, r6
 80081ba:	d100      	bne.n	80081be <HAL_UART_IRQHandler+0x46>
 80081bc:	e088      	b.n	80082d0 <HAL_UART_IRQHandler+0x158>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80081be:	0025      	movs	r5, r4
 80081c0:	2601      	movs	r6, #1
 80081c2:	3590      	adds	r5, #144	@ 0x90
 80081c4:	4233      	tst	r3, r6
 80081c6:	d005      	beq.n	80081d4 <HAL_UART_IRQHandler+0x5c>
 80081c8:	05d7      	lsls	r7, r2, #23
 80081ca:	d503      	bpl.n	80081d4 <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80081cc:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80081ce:	682f      	ldr	r7, [r5, #0]
 80081d0:	433e      	orrs	r6, r7
 80081d2:	602e      	str	r6, [r5, #0]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80081d4:	2602      	movs	r6, #2
 80081d6:	4233      	tst	r3, r6
 80081d8:	d00c      	beq.n	80081f4 <HAL_UART_IRQHandler+0x7c>
 80081da:	07c7      	lsls	r7, r0, #31
 80081dc:	d50a      	bpl.n	80081f4 <HAL_UART_IRQHandler+0x7c>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80081de:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80081e0:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80081e2:	3790      	adds	r7, #144	@ 0x90
 80081e4:	683e      	ldr	r6, [r7, #0]
 80081e6:	9701      	str	r7, [sp, #4]
 80081e8:	46b4      	mov	ip, r6
 80081ea:	2604      	movs	r6, #4
 80081ec:	4667      	mov	r7, ip
 80081ee:	433e      	orrs	r6, r7
 80081f0:	9f01      	ldr	r7, [sp, #4]
 80081f2:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80081f4:	2604      	movs	r6, #4
 80081f6:	4233      	tst	r3, r6
 80081f8:	d00c      	beq.n	8008214 <HAL_UART_IRQHandler+0x9c>
 80081fa:	07c7      	lsls	r7, r0, #31
 80081fc:	d50a      	bpl.n	8008214 <HAL_UART_IRQHandler+0x9c>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80081fe:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008200:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008202:	3790      	adds	r7, #144	@ 0x90
 8008204:	683e      	ldr	r6, [r7, #0]
 8008206:	9701      	str	r7, [sp, #4]
 8008208:	46b4      	mov	ip, r6
 800820a:	2602      	movs	r6, #2
 800820c:	4667      	mov	r7, ip
 800820e:	433e      	orrs	r6, r7
 8008210:	9f01      	ldr	r7, [sp, #4]
 8008212:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008214:	2608      	movs	r6, #8
 8008216:	46b4      	mov	ip, r6
 8008218:	4233      	tst	r3, r6
 800821a:	d009      	beq.n	8008230 <HAL_UART_IRQHandler+0xb8>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800821c:	2720      	movs	r7, #32
 800821e:	9e00      	ldr	r6, [sp, #0]
 8008220:	4017      	ands	r7, r2
 8008222:	4337      	orrs	r7, r6
 8008224:	d004      	beq.n	8008230 <HAL_UART_IRQHandler+0xb8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008226:	4666      	mov	r6, ip
 8008228:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800822a:	682f      	ldr	r7, [r5, #0]
 800822c:	433e      	orrs	r6, r7
 800822e:	602e      	str	r6, [r5, #0]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008230:	2680      	movs	r6, #128	@ 0x80
 8008232:	0136      	lsls	r6, r6, #4
 8008234:	4233      	tst	r3, r6
 8008236:	d006      	beq.n	8008246 <HAL_UART_IRQHandler+0xce>
 8008238:	0157      	lsls	r7, r2, #5
 800823a:	d504      	bpl.n	8008246 <HAL_UART_IRQHandler+0xce>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800823c:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800823e:	2120      	movs	r1, #32
 8008240:	682e      	ldr	r6, [r5, #0]
 8008242:	4331      	orrs	r1, r6
 8008244:	6029      	str	r1, [r5, #0]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008246:	6829      	ldr	r1, [r5, #0]
 8008248:	2900      	cmp	r1, #0
 800824a:	d040      	beq.n	80082ce <HAL_UART_IRQHandler+0x156>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800824c:	2120      	movs	r1, #32
 800824e:	420b      	tst	r3, r1
 8008250:	d00a      	beq.n	8008268 <HAL_UART_IRQHandler+0xf0>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008252:	2380      	movs	r3, #128	@ 0x80
 8008254:	055b      	lsls	r3, r3, #21
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008256:	4011      	ands	r1, r2
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008258:	4003      	ands	r3, r0
 800825a:	4319      	orrs	r1, r3
 800825c:	d004      	beq.n	8008268 <HAL_UART_IRQHandler+0xf0>
        if (huart->RxISR != NULL)
 800825e:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8008260:	2b00      	cmp	r3, #0
 8008262:	d001      	beq.n	8008268 <HAL_UART_IRQHandler+0xf0>
          huart->RxISR(huart);
 8008264:	0020      	movs	r0, r4
 8008266:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008268:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 800826a:	682b      	ldr	r3, [r5, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800826c:	2740      	movs	r7, #64	@ 0x40
 800826e:	6896      	ldr	r6, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008270:	2228      	movs	r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008272:	403e      	ands	r6, r7
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008274:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008276:	431e      	orrs	r6, r3
 8008278:	d023      	beq.n	80082c2 <HAL_UART_IRQHandler+0x14a>
        UART_EndRxTransfer(huart);
 800827a:	0020      	movs	r0, r4
 800827c:	f7ff fe64 	bl	8007f48 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008280:	6823      	ldr	r3, [r4, #0]
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	423b      	tst	r3, r7
 8008286:	d018      	beq.n	80082ba <HAL_UART_IRQHandler+0x142>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008288:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800828c:	2301      	movs	r3, #1
 800828e:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008292:	0025      	movs	r5, r4
 8008294:	cd04      	ldmia	r5!, {r2}
 8008296:	6893      	ldr	r3, [r2, #8]
 8008298:	43bb      	bics	r3, r7
 800829a:	6093      	str	r3, [r2, #8]
 800829c:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 80082a0:	6fe8      	ldr	r0, [r5, #124]	@ 0x7c
 80082a2:	2800      	cmp	r0, #0
 80082a4:	d009      	beq.n	80082ba <HAL_UART_IRQHandler+0x142>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80082a6:	4b7b      	ldr	r3, [pc, #492]	@ (8008494 <HAL_UART_IRQHandler+0x31c>)
 80082a8:	6383      	str	r3, [r0, #56]	@ 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80082aa:	f7fd fc7d 	bl	8005ba8 <HAL_DMA_Abort_IT>
 80082ae:	2800      	cmp	r0, #0
 80082b0:	d00d      	beq.n	80082ce <HAL_UART_IRQHandler+0x156>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80082b2:	6fe8      	ldr	r0, [r5, #124]	@ 0x7c
 80082b4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
    huart->RxFifoFullCallback(huart);
 80082b6:	4798      	blx	r3
    return;
 80082b8:	e009      	b.n	80082ce <HAL_UART_IRQHandler+0x156>
          huart->ErrorCallback(huart);
 80082ba:	0023      	movs	r3, r4
 80082bc:	33a4      	adds	r3, #164	@ 0xa4
    huart->RxFifoFullCallback(huart);
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	e772      	b.n	80081a8 <HAL_UART_IRQHandler+0x30>
        huart->ErrorCallback(huart);
 80082c2:	0023      	movs	r3, r4
 80082c4:	33a4      	adds	r3, #164	@ 0xa4
 80082c6:	0020      	movs	r0, r4
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4798      	blx	r3
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082cc:	602e      	str	r6, [r5, #0]
}
 80082ce:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082d0:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
 80082d2:	2d01      	cmp	r5, #1
 80082d4:	d000      	beq.n	80082d8 <HAL_UART_IRQHandler+0x160>
 80082d6:	e0a1      	b.n	800841c <HAL_UART_IRQHandler+0x2a4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80082d8:	2610      	movs	r6, #16
 80082da:	4233      	tst	r3, r6
 80082dc:	d100      	bne.n	80082e0 <HAL_UART_IRQHandler+0x168>
 80082de:	e09d      	b.n	800841c <HAL_UART_IRQHandler+0x2a4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80082e0:	4232      	tst	r2, r6
 80082e2:	d100      	bne.n	80082e6 <HAL_UART_IRQHandler+0x16e>
 80082e4:	e09a      	b.n	800841c <HAL_UART_IRQHandler+0x2a4>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80082e6:	620e      	str	r6, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082e8:	6889      	ldr	r1, [r1, #8]
 80082ea:	2340      	movs	r3, #64	@ 0x40
 80082ec:	000a      	movs	r2, r1
 80082ee:	401a      	ands	r2, r3
 80082f0:	4219      	tst	r1, r3
 80082f2:	d059      	beq.n	80083a8 <HAL_UART_IRQHandler+0x230>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80082f4:	1d21      	adds	r1, r4, #4
 80082f6:	6fca      	ldr	r2, [r1, #124]	@ 0x7c
 80082f8:	6810      	ldr	r0, [r2, #0]
 80082fa:	6842      	ldr	r2, [r0, #4]
 80082fc:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80082fe:	2a00      	cmp	r2, #0
 8008300:	d0e5      	beq.n	80082ce <HAL_UART_IRQHandler+0x156>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008302:	0027      	movs	r7, r4
 8008304:	375c      	adds	r7, #92	@ 0x5c
 8008306:	883f      	ldrh	r7, [r7, #0]
 8008308:	4297      	cmp	r7, r2
 800830a:	d9e0      	bls.n	80082ce <HAL_UART_IRQHandler+0x156>
        huart->RxXferCount = nb_remaining_rx_data;
 800830c:	0027      	movs	r7, r4
 800830e:	375e      	adds	r7, #94	@ 0x5e
 8008310:	803a      	strh	r2, [r7, #0]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008312:	6802      	ldr	r2, [r0, #0]
 8008314:	2020      	movs	r0, #32
 8008316:	4684      	mov	ip, r0
 8008318:	4010      	ands	r0, r2
 800831a:	9000      	str	r0, [sp, #0]
 800831c:	4660      	mov	r0, ip
 800831e:	4202      	tst	r2, r0
 8008320:	d132      	bne.n	8008388 <HAL_UART_IRQHandler+0x210>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008322:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008326:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800832a:	6820      	ldr	r0, [r4, #0]
 800832c:	4e5a      	ldr	r6, [pc, #360]	@ (8008498 <HAL_UART_IRQHandler+0x320>)
 800832e:	6802      	ldr	r2, [r0, #0]
 8008330:	4032      	ands	r2, r6
 8008332:	6002      	str	r2, [r0, #0]
 8008334:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008338:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800833c:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008340:	6820      	ldr	r0, [r4, #0]
 8008342:	6882      	ldr	r2, [r0, #8]
 8008344:	43aa      	bics	r2, r5
 8008346:	6082      	str	r2, [r0, #8]
 8008348:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800834c:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008350:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008354:	6820      	ldr	r0, [r4, #0]
 8008356:	6882      	ldr	r2, [r0, #8]
 8008358:	439a      	bics	r2, r3
 800835a:	6082      	str	r2, [r0, #8]
 800835c:	f387 8810 	msr	PRIMASK, r7
          huart->RxState = HAL_UART_STATE_READY;
 8008360:	0023      	movs	r3, r4
 8008362:	4662      	mov	r2, ip
 8008364:	338c      	adds	r3, #140	@ 0x8c
 8008366:	601a      	str	r2, [r3, #0]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008368:	9b00      	ldr	r3, [sp, #0]
 800836a:	66e3      	str	r3, [r4, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800836c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008370:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008374:	6822      	ldr	r2, [r4, #0]
 8008376:	350f      	adds	r5, #15
 8008378:	6813      	ldr	r3, [r2, #0]
 800837a:	43ab      	bics	r3, r5
 800837c:	6013      	str	r3, [r2, #0]
 800837e:	f380 8810 	msr	PRIMASK, r0
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008382:	6fc8      	ldr	r0, [r1, #124]	@ 0x7c
 8008384:	f7fd fbd6 	bl	8005b34 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008388:	2302      	movs	r3, #2
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800838a:	0022      	movs	r2, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800838c:	6723      	str	r3, [r4, #112]	@ 0x70
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800838e:	0023      	movs	r3, r4
 8008390:	325c      	adds	r2, #92	@ 0x5c
 8008392:	335e      	adds	r3, #94	@ 0x5e
 8008394:	881b      	ldrh	r3, [r3, #0]
 8008396:	8811      	ldrh	r1, [r2, #0]
 8008398:	1ac9      	subs	r1, r1, r3
 800839a:	b289      	uxth	r1, r1
        huart->RxEventCallback(huart, nb_rx_data);
 800839c:	0023      	movs	r3, r4
 800839e:	33c0      	adds	r3, #192	@ 0xc0
 80083a0:	0020      	movs	r0, r4
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4798      	blx	r3
 80083a6:	e792      	b.n	80082ce <HAL_UART_IRQHandler+0x156>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80083a8:	0023      	movs	r3, r4
 80083aa:	0020      	movs	r0, r4
 80083ac:	335c      	adds	r3, #92	@ 0x5c
 80083ae:	305e      	adds	r0, #94	@ 0x5e
 80083b0:	8819      	ldrh	r1, [r3, #0]
 80083b2:	8803      	ldrh	r3, [r0, #0]
      if ((huart->RxXferCount > 0U)
 80083b4:	8800      	ldrh	r0, [r0, #0]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80083b6:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 80083b8:	2800      	cmp	r0, #0
 80083ba:	d100      	bne.n	80083be <HAL_UART_IRQHandler+0x246>
 80083bc:	e787      	b.n	80082ce <HAL_UART_IRQHandler+0x156>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80083be:	1ac9      	subs	r1, r1, r3
 80083c0:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80083c2:	2900      	cmp	r1, #0
 80083c4:	d100      	bne.n	80083c8 <HAL_UART_IRQHandler+0x250>
 80083c6:	e782      	b.n	80082ce <HAL_UART_IRQHandler+0x156>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083c8:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083cc:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80083d0:	6820      	ldr	r0, [r4, #0]
 80083d2:	4e32      	ldr	r6, [pc, #200]	@ (800849c <HAL_UART_IRQHandler+0x324>)
 80083d4:	6803      	ldr	r3, [r0, #0]
 80083d6:	4033      	ands	r3, r6
 80083d8:	6003      	str	r3, [r0, #0]
 80083da:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083de:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083e2:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80083e6:	6820      	ldr	r0, [r4, #0]
 80083e8:	4e2d      	ldr	r6, [pc, #180]	@ (80084a0 <HAL_UART_IRQHandler+0x328>)
 80083ea:	6883      	ldr	r3, [r0, #8]
 80083ec:	4033      	ands	r3, r6
 80083ee:	6083      	str	r3, [r0, #8]
 80083f0:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 80083f4:	0023      	movs	r3, r4
 80083f6:	2020      	movs	r0, #32
 80083f8:	338c      	adds	r3, #140	@ 0x8c
 80083fa:	6018      	str	r0, [r3, #0]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083fc:	66e2      	str	r2, [r4, #108]	@ 0x6c
        huart->RxISR = NULL;
 80083fe:	6762      	str	r2, [r4, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008400:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008404:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008408:	2510      	movs	r5, #16
 800840a:	6822      	ldr	r2, [r4, #0]
 800840c:	6813      	ldr	r3, [r2, #0]
 800840e:	43ab      	bics	r3, r5
 8008410:	6013      	str	r3, [r2, #0]
 8008412:	f380 8810 	msr	PRIMASK, r0
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008416:	2302      	movs	r3, #2
 8008418:	6723      	str	r3, [r4, #112]	@ 0x70
 800841a:	e7bf      	b.n	800839c <HAL_UART_IRQHandler+0x224>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800841c:	2580      	movs	r5, #128	@ 0x80
 800841e:	036d      	lsls	r5, r5, #13
 8008420:	422b      	tst	r3, r5
 8008422:	d005      	beq.n	8008430 <HAL_UART_IRQHandler+0x2b8>
 8008424:	0246      	lsls	r6, r0, #9
 8008426:	d503      	bpl.n	8008430 <HAL_UART_IRQHandler+0x2b8>
    huart->WakeupCallback(huart);
 8008428:	0023      	movs	r3, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800842a:	620d      	str	r5, [r1, #32]
    huart->WakeupCallback(huart);
 800842c:	33b4      	adds	r3, #180	@ 0xb4
 800842e:	e746      	b.n	80082be <HAL_UART_IRQHandler+0x146>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008430:	2180      	movs	r1, #128	@ 0x80
 8008432:	420b      	tst	r3, r1
 8008434:	d007      	beq.n	8008446 <HAL_UART_IRQHandler+0x2ce>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008436:	2580      	movs	r5, #128	@ 0x80
 8008438:	042d      	lsls	r5, r5, #16
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800843a:	4011      	ands	r1, r2
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800843c:	4028      	ands	r0, r5
 800843e:	4301      	orrs	r1, r0
 8008440:	d001      	beq.n	8008446 <HAL_UART_IRQHandler+0x2ce>
    if (huart->TxISR != NULL)
 8008442:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8008444:	e6ad      	b.n	80081a2 <HAL_UART_IRQHandler+0x2a>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008446:	2140      	movs	r1, #64	@ 0x40
 8008448:	420b      	tst	r3, r1
 800844a:	d015      	beq.n	8008478 <HAL_UART_IRQHandler+0x300>
 800844c:	420a      	tst	r2, r1
 800844e:	d013      	beq.n	8008478 <HAL_UART_IRQHandler+0x300>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008450:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008454:	2301      	movs	r3, #1
 8008456:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800845a:	6822      	ldr	r2, [r4, #0]
 800845c:	6813      	ldr	r3, [r2, #0]
 800845e:	438b      	bics	r3, r1
 8008460:	6013      	str	r3, [r2, #0]
 8008462:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008466:	0023      	movs	r3, r4
 8008468:	2220      	movs	r2, #32
 800846a:	3388      	adds	r3, #136	@ 0x88
 800846c:	601a      	str	r2, [r3, #0]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800846e:	2300      	movs	r3, #0
 8008470:	67a3      	str	r3, [r4, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8008472:	0023      	movs	r3, r4
 8008474:	3398      	adds	r3, #152	@ 0x98
 8008476:	e722      	b.n	80082be <HAL_UART_IRQHandler+0x146>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008478:	0219      	lsls	r1, r3, #8
 800847a:	d513      	bpl.n	80084a4 <HAL_UART_IRQHandler+0x32c>
 800847c:	0051      	lsls	r1, r2, #1
 800847e:	d511      	bpl.n	80084a4 <HAL_UART_IRQHandler+0x32c>
    huart->TxFifoEmptyCallback(huart);
 8008480:	0023      	movs	r3, r4
 8008482:	33bc      	adds	r3, #188	@ 0xbc
 8008484:	e71b      	b.n	80082be <HAL_UART_IRQHandler+0x146>
 8008486:	46c0      	nop			@ (mov r8, r8)
 8008488:	0000080f 	.word	0x0000080f
 800848c:	10000001 	.word	0x10000001
 8008490:	04000120 	.word	0x04000120
 8008494:	080080d1 	.word	0x080080d1
 8008498:	fffffeff 	.word	0xfffffeff
 800849c:	fffffedf 	.word	0xfffffedf
 80084a0:	effffffe 	.word	0xeffffffe
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80084a4:	01db      	lsls	r3, r3, #7
 80084a6:	d400      	bmi.n	80084aa <HAL_UART_IRQHandler+0x332>
 80084a8:	e711      	b.n	80082ce <HAL_UART_IRQHandler+0x156>
 80084aa:	2a00      	cmp	r2, #0
 80084ac:	db00      	blt.n	80084b0 <HAL_UART_IRQHandler+0x338>
 80084ae:	e70e      	b.n	80082ce <HAL_UART_IRQHandler+0x156>
    huart->RxFifoFullCallback(huart);
 80084b0:	0023      	movs	r3, r4
 80084b2:	33b8      	adds	r3, #184	@ 0xb8
 80084b4:	e703      	b.n	80082be <HAL_UART_IRQHandler+0x146>
 80084b6:	46c0      	nop			@ (mov r8, r8)

080084b8 <UART_InitCallbacksToDefault>:
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 80084b8:	0003      	movs	r3, r0
 80084ba:	4a0d      	ldr	r2, [pc, #52]	@ (80084f0 <UART_InitCallbacksToDefault+0x38>)
 80084bc:	3394      	adds	r3, #148	@ 0x94
 80084be:	601a      	str	r2, [r3, #0]
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 80084c0:	4a0c      	ldr	r2, [pc, #48]	@ (80084f4 <UART_InitCallbacksToDefault+0x3c>)
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 80084c2:	30c0      	adds	r0, #192	@ 0xc0
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 80084c4:	605a      	str	r2, [r3, #4]
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 80084c6:	4a0c      	ldr	r2, [pc, #48]	@ (80084f8 <UART_InitCallbacksToDefault+0x40>)
 80084c8:	609a      	str	r2, [r3, #8]
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 80084ca:	4a0c      	ldr	r2, [pc, #48]	@ (80084fc <UART_InitCallbacksToDefault+0x44>)
 80084cc:	60da      	str	r2, [r3, #12]
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 80084ce:	4a0c      	ldr	r2, [pc, #48]	@ (8008500 <UART_InitCallbacksToDefault+0x48>)
 80084d0:	611a      	str	r2, [r3, #16]
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 80084d2:	4a0c      	ldr	r2, [pc, #48]	@ (8008504 <UART_InitCallbacksToDefault+0x4c>)
 80084d4:	615a      	str	r2, [r3, #20]
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 80084d6:	4a0c      	ldr	r2, [pc, #48]	@ (8008508 <UART_InitCallbacksToDefault+0x50>)
 80084d8:	619a      	str	r2, [r3, #24]
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 80084da:	4a0c      	ldr	r2, [pc, #48]	@ (800850c <UART_InitCallbacksToDefault+0x54>)
 80084dc:	61da      	str	r2, [r3, #28]
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 80084de:	4a0c      	ldr	r2, [pc, #48]	@ (8008510 <UART_InitCallbacksToDefault+0x58>)
 80084e0:	621a      	str	r2, [r3, #32]
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 80084e2:	4a0c      	ldr	r2, [pc, #48]	@ (8008514 <UART_InitCallbacksToDefault+0x5c>)
 80084e4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 80084e6:	4a0c      	ldr	r2, [pc, #48]	@ (8008518 <UART_InitCallbacksToDefault+0x60>)
 80084e8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 80084ea:	4b0c      	ldr	r3, [pc, #48]	@ (800851c <UART_InitCallbacksToDefault+0x64>)
 80084ec:	6003      	str	r3, [r0, #0]
}
 80084ee:	4770      	bx	lr
 80084f0:	080080ef 	.word	0x080080ef
 80084f4:	080080ed 	.word	0x080080ed
 80084f8:	080080f3 	.word	0x080080f3
 80084fc:	080080f1 	.word	0x080080f1
 8008500:	080080f5 	.word	0x080080f5
 8008504:	080080f7 	.word	0x080080f7
 8008508:	080080f9 	.word	0x080080f9
 800850c:	080080eb 	.word	0x080080eb
 8008510:	08008ac5 	.word	0x08008ac5
 8008514:	08008ac7 	.word	0x08008ac7
 8008518:	08008ac9 	.word	0x08008ac9
 800851c:	08007f09 	.word	0x08007f09

08008520 <UART_SetConfig>:
{
 8008520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008522:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008524:	6925      	ldr	r5, [r4, #16]
 8008526:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008528:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800852a:	432a      	orrs	r2, r5
 800852c:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800852e:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008530:	69c0      	ldr	r0, [r0, #28]
 8008532:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008534:	4d66      	ldr	r5, [pc, #408]	@ (80086d0 <UART_SetConfig+0x1b0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008536:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008538:	4029      	ands	r1, r5
 800853a:	430a      	orrs	r2, r1
 800853c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800853e:	685a      	ldr	r2, [r3, #4]
 8008540:	4964      	ldr	r1, [pc, #400]	@ (80086d4 <UART_SetConfig+0x1b4>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008542:	69a5      	ldr	r5, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008544:	400a      	ands	r2, r1
 8008546:	68e1      	ldr	r1, [r4, #12]
 8008548:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800854a:	4963      	ldr	r1, [pc, #396]	@ (80086d8 <UART_SetConfig+0x1b8>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800854c:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800854e:	428b      	cmp	r3, r1
 8008550:	d001      	beq.n	8008556 <UART_SetConfig+0x36>
    tmpreg |= huart->Init.OneBitSampling;
 8008552:	6a22      	ldr	r2, [r4, #32]
 8008554:	4315      	orrs	r5, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008556:	689a      	ldr	r2, [r3, #8]
 8008558:	4e60      	ldr	r6, [pc, #384]	@ (80086dc <UART_SetConfig+0x1bc>)
 800855a:	4032      	ands	r2, r6
 800855c:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800855e:	250f      	movs	r5, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008560:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008562:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008564:	43aa      	bics	r2, r5
 8008566:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8008568:	432a      	orrs	r2, r5
 800856a:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800856c:	4a5c      	ldr	r2, [pc, #368]	@ (80086e0 <UART_SetConfig+0x1c0>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d114      	bne.n	800859c <UART_SetConfig+0x7c>
 8008572:	4b5c      	ldr	r3, [pc, #368]	@ (80086e4 <UART_SetConfig+0x1c4>)
 8008574:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008576:	2303      	movs	r3, #3
 8008578:	401a      	ands	r2, r3
 800857a:	2380      	movs	r3, #128	@ 0x80
 800857c:	021b      	lsls	r3, r3, #8
 800857e:	2a02      	cmp	r2, #2
 8008580:	d100      	bne.n	8008584 <UART_SetConfig+0x64>
 8008582:	e095      	b.n	80086b0 <UART_SetConfig+0x190>
 8008584:	2a03      	cmp	r2, #3
 8008586:	d100      	bne.n	800858a <UART_SetConfig+0x6a>
 8008588:	e09e      	b.n	80086c8 <UART_SetConfig+0x1a8>
 800858a:	2a01      	cmp	r2, #1
 800858c:	d100      	bne.n	8008590 <UART_SetConfig+0x70>
 800858e:	e096      	b.n	80086be <UART_SetConfig+0x19e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008590:	4298      	cmp	r0, r3
 8008592:	d000      	beq.n	8008596 <UART_SetConfig+0x76>
 8008594:	e078      	b.n	8008688 <UART_SetConfig+0x168>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008596:	f7fe fab1 	bl	8006afc <HAL_RCC_GetPCLK1Freq>
        break;
 800859a:	e055      	b.n	8008648 <UART_SetConfig+0x128>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800859c:	4a52      	ldr	r2, [pc, #328]	@ (80086e8 <UART_SetConfig+0x1c8>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d100      	bne.n	80085a4 <UART_SetConfig+0x84>
 80085a2:	e089      	b.n	80086b8 <UART_SetConfig+0x198>
 80085a4:	428b      	cmp	r3, r1
 80085a6:	d110      	bne.n	80085ca <UART_SetConfig+0xaa>
 80085a8:	22c0      	movs	r2, #192	@ 0xc0
 80085aa:	2180      	movs	r1, #128	@ 0x80
 80085ac:	4b4d      	ldr	r3, [pc, #308]	@ (80086e4 <UART_SetConfig+0x1c4>)
 80085ae:	0112      	lsls	r2, r2, #4
 80085b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085b2:	0109      	lsls	r1, r1, #4
 80085b4:	4013      	ands	r3, r2
 80085b6:	428b      	cmp	r3, r1
 80085b8:	d014      	beq.n	80085e4 <UART_SetConfig+0xc4>
 80085ba:	d804      	bhi.n	80085c6 <UART_SetConfig+0xa6>
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d106      	bne.n	80085ce <UART_SetConfig+0xae>
        pclk = HAL_RCC_GetPCLK1Freq();
 80085c0:	f7fe fa9c 	bl	8006afc <HAL_RCC_GetPCLK1Freq>
 80085c4:	e005      	b.n	80085d2 <UART_SetConfig+0xb2>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d039      	beq.n	800863e <UART_SetConfig+0x11e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085ca:	2001      	movs	r0, #1
 80085cc:	e004      	b.n	80085d8 <UART_SetConfig+0xb8>
        pclk = HAL_RCC_GetSysClockFreq();
 80085ce:	f7fe f9a7 	bl	8006920 <HAL_RCC_GetSysClockFreq>
        pclk = HAL_RCC_GetPCLK1Freq();
 80085d2:	1e06      	subs	r6, r0, #0
    if (pclk != 0U)
 80085d4:	d107      	bne.n	80085e6 <UART_SetConfig+0xc6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085d6:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 80085d8:	4b44      	ldr	r3, [pc, #272]	@ (80086ec <UART_SetConfig+0x1cc>)
 80085da:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 80085dc:	2300      	movs	r3, #0
 80085de:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 80085e0:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 80085e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pclk = (uint32_t) HSI_VALUE;
 80085e4:	4e42      	ldr	r6, [pc, #264]	@ (80086f0 <UART_SetConfig+0x1d0>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80085e6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80085e8:	4b42      	ldr	r3, [pc, #264]	@ (80086f4 <UART_SetConfig+0x1d4>)
 80085ea:	0052      	lsls	r2, r2, #1
 80085ec:	5ad7      	ldrh	r7, [r2, r3]
 80085ee:	0030      	movs	r0, r6
 80085f0:	0039      	movs	r1, r7
 80085f2:	f7f7 fd9d 	bl	8000130 <__udivsi3>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80085f6:	2303      	movs	r3, #3
 80085f8:	6865      	ldr	r5, [r4, #4]
 80085fa:	436b      	muls	r3, r5
 80085fc:	4283      	cmp	r3, r0
 80085fe:	d8e4      	bhi.n	80085ca <UART_SetConfig+0xaa>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008600:	032b      	lsls	r3, r5, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008602:	4283      	cmp	r3, r0
 8008604:	d3e1      	bcc.n	80085ca <UART_SetConfig+0xaa>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008606:	2300      	movs	r3, #0
 8008608:	003a      	movs	r2, r7
 800860a:	0030      	movs	r0, r6
 800860c:	0019      	movs	r1, r3
 800860e:	f7f7 fe27 	bl	8000260 <__aeabi_uldivmod>
 8008612:	2700      	movs	r7, #0
 8008614:	0e06      	lsrs	r6, r0, #24
 8008616:	020b      	lsls	r3, r1, #8
 8008618:	4333      	orrs	r3, r6
 800861a:	0202      	lsls	r2, r0, #8
 800861c:	086e      	lsrs	r6, r5, #1
 800861e:	1992      	adds	r2, r2, r6
 8008620:	417b      	adcs	r3, r7
 8008622:	0010      	movs	r0, r2
 8008624:	0019      	movs	r1, r3
 8008626:	002a      	movs	r2, r5
 8008628:	003b      	movs	r3, r7
 800862a:	f7f7 fe19 	bl	8000260 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800862e:	4b32      	ldr	r3, [pc, #200]	@ (80086f8 <UART_SetConfig+0x1d8>)
 8008630:	18c2      	adds	r2, r0, r3
 8008632:	4b32      	ldr	r3, [pc, #200]	@ (80086fc <UART_SetConfig+0x1dc>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008634:	429a      	cmp	r2, r3
 8008636:	d8c8      	bhi.n	80085ca <UART_SetConfig+0xaa>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008638:	6823      	ldr	r3, [r4, #0]
 800863a:	60d8      	str	r0, [r3, #12]
 800863c:	e7cb      	b.n	80085d6 <UART_SetConfig+0xb6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800863e:	2680      	movs	r6, #128	@ 0x80
 8008640:	0236      	lsls	r6, r6, #8
 8008642:	e7d0      	b.n	80085e6 <UART_SetConfig+0xc6>
        pclk = HAL_RCC_GetSysClockFreq();
 8008644:	f7fe f96c 	bl	8006920 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8008648:	2800      	cmp	r0, #0
 800864a:	d0c4      	beq.n	80085d6 <UART_SetConfig+0xb6>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800864c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800864e:	4b29      	ldr	r3, [pc, #164]	@ (80086f4 <UART_SetConfig+0x1d4>)
 8008650:	0052      	lsls	r2, r2, #1
 8008652:	5ad1      	ldrh	r1, [r2, r3]
 8008654:	f7f7 fd6c 	bl	8000130 <__udivsi3>
 8008658:	6865      	ldr	r5, [r4, #4]
 800865a:	0040      	lsls	r0, r0, #1
 800865c:	086b      	lsrs	r3, r5, #1
 800865e:	18c0      	adds	r0, r0, r3
 8008660:	0029      	movs	r1, r5
 8008662:	f7f7 fd65 	bl	8000130 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008666:	0002      	movs	r2, r0
 8008668:	4b25      	ldr	r3, [pc, #148]	@ (8008700 <UART_SetConfig+0x1e0>)
 800866a:	3a10      	subs	r2, #16
 800866c:	429a      	cmp	r2, r3
 800866e:	d8ac      	bhi.n	80085ca <UART_SetConfig+0xaa>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008670:	230f      	movs	r3, #15
 8008672:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008674:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008676:	439a      	bics	r2, r3
 8008678:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800867a:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 800867c:	6822      	ldr	r2, [r4, #0]
 800867e:	4303      	orrs	r3, r0
 8008680:	60d3      	str	r3, [r2, #12]
 8008682:	e7a8      	b.n	80085d6 <UART_SetConfig+0xb6>
        pclk = (uint32_t) HSI_VALUE;
 8008684:	481a      	ldr	r0, [pc, #104]	@ (80086f0 <UART_SetConfig+0x1d0>)
 8008686:	e7e1      	b.n	800864c <UART_SetConfig+0x12c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008688:	f7fe fa38 	bl	8006afc <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800868c:	2800      	cmp	r0, #0
 800868e:	d0a2      	beq.n	80085d6 <UART_SetConfig+0xb6>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008690:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008692:	4b18      	ldr	r3, [pc, #96]	@ (80086f4 <UART_SetConfig+0x1d4>)
 8008694:	0052      	lsls	r2, r2, #1
 8008696:	5ad1      	ldrh	r1, [r2, r3]
 8008698:	f7f7 fd4a 	bl	8000130 <__udivsi3>
 800869c:	6865      	ldr	r5, [r4, #4]
 800869e:	086b      	lsrs	r3, r5, #1
 80086a0:	18c0      	adds	r0, r0, r3
 80086a2:	0029      	movs	r1, r5
 80086a4:	f7f7 fd44 	bl	8000130 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80086a8:	0002      	movs	r2, r0
 80086aa:	4b15      	ldr	r3, [pc, #84]	@ (8008700 <UART_SetConfig+0x1e0>)
 80086ac:	3a10      	subs	r2, #16
 80086ae:	e7c1      	b.n	8008634 <UART_SetConfig+0x114>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80086b0:	4298      	cmp	r0, r3
 80086b2:	d0e7      	beq.n	8008684 <UART_SetConfig+0x164>
 80086b4:	480e      	ldr	r0, [pc, #56]	@ (80086f0 <UART_SetConfig+0x1d0>)
 80086b6:	e7eb      	b.n	8008690 <UART_SetConfig+0x170>
 80086b8:	2380      	movs	r3, #128	@ 0x80
 80086ba:	021b      	lsls	r3, r3, #8
 80086bc:	e768      	b.n	8008590 <UART_SetConfig+0x70>
 80086be:	4298      	cmp	r0, r3
 80086c0:	d0c0      	beq.n	8008644 <UART_SetConfig+0x124>
        pclk = HAL_RCC_GetSysClockFreq();
 80086c2:	f7fe f92d 	bl	8006920 <HAL_RCC_GetSysClockFreq>
        break;
 80086c6:	e7e1      	b.n	800868c <UART_SetConfig+0x16c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80086c8:	4298      	cmp	r0, r3
 80086ca:	d0bf      	beq.n	800864c <UART_SetConfig+0x12c>
        pclk = (uint32_t) LSE_VALUE;
 80086cc:	0018      	movs	r0, r3
 80086ce:	e7df      	b.n	8008690 <UART_SetConfig+0x170>
 80086d0:	cfff69f3 	.word	0xcfff69f3
 80086d4:	ffffcfff 	.word	0xffffcfff
 80086d8:	40008000 	.word	0x40008000
 80086dc:	11fff4ff 	.word	0x11fff4ff
 80086e0:	40013800 	.word	0x40013800
 80086e4:	40021000 	.word	0x40021000
 80086e8:	40004400 	.word	0x40004400
 80086ec:	00010001 	.word	0x00010001
 80086f0:	00f42400 	.word	0x00f42400
 80086f4:	080093e8 	.word	0x080093e8
 80086f8:	fffffd00 	.word	0xfffffd00
 80086fc:	000ffcff 	.word	0x000ffcff
 8008700:	0000ffef 	.word	0x0000ffef

08008704 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008704:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 8008706:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008708:	071a      	lsls	r2, r3, #28
 800870a:	d506      	bpl.n	800871a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800870c:	6801      	ldr	r1, [r0, #0]
 800870e:	4c28      	ldr	r4, [pc, #160]	@ (80087b0 <UART_AdvFeatureConfig+0xac>)
 8008710:	684a      	ldr	r2, [r1, #4]
 8008712:	4022      	ands	r2, r4
 8008714:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8008716:	4322      	orrs	r2, r4
 8008718:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800871a:	07da      	lsls	r2, r3, #31
 800871c:	d506      	bpl.n	800872c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800871e:	6801      	ldr	r1, [r0, #0]
 8008720:	4c24      	ldr	r4, [pc, #144]	@ (80087b4 <UART_AdvFeatureConfig+0xb0>)
 8008722:	684a      	ldr	r2, [r1, #4]
 8008724:	4022      	ands	r2, r4
 8008726:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8008728:	4322      	orrs	r2, r4
 800872a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800872c:	079a      	lsls	r2, r3, #30
 800872e:	d506      	bpl.n	800873e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008730:	6801      	ldr	r1, [r0, #0]
 8008732:	4c21      	ldr	r4, [pc, #132]	@ (80087b8 <UART_AdvFeatureConfig+0xb4>)
 8008734:	684a      	ldr	r2, [r1, #4]
 8008736:	4022      	ands	r2, r4
 8008738:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 800873a:	4322      	orrs	r2, r4
 800873c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800873e:	075a      	lsls	r2, r3, #29
 8008740:	d506      	bpl.n	8008750 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008742:	6801      	ldr	r1, [r0, #0]
 8008744:	4c1d      	ldr	r4, [pc, #116]	@ (80087bc <UART_AdvFeatureConfig+0xb8>)
 8008746:	684a      	ldr	r2, [r1, #4]
 8008748:	4022      	ands	r2, r4
 800874a:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 800874c:	4322      	orrs	r2, r4
 800874e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008750:	06da      	lsls	r2, r3, #27
 8008752:	d506      	bpl.n	8008762 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008754:	6801      	ldr	r1, [r0, #0]
 8008756:	4c1a      	ldr	r4, [pc, #104]	@ (80087c0 <UART_AdvFeatureConfig+0xbc>)
 8008758:	688a      	ldr	r2, [r1, #8]
 800875a:	4022      	ands	r2, r4
 800875c:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 800875e:	4322      	orrs	r2, r4
 8008760:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008762:	069a      	lsls	r2, r3, #26
 8008764:	d506      	bpl.n	8008774 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008766:	6801      	ldr	r1, [r0, #0]
 8008768:	4c16      	ldr	r4, [pc, #88]	@ (80087c4 <UART_AdvFeatureConfig+0xc0>)
 800876a:	688a      	ldr	r2, [r1, #8]
 800876c:	4022      	ands	r2, r4
 800876e:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8008770:	4322      	orrs	r2, r4
 8008772:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008774:	065a      	lsls	r2, r3, #25
 8008776:	d510      	bpl.n	800879a <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008778:	6801      	ldr	r1, [r0, #0]
 800877a:	4d13      	ldr	r5, [pc, #76]	@ (80087c8 <UART_AdvFeatureConfig+0xc4>)
 800877c:	684a      	ldr	r2, [r1, #4]
 800877e:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8008780:	402a      	ands	r2, r5
 8008782:	4322      	orrs	r2, r4
 8008784:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008786:	2280      	movs	r2, #128	@ 0x80
 8008788:	0352      	lsls	r2, r2, #13
 800878a:	4294      	cmp	r4, r2
 800878c:	d105      	bne.n	800879a <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800878e:	684a      	ldr	r2, [r1, #4]
 8008790:	4c0e      	ldr	r4, [pc, #56]	@ (80087cc <UART_AdvFeatureConfig+0xc8>)
 8008792:	4022      	ands	r2, r4
 8008794:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8008796:	4322      	orrs	r2, r4
 8008798:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800879a:	061b      	lsls	r3, r3, #24
 800879c:	d506      	bpl.n	80087ac <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800879e:	6802      	ldr	r2, [r0, #0]
 80087a0:	490b      	ldr	r1, [pc, #44]	@ (80087d0 <UART_AdvFeatureConfig+0xcc>)
 80087a2:	6853      	ldr	r3, [r2, #4]
 80087a4:	400b      	ands	r3, r1
 80087a6:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80087a8:	430b      	orrs	r3, r1
 80087aa:	6053      	str	r3, [r2, #4]
}
 80087ac:	bd30      	pop	{r4, r5, pc}
 80087ae:	46c0      	nop			@ (mov r8, r8)
 80087b0:	ffff7fff 	.word	0xffff7fff
 80087b4:	fffdffff 	.word	0xfffdffff
 80087b8:	fffeffff 	.word	0xfffeffff
 80087bc:	fffbffff 	.word	0xfffbffff
 80087c0:	ffffefff 	.word	0xffffefff
 80087c4:	ffffdfff 	.word	0xffffdfff
 80087c8:	ffefffff 	.word	0xffefffff
 80087cc:	ff9fffff 	.word	0xff9fffff
 80087d0:	fff7ffff 	.word	0xfff7ffff

080087d4 <UART_WaitOnFlagUntilTimeout>:
{
 80087d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087d6:	0004      	movs	r4, r0
 80087d8:	000d      	movs	r5, r1
 80087da:	0017      	movs	r7, r2
 80087dc:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087de:	6822      	ldr	r2, [r4, #0]
 80087e0:	69d3      	ldr	r3, [r2, #28]
 80087e2:	402b      	ands	r3, r5
 80087e4:	1b5b      	subs	r3, r3, r5
 80087e6:	4259      	negs	r1, r3
 80087e8:	414b      	adcs	r3, r1
 80087ea:	42bb      	cmp	r3, r7
 80087ec:	d001      	beq.n	80087f2 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80087ee:	2000      	movs	r0, #0
 80087f0:	e026      	b.n	8008840 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 80087f2:	9b08      	ldr	r3, [sp, #32]
 80087f4:	3301      	adds	r3, #1
 80087f6:	d0f3      	beq.n	80087e0 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80087f8:	f7fc fb50 	bl	8004e9c <HAL_GetTick>
 80087fc:	9b00      	ldr	r3, [sp, #0]
 80087fe:	1ac0      	subs	r0, r0, r3
 8008800:	9b08      	ldr	r3, [sp, #32]
 8008802:	4298      	cmp	r0, r3
 8008804:	d82d      	bhi.n	8008862 <UART_WaitOnFlagUntilTimeout+0x8e>
 8008806:	2b00      	cmp	r3, #0
 8008808:	d02b      	beq.n	8008862 <UART_WaitOnFlagUntilTimeout+0x8e>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800880a:	6823      	ldr	r3, [r4, #0]
 800880c:	681a      	ldr	r2, [r3, #0]
 800880e:	0752      	lsls	r2, r2, #29
 8008810:	d5e5      	bpl.n	80087de <UART_WaitOnFlagUntilTimeout+0xa>
 8008812:	002a      	movs	r2, r5
 8008814:	2140      	movs	r1, #64	@ 0x40
 8008816:	3a40      	subs	r2, #64	@ 0x40
 8008818:	438a      	bics	r2, r1
 800881a:	d0e0      	beq.n	80087de <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800881c:	69da      	ldr	r2, [r3, #28]
 800881e:	2608      	movs	r6, #8
 8008820:	0011      	movs	r1, r2
 8008822:	4031      	ands	r1, r6
 8008824:	9101      	str	r1, [sp, #4]
 8008826:	4232      	tst	r2, r6
 8008828:	d00b      	beq.n	8008842 <UART_WaitOnFlagUntilTimeout+0x6e>
          UART_EndRxTransfer(huart);
 800882a:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800882c:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 800882e:	f7ff fb8b 	bl	8007f48 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008832:	0023      	movs	r3, r4
 8008834:	3390      	adds	r3, #144	@ 0x90
 8008836:	601e      	str	r6, [r3, #0]
          __HAL_UNLOCK(huart);
 8008838:	2300      	movs	r3, #0
          return HAL_ERROR;
 800883a:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 800883c:	3484      	adds	r4, #132	@ 0x84
 800883e:	7023      	strb	r3, [r4, #0]
}
 8008840:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008842:	2280      	movs	r2, #128	@ 0x80
 8008844:	69d9      	ldr	r1, [r3, #28]
 8008846:	0112      	lsls	r2, r2, #4
 8008848:	4211      	tst	r1, r2
 800884a:	d0c8      	beq.n	80087de <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800884c:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 800884e:	0020      	movs	r0, r4
 8008850:	f7ff fb7a 	bl	8007f48 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008854:	0023      	movs	r3, r4
 8008856:	2220      	movs	r2, #32
 8008858:	3390      	adds	r3, #144	@ 0x90
 800885a:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(huart);
 800885c:	9b01      	ldr	r3, [sp, #4]
 800885e:	3484      	adds	r4, #132	@ 0x84
 8008860:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 8008862:	2003      	movs	r0, #3
 8008864:	e7ec      	b.n	8008840 <UART_WaitOnFlagUntilTimeout+0x6c>
	...

08008868 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008868:	0003      	movs	r3, r0
{
 800886a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800886c:	2600      	movs	r6, #0
{
 800886e:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008870:	3390      	adds	r3, #144	@ 0x90
 8008872:	601e      	str	r6, [r3, #0]
  tickstart = HAL_GetTick();
 8008874:	f7fc fb12 	bl	8004e9c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008878:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800887a:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	071b      	lsls	r3, r3, #28
 8008880:	d51f      	bpl.n	80088c2 <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008882:	2180      	movs	r1, #128	@ 0x80
 8008884:	4b28      	ldr	r3, [pc, #160]	@ (8008928 <UART_CheckIdleState+0xc0>)
 8008886:	0032      	movs	r2, r6
 8008888:	9300      	str	r3, [sp, #0]
 800888a:	0389      	lsls	r1, r1, #14
 800888c:	0003      	movs	r3, r0
 800888e:	0020      	movs	r0, r4
 8008890:	f7ff ffa0 	bl	80087d4 <UART_WaitOnFlagUntilTimeout>
 8008894:	42b0      	cmp	r0, r6
 8008896:	d014      	beq.n	80088c2 <UART_CheckIdleState+0x5a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008898:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800889c:	2301      	movs	r3, #1
 800889e:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80088a2:	2080      	movs	r0, #128	@ 0x80
 80088a4:	6822      	ldr	r2, [r4, #0]
 80088a6:	6813      	ldr	r3, [r2, #0]
 80088a8:	4383      	bics	r3, r0
 80088aa:	6013      	str	r3, [r2, #0]
 80088ac:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 80088b0:	0023      	movs	r3, r4
 80088b2:	2220      	movs	r2, #32
 80088b4:	3388      	adds	r3, #136	@ 0x88
 80088b6:	601a      	str	r2, [r3, #0]
      return HAL_TIMEOUT;
 80088b8:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 80088ba:	2300      	movs	r3, #0
 80088bc:	3484      	adds	r4, #132	@ 0x84
 80088be:	7023      	strb	r3, [r4, #0]
}
 80088c0:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80088c2:	0026      	movs	r6, r4
 80088c4:	6823      	ldr	r3, [r4, #0]
 80088c6:	368c      	adds	r6, #140	@ 0x8c
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	075b      	lsls	r3, r3, #29
 80088cc:	d523      	bpl.n	8008916 <UART_CheckIdleState+0xae>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088ce:	2180      	movs	r1, #128	@ 0x80
 80088d0:	4b15      	ldr	r3, [pc, #84]	@ (8008928 <UART_CheckIdleState+0xc0>)
 80088d2:	2200      	movs	r2, #0
 80088d4:	9300      	str	r3, [sp, #0]
 80088d6:	0020      	movs	r0, r4
 80088d8:	002b      	movs	r3, r5
 80088da:	03c9      	lsls	r1, r1, #15
 80088dc:	f7ff ff7a 	bl	80087d4 <UART_WaitOnFlagUntilTimeout>
 80088e0:	2800      	cmp	r0, #0
 80088e2:	d018      	beq.n	8008916 <UART_CheckIdleState+0xae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80088e4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088e8:	2201      	movs	r2, #1
 80088ea:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80088ee:	6821      	ldr	r1, [r4, #0]
 80088f0:	4d0e      	ldr	r5, [pc, #56]	@ (800892c <UART_CheckIdleState+0xc4>)
 80088f2:	680b      	ldr	r3, [r1, #0]
 80088f4:	402b      	ands	r3, r5
 80088f6:	600b      	str	r3, [r1, #0]
 80088f8:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80088fc:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008900:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008904:	6821      	ldr	r1, [r4, #0]
 8008906:	688b      	ldr	r3, [r1, #8]
 8008908:	4393      	bics	r3, r2
 800890a:	608b      	str	r3, [r1, #8]
 800890c:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8008910:	2320      	movs	r3, #32
 8008912:	6033      	str	r3, [r6, #0]
      return HAL_TIMEOUT;
 8008914:	e7d0      	b.n	80088b8 <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 8008916:	0023      	movs	r3, r4
 8008918:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800891a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800891c:	3388      	adds	r3, #136	@ 0x88
 800891e:	601a      	str	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8008920:	6032      	str	r2, [r6, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008922:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008924:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 8008926:	e7c8      	b.n	80088ba <UART_CheckIdleState+0x52>
 8008928:	01ffffff 	.word	0x01ffffff
 800892c:	fffffedf 	.word	0xfffffedf

08008930 <HAL_UART_Init>:
{
 8008930:	b570      	push	{r4, r5, r6, lr}
 8008932:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8008934:	d101      	bne.n	800893a <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8008936:	2001      	movs	r0, #1
}
 8008938:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 800893a:	0005      	movs	r5, r0
 800893c:	3588      	adds	r5, #136	@ 0x88
 800893e:	682b      	ldr	r3, [r5, #0]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d10e      	bne.n	8008962 <HAL_UART_Init+0x32>
    huart->Lock = HAL_UNLOCKED;
 8008944:	0002      	movs	r2, r0
 8008946:	3284      	adds	r2, #132	@ 0x84
 8008948:	7013      	strb	r3, [r2, #0]
    UART_InitCallbacksToDefault(huart);
 800894a:	f7ff fdb5 	bl	80084b8 <UART_InitCallbacksToDefault>
    if (huart->MspInitCallback == NULL)
 800894e:	0023      	movs	r3, r4
 8008950:	33c4      	adds	r3, #196	@ 0xc4
 8008952:	681a      	ldr	r2, [r3, #0]
 8008954:	2a00      	cmp	r2, #0
 8008956:	d101      	bne.n	800895c <HAL_UART_Init+0x2c>
      huart->MspInitCallback = HAL_UART_MspInit;
 8008958:	4a13      	ldr	r2, [pc, #76]	@ (80089a8 <HAL_UART_Init+0x78>)
 800895a:	601a      	str	r2, [r3, #0]
    huart->MspInitCallback(huart);
 800895c:	0020      	movs	r0, r4
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4798      	blx	r3
  huart->gState = HAL_UART_STATE_BUSY;
 8008962:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8008964:	2101      	movs	r1, #1
 8008966:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8008968:	602b      	str	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 800896a:	6813      	ldr	r3, [r2, #0]
 800896c:	438b      	bics	r3, r1
 800896e:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008970:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008972:	2b00      	cmp	r3, #0
 8008974:	d002      	beq.n	800897c <HAL_UART_Init+0x4c>
    UART_AdvFeatureConfig(huart);
 8008976:	0020      	movs	r0, r4
 8008978:	f7ff fec4 	bl	8008704 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800897c:	0020      	movs	r0, r4
 800897e:	f7ff fdcf 	bl	8008520 <UART_SetConfig>
 8008982:	2801      	cmp	r0, #1
 8008984:	d0d7      	beq.n	8008936 <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008986:	6823      	ldr	r3, [r4, #0]
 8008988:	4908      	ldr	r1, [pc, #32]	@ (80089ac <HAL_UART_Init+0x7c>)
 800898a:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800898c:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800898e:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008990:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008992:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008994:	689a      	ldr	r2, [r3, #8]
 8008996:	438a      	bics	r2, r1
 8008998:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800899a:	2201      	movs	r2, #1
 800899c:	6819      	ldr	r1, [r3, #0]
 800899e:	430a      	orrs	r2, r1
 80089a0:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80089a2:	f7ff ff61 	bl	8008868 <UART_CheckIdleState>
 80089a6:	e7c7      	b.n	8008938 <HAL_UART_Init+0x8>
 80089a8:	08004721 	.word	0x08004721
 80089ac:	ffffb7ff 	.word	0xffffb7ff

080089b0 <UART_Start_Receive_DMA>:
{
 80089b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089b2:	0013      	movs	r3, r2
  huart->RxXferSize = Size;
 80089b4:	0002      	movs	r2, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089b6:	0006      	movs	r6, r0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80089b8:	0005      	movs	r5, r0
  huart->RxXferSize = Size;
 80089ba:	325c      	adds	r2, #92	@ 0x5c
  huart->pRxBuffPtr = pData;
 80089bc:	6581      	str	r1, [r0, #88]	@ 0x58
{
 80089be:	000f      	movs	r7, r1
  huart->RxXferSize = Size;
 80089c0:	8013      	strh	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80089c2:	2122      	movs	r1, #34	@ 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089c4:	2200      	movs	r2, #0
 80089c6:	3690      	adds	r6, #144	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80089c8:	358c      	adds	r5, #140	@ 0x8c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089ca:	6032      	str	r2, [r6, #0]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80089cc:	6029      	str	r1, [r5, #0]
  if (huart->hdmarx != NULL)
 80089ce:	1d01      	adds	r1, r0, #4
{
 80089d0:	0004      	movs	r4, r0
  if (huart->hdmarx != NULL)
 80089d2:	6fc8      	ldr	r0, [r1, #124]	@ 0x7c
 80089d4:	4290      	cmp	r0, r2
 80089d6:	d013      	beq.n	8008a00 <UART_Start_Receive_DMA+0x50>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80089d8:	491d      	ldr	r1, [pc, #116]	@ (8008a50 <UART_Start_Receive_DMA+0xa0>)
    huart->hdmarx->XferAbortCallback = NULL;
 80089da:	6382      	str	r2, [r0, #56]	@ 0x38
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80089dc:	62c1      	str	r1, [r0, #44]	@ 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80089de:	491d      	ldr	r1, [pc, #116]	@ (8008a54 <UART_Start_Receive_DMA+0xa4>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80089e0:	003a      	movs	r2, r7
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80089e2:	6301      	str	r1, [r0, #48]	@ 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80089e4:	491c      	ldr	r1, [pc, #112]	@ (8008a58 <UART_Start_Receive_DMA+0xa8>)
 80089e6:	6341      	str	r1, [r0, #52]	@ 0x34
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80089e8:	6821      	ldr	r1, [r4, #0]
 80089ea:	3124      	adds	r1, #36	@ 0x24
 80089ec:	f7fd f85a 	bl	8005aa4 <HAL_DMA_Start_IT>
 80089f0:	2800      	cmp	r0, #0
 80089f2:	d005      	beq.n	8008a00 <UART_Start_Receive_DMA+0x50>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80089f4:	2310      	movs	r3, #16
      return HAL_ERROR;
 80089f6:	2001      	movs	r0, #1
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80089f8:	6033      	str	r3, [r6, #0]
      huart->RxState = HAL_UART_STATE_READY;
 80089fa:	18db      	adds	r3, r3, r3
 80089fc:	602b      	str	r3, [r5, #0]
}
 80089fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008a00:	6923      	ldr	r3, [r4, #16]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d00b      	beq.n	8008a1e <UART_Start_Receive_DMA+0x6e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a06:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a10:	6822      	ldr	r2, [r4, #0]
 8008a12:	33ff      	adds	r3, #255	@ 0xff
 8008a14:	6810      	ldr	r0, [r2, #0]
 8008a16:	4303      	orrs	r3, r0
 8008a18:	6013      	str	r3, [r2, #0]
 8008a1a:	f381 8810 	msr	PRIMASK, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a1e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a22:	2301      	movs	r3, #1
 8008a24:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a28:	6821      	ldr	r1, [r4, #0]
 8008a2a:	688a      	ldr	r2, [r1, #8]
 8008a2c:	431a      	orrs	r2, r3
 8008a2e:	608a      	str	r2, [r1, #8]
 8008a30:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a34:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a38:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a3c:	6822      	ldr	r2, [r4, #0]
 8008a3e:	333f      	adds	r3, #63	@ 0x3f
 8008a40:	6890      	ldr	r0, [r2, #8]
 8008a42:	4303      	orrs	r3, r0
 8008a44:	6093      	str	r3, [r2, #8]
 8008a46:	f381 8810 	msr	PRIMASK, r1
  return HAL_OK;
 8008a4a:	2000      	movs	r0, #0
 8008a4c:	e7d7      	b.n	80089fe <UART_Start_Receive_DMA+0x4e>
 8008a4e:	46c0      	nop			@ (mov r8, r8)
 8008a50:	08007fad 	.word	0x08007fad
 8008a54:	08008051 	.word	0x08008051
 8008a58:	08008079 	.word	0x08008079

08008a5c <HAL_UART_Receive_DMA>:
{
 8008a5c:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8008a5e:	308c      	adds	r0, #140	@ 0x8c
{
 8008a60:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8008a62:	6804      	ldr	r4, [r0, #0]
    return HAL_BUSY;
 8008a64:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 8008a66:	2c20      	cmp	r4, #32
 8008a68:	d128      	bne.n	8008abc <HAL_UART_Receive_DMA+0x60>
      return HAL_ERROR;
 8008a6a:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8008a6c:	2900      	cmp	r1, #0
 8008a6e:	d025      	beq.n	8008abc <HAL_UART_Receive_DMA+0x60>
 8008a70:	2a00      	cmp	r2, #0
 8008a72:	d023      	beq.n	8008abc <HAL_UART_Receive_DMA+0x60>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a74:	2080      	movs	r0, #128	@ 0x80
 8008a76:	689c      	ldr	r4, [r3, #8]
 8008a78:	0140      	lsls	r0, r0, #5
 8008a7a:	4284      	cmp	r4, r0
 8008a7c:	d105      	bne.n	8008a8a <HAL_UART_Receive_DMA+0x2e>
 8008a7e:	6918      	ldr	r0, [r3, #16]
 8008a80:	2800      	cmp	r0, #0
 8008a82:	d102      	bne.n	8008a8a <HAL_UART_Receive_DMA+0x2e>
      return HAL_ERROR;
 8008a84:	3001      	adds	r0, #1
      if ((((uint32_t)pData) & 1U) != 0U)
 8008a86:	4201      	tst	r1, r0
 8008a88:	d118      	bne.n	8008abc <HAL_UART_Receive_DMA+0x60>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a8a:	2000      	movs	r0, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008a8c:	4c0c      	ldr	r4, [pc, #48]	@ (8008ac0 <HAL_UART_Receive_DMA+0x64>)
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a8e:	66d8      	str	r0, [r3, #108]	@ 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008a90:	6818      	ldr	r0, [r3, #0]
 8008a92:	42a0      	cmp	r0, r4
 8008a94:	d00f      	beq.n	8008ab6 <HAL_UART_Receive_DMA+0x5a>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008a96:	6840      	ldr	r0, [r0, #4]
 8008a98:	0200      	lsls	r0, r0, #8
 8008a9a:	d50c      	bpl.n	8008ab6 <HAL_UART_Receive_DMA+0x5a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a9c:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008aa0:	2001      	movs	r0, #1
 8008aa2:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008aa6:	2080      	movs	r0, #128	@ 0x80
 8008aa8:	681c      	ldr	r4, [r3, #0]
 8008aaa:	04c0      	lsls	r0, r0, #19
 8008aac:	6826      	ldr	r6, [r4, #0]
 8008aae:	4330      	orrs	r0, r6
 8008ab0:	6020      	str	r0, [r4, #0]
 8008ab2:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008ab6:	0018      	movs	r0, r3
 8008ab8:	f7ff ff7a 	bl	80089b0 <UART_Start_Receive_DMA>
}
 8008abc:	bd70      	pop	{r4, r5, r6, pc}
 8008abe:	46c0      	nop			@ (mov r8, r8)
 8008ac0:	40008000 	.word	0x40008000

08008ac4 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008ac4:	4770      	bx	lr

08008ac6 <HAL_UARTEx_RxFifoFullCallback>:
/**
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 8008ac6:	4770      	bx	lr

08008ac8 <HAL_UARTEx_TxFifoEmptyCallback>:
/**
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 8008ac8:	4770      	bx	lr

08008aca <memset>:
 8008aca:	0003      	movs	r3, r0
 8008acc:	1882      	adds	r2, r0, r2
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d100      	bne.n	8008ad4 <memset+0xa>
 8008ad2:	4770      	bx	lr
 8008ad4:	7019      	strb	r1, [r3, #0]
 8008ad6:	3301      	adds	r3, #1
 8008ad8:	e7f9      	b.n	8008ace <memset+0x4>
	...

08008adc <__libc_init_array>:
 8008adc:	b570      	push	{r4, r5, r6, lr}
 8008ade:	2600      	movs	r6, #0
 8008ae0:	4c0c      	ldr	r4, [pc, #48]	@ (8008b14 <__libc_init_array+0x38>)
 8008ae2:	4d0d      	ldr	r5, [pc, #52]	@ (8008b18 <__libc_init_array+0x3c>)
 8008ae4:	1b64      	subs	r4, r4, r5
 8008ae6:	10a4      	asrs	r4, r4, #2
 8008ae8:	42a6      	cmp	r6, r4
 8008aea:	d109      	bne.n	8008b00 <__libc_init_array+0x24>
 8008aec:	2600      	movs	r6, #0
 8008aee:	f000 f823 	bl	8008b38 <_init>
 8008af2:	4c0a      	ldr	r4, [pc, #40]	@ (8008b1c <__libc_init_array+0x40>)
 8008af4:	4d0a      	ldr	r5, [pc, #40]	@ (8008b20 <__libc_init_array+0x44>)
 8008af6:	1b64      	subs	r4, r4, r5
 8008af8:	10a4      	asrs	r4, r4, #2
 8008afa:	42a6      	cmp	r6, r4
 8008afc:	d105      	bne.n	8008b0a <__libc_init_array+0x2e>
 8008afe:	bd70      	pop	{r4, r5, r6, pc}
 8008b00:	00b3      	lsls	r3, r6, #2
 8008b02:	58eb      	ldr	r3, [r5, r3]
 8008b04:	4798      	blx	r3
 8008b06:	3601      	adds	r6, #1
 8008b08:	e7ee      	b.n	8008ae8 <__libc_init_array+0xc>
 8008b0a:	00b3      	lsls	r3, r6, #2
 8008b0c:	58eb      	ldr	r3, [r5, r3]
 8008b0e:	4798      	blx	r3
 8008b10:	3601      	adds	r6, #1
 8008b12:	e7f2      	b.n	8008afa <__libc_init_array+0x1e>
 8008b14:	08009408 	.word	0x08009408
 8008b18:	08009408 	.word	0x08009408
 8008b1c:	0800940c 	.word	0x0800940c
 8008b20:	08009408 	.word	0x08009408

08008b24 <memcpy>:
 8008b24:	2300      	movs	r3, #0
 8008b26:	b510      	push	{r4, lr}
 8008b28:	429a      	cmp	r2, r3
 8008b2a:	d100      	bne.n	8008b2e <memcpy+0xa>
 8008b2c:	bd10      	pop	{r4, pc}
 8008b2e:	5ccc      	ldrb	r4, [r1, r3]
 8008b30:	54c4      	strb	r4, [r0, r3]
 8008b32:	3301      	adds	r3, #1
 8008b34:	e7f8      	b.n	8008b28 <memcpy+0x4>
	...

08008b38 <_init>:
 8008b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b3a:	46c0      	nop			@ (mov r8, r8)
 8008b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b3e:	bc08      	pop	{r3}
 8008b40:	469e      	mov	lr, r3
 8008b42:	4770      	bx	lr

08008b44 <_fini>:
 8008b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b46:	46c0      	nop			@ (mov r8, r8)
 8008b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b4a:	bc08      	pop	{r3}
 8008b4c:	469e      	mov	lr, r3
 8008b4e:	4770      	bx	lr

08008b50 <__FLASH_Program_Fast_veneer>:
 8008b50:	b401      	push	{r0}
 8008b52:	4802      	ldr	r0, [pc, #8]	@ (8008b5c <__FLASH_Program_Fast_veneer+0xc>)
 8008b54:	4684      	mov	ip, r0
 8008b56:	bc01      	pop	{r0}
 8008b58:	4760      	bx	ip
 8008b5a:	bf00      	nop
 8008b5c:	2000043d 	.word	0x2000043d

Disassembly of section .data:

20000000 <user_preset_3>:
20000000:	7f7f4040                                 @@..d

20000005 <user_preset_2>:
20000005:	007f4000                                 .@.. 

2000000a <user_preset_1>:
2000000a:	40402840                                 @(@@@

2000000f <user_preset_0>:
2000000f:	407f6e7f                                 .n.@.

20000014 <led_blink_period>:
20000014:	0000012c                                ,...

20000018 <tap_tempo_switch_state_counter.1>:
20000018:	                                         .

20000019 <preset.4>:
20000019:	                                         .

2000001a <delay_line>:
	...
2000041a:	00010000                                 ......

20000420 <LED_fsm>:
20000420:	                                         ..

20000422 <IP_CAP_fsm>:
20000422:	                                         ..

20000424 <phase_fsm>:
20000424:	                                         ..

20000426 <symmetry_fsm>:
20000426:	                                         ..

20000428 <waveshape_fsm>:
20000428:	                                         ..

2000042a <depth_fsm>:
2000042a:	                                         ..

2000042c <speed_fsm>:
2000042c:	00000001                                ....

20000430 <SystemCoreClock>:
20000430:	00f42400                                .$..

20000434 <uwTickFreq>:
20000434:	00000001                                ....

20000438 <uwTickPrio>:
20000438:	00000004                                ....

2000043c <FLASH_Program_Fast>:
  uint32_t dest = Address;
  uint32_t src = DataAddress;
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
2000043c:	2280      	movs	r2, #128	@ 0x80
2000043e:	4b0c      	ldr	r3, [pc, #48]	@ (20000470 <FLASH_Program_Fast+0x34>)
{
20000440:	b530      	push	{r4, r5, lr}
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
20000442:	695c      	ldr	r4, [r3, #20]
20000444:	02d2      	lsls	r2, r2, #11
20000446:	4322      	orrs	r2, r4
20000448:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
2000044a:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
2000044e:	b672      	cpsid	i
  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20000450:	1c4c      	adds	r4, r1, #1
20000452:	34ff      	adds	r4, #255	@ 0xff
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000454:	1a40      	subs	r0, r0, r1
20000456:	680d      	ldr	r5, [r1, #0]
20000458:	5045      	str	r5, [r0, r1]
    src += 4U;
2000045a:	3104      	adds	r1, #4
  while (index < 64U)
2000045c:	42a1      	cmp	r1, r4
2000045e:	d1fa      	bne.n	20000456 <FLASH_Program_Fast+0x1a>
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
#else
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
20000460:	2180      	movs	r1, #128	@ 0x80
20000462:	0249      	lsls	r1, r1, #9
20000464:	6918      	ldr	r0, [r3, #16]
20000466:	4208      	tst	r0, r1
20000468:	d1fc      	bne.n	20000464 <FLASH_Program_Fast+0x28>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
2000046a:	f382 8810 	msr	PRIMASK, r2
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
2000046e:	bd30      	pop	{r4, r5, pc}
20000470:	40022000 	.word	0x40022000
