// Seed: 1311959745
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    output supply1 id_7,
    input tri id_8
);
  wire id_10;
  wand id_11 = 1;
  wire id_12;
  module_0(
      id_10, id_10, id_12, id_11, id_12, id_11
  );
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
