	component Project2 is
		port (
			clk_clk    : in  std_logic                     := 'X';             -- clk
			uart_RXD   : in  std_logic                     := 'X';             -- RXD
			uart_TXD   : out std_logic;                                        -- TXD
			btn_export : in  std_logic_vector(11 downto 0) := (others => 'X'); -- export
			lcd_bl     : out std_logic;                                        -- bl
			lcd_rs     : out std_logic;                                        -- rs
			lcd_rw     : out std_logic;                                        -- rw
			lcd_en     : out std_logic;                                        -- en
			lcd_db     : out std_logic_vector(7 downto 0)                      -- db
		);
	end component Project2;

