{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1422551754614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422551754625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 29 09:15:54 2015 " "Processing started: Thu Jan 29 09:15:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1422551754625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1422551754625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mARM -c msystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off mARM -c msystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1422551754625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1422551755195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/gpio/gpio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/gpio/gpio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_top " "Found entity 1: gpio_top" {  } { { "../vlog/gpio/gpio_top.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/gpio/gpio_top.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/gpio/gpio_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/gpio/gpio_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 tiny_spi " "Found entity 1: tiny_spi" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_sdram_ctrl " "Found entity 1: wb_sdram_ctrl" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_port " "Found entity 1: wb_port" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_clock_fifo " "Found entity 1: dual_clock_fifo" {  } { { "../vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dpram_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dpram_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_generic " "Found entity 1: dpram_generic" {  } { { "../vlog/sdram/wb_sdram_ctrl/dpram_generic.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dpram_generic.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dpram_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dpram_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_altera " "Found entity 1: dpram_altera" {  } { { "../vlog/sdram/wb_sdram_ctrl/dpram_altera.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dpram_altera.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/bufram.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/bufram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufram " "Found entity 1: bufram" {  } { { "../vlog/sdram/wb_sdram_ctrl/bufram.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/bufram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/arbiter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msystem.v 1 1 " "Found 1 design units, including 1 entities, in source file msystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 msystem " "Found entity 1: msystem" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/system/wishbone_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/system/wishbone_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_arbiter " "Found entity 1: wishbone_arbiter" {  } { { "../vlog/system/wishbone_arbiter.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/wishbone_arbiter.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/amber23/a23_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/amber23/a23_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_cache " "Found entity 1: a23_cache" {  } { { "../vlog/amber23/a23_cache.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_cache.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/system/memory_configuration.v 0 0 " "Found 0 design units, including 0 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/system/memory_configuration.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/lib/generic_sram_line_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/lib/generic_sram_line_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_sram_line_en " "Found entity 1: generic_sram_line_en" {  } { { "../vlog/lib/generic_sram_line_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/lib/generic_sram_line_en.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/lib/generic_sram_byte_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/lib/generic_sram_byte_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_sram_byte_en " "Found entity 1: generic_sram_byte_en" {  } { { "../vlog/lib/generic_sram_byte_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/lib/generic_sram_byte_en.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/lib/generic_iobuf.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/lib/generic_iobuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_iobuf " "Found entity 1: generic_iobuf" {  } { { "../vlog/lib/generic_iobuf.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/lib/generic_iobuf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/tb/global_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/tb/global_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/tb/dumpvcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/tb/dumpvcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 dumpvcd " "Found entity 1: dumpvcd" {  } { { "../vlog/tb/dumpvcd.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tb/dumpvcd.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/tb/debug_functions.v 0 0 " "Found 0 design units, including 0 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/tb/debug_functions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/system/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/system/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/system/timer_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/system/timer_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_module " "Found entity 1: timer_module" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/system/test_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/system/test_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_module " "Found entity 1: test_module" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/system/system_functions.v 0 0 " "Found 0 design units, including 0 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/system/system_functions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/system/system_config_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/system/system_config_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/system/register_addresses.v 0 0 " "Found 0 design units, including 0 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/system/register_addresses.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/system/interrupt_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/system/interrupt_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../vlog/system/interrupt_controller.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/interrupt_controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/system/ethmac_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/system/ethmac_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethmac_wb " "Found entity 1: ethmac_wb" {  } { { "../vlog/system/ethmac_wb.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/ethmac_wb.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/system/ddr3_afifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/system/ddr3_afifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_afifo " "Found entity 1: ddr3_afifo" {  } { { "../vlog/system/ddr3_afifo.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/ddr3_afifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/system/boot_mem128.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/system/boot_mem128.v" { { "Info" "ISGN_ENTITY_NAME" "1 boot_mem128 " "Found entity 1: boot_mem128" {  } { { "../vlog/system/boot_mem128.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/boot_mem128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/system/boot_mem32.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/system/boot_mem32.v" { { "Info" "ISGN_ENTITY_NAME" "1 boot_mem32 " "Found entity 1: boot_mem32" {  } { { "../vlog/system/boot_mem32.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/boot_mem32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/system/afifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/system/afifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 afifo " "Found entity 1: afifo" {  } { { "../vlog/system/afifo.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/afifo.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/amber23/a23_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/amber23/a23_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_wishbone " "Found entity 1: a23_wishbone" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/amber23/a23_register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/amber23/a23_register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_register_bank " "Found entity 1: a23_register_bank" {  } { { "../vlog/amber23/a23_register_bank.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_register_bank.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/amber23/a23_multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/amber23/a23_multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_multiply " "Found entity 1: a23_multiply" {  } { { "../vlog/amber23/a23_multiply.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_multiply.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/amber23/a23_localparams.v 0 0 " "Found 0 design units, including 0 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/amber23/a23_localparams.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/amber23/a23_functions.v 0 0 " "Found 0 design units, including 0 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/amber23/a23_functions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/amber23/a23_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/amber23/a23_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_fetch " "Found entity 1: a23_fetch" {  } { { "../vlog/amber23/a23_fetch.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_fetch.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/amber23/a23_execute.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/amber23/a23_execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_execute " "Found entity 1: a23_execute" {  } { { "../vlog/amber23/a23_execute.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_execute.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRANCH branch a23_localparams.v(49) " "Verilog HDL Declaration information at a23_localparams.v(49): object \"BRANCH\" differs only in case from object \"branch\" in the same scope" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1422551755541 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "branch a23_decode.v(234) " "HDL info at a23_decode.v(234): see declaration for object \"branch\"" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 234 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551755542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IRQ irq a23_localparams.v(107) " "Verilog HDL Declaration information at a23_localparams.v(107): object \"IRQ\" differs only in case from object \"irq\" in the same scope" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 107 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1422551755542 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "irq a23_decode.v(323) " "HDL info at a23_decode.v(323): see declaration for object \"irq\"" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 323 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551755542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FIRQ firq a23_localparams.v(108) " "Verilog HDL Declaration information at a23_localparams.v(108): object \"FIRQ\" differs only in case from object \"firq\" in the same scope" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1422551755542 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "firq a23_decode.v(324) " "HDL info at a23_decode.v(324): see declaration for object \"firq\"" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 324 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551755542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/amber23/a23_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/amber23/a23_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_decode " "Found entity 1: a23_decode" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/amber23/a23_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/amber23/a23_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_core " "Found entity 1: a23_core" {  } { { "../vlog/amber23/a23_core.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_core.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/amber23/a23_coprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/amber23/a23_coprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_coprocessor " "Found entity 1: a23_coprocessor" {  } { { "../vlog/amber23/a23_coprocessor.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_coprocessor.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/amber23/a23_config_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/amber23/a23_config_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/amber23/a23_barrel_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/amber23/a23_barrel_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_barrel_shift " "Found entity 1: a23_barrel_shift" {  } { { "../vlog/amber23/a23_barrel_shift.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_barrel_shift.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/amber23/a23_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/amber23/a23_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_alu " "Found entity 1: a23_alu" {  } { { "../vlog/amber23/a23_alu.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_alu.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_clocks_resets.v 1 1 " "Found 1 design units, including 1 entities, in source file my_clocks_resets.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_clocks_resets " "Found entity 1: my_clocks_resets" {  } { { "my_clocks_resets.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/my_clocks_resets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/my_sram_2048_32_byte_en.v 1 1 " "Found 1 design units, including 1 entities, in source file sram/my_sram_2048_32_byte_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_sram_2048_32_byte_en " "Found entity 1: my_sram_2048_32_byte_en" {  } { { "sram/my_sram_2048_32_byte_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/my_sram_2048_32_byte_en.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/my_sram_256_128_byte_en.v 1 1 " "Found 1 design units, including 1 entities, in source file sram/my_sram_256_128_byte_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_sram_256_128_byte_en " "Found entity 1: my_sram_256_128_byte_en" {  } { { "sram/my_sram_256_128_byte_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/my_sram_256_128_byte_en.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/my_sram_256_21_line_en.v 1 1 " "Found 1 design units, including 1 entities, in source file sram/my_sram_256_21_line_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_sram_256_21_line_en " "Found entity 1: my_sram_256_21_line_en" {  } { { "sram/my_sram_256_21_line_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/my_sram_256_21_line_en.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/sram_256_128_byte_en.v 1 1 " "Found 1 design units, including 1 entities, in source file sram/sram_256_128_byte_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_256_128_byte_en " "Found entity 1: sram_256_128_byte_en" {  } { { "sram/sram_256_128_byte_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/sram_256_128_byte_en.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/sram_256_21_line_en.v 1 1 " "Found 1 design units, including 1 entities, in source file sram/sram_256_21_line_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_256_21_line_en " "Found entity 1: sram_256_21_line_en" {  } { { "sram/sram_256_21_line_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/sram_256_21_line_en.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/sram_2048_32_byte_en.v 1 1 " "Found 1 design units, including 1 entities, in source file sram/sram_2048_32_byte_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_2048_32_byte_en " "Found entity 1: sram_2048_32_byte_en" {  } { { "sram/sram_2048_32_byte_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/sram_2048_32_byte_en.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file my_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll " "Found entity 1: my_pll" {  } { { "my_pll.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/my_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/amber-marsohod2-master/hw/vlog/simplegpio/simple_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/amber-marsohod2-master/hw/vlog/simplegpio/simple_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_gpio " "Found entity 1: simple_gpio" {  } { { "../vlog/simplegpio/simple_gpio.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/simplegpio/simple_gpio.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551755637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551755637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "test_mem_ctrl msystem.v(602) " "Verilog HDL Implicit Net warning at msystem.v(602): created implicit net for \"test_mem_ctrl\"" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 602 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551755637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "phy_reset_n msystem.v(613) " "Verilog HDL Implicit Net warning at msystem.v(613): created implicit net for \"phy_reset_n\"" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 613 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551755637 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(67) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(67): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1422551755644 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(69) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(69): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 69 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1422551755644 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(71) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(71): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1422551755644 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(76) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(76): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1422551755644 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(81) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(81): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1422551755644 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(85) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(85): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1422551755644 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(99) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(99): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 99 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1422551755645 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(112) " "Verilog HDL Parameter Declaration warning at wb_port.v(112): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 112 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1422551755649 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(119) " "Verilog HDL Parameter Declaration warning at wb_port.v(119): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 119 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1422551755649 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(125) " "Verilog HDL Parameter Declaration warning at wb_port.v(125): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 125 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1422551755649 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "msystem " "Elaborating entity \"msystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1422551756063 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_STATUS register_addresses.v(49) " "Verilog HDL or VHDL information at register_addresses.v(49): object \"AMBER_TEST_STATUS\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 49 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756068 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_FIRQ_TIMER register_addresses.v(50) " "Verilog HDL or VHDL information at register_addresses.v(50): object \"AMBER_TEST_FIRQ_TIMER\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 50 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756068 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_IRQ_TIMER register_addresses.v(51) " "Verilog HDL or VHDL information at register_addresses.v(51): object \"AMBER_TEST_IRQ_TIMER\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 51 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756068 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_CONTROL register_addresses.v(52) " "Verilog HDL or VHDL information at register_addresses.v(52): object \"AMBER_TEST_UART_CONTROL\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756068 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_STATUS register_addresses.v(53) " "Verilog HDL or VHDL information at register_addresses.v(53): object \"AMBER_TEST_UART_STATUS\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 53 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756068 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_TXD register_addresses.v(54) " "Verilog HDL or VHDL information at register_addresses.v(54): object \"AMBER_TEST_UART_TXD\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 54 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756068 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_SIM_CTRL register_addresses.v(55) " "Verilog HDL or VHDL information at register_addresses.v(55): object \"AMBER_TEST_SIM_CTRL\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 55 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756068 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_MEM_CTRL register_addresses.v(56) " "Verilog HDL or VHDL information at register_addresses.v(56): object \"AMBER_TEST_MEM_CTRL\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 56 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756068 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_CYCLES register_addresses.v(57) " "Verilog HDL or VHDL information at register_addresses.v(57): object \"AMBER_TEST_CYCLES\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 57 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756068 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_LED register_addresses.v(58) " "Verilog HDL or VHDL information at register_addresses.v(58): object \"AMBER_TEST_LED\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756068 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_PHY_RST register_addresses.v(59) " "Verilog HDL or VHDL information at register_addresses.v(59): object \"AMBER_TEST_PHY_RST\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 59 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756068 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM register_addresses.v(61) " "Verilog HDL or VHDL information at register_addresses.v(61): object \"AMBER_TEST_RANDOM_NUM\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 61 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756068 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM00 register_addresses.v(62) " "Verilog HDL or VHDL information at register_addresses.v(62): object \"AMBER_TEST_RANDOM_NUM00\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 62 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756068 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM01 register_addresses.v(63) " "Verilog HDL or VHDL information at register_addresses.v(63): object \"AMBER_TEST_RANDOM_NUM01\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 63 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM02 register_addresses.v(64) " "Verilog HDL or VHDL information at register_addresses.v(64): object \"AMBER_TEST_RANDOM_NUM02\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 64 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM03 register_addresses.v(65) " "Verilog HDL or VHDL information at register_addresses.v(65): object \"AMBER_TEST_RANDOM_NUM03\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM04 register_addresses.v(66) " "Verilog HDL or VHDL information at register_addresses.v(66): object \"AMBER_TEST_RANDOM_NUM04\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM05 register_addresses.v(67) " "Verilog HDL or VHDL information at register_addresses.v(67): object \"AMBER_TEST_RANDOM_NUM05\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM06 register_addresses.v(68) " "Verilog HDL or VHDL information at register_addresses.v(68): object \"AMBER_TEST_RANDOM_NUM06\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 68 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM07 register_addresses.v(69) " "Verilog HDL or VHDL information at register_addresses.v(69): object \"AMBER_TEST_RANDOM_NUM07\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 69 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM08 register_addresses.v(70) " "Verilog HDL or VHDL information at register_addresses.v(70): object \"AMBER_TEST_RANDOM_NUM08\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM09 register_addresses.v(71) " "Verilog HDL or VHDL information at register_addresses.v(71): object \"AMBER_TEST_RANDOM_NUM09\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 71 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM10 register_addresses.v(72) " "Verilog HDL or VHDL information at register_addresses.v(72): object \"AMBER_TEST_RANDOM_NUM10\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 72 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM11 register_addresses.v(73) " "Verilog HDL or VHDL information at register_addresses.v(73): object \"AMBER_TEST_RANDOM_NUM11\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 73 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM12 register_addresses.v(74) " "Verilog HDL or VHDL information at register_addresses.v(74): object \"AMBER_TEST_RANDOM_NUM12\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 74 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM13 register_addresses.v(75) " "Verilog HDL or VHDL information at register_addresses.v(75): object \"AMBER_TEST_RANDOM_NUM13\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 75 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM14 register_addresses.v(76) " "Verilog HDL or VHDL information at register_addresses.v(76): object \"AMBER_TEST_RANDOM_NUM14\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 76 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM15 register_addresses.v(77) " "Verilog HDL or VHDL information at register_addresses.v(77): object \"AMBER_TEST_RANDOM_NUM15\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 77 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_STATUS register_addresses.v(81) " "Verilog HDL or VHDL information at register_addresses.v(81): object \"AMBER_IC_IRQ0_STATUS\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 81 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_RAWSTAT register_addresses.v(82) " "Verilog HDL or VHDL information at register_addresses.v(82): object \"AMBER_IC_IRQ0_RAWSTAT\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 82 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_ENABLESET register_addresses.v(83) " "Verilog HDL or VHDL information at register_addresses.v(83): object \"AMBER_IC_IRQ0_ENABLESET\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 83 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_ENABLECLR register_addresses.v(84) " "Verilog HDL or VHDL information at register_addresses.v(84): object \"AMBER_IC_IRQ0_ENABLECLR\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 84 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_0 register_addresses.v(85) " "Verilog HDL or VHDL information at register_addresses.v(85): object \"AMBER_IC_INT_SOFTSET_0\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 85 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_0 register_addresses.v(86) " "Verilog HDL or VHDL information at register_addresses.v(86): object \"AMBER_IC_INT_SOFTCLEAR_0\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 86 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_STATUS register_addresses.v(87) " "Verilog HDL or VHDL information at register_addresses.v(87): object \"AMBER_IC_FIRQ0_STATUS\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 87 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_RAWSTAT register_addresses.v(88) " "Verilog HDL or VHDL information at register_addresses.v(88): object \"AMBER_IC_FIRQ0_RAWSTAT\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 88 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756069 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_ENABLESET register_addresses.v(89) " "Verilog HDL or VHDL information at register_addresses.v(89): object \"AMBER_IC_FIRQ0_ENABLESET\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 89 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_ENABLECLR register_addresses.v(90) " "Verilog HDL or VHDL information at register_addresses.v(90): object \"AMBER_IC_FIRQ0_ENABLECLR\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 90 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_STATUS register_addresses.v(91) " "Verilog HDL or VHDL information at register_addresses.v(91): object \"AMBER_IC_IRQ1_STATUS\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 91 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_RAWSTAT register_addresses.v(92) " "Verilog HDL or VHDL information at register_addresses.v(92): object \"AMBER_IC_IRQ1_RAWSTAT\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 92 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_ENABLESET register_addresses.v(93) " "Verilog HDL or VHDL information at register_addresses.v(93): object \"AMBER_IC_IRQ1_ENABLESET\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 93 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_ENABLECLR register_addresses.v(94) " "Verilog HDL or VHDL information at register_addresses.v(94): object \"AMBER_IC_IRQ1_ENABLECLR\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_1 register_addresses.v(95) " "Verilog HDL or VHDL information at register_addresses.v(95): object \"AMBER_IC_INT_SOFTSET_1\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 95 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_1 register_addresses.v(96) " "Verilog HDL or VHDL information at register_addresses.v(96): object \"AMBER_IC_INT_SOFTCLEAR_1\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 96 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_STATUS register_addresses.v(97) " "Verilog HDL or VHDL information at register_addresses.v(97): object \"AMBER_IC_FIRQ1_STATUS\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 97 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_RAWSTAT register_addresses.v(98) " "Verilog HDL or VHDL information at register_addresses.v(98): object \"AMBER_IC_FIRQ1_RAWSTAT\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 98 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_ENABLESET register_addresses.v(99) " "Verilog HDL or VHDL information at register_addresses.v(99): object \"AMBER_IC_FIRQ1_ENABLESET\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 99 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_ENABLECLR register_addresses.v(100) " "Verilog HDL or VHDL information at register_addresses.v(100): object \"AMBER_IC_FIRQ1_ENABLECLR\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_2 register_addresses.v(101) " "Verilog HDL or VHDL information at register_addresses.v(101): object \"AMBER_IC_INT_SOFTSET_2\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_2 register_addresses.v(102) " "Verilog HDL or VHDL information at register_addresses.v(102): object \"AMBER_IC_INT_SOFTCLEAR_2\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_3 register_addresses.v(103) " "Verilog HDL or VHDL information at register_addresses.v(103): object \"AMBER_IC_INT_SOFTSET_3\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 103 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_3 register_addresses.v(104) " "Verilog HDL or VHDL information at register_addresses.v(104): object \"AMBER_IC_INT_SOFTCLEAR_3\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 104 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_LOAD register_addresses.v(108) " "Verilog HDL or VHDL information at register_addresses.v(108): object \"AMBER_TM_TIMER0_LOAD\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 108 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_VALUE register_addresses.v(109) " "Verilog HDL or VHDL information at register_addresses.v(109): object \"AMBER_TM_TIMER0_VALUE\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_CTRL register_addresses.v(110) " "Verilog HDL or VHDL information at register_addresses.v(110): object \"AMBER_TM_TIMER0_CTRL\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 110 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_CLR register_addresses.v(111) " "Verilog HDL or VHDL information at register_addresses.v(111): object \"AMBER_TM_TIMER0_CLR\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 111 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_LOAD register_addresses.v(112) " "Verilog HDL or VHDL information at register_addresses.v(112): object \"AMBER_TM_TIMER1_LOAD\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 112 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756070 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_VALUE register_addresses.v(113) " "Verilog HDL or VHDL information at register_addresses.v(113): object \"AMBER_TM_TIMER1_VALUE\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 113 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_CTRL register_addresses.v(114) " "Verilog HDL or VHDL information at register_addresses.v(114): object \"AMBER_TM_TIMER1_CTRL\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_CLR register_addresses.v(115) " "Verilog HDL or VHDL information at register_addresses.v(115): object \"AMBER_TM_TIMER1_CLR\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 115 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_LOAD register_addresses.v(116) " "Verilog HDL or VHDL information at register_addresses.v(116): object \"AMBER_TM_TIMER2_LOAD\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 116 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_VALUE register_addresses.v(117) " "Verilog HDL or VHDL information at register_addresses.v(117): object \"AMBER_TM_TIMER2_VALUE\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 117 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_CTRL register_addresses.v(118) " "Verilog HDL or VHDL information at register_addresses.v(118): object \"AMBER_TM_TIMER2_CTRL\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 118 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_CLR register_addresses.v(119) " "Verilog HDL or VHDL information at register_addresses.v(119): object \"AMBER_TM_TIMER2_CLR\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID0 register_addresses.v(123) " "Verilog HDL or VHDL information at register_addresses.v(123): object \"AMBER_UART_PID0\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID1 register_addresses.v(124) " "Verilog HDL or VHDL information at register_addresses.v(124): object \"AMBER_UART_PID1\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID2 register_addresses.v(125) " "Verilog HDL or VHDL information at register_addresses.v(125): object \"AMBER_UART_PID2\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID3 register_addresses.v(126) " "Verilog HDL or VHDL information at register_addresses.v(126): object \"AMBER_UART_PID3\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID0 register_addresses.v(127) " "Verilog HDL or VHDL information at register_addresses.v(127): object \"AMBER_UART_CID0\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 127 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID1 register_addresses.v(128) " "Verilog HDL or VHDL information at register_addresses.v(128): object \"AMBER_UART_CID1\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 128 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID2 register_addresses.v(129) " "Verilog HDL or VHDL information at register_addresses.v(129): object \"AMBER_UART_CID2\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 129 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID3 register_addresses.v(130) " "Verilog HDL or VHDL information at register_addresses.v(130): object \"AMBER_UART_CID3\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 130 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_DR register_addresses.v(131) " "Verilog HDL or VHDL information at register_addresses.v(131): object \"AMBER_UART_DR\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 131 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_RSR register_addresses.v(132) " "Verilog HDL or VHDL information at register_addresses.v(132): object \"AMBER_UART_RSR\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 132 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRH register_addresses.v(133) " "Verilog HDL or VHDL information at register_addresses.v(133): object \"AMBER_UART_LCRH\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 133 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRM register_addresses.v(134) " "Verilog HDL or VHDL information at register_addresses.v(134): object \"AMBER_UART_LCRM\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 134 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRL register_addresses.v(135) " "Verilog HDL or VHDL information at register_addresses.v(135): object \"AMBER_UART_LCRL\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 135 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CR register_addresses.v(136) " "Verilog HDL or VHDL information at register_addresses.v(136): object \"AMBER_UART_CR\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 136 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_FR register_addresses.v(137) " "Verilog HDL or VHDL information at register_addresses.v(137): object \"AMBER_UART_FR\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_IIR register_addresses.v(138) " "Verilog HDL or VHDL information at register_addresses.v(138): object \"AMBER_UART_IIR\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 138 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756071 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_ICR register_addresses.v(139) " "Verilog HDL or VHDL information at register_addresses.v(139): object \"AMBER_UART_ICR\" declared but not used" {  } { { "../vlog/system/register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 139 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "REGOP a23_localparams.v(44) " "Verilog HDL or VHDL information at a23_localparams.v(44): object \"REGOP\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 44 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MULT a23_localparams.v(45) " "Verilog HDL or VHDL information at a23_localparams.v(45): object \"MULT\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 45 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SWAP a23_localparams.v(46) " "Verilog HDL or VHDL information at a23_localparams.v(46): object \"SWAP\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 46 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TRANS a23_localparams.v(47) " "Verilog HDL or VHDL information at a23_localparams.v(47): object \"TRANS\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 47 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MTRANS a23_localparams.v(48) " "Verilog HDL or VHDL information at a23_localparams.v(48): object \"MTRANS\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 48 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BRANCH a23_localparams.v(49) " "Verilog HDL or VHDL information at a23_localparams.v(49): object \"BRANCH\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 49 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CODTRANS a23_localparams.v(50) " "Verilog HDL or VHDL information at a23_localparams.v(50): object \"CODTRANS\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 50 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "COREGOP a23_localparams.v(51) " "Verilog HDL or VHDL information at a23_localparams.v(51): object \"COREGOP\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 51 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CORTRANS a23_localparams.v(52) " "Verilog HDL or VHDL information at a23_localparams.v(52): object \"CORTRANS\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SWI a23_localparams.v(53) " "Verilog HDL or VHDL information at a23_localparams.v(53): object \"SWI\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 53 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AND a23_localparams.v(57) " "Verilog HDL or VHDL information at a23_localparams.v(57): object \"AND\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 57 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "EOR a23_localparams.v(58) " "Verilog HDL or VHDL information at a23_localparams.v(58): object \"EOR\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SUB a23_localparams.v(59) " "Verilog HDL or VHDL information at a23_localparams.v(59): object \"SUB\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 59 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RSB a23_localparams.v(60) " "Verilog HDL or VHDL information at a23_localparams.v(60): object \"RSB\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 60 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ADD a23_localparams.v(61) " "Verilog HDL or VHDL information at a23_localparams.v(61): object \"ADD\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 61 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ADC a23_localparams.v(62) " "Verilog HDL or VHDL information at a23_localparams.v(62): object \"ADC\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 62 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SBC a23_localparams.v(63) " "Verilog HDL or VHDL information at a23_localparams.v(63): object \"SBC\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 63 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RSC a23_localparams.v(64) " "Verilog HDL or VHDL information at a23_localparams.v(64): object \"RSC\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 64 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756072 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TST a23_localparams.v(65) " "Verilog HDL or VHDL information at a23_localparams.v(65): object \"TST\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TEQ a23_localparams.v(66) " "Verilog HDL or VHDL information at a23_localparams.v(66): object \"TEQ\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMP a23_localparams.v(67) " "Verilog HDL or VHDL information at a23_localparams.v(67): object \"CMP\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMN a23_localparams.v(68) " "Verilog HDL or VHDL information at a23_localparams.v(68): object \"CMN\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 68 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ORR a23_localparams.v(69) " "Verilog HDL or VHDL information at a23_localparams.v(69): object \"ORR\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 69 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MOV a23_localparams.v(70) " "Verilog HDL or VHDL information at a23_localparams.v(70): object \"MOV\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BIC a23_localparams.v(71) " "Verilog HDL or VHDL information at a23_localparams.v(71): object \"BIC\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 71 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MVN a23_localparams.v(72) " "Verilog HDL or VHDL information at a23_localparams.v(72): object \"MVN\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 72 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NV a23_localparams.v(94) " "Verilog HDL or VHDL information at a23_localparams.v(94): object \"NV\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "LSL a23_localparams.v(99) " "Verilog HDL or VHDL information at a23_localparams.v(99): object \"LSL\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 99 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "LSR a23_localparams.v(100) " "Verilog HDL or VHDL information at a23_localparams.v(100): object \"LSR\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ASR a23_localparams.v(101) " "Verilog HDL or VHDL information at a23_localparams.v(101): object \"ASR\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RRX a23_localparams.v(102) " "Verilog HDL or VHDL information at a23_localparams.v(102): object \"RRX\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ROR a23_localparams.v(103) " "Verilog HDL or VHDL information at a23_localparams.v(103): object \"ROR\" declared but not used" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 103 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(112) " "Verilog HDL Assignment information at a23_localparams.v(112): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 112 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(113) " "Verilog HDL Assignment information at a23_localparams.v(113): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 113 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(114) " "Verilog HDL Assignment information at a23_localparams.v(114): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 114 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(115) " "Verilog HDL Assignment information at a23_localparams.v(115): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "../vlog/amber23/a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 115 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sdr_init_done msystem.v(680) " "Verilog HDL or VHDL information at msystem.v(680): object \"sdr_init_done\" declared but not used" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 680 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 msystem.v(583) " "Verilog HDL Assignment information at msystem.v(583): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 583 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 msystem.v(585) " "Verilog HDL Assignment information at msystem.v(585): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 585 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 msystem.v(586) " "Verilog HDL Assignment information at msystem.v(586): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 586 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 msystem.v(679) " "Verilog HDL Assignment information at msystem.v(679): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 679 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756073 "|msystem"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 msystem.v(991) " "Verilog HDL Assignment information at msystem.v(991): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 991 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756074 "|msystem"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 msystem.v(992) " "Verilog HDL Assignment information at msystem.v(992): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 992 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756074 "|msystem"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 msystem.v(994) " "Verilog HDL Assignment information at msystem.v(994): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 994 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756074 "|msystem"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 msystem.v(995) " "Verilog HDL Assignment information at msystem.v(995): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 995 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756074 "|msystem"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_uart0_rts msystem.v(81) " "input port \"i_uart0_rts\" at msystem.v(81) has no fan-out" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 81 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756074 "|msystem"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "bidir o_spi0_ss msystem.v(90) " "bidir port \"o_spi0_ss\" at msystem.v(90) has no fan-out" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756074 "|msystem"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_spi0_int msystem.v(92) " "input port \"i_spi0_int\" at msystem.v(92) has no fan-out" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 92 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756074 "|msystem"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "bidir led3 msystem.v(96) " "bidir port \"led3\" at msystem.v(96) has no fan-out" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 96 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756074 "|msystem"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "bidir led4 msystem.v(97) " "bidir port \"led4\" at msystem.v(97) has no fan-out" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 97 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756074 "|msystem"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "bidir led5 msystem.v(98) " "bidir port \"led5\" at msystem.v(98) has no fan-out" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 98 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756074 "|msystem"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "bidir led6 msystem.v(99) " "bidir port \"led6\" at msystem.v(99) has no fan-out" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 99 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756074 "|msystem"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "bidir led7 msystem.v(100) " "bidir port \"led7\" at msystem.v(100) has no fan-out" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 100 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756074 "|msystem"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "bidir led8 msystem.v(101) " "bidir port \"led8\" at msystem.v(101) has no fan-out" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 101 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756074 "|msystem"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "bidir led9 msystem.v(102) " "bidir port \"led9\" at msystem.v(102) has no fan-out" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 102 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756074 "|msystem"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "bidir o_spi1_ss msystem.v(110) " "bidir port \"o_spi1_ss\" at msystem.v(110) has no fan-out" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 110 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756074 "|msystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_clocks_resets my_clocks_resets:u_clk_r " "Elaborating entity \"my_clocks_resets\" for hierarchy \"my_clocks_resets:u_clk_r\"" {  } { { "msystem.v" "u_clk_r" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756080 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 my_clocks_resets.v(26) " "Verilog HDL Assignment information at my_clocks_resets.v(26): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "my_clocks_resets.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/my_clocks_resets.v" 26 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756080 "|msystem|my_clocks_resets:u_clk_r"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 my_clocks_resets.v(27) " "Verilog HDL Assignment information at my_clocks_resets.v(27): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "my_clocks_resets.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/my_clocks_resets.v" 27 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756080 "|msystem|my_clocks_resets:u_clk_r"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 my_clocks_resets.v(28) " "Verilog HDL Assignment information at my_clocks_resets.v(28): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "my_clocks_resets.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/my_clocks_resets.v" 28 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756081 "|msystem|my_clocks_resets:u_clk_r"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 18 my_clocks_resets.v(60) " "Verilog HDL Assignment information at my_clocks_resets.v(60): truncated unsized constant literal with size 32 to size 18 with no loss of information" {  } { { "my_clocks_resets.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/my_clocks_resets.v" 60 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756081 "|msystem|my_clocks_resets:u_clk_r"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 18 my_clocks_resets.v(66) " "Verilog HDL Assignment information at my_clocks_resets.v(66): truncated unsized constant literal with size 32 to size 18 with no loss of information" {  } { { "my_clocks_resets.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/my_clocks_resets.v" 66 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756081 "|msystem|my_clocks_resets:u_clk_r"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 my_clocks_resets.v(73) " "Verilog HDL Assignment information at my_clocks_resets.v(73): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "my_clocks_resets.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/my_clocks_resets.v" 73 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756081 "|msystem|my_clocks_resets:u_clk_r"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 my_clocks_resets.v(76) " "Verilog HDL Assignment information at my_clocks_resets.v(76): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "my_clocks_resets.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/my_clocks_resets.v" 76 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756081 "|msystem|my_clocks_resets:u_clk_r"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "my_clocks_resets.v(79) " "Verilog HDL or VHDL arithmetic warning at my_clocks_resets.v(79): loss of carry in addition or borrow in subtraction" {  } { { "my_clocks_resets.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/my_clocks_resets.v" 79 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756081 "|msystem|my_clocks_resets:u_clk_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll my_clocks_resets:u_clk_r\|my_pll:my_pll_inst " "Elaborating entity \"my_pll\" for hierarchy \"my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\"" {  } { { "my_clocks_resets.v" "my_pll_inst" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/my_clocks_resets.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\"" {  } { { "my_pll.v" "altpll_component" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/my_pll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\"" {  } { { "my_pll.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/my_pll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551756147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756148 ""}  } { { "my_pll.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/my_pll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422551756148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll_altpll " "Found entity 1: my_pll_altpll" {  } { { "db/my_pll_altpll.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/my_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551756226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551756226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll_altpll my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated " "Elaborating entity \"my_pll_altpll\" for hierarchy \"my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a23_core a23_core:u_amber " "Elaborating entity \"a23_core\" for hierarchy \"a23_core:u_amber\"" {  } { { "msystem.v" "u_amber" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a23_fetch a23_core:u_amber\|a23_fetch:u_fetch " "Elaborating entity \"a23_fetch\" for hierarchy \"a23_core:u_amber\|a23_fetch:u_fetch\"" {  } { { "../vlog/amber23/a23_core.v" "u_fetch" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_core.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756241 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_priviledged a23_fetch.v(55) " "input port \"i_priviledged\" at a23_fetch.v(55) has no fan-out" {  } { { "../vlog/amber23/a23_fetch.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_fetch.v" 55 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756242 "|msystem|a23_core:u_amber|a23_fetch:u_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a23_cache a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache " "Elaborating entity \"a23_cache\" for hierarchy \"a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\"" {  } { { "../vlog/amber23/a23_fetch.v" "u_cache" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_fetch.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756246 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "REGOP a23_localparams.v(44) " "Verilog HDL or VHDL information at a23_localparams.v(44): object \"REGOP\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 44 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756252 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MULT a23_localparams.v(45) " "Verilog HDL or VHDL information at a23_localparams.v(45): object \"MULT\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 45 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756252 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SWAP a23_localparams.v(46) " "Verilog HDL or VHDL information at a23_localparams.v(46): object \"SWAP\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 46 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756252 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TRANS a23_localparams.v(47) " "Verilog HDL or VHDL information at a23_localparams.v(47): object \"TRANS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 47 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756252 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MTRANS a23_localparams.v(48) " "Verilog HDL or VHDL information at a23_localparams.v(48): object \"MTRANS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 48 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756252 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BRANCH a23_localparams.v(49) " "Verilog HDL or VHDL information at a23_localparams.v(49): object \"BRANCH\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 49 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756252 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CODTRANS a23_localparams.v(50) " "Verilog HDL or VHDL information at a23_localparams.v(50): object \"CODTRANS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 50 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756252 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "COREGOP a23_localparams.v(51) " "Verilog HDL or VHDL information at a23_localparams.v(51): object \"COREGOP\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 51 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756252 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CORTRANS a23_localparams.v(52) " "Verilog HDL or VHDL information at a23_localparams.v(52): object \"CORTRANS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756252 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SWI a23_localparams.v(53) " "Verilog HDL or VHDL information at a23_localparams.v(53): object \"SWI\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 53 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AND a23_localparams.v(57) " "Verilog HDL or VHDL information at a23_localparams.v(57): object \"AND\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 57 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "EOR a23_localparams.v(58) " "Verilog HDL or VHDL information at a23_localparams.v(58): object \"EOR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SUB a23_localparams.v(59) " "Verilog HDL or VHDL information at a23_localparams.v(59): object \"SUB\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 59 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RSB a23_localparams.v(60) " "Verilog HDL or VHDL information at a23_localparams.v(60): object \"RSB\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 60 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ADD a23_localparams.v(61) " "Verilog HDL or VHDL information at a23_localparams.v(61): object \"ADD\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 61 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ADC a23_localparams.v(62) " "Verilog HDL or VHDL information at a23_localparams.v(62): object \"ADC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 62 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SBC a23_localparams.v(63) " "Verilog HDL or VHDL information at a23_localparams.v(63): object \"SBC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 63 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RSC a23_localparams.v(64) " "Verilog HDL or VHDL information at a23_localparams.v(64): object \"RSC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 64 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TST a23_localparams.v(65) " "Verilog HDL or VHDL information at a23_localparams.v(65): object \"TST\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TEQ a23_localparams.v(66) " "Verilog HDL or VHDL information at a23_localparams.v(66): object \"TEQ\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMP a23_localparams.v(67) " "Verilog HDL or VHDL information at a23_localparams.v(67): object \"CMP\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMN a23_localparams.v(68) " "Verilog HDL or VHDL information at a23_localparams.v(68): object \"CMN\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 68 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ORR a23_localparams.v(69) " "Verilog HDL or VHDL information at a23_localparams.v(69): object \"ORR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 69 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MOV a23_localparams.v(70) " "Verilog HDL or VHDL information at a23_localparams.v(70): object \"MOV\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BIC a23_localparams.v(71) " "Verilog HDL or VHDL information at a23_localparams.v(71): object \"BIC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 71 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MVN a23_localparams.v(72) " "Verilog HDL or VHDL information at a23_localparams.v(72): object \"MVN\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 72 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NV a23_localparams.v(94) " "Verilog HDL or VHDL information at a23_localparams.v(94): object \"NV\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "LSL a23_localparams.v(99) " "Verilog HDL or VHDL information at a23_localparams.v(99): object \"LSL\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 99 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "LSR a23_localparams.v(100) " "Verilog HDL or VHDL information at a23_localparams.v(100): object \"LSR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ASR a23_localparams.v(101) " "Verilog HDL or VHDL information at a23_localparams.v(101): object \"ASR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RRX a23_localparams.v(102) " "Verilog HDL or VHDL information at a23_localparams.v(102): object \"RRX\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ROR a23_localparams.v(103) " "Verilog HDL or VHDL information at a23_localparams.v(103): object \"ROR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 103 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756253 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(112) " "Verilog HDL Assignment information at a23_localparams.v(112): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 112 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756254 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(113) " "Verilog HDL Assignment information at a23_localparams.v(113): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 113 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756254 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(114) " "Verilog HDL Assignment information at a23_localparams.v(114): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 114 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756254 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(115) " "Verilog HDL Assignment information at a23_localparams.v(115): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 115 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756254 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 9 a23_cache.v(137) " "Verilog HDL Assignment information at a23_cache.v(137): truncated unsized constant literal with size 32 to size 9 with no loss of information" {  } { { "../vlog/amber23/a23_cache.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_cache.v" 137 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756254 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 a23_cache.v(144) " "Verilog HDL Assignment information at a23_cache.v(144): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/amber23/a23_cache.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_cache.v" 144 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756254 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 a23_cache.v(146) " "Verilog HDL Assignment information at a23_cache.v(146): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/amber23/a23_cache.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_cache.v" 146 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756254 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_cache.v(176) " "Verilog HDL Assignment information at a23_cache.v(176): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_cache.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_cache.v" 176 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756254 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_cache.v(183) " "Verilog HDL Assignment information at a23_cache.v(183): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_cache.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_cache.v" 183 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756254 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 a23_cache.v(184) " "Verilog HDL Assignment information at a23_cache.v(184): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/amber23/a23_cache.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_cache.v" 184 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756254 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 9 a23_cache.v(230) " "Verilog HDL Assignment information at a23_cache.v(230): truncated unsized constant literal with size 32 to size 9 with no loss of information" {  } { { "../vlog/amber23/a23_cache.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_cache.v" 230 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756254 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "a23_cache.v(241) " "Verilog HDL or VHDL arithmetic warning at a23_cache.v(241): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/amber23/a23_cache.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_cache.v" 241 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756254 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 a23_cache.v(401) " "Verilog HDL Assignment information at a23_cache.v(401): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/amber23/a23_cache.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_cache.v" 401 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756254 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_address_nxt\[31..12\] a23_cache.v(97) " "input port \"i_address_nxt\[31..12\]\" at a23_cache.v(97) has no fan-out" {  } { { "../vlog/amber23/a23_cache.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_cache.v" 97 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756254 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_address_nxt\[3..0\] a23_cache.v(97) " "input port \"i_address_nxt\[3..0\]\" at a23_cache.v(97) has no fan-out" {  } { { "../vlog/amber23/a23_cache.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_cache.v" 97 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756254 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_sram_256_21_line_en a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_21_line_en:rams\[0\].u_tag " "Elaborating entity \"my_sram_256_21_line_en\" for hierarchy \"a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_21_line_en:rams\[0\].u_tag\"" {  } { { "../vlog/amber23/a23_cache.v" "rams\[0\].u_tag" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_cache.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756259 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DATA_WIDTH my_sram_256_21_line_en.v(12) " "Verilog HDL or VHDL information at my_sram_256_21_line_en.v(12): object \"DATA_WIDTH\" declared but not used" {  } { { "sram/my_sram_256_21_line_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/my_sram_256_21_line_en.v" 12 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756260 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[0].u_tag"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "INITIALIZE_TO_ZERO my_sram_256_21_line_en.v(13) " "Verilog HDL or VHDL information at my_sram_256_21_line_en.v(13): object \"INITIALIZE_TO_ZERO\" declared but not used" {  } { { "sram/my_sram_256_21_line_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/my_sram_256_21_line_en.v" 13 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756260 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[0].u_tag"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ADDRESS_WIDTH my_sram_256_21_line_en.v(14) " "Verilog HDL or VHDL information at my_sram_256_21_line_en.v(14): object \"ADDRESS_WIDTH\" declared but not used" {  } { { "sram/my_sram_256_21_line_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/my_sram_256_21_line_en.v" 14 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756260 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[0].u_tag"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_256_21_line_en a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_21_line_en:rams\[0\].u_tag\|sram_256_21_line_en:sram " "Elaborating entity \"sram_256_21_line_en\" for hierarchy \"a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_21_line_en:rams\[0\].u_tag\|sram_256_21_line_en:sram\"" {  } { { "sram/my_sram_256_21_line_en.v" "sram" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/my_sram_256_21_line_en.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_21_line_en:rams\[0\].u_tag\|sram_256_21_line_en:sram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_21_line_en:rams\[0\].u_tag\|sram_256_21_line_en:sram\|altsyncram:altsyncram_component\"" {  } { { "sram/sram_256_21_line_en.v" "altsyncram_component" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/sram_256_21_line_en.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_21_line_en:rams\[0\].u_tag\|sram_256_21_line_en:sram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_21_line_en:rams\[0\].u_tag\|sram_256_21_line_en:sram\|altsyncram:altsyncram_component\"" {  } { { "sram/sram_256_21_line_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/sram_256_21_line_en.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551756333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_21_line_en:rams\[0\].u_tag\|sram_256_21_line_en:sram\|altsyncram:altsyncram_component " "Instantiated megafunction \"a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_21_line_en:rams\[0\].u_tag\|sram_256_21_line_en:sram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756333 ""}  } { { "sram/sram_256_21_line_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/sram_256_21_line_en.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422551756333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_41b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_41b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_41b1 " "Found entity 1: altsyncram_41b1" {  } { { "db/altsyncram_41b1.tdf" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/altsyncram_41b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551756405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551756405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_41b1 a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_21_line_en:rams\[0\].u_tag\|sram_256_21_line_en:sram\|altsyncram:altsyncram_component\|altsyncram_41b1:auto_generated " "Elaborating entity \"altsyncram_41b1\" for hierarchy \"a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_21_line_en:rams\[0\].u_tag\|sram_256_21_line_en:sram\|altsyncram:altsyncram_component\|altsyncram_41b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_sram_256_128_byte_en a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_128_byte_en:rams\[0\].u_data " "Elaborating entity \"my_sram_256_128_byte_en\" for hierarchy \"a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_128_byte_en:rams\[0\].u_data\"" {  } { { "../vlog/amber23/a23_cache.v" "rams\[0\].u_data" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_cache.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756415 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DATA_WIDTH my_sram_256_128_byte_en.v(14) " "Verilog HDL or VHDL information at my_sram_256_128_byte_en.v(14): object \"DATA_WIDTH\" declared but not used" {  } { { "sram/my_sram_256_128_byte_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/my_sram_256_128_byte_en.v" 14 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756417 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[0].u_data"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ADDRESS_WIDTH my_sram_256_128_byte_en.v(15) " "Verilog HDL or VHDL information at my_sram_256_128_byte_en.v(15): object \"ADDRESS_WIDTH\" declared but not used" {  } { { "sram/my_sram_256_128_byte_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/my_sram_256_128_byte_en.v" 15 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756417 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[0].u_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_256_128_byte_en a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_128_byte_en:rams\[0\].u_data\|sram_256_128_byte_en:sram " "Elaborating entity \"sram_256_128_byte_en\" for hierarchy \"a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_128_byte_en:rams\[0\].u_data\|sram_256_128_byte_en:sram\"" {  } { { "sram/my_sram_256_128_byte_en.v" "sram" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/my_sram_256_128_byte_en.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_128_byte_en:rams\[0\].u_data\|sram_256_128_byte_en:sram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_128_byte_en:rams\[0\].u_data\|sram_256_128_byte_en:sram\|altsyncram:altsyncram_component\"" {  } { { "sram/sram_256_128_byte_en.v" "altsyncram_component" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/sram_256_128_byte_en.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_128_byte_en:rams\[0\].u_data\|sram_256_128_byte_en:sram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_128_byte_en:rams\[0\].u_data\|sram_256_128_byte_en:sram\|altsyncram:altsyncram_component\"" {  } { { "sram/sram_256_128_byte_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/sram_256_128_byte_en.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551756443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_128_byte_en:rams\[0\].u_data\|sram_256_128_byte_en:sram\|altsyncram:altsyncram_component " "Instantiated megafunction \"a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_128_byte_en:rams\[0\].u_data\|sram_256_128_byte_en:sram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756443 ""}  } { { "sram/sram_256_128_byte_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/sram_256_128_byte_en.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422551756443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t5d1 " "Found entity 1: altsyncram_t5d1" {  } { { "db/altsyncram_t5d1.tdf" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/altsyncram_t5d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551756526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551756526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t5d1 a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_128_byte_en:rams\[0\].u_data\|sram_256_128_byte_en:sram\|altsyncram:altsyncram_component\|altsyncram_t5d1:auto_generated " "Elaborating entity \"altsyncram_t5d1\" for hierarchy \"a23_core:u_amber\|a23_fetch:u_fetch\|a23_cache:u_cache\|my_sram_256_128_byte_en:rams\[0\].u_data\|sram_256_128_byte_en:sram\|altsyncram:altsyncram_component\|altsyncram_t5d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a23_wishbone a23_core:u_amber\|a23_fetch:u_fetch\|a23_wishbone:u_wishbone " "Elaborating entity \"a23_wishbone\" for hierarchy \"a23_core:u_amber\|a23_fetch:u_fetch\|a23_wishbone:u_wishbone\"" {  } { { "../vlog/amber23/a23_fetch.v" "u_wishbone" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_fetch.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756703 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 a23_wishbone.v(95) " "Verilog HDL assignment warning at a23_wishbone.v(95): truncated value with size 4 to match size of target (3)" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_wishbone.v(102) " "Verilog HDL Assignment information at a23_wishbone.v(102): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 102 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_wishbone.v(104) " "Verilog HDL Assignment information at a23_wishbone.v(104): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 104 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 a23_wishbone.v(111) " "Verilog HDL Assignment information at a23_wishbone.v(111): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 111 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_wishbone.v(112) " "Verilog HDL Assignment information at a23_wishbone.v(112): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 112 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 a23_wishbone.v(171) " "Verilog HDL Case Statement warning at a23_wishbone.v(171): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 171 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 a23_wishbone.v(195) " "Verilog HDL assignment warning at a23_wishbone.v(195): truncated value with size 4 to match size of target (3)" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 a23_wishbone.v(200) " "Verilog HDL assignment warning at a23_wishbone.v(200): truncated value with size 4 to match size of target (3)" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 a23_wishbone.v(205) " "Verilog HDL assignment warning at a23_wishbone.v(205): truncated value with size 4 to match size of target (3)" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 a23_wishbone.v(243) " "Verilog HDL Case Statement warning at a23_wishbone.v(243): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 243 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "a23_wishbone.v(247) " "Verilog HDL or VHDL arithmetic warning at a23_wishbone.v(247): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 247 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 a23_wishbone.v(248) " "Verilog HDL assignment warning at a23_wishbone.v(248): truncated value with size 4 to match size of target (3)" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 a23_wishbone.v(253) " "Verilog HDL Case Statement warning at a23_wishbone.v(253): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 253 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "a23_wishbone.v(257) " "Verilog HDL or VHDL arithmetic warning at a23_wishbone.v(257): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 257 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 a23_wishbone.v(258) " "Verilog HDL assignment warning at a23_wishbone.v(258): truncated value with size 4 to match size of target (3)" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 a23_wishbone.v(263) " "Verilog HDL Case Statement warning at a23_wishbone.v(263): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 263 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "a23_wishbone.v(267) " "Verilog HDL or VHDL arithmetic warning at a23_wishbone.v(267): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 267 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 a23_wishbone.v(268) " "Verilog HDL assignment warning at a23_wishbone.v(268): truncated value with size 4 to match size of target (3)" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 a23_wishbone.v(273) " "Verilog HDL Case Statement warning at a23_wishbone.v(273): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 273 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756705 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 a23_wishbone.v(276) " "Verilog HDL assignment warning at a23_wishbone.v(276): truncated value with size 4 to match size of target (3)" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756706 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_address\[1..0\] a23_wishbone.v(69) " "input port \"i_address\[1..0\]\" at a23_wishbone.v(69) has no fan-out" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 69 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756706 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_dat a23_wishbone.v(79) " "input port \"i_wb_dat\" at a23_wishbone.v(79) has no fan-out" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 79 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756706 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_data_access a23_wishbone.v(67) " "input port \"i_data_access\" at a23_wishbone.v(67) has no fan-out" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 67 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756706 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_err a23_wishbone.v(86) " "input port \"i_wb_err\" at a23_wishbone.v(86) has no fan-out" {  } { { "../vlog/amber23/a23_wishbone.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_wishbone.v" 86 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756706 "|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a23_decode a23_core:u_amber\|a23_decode:u_decode " "Elaborating entity \"a23_decode\" for hierarchy \"a23_core:u_amber\|a23_decode:u_decode\"" {  } { { "../vlog/amber23/a23_core.v" "u_decode" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_core.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756710 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NV a23_localparams.v(94) " "Verilog HDL or VHDL information at a23_localparams.v(94): object \"NV\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756717 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "LSL a23_localparams.v(99) " "Verilog HDL or VHDL information at a23_localparams.v(99): object \"LSL\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 99 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756717 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "LSR a23_localparams.v(100) " "Verilog HDL or VHDL information at a23_localparams.v(100): object \"LSR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756717 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ASR a23_localparams.v(101) " "Verilog HDL or VHDL information at a23_localparams.v(101): object \"ASR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756717 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RRX a23_localparams.v(102) " "Verilog HDL or VHDL information at a23_localparams.v(102): object \"RRX\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756717 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(112) " "Verilog HDL Assignment information at a23_localparams.v(112): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 112 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756717 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(113) " "Verilog HDL Assignment information at a23_localparams.v(113): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 113 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756717 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(114) " "Verilog HDL Assignment information at a23_localparams.v(114): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 114 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756717 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(115) " "Verilog HDL Assignment information at a23_localparams.v(115): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 115 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756717 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 a23_decode.v(168) " "Verilog HDL Assignment information at a23_decode.v(168): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 168 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756717 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(169) " "Verilog HDL Assignment information at a23_decode.v(169): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 169 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756717 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(171) " "Verilog HDL Assignment information at a23_decode.v(171): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 171 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756717 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(172) " "Verilog HDL Assignment information at a23_decode.v(172): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 172 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756717 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 a23_decode.v(178) " "Verilog HDL Assignment information at a23_decode.v(178): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 178 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756717 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 a23_decode.v(179) " "Verilog HDL Assignment information at a23_decode.v(179): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 179 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 a23_decode.v(180) " "Verilog HDL Assignment information at a23_decode.v(180): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 180 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 a23_decode.v(181) " "Verilog HDL Assignment information at a23_decode.v(181): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 181 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 a23_decode.v(182) " "Verilog HDL Assignment information at a23_decode.v(182): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 182 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 a23_decode.v(183) " "Verilog HDL Assignment information at a23_decode.v(183): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 183 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 9 a23_decode.v(184) " "Verilog HDL Assignment information at a23_decode.v(184): truncated unsized constant literal with size 32 to size 9 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 184 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 a23_decode.v(185) " "Verilog HDL Assignment information at a23_decode.v(185): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 185 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 a23_decode.v(186) " "Verilog HDL Assignment information at a23_decode.v(186): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 186 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 a23_decode.v(189) " "Verilog HDL Assignment information at a23_decode.v(189): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 189 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 a23_decode.v(190) " "Verilog HDL Assignment information at a23_decode.v(190): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 190 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(191) " "Verilog HDL Assignment information at a23_decode.v(191): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 191 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(192) " "Verilog HDL Assignment information at a23_decode.v(192): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 192 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 15 a23_decode.v(195) " "Verilog HDL Assignment information at a23_decode.v(195): truncated unsized constant literal with size 32 to size 15 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 195 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(196) " "Verilog HDL Assignment information at a23_decode.v(196): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 196 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(197) " "Verilog HDL Assignment information at a23_decode.v(197): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 197 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(198) " "Verilog HDL Assignment information at a23_decode.v(198): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 198 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(199) " "Verilog HDL Assignment information at a23_decode.v(199): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 199 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 a23_decode.v(201) " "Verilog HDL Assignment information at a23_decode.v(201): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 201 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 a23_decode.v(202) " "Verilog HDL Assignment information at a23_decode.v(202): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 202 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 a23_decode.v(203) " "Verilog HDL Assignment information at a23_decode.v(203): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 203 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 a23_decode.v(204) " "Verilog HDL Assignment information at a23_decode.v(204): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 204 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756718 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 a23_decode.v(205) " "Verilog HDL Assignment information at a23_decode.v(205): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 205 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 a23_decode.v(206) " "Verilog HDL Assignment information at a23_decode.v(206): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 206 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(207) " "Verilog HDL Assignment information at a23_decode.v(207): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 207 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(291) " "Verilog HDL Assignment information at a23_decode.v(291): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 291 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(293) " "Verilog HDL Assignment information at a23_decode.v(293): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 293 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(294) " "Verilog HDL Assignment information at a23_decode.v(294): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 294 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 a23_decode.v(296) " "Verilog HDL Assignment information at a23_decode.v(296): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 296 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(298) " "Verilog HDL Assignment information at a23_decode.v(298): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 298 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(299) " "Verilog HDL Assignment information at a23_decode.v(299): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 299 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 a23_decode.v(301) " "Verilog HDL Assignment information at a23_decode.v(301): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 301 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(303) " "Verilog HDL Assignment information at a23_decode.v(303): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 303 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(304) " "Verilog HDL Assignment information at a23_decode.v(304): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 304 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 a23_decode.v(306) " "Verilog HDL Assignment information at a23_decode.v(306): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 306 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 a23_decode.v(312) " "Verilog HDL Assignment information at a23_decode.v(312): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 312 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 a23_decode.v(313) " "Verilog HDL Assignment information at a23_decode.v(313): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 313 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(323) " "Verilog HDL Assignment information at a23_decode.v(323): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 323 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(324) " "Verilog HDL Assignment information at a23_decode.v(324): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 324 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(331) " "Verilog HDL Assignment information at a23_decode.v(331): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 331 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(333) " "Verilog HDL Assignment information at a23_decode.v(333): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 333 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "a23_decode.v(417) " "Verilog HDL Casex/Casez warning at a23_decode.v(417): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 417 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "a23_decode.v(563) " "Verilog HDL or VHDL arithmetic warning at a23_decode.v(563): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 563 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756719 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 a23_decode.v(651) " "Verilog HDL Assignment information at a23_decode.v(651): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 651 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 a23_decode.v(660) " "Verilog HDL Assignment information at a23_decode.v(660): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 660 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 a23_decode.v(661) " "Verilog HDL Assignment information at a23_decode.v(661): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 661 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 a23_decode.v(662) " "Verilog HDL Assignment information at a23_decode.v(662): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 662 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 a23_decode.v(663) " "Verilog HDL Assignment information at a23_decode.v(663): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 663 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 a23_decode.v(664) " "Verilog HDL Assignment information at a23_decode.v(664): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 664 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 a23_decode.v(665) " "Verilog HDL Assignment information at a23_decode.v(665): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 665 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 a23_decode.v(666) " "Verilog HDL Assignment information at a23_decode.v(666): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 666 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 a23_decode.v(667) " "Verilog HDL Assignment information at a23_decode.v(667): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 667 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 a23_decode.v(668) " "Verilog HDL Assignment information at a23_decode.v(668): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 668 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(669) " "Verilog HDL Assignment information at a23_decode.v(669): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 669 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(670) " "Verilog HDL Assignment information at a23_decode.v(670): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 670 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(673) " "Verilog HDL Assignment information at a23_decode.v(673): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 673 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(674) " "Verilog HDL Assignment information at a23_decode.v(674): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 674 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 a23_decode.v(675) " "Verilog HDL Assignment information at a23_decode.v(675): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 675 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(676) " "Verilog HDL Assignment information at a23_decode.v(676): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 676 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 a23_decode.v(677) " "Verilog HDL Assignment information at a23_decode.v(677): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 677 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(680) " "Verilog HDL Assignment information at a23_decode.v(680): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 680 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(681) " "Verilog HDL Assignment information at a23_decode.v(681): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 681 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(682) " "Verilog HDL Assignment information at a23_decode.v(682): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 682 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(683) " "Verilog HDL Assignment information at a23_decode.v(683): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 683 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 15 a23_decode.v(684) " "Verilog HDL Assignment information at a23_decode.v(684): truncated unsized constant literal with size 32 to size 15 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 684 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756720 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(685) " "Verilog HDL Assignment information at a23_decode.v(685): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 685 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756721 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(686) " "Verilog HDL Assignment information at a23_decode.v(686): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 686 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756721 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(687) " "Verilog HDL Assignment information at a23_decode.v(687): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 687 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756721 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 a23_decode.v(688) " "Verilog HDL Assignment information at a23_decode.v(688): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 688 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756721 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_execute_status_bits\[25..2\] a23_decode.v(58) " "input port \"i_execute_status_bits\[25..2\]\" at a23_decode.v(58) has no fan-out" {  } { { "../vlog/amber23/a23_decode.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_decode.v" 58 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756721 "|msystem|a23_core:u_amber|a23_decode:u_decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a23_execute a23_core:u_amber\|a23_execute:u_execute " "Elaborating entity \"a23_execute\" for hierarchy \"a23_core:u_amber\|a23_execute:u_execute\"" {  } { { "../vlog/amber23/a23_core.v" "u_execute" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_core.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756726 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "REGOP a23_localparams.v(44) " "Verilog HDL or VHDL information at a23_localparams.v(44): object \"REGOP\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 44 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756730 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MULT a23_localparams.v(45) " "Verilog HDL or VHDL information at a23_localparams.v(45): object \"MULT\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 45 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756730 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SWAP a23_localparams.v(46) " "Verilog HDL or VHDL information at a23_localparams.v(46): object \"SWAP\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 46 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756730 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TRANS a23_localparams.v(47) " "Verilog HDL or VHDL information at a23_localparams.v(47): object \"TRANS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 47 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756730 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MTRANS a23_localparams.v(48) " "Verilog HDL or VHDL information at a23_localparams.v(48): object \"MTRANS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 48 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756730 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BRANCH a23_localparams.v(49) " "Verilog HDL or VHDL information at a23_localparams.v(49): object \"BRANCH\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 49 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756730 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CODTRANS a23_localparams.v(50) " "Verilog HDL or VHDL information at a23_localparams.v(50): object \"CODTRANS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 50 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756730 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "COREGOP a23_localparams.v(51) " "Verilog HDL or VHDL information at a23_localparams.v(51): object \"COREGOP\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 51 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756730 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CORTRANS a23_localparams.v(52) " "Verilog HDL or VHDL information at a23_localparams.v(52): object \"CORTRANS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756730 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SWI a23_localparams.v(53) " "Verilog HDL or VHDL information at a23_localparams.v(53): object \"SWI\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 53 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756730 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AND a23_localparams.v(57) " "Verilog HDL or VHDL information at a23_localparams.v(57): object \"AND\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 57 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756730 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "EOR a23_localparams.v(58) " "Verilog HDL or VHDL information at a23_localparams.v(58): object \"EOR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756730 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SUB a23_localparams.v(59) " "Verilog HDL or VHDL information at a23_localparams.v(59): object \"SUB\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 59 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RSB a23_localparams.v(60) " "Verilog HDL or VHDL information at a23_localparams.v(60): object \"RSB\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 60 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ADD a23_localparams.v(61) " "Verilog HDL or VHDL information at a23_localparams.v(61): object \"ADD\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 61 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ADC a23_localparams.v(62) " "Verilog HDL or VHDL information at a23_localparams.v(62): object \"ADC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 62 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SBC a23_localparams.v(63) " "Verilog HDL or VHDL information at a23_localparams.v(63): object \"SBC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 63 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RSC a23_localparams.v(64) " "Verilog HDL or VHDL information at a23_localparams.v(64): object \"RSC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 64 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TST a23_localparams.v(65) " "Verilog HDL or VHDL information at a23_localparams.v(65): object \"TST\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TEQ a23_localparams.v(66) " "Verilog HDL or VHDL information at a23_localparams.v(66): object \"TEQ\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMP a23_localparams.v(67) " "Verilog HDL or VHDL information at a23_localparams.v(67): object \"CMP\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMN a23_localparams.v(68) " "Verilog HDL or VHDL information at a23_localparams.v(68): object \"CMN\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 68 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ORR a23_localparams.v(69) " "Verilog HDL or VHDL information at a23_localparams.v(69): object \"ORR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 69 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MOV a23_localparams.v(70) " "Verilog HDL or VHDL information at a23_localparams.v(70): object \"MOV\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BIC a23_localparams.v(71) " "Verilog HDL or VHDL information at a23_localparams.v(71): object \"BIC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 71 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MVN a23_localparams.v(72) " "Verilog HDL or VHDL information at a23_localparams.v(72): object \"MVN\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 72 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NV a23_localparams.v(94) " "Verilog HDL or VHDL information at a23_localparams.v(94): object \"NV\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "LSL a23_localparams.v(99) " "Verilog HDL or VHDL information at a23_localparams.v(99): object \"LSL\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 99 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "LSR a23_localparams.v(100) " "Verilog HDL or VHDL information at a23_localparams.v(100): object \"LSR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ASR a23_localparams.v(101) " "Verilog HDL or VHDL information at a23_localparams.v(101): object \"ASR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RRX a23_localparams.v(102) " "Verilog HDL or VHDL information at a23_localparams.v(102): object \"RRX\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ROR a23_localparams.v(103) " "Verilog HDL or VHDL information at a23_localparams.v(103): object \"ROR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 103 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(112) " "Verilog HDL Assignment information at a23_localparams.v(112): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 112 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(113) " "Verilog HDL Assignment information at a23_localparams.v(113): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 113 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(114) " "Verilog HDL Assignment information at a23_localparams.v(114): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 114 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756731 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(115) " "Verilog HDL Assignment information at a23_localparams.v(115): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 115 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756732 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 a23_execute.v(148) " "Verilog HDL Assignment information at a23_execute.v(148): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/amber23/a23_execute.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_execute.v" 148 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756732 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "a23_execute.v(240) " "Verilog HDL or VHDL arithmetic warning at a23_execute.v(240): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/amber23/a23_execute.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_execute.v" 240 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756732 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "a23_execute.v(241) " "Verilog HDL or VHDL arithmetic warning at a23_execute.v(241): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/amber23/a23_execute.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_execute.v" 241 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756732 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "a23_execute.v(242) " "Verilog HDL or VHDL arithmetic warning at a23_execute.v(242): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/amber23/a23_execute.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_execute.v" 242 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756732 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "a23_execute.v(243) " "Verilog HDL or VHDL arithmetic warning at a23_execute.v(243): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/amber23/a23_execute.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_execute.v" 243 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756732 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "a23_execute.v(244) " "Verilog HDL or VHDL arithmetic warning at a23_execute.v(244): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/amber23/a23_execute.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_execute.v" 244 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756732 "|msystem|a23_core:u_amber|a23_execute:u_execute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a23_barrel_shift a23_core:u_amber\|a23_execute:u_execute\|a23_barrel_shift:u_barrel_shift " "Elaborating entity \"a23_barrel_shift\" for hierarchy \"a23_core:u_amber\|a23_execute:u_execute\|a23_barrel_shift:u_barrel_shift\"" {  } { { "../vlog/amber23/a23_execute.v" "u_barrel_shift" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_execute.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756736 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "REGOP a23_localparams.v(44) " "Verilog HDL or VHDL information at a23_localparams.v(44): object \"REGOP\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 44 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756740 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MULT a23_localparams.v(45) " "Verilog HDL or VHDL information at a23_localparams.v(45): object \"MULT\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 45 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SWAP a23_localparams.v(46) " "Verilog HDL or VHDL information at a23_localparams.v(46): object \"SWAP\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 46 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TRANS a23_localparams.v(47) " "Verilog HDL or VHDL information at a23_localparams.v(47): object \"TRANS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 47 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MTRANS a23_localparams.v(48) " "Verilog HDL or VHDL information at a23_localparams.v(48): object \"MTRANS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 48 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BRANCH a23_localparams.v(49) " "Verilog HDL or VHDL information at a23_localparams.v(49): object \"BRANCH\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 49 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CODTRANS a23_localparams.v(50) " "Verilog HDL or VHDL information at a23_localparams.v(50): object \"CODTRANS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 50 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "COREGOP a23_localparams.v(51) " "Verilog HDL or VHDL information at a23_localparams.v(51): object \"COREGOP\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 51 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CORTRANS a23_localparams.v(52) " "Verilog HDL or VHDL information at a23_localparams.v(52): object \"CORTRANS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SWI a23_localparams.v(53) " "Verilog HDL or VHDL information at a23_localparams.v(53): object \"SWI\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 53 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AND a23_localparams.v(57) " "Verilog HDL or VHDL information at a23_localparams.v(57): object \"AND\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 57 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "EOR a23_localparams.v(58) " "Verilog HDL or VHDL information at a23_localparams.v(58): object \"EOR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SUB a23_localparams.v(59) " "Verilog HDL or VHDL information at a23_localparams.v(59): object \"SUB\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 59 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RSB a23_localparams.v(60) " "Verilog HDL or VHDL information at a23_localparams.v(60): object \"RSB\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 60 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ADD a23_localparams.v(61) " "Verilog HDL or VHDL information at a23_localparams.v(61): object \"ADD\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 61 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ADC a23_localparams.v(62) " "Verilog HDL or VHDL information at a23_localparams.v(62): object \"ADC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 62 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SBC a23_localparams.v(63) " "Verilog HDL or VHDL information at a23_localparams.v(63): object \"SBC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 63 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RSC a23_localparams.v(64) " "Verilog HDL or VHDL information at a23_localparams.v(64): object \"RSC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 64 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TST a23_localparams.v(65) " "Verilog HDL or VHDL information at a23_localparams.v(65): object \"TST\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TEQ a23_localparams.v(66) " "Verilog HDL or VHDL information at a23_localparams.v(66): object \"TEQ\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMP a23_localparams.v(67) " "Verilog HDL or VHDL information at a23_localparams.v(67): object \"CMP\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMN a23_localparams.v(68) " "Verilog HDL or VHDL information at a23_localparams.v(68): object \"CMN\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 68 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756741 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ORR a23_localparams.v(69) " "Verilog HDL or VHDL information at a23_localparams.v(69): object \"ORR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 69 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MOV a23_localparams.v(70) " "Verilog HDL or VHDL information at a23_localparams.v(70): object \"MOV\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BIC a23_localparams.v(71) " "Verilog HDL or VHDL information at a23_localparams.v(71): object \"BIC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 71 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MVN a23_localparams.v(72) " "Verilog HDL or VHDL information at a23_localparams.v(72): object \"MVN\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 72 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "EQ a23_localparams.v(75) " "Verilog HDL or VHDL information at a23_localparams.v(75): object \"EQ\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 75 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NE a23_localparams.v(76) " "Verilog HDL or VHDL information at a23_localparams.v(76): object \"NE\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 76 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CS a23_localparams.v(77) " "Verilog HDL or VHDL information at a23_localparams.v(77): object \"CS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 77 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CC a23_localparams.v(78) " "Verilog HDL or VHDL information at a23_localparams.v(78): object \"CC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 78 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MI a23_localparams.v(79) " "Verilog HDL or VHDL information at a23_localparams.v(79): object \"MI\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 79 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PL a23_localparams.v(80) " "Verilog HDL or VHDL information at a23_localparams.v(80): object \"PL\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 80 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "VS a23_localparams.v(81) " "Verilog HDL or VHDL information at a23_localparams.v(81): object \"VS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 81 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "VC a23_localparams.v(82) " "Verilog HDL or VHDL information at a23_localparams.v(82): object \"VC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 82 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "HI a23_localparams.v(83) " "Verilog HDL or VHDL information at a23_localparams.v(83): object \"HI\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 83 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "LS a23_localparams.v(84) " "Verilog HDL or VHDL information at a23_localparams.v(84): object \"LS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 84 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "GE a23_localparams.v(86) " "Verilog HDL or VHDL information at a23_localparams.v(86): object \"GE\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 86 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "LT a23_localparams.v(88) " "Verilog HDL or VHDL information at a23_localparams.v(88): object \"LT\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 88 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "GT a23_localparams.v(89) " "Verilog HDL or VHDL information at a23_localparams.v(89): object \"GT\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 89 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "LE a23_localparams.v(91) " "Verilog HDL or VHDL information at a23_localparams.v(91): object \"LE\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 91 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AL a23_localparams.v(93) " "Verilog HDL or VHDL information at a23_localparams.v(93): object \"AL\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 93 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NV a23_localparams.v(94) " "Verilog HDL or VHDL information at a23_localparams.v(94): object \"NV\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RRX a23_localparams.v(102) " "Verilog HDL or VHDL information at a23_localparams.v(102): object \"RRX\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ROR a23_localparams.v(103) " "Verilog HDL or VHDL information at a23_localparams.v(103): object \"ROR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 103 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SVC a23_localparams.v(106) " "Verilog HDL or VHDL information at a23_localparams.v(106): object \"SVC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 106 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756742 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "IRQ a23_localparams.v(107) " "Verilog HDL or VHDL information at a23_localparams.v(107): object \"IRQ\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 107 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756743 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "FIRQ a23_localparams.v(108) " "Verilog HDL or VHDL information at a23_localparams.v(108): object \"FIRQ\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 108 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756743 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "USR a23_localparams.v(109) " "Verilog HDL or VHDL information at a23_localparams.v(109): object \"USR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756743 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(112) " "Verilog HDL Assignment information at a23_localparams.v(112): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 112 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756743 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OH_USR a23_localparams.v(112) " "Verilog HDL or VHDL information at a23_localparams.v(112): object \"OH_USR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 112 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756743 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(113) " "Verilog HDL Assignment information at a23_localparams.v(113): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 113 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756743 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OH_IRQ a23_localparams.v(113) " "Verilog HDL or VHDL information at a23_localparams.v(113): object \"OH_IRQ\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 113 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756743 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(114) " "Verilog HDL Assignment information at a23_localparams.v(114): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 114 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756743 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OH_FIRQ a23_localparams.v(114) " "Verilog HDL or VHDL information at a23_localparams.v(114): object \"OH_FIRQ\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756743 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(115) " "Verilog HDL Assignment information at a23_localparams.v(115): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 115 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756743 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OH_SVC a23_localparams.v(115) " "Verilog HDL or VHDL information at a23_localparams.v(115): object \"OH_SVC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 115 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756743 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a23_alu a23_core:u_amber\|a23_execute:u_execute\|a23_alu:u_alu " "Elaborating entity \"a23_alu\" for hierarchy \"a23_core:u_amber\|a23_execute:u_execute\|a23_alu:u_alu\"" {  } { { "../vlog/amber23/a23_execute.v" "u_alu" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_execute.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756748 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "a23_alu.v(140) " "Verilog HDL or VHDL arithmetic warning at a23_alu.v(140): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/amber23/a23_alu.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_alu.v" 140 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756749 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_alu:u_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a23_multiply a23_core:u_amber\|a23_execute:u_execute\|a23_multiply:u_multiply " "Elaborating entity \"a23_multiply\" for hierarchy \"a23_core:u_amber\|a23_execute:u_execute\|a23_multiply:u_multiply\"" {  } { { "../vlog/amber23/a23_execute.v" "u_multiply" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_execute.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756753 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_multiply.v(78) " "Verilog HDL Assignment information at a23_multiply.v(78): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "../vlog/amber23/a23_multiply.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_multiply.v" 78 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756754 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "a23_multiply.v(141) " "Verilog HDL or VHDL arithmetic warning at a23_multiply.v(141): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/amber23/a23_multiply.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_multiply.v" 141 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756754 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "a23_multiply.v(182) " "Verilog HDL or VHDL arithmetic warning at a23_multiply.v(182): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/amber23/a23_multiply.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_multiply.v" 182 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756754 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a23_register_bank a23_core:u_amber\|a23_execute:u_execute\|a23_register_bank:u_register_bank " "Elaborating entity \"a23_register_bank\" for hierarchy \"a23_core:u_amber\|a23_execute:u_execute\|a23_register_bank:u_register_bank\"" {  } { { "../vlog/amber23/a23_execute.v" "u_register_bank" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_execute.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756758 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "REGOP a23_localparams.v(44) " "Verilog HDL or VHDL information at a23_localparams.v(44): object \"REGOP\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 44 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756766 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MULT a23_localparams.v(45) " "Verilog HDL or VHDL information at a23_localparams.v(45): object \"MULT\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 45 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756766 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SWAP a23_localparams.v(46) " "Verilog HDL or VHDL information at a23_localparams.v(46): object \"SWAP\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 46 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756766 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TRANS a23_localparams.v(47) " "Verilog HDL or VHDL information at a23_localparams.v(47): object \"TRANS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 47 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756766 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MTRANS a23_localparams.v(48) " "Verilog HDL or VHDL information at a23_localparams.v(48): object \"MTRANS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 48 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756766 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BRANCH a23_localparams.v(49) " "Verilog HDL or VHDL information at a23_localparams.v(49): object \"BRANCH\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 49 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756766 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CODTRANS a23_localparams.v(50) " "Verilog HDL or VHDL information at a23_localparams.v(50): object \"CODTRANS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 50 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "COREGOP a23_localparams.v(51) " "Verilog HDL or VHDL information at a23_localparams.v(51): object \"COREGOP\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 51 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CORTRANS a23_localparams.v(52) " "Verilog HDL or VHDL information at a23_localparams.v(52): object \"CORTRANS\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SWI a23_localparams.v(53) " "Verilog HDL or VHDL information at a23_localparams.v(53): object \"SWI\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 53 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AND a23_localparams.v(57) " "Verilog HDL or VHDL information at a23_localparams.v(57): object \"AND\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 57 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "EOR a23_localparams.v(58) " "Verilog HDL or VHDL information at a23_localparams.v(58): object \"EOR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SUB a23_localparams.v(59) " "Verilog HDL or VHDL information at a23_localparams.v(59): object \"SUB\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 59 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RSB a23_localparams.v(60) " "Verilog HDL or VHDL information at a23_localparams.v(60): object \"RSB\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 60 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ADD a23_localparams.v(61) " "Verilog HDL or VHDL information at a23_localparams.v(61): object \"ADD\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 61 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ADC a23_localparams.v(62) " "Verilog HDL or VHDL information at a23_localparams.v(62): object \"ADC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 62 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SBC a23_localparams.v(63) " "Verilog HDL or VHDL information at a23_localparams.v(63): object \"SBC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 63 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RSC a23_localparams.v(64) " "Verilog HDL or VHDL information at a23_localparams.v(64): object \"RSC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 64 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TST a23_localparams.v(65) " "Verilog HDL or VHDL information at a23_localparams.v(65): object \"TST\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TEQ a23_localparams.v(66) " "Verilog HDL or VHDL information at a23_localparams.v(66): object \"TEQ\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMP a23_localparams.v(67) " "Verilog HDL or VHDL information at a23_localparams.v(67): object \"CMP\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMN a23_localparams.v(68) " "Verilog HDL or VHDL information at a23_localparams.v(68): object \"CMN\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 68 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ORR a23_localparams.v(69) " "Verilog HDL or VHDL information at a23_localparams.v(69): object \"ORR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 69 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MOV a23_localparams.v(70) " "Verilog HDL or VHDL information at a23_localparams.v(70): object \"MOV\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BIC a23_localparams.v(71) " "Verilog HDL or VHDL information at a23_localparams.v(71): object \"BIC\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 71 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756767 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MVN a23_localparams.v(72) " "Verilog HDL or VHDL information at a23_localparams.v(72): object \"MVN\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 72 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756768 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NV a23_localparams.v(94) " "Verilog HDL or VHDL information at a23_localparams.v(94): object \"NV\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756768 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "LSL a23_localparams.v(99) " "Verilog HDL or VHDL information at a23_localparams.v(99): object \"LSL\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 99 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756768 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "LSR a23_localparams.v(100) " "Verilog HDL or VHDL information at a23_localparams.v(100): object \"LSR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756768 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ASR a23_localparams.v(101) " "Verilog HDL or VHDL information at a23_localparams.v(101): object \"ASR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756768 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RRX a23_localparams.v(102) " "Verilog HDL or VHDL information at a23_localparams.v(102): object \"RRX\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756768 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ROR a23_localparams.v(103) " "Verilog HDL or VHDL information at a23_localparams.v(103): object \"ROR\" declared but not used" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 103 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756768 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(112) " "Verilog HDL Assignment information at a23_localparams.v(112): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 112 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756768 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(113) " "Verilog HDL Assignment information at a23_localparams.v(113): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 113 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756768 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(114) " "Verilog HDL Assignment information at a23_localparams.v(114): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 114 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756768 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(115) " "Verilog HDL Assignment information at a23_localparams.v(115): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "a23_localparams.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_localparams.v" 115 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756768 "|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a23_coprocessor a23_core:u_amber\|a23_coprocessor:u_coprocessor " "Elaborating entity \"a23_coprocessor\" for hierarchy \"a23_core:u_amber\|a23_coprocessor:u_coprocessor\"" {  } { { "../vlog/amber23/a23_core.v" "u_coprocessor" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_core.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756773 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 a23_coprocessor.v(84) " "Verilog HDL Assignment information at a23_coprocessor.v(84): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../vlog/amber23/a23_coprocessor.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_coprocessor.v" 84 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756775 "|msystem|a23_core:u_amber|a23_coprocessor:u_coprocessor"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_copro_opcode1 a23_coprocessor.v(45) " "input port \"i_copro_opcode1\" at a23_coprocessor.v(45) has no fan-out" {  } { { "../vlog/amber23/a23_coprocessor.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_coprocessor.v" 45 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756775 "|msystem|a23_core:u_amber|a23_coprocessor:u_coprocessor"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_copro_opcode2 a23_coprocessor.v(46) " "input port \"i_copro_opcode2\" at a23_coprocessor.v(46) has no fan-out" {  } { { "../vlog/amber23/a23_coprocessor.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_coprocessor.v" 46 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756775 "|msystem|a23_core:u_amber|a23_coprocessor:u_coprocessor"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_copro_crm a23_coprocessor.v(48) " "input port \"i_copro_crm\" at a23_coprocessor.v(48) has no fan-out" {  } { { "../vlog/amber23/a23_coprocessor.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_coprocessor.v" 48 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756775 "|msystem|a23_core:u_amber|a23_coprocessor:u_coprocessor"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_copro_num a23_coprocessor.v(49) " "input port \"i_copro_num\" at a23_coprocessor.v(49) has no fan-out" {  } { { "../vlog/amber23/a23_coprocessor.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/amber23/a23_coprocessor.v" 49 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756776 "|msystem|a23_core:u_amber|a23_coprocessor:u_coprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tiny_spi tiny_spi:u_spi_0 " "Elaborating entity \"tiny_spi\" for hierarchy \"tiny_spi:u_spi_0\"" {  } { { "msystem.v" "u_spi_0" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756779 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "tiny_spi.v(65) " "Verilog HDL conditional expression warning at tiny_spi.v(65): expression is wider than one bit" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 65 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1422551756780 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tiny_spi.v(111) " "Verilog HDL assignment warning at tiny_spi.v(111): truncated value with size 32 to match size of target (2)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756780 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "tiny_spi.v(124) " "Verilog HDL conditional expression warning at tiny_spi.v(124): expression is wider than one bit" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 124 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1422551756780 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "tiny_spi.v(124) " "Verilog HDL or VHDL arithmetic warning at tiny_spi.v(124): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 124 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756780 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tiny_spi.v(124) " "Verilog HDL assignment warning at tiny_spi.v(124): truncated value with size 32 to match size of target (4)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756780 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 2 tiny_spi.v(130) " "Verilog HDL Case Statement warning at tiny_spi.v(130): size of case item expression (32) exceeds the size of the case expression (2)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 130 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 tiny_spi.v(134) " "Verilog HDL Assignment information at tiny_spi.v(134): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 134 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tiny_spi.v(136) " "Verilog HDL assignment warning at tiny_spi.v(136): truncated value with size 32 to match size of target (2)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tiny_spi.v(139) " "Verilog HDL assignment warning at tiny_spi.v(139): truncated value with size 32 to match size of target (2)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 2 tiny_spi.v(141) " "Verilog HDL Case Statement warning at tiny_spi.v(141): size of case item expression (32) exceeds the size of the case expression (2)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 141 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tiny_spi.v(145) " "Verilog HDL assignment warning at tiny_spi.v(145): truncated value with size 32 to match size of target (2)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tiny_spi.v(148) " "Verilog HDL assignment warning at tiny_spi.v(148): truncated value with size 32 to match size of target (4)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tiny_spi.v(149) " "Verilog HDL assignment warning at tiny_spi.v(149): truncated value with size 32 to match size of target (2)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 2 tiny_spi.v(152) " "Verilog HDL Case Statement warning at tiny_spi.v(152): size of case item expression (32) exceeds the size of the case expression (2)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 152 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tiny_spi.v(157) " "Verilog HDL assignment warning at tiny_spi.v(157): truncated value with size 32 to match size of target (3)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 tiny_spi.v(163) " "Verilog HDL Assignment information at tiny_spi.v(163): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 163 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tiny_spi.v(165) " "Verilog HDL assignment warning at tiny_spi.v(165): truncated value with size 32 to match size of target (2)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tiny_spi.v(168) " "Verilog HDL assignment warning at tiny_spi.v(168): truncated value with size 32 to match size of target (2)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tiny_spi.v(171) " "Verilog HDL assignment warning at tiny_spi.v(171): truncated value with size 32 to match size of target (2)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tiny_spi.v(175) " "Verilog HDL assignment warning at tiny_spi.v(175): truncated value with size 32 to match size of target (4)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tiny_spi.v(176) " "Verilog HDL assignment warning at tiny_spi.v(176): truncated value with size 32 to match size of target (2)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tiny_spi.v(129) " "Verilog HDL Case Statement warning at tiny_spi.v(129): incomplete case statement has no default case item" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 129 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spi_seq_next tiny_spi.v(121) " "Verilog HDL Always Construct warning at tiny_spi.v(121): inferring latch(es) for variable \"spi_seq_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tiny_spi.v(185) " "Verilog HDL assignment warning at tiny_spi.v(185): truncated value with size 32 to match size of target (2)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tiny_spi.v(190) " "Verilog HDL assignment warning at tiny_spi.v(190): truncated value with size 32 to match size of target (2)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tiny_spi.v(195) " "Verilog HDL assignment warning at tiny_spi.v(195): truncated value with size 32 to match size of target (4)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_spi.v(207) " "Verilog HDL assignment warning at tiny_spi.v(207): truncated value with size 32 to match size of target (8)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756781 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tiny_spi.v(226) " "Verilog HDL assignment warning at tiny_spi.v(226): truncated value with size 32 to match size of target (2)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756782 "|msystem|tiny_spi:u_spi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_seq_next\[0\] tiny_spi.v(121) " "Inferred latch for \"spi_seq_next\[0\]\" at tiny_spi.v(121)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422551756782 "|msystem|tiny_spi:u_spi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_seq_next\[1\] tiny_spi.v(121) " "Inferred latch for \"spi_seq_next\[1\]\" at tiny_spi.v(121)" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422551756782 "|msystem|tiny_spi:u_spi_0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input dat_i\[31..8\] tiny_spi.v(49) " "input port \"dat_i\[31..8\]\" at tiny_spi.v(49) has no fan-out" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 49 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756782 "|msystem|tiny_spi:u_spi_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_top gpio_top:u_gpio " "Elaborating entity \"gpio_top\" for hierarchy \"gpio_top:u_gpio\"" {  } { { "msystem.v" "u_gpio" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756785 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "rgpio_aux_sel gpio_top.v(278) " "Verilog HDL or VHDL information at gpio_top.v(278): object \"rgpio_aux_sel\" declared but not used" {  } { { "../vlog/gpio/gpio_top.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/gpio/gpio_top.v" 278 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756788 "|msystem|gpio_top:u_gpio"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pext_clk gpio_top.v(301) " "Verilog HDL or VHDL information at gpio_top.v(301): object \"pext_clk\" declared but not used" {  } { { "../vlog/gpio/gpio_top.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/gpio/gpio_top.v" 301 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756788 "|msystem|gpio_top:u_gpio"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "nextc_sampled gpio_top.v(309) " "Verilog HDL or VHDL information at gpio_top.v(309): object \"nextc_sampled\" declared but not used" {  } { { "../vlog/gpio/gpio_top.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/gpio/gpio_top.v" 309 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756788 "|msystem|gpio_top:u_gpio"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "gpio_top.v(987) " "Verilog HDL Synthesis Attribute warning at gpio_top.v(987): ignoring full_case attribute on case statement with explicit default case item" {  } { { "../vlog/gpio/gpio_top.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/gpio/gpio_top.v" 987 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1422551756789 "|msystem|gpio_top:u_gpio"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input wb_dat_i\[31\] gpio_top.v(142) " "input port \"wb_dat_i\[31\]\" at gpio_top.v(142) has no fan-out" {  } { { "../vlog/gpio/gpio_top.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/gpio/gpio_top.v" 142 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756789 "|msystem|gpio_top:u_gpio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boot_mem32 boot_mem32:boot_mem32.u_boot_mem " "Elaborating entity \"boot_mem32\" for hierarchy \"boot_mem32:boot_mem32.u_boot_mem\"" {  } { { "msystem.v" "boot_mem32.u_boot_mem" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756795 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 boot_mem32.v(70) " "Verilog HDL Assignment information at boot_mem32.v(70): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/boot_mem32.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/boot_mem32.v" 70 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756796 "|msystem|boot_mem32:boot_mem32.u_boot_mem"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_adr\[31..14\] boot_mem32.v(52) " "input port \"i_wb_adr\[31..14\]\" at boot_mem32.v(52) has no fan-out" {  } { { "../vlog/system/boot_mem32.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/boot_mem32.v" 52 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756796 "|msystem|boot_mem32:boot_mem32.u_boot_mem"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_adr\[1..0\] boot_mem32.v(52) " "input port \"i_wb_adr\[1..0\]\" at boot_mem32.v(52) has no fan-out" {  } { { "../vlog/system/boot_mem32.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/boot_mem32.v" 52 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756796 "|msystem|boot_mem32:boot_mem32.u_boot_mem"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_cyc boot_mem32.v(57) " "input port \"i_wb_cyc\" at boot_mem32.v(57) has no fan-out" {  } { { "../vlog/system/boot_mem32.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/boot_mem32.v" 57 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756797 "|msystem|boot_mem32:boot_mem32.u_boot_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_sram_2048_32_byte_en boot_mem32:boot_mem32.u_boot_mem\|my_sram_2048_32_byte_en:u_mem " "Elaborating entity \"my_sram_2048_32_byte_en\" for hierarchy \"boot_mem32:boot_mem32.u_boot_mem\|my_sram_2048_32_byte_en:u_mem\"" {  } { { "../vlog/system/boot_mem32.v" "u_mem" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/boot_mem32.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756800 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DATA_WIDTH my_sram_2048_32_byte_en.v(14) " "Verilog HDL or VHDL information at my_sram_2048_32_byte_en.v(14): object \"DATA_WIDTH\" declared but not used" {  } { { "sram/my_sram_2048_32_byte_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/my_sram_2048_32_byte_en.v" 14 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756801 "|msystem|boot_mem32:boot_mem32.u_boot_mem|my_sram_2048_32_byte_en:u_mem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ADDRESS_WIDTH my_sram_2048_32_byte_en.v(15) " "Verilog HDL or VHDL information at my_sram_2048_32_byte_en.v(15): object \"ADDRESS_WIDTH\" declared but not used" {  } { { "sram/my_sram_2048_32_byte_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/my_sram_2048_32_byte_en.v" 15 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756801 "|msystem|boot_mem32:boot_mem32.u_boot_mem|my_sram_2048_32_byte_en:u_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_2048_32_byte_en boot_mem32:boot_mem32.u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram " "Elaborating entity \"sram_2048_32_byte_en\" for hierarchy \"boot_mem32:boot_mem32.u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\"" {  } { { "sram/my_sram_2048_32_byte_en.v" "sram" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/my_sram_2048_32_byte_en.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram boot_mem32:boot_mem32.u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"boot_mem32:boot_mem32.u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\|altsyncram:altsyncram_component\"" {  } { { "sram/sram_2048_32_byte_en.v" "altsyncram_component" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/sram_2048_32_byte_en.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "boot_mem32:boot_mem32.u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"boot_mem32:boot_mem32.u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\|altsyncram:altsyncram_component\"" {  } { { "sram/sram_2048_32_byte_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/sram_2048_32_byte_en.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551756817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "boot_mem32:boot_mem32.u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\|altsyncram:altsyncram_component " "Instantiated megafunction \"boot_mem32:boot_mem32.u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../sw/boot-loader/boot-loader.mif " "Parameter \"init_file\" = \"../../sw/boot-loader/boot-loader.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756817 ""}  } { { "sram/sram_2048_32_byte_en.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/sram/sram_2048_32_byte_en.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422551756817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aal1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aal1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aal1 " "Found entity 1: altsyncram_aal1" {  } { { "db/altsyncram_aal1.tdf" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/altsyncram_aal1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551756891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551756891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aal1 boot_mem32:boot_mem32.u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\|altsyncram:altsyncram_component\|altsyncram_aal1:auto_generated " "Elaborating entity \"altsyncram_aal1\" for hierarchy \"boot_mem32:boot_mem32.u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\|altsyncram:altsyncram_component\|altsyncram_aal1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u_uart0 " "Elaborating entity \"uart\" for hierarchy \"uart:u_uart0\"" {  } { { "msystem.v" "u_uart0" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756903 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_STATUS register_addresses.v(49) " "Verilog HDL or VHDL information at register_addresses.v(49): object \"AMBER_TEST_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 49 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756907 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_FIRQ_TIMER register_addresses.v(50) " "Verilog HDL or VHDL information at register_addresses.v(50): object \"AMBER_TEST_FIRQ_TIMER\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 50 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756907 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_IRQ_TIMER register_addresses.v(51) " "Verilog HDL or VHDL information at register_addresses.v(51): object \"AMBER_TEST_IRQ_TIMER\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 51 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_CONTROL register_addresses.v(52) " "Verilog HDL or VHDL information at register_addresses.v(52): object \"AMBER_TEST_UART_CONTROL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_STATUS register_addresses.v(53) " "Verilog HDL or VHDL information at register_addresses.v(53): object \"AMBER_TEST_UART_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 53 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_TXD register_addresses.v(54) " "Verilog HDL or VHDL information at register_addresses.v(54): object \"AMBER_TEST_UART_TXD\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 54 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_SIM_CTRL register_addresses.v(55) " "Verilog HDL or VHDL information at register_addresses.v(55): object \"AMBER_TEST_SIM_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 55 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_MEM_CTRL register_addresses.v(56) " "Verilog HDL or VHDL information at register_addresses.v(56): object \"AMBER_TEST_MEM_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 56 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_CYCLES register_addresses.v(57) " "Verilog HDL or VHDL information at register_addresses.v(57): object \"AMBER_TEST_CYCLES\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 57 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_LED register_addresses.v(58) " "Verilog HDL or VHDL information at register_addresses.v(58): object \"AMBER_TEST_LED\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_PHY_RST register_addresses.v(59) " "Verilog HDL or VHDL information at register_addresses.v(59): object \"AMBER_TEST_PHY_RST\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 59 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM register_addresses.v(61) " "Verilog HDL or VHDL information at register_addresses.v(61): object \"AMBER_TEST_RANDOM_NUM\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 61 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM00 register_addresses.v(62) " "Verilog HDL or VHDL information at register_addresses.v(62): object \"AMBER_TEST_RANDOM_NUM00\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 62 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM01 register_addresses.v(63) " "Verilog HDL or VHDL information at register_addresses.v(63): object \"AMBER_TEST_RANDOM_NUM01\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 63 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM02 register_addresses.v(64) " "Verilog HDL or VHDL information at register_addresses.v(64): object \"AMBER_TEST_RANDOM_NUM02\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 64 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM03 register_addresses.v(65) " "Verilog HDL or VHDL information at register_addresses.v(65): object \"AMBER_TEST_RANDOM_NUM03\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM04 register_addresses.v(66) " "Verilog HDL or VHDL information at register_addresses.v(66): object \"AMBER_TEST_RANDOM_NUM04\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM05 register_addresses.v(67) " "Verilog HDL or VHDL information at register_addresses.v(67): object \"AMBER_TEST_RANDOM_NUM05\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM06 register_addresses.v(68) " "Verilog HDL or VHDL information at register_addresses.v(68): object \"AMBER_TEST_RANDOM_NUM06\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 68 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM07 register_addresses.v(69) " "Verilog HDL or VHDL information at register_addresses.v(69): object \"AMBER_TEST_RANDOM_NUM07\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 69 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM08 register_addresses.v(70) " "Verilog HDL or VHDL information at register_addresses.v(70): object \"AMBER_TEST_RANDOM_NUM08\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM09 register_addresses.v(71) " "Verilog HDL or VHDL information at register_addresses.v(71): object \"AMBER_TEST_RANDOM_NUM09\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 71 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM10 register_addresses.v(72) " "Verilog HDL or VHDL information at register_addresses.v(72): object \"AMBER_TEST_RANDOM_NUM10\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 72 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM11 register_addresses.v(73) " "Verilog HDL or VHDL information at register_addresses.v(73): object \"AMBER_TEST_RANDOM_NUM11\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 73 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756908 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM12 register_addresses.v(74) " "Verilog HDL or VHDL information at register_addresses.v(74): object \"AMBER_TEST_RANDOM_NUM12\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 74 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM13 register_addresses.v(75) " "Verilog HDL or VHDL information at register_addresses.v(75): object \"AMBER_TEST_RANDOM_NUM13\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 75 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM14 register_addresses.v(76) " "Verilog HDL or VHDL information at register_addresses.v(76): object \"AMBER_TEST_RANDOM_NUM14\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 76 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM15 register_addresses.v(77) " "Verilog HDL or VHDL information at register_addresses.v(77): object \"AMBER_TEST_RANDOM_NUM15\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 77 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_STATUS register_addresses.v(81) " "Verilog HDL or VHDL information at register_addresses.v(81): object \"AMBER_IC_IRQ0_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 81 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_RAWSTAT register_addresses.v(82) " "Verilog HDL or VHDL information at register_addresses.v(82): object \"AMBER_IC_IRQ0_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 82 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_ENABLESET register_addresses.v(83) " "Verilog HDL or VHDL information at register_addresses.v(83): object \"AMBER_IC_IRQ0_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 83 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_ENABLECLR register_addresses.v(84) " "Verilog HDL or VHDL information at register_addresses.v(84): object \"AMBER_IC_IRQ0_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 84 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_0 register_addresses.v(85) " "Verilog HDL or VHDL information at register_addresses.v(85): object \"AMBER_IC_INT_SOFTSET_0\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 85 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_0 register_addresses.v(86) " "Verilog HDL or VHDL information at register_addresses.v(86): object \"AMBER_IC_INT_SOFTCLEAR_0\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 86 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_STATUS register_addresses.v(87) " "Verilog HDL or VHDL information at register_addresses.v(87): object \"AMBER_IC_FIRQ0_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 87 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_RAWSTAT register_addresses.v(88) " "Verilog HDL or VHDL information at register_addresses.v(88): object \"AMBER_IC_FIRQ0_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 88 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_ENABLESET register_addresses.v(89) " "Verilog HDL or VHDL information at register_addresses.v(89): object \"AMBER_IC_FIRQ0_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 89 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_ENABLECLR register_addresses.v(90) " "Verilog HDL or VHDL information at register_addresses.v(90): object \"AMBER_IC_FIRQ0_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 90 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_STATUS register_addresses.v(91) " "Verilog HDL or VHDL information at register_addresses.v(91): object \"AMBER_IC_IRQ1_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 91 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_RAWSTAT register_addresses.v(92) " "Verilog HDL or VHDL information at register_addresses.v(92): object \"AMBER_IC_IRQ1_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 92 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_ENABLESET register_addresses.v(93) " "Verilog HDL or VHDL information at register_addresses.v(93): object \"AMBER_IC_IRQ1_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 93 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_ENABLECLR register_addresses.v(94) " "Verilog HDL or VHDL information at register_addresses.v(94): object \"AMBER_IC_IRQ1_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_1 register_addresses.v(95) " "Verilog HDL or VHDL information at register_addresses.v(95): object \"AMBER_IC_INT_SOFTSET_1\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 95 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_1 register_addresses.v(96) " "Verilog HDL or VHDL information at register_addresses.v(96): object \"AMBER_IC_INT_SOFTCLEAR_1\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 96 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_STATUS register_addresses.v(97) " "Verilog HDL or VHDL information at register_addresses.v(97): object \"AMBER_IC_FIRQ1_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 97 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_RAWSTAT register_addresses.v(98) " "Verilog HDL or VHDL information at register_addresses.v(98): object \"AMBER_IC_FIRQ1_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 98 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756909 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_ENABLESET register_addresses.v(99) " "Verilog HDL or VHDL information at register_addresses.v(99): object \"AMBER_IC_FIRQ1_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 99 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_ENABLECLR register_addresses.v(100) " "Verilog HDL or VHDL information at register_addresses.v(100): object \"AMBER_IC_FIRQ1_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_2 register_addresses.v(101) " "Verilog HDL or VHDL information at register_addresses.v(101): object \"AMBER_IC_INT_SOFTSET_2\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_2 register_addresses.v(102) " "Verilog HDL or VHDL information at register_addresses.v(102): object \"AMBER_IC_INT_SOFTCLEAR_2\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_3 register_addresses.v(103) " "Verilog HDL or VHDL information at register_addresses.v(103): object \"AMBER_IC_INT_SOFTSET_3\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 103 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_3 register_addresses.v(104) " "Verilog HDL or VHDL information at register_addresses.v(104): object \"AMBER_IC_INT_SOFTCLEAR_3\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 104 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_LOAD register_addresses.v(108) " "Verilog HDL or VHDL information at register_addresses.v(108): object \"AMBER_TM_TIMER0_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 108 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_VALUE register_addresses.v(109) " "Verilog HDL or VHDL information at register_addresses.v(109): object \"AMBER_TM_TIMER0_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_CTRL register_addresses.v(110) " "Verilog HDL or VHDL information at register_addresses.v(110): object \"AMBER_TM_TIMER0_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 110 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_CLR register_addresses.v(111) " "Verilog HDL or VHDL information at register_addresses.v(111): object \"AMBER_TM_TIMER0_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 111 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_LOAD register_addresses.v(112) " "Verilog HDL or VHDL information at register_addresses.v(112): object \"AMBER_TM_TIMER1_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 112 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_VALUE register_addresses.v(113) " "Verilog HDL or VHDL information at register_addresses.v(113): object \"AMBER_TM_TIMER1_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 113 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_CTRL register_addresses.v(114) " "Verilog HDL or VHDL information at register_addresses.v(114): object \"AMBER_TM_TIMER1_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_CLR register_addresses.v(115) " "Verilog HDL or VHDL information at register_addresses.v(115): object \"AMBER_TM_TIMER1_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 115 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_LOAD register_addresses.v(116) " "Verilog HDL or VHDL information at register_addresses.v(116): object \"AMBER_TM_TIMER2_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 116 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_VALUE register_addresses.v(117) " "Verilog HDL or VHDL information at register_addresses.v(117): object \"AMBER_TM_TIMER2_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 117 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_CTRL register_addresses.v(118) " "Verilog HDL or VHDL information at register_addresses.v(118): object \"AMBER_TM_TIMER2_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 118 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_CLR register_addresses.v(119) " "Verilog HDL or VHDL information at register_addresses.v(119): object \"AMBER_TM_TIMER2_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart.v(156) " "Verilog HDL assignment warning at uart.v(156): truncated value with size 32 to match size of target (10)" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart.v(158) " "Verilog HDL assignment warning at uart.v(158): truncated value with size 32 to match size of target (10)" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(159) " "Verilog HDL or VHDL arithmetic warning at uart.v(159): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 159 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart.v(159) " "Verilog HDL assignment warning at uart.v(159): truncated value with size 32 to match size of target (10)" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756910 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i uart.v(223) " "Verilog HDL or VHDL information at uart.v(223): object \"i\" declared but not used" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 223 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 uart.v(164) " "Verilog HDL Assignment information at uart.v(164): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 164 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 uart.v(165) " "Verilog HDL Assignment information at uart.v(165): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 165 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 24 uart.v(166) " "Verilog HDL Assignment information at uart.v(166): truncated unsized constant literal with size 32 to size 24 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 166 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(177) " "Verilog HDL Assignment information at uart.v(177): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 177 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(178) " "Verilog HDL Assignment information at uart.v(178): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 178 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(179) " "Verilog HDL Assignment information at uart.v(179): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 179 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 uart.v(180) " "Verilog HDL Assignment information at uart.v(180): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 180 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(186) " "Verilog HDL Assignment information at uart.v(186): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 186 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(191) " "Verilog HDL Assignment information at uart.v(191): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 191 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(192) " "Verilog HDL Assignment information at uart.v(192): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 192 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 uart.v(197) " "Verilog HDL Assignment information at uart.v(197): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 197 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 10 uart.v(198) " "Verilog HDL Assignment information at uart.v(198): truncated unsized constant literal with size 32 to size 10 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 198 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 uart.v(200) " "Verilog HDL Assignment information at uart.v(200): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 200 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 uart.v(203) " "Verilog HDL Assignment information at uart.v(203): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 203 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 10 uart.v(204) " "Verilog HDL Assignment information at uart.v(204): truncated unsized constant literal with size 32 to size 10 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 204 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 uart.v(205) " "Verilog HDL Assignment information at uart.v(205): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 205 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 uart.v(210) " "Verilog HDL Assignment information at uart.v(210): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 210 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 uart.v(211) " "Verilog HDL Assignment information at uart.v(211): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 211 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 uart.v(212) " "Verilog HDL Assignment information at uart.v(212): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 212 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 uart.v(213) " "Verilog HDL Assignment information at uart.v(213): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 213 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 uart.v(214) " "Verilog HDL Assignment information at uart.v(214): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 214 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 uart.v(220) " "Verilog HDL Assignment information at uart.v(220): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 220 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756911 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(277) " "Verilog HDL or VHDL arithmetic warning at uart.v(277): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 277 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(282) " "Verilog HDL or VHDL arithmetic warning at uart.v(282): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 282 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(286) " "Verilog HDL or VHDL arithmetic warning at uart.v(286): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 286 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(288) " "Verilog HDL or VHDL arithmetic warning at uart.v(288): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 288 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 24 uart.v(294) " "Verilog HDL Assignment information at uart.v(294): truncated unsized constant literal with size 32 to size 24 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 294 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(296) " "Verilog HDL or VHDL arithmetic warning at uart.v(296): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 296 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 24 uart.v(302) " "Verilog HDL Assignment information at uart.v(302): truncated unsized constant literal with size 32 to size 24 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 302 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(387) " "Verilog HDL or VHDL arithmetic warning at uart.v(387): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 387 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(393) " "Verilog HDL or VHDL arithmetic warning at uart.v(393): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 393 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(397) " "Verilog HDL or VHDL arithmetic warning at uart.v(397): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 397 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(401) " "Verilog HDL or VHDL arithmetic warning at uart.v(401): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 401 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(408) " "Verilog HDL Assignment information at uart.v(408): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 408 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(409) " "Verilog HDL Assignment information at uart.v(409): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 409 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(410) " "Verilog HDL Assignment information at uart.v(410): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 410 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 10 uart.v(440) " "Verilog HDL Assignment information at uart.v(440): truncated unsized constant literal with size 32 to size 10 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 440 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(445) " "Verilog HDL or VHDL arithmetic warning at uart.v(445): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 445 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 10 uart.v(569) " "Verilog HDL Assignment information at uart.v(569): truncated unsized constant literal with size 32 to size 10 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 569 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(571) " "Verilog HDL or VHDL arithmetic warning at uart.v(571): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 571 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 uart.v(598) " "Verilog HDL Assignment information at uart.v(598): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 598 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_adr\[31..16\] uart.v(72) " "input port \"i_wb_adr\[31..16\]\" at uart.v(72) has no fan-out" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 72 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_sel uart.v(73) " "input port \"i_wb_sel\" at uart.v(73) has no fan-out" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 73 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_dat\[31..8\] uart.v(76) " "input port \"i_wb_dat\[31..8\]\" at uart.v(76) has no fan-out" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 76 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_cyc uart.v(77) " "input port \"i_wb_cyc\" at uart.v(77) has no fan-out" {  } { { "../vlog/system/uart.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/uart.v" 77 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756912 "|msystem|uart:u_uart0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_module test_module:u_test_module " "Elaborating entity \"test_module\" for hierarchy \"test_module:u_test_module\"" {  } { { "msystem.v" "u_test_module" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756918 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_CONTROL register_addresses.v(52) " "Verilog HDL or VHDL information at register_addresses.v(52): object \"AMBER_TEST_UART_CONTROL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756920 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_STATUS register_addresses.v(53) " "Verilog HDL or VHDL information at register_addresses.v(53): object \"AMBER_TEST_UART_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 53 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756920 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_TXD register_addresses.v(54) " "Verilog HDL or VHDL information at register_addresses.v(54): object \"AMBER_TEST_UART_TXD\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 54 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756920 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_STATUS register_addresses.v(81) " "Verilog HDL or VHDL information at register_addresses.v(81): object \"AMBER_IC_IRQ0_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 81 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756920 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_RAWSTAT register_addresses.v(82) " "Verilog HDL or VHDL information at register_addresses.v(82): object \"AMBER_IC_IRQ0_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 82 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756920 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_ENABLESET register_addresses.v(83) " "Verilog HDL or VHDL information at register_addresses.v(83): object \"AMBER_IC_IRQ0_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 83 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756920 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_ENABLECLR register_addresses.v(84) " "Verilog HDL or VHDL information at register_addresses.v(84): object \"AMBER_IC_IRQ0_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 84 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756920 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_0 register_addresses.v(85) " "Verilog HDL or VHDL information at register_addresses.v(85): object \"AMBER_IC_INT_SOFTSET_0\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 85 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756920 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_0 register_addresses.v(86) " "Verilog HDL or VHDL information at register_addresses.v(86): object \"AMBER_IC_INT_SOFTCLEAR_0\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 86 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756920 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_STATUS register_addresses.v(87) " "Verilog HDL or VHDL information at register_addresses.v(87): object \"AMBER_IC_FIRQ0_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 87 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756920 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_RAWSTAT register_addresses.v(88) " "Verilog HDL or VHDL information at register_addresses.v(88): object \"AMBER_IC_FIRQ0_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 88 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_ENABLESET register_addresses.v(89) " "Verilog HDL or VHDL information at register_addresses.v(89): object \"AMBER_IC_FIRQ0_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 89 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_ENABLECLR register_addresses.v(90) " "Verilog HDL or VHDL information at register_addresses.v(90): object \"AMBER_IC_FIRQ0_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 90 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_STATUS register_addresses.v(91) " "Verilog HDL or VHDL information at register_addresses.v(91): object \"AMBER_IC_IRQ1_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 91 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_RAWSTAT register_addresses.v(92) " "Verilog HDL or VHDL information at register_addresses.v(92): object \"AMBER_IC_IRQ1_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 92 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_ENABLESET register_addresses.v(93) " "Verilog HDL or VHDL information at register_addresses.v(93): object \"AMBER_IC_IRQ1_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 93 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_ENABLECLR register_addresses.v(94) " "Verilog HDL or VHDL information at register_addresses.v(94): object \"AMBER_IC_IRQ1_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_1 register_addresses.v(95) " "Verilog HDL or VHDL information at register_addresses.v(95): object \"AMBER_IC_INT_SOFTSET_1\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 95 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_1 register_addresses.v(96) " "Verilog HDL or VHDL information at register_addresses.v(96): object \"AMBER_IC_INT_SOFTCLEAR_1\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 96 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_STATUS register_addresses.v(97) " "Verilog HDL or VHDL information at register_addresses.v(97): object \"AMBER_IC_FIRQ1_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 97 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_RAWSTAT register_addresses.v(98) " "Verilog HDL or VHDL information at register_addresses.v(98): object \"AMBER_IC_FIRQ1_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 98 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_ENABLESET register_addresses.v(99) " "Verilog HDL or VHDL information at register_addresses.v(99): object \"AMBER_IC_FIRQ1_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 99 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_ENABLECLR register_addresses.v(100) " "Verilog HDL or VHDL information at register_addresses.v(100): object \"AMBER_IC_FIRQ1_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_2 register_addresses.v(101) " "Verilog HDL or VHDL information at register_addresses.v(101): object \"AMBER_IC_INT_SOFTSET_2\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_2 register_addresses.v(102) " "Verilog HDL or VHDL information at register_addresses.v(102): object \"AMBER_IC_INT_SOFTCLEAR_2\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_3 register_addresses.v(103) " "Verilog HDL or VHDL information at register_addresses.v(103): object \"AMBER_IC_INT_SOFTSET_3\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 103 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_3 register_addresses.v(104) " "Verilog HDL or VHDL information at register_addresses.v(104): object \"AMBER_IC_INT_SOFTCLEAR_3\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 104 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_LOAD register_addresses.v(108) " "Verilog HDL or VHDL information at register_addresses.v(108): object \"AMBER_TM_TIMER0_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 108 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_VALUE register_addresses.v(109) " "Verilog HDL or VHDL information at register_addresses.v(109): object \"AMBER_TM_TIMER0_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_CTRL register_addresses.v(110) " "Verilog HDL or VHDL information at register_addresses.v(110): object \"AMBER_TM_TIMER0_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 110 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_CLR register_addresses.v(111) " "Verilog HDL or VHDL information at register_addresses.v(111): object \"AMBER_TM_TIMER0_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 111 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_LOAD register_addresses.v(112) " "Verilog HDL or VHDL information at register_addresses.v(112): object \"AMBER_TM_TIMER1_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 112 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_VALUE register_addresses.v(113) " "Verilog HDL or VHDL information at register_addresses.v(113): object \"AMBER_TM_TIMER1_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 113 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756921 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_CTRL register_addresses.v(114) " "Verilog HDL or VHDL information at register_addresses.v(114): object \"AMBER_TM_TIMER1_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_CLR register_addresses.v(115) " "Verilog HDL or VHDL information at register_addresses.v(115): object \"AMBER_TM_TIMER1_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 115 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_LOAD register_addresses.v(116) " "Verilog HDL or VHDL information at register_addresses.v(116): object \"AMBER_TM_TIMER2_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 116 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_VALUE register_addresses.v(117) " "Verilog HDL or VHDL information at register_addresses.v(117): object \"AMBER_TM_TIMER2_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 117 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_CTRL register_addresses.v(118) " "Verilog HDL or VHDL information at register_addresses.v(118): object \"AMBER_TM_TIMER2_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 118 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_CLR register_addresses.v(119) " "Verilog HDL or VHDL information at register_addresses.v(119): object \"AMBER_TM_TIMER2_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID0 register_addresses.v(123) " "Verilog HDL or VHDL information at register_addresses.v(123): object \"AMBER_UART_PID0\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID1 register_addresses.v(124) " "Verilog HDL or VHDL information at register_addresses.v(124): object \"AMBER_UART_PID1\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID2 register_addresses.v(125) " "Verilog HDL or VHDL information at register_addresses.v(125): object \"AMBER_UART_PID2\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID3 register_addresses.v(126) " "Verilog HDL or VHDL information at register_addresses.v(126): object \"AMBER_UART_PID3\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID0 register_addresses.v(127) " "Verilog HDL or VHDL information at register_addresses.v(127): object \"AMBER_UART_CID0\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 127 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID1 register_addresses.v(128) " "Verilog HDL or VHDL information at register_addresses.v(128): object \"AMBER_UART_CID1\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 128 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID2 register_addresses.v(129) " "Verilog HDL or VHDL information at register_addresses.v(129): object \"AMBER_UART_CID2\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 129 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID3 register_addresses.v(130) " "Verilog HDL or VHDL information at register_addresses.v(130): object \"AMBER_UART_CID3\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 130 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_DR register_addresses.v(131) " "Verilog HDL or VHDL information at register_addresses.v(131): object \"AMBER_UART_DR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 131 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_RSR register_addresses.v(132) " "Verilog HDL or VHDL information at register_addresses.v(132): object \"AMBER_UART_RSR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 132 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRH register_addresses.v(133) " "Verilog HDL or VHDL information at register_addresses.v(133): object \"AMBER_UART_LCRH\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 133 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRM register_addresses.v(134) " "Verilog HDL or VHDL information at register_addresses.v(134): object \"AMBER_UART_LCRM\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 134 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRL register_addresses.v(135) " "Verilog HDL or VHDL information at register_addresses.v(135): object \"AMBER_UART_LCRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 135 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CR register_addresses.v(136) " "Verilog HDL or VHDL information at register_addresses.v(136): object \"AMBER_UART_CR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 136 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_FR register_addresses.v(137) " "Verilog HDL or VHDL information at register_addresses.v(137): object \"AMBER_UART_FR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_IIR register_addresses.v(138) " "Verilog HDL or VHDL information at register_addresses.v(138): object \"AMBER_UART_IIR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 138 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_ICR register_addresses.v(139) " "Verilog HDL or VHDL information at register_addresses.v(139): object \"AMBER_UART_ICR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 139 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756922 "|msystem|test_module:u_test_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_status_set test_module.v(84) " "Verilog HDL or VHDL warning at test_module.v(84): object \"test_status_set\" assigned a value but never read" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1422551756923 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 test_module.v(70) " "Verilog HDL Assignment information at test_module.v(70): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 70 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756923 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 test_module.v(71) " "Verilog HDL Assignment information at test_module.v(71): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 71 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756923 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 test_module.v(81) " "Verilog HDL Assignment information at test_module.v(81): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 81 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756923 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 test_module.v(82) " "Verilog HDL Assignment information at test_module.v(82): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 82 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756923 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 test_module.v(84) " "Verilog HDL Assignment information at test_module.v(84): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 84 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756923 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 test_module.v(89) " "Verilog HDL Assignment information at test_module.v(89): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 89 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756923 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 test_module.v(93) " "Verilog HDL Assignment information at test_module.v(93): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 93 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756923 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 test_module.v(94) " "Verilog HDL Assignment information at test_module.v(94): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 94 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756923 "|msystem|test_module:u_test_module"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "test_module.v(143) " "Verilog HDL Case Statement warning at test_module.v(143): case item expression covers a value already covered by a previous case item" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 143 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1422551756923 "|msystem|test_module:u_test_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "test_module.v(213) " "Verilog HDL or VHDL arithmetic warning at test_module.v(213): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 213 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756923 "|msystem|test_module:u_test_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "test_module.v(225) " "Verilog HDL or VHDL arithmetic warning at test_module.v(225): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 225 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756923 "|msystem|test_module:u_test_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "test_module.v(272) " "Verilog HDL or VHDL arithmetic warning at test_module.v(272): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 272 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756923 "|msystem|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 sim_ctrl_reg test_module.v(81) " "Using initial value '0' for net \"sim_ctrl_reg\" at test_module.v(81)" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 81 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Quartus II" 0 -1 1422551756923 "|msystem|test_module:u_test_module"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_adr\[31..16\] test_module.v(53) " "input port \"i_wb_adr\[31..16\]\" at test_module.v(53) has no fan-out" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 53 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756923 "|msystem|test_module:u_test_module"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_sel test_module.v(54) " "input port \"i_wb_sel\" at test_module.v(54) has no fan-out" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 54 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756923 "|msystem|test_module:u_test_module"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_cyc test_module.v(58) " "input port \"i_wb_cyc\" at test_module.v(58) has no fan-out" {  } { { "../vlog/system/test_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/test_module.v" 58 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756923 "|msystem|test_module:u_test_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_module timer_module:u_timer_module " "Elaborating entity \"timer_module\" for hierarchy \"timer_module:u_timer_module\"" {  } { { "msystem.v" "u_timer_module" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756928 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_STATUS register_addresses.v(49) " "Verilog HDL or VHDL information at register_addresses.v(49): object \"AMBER_TEST_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 49 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756930 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_FIRQ_TIMER register_addresses.v(50) " "Verilog HDL or VHDL information at register_addresses.v(50): object \"AMBER_TEST_FIRQ_TIMER\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 50 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_IRQ_TIMER register_addresses.v(51) " "Verilog HDL or VHDL information at register_addresses.v(51): object \"AMBER_TEST_IRQ_TIMER\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 51 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_CONTROL register_addresses.v(52) " "Verilog HDL or VHDL information at register_addresses.v(52): object \"AMBER_TEST_UART_CONTROL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_STATUS register_addresses.v(53) " "Verilog HDL or VHDL information at register_addresses.v(53): object \"AMBER_TEST_UART_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 53 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_TXD register_addresses.v(54) " "Verilog HDL or VHDL information at register_addresses.v(54): object \"AMBER_TEST_UART_TXD\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 54 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_SIM_CTRL register_addresses.v(55) " "Verilog HDL or VHDL information at register_addresses.v(55): object \"AMBER_TEST_SIM_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 55 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_MEM_CTRL register_addresses.v(56) " "Verilog HDL or VHDL information at register_addresses.v(56): object \"AMBER_TEST_MEM_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 56 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_CYCLES register_addresses.v(57) " "Verilog HDL or VHDL information at register_addresses.v(57): object \"AMBER_TEST_CYCLES\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 57 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_LED register_addresses.v(58) " "Verilog HDL or VHDL information at register_addresses.v(58): object \"AMBER_TEST_LED\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_PHY_RST register_addresses.v(59) " "Verilog HDL or VHDL information at register_addresses.v(59): object \"AMBER_TEST_PHY_RST\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 59 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM register_addresses.v(61) " "Verilog HDL or VHDL information at register_addresses.v(61): object \"AMBER_TEST_RANDOM_NUM\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 61 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM00 register_addresses.v(62) " "Verilog HDL or VHDL information at register_addresses.v(62): object \"AMBER_TEST_RANDOM_NUM00\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 62 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM01 register_addresses.v(63) " "Verilog HDL or VHDL information at register_addresses.v(63): object \"AMBER_TEST_RANDOM_NUM01\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 63 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM02 register_addresses.v(64) " "Verilog HDL or VHDL information at register_addresses.v(64): object \"AMBER_TEST_RANDOM_NUM02\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 64 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM03 register_addresses.v(65) " "Verilog HDL or VHDL information at register_addresses.v(65): object \"AMBER_TEST_RANDOM_NUM03\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM04 register_addresses.v(66) " "Verilog HDL or VHDL information at register_addresses.v(66): object \"AMBER_TEST_RANDOM_NUM04\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM05 register_addresses.v(67) " "Verilog HDL or VHDL information at register_addresses.v(67): object \"AMBER_TEST_RANDOM_NUM05\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM06 register_addresses.v(68) " "Verilog HDL or VHDL information at register_addresses.v(68): object \"AMBER_TEST_RANDOM_NUM06\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 68 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM07 register_addresses.v(69) " "Verilog HDL or VHDL information at register_addresses.v(69): object \"AMBER_TEST_RANDOM_NUM07\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 69 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM08 register_addresses.v(70) " "Verilog HDL or VHDL information at register_addresses.v(70): object \"AMBER_TEST_RANDOM_NUM08\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM09 register_addresses.v(71) " "Verilog HDL or VHDL information at register_addresses.v(71): object \"AMBER_TEST_RANDOM_NUM09\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 71 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM10 register_addresses.v(72) " "Verilog HDL or VHDL information at register_addresses.v(72): object \"AMBER_TEST_RANDOM_NUM10\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 72 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756931 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM11 register_addresses.v(73) " "Verilog HDL or VHDL information at register_addresses.v(73): object \"AMBER_TEST_RANDOM_NUM11\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 73 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756932 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM12 register_addresses.v(74) " "Verilog HDL or VHDL information at register_addresses.v(74): object \"AMBER_TEST_RANDOM_NUM12\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 74 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756932 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM13 register_addresses.v(75) " "Verilog HDL or VHDL information at register_addresses.v(75): object \"AMBER_TEST_RANDOM_NUM13\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 75 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756932 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM14 register_addresses.v(76) " "Verilog HDL or VHDL information at register_addresses.v(76): object \"AMBER_TEST_RANDOM_NUM14\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 76 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756932 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM15 register_addresses.v(77) " "Verilog HDL or VHDL information at register_addresses.v(77): object \"AMBER_TEST_RANDOM_NUM15\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 77 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756932 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_STATUS register_addresses.v(81) " "Verilog HDL or VHDL information at register_addresses.v(81): object \"AMBER_IC_IRQ0_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 81 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756932 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_RAWSTAT register_addresses.v(82) " "Verilog HDL or VHDL information at register_addresses.v(82): object \"AMBER_IC_IRQ0_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 82 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756932 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_ENABLESET register_addresses.v(83) " "Verilog HDL or VHDL information at register_addresses.v(83): object \"AMBER_IC_IRQ0_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 83 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756932 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_ENABLECLR register_addresses.v(84) " "Verilog HDL or VHDL information at register_addresses.v(84): object \"AMBER_IC_IRQ0_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 84 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756932 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_0 register_addresses.v(85) " "Verilog HDL or VHDL information at register_addresses.v(85): object \"AMBER_IC_INT_SOFTSET_0\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 85 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756932 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_0 register_addresses.v(86) " "Verilog HDL or VHDL information at register_addresses.v(86): object \"AMBER_IC_INT_SOFTCLEAR_0\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 86 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756932 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_STATUS register_addresses.v(87) " "Verilog HDL or VHDL information at register_addresses.v(87): object \"AMBER_IC_FIRQ0_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 87 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756932 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_RAWSTAT register_addresses.v(88) " "Verilog HDL or VHDL information at register_addresses.v(88): object \"AMBER_IC_FIRQ0_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 88 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756932 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_ENABLESET register_addresses.v(89) " "Verilog HDL or VHDL information at register_addresses.v(89): object \"AMBER_IC_FIRQ0_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 89 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756932 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_ENABLECLR register_addresses.v(90) " "Verilog HDL or VHDL information at register_addresses.v(90): object \"AMBER_IC_FIRQ0_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 90 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756932 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_STATUS register_addresses.v(91) " "Verilog HDL or VHDL information at register_addresses.v(91): object \"AMBER_IC_IRQ1_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 91 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756932 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_RAWSTAT register_addresses.v(92) " "Verilog HDL or VHDL information at register_addresses.v(92): object \"AMBER_IC_IRQ1_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 92 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756932 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_ENABLESET register_addresses.v(93) " "Verilog HDL or VHDL information at register_addresses.v(93): object \"AMBER_IC_IRQ1_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 93 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_ENABLECLR register_addresses.v(94) " "Verilog HDL or VHDL information at register_addresses.v(94): object \"AMBER_IC_IRQ1_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_1 register_addresses.v(95) " "Verilog HDL or VHDL information at register_addresses.v(95): object \"AMBER_IC_INT_SOFTSET_1\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 95 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_1 register_addresses.v(96) " "Verilog HDL or VHDL information at register_addresses.v(96): object \"AMBER_IC_INT_SOFTCLEAR_1\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 96 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_STATUS register_addresses.v(97) " "Verilog HDL or VHDL information at register_addresses.v(97): object \"AMBER_IC_FIRQ1_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 97 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_RAWSTAT register_addresses.v(98) " "Verilog HDL or VHDL information at register_addresses.v(98): object \"AMBER_IC_FIRQ1_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 98 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_ENABLESET register_addresses.v(99) " "Verilog HDL or VHDL information at register_addresses.v(99): object \"AMBER_IC_FIRQ1_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 99 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_ENABLECLR register_addresses.v(100) " "Verilog HDL or VHDL information at register_addresses.v(100): object \"AMBER_IC_FIRQ1_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_2 register_addresses.v(101) " "Verilog HDL or VHDL information at register_addresses.v(101): object \"AMBER_IC_INT_SOFTSET_2\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_2 register_addresses.v(102) " "Verilog HDL or VHDL information at register_addresses.v(102): object \"AMBER_IC_INT_SOFTCLEAR_2\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_3 register_addresses.v(103) " "Verilog HDL or VHDL information at register_addresses.v(103): object \"AMBER_IC_INT_SOFTSET_3\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 103 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_3 register_addresses.v(104) " "Verilog HDL or VHDL information at register_addresses.v(104): object \"AMBER_IC_INT_SOFTCLEAR_3\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 104 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID0 register_addresses.v(123) " "Verilog HDL or VHDL information at register_addresses.v(123): object \"AMBER_UART_PID0\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID1 register_addresses.v(124) " "Verilog HDL or VHDL information at register_addresses.v(124): object \"AMBER_UART_PID1\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID2 register_addresses.v(125) " "Verilog HDL or VHDL information at register_addresses.v(125): object \"AMBER_UART_PID2\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID3 register_addresses.v(126) " "Verilog HDL or VHDL information at register_addresses.v(126): object \"AMBER_UART_PID3\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID0 register_addresses.v(127) " "Verilog HDL or VHDL information at register_addresses.v(127): object \"AMBER_UART_CID0\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 127 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID1 register_addresses.v(128) " "Verilog HDL or VHDL information at register_addresses.v(128): object \"AMBER_UART_CID1\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 128 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID2 register_addresses.v(129) " "Verilog HDL or VHDL information at register_addresses.v(129): object \"AMBER_UART_CID2\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 129 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID3 register_addresses.v(130) " "Verilog HDL or VHDL information at register_addresses.v(130): object \"AMBER_UART_CID3\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 130 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_DR register_addresses.v(131) " "Verilog HDL or VHDL information at register_addresses.v(131): object \"AMBER_UART_DR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 131 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_RSR register_addresses.v(132) " "Verilog HDL or VHDL information at register_addresses.v(132): object \"AMBER_UART_RSR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 132 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756933 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRH register_addresses.v(133) " "Verilog HDL or VHDL information at register_addresses.v(133): object \"AMBER_UART_LCRH\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 133 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRM register_addresses.v(134) " "Verilog HDL or VHDL information at register_addresses.v(134): object \"AMBER_UART_LCRM\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 134 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRL register_addresses.v(135) " "Verilog HDL or VHDL information at register_addresses.v(135): object \"AMBER_UART_LCRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 135 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CR register_addresses.v(136) " "Verilog HDL or VHDL information at register_addresses.v(136): object \"AMBER_UART_CR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 136 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_FR register_addresses.v(137) " "Verilog HDL or VHDL information at register_addresses.v(137): object \"AMBER_UART_FR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_IIR register_addresses.v(138) " "Verilog HDL or VHDL information at register_addresses.v(138): object \"AMBER_UART_IIR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 138 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_ICR register_addresses.v(139) " "Verilog HDL or VHDL information at register_addresses.v(139): object \"AMBER_UART_ICR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 139 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_wdata32 timer_module.v(85) " "Verilog HDL or VHDL warning at timer_module.v(85): object \"wb_wdata32\" assigned a value but never read" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 16 timer_module.v(67) " "Verilog HDL Assignment information at timer_module.v(67): truncated unsized constant literal with size 32 to size 16 with no loss of information" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 67 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 16 timer_module.v(68) " "Verilog HDL Assignment information at timer_module.v(68): truncated unsized constant literal with size 32 to size 16 with no loss of information" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 68 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 16 timer_module.v(69) " "Verilog HDL Assignment information at timer_module.v(69): truncated unsized constant literal with size 32 to size 16 with no loss of information" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 69 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 timer_module.v(73) " "Verilog HDL Assignment information at timer_module.v(73): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 73 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 timer_module.v(74) " "Verilog HDL Assignment information at timer_module.v(74): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 74 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 timer_module.v(75) " "Verilog HDL Assignment information at timer_module.v(75): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 75 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 timer_module.v(76) " "Verilog HDL Assignment information at timer_module.v(76): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 76 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 timer_module.v(77) " "Verilog HDL Assignment information at timer_module.v(77): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 77 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 timer_module.v(78) " "Verilog HDL Assignment information at timer_module.v(78): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 78 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 timer_module.v(84) " "Verilog HDL Assignment information at timer_module.v(84): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 84 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(161) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(161): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 161 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(162) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(162): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 162 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(163) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(163): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 163 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(195) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(195): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 195 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756934 "|msystem|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(196) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(196): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 196 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756935 "|msystem|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(197) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(197): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 197 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756935 "|msystem|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(230) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(230): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 230 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756935 "|msystem|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(231) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(231): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 231 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756935 "|msystem|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(232) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(232): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 232 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756935 "|msystem|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_adr\[31..16\] timer_module.v(49) " "input port \"i_wb_adr\[31..16\]\" at timer_module.v(49) has no fan-out" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 49 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756935 "|msystem|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_sel timer_module.v(50) " "input port \"i_wb_sel\" at timer_module.v(50) has no fan-out" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 50 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756935 "|msystem|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_dat\[31..16\] timer_module.v(53) " "input port \"i_wb_dat\[31..16\]\" at timer_module.v(53) has no fan-out" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 53 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756935 "|msystem|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_cyc timer_module.v(54) " "input port \"i_wb_cyc\" at timer_module.v(54) has no fan-out" {  } { { "../vlog/system/timer_module.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/timer_module.v" 54 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756935 "|msystem|timer_module:u_timer_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller interrupt_controller:u_interrupt_controller " "Elaborating entity \"interrupt_controller\" for hierarchy \"interrupt_controller:u_interrupt_controller\"" {  } { { "msystem.v" "u_interrupt_controller" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756940 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_STATUS register_addresses.v(49) " "Verilog HDL or VHDL information at register_addresses.v(49): object \"AMBER_TEST_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 49 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756942 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_FIRQ_TIMER register_addresses.v(50) " "Verilog HDL or VHDL information at register_addresses.v(50): object \"AMBER_TEST_FIRQ_TIMER\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 50 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_IRQ_TIMER register_addresses.v(51) " "Verilog HDL or VHDL information at register_addresses.v(51): object \"AMBER_TEST_IRQ_TIMER\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 51 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_CONTROL register_addresses.v(52) " "Verilog HDL or VHDL information at register_addresses.v(52): object \"AMBER_TEST_UART_CONTROL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_STATUS register_addresses.v(53) " "Verilog HDL or VHDL information at register_addresses.v(53): object \"AMBER_TEST_UART_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 53 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_TXD register_addresses.v(54) " "Verilog HDL or VHDL information at register_addresses.v(54): object \"AMBER_TEST_UART_TXD\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 54 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_SIM_CTRL register_addresses.v(55) " "Verilog HDL or VHDL information at register_addresses.v(55): object \"AMBER_TEST_SIM_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 55 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_MEM_CTRL register_addresses.v(56) " "Verilog HDL or VHDL information at register_addresses.v(56): object \"AMBER_TEST_MEM_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 56 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_CYCLES register_addresses.v(57) " "Verilog HDL or VHDL information at register_addresses.v(57): object \"AMBER_TEST_CYCLES\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 57 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_LED register_addresses.v(58) " "Verilog HDL or VHDL information at register_addresses.v(58): object \"AMBER_TEST_LED\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_PHY_RST register_addresses.v(59) " "Verilog HDL or VHDL information at register_addresses.v(59): object \"AMBER_TEST_PHY_RST\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 59 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM register_addresses.v(61) " "Verilog HDL or VHDL information at register_addresses.v(61): object \"AMBER_TEST_RANDOM_NUM\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 61 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM00 register_addresses.v(62) " "Verilog HDL or VHDL information at register_addresses.v(62): object \"AMBER_TEST_RANDOM_NUM00\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 62 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM01 register_addresses.v(63) " "Verilog HDL or VHDL information at register_addresses.v(63): object \"AMBER_TEST_RANDOM_NUM01\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 63 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM02 register_addresses.v(64) " "Verilog HDL or VHDL information at register_addresses.v(64): object \"AMBER_TEST_RANDOM_NUM02\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 64 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM03 register_addresses.v(65) " "Verilog HDL or VHDL information at register_addresses.v(65): object \"AMBER_TEST_RANDOM_NUM03\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM04 register_addresses.v(66) " "Verilog HDL or VHDL information at register_addresses.v(66): object \"AMBER_TEST_RANDOM_NUM04\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM05 register_addresses.v(67) " "Verilog HDL or VHDL information at register_addresses.v(67): object \"AMBER_TEST_RANDOM_NUM05\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM06 register_addresses.v(68) " "Verilog HDL or VHDL information at register_addresses.v(68): object \"AMBER_TEST_RANDOM_NUM06\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 68 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM07 register_addresses.v(69) " "Verilog HDL or VHDL information at register_addresses.v(69): object \"AMBER_TEST_RANDOM_NUM07\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 69 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM08 register_addresses.v(70) " "Verilog HDL or VHDL information at register_addresses.v(70): object \"AMBER_TEST_RANDOM_NUM08\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM09 register_addresses.v(71) " "Verilog HDL or VHDL information at register_addresses.v(71): object \"AMBER_TEST_RANDOM_NUM09\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 71 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756943 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM10 register_addresses.v(72) " "Verilog HDL or VHDL information at register_addresses.v(72): object \"AMBER_TEST_RANDOM_NUM10\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 72 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM11 register_addresses.v(73) " "Verilog HDL or VHDL information at register_addresses.v(73): object \"AMBER_TEST_RANDOM_NUM11\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 73 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM12 register_addresses.v(74) " "Verilog HDL or VHDL information at register_addresses.v(74): object \"AMBER_TEST_RANDOM_NUM12\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 74 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM13 register_addresses.v(75) " "Verilog HDL or VHDL information at register_addresses.v(75): object \"AMBER_TEST_RANDOM_NUM13\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 75 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM14 register_addresses.v(76) " "Verilog HDL or VHDL information at register_addresses.v(76): object \"AMBER_TEST_RANDOM_NUM14\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 76 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM15 register_addresses.v(77) " "Verilog HDL or VHDL information at register_addresses.v(77): object \"AMBER_TEST_RANDOM_NUM15\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 77 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_2 register_addresses.v(101) " "Verilog HDL or VHDL information at register_addresses.v(101): object \"AMBER_IC_INT_SOFTSET_2\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_2 register_addresses.v(102) " "Verilog HDL or VHDL information at register_addresses.v(102): object \"AMBER_IC_INT_SOFTCLEAR_2\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_3 register_addresses.v(103) " "Verilog HDL or VHDL information at register_addresses.v(103): object \"AMBER_IC_INT_SOFTSET_3\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 103 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_3 register_addresses.v(104) " "Verilog HDL or VHDL information at register_addresses.v(104): object \"AMBER_IC_INT_SOFTCLEAR_3\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 104 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_LOAD register_addresses.v(108) " "Verilog HDL or VHDL information at register_addresses.v(108): object \"AMBER_TM_TIMER0_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 108 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_VALUE register_addresses.v(109) " "Verilog HDL or VHDL information at register_addresses.v(109): object \"AMBER_TM_TIMER0_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_CTRL register_addresses.v(110) " "Verilog HDL or VHDL information at register_addresses.v(110): object \"AMBER_TM_TIMER0_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 110 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_CLR register_addresses.v(111) " "Verilog HDL or VHDL information at register_addresses.v(111): object \"AMBER_TM_TIMER0_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 111 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_LOAD register_addresses.v(112) " "Verilog HDL or VHDL information at register_addresses.v(112): object \"AMBER_TM_TIMER1_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 112 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_VALUE register_addresses.v(113) " "Verilog HDL or VHDL information at register_addresses.v(113): object \"AMBER_TM_TIMER1_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 113 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_CTRL register_addresses.v(114) " "Verilog HDL or VHDL information at register_addresses.v(114): object \"AMBER_TM_TIMER1_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_CLR register_addresses.v(115) " "Verilog HDL or VHDL information at register_addresses.v(115): object \"AMBER_TM_TIMER1_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 115 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_LOAD register_addresses.v(116) " "Verilog HDL or VHDL information at register_addresses.v(116): object \"AMBER_TM_TIMER2_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 116 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_VALUE register_addresses.v(117) " "Verilog HDL or VHDL information at register_addresses.v(117): object \"AMBER_TM_TIMER2_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 117 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_CTRL register_addresses.v(118) " "Verilog HDL or VHDL information at register_addresses.v(118): object \"AMBER_TM_TIMER2_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 118 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_CLR register_addresses.v(119) " "Verilog HDL or VHDL information at register_addresses.v(119): object \"AMBER_TM_TIMER2_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756944 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID0 register_addresses.v(123) " "Verilog HDL or VHDL information at register_addresses.v(123): object \"AMBER_UART_PID0\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID1 register_addresses.v(124) " "Verilog HDL or VHDL information at register_addresses.v(124): object \"AMBER_UART_PID1\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID2 register_addresses.v(125) " "Verilog HDL or VHDL information at register_addresses.v(125): object \"AMBER_UART_PID2\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID3 register_addresses.v(126) " "Verilog HDL or VHDL information at register_addresses.v(126): object \"AMBER_UART_PID3\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID0 register_addresses.v(127) " "Verilog HDL or VHDL information at register_addresses.v(127): object \"AMBER_UART_CID0\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 127 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID1 register_addresses.v(128) " "Verilog HDL or VHDL information at register_addresses.v(128): object \"AMBER_UART_CID1\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 128 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID2 register_addresses.v(129) " "Verilog HDL or VHDL information at register_addresses.v(129): object \"AMBER_UART_CID2\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 129 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID3 register_addresses.v(130) " "Verilog HDL or VHDL information at register_addresses.v(130): object \"AMBER_UART_CID3\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 130 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_DR register_addresses.v(131) " "Verilog HDL or VHDL information at register_addresses.v(131): object \"AMBER_UART_DR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 131 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_RSR register_addresses.v(132) " "Verilog HDL or VHDL information at register_addresses.v(132): object \"AMBER_UART_RSR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 132 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRH register_addresses.v(133) " "Verilog HDL or VHDL information at register_addresses.v(133): object \"AMBER_UART_LCRH\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 133 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRM register_addresses.v(134) " "Verilog HDL or VHDL information at register_addresses.v(134): object \"AMBER_UART_LCRM\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 134 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRL register_addresses.v(135) " "Verilog HDL or VHDL information at register_addresses.v(135): object \"AMBER_UART_LCRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 135 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CR register_addresses.v(136) " "Verilog HDL or VHDL information at register_addresses.v(136): object \"AMBER_UART_CR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 136 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_FR register_addresses.v(137) " "Verilog HDL or VHDL information at register_addresses.v(137): object \"AMBER_UART_FR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_IIR register_addresses.v(138) " "Verilog HDL or VHDL information at register_addresses.v(138): object \"AMBER_UART_IIR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 138 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_ICR register_addresses.v(139) " "Verilog HDL or VHDL information at register_addresses.v(139): object \"AMBER_UART_ICR\" declared but not used" {  } { { "register_addresses.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/register_addresses.v" 139 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_wdata32 interrupt_controller.v(99) " "Verilog HDL or VHDL warning at interrupt_controller.v(99): object \"wb_wdata32\" assigned a value but never read" {  } { { "../vlog/system/interrupt_controller.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/interrupt_controller.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 interrupt_controller.v(80) " "Verilog HDL Assignment information at interrupt_controller.v(80): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/interrupt_controller.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/interrupt_controller.v" 80 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 interrupt_controller.v(81) " "Verilog HDL Assignment information at interrupt_controller.v(81): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/interrupt_controller.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/interrupt_controller.v" 81 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 interrupt_controller.v(98) " "Verilog HDL Assignment information at interrupt_controller.v(98): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/interrupt_controller.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/interrupt_controller.v" 98 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_adr\[31..16\] interrupt_controller.v(49) " "input port \"i_wb_adr\[31..16\]\" at interrupt_controller.v(49) has no fan-out" {  } { { "../vlog/system/interrupt_controller.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/interrupt_controller.v" 49 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_sel interrupt_controller.v(50) " "input port \"i_wb_sel\" at interrupt_controller.v(50) has no fan-out" {  } { { "../vlog/system/interrupt_controller.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/interrupt_controller.v" 50 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756945 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_cyc interrupt_controller.v(54) " "input port \"i_wb_cyc\" at interrupt_controller.v(54) has no fan-out" {  } { { "../vlog/system/interrupt_controller.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/interrupt_controller.v" 54 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756946 "|msystem|interrupt_controller:u_interrupt_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_sdram_ctrl wb_sdram_ctrl:u_sdram " "Elaborating entity \"wb_sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:u_sdram\"" {  } { { "msystem.v" "u_sdram" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\"" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" "sdram_ctrl" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756955 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "INTERLEAVED sdram_ctrl.v(76) " "Verilog HDL or VHDL information at sdram_ctrl.v(76): object \"INTERLEAVED\" declared but not used" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 76 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756960 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PROGRAMMED_BL sdram_ctrl.v(80) " "Verilog HDL or VHDL information at sdram_ctrl.v(80): object \"PROGRAMMED_BL\" declared but not used" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 80 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756960 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMD_BST sdram_ctrl.v(100) " "Verilog HDL or VHDL information at sdram_ctrl.v(100): object \"CMD_BST\" declared but not used" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756960 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMD_READ_AP sdram_ctrl.v(102) " "Verilog HDL or VHDL information at sdram_ctrl.v(102): object \"CMD_READ_AP\" declared but not used" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756960 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMD_WRITE_AP sdram_ctrl.v(104) " "Verilog HDL or VHDL information at sdram_ctrl.v(104): object \"CMD_WRITE_AP\" declared but not used" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 104 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756960 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMD_SELF sdram_ctrl.v(109) " "Verilog HDL or VHDL information at sdram_ctrl.v(109): object \"CMD_SELF\" declared but not used" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756960 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 16 sdram_ctrl.v(152) " "Verilog HDL Assignment information at sdram_ctrl.v(152): truncated unsized constant literal with size 32 to size 16 with no loss of information" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 152 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756960 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 13 sdram_ctrl.v(156) " "Verilog HDL Assignment information at sdram_ctrl.v(156): truncated unsized constant literal with size 32 to size 13 with no loss of information" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 156 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756960 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 sdram_ctrl.v(159) " "Verilog HDL Assignment information at sdram_ctrl.v(159): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 159 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756960 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 sdram_ctrl.v(160) " "Verilog HDL Assignment information at sdram_ctrl.v(160): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 160 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756960 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "sdram_ctrl.v(166) " "Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(166): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 166 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756960 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "sdram_ctrl.v(167) " "Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(167): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 167 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756961 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 sdram_ctrl.v(181) " "Verilog HDL Assignment information at sdram_ctrl.v(181): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 181 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756961 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_ctrl.v(190) " "Verilog HDL assignment warning at sdram_ctrl.v(190): truncated value with size 32 to match size of target (4)" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756961 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 sdram_ctrl.v(198) " "Verilog HDL Assignment information at sdram_ctrl.v(198): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 198 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756961 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 sdram_ctrl.v(200) " "Verilog HDL Assignment information at sdram_ctrl.v(200): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 200 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756961 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_ctrl.v(201) " "Verilog HDL assignment warning at sdram_ctrl.v(201): truncated value with size 32 to match size of target (3)" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756961 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 sdram_ctrl.v(270) " "Verilog HDL Assignment information at sdram_ctrl.v(270): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 270 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756961 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "sdram_ctrl.v(319) " "Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(319): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 319 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756961 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "sdram_ctrl.v(338) " "Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(338): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 338 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756961 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "sdram_ctrl.v(343) " "Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(343): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 343 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756961 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "sdram_ctrl.v(349) " "Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(349): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 349 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756961 "|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter wb_sdram_ctrl:u_sdram\|arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\"" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" "arbiter" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756965 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arbiter.v(202) " "Verilog HDL Assignment information at arbiter.v(202): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/arbiter.v" 202 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756967 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arbiter.v(172) " "Verilog HDL Assignment information at arbiter.v(172): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/arbiter.v" 172 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756967 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(193) " "Verilog HDL assignment warning at arbiter.v(193): truncated value with size 32 to match size of target (1)" {  } { { "../vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/arbiter.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756967 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "ff1 ff1 arbiter.v(188) " "Verilog HDL warning at arbiter.v(188): variable ff1 in static task or function ff1 may have unintended latch behavior" {  } { { "../vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/arbiter.v" 188 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1422551756967 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "ff1 arbiter.v(188) " "Verilog HDL Function Declaration warning at arbiter.v(188): function \"ff1\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "../vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/arbiter.v" 188 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Quartus II" 0 -1 1422551756967 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 arbiter.v(216) " "Verilog HDL Assignment information at arbiter.v(216): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/arbiter.v" 216 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756967 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ff1\[0\] 0 arbiter.v(188) " "Net \"ff1\[0\]\" at arbiter.v(188) has no driver or initial value, using a default initial value '0'" {  } { { "../vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/arbiter.v" 188 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1422551756967 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_port wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port " "Elaborating entity \"wb_port\" for hierarchy \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\"" {  } { { "../vlog/sdram/wb_sdram_ctrl/arbiter.v" "wbports\[0\].wb_port" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/arbiter.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756971 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CLASSIC wb_port.v(119) " "Verilog HDL or VHDL information at wb_port.v(119): object \"CLASSIC\" declared but not used" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756974 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CONST_BURST wb_port.v(120) " "Verilog HDL or VHDL information at wb_port.v(120): object \"CONST_BURST\" declared but not used" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 120 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756974 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "END_BURST wb_port.v(122) " "Verilog HDL or VHDL information at wb_port.v(122): object \"END_BURST\" declared but not used" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 122 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756974 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "WRAP16_BURST wb_port.v(128) " "Verilog HDL or VHDL information at wb_port.v(128): object \"WRAP16_BURST\" declared but not used" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 128 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1422551756974 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "wb_port.v(131) " "Verilog HDL or VHDL arithmetic warning at wb_port.v(131): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 131 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756974 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "wb_port.v(133) " "Verilog HDL or VHDL arithmetic warning at wb_port.v(133): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 133 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756975 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "wb_port.v(135) " "Verilog HDL or VHDL arithmetic warning at wb_port.v(135): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 135 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756975 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "wb_port.v(137) " "Verilog HDL or VHDL arithmetic warning at wb_port.v(137): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 137 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756975 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "wb_port.v(149) " "Verilog HDL or VHDL arithmetic warning at wb_port.v(149): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 149 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756975 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 wb_port.v(228) " "Verilog HDL Assignment information at wb_port.v(228): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 228 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551756975 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "wb_port.v(328) " "Verilog HDL or VHDL arithmetic warning at wb_port.v(328): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 328 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756975 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "wb_port.v(330) " "Verilog HDL or VHDL arithmetic warning at wb_port.v(330): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 330 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551756975 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 wb_port.v(370) " "Verilog HDL assignment warning at wb_port.v(370): truncated value with size 32 to match size of target (3)" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551756975 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input wb_adr_i\[1..0\] wb_port.v(34) " "input port \"wb_adr_i\[1..0\]\" at wb_port.v(34) has no fan-out" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 34 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756975 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input adr_i\[31..5\] wb_port.v(48) " "input port \"adr_i\[31..5\]\" at wb_port.v(48) has no fan-out" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 48 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756975 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input adr_i\[0\] wb_port.v(48) " "input port \"adr_i\[0\]\" at wb_port.v(48) has no fan-out" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 48 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756975 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input bufw_adr_i\[1..0\] wb_port.v(58) " "input port \"bufw_adr_i\[1..0\]\" at wb_port.v(58) has no fan-out" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 58 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551756975 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufram wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram " "Elaborating entity \"bufram\" for hierarchy \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\"" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "bufram" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_altera wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera " "Elaborating entity \"dpram_altera\" for hierarchy \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\"" {  } { { "../vlog/sdram/wb_sdram_ctrl/bufram.v" "dpram_altera.dpram_altera" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/bufram.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "../vlog/sdram/wb_sdram_ctrl/dpram_altera.v" "altsyncram_component" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "../vlog/sdram/wb_sdram_ctrl/dpram_altera.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Instantiated megafunction \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551756992 ""}  } { { "../vlog/sdram/wb_sdram_ctrl/dpram_altera.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422551756992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gpi2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gpi2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gpi2 " "Found entity 1: altsyncram_gpi2" {  } { { "db/altsyncram_gpi2.tdf" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/altsyncram_gpi2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551757067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551757067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gpi2 wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_gpi2:auto_generated " "Elaborating entity \"altsyncram_gpi2\" for hierarchy \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_gpi2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551757070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_clock_fifo wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo " "Elaborating entity \"dual_clock_fifo\" for hierarchy \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\"" {  } { { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "wrfifo" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551757077 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 dual_clock_fifo.v(67) " "Verilog HDL Assignment information at dual_clock_fifo.v(67): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "../vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 67 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551757078 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 dual_clock_fifo.v(68) " "Verilog HDL Assignment information at dual_clock_fifo.v(68): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "../vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 68 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551757078 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dual_clock_fifo.v(70) " "Verilog HDL assignment warning at dual_clock_fifo.v(70): truncated value with size 32 to match size of target (3)" {  } { { "../vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422551757079 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 dual_clock_fifo.v(83) " "Verilog HDL Assignment information at dual_clock_fifo.v(83): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 83 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551757079 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 dual_clock_fifo.v(91) " "Verilog HDL Assignment information at dual_clock_fifo.v(91): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "../vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 91 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551757079 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 dual_clock_fifo.v(92) " "Verilog HDL Assignment information at dual_clock_fifo.v(92): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "../vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 92 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551757079 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "dual_clock_fifo.v(94) " "Verilog HDL or VHDL arithmetic warning at dual_clock_fifo.v(94): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 94 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551757079 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "dual_clock_fifo.v(95) " "Verilog HDL or VHDL arithmetic warning at dual_clock_fifo.v(95): loss of carry in addition or borrow in subtraction" {  } { { "../vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 95 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1422551757079 "|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_arbiter wishbone_arbiter:u_wishbone_arbiter " "Elaborating entity \"wishbone_arbiter\" for hierarchy \"wishbone_arbiter:u_wishbone_arbiter\"" {  } { { "msystem.v" "u_wishbone_arbiter" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422551757083 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 wishbone_arbiter.v(195) " "Verilog HDL Assignment information at wishbone_arbiter.v(195): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/wishbone_arbiter.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/wishbone_arbiter.v" 195 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551757086 "|msystem|wishbone_arbiter:u_wishbone_arbiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 wishbone_arbiter.v(196) " "Verilog HDL Assignment information at wishbone_arbiter.v(196): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/wishbone_arbiter.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/wishbone_arbiter.v" 196 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551757086 "|msystem|wishbone_arbiter:u_wishbone_arbiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 wishbone_arbiter.v(200) " "Verilog HDL Assignment information at wishbone_arbiter.v(200): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../vlog/system/wishbone_arbiter.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/system/wishbone_arbiter.v" 200 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1422551757086 "|msystem|wishbone_arbiter:u_wishbone_arbiter"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input trigger_in sld_signaltap.vhd(118) " "input port \"trigger_in\" at sld_signaltap.vhd(118) has no fan-out" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 118 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1422551758153 "|msystem|sld_signaltap:auto_signaltap_0"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0u14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0u14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0u14 " "Found entity 1: altsyncram_0u14" {  } { { "db/altsyncram_0u14.tdf" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/altsyncram_0u14.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551758899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551758899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551759014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551759014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7nb " "Found entity 1: mux_7nb" {  } { { "db/mux_7nb.tdf" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/mux_7nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551759122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551759122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551759337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551759337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551759463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551759463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qei " "Found entity 1: cntr_qei" {  } { { "db/cntr_qei.tdf" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/cntr_qei.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551759630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551759630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hbj " "Found entity 1: cntr_hbj" {  } { { "db/cntr_hbj.tdf" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/cntr_hbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551759948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551759948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551760078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551760078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551760185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551760185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551760290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551760290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422551760363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422551760363 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551760468 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|row_active " "RAM logic \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|row_active\" is uninferred due to inappropriate RAM size" {  } { { "../vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "row_active" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 118 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1422551767021 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|mem " "RAM logic \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "mem" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 114 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1422551767021 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1422551767021 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1422551792408 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_spi0_ss " "Inserted always-enabled tri-state buffer between \"o_spi0_ss\" and its non-tri-state driver." {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 90 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1422551792610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led3 " "Inserted always-enabled tri-state buffer between \"led3\" and its non-tri-state driver." {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 96 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1422551792610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led4 " "Inserted always-enabled tri-state buffer between \"led4\" and its non-tri-state driver." {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 97 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1422551792610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led5 " "Inserted always-enabled tri-state buffer between \"led5\" and its non-tri-state driver." {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 98 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1422551792610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led6 " "Inserted always-enabled tri-state buffer between \"led6\" and its non-tri-state driver." {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 99 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1422551792610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led7 " "Inserted always-enabled tri-state buffer between \"led7\" and its non-tri-state driver." {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 100 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1422551792610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led8 " "Inserted always-enabled tri-state buffer between \"led8\" and its non-tri-state driver." {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 101 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1422551792610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led9 " "Inserted always-enabled tri-state buffer between \"led9\" and its non-tri-state driver." {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 102 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1422551792610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_spi1_ss " "Inserted always-enabled tri-state buffer between \"o_spi1_ss\" and its non-tri-state driver." {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 110 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1422551792610 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1422551792610 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[13\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[13\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[13\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[13\]\" into an OR gate" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 683 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1422551792737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[14\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[14\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[14\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[14\]\" into an OR gate" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 683 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1422551792737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[15\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[15\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[15\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[15\]\" into an OR gate" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 683 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1422551792737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[0\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[0\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[0\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[0\]\" into an OR gate" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 683 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1422551792737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[1\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[1\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[1\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[1\]\" into an OR gate" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 683 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1422551792737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[2\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[2\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[2\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[2\]\" into an OR gate" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 683 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1422551792737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[3\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[3\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[3\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[3\]\" into an OR gate" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 683 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1422551792737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[4\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[4\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[4\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[4\]\" into an OR gate" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 683 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1422551792737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[5\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[5\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[5\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[5\]\" into an OR gate" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 683 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1422551792737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[6\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[6\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[6\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[6\]\" into an OR gate" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 683 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1422551792737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[7\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[7\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[7\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[7\]\" into an OR gate" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 683 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1422551792737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[8\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[8\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[8\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[8\]\" into an OR gate" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 683 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1422551792737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[9\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[9\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[9\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[9\]\" into an OR gate" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 683 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1422551792737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[10\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[10\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[10\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[10\]\" into an OR gate" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 683 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1422551792737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[11\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[11\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[11\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[11\]\" into an OR gate" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 683 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1422551792737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[12\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[12\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[12\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[12\]\" into an OR gate" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 683 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1422551792737 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1422551792737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiny_spi:u_spi_0\|spi_seq_next\[1\] " "Latch tiny_spi:u_spi_0\|spi_seq_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiny_spi:u_spi_0\|spi_seq\[0\] " "Ports D and ENA on the latch are fed by the same signal tiny_spi:u_spi_0\|spi_seq\[0\]" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422551792893 ""}  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422551792893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiny_spi:u_spi_0\|spi_seq_next\[0\] " "Latch tiny_spi:u_spi_0\|spi_seq_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiny_spi:u_spi_0\|spi_seq\[0\] " "Ports D and ENA on the latch are fed by the same signal tiny_spi:u_spi_0\|spi_seq\[0\]" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422551792893 ""}  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422551792893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiny_spi:u_spi_1\|spi_seq_next\[1\] " "Latch tiny_spi:u_spi_1\|spi_seq_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiny_spi:u_spi_1\|spi_seq\[0\] " "Ports D and ENA on the latch are fed by the same signal tiny_spi:u_spi_1\|spi_seq\[0\]" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422551792893 ""}  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422551792893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiny_spi:u_spi_1\|spi_seq_next\[0\] " "Latch tiny_spi:u_spi_1\|spi_seq_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiny_spi:u_spi_1\|spi_seq\[0\] " "Ports D and ENA on the latch are fed by the same signal tiny_spi:u_spi_1\|spi_seq\[0\]" {  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422551792893 ""}  } { { "../vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422551792893 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "o_spi0_ss~synth " "Node \"o_spi0_ss~synth\"" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551819017 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led3~synth " "Node \"led3~synth\"" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551819017 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led4~synth " "Node \"led4~synth\"" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551819017 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led5~synth " "Node \"led5~synth\"" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551819017 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led6~synth " "Node \"led6~synth\"" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 99 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551819017 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led7~synth " "Node \"led7~synth\"" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 100 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551819017 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led8~synth " "Node \"led8~synth\"" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551819017 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led9~synth " "Node \"led9~synth\"" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551819017 ""} { "Warning" "WMLS_MLS_NODE_NAME" "o_spi1_ss~synth " "Node \"o_spi1_ss~synth\"" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551819017 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1422551819017 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdr_cs_n GND " "Pin \"sdr_cs_n\" is stuck at GND" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422551819019 "|msystem|sdr_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdr_cke VCC " "Pin \"sdr_cke\" is stuck at VCC" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422551819019 "|msystem|sdr_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1422551819019 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551820056 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "105 " "105 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1422551832492 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_gpi2:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_gpi2:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_gpi2.tdf" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/altsyncram_gpi2.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vlog/sdram/wb_sdram_ctrl/dpram_altera.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../vlog/sdram/wb_sdram_ctrl/bufram.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 739 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551832545 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/my_pll_altpll.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/db/my_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "my_pll.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/my_pll.v" 115 0 0 } } { "my_clocks_resets.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/my_clocks_resets.v" 50 0 0 } } { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 259 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1422551832832 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1422551832939 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Quartus II" 0 -1 1422551834029 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1422551834476 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1422551834714 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1422551834737 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1422551835043 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1422551835045 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1422551835159 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551835291 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1422551835675 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1422551835988 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1422551836120 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1422551836121 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1422551836195 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1422551836195 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422551836241 "|msystem|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1422551836241 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1422551836666 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1422551836944 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1422551837068 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1422551837069 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 9 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 9 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1422551838707 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1422551838944 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551838944 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_uart0_rts " "No output dependent on input pin \"i_uart0_rts\"" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551839967 "|msystem|i_uart0_rts"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_spi0_int " "No output dependent on input pin \"i_spi0_int\"" {  } { { "msystem.v" "" { Text "C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422551839967 "|msystem|i_spi0_int"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1422551839967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13403 " "Implemented 13403 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1422551839971 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1422551839971 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1422551839971 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12640 " "Implemented 12640 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1422551839971 ""} { "Info" "ICUT_CUT_TM_RAMS" "692 " "Implemented 692 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1422551839971 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1422551839971 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1422551839971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 224 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1422551840087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 29 09:17:20 2015 " "Processing ended: Thu Jan 29 09:17:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1422551840087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1422551840087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1422551840087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1422551840087 ""}
