# compile vhdl design source files
vhdl xil_defaultlib  "../../../CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd"
vhdl xil_defaultlib  "../../../CCD_controller_TestBench.ip_user_files/bd/design_1/ipshared/vhdl_modules/CCD_clocks_generator.vhd"
vhdl xil_defaultlib  "../../../CCD_controller_TestBench.ip_user_files/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0_S00_AXI.vhd"
vhdl xil_defaultlib  "../../../CCD_controller_TestBench.ip_user_files/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0.vhd"
vhdl xil_defaultlib  "../../../CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_CCD_controller_AXI_0_0/sim/design_1_CCD_controller_AXI_0_0.vhd"
vhdl xil_defaultlib  "../../../CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd"
vhdl xil_defaultlib  "../../../CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd"
vhdl xil_defaultlib  "../../../CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd"
vhdl xil_defaultlib  "../../../CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd"
vhdl xil_defaultlib  "../../../CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd"
vhdl xil_defaultlib  "../../../CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd"
vhdl xil_defaultlib  "../../../CCD_controller_TestBench.ip_user_files/bd/design_1/hdl/design_1.vhd"
vhdl xil_defaultlib  "../../../CCD_controller_TestBench.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd"

# Do not sort compile order
nosort
