// Seed: 3306725084
module module_0 #(
    parameter id_1 = 32'd32
);
  logic _id_1;
  logic id_2 = id_2;
  assign module_1.id_33 = 0;
  wire [1 'b0 : id_1] id_3;
endmodule
module module_1 #(
    parameter id_20 = 32'd28,
    parameter id_3  = 32'd27,
    parameter id_33 = 32'd50,
    parameter id_35 = 32'd48,
    parameter id_37 = 32'd56,
    parameter id_55 = 32'd2,
    parameter id_7  = 32'd94
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    _id_7[id_35 : 1],
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22[-1 : id_20],
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    _id_33[1 : 1],
    id_34,
    _id_35,
    id_36,
    _id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45[{1{~-1}}/id_7 : 1'b0],
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    _id_55,
    id_56,
    id_57,
    id_58,
    id_59,
    id_60,
    id_61,
    id_62,
    id_63,
    id_64,
    id_65
);
  input wire id_65;
  input wire id_64;
  inout wire id_63;
  input wire id_62;
  inout wire id_61;
  inout wire id_60;
  output wire id_59;
  output wire id_58;
  output wire id_57;
  output wire id_56;
  inout wire _id_55;
  output wire id_54;
  input wire id_53;
  input wire id_52;
  output wire id_51;
  inout wire id_50;
  input wire id_49;
  output wire id_48;
  input wire id_47;
  inout wire id_46;
  output logic [7:0] id_45;
  input wire id_44;
  output wire id_43;
  input wire id_42;
  module_0 modCall_1 ();
  input logic [7:0] id_41;
  input wire id_40;
  inout wire id_39;
  input wire id_38;
  inout wire _id_37;
  output wire id_36;
  output wire _id_35;
  input wire id_34;
  input logic [7:0] _id_33;
  output wire id_32;
  input wire id_31;
  output wire id_30;
  output wire id_29;
  output wire id_28;
  input wire id_27;
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  inout logic [7:0] id_22;
  input wire id_21;
  inout wire _id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout logic [7:0] _id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire _id_3;
  input wire id_2;
  input logic [7:0] id_1;
  assign id_9 = id_24;
  case ((id_63 & (id_1[{1, 1}][id_3][-1 : id_33])) / 1 - id_41[id_55-id_37 :-1'b0])
    -1: assign id_59 = -1'h0;
    -1: logic id_66;
  endcase
endmodule
