
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -259.71

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.41

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.41

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[15]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3516.67    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.91    0.74    1.18 ^ cs_registers_i.u_dscratch1_csr.rdata_q[15]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.18   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch1_csr.rdata_q[15]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.32    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                 -0.14   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.08    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.34    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.42    0.01    0.01    0.09 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[15]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3516.67    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.91    0.74    1.18 ^ cs_registers_i.u_dscratch1_csr.rdata_q[15]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.18   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[15]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.16    2.04   library recovery time
                                  2.04   data required time
-----------------------------------------------------------------------------
                                  2.04   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  0.86   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.00    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.70    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.71    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.61    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.78    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   46.02    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   36.86    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   29.69    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   51.01    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   29.20    0.07    0.09    0.40 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.07    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   31.86    0.07    0.10    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.51 ^ _18354_/S (MUX2_X1)
     1    1.19    0.01    0.06    0.57 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.57 v _18355_/B (MUX2_X1)
     1    0.96    0.01    0.06    0.63 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.63 v _18356_/B (MUX2_X1)
     1    1.06    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    1.91    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   39.12    0.18    0.21    0.95 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.19    0.01    0.96 ^ _20581_/A1 (AND2_X1)
     1    1.70    0.01    0.05    1.02 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    1.02 ^ _20582_/A (AOI21_X1)
     2    3.85    0.03    0.02    1.03 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.03 v _20603_/A (INV_X1)
     7   17.56    0.04    0.06    1.09 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.09 ^ _20604_/A2 (NAND2_X1)
     1    3.51    0.02    0.02    1.12 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.12 v _30153_/B (FA_X1)
     1    3.29    0.02    0.08    1.20 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.20 v _30168_/CI (FA_X1)
     1    1.84    0.01    0.11    1.31 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.31 ^ _21493_/A (INV_X1)
     1    2.94    0.01    0.01    1.32 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.32 v _30169_/CI (FA_X1)
     1    3.96    0.02    0.09    1.42 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.42 v _30174_/A (FA_X1)
     1    1.92    0.01    0.12    1.53 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.53 ^ _21168_/A (INV_X1)
     1    3.82    0.01    0.01    1.54 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.54 v _30178_/A (FA_X1)
     1    4.18    0.02    0.12    1.66 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.66 ^ _30179_/A (FA_X1)
     1    3.39    0.02    0.09    1.75 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.75 v _21495_/A (INV_X1)
     1    3.69    0.01    0.02    1.77 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.77 ^ _30534_/A (HA_X1)
     2    4.26    0.03    0.06    1.83 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.83 ^ _23568_/B2 (AOI21_X1)
     3    7.35    0.02    0.03    1.87 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.87 v _23570_/A (AOI21_X1)
     3    7.83    0.05    0.07    1.94 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.05    0.00    1.94 ^ _23655_/A4 (AND4_X1)
     2    4.39    0.02    0.07    2.01 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    2.01 ^ _23717_/A1 (NOR2_X1)
     1    1.79    0.01    0.01    2.02 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    2.02 v _23718_/B2 (AOI21_X1)
     3    8.38    0.05    0.07    2.09 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.09 ^ _23719_/B1 (AOI21_X1)
     1    2.54    0.02    0.02    2.11 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.11 v _23720_/B (XOR2_X1)
     1    4.06    0.03    0.05    2.16 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.16 ^ _23721_/A2 (NOR2_X1)
     1    2.21    0.03    0.01    2.18 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.18 v _23722_/A3 (NOR3_X1)
     2   10.96    0.09    0.13    2.30 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.09    0.00    2.30 ^ _23724_/B1 (OAI22_X1)
     1    1.79    0.02    0.03    2.34 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.34 v _23725_/B2 (AOI21_X1)
     4   17.72    0.09    0.11    2.45 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.01    2.45 ^ _23726_/A (BUF_X1)
    10   24.64    0.06    0.09    2.54 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.55 ^ _24148_/B2 (OAI21_X1)
     1    1.38    0.02    0.02    2.57 v _24148_/ZN (OAI21_X1)
                                         _01336_ (net)
                  0.02    0.00    2.57 v gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.57   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                 -0.41   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[15]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3516.67    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.91    0.74    1.18 ^ cs_registers_i.u_dscratch1_csr.rdata_q[15]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.18   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[15]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.16    2.04   library recovery time
                                  2.04   data required time
-----------------------------------------------------------------------------
                                  2.04   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  0.86   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.00    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.70    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.71    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.61    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.78    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   46.02    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   36.86    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   29.69    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   51.01    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   29.20    0.07    0.09    0.40 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.07    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   31.86    0.07    0.10    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.51 ^ _18354_/S (MUX2_X1)
     1    1.19    0.01    0.06    0.57 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.57 v _18355_/B (MUX2_X1)
     1    0.96    0.01    0.06    0.63 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.63 v _18356_/B (MUX2_X1)
     1    1.06    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    1.91    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   39.12    0.18    0.21    0.95 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.19    0.01    0.96 ^ _20581_/A1 (AND2_X1)
     1    1.70    0.01    0.05    1.02 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    1.02 ^ _20582_/A (AOI21_X1)
     2    3.85    0.03    0.02    1.03 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.03 v _20603_/A (INV_X1)
     7   17.56    0.04    0.06    1.09 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.09 ^ _20604_/A2 (NAND2_X1)
     1    3.51    0.02    0.02    1.12 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.12 v _30153_/B (FA_X1)
     1    3.29    0.02    0.08    1.20 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.20 v _30168_/CI (FA_X1)
     1    1.84    0.01    0.11    1.31 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.31 ^ _21493_/A (INV_X1)
     1    2.94    0.01    0.01    1.32 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.32 v _30169_/CI (FA_X1)
     1    3.96    0.02    0.09    1.42 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.42 v _30174_/A (FA_X1)
     1    1.92    0.01    0.12    1.53 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.53 ^ _21168_/A (INV_X1)
     1    3.82    0.01    0.01    1.54 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.54 v _30178_/A (FA_X1)
     1    4.18    0.02    0.12    1.66 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.66 ^ _30179_/A (FA_X1)
     1    3.39    0.02    0.09    1.75 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.75 v _21495_/A (INV_X1)
     1    3.69    0.01    0.02    1.77 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.77 ^ _30534_/A (HA_X1)
     2    4.26    0.03    0.06    1.83 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.83 ^ _23568_/B2 (AOI21_X1)
     3    7.35    0.02    0.03    1.87 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.87 v _23570_/A (AOI21_X1)
     3    7.83    0.05    0.07    1.94 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.05    0.00    1.94 ^ _23655_/A4 (AND4_X1)
     2    4.39    0.02    0.07    2.01 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    2.01 ^ _23717_/A1 (NOR2_X1)
     1    1.79    0.01    0.01    2.02 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    2.02 v _23718_/B2 (AOI21_X1)
     3    8.38    0.05    0.07    2.09 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.09 ^ _23719_/B1 (AOI21_X1)
     1    2.54    0.02    0.02    2.11 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.11 v _23720_/B (XOR2_X1)
     1    4.06    0.03    0.05    2.16 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.16 ^ _23721_/A2 (NOR2_X1)
     1    2.21    0.03    0.01    2.18 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.18 v _23722_/A3 (NOR3_X1)
     2   10.96    0.09    0.13    2.30 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.09    0.00    2.30 ^ _23724_/B1 (OAI22_X1)
     1    1.79    0.02    0.03    2.34 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.34 v _23725_/B2 (AOI21_X1)
     4   17.72    0.09    0.11    2.45 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.01    2.45 ^ _23726_/A (BUF_X1)
    10   24.64    0.06    0.09    2.54 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.55 ^ _24148_/B2 (OAI21_X1)
     1    1.38    0.02    0.02    2.57 v _24148_/ZN (OAI21_X1)
                                         _01336_ (net)
                  0.02    0.00    2.57 v gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.57   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                 -0.41   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.28   -0.09 (VIOLATED)
_17048_/Z                               0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22176_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_20328_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22344_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22073_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   28.37  -17.90 (VIOLATED)
_17048_/Z                              25.33   43.15  -17.82 (VIOLATED)
_22176_/ZN                             23.23   40.44  -17.21 (VIOLATED)
_22073_/ZN                             23.23   39.86  -16.63 (VIOLATED)
_22344_/ZN                             23.23   39.81  -16.57 (VIOLATED)
_22089_/ZN                             23.23   39.49  -16.26 (VIOLATED)
_19553_/ZN                             26.02   42.10  -16.08 (VIOLATED)
_19731_/ZN                             26.02   41.91  -15.89 (VIOLATED)
_22052_/ZN                             23.23   38.84  -15.61 (VIOLATED)
_22217_/ZN                             23.23   38.21  -14.98 (VIOLATED)
_19924_/ZN                             25.33   40.23  -14.90 (VIOLATED)
_22284_/ZN                             23.23   38.06  -14.83 (VIOLATED)
_27512_/ZN                             23.23   37.40  -14.17 (VIOLATED)
_18358_/ZN                             25.33   39.12  -13.79 (VIOLATED)
_22133_/ZN                             23.23   36.21  -12.98 (VIOLATED)
_27504_/ZN                             23.23   35.84  -12.60 (VIOLATED)
_18303_/ZN                             25.33   37.92  -12.59 (VIOLATED)
_24776_/ZN                             16.02   28.13  -12.11 (VIOLATED)
_20318_/Z                              25.33   36.69  -11.36 (VIOLATED)
_20328_/ZN                             16.02   27.31  -11.29 (VIOLATED)
_27522_/ZN                             23.23   34.52  -11.29 (VIOLATED)
_18977_/ZN                             26.02   37.21  -11.19 (VIOLATED)
_20319_/Z                              25.33   35.98  -10.65 (VIOLATED)
_19183_/ZN                             26.70   37.12  -10.41 (VIOLATED)
_19370_/ZN                             26.02   36.13  -10.11 (VIOLATED)
_18471_/ZN                             25.33   35.23   -9.90 (VIOLATED)
_18225_/ZN                             26.02   35.78   -9.77 (VIOLATED)
_18429_/ZN                             26.02   35.66   -9.65 (VIOLATED)
_19863_/ZN                             25.33   34.83   -9.50 (VIOLATED)
_18417_/ZN                             26.02   35.45   -9.43 (VIOLATED)
_18215_/ZN                             26.02   35.24   -9.22 (VIOLATED)
_19781_/ZN                             25.33   34.30   -8.97 (VIOLATED)
_22911_/ZN                             10.47   19.38   -8.91 (VIOLATED)
_18028_/ZN                             26.02   34.80   -8.78 (VIOLATED)
_18055_/ZN                             28.99   37.30   -8.31 (VIOLATED)
_19681_/ZN                             25.33   33.58   -8.25 (VIOLATED)
_19965_/ZN                             25.33   33.44   -8.11 (VIOLATED)
_22363_/ZN                             26.05   33.78   -7.73 (VIOLATED)
_19421_/ZN                             25.33   32.85   -7.52 (VIOLATED)
_20890_/ZN                             16.02   23.38   -7.36 (VIOLATED)
_25831_/ZN                             10.47   17.06   -6.59 (VIOLATED)
_27336_/ZN                             25.33   31.89   -6.56 (VIOLATED)
_23322_/ZN                             10.47   16.85   -6.38 (VIOLATED)
_20147_/ZN                             10.47   16.82   -6.35 (VIOLATED)
_18615_/ZN                             28.99   35.03   -6.04 (VIOLATED)
_22831_/ZN                             10.47   15.85   -5.38 (VIOLATED)
_18603_/ZN                             26.02   30.97   -4.95 (VIOLATED)
_22868_/ZN                             10.47   15.26   -4.79 (VIOLATED)
_19384_/ZN                             26.70   31.23   -4.53 (VIOLATED)
_20352_/ZN                             16.02   20.26   -4.24 (VIOLATED)
_22360_/ZN                             10.47   13.76   -3.29 (VIOLATED)
_17229_/ZN                             16.02   19.18   -3.16 (VIOLATED)
_22301_/ZN                             10.47   12.95   -2.48 (VIOLATED)
_23367_/ZN                             16.02   18.41   -2.38 (VIOLATED)
_23513_/ZN                             13.81   15.96   -2.15 (VIOLATED)
_17534_/ZN                             13.81   15.85   -2.04 (VIOLATED)
_20148_/ZN                             10.47   12.47   -1.99 (VIOLATED)
_17872_/ZN                             25.33   27.03   -1.70 (VIOLATED)
_19639_/ZN                             26.05   27.53   -1.48 (VIOLATED)
_22195_/ZN                             16.02   17.43   -1.41 (VIOLATED)
_21844_/ZN                             10.47   11.85   -1.38 (VIOLATED)
_24996_/ZN                             26.70   27.41   -0.71 (VIOLATED)
_28321_/ZN                             16.02   16.71   -0.69 (VIOLATED)
_21836_/ZN                             10.47   10.79   -0.32 (VIOLATED)
_27740_/ZN                             10.47   10.77   -0.30 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.08528822660446167

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.4296

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-17.900957107543945

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.7095

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 8

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 65

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1201

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1246

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.10    0.40 ^ _18246_/Z (BUF_X1)
   0.11    0.50 ^ _18247_/Z (BUF_X1)
   0.07    0.57 v _18354_/Z (MUX2_X1)
   0.06    0.63 v _18355_/Z (MUX2_X1)
   0.06    0.68 v _18356_/Z (MUX2_X1)
   0.06    0.74 v _18357_/Z (MUX2_X1)
   0.21    0.95 ^ _18358_/ZN (AOI21_X1)
   0.07    1.02 ^ _20581_/ZN (AND2_X1)
   0.02    1.03 v _20582_/ZN (AOI21_X1)
   0.06    1.09 ^ _20603_/ZN (INV_X1)
   0.02    1.12 v _20604_/ZN (NAND2_X1)
   0.08    1.20 v _30153_/CO (FA_X1)
   0.11    1.31 ^ _30168_/S (FA_X1)
   0.01    1.32 v _21493_/ZN (INV_X1)
   0.09    1.42 v _30169_/S (FA_X1)
   0.12    1.53 ^ _30174_/S (FA_X1)
   0.01    1.54 v _21168_/ZN (INV_X1)
   0.12    1.66 ^ _30178_/S (FA_X1)
   0.09    1.75 v _30179_/S (FA_X1)
   0.02    1.77 ^ _21495_/ZN (INV_X1)
   0.06    1.83 ^ _30534_/S (HA_X1)
   0.03    1.87 v _23568_/ZN (AOI21_X1)
   0.07    1.94 ^ _23570_/ZN (AOI21_X1)
   0.07    2.01 ^ _23655_/ZN (AND4_X1)
   0.01    2.02 v _23717_/ZN (NOR2_X1)
   0.07    2.09 ^ _23718_/ZN (AOI21_X1)
   0.02    2.11 v _23719_/ZN (AOI21_X1)
   0.05    2.16 ^ _23720_/Z (XOR2_X1)
   0.02    2.18 v _23721_/ZN (NOR2_X1)
   0.13    2.30 ^ _23722_/ZN (NOR3_X1)
   0.03    2.34 v _23724_/ZN (OAI22_X1)
   0.11    2.45 ^ _23725_/ZN (AOI21_X1)
   0.09    2.54 ^ _23726_/Z (BUF_X1)
   0.03    2.57 v _24148_/ZN (OAI21_X1)
   0.00    2.57 v gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/D (DFFR_X1)
           2.57   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.57   data arrival time
---------------------------------------------------------
          -0.41   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.09 v _28337_/ZN (OAI22_X1)
   0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.09   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.09   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5693

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.4135

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-16.093878

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.45e-03   1.56e-04   1.28e-02  16.2%
Combinational          2.99e-02   3.52e-02   4.29e-04   6.55e-02  83.3%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.70e-02   5.85e-04   7.87e-02 100.0%
                          52.2%      47.1%       0.7%
