HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:ex4511_148
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal SM_8S[7:0]; possible missing assignment in an if or case statement.||ex4511_148.srr(34);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex148_ex4511\synthesis\ex4511_148.srr'/linenumber/34||hc4511.v(31);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex148_ex4511\hdl\hc4511.v'/linenumber/31
Implementation;Synthesis|| MO129 ||@W:Sequential instance hc4511_0.SM_8S[7] is reduced to a combinational gate by constant propagation.||ex4511_148.srr(101);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex148_ex4511\synthesis\ex4511_148.srr'/linenumber/101||hc4511.v(31);liberoaction://cross_probe/hdl/file/'c:\eda\kaohe\ex148_ex4511\hdl\hc4511.v'/linenumber/31
Implementation;Synthesis|| MO129 ||@W:Sequential instance hc4511_0.SM_8S[0] is reduced to a combinational gate by constant propagation.||ex4511_148.srr(163);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex148_ex4511\synthesis\ex4511_148.srr'/linenumber/163||hc4511.v(31);liberoaction://cross_probe/hdl/file/'c:\eda\kaohe\ex148_ex4511\hdl\hc4511.v'/linenumber/31
Implementation;Synthesis|| MO129 ||@W:Sequential instance hc4511_0.SM_8S[1] is reduced to a combinational gate by constant propagation.||ex4511_148.srr(164);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex148_ex4511\synthesis\ex4511_148.srr'/linenumber/164||hc4511.v(31);liberoaction://cross_probe/hdl/file/'c:\eda\kaohe\ex148_ex4511\hdl\hc4511.v'/linenumber/31
Implementation;Synthesis|| MO129 ||@W:Sequential instance hc4511_0.SM_8S[2] is reduced to a combinational gate by constant propagation.||ex4511_148.srr(165);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex148_ex4511\synthesis\ex4511_148.srr'/linenumber/165||hc4511.v(31);liberoaction://cross_probe/hdl/file/'c:\eda\kaohe\ex148_ex4511\hdl\hc4511.v'/linenumber/31
Implementation;Synthesis|| MO129 ||@W:Sequential instance hc4511_0.SM_8S[3] is reduced to a combinational gate by constant propagation.||ex4511_148.srr(166);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex148_ex4511\synthesis\ex4511_148.srr'/linenumber/166||hc4511.v(31);liberoaction://cross_probe/hdl/file/'c:\eda\kaohe\ex148_ex4511\hdl\hc4511.v'/linenumber/31
Implementation;Synthesis|| MO129 ||@W:Sequential instance hc4511_0.SM_8S[4] is reduced to a combinational gate by constant propagation.||ex4511_148.srr(167);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex148_ex4511\synthesis\ex4511_148.srr'/linenumber/167||hc4511.v(31);liberoaction://cross_probe/hdl/file/'c:\eda\kaohe\ex148_ex4511\hdl\hc4511.v'/linenumber/31
Implementation;Synthesis|| MO129 ||@W:Sequential instance hc4511_0.SM_8S[5] is reduced to a combinational gate by constant propagation.||ex4511_148.srr(168);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex148_ex4511\synthesis\ex4511_148.srr'/linenumber/168||hc4511.v(31);liberoaction://cross_probe/hdl/file/'c:\eda\kaohe\ex148_ex4511\hdl\hc4511.v'/linenumber/31
Implementation;Synthesis|| MO129 ||@W:Sequential instance hc4511_0.SM_8S[6] is reduced to a combinational gate by constant propagation.||ex4511_148.srr(169);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex148_ex4511\synthesis\ex4511_148.srr'/linenumber/169||hc4511.v(31);liberoaction://cross_probe/hdl/file/'c:\eda\kaohe\ex148_ex4511\hdl\hc4511.v'/linenumber/31
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||ex4511_148.srr(257);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex148_ex4511\synthesis\ex4511_148.srr'/linenumber/257||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||ex4511_148.srr(259);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex148_ex4511\synthesis\ex4511_148.srr'/linenumber/259||null;null
