Line number: 
[182, 198]
Comment: 
This block regulates the output signals (`addr_o`, `cmd_o`, `bl_o`) in relation to system clock and reset signals. On the positive edge of clock signal `clk_i`, if the 10th bit of the reset signal `rst_i` is high, it sets all output signals to zero. Otherwise, if the transfer command `xfer_cmd` is true, it assigns the corresponding register values (`addr_reg`, `cmd_reg`, `bl_reg`) to the output signals. Notably, it conditions the command output signal assignment on the `FAMILY` macro, passing either the full `cmd_reg` or just its least significant bit padded with zeroes.