<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Self Learning Platform - Verilog HDL & VHDL</title>
    <link rel="stylesheet" href="https://stackpath.bootstrapcdn.com/bootstrap/4.5.2/css/bootstrap.min.css">
    <style>
        .subheading {
            cursor: pointer;
            color: blue;
            text-decoration: underline;
        }
    </style>
</head>
<body>
    <div class="container">
        <h1>Fundamentals of Verilog HDL &VHDL</h1>
        <div class="accordion" id="topicsAccordion">
            <div class="card">
                <div class="card-header" id="headingOne">
                    <h2 class="mb-0">
                        <button class="btn btn-link" type="button" data-toggle="collapse" data-target="#collapseOne" aria-expanded="true" aria-controls="collapseOne">
                            1. Introduction to Verilog HDL
                        </button>
                    </h2>
                </div>
                <div id="collapseOne" class="collapse" aria-labelledby="headingOne" data-parent="#topicsAccordion">
                    <div class="card-body">
                        <div class="subheading" onclick="redirectToContent('what-is-hdl')">What is HDL?</div>
                        <div class="subheading" onclick="redirectToContent('history-evolution')">History and Evolution of Verilog</div>
                        <div class="subheading" onclick="redirectToContent('verilog-vs-vhdl')">Verilog vs. VHDL: Key Differences</div>
                        <div class="subheading" onclick="redirectToContent('applications-verilog')">Applications of Verilog in FPGA and ASIC Design</div>
                    </div>
                </div>
            </div>
            <div class="card">
                <div class="card-header" id="headingTwo">
                    <h2 class="mb-0">
                        <button class="btn btn-link collapsed" type="button" data-toggle="collapse" data-target="#collapseTwo" aria-expanded="true" aria-controls="collapseTwo">
                           2. Verilog Basics: Syntax and Structure
                        </button>
                    </h2>
                </div>
                <div id="collapseTwo" class="collapse" aria-labelledby="headingTwo" data-parent="#topicsAccordion">
                    <div class="card-body">
                        <div class="subheading" onclick="redirectToContent('data-types-operators')">Data Types and Operators</div>
                        <div class="subheading" onclick="redirectToContent('modules-ports-nets')">Modules, Ports, and Nets</div>
                        <div class="subheading" onclick="redirectToContent('procedural-continuous')">Procedural vs. Continuous Assignments</div>
                        <div class="subheading" onclick="redirectToContent('always-blocks')">Always Blocks and Sensitivity Lists</div>
                        <div class="subheading" onclick="redirectToContent('blocking-nonblocking')">Blocking vs. Non-blocking Assignments</div>
                    </div>
                </div>
            </div>
            <div class="card">
                <div class="card-header" id="headingthree">
                    <h2 class="mb-0">
                        <button class="btn btn-link collapsed" type="button" data-toggle="collapse" data-target="#collapsethree" aria-expanded="true" aria-controls="collapsethree">
                            3. Combinational Logic Design in Verilog
                        </button>
                    </h2>
                </div>
                <div id="collapsethree" class="collapse" aria-labelledby="headingthree" data-parent="#topicsAccordion">
                    <div class="card-body">
                        <div class="subheading" onclick="redirectToContent('Basic-Gates-Implementation')">Basic Gates Implementation</div>
                        <div class="subheading" onclick="redirectToContent('Multiplexers-Decoders-and-Encoders')">Multiplexers, Decoders, and Encoders</div>
                        <div class="subheading" onclick="redirectToContent('Arithmetic-Circuits')">Arithmetic Circuits: Adders, Subtractors, ALU</div>
                        <div class="subheading" onclick="redirectToContent('Code-Optimization')">Code Optimization for Synthesis</div>
                    </div>
                </div>
            </div>
            </div>
            <div class="card">
                <div class="card-header" id="headingfour">
                    <h2 class="mb-0">
                        <button class="btn btn-link collapsed" type="button" data-toggle="collapse" data-target="#collapsefour" aria-expanded="true" aria-controls="collapsefour">
                            4. Sequential Logic Design in Verilog
                        </button>
                    </h2>
                </div>
                <div id="collapsefour" class="collapse" aria-labelledby="headingfour" data-parent="#topicsAccordion">
                    <div class="card-body">
                        <div class="subheading" onclick="redirectToContent('Flip-Flops-and-Latches')">Flip-Flops and Latches</div>
                        <div class="subheading" onclick="redirectToContent('Counters')">Counters (Synchronous & Asynchronous)</div>
                        <div class="subheading" onclick="redirectToContent('Shift-Registers-and-Memory-Elements')">Shift Registers and Memory Elements</div>
                        <div class="subheading" onclick="redirectToContent('Finite-State-Machines-Design')">Finite State Machines (FSM) Design</div>
                    </div>
                </div>
            </div>
            <div class="card">
                <div class="card-header" id="headingfive">
                    <h2 class="mb-0">
                        <button class="btn btn-link collapsed" type="button" data-toggle="collapse" data-target="#collapsefive" aria-expanded="true" aria-controls="collapsefive">
                            5. Testbenches and Simulation in Verilog
                        </button>
                    </h2>
                </div>
                <div id="collapsefive" class="collapse" aria-labelledby="headingfive" data-parent="#topicsAccordion">
                    <div class="card-body">
                        <div class="subheading" onclick="redirectToContent(' Writing-Testbenches-for-Verification')"> Writing Testbenches for Verification</div>
                        <div class="subheading" onclick="redirectToContent('Testbench')">Initial and Always Blocks in Testbenches</div>
                        <div class="subheading" onclick="redirectToContent('Assertions-and-Timing-Constraints')">Assertions and Timing Constraints</div>
                        <div class="subheading" onclick="redirectToContent('FWaveform-Analysis')">Waveform Analysis using GTKWave/Vivado ModelSim</div>
                    </div>
                </div>
            </div>
            <div class="card">
                <div class="card-header" id="headingsix">
                    <h2 class="mb-0">
                        <button class="btn btn-link collapsed" type="button" data-toggle="collapse" data-target="#collapsesix" aria-expanded="true" aria-controls="collapsesix">
                            6. Advanced Verilog Topics
                        </button>
                    </h2>
                </div>
                <div id="collapsesix" class="collapse" aria-labelledby="headingsix" data-parent="#topicsAccordion">
                    <div class="card-body">
                        <div class="subheading" onclick="redirectToContent('Parameterized-Modules-and-Generate-Statements')">Parameterized Modules and Generate Statements</div>
                        <div class="subheading" onclick="redirectToContent('Tasks-Functions-and-File-Handling')">Tasks, Functions, and File Handling</div>
                        <div class="subheading" onclick="redirectToContent('Delay-Modeling-Timing-Analysis')">Delay Modeling and Timing Analysis</div>
                        <div class="subheading" onclick="redirectToContent('Low-Power-Design-Considerations')">Low-Power Design Considerations</div>
                    </div>
                </div>
            </div>
            <div class="card">
                <div class="card-header" id="headingseven">
                    <h2 class="mb-0">
                        <button class="btn btn-link collapsed" type="button" data-toggle="collapse" data-target="#collapseseven" aria-expanded="true" aria-controls="collapseseven">
                            7. FPGA Design using Verilog
                        </button>
                    </h2>
                </div>
                <div id="collapseseven" class="collapse" aria-labelledby="headingseven" data-parent="#topicsAccordion">
                    <div class="card-body">
                        <div class="subheading" onclick="redirectToContent('Introduction to FPGA Design Flow')">Introduction to FPGA Design Flow</div>
                        <div class="subheading" onclick="redirectToContent('Constraints Files (.xdc, .sdc)')">Constraints Files (.xdc, .sdc)</div>
                        <div class="subheading" onclick="redirectToContent('Synthesis, Placement, and Routing')">Synthesis, Placement, and Routing</div>
                        <div class="subheading" onclick="redirectToContent('Implementing a Simple Processor on FPGA')">Implementing a Simple Processor on FPGA</div>
                    </div>
                </div>
            </div>
            <div class="card">
                <div class="card-header" id="headingeight">
                    <h2 class="mb-0">
                        <button class="btn btn-link collapsed" type="button" data-toggle="collapse" data-target="#collapseeight" aria-expanded="true" aria-controls="collapseeight">
                            8. ASIC Design Flow with Verilog
                        </button>
                    </h2>
                </div>
                <div id="collapseeight" class="collapse" aria-labelledby="headingeight" data-parent="#topicsAccordion">
                    <div class="card-body">
                        <div class="subheading" onclick="redirectToContent('RTL Design to GDSII Flow')">RTL Design to GDSII Flow</div>
                        <div class="subheading" onclick="redirectToContent('Synthesis, STA, and DFT Concepts')">Synthesis, STA, and DFT Concepts</div>
                        <div class="subheading" onclick="redirectToContent('Power, Performance, and Area (PPA) Optimization')">Power, Performance, and Area (PPA) Optimization</div>
                        <div class="subheading" onclick="redirectToContent('Verilog Coding Guidelines for ASIC Implementation')">Verilog Coding Guidelines for ASIC Implementation</div>
                    </div>
                </div>
            </div>
            <div class="card">
                <div class="card-header" id="headingnine">
                    <h2 class="mb-0">
                        <button class="btn btn-link collapsed" type="button" data-toggle="collapse" data-target="#collapsenine" aria-expanded="true" aria-controls="collapsenine">
                            9. Real-World Verilog Projects
                        </button>
                    </h2>
                </div>
                <div id="collapsenine" class="collapse" aria-labelledby="headingnine" data-parent="#topicsAccordion">
                    <div class="card-body">
                        <div class="subheading" onclick="redirectToContent('Implementing a UART Module')">Implementing a UART Module</div>
                        <div class="subheading" onclick="redirectToContent('Designing a 4-bit/8-bit CPU')">Designing a 4-bit/8-bit CPU</div>
                        <div class="subheading" onclick="redirectToContent('FPGA-based Signal Processing using Verilog')">FPGA-based Signal Processing using Verilog</div>
                        <div class="subheading" onclick="redirectToContent('Optimizing Power and Performance in Digital Circuits')">Optimizing Power and Performance in Digital Circuits</div>
                    </div>
                </div>
            </div>
            <!-- Additional topics can be added here in similar structure -->
        </div>
    </div>


    <script>
        function redirectToContent(topic) {
            const baseUrl = 'content.html'; // Base URL for content pages
            window.location.href = `${baseUrl}?topic=${topic}`;
        }
    </script>
    <script src="https://code.jquery.com/jquery-3.5.1.slim.min.js"></script>
    <script src="https://cdn.jsdelivr.net/npm/@popperjs/core@2.9.2/dist/umd/popper.min.js"></script>
    <script src="https://stackpath.bootstrapcdn.com/bootstrap/4.5.2/js/bootstrap.min.js"></script>
</body>
</html>
