;redcode
;assert 1
	SPL 0, <753
	CMP -217, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	JMN -7, @-20
	SUB -207, <-120
	JMP @12, #200
	ADD #270, 0
	SUB @121, 106
	SUB @121, 106
	SUB @120, 103
	SPL <121, 106
	SLT 21, @12
	MOV -1, <-20
	ADD #11, <1
	MOV -1, <-20
	MOV -1, <-20
	SUB 12, @10
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
	DJN -1, @-20
	SLT 210, 30
	CMP -217, <-120
	SLT 210, 30
	MOV -1, <-620
	SUB 120, 100
	DJN -1, @-20
	SUB 121, <101
	DJN -1, @-20
	ADD #11, <1
	MOV -1, <-20
	ADD #271, <1
	MOV -1, <-20
	ADD #271, <1
	ADD 210, 60
	ADD #271, <1
	MOV -1, <-20
	SUB @121, 103
	MOV -7, @-50
	MOV -11, <-20
	CMP -217, <-120
	ADD -1, <-20
	MOV -1, <-20
	SUB @121, 103
	ADD 210, 30
	CMP #271, <1
	JMP -0, <758
	CMP -217, <-120
	JMN -7, @-20
	SUB @-127, @100
	JMP @12, #200
	ADD #270, 0
	SUB @121, 103
	SUB -0, <-0
	JMP @12, #200
	ADD #270, 0
