<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu250-figd2104-2L-e</Part>
        <TopModelName>kernel_EMO</TopModelName>
        <TargetClockPeriod>15.00</TargetClockPeriod>
        <ClockUncertainty>4.05</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>7754283</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>543923185531</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.116 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>8.2e+03 sec</Worst-caseRealTimeLatency>
            <Interval-min>7754284</Interval-min>
            <Interval-max>543923185532</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>214</DSP>
            <FF>57056</FF>
            <LUT>84996</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>11</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>11</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_EMO</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_EMO</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>kernel_EMO</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>kernel_EMO</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>kernel_EMO</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>kernel_EMO</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>kernel_EMO</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_stage0_1_fu_1152</InstName>
                    <ModuleName>kernel_stage0_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1152</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_DW_conv_1_fu_414</InstName>
                            <ModuleName>DW_conv_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>414</ID>
                            <BindInstances>empty_fu_504_p2 tmp_fu_534_p2 empty_231_fu_544_p2 empty_232_fu_562_p2 empty_233_fu_588_p2 add_ln37_fu_600_p2 add_ln37_2_fu_626_p2 p_mid174_fu_656_p2 p_mid194_fu_706_p2 p_mid1114_fu_740_p2 add_ln40_fu_792_p2 p_mid134_fu_840_p2 p_mid154_fu_882_p2 add_ln44_fu_922_p2 p_mid1_fu_956_p2 p_mid113_fu_982_p2 p_mid115_fu_1020_p2 add_ln52_1_fu_1046_p2 add_ln52_fu_1056_p2 add_ln63_fu_1086_p2 add_ln55_fu_1101_p2 add_ln55_1_fu_1107_p2 add_ln72_fu_1119_p2 add_ln58_fu_1146_p2 sub_ln61_fu_1157_p2 empty_234_fu_1179_p2 add_ln66_fu_1293_p2 mul_62s_17ns_62_1_1_U3 add_ln65_4_fu_1309_p2 add_ln65_fu_1338_p2 add_ln65_3_fu_1382_p2 add_ln67_fu_1411_p2 grp_fu_1423_p0 add_ln71_fu_1463_p2 add_ln72_1_fu_1520_p2 add_ln73_fu_1539_p2 add_ln47_fu_1205_p2 add_ln44_2_fu_1210_p2 add_ln40_2_fu_1223_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_BatchNorm_1_fu_432</InstName>
                            <ModuleName>BatchNorm_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>432</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_BatchNorm_1_Pipeline_VITIS_LOOP_19_4_fu_241</InstName>
                                    <ModuleName>BatchNorm_1_Pipeline_VITIS_LOOP_19_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>241</ID>
                                    <BindInstances>add_ln19_fu_224_p2 fsub_32ns_32ns_32_2_full_dsp_1_U14 ddiv_64ns_64ns_64_9_no_dsp_1_U19 dmul_64ns_64ns_64_2_max_dsp_1_U18</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_8ns_7ns_15_1_1_U39 empty_fu_395_p2 empty_240_fu_400_p2 empty_241_fu_405_p2 empty_242_fu_410_p2 tmp2_fu_415_p2 mul_8ns_7ns_15_1_1_U40 add_ln13_fu_475_p2 add_ln15_fu_571_p2 p_mid118_fu_589_p2 p_mid120_fu_594_p2 p_mid122_fu_599_p2 p_mid124_fu_604_p2 tmp2_mid1_fu_609_p2 mul_8ns_7ns_15_1_1_U41 dadd_64ns_64ns_64_2_full_dsp_1_U37 tmp1_fu_816_p2 mul_mul_15ns_7ns_21_4_1_U42 empty_244_fu_848_p2 empty_245_fu_853_p2 dsqrt_64ns_64ns_64_8_no_dsp_1_U38 add_ln17_fu_826_p2 add_ln15_1_fu_735_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DW_conv_2_fu_466</InstName>
                            <ModuleName>DW_conv_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>466</ID>
                            <BindInstances>mul_7ns_7ns_14_1_1_U63 bound10_fu_479_p2 mul_mul_7ns_11ns_18_4_1_U73 p_mid1144_fu_572_p2 mac_muladd_7ns_2ns_1s_9_4_1_U74 mac_muladd_7ns_2ns_1s_9_4_1_U74 mac_muladd_7ns_2ns_1s_9_4_1_U75 mac_muladd_7ns_2ns_1s_9_4_1_U75 empty_228_fu_611_p2 mul_9s_7ns_16_1_1_U64 add_ln34_fu_641_p2 add_ln37_fu_718_p2 mac_muladd_7ns_2ns_1s_9_4_1_U76 mac_muladd_7ns_2ns_1s_9_4_1_U76 mul_9s_7ns_16_1_1_U65 add_ln40_fu_759_p2 mac_muladd_7ns_2ns_1s_9_4_1_U77 mac_muladd_7ns_2ns_1s_9_4_1_U77 mul_9s_7ns_16_1_1_U66 add_ln44_fu_956_p2 p_mid1_fu_973_p2 mul_9s_7ns_16_1_1_U67 add_ln51_fu_1049_p2 add_ln63_1_fu_1095_p2 add_ln72_fu_1110_p2 add_ln58_fu_1116_p2 mul_8ns_7ns_15_1_1_U68 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U78 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U78 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U78 mul_32s_3ns_32_1_1_U69 empty_230_fu_1226_p2 add_ln66_fu_1275_p2 mul_14ns_62s_62_1_1_U70 add_ln64_fu_1300_p2 add_ln65_fu_1342_p2 add_ln65_1_fu_1380_p2 fmul_32ns_32ns_32_2_max_dsp_1_U60 fadd_32ns_32ns_32_2_full_dsp_1_U59 add_ln67_fu_1409_p2 grp_fu_1421_p0 add_ln73_fu_1467_p2 add_ln47_fu_1130_p2 add_ln44_1_fu_1135_p2 add_ln40_1_fu_1148_p2 add_ln37_1_fu_1161_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage0_1_Pipeline_SiLU_fu_497</InstName>
                            <ModuleName>kernel_stage0_1_Pipeline_SiLU</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>497</ID>
                            <BindInstances>add_ln12_fu_177_p2 add_ln13_fu_203_p2 add_ln9_fu_229_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_508</InstName>
                            <ModuleName>kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>508</ID>
                            <BindInstances>add_ln17_fu_107_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Pointwise_conv_1_fu_516</InstName>
                            <ModuleName>Pointwise_conv_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>516</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Pointwise_conv_1_Pipeline_In_Channel_fu_230</InstName>
                                    <ModuleName>Pointwise_conv_1_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>230</ID>
                                    <BindInstances>add_ln29_fu_232_p2 add_ln32_5_fu_241_p2 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U117 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U117 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U117 add_ln32_4_fu_268_p2 fmul_32ns_32ns_32_2_max_dsp_1_U116</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_7ns_8ns_15_1_1_U131 mul_mul_7ns_15ns_22_4_1_U134 add_ln19_fu_325_p2 add_ln19_2_fu_345_p2 add_ln22_fu_521_p2 mul_8ns_6ns_13_1_1_U132 empty_215_fu_414_p2 mul_8ns_7ns_15_1_1_U133 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U135 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U135 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U135 empty_220_fu_554_p2 add_ln35_fu_446_p2 fadd_32ns_32ns_32_2_full_dsp_1_U130 add_ln25_fu_471_p2 add_ln22_2_fu_477_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage0_1_Pipeline_SiLU1_fu_540</InstName>
                            <ModuleName>kernel_stage0_1_Pipeline_SiLU1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>540</ID>
                            <BindInstances>add_ln12_fu_177_p2 add_ln13_fu_203_p2 add_ln9_fu_229_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage0_1_Pipeline_VITIS_LOOP_34_2_fu_550</InstName>
                            <ModuleName>kernel_stage0_1_Pipeline_VITIS_LOOP_34_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>550</ID>
                            <BindInstances>add_ln34_fu_134_p2 dexp_64ns_64ns_64_6_full_dsp_1_U162 dadd_64ns_64ns_64_2_full_dsp_1_U160 ddiv_64ns_64ns_64_9_no_dsp_1_U161</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Pointwise_conv_2_fu_560</InstName>
                            <ModuleName>Pointwise_conv_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>560</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Pointwise_conv_2_Pipeline_In_Channel_fu_210</InstName>
                                    <ModuleName>Pointwise_conv_2_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>210</ID>
                                    <BindInstances>add_ln29_fu_232_p2 add_ln32_3_fu_241_p2 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U176 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U176 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U176 add_ln32_2_fu_268_p2 fmul_32ns_32ns_32_2_max_dsp_1_U175 fadd_32ns_32ns_32_2_full_dsp_1_U174</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_7ns_6ns_13_1_1_U188 mul_mul_7ns_13ns_20_4_1_U191 add_ln19_fu_301_p2 add_ln19_1_fu_321_p2 add_ln22_fu_456_p2 mul_6ns_8ns_13_1_1_U189 empty_208_fu_386_p2 mul_6ns_7ns_13_1_1_U190 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U192 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U192 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U192 empty_213_fu_489_p2 add_ln25_fu_406_p2 add_ln22_1_fu_412_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage0_1_Pipeline_VITIS_LOOP_57_4_fu_581</InstName>
                            <ModuleName>kernel_stage0_1_Pipeline_VITIS_LOOP_57_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>581</ID>
                            <BindInstances>add_ln56_fu_189_p2 add_ln56_1_fu_213_p2 add_ln57_fu_230_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln15_fu_652_p2 fdiv_32ns_32ns_32_5_no_dsp_1_U207 add_ln54_1_fu_725_p2 add_ln54_fu_737_p2 add_ln55_fu_747_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage1_1_fu_1195</InstName>
                    <ModuleName>kernel_stage1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1195</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_BatchNorm_1_fu_408</InstName>
                            <ModuleName>BatchNorm_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>408</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_BatchNorm_1_Pipeline_VITIS_LOOP_19_4_fu_241</InstName>
                                    <ModuleName>BatchNorm_1_Pipeline_VITIS_LOOP_19_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>241</ID>
                                    <BindInstances>add_ln19_fu_224_p2 fsub_32ns_32ns_32_2_full_dsp_1_U14 ddiv_64ns_64ns_64_9_no_dsp_1_U19 dmul_64ns_64ns_64_2_max_dsp_1_U18</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_8ns_7ns_15_1_1_U39 empty_fu_395_p2 empty_240_fu_400_p2 empty_241_fu_405_p2 empty_242_fu_410_p2 tmp2_fu_415_p2 mul_8ns_7ns_15_1_1_U40 add_ln13_fu_475_p2 add_ln15_fu_571_p2 p_mid118_fu_589_p2 p_mid120_fu_594_p2 p_mid122_fu_599_p2 p_mid124_fu_604_p2 tmp2_mid1_fu_609_p2 mul_8ns_7ns_15_1_1_U41 dadd_64ns_64ns_64_2_full_dsp_1_U37 tmp1_fu_816_p2 mul_mul_15ns_7ns_21_4_1_U42 empty_244_fu_848_p2 empty_245_fu_853_p2 dsqrt_64ns_64ns_64_8_no_dsp_1_U38 add_ln17_fu_826_p2 add_ln15_1_fu_735_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Pointwise_conv_1_fu_459</InstName>
                            <ModuleName>Pointwise_conv_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>459</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Pointwise_conv_1_Pipeline_In_Channel_fu_230</InstName>
                                    <ModuleName>Pointwise_conv_1_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>230</ID>
                                    <BindInstances>add_ln29_fu_232_p2 add_ln32_5_fu_241_p2 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U117 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U117 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U117 add_ln32_4_fu_268_p2 fmul_32ns_32ns_32_2_max_dsp_1_U116</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_7ns_8ns_15_1_1_U131 mul_mul_7ns_15ns_22_4_1_U134 add_ln19_fu_325_p2 add_ln19_2_fu_345_p2 add_ln22_fu_521_p2 mul_8ns_6ns_13_1_1_U132 empty_215_fu_414_p2 mul_8ns_7ns_15_1_1_U133 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U135 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U135 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U135 empty_220_fu_554_p2 add_ln35_fu_446_p2 fadd_32ns_32ns_32_2_full_dsp_1_U130 add_ln25_fu_471_p2 add_ln22_2_fu_477_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_SiLU_1_fu_493</InstName>
                            <ModuleName>SiLU_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>493</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_SiLU_1_Pipeline_SiLU_fu_74</InstName>
                                    <ModuleName>SiLU_1_Pipeline_SiLU</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>74</ID>
                                    <BindInstances>add_ln12_fu_177_p2 fexp_32ns_32ns_32_4_full_dsp_1_U252 fadd_32ns_32ns_32_2_full_dsp_1_U249 fdiv_32ns_32ns_32_5_no_dsp_1_U251 fmul_32ns_32ns_32_2_max_dsp_1_U250 add_ln13_fu_202_p2 add_ln9_fu_227_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_7ns_7ns_14_1_1_U258 mac_muladd_14ns_8ns_1s_21_4_1_U259 mac_muladd_14ns_8ns_1s_21_4_1_U259</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DW_conv_2_fu_520</InstName>
                            <ModuleName>DW_conv_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>520</ID>
                            <BindInstances>mul_7ns_7ns_14_1_1_U63 bound10_fu_479_p2 mul_mul_7ns_11ns_18_4_1_U73 p_mid1144_fu_572_p2 mac_muladd_7ns_2ns_1s_9_4_1_U74 mac_muladd_7ns_2ns_1s_9_4_1_U74 mac_muladd_7ns_2ns_1s_9_4_1_U75 mac_muladd_7ns_2ns_1s_9_4_1_U75 empty_228_fu_611_p2 mul_9s_7ns_16_1_1_U64 add_ln34_fu_641_p2 add_ln37_fu_718_p2 mac_muladd_7ns_2ns_1s_9_4_1_U76 mac_muladd_7ns_2ns_1s_9_4_1_U76 mul_9s_7ns_16_1_1_U65 add_ln40_fu_759_p2 mac_muladd_7ns_2ns_1s_9_4_1_U77 mac_muladd_7ns_2ns_1s_9_4_1_U77 mul_9s_7ns_16_1_1_U66 add_ln44_fu_956_p2 p_mid1_fu_973_p2 mul_9s_7ns_16_1_1_U67 add_ln51_fu_1049_p2 add_ln63_1_fu_1095_p2 add_ln72_fu_1110_p2 add_ln58_fu_1116_p2 mul_8ns_7ns_15_1_1_U68 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U78 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U78 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U78 mul_32s_3ns_32_1_1_U69 empty_230_fu_1226_p2 add_ln66_fu_1275_p2 mul_14ns_62s_62_1_1_U70 add_ln64_fu_1300_p2 add_ln65_fu_1342_p2 add_ln65_1_fu_1380_p2 fmul_32ns_32ns_32_2_max_dsp_1_U60 fadd_32ns_32ns_32_2_full_dsp_1_U59 add_ln67_fu_1409_p2 grp_fu_1421_p0 add_ln73_fu_1467_p2 add_ln47_fu_1130_p2 add_ln44_1_fu_1135_p2 add_ln40_1_fu_1148_p2 add_ln37_1_fu_1161_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Pointwise_conv_2_fu_561</InstName>
                            <ModuleName>Pointwise_conv_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>561</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Pointwise_conv_2_Pipeline_In_Channel_fu_210</InstName>
                                    <ModuleName>Pointwise_conv_2_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>210</ID>
                                    <BindInstances>add_ln29_fu_232_p2 add_ln32_3_fu_241_p2 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U176 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U176 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U176 add_ln32_2_fu_268_p2 fmul_32ns_32ns_32_2_max_dsp_1_U175 fadd_32ns_32ns_32_2_full_dsp_1_U174</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_7ns_6ns_13_1_1_U188 mul_mul_7ns_13ns_20_4_1_U191 add_ln19_fu_301_p2 add_ln19_1_fu_321_p2 add_ln22_fu_456_p2 mul_6ns_8ns_13_1_1_U189 empty_208_fu_386_p2 mul_6ns_7ns_13_1_1_U190 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U192 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U192 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U192 empty_213_fu_489_p2 add_ln25_fu_406_p2 add_ln22_1_fu_412_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Compute_skip_1_fu_588</InstName>
                            <ModuleName>Compute_skip_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>588</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Compute_skip_1_Pipeline_VITIS_LOOP_20_3_fu_90</InstName>
                                    <ModuleName>Compute_skip_1_Pipeline_VITIS_LOOP_20_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>tmp2_fu_364_p2 mul_7ns_6ns_13_1_1_U269 tmp1_fu_383_p2 add_ln14_fu_394_p2 add_ln16_fu_516_p2 tmp2_mid1_fu_542_p2 mul_7ns_6ns_13_1_1_U270 add_ln18_fu_588_p2 tmp1_mid1_fu_604_p2 mul_mul_13ns_6ns_19_4_1_U271 add_ln18_1_fu_739_p2 add_ln18_2_fu_754_p2 add_ln18_3_fu_769_p2 fadd_32ns_32ns_32_2_full_dsp_1_U268 add_ln20_fu_633_p2 add_ln18_4_fu_670_p2 add_ln16_1_fu_684_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_6ns_6ns_12_1_1_U289 mul_mul_7ns_12ns_19_4_1_U290</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage2_1_fu_1250</InstName>
                    <ModuleName>kernel_stage2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1250</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_BatchNorm_1_fu_408</InstName>
                            <ModuleName>BatchNorm_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>408</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_BatchNorm_1_Pipeline_VITIS_LOOP_19_4_fu_241</InstName>
                                    <ModuleName>BatchNorm_1_Pipeline_VITIS_LOOP_19_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>241</ID>
                                    <BindInstances>add_ln19_fu_224_p2 fsub_32ns_32ns_32_2_full_dsp_1_U14 ddiv_64ns_64ns_64_9_no_dsp_1_U19 dmul_64ns_64ns_64_2_max_dsp_1_U18</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_8ns_7ns_15_1_1_U39 empty_fu_395_p2 empty_240_fu_400_p2 empty_241_fu_405_p2 empty_242_fu_410_p2 tmp2_fu_415_p2 mul_8ns_7ns_15_1_1_U40 add_ln13_fu_475_p2 add_ln15_fu_571_p2 p_mid118_fu_589_p2 p_mid120_fu_594_p2 p_mid122_fu_599_p2 p_mid124_fu_604_p2 tmp2_mid1_fu_609_p2 mul_8ns_7ns_15_1_1_U41 dadd_64ns_64ns_64_2_full_dsp_1_U37 tmp1_fu_816_p2 mul_mul_15ns_7ns_21_4_1_U42 empty_244_fu_848_p2 empty_245_fu_853_p2 dsqrt_64ns_64ns_64_8_no_dsp_1_U38 add_ln17_fu_826_p2 add_ln15_1_fu_735_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Pointwise_conv_1_fu_460</InstName>
                            <ModuleName>Pointwise_conv_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>460</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Pointwise_conv_1_Pipeline_In_Channel_fu_230</InstName>
                                    <ModuleName>Pointwise_conv_1_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>230</ID>
                                    <BindInstances>add_ln29_fu_232_p2 add_ln32_5_fu_241_p2 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U117 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U117 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U117 add_ln32_4_fu_268_p2 fmul_32ns_32ns_32_2_max_dsp_1_U116</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_7ns_8ns_15_1_1_U131 mul_mul_7ns_15ns_22_4_1_U134 add_ln19_fu_325_p2 add_ln19_2_fu_345_p2 add_ln22_fu_521_p2 mul_8ns_6ns_13_1_1_U132 empty_215_fu_414_p2 mul_8ns_7ns_15_1_1_U133 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U135 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U135 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U135 empty_220_fu_554_p2 add_ln35_fu_446_p2 fadd_32ns_32ns_32_2_full_dsp_1_U130 add_ln25_fu_471_p2 add_ln22_2_fu_477_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_SiLU_1_fu_494</InstName>
                            <ModuleName>SiLU_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>494</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_SiLU_1_Pipeline_SiLU_fu_74</InstName>
                                    <ModuleName>SiLU_1_Pipeline_SiLU</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>74</ID>
                                    <BindInstances>add_ln12_fu_177_p2 fexp_32ns_32ns_32_4_full_dsp_1_U252 fadd_32ns_32ns_32_2_full_dsp_1_U249 fdiv_32ns_32ns_32_5_no_dsp_1_U251 fmul_32ns_32ns_32_2_max_dsp_1_U250 add_ln13_fu_202_p2 add_ln9_fu_227_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_7ns_7ns_14_1_1_U258 mac_muladd_14ns_8ns_1s_21_4_1_U259 mac_muladd_14ns_8ns_1s_21_4_1_U259</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DW_conv_2_fu_521</InstName>
                            <ModuleName>DW_conv_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>521</ID>
                            <BindInstances>mul_7ns_7ns_14_1_1_U63 bound10_fu_479_p2 mul_mul_7ns_11ns_18_4_1_U73 p_mid1144_fu_572_p2 mac_muladd_7ns_2ns_1s_9_4_1_U74 mac_muladd_7ns_2ns_1s_9_4_1_U74 mac_muladd_7ns_2ns_1s_9_4_1_U75 mac_muladd_7ns_2ns_1s_9_4_1_U75 empty_228_fu_611_p2 mul_9s_7ns_16_1_1_U64 add_ln34_fu_641_p2 add_ln37_fu_718_p2 mac_muladd_7ns_2ns_1s_9_4_1_U76 mac_muladd_7ns_2ns_1s_9_4_1_U76 mul_9s_7ns_16_1_1_U65 add_ln40_fu_759_p2 mac_muladd_7ns_2ns_1s_9_4_1_U77 mac_muladd_7ns_2ns_1s_9_4_1_U77 mul_9s_7ns_16_1_1_U66 add_ln44_fu_956_p2 p_mid1_fu_973_p2 mul_9s_7ns_16_1_1_U67 add_ln51_fu_1049_p2 add_ln63_1_fu_1095_p2 add_ln72_fu_1110_p2 add_ln58_fu_1116_p2 mul_8ns_7ns_15_1_1_U68 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U78 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U78 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U78 mul_32s_3ns_32_1_1_U69 empty_230_fu_1226_p2 add_ln66_fu_1275_p2 mul_14ns_62s_62_1_1_U70 add_ln64_fu_1300_p2 add_ln65_fu_1342_p2 add_ln65_1_fu_1380_p2 fmul_32ns_32ns_32_2_max_dsp_1_U60 fadd_32ns_32ns_32_2_full_dsp_1_U59 add_ln67_fu_1409_p2 grp_fu_1421_p0 add_ln73_fu_1467_p2 add_ln47_fu_1130_p2 add_ln44_1_fu_1135_p2 add_ln40_1_fu_1148_p2 add_ln37_1_fu_1161_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Pointwise_conv_2_fu_562</InstName>
                            <ModuleName>Pointwise_conv_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>562</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Pointwise_conv_2_Pipeline_In_Channel_fu_210</InstName>
                                    <ModuleName>Pointwise_conv_2_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>210</ID>
                                    <BindInstances>add_ln29_fu_232_p2 add_ln32_3_fu_241_p2 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U176 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U176 ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U176 add_ln32_2_fu_268_p2 fmul_32ns_32ns_32_2_max_dsp_1_U175 fadd_32ns_32ns_32_2_full_dsp_1_U174</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_7ns_6ns_13_1_1_U188 mul_mul_7ns_13ns_20_4_1_U191 add_ln19_fu_301_p2 add_ln19_1_fu_321_p2 add_ln22_fu_456_p2 mul_6ns_8ns_13_1_1_U189 empty_208_fu_386_p2 mul_6ns_7ns_13_1_1_U190 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U192 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U192 ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U192 empty_213_fu_489_p2 add_ln25_fu_406_p2 add_ln22_1_fu_412_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Compute_skip_1_fu_589</InstName>
                            <ModuleName>Compute_skip_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>589</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Compute_skip_1_Pipeline_VITIS_LOOP_20_3_fu_90</InstName>
                                    <ModuleName>Compute_skip_1_Pipeline_VITIS_LOOP_20_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>tmp2_fu_364_p2 mul_7ns_6ns_13_1_1_U269 tmp1_fu_383_p2 add_ln14_fu_394_p2 add_ln16_fu_516_p2 tmp2_mid1_fu_542_p2 mul_7ns_6ns_13_1_1_U270 add_ln18_fu_588_p2 tmp1_mid1_fu_604_p2 mul_mul_13ns_6ns_19_4_1_U271 add_ln18_1_fu_739_p2 add_ln18_2_fu_754_p2 add_ln18_3_fu_769_p2 fadd_32ns_32ns_32_2_full_dsp_1_U268 add_ln20_fu_633_p2 add_ln18_4_fu_670_p2 add_ln16_1_fu_684_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_6ns_6ns_12_1_1_U289 mul_mul_7ns_12ns_19_4_1_U290</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>DW_conv_1</Name>
            <Loops>
                <Out_Row_Kernel_Row_Kernel_Col>
                    <Output_Channel>
                        <In_Channel/>
                    </Output_Channel>
                </Out_Row_Kernel_Row_Kernel_Col>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>225793</Best-caseLatency>
                    <Average-caseLatency>3013194241</Average-caseLatency>
                    <Worst-caseLatency>15796634113</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.387 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>45.198 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>236.950 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>225793 ~ 15796634113</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Out_Row_Kernel_Row_Kernel_Col>
                        <Name>Out_Row_Kernel_Row_Kernel_Col</Name>
                        <TripCount>112896</TripCount>
                        <Latency>225792 ~ 15796634112</Latency>
                        <AbsoluteTimeLatency>3.387 ms ~ 236.950 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>139922</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 139922</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <Output_Channel>
                            <Name>Output_Channel</Name>
                            <TripCount>24</TripCount>
                            <Latency>96 ~ 139920</Latency>
                            <AbsoluteTimeLatency>1.440 us ~ 2.099 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>4</min>
                                    <max>5830</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>4 ~ 5830</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <In_Channel>
                                <Name>In_Channel</Name>
                                <TripCount>
                                    <range>
                                        <min>3</min>
                                        <max>160</max>
                                    </range>
                                </TripCount>
                                <Latency>108 ~ 5795</Latency>
                                <AbsoluteTimeLatency>1.620 us ~ 86.925 us</AbsoluteTimeLatency>
                                <IterationLatency>36</IterationLatency>
                                <PipelineDepth>36</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </In_Channel>
                        </Output_Channel>
                    </Out_Row_Kernel_Row_Kernel_Col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3708</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4136</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_504_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_534_p2" SOURCE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="empty_231_fu_544_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="empty_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_232_fu_562_p2" SOURCE="DW_conv.cpp:44" URAM="0" VARIABLE="empty_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_233_fu_588_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="empty_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_600_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_2_fu_626_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="add_ln37_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid174_fu_656_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="p_mid174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid194_fu_706_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="p_mid194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1114_fu_740_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="p_mid1114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_792_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid134_fu_840_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="p_mid134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid154_fu_882_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="p_mid154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_922_p2" SOURCE="DW_conv.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_956_p2" SOURCE="DW_conv.cpp:51" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid113_fu_982_p2" SOURCE="DW_conv.cpp:44" URAM="0" VARIABLE="p_mid113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid115_fu_1020_p2" SOURCE="DW_conv.cpp:51" URAM="0" VARIABLE="p_mid115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_1046_p2" SOURCE="DW_conv.cpp:52" URAM="0" VARIABLE="add_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_1056_p2" SOURCE="DW_conv.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_1086_p2" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_1101_p2" SOURCE="DW_conv.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_1107_p2" SOURCE="DW_conv.cpp:55" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_1119_p2" SOURCE="DW_conv.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_1146_p2" SOURCE="DW_conv.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_fu_1157_p2" SOURCE="DW_conv.cpp:61" URAM="0" VARIABLE="sub_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_234_fu_1179_p2" SOURCE="DW_conv.cpp:58" URAM="0" VARIABLE="empty_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_1293_p2" SOURCE="DW_conv.cpp:66" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="In_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_17ns_62_1_1_U3" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="mul_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_4_fu_1309_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_1338_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_3_fu_1382_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_1411_p2" SOURCE="DW_conv.cpp:67" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1423_p0" SOURCE="DW_conv.cpp:67" URAM="0" VARIABLE="add_ln67_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_1463_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_1_fu_1520_p2" SOURCE="DW_conv.cpp:72" URAM="0" VARIABLE="add_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_1539_p2" SOURCE="DW_conv.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_1205_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_2_fu_1210_p2" SOURCE="DW_conv.cpp:44" URAM="0" VARIABLE="add_ln44_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_2_fu_1223_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BatchNorm_1_Pipeline_VITIS_LOOP_19_4</Name>
            <Loops>
                <VITIS_LOOP_19_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>60</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>144</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>60 ~ 144</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_19_4>
                        <Name>VITIS_LOOP_19_4</Name>
                        <TripCount>
                            <range>
                                <min>28</min>
                                <max>112</max>
                            </range>
                        </TripCount>
                        <Latency>58 ~ 142</Latency>
                        <AbsoluteTimeLatency>0.870 us ~ 2.130 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>32</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_19_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1185</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>563</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_224_p2" SOURCE="BatchNorm.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_19_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="BatchNorm.cpp:21" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_19_4" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_9_no_dsp_1_U19" SOURCE="BatchNorm.cpp:21" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_19_4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U18" SOURCE="BatchNorm.cpp:21" URAM="0" VARIABLE="mul"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BatchNorm_1</Name>
            <Loops>
                <VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55105</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2974721</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.827 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>44.621 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>55105 ~ 2974721</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3>
                        <Name>VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3</Name>
                        <TripCount>
                            <range>
                                <min>672</min>
                                <max>17920</max>
                            </range>
                        </TripCount>
                        <Latency>55104 ~ 2974720</Latency>
                        <AbsoluteTimeLatency>0.827 ms ~ 44.621 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>82</min>
                                <max>166</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>82 ~ 166</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_BatchNorm_1_Pipeline_VITIS_LOOP_19_4_fu_241</Instance>
                        </InstanceList>
                    </VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>14</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2700</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3152</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_7ns_15_1_1_U39" SOURCE="BatchNorm.cpp:13" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_395_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_240_fu_400_p2" SOURCE="" URAM="0" VARIABLE="empty_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_241_fu_405_p2" SOURCE="" URAM="0" VARIABLE="empty_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_242_fu_410_p2" SOURCE="" URAM="0" VARIABLE="empty_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_415_p2" SOURCE="BatchNorm.cpp:15" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_7ns_15_1_1_U40" SOURCE="BatchNorm.cpp:15" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_475_p2" SOURCE="BatchNorm.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_571_p2" SOURCE="BatchNorm.cpp:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid118_fu_589_p2" SOURCE="BatchNorm.cpp:15" URAM="0" VARIABLE="p_mid118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid120_fu_594_p2" SOURCE="BatchNorm.cpp:15" URAM="0" VARIABLE="p_mid120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid122_fu_599_p2" SOURCE="BatchNorm.cpp:15" URAM="0" VARIABLE="p_mid122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid124_fu_604_p2" SOURCE="BatchNorm.cpp:15" URAM="0" VARIABLE="p_mid124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_mid1_fu_609_p2" SOURCE="BatchNorm.cpp:15" URAM="0" VARIABLE="tmp2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_7ns_15_1_1_U41" SOURCE="BatchNorm.cpp:15" URAM="0" VARIABLE="tmp3_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_2_full_dsp_1_U37" SOURCE="BatchNorm.cpp:15" URAM="0" VARIABLE="add_mid2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_816_p2" SOURCE="BatchNorm.cpp:17" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15ns_7ns_21_4_1_U42" SOURCE="BatchNorm.cpp:17" URAM="0" VARIABLE="empty_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_244_fu_848_p2" SOURCE="BatchNorm.cpp:17" URAM="0" VARIABLE="empty_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_245_fu_853_p2" SOURCE="BatchNorm.cpp:17" URAM="0" VARIABLE="empty_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_8_no_dsp_1_U38" SOURCE="BatchNorm.cpp:21" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_826_p2" SOURCE="BatchNorm.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_2_VITIS_LOOP_17_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_735_p2" SOURCE="BatchNorm.cpp:15" URAM="0" VARIABLE="add_ln15_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_2</Name>
            <Loops>
                <Batch_Out_Column_Kernel_Row_Kernel_Col>
                    <Output_Channel>
                        <In_Channel/>
                    </Output_Channel>
                </Batch_Out_Column_Kernel_Row_Kernel_Col>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>63519</Best-caseLatency>
                    <Average-caseLatency>4524174915</Average-caseLatency>
                    <Worst-caseLatency>105274278159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.953 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>67.863 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.6e+03 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>63519 ~ 105274278159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Batch_Out_Column_Kernel_Row_Kernel_Col>
                        <Name>Batch_Out_Column_Kernel_Row_Kernel_Col</Name>
                        <TripCount>
                            <range>
                                <min>7056</min>
                                <max>112896</max>
                            </range>
                        </TripCount>
                        <Latency>63507 ~ 105274278147</Latency>
                        <AbsoluteTimeLatency>0.953 ms ~ 1.6e+03 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>9</min>
                                <max>932489</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>9 ~ 932489</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <Output_Channel>
                            <Name>Output_Channel</Name>
                            <TripCount>
                                <range>
                                    <min>24</min>
                                    <max>160</max>
                                </range>
                            </TripCount>
                            <Latency>432 ~ 932480</Latency>
                            <AbsoluteTimeLatency>6.480 us ~ 13.987 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>18</min>
                                    <max>5828</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>18 ~ 5828</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <In_Channel>
                                <Name>In_Channel</Name>
                                <TripCount>
                                    <range>
                                        <min>3</min>
                                        <max>160</max>
                                    </range>
                                </TripCount>
                                <Latency>108 ~ 5795</Latency>
                                <AbsoluteTimeLatency>1.620 us ~ 86.925 us</AbsoluteTimeLatency>
                                <IterationLatency>36</IterationLatency>
                                <PipelineDepth>36</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </In_Channel>
                        </Output_Channel>
                    </Batch_Out_Column_Kernel_Row_Kernel_Col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>15</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4342</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4901</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_7ns_14_1_1_U63" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="mul_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="bound10_fu_479_p2" SOURCE="" URAM="0" VARIABLE="bound10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_7ns_11ns_18_4_1_U73" SOURCE="" URAM="0" VARIABLE="bound43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1144_fu_572_p2" SOURCE="" URAM="0" VARIABLE="p_mid1144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_2ns_1s_9_4_1_U74" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="empty_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_2ns_1s_9_4_1_U74" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="empty_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_2ns_1s_9_4_1_U75" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="empty_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_2ns_1s_9_4_1_U75" SOURCE="DW_conv.cpp:51" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="empty_228_fu_611_p2" SOURCE="DW_conv.cpp:44" URAM="0" VARIABLE="empty_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U64" SOURCE="DW_conv.cpp:44" URAM="0" VARIABLE="empty_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_641_p2" SOURCE="DW_conv.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_718_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_2ns_1s_9_4_1_U76" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="p_mid152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_2ns_1s_9_4_1_U76" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="p_mid154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U65" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="p_mid180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_759_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_2ns_1s_9_4_1_U77" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="p_mid116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_2ns_1s_9_4_1_U77" SOURCE="DW_conv.cpp:51" URAM="0" VARIABLE="add_ln51_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U66" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="p_mid132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_956_p2" SOURCE="DW_conv.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_973_p2" SOURCE="DW_conv.cpp:44" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U67" SOURCE="DW_conv.cpp:44" URAM="0" VARIABLE="p_mid16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1049_p2" SOURCE="DW_conv.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_1095_p2" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_1110_p2" SOURCE="DW_conv.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_1116_p2" SOURCE="DW_conv.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_7ns_15_1_1_U68" SOURCE="DW_conv.cpp:58" URAM="0" VARIABLE="mul_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U78" SOURCE="DW_conv.cpp:58" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U78" SOURCE="DW_conv.cpp:58" URAM="0" VARIABLE="mul_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U78" SOURCE="DW_conv.cpp:58" URAM="0" VARIABLE="add_ln58_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_3ns_32_1_1_U69" SOURCE="DW_conv.cpp:61" URAM="0" VARIABLE="in_ch"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_230_fu_1226_p2" SOURCE="DW_conv.cpp:58" URAM="0" VARIABLE="empty_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_1275_p2" SOURCE="DW_conv.cpp:66" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="In_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_14ns_62s_62_1_1_U70" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="mul_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_1300_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_1342_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_1380_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="In_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="In_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_1409_p2" SOURCE="DW_conv.cpp:67" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1421_p0" SOURCE="DW_conv.cpp:67" URAM="0" VARIABLE="add_ln67_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_1467_p2" SOURCE="DW_conv.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_1130_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_1135_p2" SOURCE="DW_conv.cpp:44" URAM="0" VARIABLE="add_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_1148_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_1161_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="add_ln37_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_1_Pipeline_SiLU</Name>
            <Loops>
                <SiLU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>301084</Best-caseLatency>
                    <Average-caseLatency>301084</Average-caseLatency>
                    <Worst-caseLatency>301084</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.516 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.516 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.516 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>301084</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SiLU>
                        <Name>SiLU</Name>
                        <TripCount>301056</TripCount>
                        <Latency>301082</Latency>
                        <AbsoluteTimeLatency>4.516 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SiLU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>491</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>353</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_177_p2" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_203_p2" SOURCE="SiLU.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_229_p2" SOURCE="SiLU.cpp:9" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4</Name>
            <Loops>
                <VITIS_LOOP_17_3_VITIS_LOOP_18_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12548</Best-caseLatency>
                    <Average-caseLatency>12548</Average-caseLatency>
                    <Worst-caseLatency>12548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.188 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.188 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.188 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12548</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_17_3_VITIS_LOOP_18_4>
                        <Name>VITIS_LOOP_17_3_VITIS_LOOP_18_4</Name>
                        <TripCount>12544</TripCount>
                        <Latency>12546</Latency>
                        <AbsoluteTimeLatency>0.188 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_17_3_VITIS_LOOP_18_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>87</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>102</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_3_VITIS_LOOP_18_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_107_p2" SOURCE="kernel_stage0.cpp:17" URAM="0" VARIABLE="add_ln17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Pointwise_conv_1_Pipeline_In_Channel</Name>
            <Loops>
                <In_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>64</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.960 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40 ~ 64</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <In_Channel>
                        <Name>In_Channel</Name>
                        <TripCount>
                            <range>
                                <min>24</min>
                                <max>48</max>
                            </range>
                        </TripCount>
                        <Latency>38 ~ 62</Latency>
                        <AbsoluteTimeLatency>0.570 us ~ 0.930 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </In_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>442</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>332</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_232_p2" SOURCE="Pointwise_conv.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_5_fu_241_p2" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U117" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="In_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U117" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="mul_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U117" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_4_fu_268_p2" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="In_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="mul"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Pointwise_conv_1</Name>
            <Loops>
                <Out_Row_Out_Column_Output_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1684</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>188661764</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.830 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1684 ~ 188661764</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Out_Row_Out_Column_Output_Channel>
                        <Name>Out_Row_Out_Column_Output_Channel</Name>
                        <TripCount>
                            <range>
                                <min>24</min>
                                <max>2007040</max>
                            </range>
                        </TripCount>
                        <Latency>1680 ~ 188661760</Latency>
                        <AbsoluteTimeLatency>25.200 us ~ 2.830 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>70</min>
                                <max>94</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>70 ~ 94</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Pointwise_conv_1_Pipeline_In_Channel_fu_230</Instance>
                        </InstanceList>
                    </Out_Row_Out_Column_Output_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1111</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1555</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_8ns_15_1_1_U131" SOURCE="" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_7ns_15ns_22_4_1_U134" SOURCE="" URAM="0" VARIABLE="bound4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_325_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_2_fu_345_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="add_ln19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_521_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_6ns_13_1_1_U132" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_215_fu_414_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="empty_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_7ns_15_1_1_U133" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U135" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U135" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U135" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_220_fu_554_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_446_p2" SOURCE="Pointwise_conv.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U130" SOURCE="Pointwise_conv.cpp:35" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_471_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_2_fu_477_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_1_Pipeline_SiLU1</Name>
            <Loops>
                <SiLU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52</Best-caseLatency>
                    <Average-caseLatency>52</Average-caseLatency>
                    <Worst-caseLatency>52</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.780 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.780 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.780 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SiLU>
                        <Name>SiLU</Name>
                        <TripCount>24</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.750 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SiLU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>477</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>339</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_177_p2" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_203_p2" SOURCE="SiLU.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_229_p2" SOURCE="SiLU.cpp:9" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_1_Pipeline_VITIS_LOOP_34_2</Name>
            <Loops>
                <VITIS_LOOP_34_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>46</Best-caseLatency>
                    <Average-caseLatency>46</Average-caseLatency>
                    <Worst-caseLatency>46</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>46</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_34_2>
                        <Name>VITIS_LOOP_34_2</Name>
                        <TripCount>24</TripCount>
                        <Latency>44</Latency>
                        <AbsoluteTimeLatency>0.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_34_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>29</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1287</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2629</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_134_p2" SOURCE="kernel_stage0.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_34_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_6_full_dsp_1_U162" SOURCE="kernel_stage0.cpp:39" URAM="0" VARIABLE="tmp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_34_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_2_full_dsp_1_U160" SOURCE="kernel_stage0.cpp:39" URAM="0" VARIABLE="add33_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_34_2" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_9_no_dsp_1_U161" SOURCE="kernel_stage0.cpp:39" URAM="0" VARIABLE="div_i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_1_Pipeline_VITIS_LOOP_57_4</Name>
            <Loops>
                <VITIS_LOOP_56_3_VITIS_LOOP_57_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12554</Best-caseLatency>
                    <Average-caseLatency>12554</Average-caseLatency>
                    <Worst-caseLatency>12554</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.188 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.188 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.188 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12554</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_3_VITIS_LOOP_57_4>
                        <Name>VITIS_LOOP_56_3_VITIS_LOOP_57_4</Name>
                        <TripCount>12544</TripCount>
                        <Latency>12552</Latency>
                        <AbsoluteTimeLatency>0.188 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_56_3_VITIS_LOOP_57_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>439</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>392</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_3_VITIS_LOOP_57_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_189_p2" SOURCE="kernel_stage0.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_3_VITIS_LOOP_57_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_213_p2" SOURCE="kernel_stage0.cpp:56" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_3_VITIS_LOOP_57_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_230_p2" SOURCE="kernel_stage0.cpp:57" URAM="0" VARIABLE="add_ln57"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Pointwise_conv_2_Pipeline_In_Channel</Name>
            <Loops>
                <In_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>176</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40 ~ 176</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <In_Channel>
                        <Name>In_Channel</Name>
                        <TripCount>
                            <range>
                                <min>24</min>
                                <max>160</max>
                            </range>
                        </TripCount>
                        <Latency>38 ~ 174</Latency>
                        <AbsoluteTimeLatency>0.570 us ~ 2.610 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </In_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>623</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>563</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_232_p2" SOURCE="Pointwise_conv.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_3_fu_241_p2" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U176" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="In_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U176" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="mul_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_15ns_7ns_7ns_7ns_21_4_1_U176" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_2_fu_268_p2" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="In_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U175" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="In_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U174" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Pointwise_conv_2</Name>
            <Loops>
                <Out_Row_Out_Column_Output_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1128964</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>118013956</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.934 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.770 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1128964 ~ 118013956</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Out_Row_Out_Column_Output_Channel>
                        <Name>Out_Row_Out_Column_Output_Channel</Name>
                        <TripCount>
                            <range>
                                <min>18816</min>
                                <max>602112</max>
                            </range>
                        </TripCount>
                        <Latency>1128960 ~ 118013952</Latency>
                        <AbsoluteTimeLatency>16.934 ms ~ 1.770 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>60</min>
                                <max>196</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>60 ~ 196</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Pointwise_conv_2_Pipeline_In_Channel_fu_210</Instance>
                        </InstanceList>
                    </Out_Row_Out_Column_Output_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>971</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1363</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_6ns_13_1_1_U188" SOURCE="" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_7ns_13ns_20_4_1_U191" SOURCE="" URAM="0" VARIABLE="bound4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_301_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_321_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="add_ln19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_456_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U189" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_208_fu_386_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_7ns_13_1_1_U190" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U192" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U192" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_13ns_7ns_7ns_7ns_20_4_1_U192" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_213_fu_489_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_406_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_412_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_1</Name>
            <Loops>
                <VITIS_LOOP_15_2/>
                <VITIS_LOOP_54_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2435799</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>121573103143</Worst-caseLatency>
                    <Best-caseRealTimeLatency>36.537 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.8e+03 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2435799 ~ 121573103143</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_15_2>
                        <Name>VITIS_LOOP_15_2</Name>
                        <TripCount>24</TripCount>
                        <Latency>301344</Latency>
                        <AbsoluteTimeLatency>4.520 ms</AbsoluteTimeLatency>
                        <IterationLatency>12556</IterationLatency>
                        <PipelineDepth>12556</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_508</Instance>
                        </InstanceList>
                    </VITIS_LOOP_15_2>
                    <VITIS_LOOP_54_2>
                        <Name>VITIS_LOOP_54_2</Name>
                        <TripCount>24</TripCount>
                        <Latency>301368</Latency>
                        <AbsoluteTimeLatency>4.521 ms</AbsoluteTimeLatency>
                        <IterationLatency>12557</IterationLatency>
                        <PipelineDepth>12557</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_stage0_1_Pipeline_VITIS_LOOP_57_4_fu_581</Instance>
                        </InstanceList>
                    </VITIS_LOOP_54_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>90</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>16600</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>24664</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_652_p2" SOURCE="kernel_stage0.cpp:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="VITIS_LOOP_15_2" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_5_no_dsp_1_U207" SOURCE="kernel_stage0.cpp:22" URAM="0" VARIABLE="div_i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_725_p2" SOURCE="kernel_stage0.cpp:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_737_p2" SOURCE="kernel_stage0.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_747_p2" SOURCE="kernel_stage0.cpp:55" URAM="0" VARIABLE="add_ln55"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SiLU_1_Pipeline_SiLU</Name>
            <Loops>
                <SiLU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52</Best-caseLatency>
                    <Average-caseLatency>60252</Average-caseLatency>
                    <Worst-caseLatency>120452</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.780 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.904 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.807 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52 ~ 120452</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SiLU>
                        <Name>SiLU</Name>
                        <TripCount>
                            <range>
                                <min>24</min>
                                <max>120424</max>
                            </range>
                        </TripCount>
                        <Latency>50 ~ 120450</Latency>
                        <AbsoluteTimeLatency>0.750 us ~ 1.807 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SiLU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>981</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1434</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_177_p2" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="3" LOOP="SiLU" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_4_full_dsp_1_U252" SOURCE="/users/cad/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="SiLU" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U249" SOURCE="SiLU.cpp:13" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="SiLU" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_5_no_dsp_1_U251" SOURCE="SiLU.cpp:13" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="SiLU" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U250" SOURCE="SiLU.cpp:13" URAM="0" VARIABLE="mul8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_202_p2" SOURCE="SiLU.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_227_p2" SOURCE="SiLU.cpp:9" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SiLU_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>57</Best-caseLatency>
                    <Average-caseLatency>60257</Average-caseLatency>
                    <Worst-caseLatency>120457</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.855 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.904 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.807 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>57 ~ 120457</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>13</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1009</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1549</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_7ns_14_1_1_U258" SOURCE="SiLU.cpp:9" URAM="0" VARIABLE="mul_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_14ns_8ns_1s_21_4_1_U259" SOURCE="SiLU.cpp:9" URAM="0" VARIABLE="mul_ln9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_14ns_8ns_1s_21_4_1_U259" SOURCE="SiLU.cpp:9" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Compute_skip_1_Pipeline_VITIS_LOOP_20_3</Name>
            <Loops>
                <Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25108</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>376340</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.377 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.645 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25108 ~ 376340</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3>
                        <Name>Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3</Name>
                        <TripCount>
                            <range>
                                <min>25088</min>
                                <max>376320</max>
                            </range>
                        </TripCount>
                        <Latency>25106 ~ 376338</Latency>
                        <AbsoluteTimeLatency>0.377 ms ~ 5.645 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>783</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1180</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_364_p2" SOURCE="ComputeSkip.cpp:16" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_6ns_13_1_1_U269" SOURCE="ComputeSkip.cpp:16" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_383_p2" SOURCE="ComputeSkip.cpp:18" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_394_p2" SOURCE="ComputeSkip.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_516_p2" SOURCE="ComputeSkip.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_mid1_fu_542_p2" SOURCE="ComputeSkip.cpp:16" URAM="0" VARIABLE="tmp2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_6ns_13_1_1_U270" SOURCE="ComputeSkip.cpp:16" URAM="0" VARIABLE="tmp3_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_588_p2" SOURCE="ComputeSkip.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_mid1_fu_604_p2" SOURCE="ComputeSkip.cpp:18" URAM="0" VARIABLE="tmp1_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_13ns_6ns_19_4_1_U271" SOURCE="ComputeSkip.cpp:18" URAM="0" VARIABLE="mul_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_1_fu_739_p2" SOURCE="ComputeSkip.cpp:18" URAM="0" VARIABLE="add_ln18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_2_fu_754_p2" SOURCE="ComputeSkip.cpp:18" URAM="0" VARIABLE="add_ln18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_3_fu_769_p2" SOURCE="ComputeSkip.cpp:18" URAM="0" VARIABLE="add_ln18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U268" SOURCE="ComputeSkip.cpp:23" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_633_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_4_fu_670_p2" SOURCE="ComputeSkip.cpp:18" URAM="0" VARIABLE="add_ln18_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_684_p2" SOURCE="ComputeSkip.cpp:16" URAM="0" VARIABLE="add_ln16_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Compute_skip_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25113</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>376345</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.377 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.645 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25113 ~ 376345</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>824</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1325</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_6ns_12_1_1_U289" SOURCE="" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_7ns_12ns_19_4_1_U290" SOURCE="" URAM="0" VARIABLE="bound23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2659239</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>211175041191</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.889 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.2e+03 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2659239 ~ 211175041191</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>62</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>10995</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>19817</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_stage2_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2659239</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>211175041191</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.889 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.2e+03 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2659239 ~ 211175041191</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>62</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>10995</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>19930</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_EMO</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7754283</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>543923185531</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.116 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.2e+03 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7754284 ~ 543923185532</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>214</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>57056</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>84996</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="X_data" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="X_data_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="X_data_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_conv_weight" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_conv_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_conv_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_conv_bias" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_conv_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_conv_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_norm_weight" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_norm_bias" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_norm_running_mean" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_running_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_running_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_norm_running_var" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_running_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_running_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_conv_weight" index="7" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_gamma" index="8" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_gamma_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_gamma_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_beta" index="9" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_beta_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_beta_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_mean" index="10" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_var" index="11" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="se_conv_reduce_weight" index="12" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_reduce_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_reduce_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="se_conv_reduce_bias" index="13" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_reduce_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_reduce_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="se_conv_expand_weight" index="14" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_expand_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_expand_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="se_conv_expand_bias" index="15" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_expand_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_expand_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="proj_conv_weight" index="16" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_conv_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_conv_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_1_weight" index="17" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_1_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_1_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_1_bias" index="18" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_1_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_1_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_1_running_mean" index="19" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_1_running_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_1_running_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_1_running_var" index="20" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_1_running_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_1_running_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_1_1_weight" index="21" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_1_1_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_1_1_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_1_1_bias" index="22" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_1_1_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_1_1_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_conv_1_1_filter" index="23" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_1_1_filter_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_1_1_filter_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_1_gamma" index="24" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_1_gamma_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_1_gamma_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_1_beta" index="25" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_1_beta_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_1_beta_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_1_mean" index="26" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_1_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_1_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_1_var" index="27" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_1_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_1_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="proj_1_1_weight" index="28" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_1_1_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_1_1_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_2_weight" index="29" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_2_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_2_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_2_bias" index="30" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_2_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_2_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_2_running_mean" index="31" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_2_running_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_2_running_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_2_running_var" index="32" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_2_running_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_2_running_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_1_2_weight" index="33" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_1_2_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_1_2_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_1_2_bias" index="34" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_1_2_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_1_2_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_conv_1_2_filter" index="35" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_1_2_filter_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_1_2_filter_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_2_gamma" index="36" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_2_gamma_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_2_gamma_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_2_beta" index="37" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_2_beta_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_2_beta_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_2_mean" index="38" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_2_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_2_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_2_var" index="39" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_2_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_2_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="proj_1_2_weight" index="40" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_1_2_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_1_2_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_2_1_weight" index="41" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_1_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_1_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_2_1_bias" index="42" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_1_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_1_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_2_1_running_mean" index="43" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_1_running_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_1_running_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_2_1_running_var" index="44" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_1_running_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_1_running_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_2_1_weight" index="45" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_2_1_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_2_1_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_2_1_bias" index="46" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_2_1_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_2_1_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_conv_2_1_filter" index="47" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_2_1_filter_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_2_1_filter_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_2_1_gamma" index="48" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_1_gamma_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_1_gamma_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_2_1_beta" index="49" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_1_beta_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_1_beta_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_2_1_mean" index="50" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_1_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_1_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_2_1_var" index="51" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_1_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_1_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="proj_2_1_weight" index="52" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_2_1_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_2_1_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_2_2_weight" index="53" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_2_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_2_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_2_2_bias" index="54" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_2_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_2_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_2_2_running_mean" index="55" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_2_running_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_2_running_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_2_2_running_var" index="56" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_2_running_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_2_running_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_2_2_weight" index="57" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_2_2_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_2_2_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_2_2_bias" index="58" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_2_2_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_2_2_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_conv_2_2_filter" index="59" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_2_2_filter_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_2_2_filter_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_2_2_gamma" index="60" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_2_gamma_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_2_gamma_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_2_2_beta" index="61" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_2_beta_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_2_beta_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_2_2_mean" index="62" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_2_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_2_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_2_2_var" index="63" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_2_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_2_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="proj_2_2_weight" index="64" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_2_2_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_2_2_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_msp_conv" index="65" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_msp_conv_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_msp_conv_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_msp_norm" index="66" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_msp_norm_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_msp_norm_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_conv" index="67" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_norm" index="68" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_act" index="69" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se_mean" index="70" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se_reduce" index="71" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_reduce_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_reduce_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se_act" index="72" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_act_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_act_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se_expand" index="73" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_expand_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_expand_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se_sigmoid" index="74" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_sigmoid_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_sigmoid_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se" index="75" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_proj" index="76" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_norm_1_1" index="77" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_1_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_1_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_conv_1_1" index="78" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_1_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_1_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_act_1_1" index="79" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_1_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_1_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_conv_1_1" index="80" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_1_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_1_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_norm_1_1" index="81" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_1_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_1_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_act_1_1" index="82" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_1_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_1_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_proj_1_1" index="83" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_1_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_1_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_norm_1_2" index="84" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_conv_1_2" index="85" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_act_1_2" index="86" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_conv_1_2" index="87" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_norm_1_2" index="88" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_act_1_2" index="89" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_proj_1_2" index="90" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_skip_1_2" index="91" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_skip_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_skip_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_skip_1_2" index="92" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_skip_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_skip_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_norm_2_1" index="93" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_2_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_2_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_conv_2_1" index="94" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_2_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_2_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_act_2_1" index="95" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_2_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_2_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_conv_2_1" index="96" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_2_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_2_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_norm_2_1" index="97" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_2_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_2_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_act_2_1" index="98" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_2_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_2_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_proj_2_1" index="99" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_2_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_2_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_norm_2_2" index="100" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_conv_2_2" index="101" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_act_2_2" index="102" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_conv_2_2" index="103" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_norm_2_2" index="104" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_act_2_2" index="105" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_proj_2_2" index="106" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_skip_2_2" index="107" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_skip_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_skip_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_skip_2_2" index="108" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_skip_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_skip_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="11" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="X_data_1" access="W" description="Data signal of X_data" range="32">
                    <fields>
                        <field offset="0" width="32" name="X_data" access="W" description="Bit 31 to 0 of X_data"/>
                    </fields>
                </register>
                <register offset="0x14" name="X_data_2" access="W" description="Data signal of X_data" range="32">
                    <fields>
                        <field offset="0" width="32" name="X_data" access="W" description="Bit 63 to 32 of X_data"/>
                    </fields>
                </register>
                <register offset="0x1c" name="msp_conv_weight_1" access="W" description="Data signal of msp_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_conv_weight" access="W" description="Bit 31 to 0 of msp_conv_weight"/>
                    </fields>
                </register>
                <register offset="0x20" name="msp_conv_weight_2" access="W" description="Data signal of msp_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_conv_weight" access="W" description="Bit 63 to 32 of msp_conv_weight"/>
                    </fields>
                </register>
                <register offset="0x28" name="msp_conv_bias_1" access="W" description="Data signal of msp_conv_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_conv_bias" access="W" description="Bit 31 to 0 of msp_conv_bias"/>
                    </fields>
                </register>
                <register offset="0x2c" name="msp_conv_bias_2" access="W" description="Data signal of msp_conv_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_conv_bias" access="W" description="Bit 63 to 32 of msp_conv_bias"/>
                    </fields>
                </register>
                <register offset="0x34" name="msp_norm_weight_1" access="W" description="Data signal of msp_norm_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_weight" access="W" description="Bit 31 to 0 of msp_norm_weight"/>
                    </fields>
                </register>
                <register offset="0x38" name="msp_norm_weight_2" access="W" description="Data signal of msp_norm_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_weight" access="W" description="Bit 63 to 32 of msp_norm_weight"/>
                    </fields>
                </register>
                <register offset="0x40" name="msp_norm_bias_1" access="W" description="Data signal of msp_norm_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_bias" access="W" description="Bit 31 to 0 of msp_norm_bias"/>
                    </fields>
                </register>
                <register offset="0x44" name="msp_norm_bias_2" access="W" description="Data signal of msp_norm_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_bias" access="W" description="Bit 63 to 32 of msp_norm_bias"/>
                    </fields>
                </register>
                <register offset="0x4c" name="msp_norm_running_mean_1" access="W" description="Data signal of msp_norm_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_running_mean" access="W" description="Bit 31 to 0 of msp_norm_running_mean"/>
                    </fields>
                </register>
                <register offset="0x50" name="msp_norm_running_mean_2" access="W" description="Data signal of msp_norm_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_running_mean" access="W" description="Bit 63 to 32 of msp_norm_running_mean"/>
                    </fields>
                </register>
                <register offset="0x58" name="msp_norm_running_var_1" access="W" description="Data signal of msp_norm_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_running_var" access="W" description="Bit 31 to 0 of msp_norm_running_var"/>
                    </fields>
                </register>
                <register offset="0x5c" name="msp_norm_running_var_2" access="W" description="Data signal of msp_norm_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_running_var" access="W" description="Bit 63 to 32 of msp_norm_running_var"/>
                    </fields>
                </register>
                <register offset="0x64" name="dw_conv_weight_1" access="W" description="Data signal of dw_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_weight" access="W" description="Bit 31 to 0 of dw_conv_weight"/>
                    </fields>
                </register>
                <register offset="0x68" name="dw_conv_weight_2" access="W" description="Data signal of dw_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_weight" access="W" description="Bit 63 to 32 of dw_conv_weight"/>
                    </fields>
                </register>
                <register offset="0x70" name="dw_norm_gamma_1" access="W" description="Data signal of dw_norm_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_gamma" access="W" description="Bit 31 to 0 of dw_norm_gamma"/>
                    </fields>
                </register>
                <register offset="0x74" name="dw_norm_gamma_2" access="W" description="Data signal of dw_norm_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_gamma" access="W" description="Bit 63 to 32 of dw_norm_gamma"/>
                    </fields>
                </register>
                <register offset="0x7c" name="dw_norm_beta_1" access="W" description="Data signal of dw_norm_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_beta" access="W" description="Bit 31 to 0 of dw_norm_beta"/>
                    </fields>
                </register>
                <register offset="0x80" name="dw_norm_beta_2" access="W" description="Data signal of dw_norm_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_beta" access="W" description="Bit 63 to 32 of dw_norm_beta"/>
                    </fields>
                </register>
                <register offset="0x88" name="dw_norm_mean_1" access="W" description="Data signal of dw_norm_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_mean" access="W" description="Bit 31 to 0 of dw_norm_mean"/>
                    </fields>
                </register>
                <register offset="0x8c" name="dw_norm_mean_2" access="W" description="Data signal of dw_norm_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_mean" access="W" description="Bit 63 to 32 of dw_norm_mean"/>
                    </fields>
                </register>
                <register offset="0x94" name="dw_norm_var_1" access="W" description="Data signal of dw_norm_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_var" access="W" description="Bit 31 to 0 of dw_norm_var"/>
                    </fields>
                </register>
                <register offset="0x98" name="dw_norm_var_2" access="W" description="Data signal of dw_norm_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_var" access="W" description="Bit 63 to 32 of dw_norm_var"/>
                    </fields>
                </register>
                <register offset="0xa0" name="se_conv_reduce_weight_1" access="W" description="Data signal of se_conv_reduce_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_reduce_weight" access="W" description="Bit 31 to 0 of se_conv_reduce_weight"/>
                    </fields>
                </register>
                <register offset="0xa4" name="se_conv_reduce_weight_2" access="W" description="Data signal of se_conv_reduce_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_reduce_weight" access="W" description="Bit 63 to 32 of se_conv_reduce_weight"/>
                    </fields>
                </register>
                <register offset="0xac" name="se_conv_reduce_bias_1" access="W" description="Data signal of se_conv_reduce_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_reduce_bias" access="W" description="Bit 31 to 0 of se_conv_reduce_bias"/>
                    </fields>
                </register>
                <register offset="0xb0" name="se_conv_reduce_bias_2" access="W" description="Data signal of se_conv_reduce_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_reduce_bias" access="W" description="Bit 63 to 32 of se_conv_reduce_bias"/>
                    </fields>
                </register>
                <register offset="0xb8" name="se_conv_expand_weight_1" access="W" description="Data signal of se_conv_expand_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_expand_weight" access="W" description="Bit 31 to 0 of se_conv_expand_weight"/>
                    </fields>
                </register>
                <register offset="0xbc" name="se_conv_expand_weight_2" access="W" description="Data signal of se_conv_expand_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_expand_weight" access="W" description="Bit 63 to 32 of se_conv_expand_weight"/>
                    </fields>
                </register>
                <register offset="0xc4" name="se_conv_expand_bias_1" access="W" description="Data signal of se_conv_expand_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_expand_bias" access="W" description="Bit 31 to 0 of se_conv_expand_bias"/>
                    </fields>
                </register>
                <register offset="0xc8" name="se_conv_expand_bias_2" access="W" description="Data signal of se_conv_expand_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_expand_bias" access="W" description="Bit 63 to 32 of se_conv_expand_bias"/>
                    </fields>
                </register>
                <register offset="0xd0" name="proj_conv_weight_1" access="W" description="Data signal of proj_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_conv_weight" access="W" description="Bit 31 to 0 of proj_conv_weight"/>
                    </fields>
                </register>
                <register offset="0xd4" name="proj_conv_weight_2" access="W" description="Data signal of proj_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_conv_weight" access="W" description="Bit 63 to 32 of proj_conv_weight"/>
                    </fields>
                </register>
                <register offset="0xdc" name="norm_1_1_weight_1" access="W" description="Data signal of norm_1_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_1_weight" access="W" description="Bit 31 to 0 of norm_1_1_weight"/>
                    </fields>
                </register>
                <register offset="0xe0" name="norm_1_1_weight_2" access="W" description="Data signal of norm_1_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_1_weight" access="W" description="Bit 63 to 32 of norm_1_1_weight"/>
                    </fields>
                </register>
                <register offset="0xe8" name="norm_1_1_bias_1" access="W" description="Data signal of norm_1_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_1_bias" access="W" description="Bit 31 to 0 of norm_1_1_bias"/>
                    </fields>
                </register>
                <register offset="0xec" name="norm_1_1_bias_2" access="W" description="Data signal of norm_1_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_1_bias" access="W" description="Bit 63 to 32 of norm_1_1_bias"/>
                    </fields>
                </register>
                <register offset="0xf4" name="norm_1_1_running_mean_1" access="W" description="Data signal of norm_1_1_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_1_running_mean" access="W" description="Bit 31 to 0 of norm_1_1_running_mean"/>
                    </fields>
                </register>
                <register offset="0xf8" name="norm_1_1_running_mean_2" access="W" description="Data signal of norm_1_1_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_1_running_mean" access="W" description="Bit 63 to 32 of norm_1_1_running_mean"/>
                    </fields>
                </register>
                <register offset="0x100" name="norm_1_1_running_var_1" access="W" description="Data signal of norm_1_1_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_1_running_var" access="W" description="Bit 31 to 0 of norm_1_1_running_var"/>
                    </fields>
                </register>
                <register offset="0x104" name="norm_1_1_running_var_2" access="W" description="Data signal of norm_1_1_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_1_running_var" access="W" description="Bit 63 to 32 of norm_1_1_running_var"/>
                    </fields>
                </register>
                <register offset="0x10c" name="v_conv_1_1_weight_1" access="W" description="Data signal of v_conv_1_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_1_1_weight" access="W" description="Bit 31 to 0 of v_conv_1_1_weight"/>
                    </fields>
                </register>
                <register offset="0x110" name="v_conv_1_1_weight_2" access="W" description="Data signal of v_conv_1_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_1_1_weight" access="W" description="Bit 63 to 32 of v_conv_1_1_weight"/>
                    </fields>
                </register>
                <register offset="0x118" name="v_conv_1_1_bias_1" access="W" description="Data signal of v_conv_1_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_1_1_bias" access="W" description="Bit 31 to 0 of v_conv_1_1_bias"/>
                    </fields>
                </register>
                <register offset="0x11c" name="v_conv_1_1_bias_2" access="W" description="Data signal of v_conv_1_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_1_1_bias" access="W" description="Bit 63 to 32 of v_conv_1_1_bias"/>
                    </fields>
                </register>
                <register offset="0x124" name="dw_conv_1_1_filter_1" access="W" description="Data signal of dw_conv_1_1_filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_1_1_filter" access="W" description="Bit 31 to 0 of dw_conv_1_1_filter"/>
                    </fields>
                </register>
                <register offset="0x128" name="dw_conv_1_1_filter_2" access="W" description="Data signal of dw_conv_1_1_filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_1_1_filter" access="W" description="Bit 63 to 32 of dw_conv_1_1_filter"/>
                    </fields>
                </register>
                <register offset="0x130" name="dw_norm_1_1_gamma_1" access="W" description="Data signal of dw_norm_1_1_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_1_gamma" access="W" description="Bit 31 to 0 of dw_norm_1_1_gamma"/>
                    </fields>
                </register>
                <register offset="0x134" name="dw_norm_1_1_gamma_2" access="W" description="Data signal of dw_norm_1_1_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_1_gamma" access="W" description="Bit 63 to 32 of dw_norm_1_1_gamma"/>
                    </fields>
                </register>
                <register offset="0x13c" name="dw_norm_1_1_beta_1" access="W" description="Data signal of dw_norm_1_1_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_1_beta" access="W" description="Bit 31 to 0 of dw_norm_1_1_beta"/>
                    </fields>
                </register>
                <register offset="0x140" name="dw_norm_1_1_beta_2" access="W" description="Data signal of dw_norm_1_1_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_1_beta" access="W" description="Bit 63 to 32 of dw_norm_1_1_beta"/>
                    </fields>
                </register>
                <register offset="0x148" name="dw_norm_1_1_mean_1" access="W" description="Data signal of dw_norm_1_1_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_1_mean" access="W" description="Bit 31 to 0 of dw_norm_1_1_mean"/>
                    </fields>
                </register>
                <register offset="0x14c" name="dw_norm_1_1_mean_2" access="W" description="Data signal of dw_norm_1_1_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_1_mean" access="W" description="Bit 63 to 32 of dw_norm_1_1_mean"/>
                    </fields>
                </register>
                <register offset="0x154" name="dw_norm_1_1_var_1" access="W" description="Data signal of dw_norm_1_1_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_1_var" access="W" description="Bit 31 to 0 of dw_norm_1_1_var"/>
                    </fields>
                </register>
                <register offset="0x158" name="dw_norm_1_1_var_2" access="W" description="Data signal of dw_norm_1_1_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_1_var" access="W" description="Bit 63 to 32 of dw_norm_1_1_var"/>
                    </fields>
                </register>
                <register offset="0x160" name="proj_1_1_weight_1" access="W" description="Data signal of proj_1_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_1_1_weight" access="W" description="Bit 31 to 0 of proj_1_1_weight"/>
                    </fields>
                </register>
                <register offset="0x164" name="proj_1_1_weight_2" access="W" description="Data signal of proj_1_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_1_1_weight" access="W" description="Bit 63 to 32 of proj_1_1_weight"/>
                    </fields>
                </register>
                <register offset="0x16c" name="norm_1_2_weight_1" access="W" description="Data signal of norm_1_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_2_weight" access="W" description="Bit 31 to 0 of norm_1_2_weight"/>
                    </fields>
                </register>
                <register offset="0x170" name="norm_1_2_weight_2" access="W" description="Data signal of norm_1_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_2_weight" access="W" description="Bit 63 to 32 of norm_1_2_weight"/>
                    </fields>
                </register>
                <register offset="0x178" name="norm_1_2_bias_1" access="W" description="Data signal of norm_1_2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_2_bias" access="W" description="Bit 31 to 0 of norm_1_2_bias"/>
                    </fields>
                </register>
                <register offset="0x17c" name="norm_1_2_bias_2" access="W" description="Data signal of norm_1_2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_2_bias" access="W" description="Bit 63 to 32 of norm_1_2_bias"/>
                    </fields>
                </register>
                <register offset="0x184" name="norm_1_2_running_mean_1" access="W" description="Data signal of norm_1_2_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_2_running_mean" access="W" description="Bit 31 to 0 of norm_1_2_running_mean"/>
                    </fields>
                </register>
                <register offset="0x188" name="norm_1_2_running_mean_2" access="W" description="Data signal of norm_1_2_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_2_running_mean" access="W" description="Bit 63 to 32 of norm_1_2_running_mean"/>
                    </fields>
                </register>
                <register offset="0x190" name="norm_1_2_running_var_1" access="W" description="Data signal of norm_1_2_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_2_running_var" access="W" description="Bit 31 to 0 of norm_1_2_running_var"/>
                    </fields>
                </register>
                <register offset="0x194" name="norm_1_2_running_var_2" access="W" description="Data signal of norm_1_2_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_2_running_var" access="W" description="Bit 63 to 32 of norm_1_2_running_var"/>
                    </fields>
                </register>
                <register offset="0x19c" name="v_conv_1_2_weight_1" access="W" description="Data signal of v_conv_1_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_1_2_weight" access="W" description="Bit 31 to 0 of v_conv_1_2_weight"/>
                    </fields>
                </register>
                <register offset="0x1a0" name="v_conv_1_2_weight_2" access="W" description="Data signal of v_conv_1_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_1_2_weight" access="W" description="Bit 63 to 32 of v_conv_1_2_weight"/>
                    </fields>
                </register>
                <register offset="0x1a8" name="v_conv_1_2_bias_1" access="W" description="Data signal of v_conv_1_2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_1_2_bias" access="W" description="Bit 31 to 0 of v_conv_1_2_bias"/>
                    </fields>
                </register>
                <register offset="0x1ac" name="v_conv_1_2_bias_2" access="W" description="Data signal of v_conv_1_2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_1_2_bias" access="W" description="Bit 63 to 32 of v_conv_1_2_bias"/>
                    </fields>
                </register>
                <register offset="0x1b4" name="dw_conv_1_2_filter_1" access="W" description="Data signal of dw_conv_1_2_filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_1_2_filter" access="W" description="Bit 31 to 0 of dw_conv_1_2_filter"/>
                    </fields>
                </register>
                <register offset="0x1b8" name="dw_conv_1_2_filter_2" access="W" description="Data signal of dw_conv_1_2_filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_1_2_filter" access="W" description="Bit 63 to 32 of dw_conv_1_2_filter"/>
                    </fields>
                </register>
                <register offset="0x1c0" name="dw_norm_1_2_gamma_1" access="W" description="Data signal of dw_norm_1_2_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_2_gamma" access="W" description="Bit 31 to 0 of dw_norm_1_2_gamma"/>
                    </fields>
                </register>
                <register offset="0x1c4" name="dw_norm_1_2_gamma_2" access="W" description="Data signal of dw_norm_1_2_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_2_gamma" access="W" description="Bit 63 to 32 of dw_norm_1_2_gamma"/>
                    </fields>
                </register>
                <register offset="0x1cc" name="dw_norm_1_2_beta_1" access="W" description="Data signal of dw_norm_1_2_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_2_beta" access="W" description="Bit 31 to 0 of dw_norm_1_2_beta"/>
                    </fields>
                </register>
                <register offset="0x1d0" name="dw_norm_1_2_beta_2" access="W" description="Data signal of dw_norm_1_2_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_2_beta" access="W" description="Bit 63 to 32 of dw_norm_1_2_beta"/>
                    </fields>
                </register>
                <register offset="0x1d8" name="dw_norm_1_2_mean_1" access="W" description="Data signal of dw_norm_1_2_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_2_mean" access="W" description="Bit 31 to 0 of dw_norm_1_2_mean"/>
                    </fields>
                </register>
                <register offset="0x1dc" name="dw_norm_1_2_mean_2" access="W" description="Data signal of dw_norm_1_2_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_2_mean" access="W" description="Bit 63 to 32 of dw_norm_1_2_mean"/>
                    </fields>
                </register>
                <register offset="0x1e4" name="dw_norm_1_2_var_1" access="W" description="Data signal of dw_norm_1_2_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_2_var" access="W" description="Bit 31 to 0 of dw_norm_1_2_var"/>
                    </fields>
                </register>
                <register offset="0x1e8" name="dw_norm_1_2_var_2" access="W" description="Data signal of dw_norm_1_2_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_2_var" access="W" description="Bit 63 to 32 of dw_norm_1_2_var"/>
                    </fields>
                </register>
                <register offset="0x1f0" name="proj_1_2_weight_1" access="W" description="Data signal of proj_1_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_1_2_weight" access="W" description="Bit 31 to 0 of proj_1_2_weight"/>
                    </fields>
                </register>
                <register offset="0x1f4" name="proj_1_2_weight_2" access="W" description="Data signal of proj_1_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_1_2_weight" access="W" description="Bit 63 to 32 of proj_1_2_weight"/>
                    </fields>
                </register>
                <register offset="0x1fc" name="norm_2_1_weight_1" access="W" description="Data signal of norm_2_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_1_weight" access="W" description="Bit 31 to 0 of norm_2_1_weight"/>
                    </fields>
                </register>
                <register offset="0x200" name="norm_2_1_weight_2" access="W" description="Data signal of norm_2_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_1_weight" access="W" description="Bit 63 to 32 of norm_2_1_weight"/>
                    </fields>
                </register>
                <register offset="0x208" name="norm_2_1_bias_1" access="W" description="Data signal of norm_2_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_1_bias" access="W" description="Bit 31 to 0 of norm_2_1_bias"/>
                    </fields>
                </register>
                <register offset="0x20c" name="norm_2_1_bias_2" access="W" description="Data signal of norm_2_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_1_bias" access="W" description="Bit 63 to 32 of norm_2_1_bias"/>
                    </fields>
                </register>
                <register offset="0x214" name="norm_2_1_running_mean_1" access="W" description="Data signal of norm_2_1_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_1_running_mean" access="W" description="Bit 31 to 0 of norm_2_1_running_mean"/>
                    </fields>
                </register>
                <register offset="0x218" name="norm_2_1_running_mean_2" access="W" description="Data signal of norm_2_1_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_1_running_mean" access="W" description="Bit 63 to 32 of norm_2_1_running_mean"/>
                    </fields>
                </register>
                <register offset="0x220" name="norm_2_1_running_var_1" access="W" description="Data signal of norm_2_1_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_1_running_var" access="W" description="Bit 31 to 0 of norm_2_1_running_var"/>
                    </fields>
                </register>
                <register offset="0x224" name="norm_2_1_running_var_2" access="W" description="Data signal of norm_2_1_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_1_running_var" access="W" description="Bit 63 to 32 of norm_2_1_running_var"/>
                    </fields>
                </register>
                <register offset="0x22c" name="v_conv_2_1_weight_1" access="W" description="Data signal of v_conv_2_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_2_1_weight" access="W" description="Bit 31 to 0 of v_conv_2_1_weight"/>
                    </fields>
                </register>
                <register offset="0x230" name="v_conv_2_1_weight_2" access="W" description="Data signal of v_conv_2_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_2_1_weight" access="W" description="Bit 63 to 32 of v_conv_2_1_weight"/>
                    </fields>
                </register>
                <register offset="0x238" name="v_conv_2_1_bias_1" access="W" description="Data signal of v_conv_2_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_2_1_bias" access="W" description="Bit 31 to 0 of v_conv_2_1_bias"/>
                    </fields>
                </register>
                <register offset="0x23c" name="v_conv_2_1_bias_2" access="W" description="Data signal of v_conv_2_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_2_1_bias" access="W" description="Bit 63 to 32 of v_conv_2_1_bias"/>
                    </fields>
                </register>
                <register offset="0x244" name="dw_conv_2_1_filter_1" access="W" description="Data signal of dw_conv_2_1_filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_2_1_filter" access="W" description="Bit 31 to 0 of dw_conv_2_1_filter"/>
                    </fields>
                </register>
                <register offset="0x248" name="dw_conv_2_1_filter_2" access="W" description="Data signal of dw_conv_2_1_filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_2_1_filter" access="W" description="Bit 63 to 32 of dw_conv_2_1_filter"/>
                    </fields>
                </register>
                <register offset="0x250" name="dw_norm_2_1_gamma_1" access="W" description="Data signal of dw_norm_2_1_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_1_gamma" access="W" description="Bit 31 to 0 of dw_norm_2_1_gamma"/>
                    </fields>
                </register>
                <register offset="0x254" name="dw_norm_2_1_gamma_2" access="W" description="Data signal of dw_norm_2_1_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_1_gamma" access="W" description="Bit 63 to 32 of dw_norm_2_1_gamma"/>
                    </fields>
                </register>
                <register offset="0x25c" name="dw_norm_2_1_beta_1" access="W" description="Data signal of dw_norm_2_1_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_1_beta" access="W" description="Bit 31 to 0 of dw_norm_2_1_beta"/>
                    </fields>
                </register>
                <register offset="0x260" name="dw_norm_2_1_beta_2" access="W" description="Data signal of dw_norm_2_1_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_1_beta" access="W" description="Bit 63 to 32 of dw_norm_2_1_beta"/>
                    </fields>
                </register>
                <register offset="0x268" name="dw_norm_2_1_mean_1" access="W" description="Data signal of dw_norm_2_1_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_1_mean" access="W" description="Bit 31 to 0 of dw_norm_2_1_mean"/>
                    </fields>
                </register>
                <register offset="0x26c" name="dw_norm_2_1_mean_2" access="W" description="Data signal of dw_norm_2_1_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_1_mean" access="W" description="Bit 63 to 32 of dw_norm_2_1_mean"/>
                    </fields>
                </register>
                <register offset="0x274" name="dw_norm_2_1_var_1" access="W" description="Data signal of dw_norm_2_1_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_1_var" access="W" description="Bit 31 to 0 of dw_norm_2_1_var"/>
                    </fields>
                </register>
                <register offset="0x278" name="dw_norm_2_1_var_2" access="W" description="Data signal of dw_norm_2_1_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_1_var" access="W" description="Bit 63 to 32 of dw_norm_2_1_var"/>
                    </fields>
                </register>
                <register offset="0x280" name="proj_2_1_weight_1" access="W" description="Data signal of proj_2_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_2_1_weight" access="W" description="Bit 31 to 0 of proj_2_1_weight"/>
                    </fields>
                </register>
                <register offset="0x284" name="proj_2_1_weight_2" access="W" description="Data signal of proj_2_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_2_1_weight" access="W" description="Bit 63 to 32 of proj_2_1_weight"/>
                    </fields>
                </register>
                <register offset="0x28c" name="norm_2_2_weight_1" access="W" description="Data signal of norm_2_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_2_weight" access="W" description="Bit 31 to 0 of norm_2_2_weight"/>
                    </fields>
                </register>
                <register offset="0x290" name="norm_2_2_weight_2" access="W" description="Data signal of norm_2_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_2_weight" access="W" description="Bit 63 to 32 of norm_2_2_weight"/>
                    </fields>
                </register>
                <register offset="0x298" name="norm_2_2_bias_1" access="W" description="Data signal of norm_2_2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_2_bias" access="W" description="Bit 31 to 0 of norm_2_2_bias"/>
                    </fields>
                </register>
                <register offset="0x29c" name="norm_2_2_bias_2" access="W" description="Data signal of norm_2_2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_2_bias" access="W" description="Bit 63 to 32 of norm_2_2_bias"/>
                    </fields>
                </register>
                <register offset="0x2a4" name="norm_2_2_running_mean_1" access="W" description="Data signal of norm_2_2_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_2_running_mean" access="W" description="Bit 31 to 0 of norm_2_2_running_mean"/>
                    </fields>
                </register>
                <register offset="0x2a8" name="norm_2_2_running_mean_2" access="W" description="Data signal of norm_2_2_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_2_running_mean" access="W" description="Bit 63 to 32 of norm_2_2_running_mean"/>
                    </fields>
                </register>
                <register offset="0x2b0" name="norm_2_2_running_var_1" access="W" description="Data signal of norm_2_2_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_2_running_var" access="W" description="Bit 31 to 0 of norm_2_2_running_var"/>
                    </fields>
                </register>
                <register offset="0x2b4" name="norm_2_2_running_var_2" access="W" description="Data signal of norm_2_2_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_2_running_var" access="W" description="Bit 63 to 32 of norm_2_2_running_var"/>
                    </fields>
                </register>
                <register offset="0x2bc" name="v_conv_2_2_weight_1" access="W" description="Data signal of v_conv_2_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_2_2_weight" access="W" description="Bit 31 to 0 of v_conv_2_2_weight"/>
                    </fields>
                </register>
                <register offset="0x2c0" name="v_conv_2_2_weight_2" access="W" description="Data signal of v_conv_2_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_2_2_weight" access="W" description="Bit 63 to 32 of v_conv_2_2_weight"/>
                    </fields>
                </register>
                <register offset="0x2c8" name="v_conv_2_2_bias_1" access="W" description="Data signal of v_conv_2_2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_2_2_bias" access="W" description="Bit 31 to 0 of v_conv_2_2_bias"/>
                    </fields>
                </register>
                <register offset="0x2cc" name="v_conv_2_2_bias_2" access="W" description="Data signal of v_conv_2_2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_2_2_bias" access="W" description="Bit 63 to 32 of v_conv_2_2_bias"/>
                    </fields>
                </register>
                <register offset="0x2d4" name="dw_conv_2_2_filter_1" access="W" description="Data signal of dw_conv_2_2_filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_2_2_filter" access="W" description="Bit 31 to 0 of dw_conv_2_2_filter"/>
                    </fields>
                </register>
                <register offset="0x2d8" name="dw_conv_2_2_filter_2" access="W" description="Data signal of dw_conv_2_2_filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_2_2_filter" access="W" description="Bit 63 to 32 of dw_conv_2_2_filter"/>
                    </fields>
                </register>
                <register offset="0x2e0" name="dw_norm_2_2_gamma_1" access="W" description="Data signal of dw_norm_2_2_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_2_gamma" access="W" description="Bit 31 to 0 of dw_norm_2_2_gamma"/>
                    </fields>
                </register>
                <register offset="0x2e4" name="dw_norm_2_2_gamma_2" access="W" description="Data signal of dw_norm_2_2_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_2_gamma" access="W" description="Bit 63 to 32 of dw_norm_2_2_gamma"/>
                    </fields>
                </register>
                <register offset="0x2ec" name="dw_norm_2_2_beta_1" access="W" description="Data signal of dw_norm_2_2_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_2_beta" access="W" description="Bit 31 to 0 of dw_norm_2_2_beta"/>
                    </fields>
                </register>
                <register offset="0x2f0" name="dw_norm_2_2_beta_2" access="W" description="Data signal of dw_norm_2_2_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_2_beta" access="W" description="Bit 63 to 32 of dw_norm_2_2_beta"/>
                    </fields>
                </register>
                <register offset="0x2f8" name="dw_norm_2_2_mean_1" access="W" description="Data signal of dw_norm_2_2_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_2_mean" access="W" description="Bit 31 to 0 of dw_norm_2_2_mean"/>
                    </fields>
                </register>
                <register offset="0x2fc" name="dw_norm_2_2_mean_2" access="W" description="Data signal of dw_norm_2_2_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_2_mean" access="W" description="Bit 63 to 32 of dw_norm_2_2_mean"/>
                    </fields>
                </register>
                <register offset="0x304" name="dw_norm_2_2_var_1" access="W" description="Data signal of dw_norm_2_2_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_2_var" access="W" description="Bit 31 to 0 of dw_norm_2_2_var"/>
                    </fields>
                </register>
                <register offset="0x308" name="dw_norm_2_2_var_2" access="W" description="Data signal of dw_norm_2_2_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_2_var" access="W" description="Bit 63 to 32 of dw_norm_2_2_var"/>
                    </fields>
                </register>
                <register offset="0x310" name="proj_2_2_weight_1" access="W" description="Data signal of proj_2_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_2_2_weight" access="W" description="Bit 31 to 0 of proj_2_2_weight"/>
                    </fields>
                </register>
                <register offset="0x314" name="proj_2_2_weight_2" access="W" description="Data signal of proj_2_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_2_2_weight" access="W" description="Bit 63 to 32 of proj_2_2_weight"/>
                    </fields>
                </register>
                <register offset="0x31c" name="Y_msp_conv_1" access="W" description="Data signal of Y_msp_conv" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_msp_conv" access="W" description="Bit 31 to 0 of Y_msp_conv"/>
                    </fields>
                </register>
                <register offset="0x320" name="Y_msp_conv_2" access="W" description="Data signal of Y_msp_conv" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_msp_conv" access="W" description="Bit 63 to 32 of Y_msp_conv"/>
                    </fields>
                </register>
                <register offset="0x328" name="Y_msp_norm_1" access="W" description="Data signal of Y_msp_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_msp_norm" access="W" description="Bit 31 to 0 of Y_msp_norm"/>
                    </fields>
                </register>
                <register offset="0x32c" name="Y_msp_norm_2" access="W" description="Data signal of Y_msp_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_msp_norm" access="W" description="Bit 63 to 32 of Y_msp_norm"/>
                    </fields>
                </register>
                <register offset="0x334" name="Y_dw_conv_1" access="W" description="Data signal of Y_dw_conv" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv" access="W" description="Bit 31 to 0 of Y_dw_conv"/>
                    </fields>
                </register>
                <register offset="0x338" name="Y_dw_conv_2" access="W" description="Data signal of Y_dw_conv" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv" access="W" description="Bit 63 to 32 of Y_dw_conv"/>
                    </fields>
                </register>
                <register offset="0x340" name="Y_dw_norm_1" access="W" description="Data signal of Y_dw_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm" access="W" description="Bit 31 to 0 of Y_dw_norm"/>
                    </fields>
                </register>
                <register offset="0x344" name="Y_dw_norm_2" access="W" description="Data signal of Y_dw_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm" access="W" description="Bit 63 to 32 of Y_dw_norm"/>
                    </fields>
                </register>
                <register offset="0x34c" name="Y_dw_act_1" access="W" description="Data signal of Y_dw_act" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act" access="W" description="Bit 31 to 0 of Y_dw_act"/>
                    </fields>
                </register>
                <register offset="0x350" name="Y_dw_act_2" access="W" description="Data signal of Y_dw_act" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act" access="W" description="Bit 63 to 32 of Y_dw_act"/>
                    </fields>
                </register>
                <register offset="0x358" name="Y_se_mean_1" access="W" description="Data signal of Y_se_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_mean" access="W" description="Bit 31 to 0 of Y_se_mean"/>
                    </fields>
                </register>
                <register offset="0x35c" name="Y_se_mean_2" access="W" description="Data signal of Y_se_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_mean" access="W" description="Bit 63 to 32 of Y_se_mean"/>
                    </fields>
                </register>
                <register offset="0x364" name="Y_se_reduce_1" access="W" description="Data signal of Y_se_reduce" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_reduce" access="W" description="Bit 31 to 0 of Y_se_reduce"/>
                    </fields>
                </register>
                <register offset="0x368" name="Y_se_reduce_2" access="W" description="Data signal of Y_se_reduce" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_reduce" access="W" description="Bit 63 to 32 of Y_se_reduce"/>
                    </fields>
                </register>
                <register offset="0x370" name="Y_se_act_1" access="W" description="Data signal of Y_se_act" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_act" access="W" description="Bit 31 to 0 of Y_se_act"/>
                    </fields>
                </register>
                <register offset="0x374" name="Y_se_act_2" access="W" description="Data signal of Y_se_act" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_act" access="W" description="Bit 63 to 32 of Y_se_act"/>
                    </fields>
                </register>
                <register offset="0x37c" name="Y_se_expand_1" access="W" description="Data signal of Y_se_expand" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_expand" access="W" description="Bit 31 to 0 of Y_se_expand"/>
                    </fields>
                </register>
                <register offset="0x380" name="Y_se_expand_2" access="W" description="Data signal of Y_se_expand" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_expand" access="W" description="Bit 63 to 32 of Y_se_expand"/>
                    </fields>
                </register>
                <register offset="0x388" name="Y_se_sigmoid_1" access="W" description="Data signal of Y_se_sigmoid" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_sigmoid" access="W" description="Bit 31 to 0 of Y_se_sigmoid"/>
                    </fields>
                </register>
                <register offset="0x38c" name="Y_se_sigmoid_2" access="W" description="Data signal of Y_se_sigmoid" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_sigmoid" access="W" description="Bit 63 to 32 of Y_se_sigmoid"/>
                    </fields>
                </register>
                <register offset="0x394" name="Y_se_1" access="W" description="Data signal of Y_se" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se" access="W" description="Bit 31 to 0 of Y_se"/>
                    </fields>
                </register>
                <register offset="0x398" name="Y_se_2" access="W" description="Data signal of Y_se" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se" access="W" description="Bit 63 to 32 of Y_se"/>
                    </fields>
                </register>
                <register offset="0x3a0" name="Y_proj_1" access="W" description="Data signal of Y_proj" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj" access="W" description="Bit 31 to 0 of Y_proj"/>
                    </fields>
                </register>
                <register offset="0x3a4" name="Y_proj_2" access="W" description="Data signal of Y_proj" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj" access="W" description="Bit 63 to 32 of Y_proj"/>
                    </fields>
                </register>
                <register offset="0x3ac" name="Y_norm_1_1_1" access="W" description="Data signal of Y_norm_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_1_1" access="W" description="Bit 31 to 0 of Y_norm_1_1"/>
                    </fields>
                </register>
                <register offset="0x3b0" name="Y_norm_1_1_2" access="W" description="Data signal of Y_norm_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_1_1" access="W" description="Bit 63 to 32 of Y_norm_1_1"/>
                    </fields>
                </register>
                <register offset="0x3b8" name="Y_v_conv_1_1_1" access="W" description="Data signal of Y_v_conv_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_1_1" access="W" description="Bit 31 to 0 of Y_v_conv_1_1"/>
                    </fields>
                </register>
                <register offset="0x3bc" name="Y_v_conv_1_1_2" access="W" description="Data signal of Y_v_conv_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_1_1" access="W" description="Bit 63 to 32 of Y_v_conv_1_1"/>
                    </fields>
                </register>
                <register offset="0x3c4" name="Y_v_act_1_1_1" access="W" description="Data signal of Y_v_act_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_1_1" access="W" description="Bit 31 to 0 of Y_v_act_1_1"/>
                    </fields>
                </register>
                <register offset="0x3c8" name="Y_v_act_1_1_2" access="W" description="Data signal of Y_v_act_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_1_1" access="W" description="Bit 63 to 32 of Y_v_act_1_1"/>
                    </fields>
                </register>
                <register offset="0x3d0" name="Y_dw_conv_1_1_1" access="W" description="Data signal of Y_dw_conv_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_1_1" access="W" description="Bit 31 to 0 of Y_dw_conv_1_1"/>
                    </fields>
                </register>
                <register offset="0x3d4" name="Y_dw_conv_1_1_2" access="W" description="Data signal of Y_dw_conv_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_1_1" access="W" description="Bit 63 to 32 of Y_dw_conv_1_1"/>
                    </fields>
                </register>
                <register offset="0x3dc" name="Y_dw_norm_1_1_1" access="W" description="Data signal of Y_dw_norm_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_1_1" access="W" description="Bit 31 to 0 of Y_dw_norm_1_1"/>
                    </fields>
                </register>
                <register offset="0x3e0" name="Y_dw_norm_1_1_2" access="W" description="Data signal of Y_dw_norm_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_1_1" access="W" description="Bit 63 to 32 of Y_dw_norm_1_1"/>
                    </fields>
                </register>
                <register offset="0x3e8" name="Y_dw_act_1_1_1" access="W" description="Data signal of Y_dw_act_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_1_1" access="W" description="Bit 31 to 0 of Y_dw_act_1_1"/>
                    </fields>
                </register>
                <register offset="0x3ec" name="Y_dw_act_1_1_2" access="W" description="Data signal of Y_dw_act_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_1_1" access="W" description="Bit 63 to 32 of Y_dw_act_1_1"/>
                    </fields>
                </register>
                <register offset="0x3f4" name="Y_proj_1_1_1" access="W" description="Data signal of Y_proj_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_1_1" access="W" description="Bit 31 to 0 of Y_proj_1_1"/>
                    </fields>
                </register>
                <register offset="0x3f8" name="Y_proj_1_1_2" access="W" description="Data signal of Y_proj_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_1_1" access="W" description="Bit 63 to 32 of Y_proj_1_1"/>
                    </fields>
                </register>
                <register offset="0x400" name="Y_norm_1_2_1" access="W" description="Data signal of Y_norm_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_1_2" access="W" description="Bit 31 to 0 of Y_norm_1_2"/>
                    </fields>
                </register>
                <register offset="0x404" name="Y_norm_1_2_2" access="W" description="Data signal of Y_norm_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_1_2" access="W" description="Bit 63 to 32 of Y_norm_1_2"/>
                    </fields>
                </register>
                <register offset="0x40c" name="Y_v_conv_1_2_1" access="W" description="Data signal of Y_v_conv_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_1_2" access="W" description="Bit 31 to 0 of Y_v_conv_1_2"/>
                    </fields>
                </register>
                <register offset="0x410" name="Y_v_conv_1_2_2" access="W" description="Data signal of Y_v_conv_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_1_2" access="W" description="Bit 63 to 32 of Y_v_conv_1_2"/>
                    </fields>
                </register>
                <register offset="0x418" name="Y_v_act_1_2_1" access="W" description="Data signal of Y_v_act_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_1_2" access="W" description="Bit 31 to 0 of Y_v_act_1_2"/>
                    </fields>
                </register>
                <register offset="0x41c" name="Y_v_act_1_2_2" access="W" description="Data signal of Y_v_act_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_1_2" access="W" description="Bit 63 to 32 of Y_v_act_1_2"/>
                    </fields>
                </register>
                <register offset="0x424" name="Y_dw_conv_1_2_1" access="W" description="Data signal of Y_dw_conv_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_1_2" access="W" description="Bit 31 to 0 of Y_dw_conv_1_2"/>
                    </fields>
                </register>
                <register offset="0x428" name="Y_dw_conv_1_2_2" access="W" description="Data signal of Y_dw_conv_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_1_2" access="W" description="Bit 63 to 32 of Y_dw_conv_1_2"/>
                    </fields>
                </register>
                <register offset="0x430" name="Y_dw_norm_1_2_1" access="W" description="Data signal of Y_dw_norm_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_1_2" access="W" description="Bit 31 to 0 of Y_dw_norm_1_2"/>
                    </fields>
                </register>
                <register offset="0x434" name="Y_dw_norm_1_2_2" access="W" description="Data signal of Y_dw_norm_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_1_2" access="W" description="Bit 63 to 32 of Y_dw_norm_1_2"/>
                    </fields>
                </register>
                <register offset="0x43c" name="Y_dw_act_1_2_1" access="W" description="Data signal of Y_dw_act_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_1_2" access="W" description="Bit 31 to 0 of Y_dw_act_1_2"/>
                    </fields>
                </register>
                <register offset="0x440" name="Y_dw_act_1_2_2" access="W" description="Data signal of Y_dw_act_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_1_2" access="W" description="Bit 63 to 32 of Y_dw_act_1_2"/>
                    </fields>
                </register>
                <register offset="0x448" name="Y_proj_1_2_1" access="W" description="Data signal of Y_proj_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_1_2" access="W" description="Bit 31 to 0 of Y_proj_1_2"/>
                    </fields>
                </register>
                <register offset="0x44c" name="Y_proj_1_2_2" access="W" description="Data signal of Y_proj_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_1_2" access="W" description="Bit 63 to 32 of Y_proj_1_2"/>
                    </fields>
                </register>
                <register offset="0x454" name="Y_dw_skip_1_2_1" access="W" description="Data signal of Y_dw_skip_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_skip_1_2" access="W" description="Bit 31 to 0 of Y_dw_skip_1_2"/>
                    </fields>
                </register>
                <register offset="0x458" name="Y_dw_skip_1_2_2" access="W" description="Data signal of Y_dw_skip_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_skip_1_2" access="W" description="Bit 63 to 32 of Y_dw_skip_1_2"/>
                    </fields>
                </register>
                <register offset="0x460" name="Y_skip_1_2_1" access="W" description="Data signal of Y_skip_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_skip_1_2" access="W" description="Bit 31 to 0 of Y_skip_1_2"/>
                    </fields>
                </register>
                <register offset="0x464" name="Y_skip_1_2_2" access="W" description="Data signal of Y_skip_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_skip_1_2" access="W" description="Bit 63 to 32 of Y_skip_1_2"/>
                    </fields>
                </register>
                <register offset="0x46c" name="Y_norm_2_1_1" access="W" description="Data signal of Y_norm_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_2_1" access="W" description="Bit 31 to 0 of Y_norm_2_1"/>
                    </fields>
                </register>
                <register offset="0x470" name="Y_norm_2_1_2" access="W" description="Data signal of Y_norm_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_2_1" access="W" description="Bit 63 to 32 of Y_norm_2_1"/>
                    </fields>
                </register>
                <register offset="0x478" name="Y_v_conv_2_1_1" access="W" description="Data signal of Y_v_conv_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_2_1" access="W" description="Bit 31 to 0 of Y_v_conv_2_1"/>
                    </fields>
                </register>
                <register offset="0x47c" name="Y_v_conv_2_1_2" access="W" description="Data signal of Y_v_conv_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_2_1" access="W" description="Bit 63 to 32 of Y_v_conv_2_1"/>
                    </fields>
                </register>
                <register offset="0x484" name="Y_v_act_2_1_1" access="W" description="Data signal of Y_v_act_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_2_1" access="W" description="Bit 31 to 0 of Y_v_act_2_1"/>
                    </fields>
                </register>
                <register offset="0x488" name="Y_v_act_2_1_2" access="W" description="Data signal of Y_v_act_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_2_1" access="W" description="Bit 63 to 32 of Y_v_act_2_1"/>
                    </fields>
                </register>
                <register offset="0x490" name="Y_dw_conv_2_1_1" access="W" description="Data signal of Y_dw_conv_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_2_1" access="W" description="Bit 31 to 0 of Y_dw_conv_2_1"/>
                    </fields>
                </register>
                <register offset="0x494" name="Y_dw_conv_2_1_2" access="W" description="Data signal of Y_dw_conv_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_2_1" access="W" description="Bit 63 to 32 of Y_dw_conv_2_1"/>
                    </fields>
                </register>
                <register offset="0x49c" name="Y_dw_norm_2_1_1" access="W" description="Data signal of Y_dw_norm_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_2_1" access="W" description="Bit 31 to 0 of Y_dw_norm_2_1"/>
                    </fields>
                </register>
                <register offset="0x4a0" name="Y_dw_norm_2_1_2" access="W" description="Data signal of Y_dw_norm_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_2_1" access="W" description="Bit 63 to 32 of Y_dw_norm_2_1"/>
                    </fields>
                </register>
                <register offset="0x4a8" name="Y_dw_act_2_1_1" access="W" description="Data signal of Y_dw_act_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_2_1" access="W" description="Bit 31 to 0 of Y_dw_act_2_1"/>
                    </fields>
                </register>
                <register offset="0x4ac" name="Y_dw_act_2_1_2" access="W" description="Data signal of Y_dw_act_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_2_1" access="W" description="Bit 63 to 32 of Y_dw_act_2_1"/>
                    </fields>
                </register>
                <register offset="0x4b4" name="Y_proj_2_1_1" access="W" description="Data signal of Y_proj_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_2_1" access="W" description="Bit 31 to 0 of Y_proj_2_1"/>
                    </fields>
                </register>
                <register offset="0x4b8" name="Y_proj_2_1_2" access="W" description="Data signal of Y_proj_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_2_1" access="W" description="Bit 63 to 32 of Y_proj_2_1"/>
                    </fields>
                </register>
                <register offset="0x4c0" name="Y_norm_2_2_1" access="W" description="Data signal of Y_norm_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_2_2" access="W" description="Bit 31 to 0 of Y_norm_2_2"/>
                    </fields>
                </register>
                <register offset="0x4c4" name="Y_norm_2_2_2" access="W" description="Data signal of Y_norm_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_2_2" access="W" description="Bit 63 to 32 of Y_norm_2_2"/>
                    </fields>
                </register>
                <register offset="0x4cc" name="Y_v_conv_2_2_1" access="W" description="Data signal of Y_v_conv_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_2_2" access="W" description="Bit 31 to 0 of Y_v_conv_2_2"/>
                    </fields>
                </register>
                <register offset="0x4d0" name="Y_v_conv_2_2_2" access="W" description="Data signal of Y_v_conv_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_2_2" access="W" description="Bit 63 to 32 of Y_v_conv_2_2"/>
                    </fields>
                </register>
                <register offset="0x4d8" name="Y_v_act_2_2_1" access="W" description="Data signal of Y_v_act_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_2_2" access="W" description="Bit 31 to 0 of Y_v_act_2_2"/>
                    </fields>
                </register>
                <register offset="0x4dc" name="Y_v_act_2_2_2" access="W" description="Data signal of Y_v_act_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_2_2" access="W" description="Bit 63 to 32 of Y_v_act_2_2"/>
                    </fields>
                </register>
                <register offset="0x4e4" name="Y_dw_conv_2_2_1" access="W" description="Data signal of Y_dw_conv_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_2_2" access="W" description="Bit 31 to 0 of Y_dw_conv_2_2"/>
                    </fields>
                </register>
                <register offset="0x4e8" name="Y_dw_conv_2_2_2" access="W" description="Data signal of Y_dw_conv_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_2_2" access="W" description="Bit 63 to 32 of Y_dw_conv_2_2"/>
                    </fields>
                </register>
                <register offset="0x4f0" name="Y_dw_norm_2_2_1" access="W" description="Data signal of Y_dw_norm_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_2_2" access="W" description="Bit 31 to 0 of Y_dw_norm_2_2"/>
                    </fields>
                </register>
                <register offset="0x4f4" name="Y_dw_norm_2_2_2" access="W" description="Data signal of Y_dw_norm_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_2_2" access="W" description="Bit 63 to 32 of Y_dw_norm_2_2"/>
                    </fields>
                </register>
                <register offset="0x4fc" name="Y_dw_act_2_2_1" access="W" description="Data signal of Y_dw_act_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_2_2" access="W" description="Bit 31 to 0 of Y_dw_act_2_2"/>
                    </fields>
                </register>
                <register offset="0x500" name="Y_dw_act_2_2_2" access="W" description="Data signal of Y_dw_act_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_2_2" access="W" description="Bit 63 to 32 of Y_dw_act_2_2"/>
                    </fields>
                </register>
                <register offset="0x508" name="Y_proj_2_2_1" access="W" description="Data signal of Y_proj_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_2_2" access="W" description="Bit 31 to 0 of Y_proj_2_2"/>
                    </fields>
                </register>
                <register offset="0x50c" name="Y_proj_2_2_2" access="W" description="Data signal of Y_proj_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_2_2" access="W" description="Bit 63 to 32 of Y_proj_2_2"/>
                    </fields>
                </register>
                <register offset="0x514" name="Y_dw_skip_2_2_1" access="W" description="Data signal of Y_dw_skip_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_skip_2_2" access="W" description="Bit 31 to 0 of Y_dw_skip_2_2"/>
                    </fields>
                </register>
                <register offset="0x518" name="Y_dw_skip_2_2_2" access="W" description="Data signal of Y_dw_skip_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_skip_2_2" access="W" description="Bit 63 to 32 of Y_dw_skip_2_2"/>
                    </fields>
                </register>
                <register offset="0x520" name="Y_skip_2_2_1" access="W" description="Data signal of Y_skip_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_skip_2_2" access="W" description="Bit 31 to 0 of Y_skip_2_2"/>
                    </fields>
                </register>
                <register offset="0x524" name="Y_skip_2_2_2" access="W" description="Data signal of Y_skip_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_skip_2_2" access="W" description="Bit 63 to 32 of Y_skip_2_2"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="X_data"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="msp_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="msp_conv_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="msp_norm_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="msp_norm_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="msp_norm_running_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="msp_norm_running_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="dw_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="dw_norm_gamma"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="dw_norm_beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="dw_norm_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="148" argName="dw_norm_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="se_conv_reduce_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="172" argName="se_conv_reduce_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="184" argName="se_conv_expand_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="196" argName="se_conv_expand_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="208" argName="proj_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="220" argName="norm_1_1_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="232" argName="norm_1_1_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="244" argName="norm_1_1_running_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256" argName="norm_1_1_running_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="268" argName="v_conv_1_1_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="280" argName="v_conv_1_1_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="292" argName="dw_conv_1_1_filter"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="304" argName="dw_norm_1_1_gamma"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="316" argName="dw_norm_1_1_beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="328" argName="dw_norm_1_1_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="340" argName="dw_norm_1_1_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="352" argName="proj_1_1_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="364" argName="norm_1_2_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="376" argName="norm_1_2_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="388" argName="norm_1_2_running_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="400" argName="norm_1_2_running_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="412" argName="v_conv_1_2_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="424" argName="v_conv_1_2_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="436" argName="dw_conv_1_2_filter"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="448" argName="dw_norm_1_2_gamma"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="460" argName="dw_norm_1_2_beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="472" argName="dw_norm_1_2_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="484" argName="dw_norm_1_2_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="496" argName="proj_1_2_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="508" argName="norm_2_1_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="520" argName="norm_2_1_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="532" argName="norm_2_1_running_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="544" argName="norm_2_1_running_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="556" argName="v_conv_2_1_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="568" argName="v_conv_2_1_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="580" argName="dw_conv_2_1_filter"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="592" argName="dw_norm_2_1_gamma"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="604" argName="dw_norm_2_1_beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="616" argName="dw_norm_2_1_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="628" argName="dw_norm_2_1_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="640" argName="proj_2_1_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="652" argName="norm_2_2_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="664" argName="norm_2_2_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="676" argName="norm_2_2_running_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="688" argName="norm_2_2_running_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="700" argName="v_conv_2_2_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="712" argName="v_conv_2_2_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="724" argName="dw_conv_2_2_filter"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="736" argName="dw_norm_2_2_gamma"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="748" argName="dw_norm_2_2_beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="760" argName="dw_norm_2_2_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="772" argName="dw_norm_2_2_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="784" argName="proj_2_2_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="796" argName="Y_msp_conv"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="808" argName="Y_msp_norm"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="820" argName="Y_dw_conv"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="832" argName="Y_dw_norm"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="844" argName="Y_dw_act"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="856" argName="Y_se_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="868" argName="Y_se_reduce"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="880" argName="Y_se_act"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="892" argName="Y_se_expand"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="904" argName="Y_se_sigmoid"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="916" argName="Y_se"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="928" argName="Y_proj"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="940" argName="Y_norm_1_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="952" argName="Y_v_conv_1_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="964" argName="Y_v_act_1_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="976" argName="Y_dw_conv_1_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="988" argName="Y_dw_norm_1_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1000" argName="Y_dw_act_1_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1012" argName="Y_proj_1_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1024" argName="Y_norm_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1036" argName="Y_v_conv_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1048" argName="Y_v_act_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1060" argName="Y_dw_conv_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1072" argName="Y_dw_norm_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1084" argName="Y_dw_act_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1096" argName="Y_proj_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1108" argName="Y_dw_skip_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1120" argName="Y_skip_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1132" argName="Y_norm_2_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1144" argName="Y_v_conv_2_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1156" argName="Y_v_act_2_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1168" argName="Y_dw_conv_2_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1180" argName="Y_dw_norm_2_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1192" argName="Y_dw_act_2_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1204" argName="Y_proj_2_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1216" argName="Y_norm_2_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1228" argName="Y_v_conv_2_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1240" argName="Y_v_act_2_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1252" argName="Y_dw_conv_2_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1264" argName="Y_dw_norm_2_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1276" argName="Y_dw_act_2_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1288" argName="Y_proj_2_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1300" argName="Y_dw_skip_2_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1312" argName="Y_skip_2_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="X_data"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="X_data"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_norm"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_norm"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se_act"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se_act"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_proj"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_proj"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_conv_1_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_conv_1_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_proj_1_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_proj_1_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_act_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_act_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_norm_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_norm_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_conv_2_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_conv_2_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_proj_2_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_proj_2_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_act_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_act_2_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_norm_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_norm_2_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_conv_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_conv_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_conv_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_norm_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_norm_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_norm_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_norm_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_norm_running_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_norm_running_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_norm_running_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_norm_running_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_conv_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_gamma"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_gamma"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_beta"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_beta"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="se_conv_reduce_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="se_conv_reduce_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="se_conv_reduce_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="se_conv_reduce_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="se_conv_expand_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="se_conv_expand_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="se_conv_expand_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="se_conv_expand_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="proj_conv_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="proj_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_1_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_1_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_1_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_1_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_1_running_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_1_running_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_1_running_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_1_running_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_1_1_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_1_1_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_1_1_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_1_1_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_conv_1_1_filter"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_conv_1_1_filter"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_1_gamma"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_1_gamma"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_1_beta"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_1_beta"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_1_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_1_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_1_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_1_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="proj_1_1_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="proj_1_1_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_2_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_2_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_2_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_2_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_2_running_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_2_running_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_2_running_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_2_running_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_1_2_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_1_2_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_1_2_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_1_2_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_conv_1_2_filter"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_conv_1_2_filter"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_2_gamma"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_2_gamma"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_2_beta"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_2_beta"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_2_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_2_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_2_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_2_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="proj_1_2_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="proj_1_2_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_2_1_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_2_1_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_2_1_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_2_1_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_2_1_running_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_2_1_running_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_2_1_running_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_2_1_running_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_2_1_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_2_1_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_2_1_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_2_1_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_conv_2_1_filter"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_conv_2_1_filter"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_2_1_gamma"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_2_1_gamma"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_2_1_beta"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_2_1_beta"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_2_1_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_2_1_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_2_1_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_2_1_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="proj_2_1_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="proj_2_1_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_2_2_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_2_2_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_2_2_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_2_2_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_2_2_running_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_2_2_running_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_2_2_running_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_2_2_running_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_2_2_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_2_2_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_2_2_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_2_2_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_conv_2_2_filter"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_conv_2_2_filter"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_2_2_gamma"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_2_2_gamma"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_2_2_beta"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_2_2_beta"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_2_2_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_2_2_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_2_2_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_2_2_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="proj_2_2_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="proj_2_2_weight"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_msp_conv"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_msp_conv"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_act"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_act"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se_expand"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se_expand"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_norm_1_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_norm_1_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_norm_1_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_norm_1_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_conv_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_conv_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_proj_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_proj_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_norm_2_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_norm_2_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_norm_2_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_norm_2_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_conv_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_conv_2_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_proj_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_proj_2_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_msp_norm"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_msp_norm"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se_sigmoid"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se_sigmoid"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_conv_1_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_conv_1_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_norm_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_norm_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_act_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_act_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_skip_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_skip_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_conv_2_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_conv_2_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_norm_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_norm_2_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_act_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_act_2_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_skip_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_skip_2_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_conv"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_conv"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se_reduce"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se_reduce"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_act_1_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_act_1_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_act_1_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_act_1_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_conv_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_conv_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_skip_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_skip_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_act_2_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_act_2_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_act_2_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_act_2_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_conv_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_conv_2_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_skip_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_skip_2_2"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem0">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem1">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem2">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem3">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 11, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="6">Interface, Register, Offset, Width, Access, Description</keys>
                    <column name="s_axi_control">X_data_1, 0x10, 32, W, Data signal of X_data, </column>
                    <column name="s_axi_control">X_data_2, 0x14, 32, W, Data signal of X_data, </column>
                    <column name="s_axi_control">msp_conv_weight_1, 0x1c, 32, W, Data signal of msp_conv_weight, </column>
                    <column name="s_axi_control">msp_conv_weight_2, 0x20, 32, W, Data signal of msp_conv_weight, </column>
                    <column name="s_axi_control">msp_conv_bias_1, 0x28, 32, W, Data signal of msp_conv_bias, </column>
                    <column name="s_axi_control">msp_conv_bias_2, 0x2c, 32, W, Data signal of msp_conv_bias, </column>
                    <column name="s_axi_control">msp_norm_weight_1, 0x34, 32, W, Data signal of msp_norm_weight, </column>
                    <column name="s_axi_control">msp_norm_weight_2, 0x38, 32, W, Data signal of msp_norm_weight, </column>
                    <column name="s_axi_control">msp_norm_bias_1, 0x40, 32, W, Data signal of msp_norm_bias, </column>
                    <column name="s_axi_control">msp_norm_bias_2, 0x44, 32, W, Data signal of msp_norm_bias, </column>
                    <column name="s_axi_control">msp_norm_running_mean_1, 0x4c, 32, W, Data signal of msp_norm_running_mean, </column>
                    <column name="s_axi_control">msp_norm_running_mean_2, 0x50, 32, W, Data signal of msp_norm_running_mean, </column>
                    <column name="s_axi_control">msp_norm_running_var_1, 0x58, 32, W, Data signal of msp_norm_running_var, </column>
                    <column name="s_axi_control">msp_norm_running_var_2, 0x5c, 32, W, Data signal of msp_norm_running_var, </column>
                    <column name="s_axi_control">dw_conv_weight_1, 0x64, 32, W, Data signal of dw_conv_weight, </column>
                    <column name="s_axi_control">dw_conv_weight_2, 0x68, 32, W, Data signal of dw_conv_weight, </column>
                    <column name="s_axi_control">dw_norm_gamma_1, 0x70, 32, W, Data signal of dw_norm_gamma, </column>
                    <column name="s_axi_control">dw_norm_gamma_2, 0x74, 32, W, Data signal of dw_norm_gamma, </column>
                    <column name="s_axi_control">dw_norm_beta_1, 0x7c, 32, W, Data signal of dw_norm_beta, </column>
                    <column name="s_axi_control">dw_norm_beta_2, 0x80, 32, W, Data signal of dw_norm_beta, </column>
                    <column name="s_axi_control">dw_norm_mean_1, 0x88, 32, W, Data signal of dw_norm_mean, </column>
                    <column name="s_axi_control">dw_norm_mean_2, 0x8c, 32, W, Data signal of dw_norm_mean, </column>
                    <column name="s_axi_control">dw_norm_var_1, 0x94, 32, W, Data signal of dw_norm_var, </column>
                    <column name="s_axi_control">dw_norm_var_2, 0x98, 32, W, Data signal of dw_norm_var, </column>
                    <column name="s_axi_control">se_conv_reduce_weight_1, 0xa0, 32, W, Data signal of se_conv_reduce_weight, </column>
                    <column name="s_axi_control">se_conv_reduce_weight_2, 0xa4, 32, W, Data signal of se_conv_reduce_weight, </column>
                    <column name="s_axi_control">se_conv_reduce_bias_1, 0xac, 32, W, Data signal of se_conv_reduce_bias, </column>
                    <column name="s_axi_control">se_conv_reduce_bias_2, 0xb0, 32, W, Data signal of se_conv_reduce_bias, </column>
                    <column name="s_axi_control">se_conv_expand_weight_1, 0xb8, 32, W, Data signal of se_conv_expand_weight, </column>
                    <column name="s_axi_control">se_conv_expand_weight_2, 0xbc, 32, W, Data signal of se_conv_expand_weight, </column>
                    <column name="s_axi_control">se_conv_expand_bias_1, 0xc4, 32, W, Data signal of se_conv_expand_bias, </column>
                    <column name="s_axi_control">se_conv_expand_bias_2, 0xc8, 32, W, Data signal of se_conv_expand_bias, </column>
                    <column name="s_axi_control">proj_conv_weight_1, 0xd0, 32, W, Data signal of proj_conv_weight, </column>
                    <column name="s_axi_control">proj_conv_weight_2, 0xd4, 32, W, Data signal of proj_conv_weight, </column>
                    <column name="s_axi_control">norm_1_1_weight_1, 0xdc, 32, W, Data signal of norm_1_1_weight, </column>
                    <column name="s_axi_control">norm_1_1_weight_2, 0xe0, 32, W, Data signal of norm_1_1_weight, </column>
                    <column name="s_axi_control">norm_1_1_bias_1, 0xe8, 32, W, Data signal of norm_1_1_bias, </column>
                    <column name="s_axi_control">norm_1_1_bias_2, 0xec, 32, W, Data signal of norm_1_1_bias, </column>
                    <column name="s_axi_control">norm_1_1_running_mean_1, 0xf4, 32, W, Data signal of norm_1_1_running_mean, </column>
                    <column name="s_axi_control">norm_1_1_running_mean_2, 0xf8, 32, W, Data signal of norm_1_1_running_mean, </column>
                    <column name="s_axi_control">norm_1_1_running_var_1, 0x100, 32, W, Data signal of norm_1_1_running_var, </column>
                    <column name="s_axi_control">norm_1_1_running_var_2, 0x104, 32, W, Data signal of norm_1_1_running_var, </column>
                    <column name="s_axi_control">v_conv_1_1_weight_1, 0x10c, 32, W, Data signal of v_conv_1_1_weight, </column>
                    <column name="s_axi_control">v_conv_1_1_weight_2, 0x110, 32, W, Data signal of v_conv_1_1_weight, </column>
                    <column name="s_axi_control">v_conv_1_1_bias_1, 0x118, 32, W, Data signal of v_conv_1_1_bias, </column>
                    <column name="s_axi_control">v_conv_1_1_bias_2, 0x11c, 32, W, Data signal of v_conv_1_1_bias, </column>
                    <column name="s_axi_control">dw_conv_1_1_filter_1, 0x124, 32, W, Data signal of dw_conv_1_1_filter, </column>
                    <column name="s_axi_control">dw_conv_1_1_filter_2, 0x128, 32, W, Data signal of dw_conv_1_1_filter, </column>
                    <column name="s_axi_control">dw_norm_1_1_gamma_1, 0x130, 32, W, Data signal of dw_norm_1_1_gamma, </column>
                    <column name="s_axi_control">dw_norm_1_1_gamma_2, 0x134, 32, W, Data signal of dw_norm_1_1_gamma, </column>
                    <column name="s_axi_control">dw_norm_1_1_beta_1, 0x13c, 32, W, Data signal of dw_norm_1_1_beta, </column>
                    <column name="s_axi_control">dw_norm_1_1_beta_2, 0x140, 32, W, Data signal of dw_norm_1_1_beta, </column>
                    <column name="s_axi_control">dw_norm_1_1_mean_1, 0x148, 32, W, Data signal of dw_norm_1_1_mean, </column>
                    <column name="s_axi_control">dw_norm_1_1_mean_2, 0x14c, 32, W, Data signal of dw_norm_1_1_mean, </column>
                    <column name="s_axi_control">dw_norm_1_1_var_1, 0x154, 32, W, Data signal of dw_norm_1_1_var, </column>
                    <column name="s_axi_control">dw_norm_1_1_var_2, 0x158, 32, W, Data signal of dw_norm_1_1_var, </column>
                    <column name="s_axi_control">proj_1_1_weight_1, 0x160, 32, W, Data signal of proj_1_1_weight, </column>
                    <column name="s_axi_control">proj_1_1_weight_2, 0x164, 32, W, Data signal of proj_1_1_weight, </column>
                    <column name="s_axi_control">norm_1_2_weight_1, 0x16c, 32, W, Data signal of norm_1_2_weight, </column>
                    <column name="s_axi_control">norm_1_2_weight_2, 0x170, 32, W, Data signal of norm_1_2_weight, </column>
                    <column name="s_axi_control">norm_1_2_bias_1, 0x178, 32, W, Data signal of norm_1_2_bias, </column>
                    <column name="s_axi_control">norm_1_2_bias_2, 0x17c, 32, W, Data signal of norm_1_2_bias, </column>
                    <column name="s_axi_control">norm_1_2_running_mean_1, 0x184, 32, W, Data signal of norm_1_2_running_mean, </column>
                    <column name="s_axi_control">norm_1_2_running_mean_2, 0x188, 32, W, Data signal of norm_1_2_running_mean, </column>
                    <column name="s_axi_control">norm_1_2_running_var_1, 0x190, 32, W, Data signal of norm_1_2_running_var, </column>
                    <column name="s_axi_control">norm_1_2_running_var_2, 0x194, 32, W, Data signal of norm_1_2_running_var, </column>
                    <column name="s_axi_control">v_conv_1_2_weight_1, 0x19c, 32, W, Data signal of v_conv_1_2_weight, </column>
                    <column name="s_axi_control">v_conv_1_2_weight_2, 0x1a0, 32, W, Data signal of v_conv_1_2_weight, </column>
                    <column name="s_axi_control">v_conv_1_2_bias_1, 0x1a8, 32, W, Data signal of v_conv_1_2_bias, </column>
                    <column name="s_axi_control">v_conv_1_2_bias_2, 0x1ac, 32, W, Data signal of v_conv_1_2_bias, </column>
                    <column name="s_axi_control">dw_conv_1_2_filter_1, 0x1b4, 32, W, Data signal of dw_conv_1_2_filter, </column>
                    <column name="s_axi_control">dw_conv_1_2_filter_2, 0x1b8, 32, W, Data signal of dw_conv_1_2_filter, </column>
                    <column name="s_axi_control">dw_norm_1_2_gamma_1, 0x1c0, 32, W, Data signal of dw_norm_1_2_gamma, </column>
                    <column name="s_axi_control">dw_norm_1_2_gamma_2, 0x1c4, 32, W, Data signal of dw_norm_1_2_gamma, </column>
                    <column name="s_axi_control">dw_norm_1_2_beta_1, 0x1cc, 32, W, Data signal of dw_norm_1_2_beta, </column>
                    <column name="s_axi_control">dw_norm_1_2_beta_2, 0x1d0, 32, W, Data signal of dw_norm_1_2_beta, </column>
                    <column name="s_axi_control">dw_norm_1_2_mean_1, 0x1d8, 32, W, Data signal of dw_norm_1_2_mean, </column>
                    <column name="s_axi_control">dw_norm_1_2_mean_2, 0x1dc, 32, W, Data signal of dw_norm_1_2_mean, </column>
                    <column name="s_axi_control">dw_norm_1_2_var_1, 0x1e4, 32, W, Data signal of dw_norm_1_2_var, </column>
                    <column name="s_axi_control">dw_norm_1_2_var_2, 0x1e8, 32, W, Data signal of dw_norm_1_2_var, </column>
                    <column name="s_axi_control">proj_1_2_weight_1, 0x1f0, 32, W, Data signal of proj_1_2_weight, </column>
                    <column name="s_axi_control">proj_1_2_weight_2, 0x1f4, 32, W, Data signal of proj_1_2_weight, </column>
                    <column name="s_axi_control">norm_2_1_weight_1, 0x1fc, 32, W, Data signal of norm_2_1_weight, </column>
                    <column name="s_axi_control">norm_2_1_weight_2, 0x200, 32, W, Data signal of norm_2_1_weight, </column>
                    <column name="s_axi_control">norm_2_1_bias_1, 0x208, 32, W, Data signal of norm_2_1_bias, </column>
                    <column name="s_axi_control">norm_2_1_bias_2, 0x20c, 32, W, Data signal of norm_2_1_bias, </column>
                    <column name="s_axi_control">norm_2_1_running_mean_1, 0x214, 32, W, Data signal of norm_2_1_running_mean, </column>
                    <column name="s_axi_control">norm_2_1_running_mean_2, 0x218, 32, W, Data signal of norm_2_1_running_mean, </column>
                    <column name="s_axi_control">norm_2_1_running_var_1, 0x220, 32, W, Data signal of norm_2_1_running_var, </column>
                    <column name="s_axi_control">norm_2_1_running_var_2, 0x224, 32, W, Data signal of norm_2_1_running_var, </column>
                    <column name="s_axi_control">v_conv_2_1_weight_1, 0x22c, 32, W, Data signal of v_conv_2_1_weight, </column>
                    <column name="s_axi_control">v_conv_2_1_weight_2, 0x230, 32, W, Data signal of v_conv_2_1_weight, </column>
                    <column name="s_axi_control">v_conv_2_1_bias_1, 0x238, 32, W, Data signal of v_conv_2_1_bias, </column>
                    <column name="s_axi_control">v_conv_2_1_bias_2, 0x23c, 32, W, Data signal of v_conv_2_1_bias, </column>
                    <column name="s_axi_control">dw_conv_2_1_filter_1, 0x244, 32, W, Data signal of dw_conv_2_1_filter, </column>
                    <column name="s_axi_control">dw_conv_2_1_filter_2, 0x248, 32, W, Data signal of dw_conv_2_1_filter, </column>
                    <column name="s_axi_control">dw_norm_2_1_gamma_1, 0x250, 32, W, Data signal of dw_norm_2_1_gamma, </column>
                    <column name="s_axi_control">dw_norm_2_1_gamma_2, 0x254, 32, W, Data signal of dw_norm_2_1_gamma, </column>
                    <column name="s_axi_control">dw_norm_2_1_beta_1, 0x25c, 32, W, Data signal of dw_norm_2_1_beta, </column>
                    <column name="s_axi_control">dw_norm_2_1_beta_2, 0x260, 32, W, Data signal of dw_norm_2_1_beta, </column>
                    <column name="s_axi_control">dw_norm_2_1_mean_1, 0x268, 32, W, Data signal of dw_norm_2_1_mean, </column>
                    <column name="s_axi_control">dw_norm_2_1_mean_2, 0x26c, 32, W, Data signal of dw_norm_2_1_mean, </column>
                    <column name="s_axi_control">dw_norm_2_1_var_1, 0x274, 32, W, Data signal of dw_norm_2_1_var, </column>
                    <column name="s_axi_control">dw_norm_2_1_var_2, 0x278, 32, W, Data signal of dw_norm_2_1_var, </column>
                    <column name="s_axi_control">proj_2_1_weight_1, 0x280, 32, W, Data signal of proj_2_1_weight, </column>
                    <column name="s_axi_control">proj_2_1_weight_2, 0x284, 32, W, Data signal of proj_2_1_weight, </column>
                    <column name="s_axi_control">norm_2_2_weight_1, 0x28c, 32, W, Data signal of norm_2_2_weight, </column>
                    <column name="s_axi_control">norm_2_2_weight_2, 0x290, 32, W, Data signal of norm_2_2_weight, </column>
                    <column name="s_axi_control">norm_2_2_bias_1, 0x298, 32, W, Data signal of norm_2_2_bias, </column>
                    <column name="s_axi_control">norm_2_2_bias_2, 0x29c, 32, W, Data signal of norm_2_2_bias, </column>
                    <column name="s_axi_control">norm_2_2_running_mean_1, 0x2a4, 32, W, Data signal of norm_2_2_running_mean, </column>
                    <column name="s_axi_control">norm_2_2_running_mean_2, 0x2a8, 32, W, Data signal of norm_2_2_running_mean, </column>
                    <column name="s_axi_control">norm_2_2_running_var_1, 0x2b0, 32, W, Data signal of norm_2_2_running_var, </column>
                    <column name="s_axi_control">norm_2_2_running_var_2, 0x2b4, 32, W, Data signal of norm_2_2_running_var, </column>
                    <column name="s_axi_control">v_conv_2_2_weight_1, 0x2bc, 32, W, Data signal of v_conv_2_2_weight, </column>
                    <column name="s_axi_control">v_conv_2_2_weight_2, 0x2c0, 32, W, Data signal of v_conv_2_2_weight, </column>
                    <column name="s_axi_control">v_conv_2_2_bias_1, 0x2c8, 32, W, Data signal of v_conv_2_2_bias, </column>
                    <column name="s_axi_control">v_conv_2_2_bias_2, 0x2cc, 32, W, Data signal of v_conv_2_2_bias, </column>
                    <column name="s_axi_control">dw_conv_2_2_filter_1, 0x2d4, 32, W, Data signal of dw_conv_2_2_filter, </column>
                    <column name="s_axi_control">dw_conv_2_2_filter_2, 0x2d8, 32, W, Data signal of dw_conv_2_2_filter, </column>
                    <column name="s_axi_control">dw_norm_2_2_gamma_1, 0x2e0, 32, W, Data signal of dw_norm_2_2_gamma, </column>
                    <column name="s_axi_control">dw_norm_2_2_gamma_2, 0x2e4, 32, W, Data signal of dw_norm_2_2_gamma, </column>
                    <column name="s_axi_control">dw_norm_2_2_beta_1, 0x2ec, 32, W, Data signal of dw_norm_2_2_beta, </column>
                    <column name="s_axi_control">dw_norm_2_2_beta_2, 0x2f0, 32, W, Data signal of dw_norm_2_2_beta, </column>
                    <column name="s_axi_control">dw_norm_2_2_mean_1, 0x2f8, 32, W, Data signal of dw_norm_2_2_mean, </column>
                    <column name="s_axi_control">dw_norm_2_2_mean_2, 0x2fc, 32, W, Data signal of dw_norm_2_2_mean, </column>
                    <column name="s_axi_control">dw_norm_2_2_var_1, 0x304, 32, W, Data signal of dw_norm_2_2_var, </column>
                    <column name="s_axi_control">dw_norm_2_2_var_2, 0x308, 32, W, Data signal of dw_norm_2_2_var, </column>
                    <column name="s_axi_control">proj_2_2_weight_1, 0x310, 32, W, Data signal of proj_2_2_weight, </column>
                    <column name="s_axi_control">proj_2_2_weight_2, 0x314, 32, W, Data signal of proj_2_2_weight, </column>
                    <column name="s_axi_control">Y_msp_conv_1, 0x31c, 32, W, Data signal of Y_msp_conv, </column>
                    <column name="s_axi_control">Y_msp_conv_2, 0x320, 32, W, Data signal of Y_msp_conv, </column>
                    <column name="s_axi_control">Y_msp_norm_1, 0x328, 32, W, Data signal of Y_msp_norm, </column>
                    <column name="s_axi_control">Y_msp_norm_2, 0x32c, 32, W, Data signal of Y_msp_norm, </column>
                    <column name="s_axi_control">Y_dw_conv_1, 0x334, 32, W, Data signal of Y_dw_conv, </column>
                    <column name="s_axi_control">Y_dw_conv_2, 0x338, 32, W, Data signal of Y_dw_conv, </column>
                    <column name="s_axi_control">Y_dw_norm_1, 0x340, 32, W, Data signal of Y_dw_norm, </column>
                    <column name="s_axi_control">Y_dw_norm_2, 0x344, 32, W, Data signal of Y_dw_norm, </column>
                    <column name="s_axi_control">Y_dw_act_1, 0x34c, 32, W, Data signal of Y_dw_act, </column>
                    <column name="s_axi_control">Y_dw_act_2, 0x350, 32, W, Data signal of Y_dw_act, </column>
                    <column name="s_axi_control">Y_se_mean_1, 0x358, 32, W, Data signal of Y_se_mean, </column>
                    <column name="s_axi_control">Y_se_mean_2, 0x35c, 32, W, Data signal of Y_se_mean, </column>
                    <column name="s_axi_control">Y_se_reduce_1, 0x364, 32, W, Data signal of Y_se_reduce, </column>
                    <column name="s_axi_control">Y_se_reduce_2, 0x368, 32, W, Data signal of Y_se_reduce, </column>
                    <column name="s_axi_control">Y_se_act_1, 0x370, 32, W, Data signal of Y_se_act, </column>
                    <column name="s_axi_control">Y_se_act_2, 0x374, 32, W, Data signal of Y_se_act, </column>
                    <column name="s_axi_control">Y_se_expand_1, 0x37c, 32, W, Data signal of Y_se_expand, </column>
                    <column name="s_axi_control">Y_se_expand_2, 0x380, 32, W, Data signal of Y_se_expand, </column>
                    <column name="s_axi_control">Y_se_sigmoid_1, 0x388, 32, W, Data signal of Y_se_sigmoid, </column>
                    <column name="s_axi_control">Y_se_sigmoid_2, 0x38c, 32, W, Data signal of Y_se_sigmoid, </column>
                    <column name="s_axi_control">Y_se_1, 0x394, 32, W, Data signal of Y_se, </column>
                    <column name="s_axi_control">Y_se_2, 0x398, 32, W, Data signal of Y_se, </column>
                    <column name="s_axi_control">Y_proj_1, 0x3a0, 32, W, Data signal of Y_proj, </column>
                    <column name="s_axi_control">Y_proj_2, 0x3a4, 32, W, Data signal of Y_proj, </column>
                    <column name="s_axi_control">Y_norm_1_1_1, 0x3ac, 32, W, Data signal of Y_norm_1_1, </column>
                    <column name="s_axi_control">Y_norm_1_1_2, 0x3b0, 32, W, Data signal of Y_norm_1_1, </column>
                    <column name="s_axi_control">Y_v_conv_1_1_1, 0x3b8, 32, W, Data signal of Y_v_conv_1_1, </column>
                    <column name="s_axi_control">Y_v_conv_1_1_2, 0x3bc, 32, W, Data signal of Y_v_conv_1_1, </column>
                    <column name="s_axi_control">Y_v_act_1_1_1, 0x3c4, 32, W, Data signal of Y_v_act_1_1, </column>
                    <column name="s_axi_control">Y_v_act_1_1_2, 0x3c8, 32, W, Data signal of Y_v_act_1_1, </column>
                    <column name="s_axi_control">Y_dw_conv_1_1_1, 0x3d0, 32, W, Data signal of Y_dw_conv_1_1, </column>
                    <column name="s_axi_control">Y_dw_conv_1_1_2, 0x3d4, 32, W, Data signal of Y_dw_conv_1_1, </column>
                    <column name="s_axi_control">Y_dw_norm_1_1_1, 0x3dc, 32, W, Data signal of Y_dw_norm_1_1, </column>
                    <column name="s_axi_control">Y_dw_norm_1_1_2, 0x3e0, 32, W, Data signal of Y_dw_norm_1_1, </column>
                    <column name="s_axi_control">Y_dw_act_1_1_1, 0x3e8, 32, W, Data signal of Y_dw_act_1_1, </column>
                    <column name="s_axi_control">Y_dw_act_1_1_2, 0x3ec, 32, W, Data signal of Y_dw_act_1_1, </column>
                    <column name="s_axi_control">Y_proj_1_1_1, 0x3f4, 32, W, Data signal of Y_proj_1_1, </column>
                    <column name="s_axi_control">Y_proj_1_1_2, 0x3f8, 32, W, Data signal of Y_proj_1_1, </column>
                    <column name="s_axi_control">Y_norm_1_2_1, 0x400, 32, W, Data signal of Y_norm_1_2, </column>
                    <column name="s_axi_control">Y_norm_1_2_2, 0x404, 32, W, Data signal of Y_norm_1_2, </column>
                    <column name="s_axi_control">Y_v_conv_1_2_1, 0x40c, 32, W, Data signal of Y_v_conv_1_2, </column>
                    <column name="s_axi_control">Y_v_conv_1_2_2, 0x410, 32, W, Data signal of Y_v_conv_1_2, </column>
                    <column name="s_axi_control">Y_v_act_1_2_1, 0x418, 32, W, Data signal of Y_v_act_1_2, </column>
                    <column name="s_axi_control">Y_v_act_1_2_2, 0x41c, 32, W, Data signal of Y_v_act_1_2, </column>
                    <column name="s_axi_control">Y_dw_conv_1_2_1, 0x424, 32, W, Data signal of Y_dw_conv_1_2, </column>
                    <column name="s_axi_control">Y_dw_conv_1_2_2, 0x428, 32, W, Data signal of Y_dw_conv_1_2, </column>
                    <column name="s_axi_control">Y_dw_norm_1_2_1, 0x430, 32, W, Data signal of Y_dw_norm_1_2, </column>
                    <column name="s_axi_control">Y_dw_norm_1_2_2, 0x434, 32, W, Data signal of Y_dw_norm_1_2, </column>
                    <column name="s_axi_control">Y_dw_act_1_2_1, 0x43c, 32, W, Data signal of Y_dw_act_1_2, </column>
                    <column name="s_axi_control">Y_dw_act_1_2_2, 0x440, 32, W, Data signal of Y_dw_act_1_2, </column>
                    <column name="s_axi_control">Y_proj_1_2_1, 0x448, 32, W, Data signal of Y_proj_1_2, </column>
                    <column name="s_axi_control">Y_proj_1_2_2, 0x44c, 32, W, Data signal of Y_proj_1_2, </column>
                    <column name="s_axi_control">Y_dw_skip_1_2_1, 0x454, 32, W, Data signal of Y_dw_skip_1_2, </column>
                    <column name="s_axi_control">Y_dw_skip_1_2_2, 0x458, 32, W, Data signal of Y_dw_skip_1_2, </column>
                    <column name="s_axi_control">Y_skip_1_2_1, 0x460, 32, W, Data signal of Y_skip_1_2, </column>
                    <column name="s_axi_control">Y_skip_1_2_2, 0x464, 32, W, Data signal of Y_skip_1_2, </column>
                    <column name="s_axi_control">Y_norm_2_1_1, 0x46c, 32, W, Data signal of Y_norm_2_1, </column>
                    <column name="s_axi_control">Y_norm_2_1_2, 0x470, 32, W, Data signal of Y_norm_2_1, </column>
                    <column name="s_axi_control">Y_v_conv_2_1_1, 0x478, 32, W, Data signal of Y_v_conv_2_1, </column>
                    <column name="s_axi_control">Y_v_conv_2_1_2, 0x47c, 32, W, Data signal of Y_v_conv_2_1, </column>
                    <column name="s_axi_control">Y_v_act_2_1_1, 0x484, 32, W, Data signal of Y_v_act_2_1, </column>
                    <column name="s_axi_control">Y_v_act_2_1_2, 0x488, 32, W, Data signal of Y_v_act_2_1, </column>
                    <column name="s_axi_control">Y_dw_conv_2_1_1, 0x490, 32, W, Data signal of Y_dw_conv_2_1, </column>
                    <column name="s_axi_control">Y_dw_conv_2_1_2, 0x494, 32, W, Data signal of Y_dw_conv_2_1, </column>
                    <column name="s_axi_control">Y_dw_norm_2_1_1, 0x49c, 32, W, Data signal of Y_dw_norm_2_1, </column>
                    <column name="s_axi_control">Y_dw_norm_2_1_2, 0x4a0, 32, W, Data signal of Y_dw_norm_2_1, </column>
                    <column name="s_axi_control">Y_dw_act_2_1_1, 0x4a8, 32, W, Data signal of Y_dw_act_2_1, </column>
                    <column name="s_axi_control">Y_dw_act_2_1_2, 0x4ac, 32, W, Data signal of Y_dw_act_2_1, </column>
                    <column name="s_axi_control">Y_proj_2_1_1, 0x4b4, 32, W, Data signal of Y_proj_2_1, </column>
                    <column name="s_axi_control">Y_proj_2_1_2, 0x4b8, 32, W, Data signal of Y_proj_2_1, </column>
                    <column name="s_axi_control">Y_norm_2_2_1, 0x4c0, 32, W, Data signal of Y_norm_2_2, </column>
                    <column name="s_axi_control">Y_norm_2_2_2, 0x4c4, 32, W, Data signal of Y_norm_2_2, </column>
                    <column name="s_axi_control">Y_v_conv_2_2_1, 0x4cc, 32, W, Data signal of Y_v_conv_2_2, </column>
                    <column name="s_axi_control">Y_v_conv_2_2_2, 0x4d0, 32, W, Data signal of Y_v_conv_2_2, </column>
                    <column name="s_axi_control">Y_v_act_2_2_1, 0x4d8, 32, W, Data signal of Y_v_act_2_2, </column>
                    <column name="s_axi_control">Y_v_act_2_2_2, 0x4dc, 32, W, Data signal of Y_v_act_2_2, </column>
                    <column name="s_axi_control">Y_dw_conv_2_2_1, 0x4e4, 32, W, Data signal of Y_dw_conv_2_2, </column>
                    <column name="s_axi_control">Y_dw_conv_2_2_2, 0x4e8, 32, W, Data signal of Y_dw_conv_2_2, </column>
                    <column name="s_axi_control">Y_dw_norm_2_2_1, 0x4f0, 32, W, Data signal of Y_dw_norm_2_2, </column>
                    <column name="s_axi_control">Y_dw_norm_2_2_2, 0x4f4, 32, W, Data signal of Y_dw_norm_2_2, </column>
                    <column name="s_axi_control">Y_dw_act_2_2_1, 0x4fc, 32, W, Data signal of Y_dw_act_2_2, </column>
                    <column name="s_axi_control">Y_dw_act_2_2_2, 0x500, 32, W, Data signal of Y_dw_act_2_2, </column>
                    <column name="s_axi_control">Y_proj_2_2_1, 0x508, 32, W, Data signal of Y_proj_2_2, </column>
                    <column name="s_axi_control">Y_proj_2_2_2, 0x50c, 32, W, Data signal of Y_proj_2_2, </column>
                    <column name="s_axi_control">Y_dw_skip_2_2_1, 0x514, 32, W, Data signal of Y_dw_skip_2_2, </column>
                    <column name="s_axi_control">Y_dw_skip_2_2_2, 0x518, 32, W, Data signal of Y_dw_skip_2_2, </column>
                    <column name="s_axi_control">Y_skip_2_2_1, 0x520, 32, W, Data signal of Y_skip_2_2, </column>
                    <column name="s_axi_control">Y_skip_2_2_2, 0x524, 32, W, Data signal of Y_skip_2_2, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="X_data">inout, float*</column>
                    <column name="msp_conv_weight">in, float*</column>
                    <column name="msp_conv_bias">in, float*</column>
                    <column name="msp_norm_weight">in, float*</column>
                    <column name="msp_norm_bias">in, float*</column>
                    <column name="msp_norm_running_mean">in, float*</column>
                    <column name="msp_norm_running_var">in, float*</column>
                    <column name="dw_conv_weight">in, float*</column>
                    <column name="dw_norm_gamma">in, float*</column>
                    <column name="dw_norm_beta">in, float*</column>
                    <column name="dw_norm_mean">in, float*</column>
                    <column name="dw_norm_var">in, float*</column>
                    <column name="se_conv_reduce_weight">in, float*</column>
                    <column name="se_conv_reduce_bias">in, float*</column>
                    <column name="se_conv_expand_weight">in, float*</column>
                    <column name="se_conv_expand_bias">in, float*</column>
                    <column name="proj_conv_weight">in, float*</column>
                    <column name="norm_1_1_weight">in, float*</column>
                    <column name="norm_1_1_bias">in, float*</column>
                    <column name="norm_1_1_running_mean">in, float*</column>
                    <column name="norm_1_1_running_var">in, float*</column>
                    <column name="v_conv_1_1_weight">in, float*</column>
                    <column name="v_conv_1_1_bias">in, float*</column>
                    <column name="dw_conv_1_1_filter">in, float*</column>
                    <column name="dw_norm_1_1_gamma">in, float*</column>
                    <column name="dw_norm_1_1_beta">in, float*</column>
                    <column name="dw_norm_1_1_mean">in, float*</column>
                    <column name="dw_norm_1_1_var">in, float*</column>
                    <column name="proj_1_1_weight">in, float*</column>
                    <column name="norm_1_2_weight">in, float*</column>
                    <column name="norm_1_2_bias">in, float*</column>
                    <column name="norm_1_2_running_mean">in, float*</column>
                    <column name="norm_1_2_running_var">in, float*</column>
                    <column name="v_conv_1_2_weight">in, float*</column>
                    <column name="v_conv_1_2_bias">in, float*</column>
                    <column name="dw_conv_1_2_filter">in, float*</column>
                    <column name="dw_norm_1_2_gamma">in, float*</column>
                    <column name="dw_norm_1_2_beta">in, float*</column>
                    <column name="dw_norm_1_2_mean">in, float*</column>
                    <column name="dw_norm_1_2_var">in, float*</column>
                    <column name="proj_1_2_weight">in, float*</column>
                    <column name="norm_2_1_weight">in, float*</column>
                    <column name="norm_2_1_bias">in, float*</column>
                    <column name="norm_2_1_running_mean">in, float*</column>
                    <column name="norm_2_1_running_var">in, float*</column>
                    <column name="v_conv_2_1_weight">in, float*</column>
                    <column name="v_conv_2_1_bias">in, float*</column>
                    <column name="dw_conv_2_1_filter">in, float*</column>
                    <column name="dw_norm_2_1_gamma">in, float*</column>
                    <column name="dw_norm_2_1_beta">in, float*</column>
                    <column name="dw_norm_2_1_mean">in, float*</column>
                    <column name="dw_norm_2_1_var">in, float*</column>
                    <column name="proj_2_1_weight">in, float*</column>
                    <column name="norm_2_2_weight">in, float*</column>
                    <column name="norm_2_2_bias">in, float*</column>
                    <column name="norm_2_2_running_mean">in, float*</column>
                    <column name="norm_2_2_running_var">in, float*</column>
                    <column name="v_conv_2_2_weight">in, float*</column>
                    <column name="v_conv_2_2_bias">in, float*</column>
                    <column name="dw_conv_2_2_filter">in, float*</column>
                    <column name="dw_norm_2_2_gamma">in, float*</column>
                    <column name="dw_norm_2_2_beta">in, float*</column>
                    <column name="dw_norm_2_2_mean">in, float*</column>
                    <column name="dw_norm_2_2_var">in, float*</column>
                    <column name="proj_2_2_weight">in, float*</column>
                    <column name="Y_msp_conv">inout, float*</column>
                    <column name="Y_msp_norm">inout, float*</column>
                    <column name="Y_dw_conv">inout, float*</column>
                    <column name="Y_dw_norm">inout, float*</column>
                    <column name="Y_dw_act">inout, float*</column>
                    <column name="Y_se_mean">inout, float*</column>
                    <column name="Y_se_reduce">inout, float*</column>
                    <column name="Y_se_act">inout, float*</column>
                    <column name="Y_se_expand">inout, float*</column>
                    <column name="Y_se_sigmoid">inout, float*</column>
                    <column name="Y_se">inout, float*</column>
                    <column name="Y_proj">inout, float*</column>
                    <column name="Y_norm_1_1">inout, float*</column>
                    <column name="Y_v_conv_1_1">inout, float*</column>
                    <column name="Y_v_act_1_1">inout, float*</column>
                    <column name="Y_dw_conv_1_1">inout, float*</column>
                    <column name="Y_dw_norm_1_1">inout, float*</column>
                    <column name="Y_dw_act_1_1">inout, float*</column>
                    <column name="Y_proj_1_1">inout, float*</column>
                    <column name="Y_norm_1_2">inout, float*</column>
                    <column name="Y_v_conv_1_2">inout, float*</column>
                    <column name="Y_v_act_1_2">inout, float*</column>
                    <column name="Y_dw_conv_1_2">inout, float*</column>
                    <column name="Y_dw_norm_1_2">inout, float*</column>
                    <column name="Y_dw_act_1_2">inout, float*</column>
                    <column name="Y_proj_1_2">inout, float*</column>
                    <column name="Y_dw_skip_1_2">inout, float*</column>
                    <column name="Y_skip_1_2">inout, float*</column>
                    <column name="Y_norm_2_1">inout, float*</column>
                    <column name="Y_v_conv_2_1">inout, float*</column>
                    <column name="Y_v_act_2_1">inout, float*</column>
                    <column name="Y_dw_conv_2_1">inout, float*</column>
                    <column name="Y_dw_norm_2_1">inout, float*</column>
                    <column name="Y_dw_act_2_1">inout, float*</column>
                    <column name="Y_proj_2_1">inout, float*</column>
                    <column name="Y_norm_2_2">inout, float*</column>
                    <column name="Y_v_conv_2_2">inout, float*</column>
                    <column name="Y_v_act_2_2">inout, float*</column>
                    <column name="Y_dw_conv_2_2">inout, float*</column>
                    <column name="Y_dw_norm_2_2">inout, float*</column>
                    <column name="Y_dw_act_2_2">inout, float*</column>
                    <column name="Y_proj_2_2">inout, float*</column>
                    <column name="Y_dw_skip_2_2">inout, float*</column>
                    <column name="Y_skip_2_2">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="X_data">m_axi_gmem0, interface, , </column>
                    <column name="X_data">s_axi_control, register, offset, name=X_data_1 offset=0x10 range=32</column>
                    <column name="X_data">s_axi_control, register, offset, name=X_data_2 offset=0x14 range=32</column>
                    <column name="msp_conv_weight">m_axi_gmem, interface, , </column>
                    <column name="msp_conv_weight">s_axi_control, register, offset, name=msp_conv_weight_1 offset=0x1c range=32</column>
                    <column name="msp_conv_weight">s_axi_control, register, offset, name=msp_conv_weight_2 offset=0x20 range=32</column>
                    <column name="msp_conv_bias">m_axi_gmem, interface, , </column>
                    <column name="msp_conv_bias">s_axi_control, register, offset, name=msp_conv_bias_1 offset=0x28 range=32</column>
                    <column name="msp_conv_bias">s_axi_control, register, offset, name=msp_conv_bias_2 offset=0x2c range=32</column>
                    <column name="msp_norm_weight">m_axi_gmem, interface, , </column>
                    <column name="msp_norm_weight">s_axi_control, register, offset, name=msp_norm_weight_1 offset=0x34 range=32</column>
                    <column name="msp_norm_weight">s_axi_control, register, offset, name=msp_norm_weight_2 offset=0x38 range=32</column>
                    <column name="msp_norm_bias">m_axi_gmem, interface, , </column>
                    <column name="msp_norm_bias">s_axi_control, register, offset, name=msp_norm_bias_1 offset=0x40 range=32</column>
                    <column name="msp_norm_bias">s_axi_control, register, offset, name=msp_norm_bias_2 offset=0x44 range=32</column>
                    <column name="msp_norm_running_mean">m_axi_gmem, interface, , </column>
                    <column name="msp_norm_running_mean">s_axi_control, register, offset, name=msp_norm_running_mean_1 offset=0x4c range=32</column>
                    <column name="msp_norm_running_mean">s_axi_control, register, offset, name=msp_norm_running_mean_2 offset=0x50 range=32</column>
                    <column name="msp_norm_running_var">m_axi_gmem, interface, , </column>
                    <column name="msp_norm_running_var">s_axi_control, register, offset, name=msp_norm_running_var_1 offset=0x58 range=32</column>
                    <column name="msp_norm_running_var">s_axi_control, register, offset, name=msp_norm_running_var_2 offset=0x5c range=32</column>
                    <column name="dw_conv_weight">m_axi_gmem, interface, , </column>
                    <column name="dw_conv_weight">s_axi_control, register, offset, name=dw_conv_weight_1 offset=0x64 range=32</column>
                    <column name="dw_conv_weight">s_axi_control, register, offset, name=dw_conv_weight_2 offset=0x68 range=32</column>
                    <column name="dw_norm_gamma">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_gamma">s_axi_control, register, offset, name=dw_norm_gamma_1 offset=0x70 range=32</column>
                    <column name="dw_norm_gamma">s_axi_control, register, offset, name=dw_norm_gamma_2 offset=0x74 range=32</column>
                    <column name="dw_norm_beta">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_beta">s_axi_control, register, offset, name=dw_norm_beta_1 offset=0x7c range=32</column>
                    <column name="dw_norm_beta">s_axi_control, register, offset, name=dw_norm_beta_2 offset=0x80 range=32</column>
                    <column name="dw_norm_mean">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_mean">s_axi_control, register, offset, name=dw_norm_mean_1 offset=0x88 range=32</column>
                    <column name="dw_norm_mean">s_axi_control, register, offset, name=dw_norm_mean_2 offset=0x8c range=32</column>
                    <column name="dw_norm_var">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_var">s_axi_control, register, offset, name=dw_norm_var_1 offset=0x94 range=32</column>
                    <column name="dw_norm_var">s_axi_control, register, offset, name=dw_norm_var_2 offset=0x98 range=32</column>
                    <column name="se_conv_reduce_weight">m_axi_gmem, interface, , </column>
                    <column name="se_conv_reduce_weight">s_axi_control, register, offset, name=se_conv_reduce_weight_1 offset=0xa0 range=32</column>
                    <column name="se_conv_reduce_weight">s_axi_control, register, offset, name=se_conv_reduce_weight_2 offset=0xa4 range=32</column>
                    <column name="se_conv_reduce_bias">m_axi_gmem, interface, , </column>
                    <column name="se_conv_reduce_bias">s_axi_control, register, offset, name=se_conv_reduce_bias_1 offset=0xac range=32</column>
                    <column name="se_conv_reduce_bias">s_axi_control, register, offset, name=se_conv_reduce_bias_2 offset=0xb0 range=32</column>
                    <column name="se_conv_expand_weight">m_axi_gmem, interface, , </column>
                    <column name="se_conv_expand_weight">s_axi_control, register, offset, name=se_conv_expand_weight_1 offset=0xb8 range=32</column>
                    <column name="se_conv_expand_weight">s_axi_control, register, offset, name=se_conv_expand_weight_2 offset=0xbc range=32</column>
                    <column name="se_conv_expand_bias">m_axi_gmem, interface, , </column>
                    <column name="se_conv_expand_bias">s_axi_control, register, offset, name=se_conv_expand_bias_1 offset=0xc4 range=32</column>
                    <column name="se_conv_expand_bias">s_axi_control, register, offset, name=se_conv_expand_bias_2 offset=0xc8 range=32</column>
                    <column name="proj_conv_weight">m_axi_gmem, interface, , </column>
                    <column name="proj_conv_weight">s_axi_control, register, offset, name=proj_conv_weight_1 offset=0xd0 range=32</column>
                    <column name="proj_conv_weight">s_axi_control, register, offset, name=proj_conv_weight_2 offset=0xd4 range=32</column>
                    <column name="norm_1_1_weight">m_axi_gmem, interface, , </column>
                    <column name="norm_1_1_weight">s_axi_control, register, offset, name=norm_1_1_weight_1 offset=0xdc range=32</column>
                    <column name="norm_1_1_weight">s_axi_control, register, offset, name=norm_1_1_weight_2 offset=0xe0 range=32</column>
                    <column name="norm_1_1_bias">m_axi_gmem, interface, , </column>
                    <column name="norm_1_1_bias">s_axi_control, register, offset, name=norm_1_1_bias_1 offset=0xe8 range=32</column>
                    <column name="norm_1_1_bias">s_axi_control, register, offset, name=norm_1_1_bias_2 offset=0xec range=32</column>
                    <column name="norm_1_1_running_mean">m_axi_gmem, interface, , </column>
                    <column name="norm_1_1_running_mean">s_axi_control, register, offset, name=norm_1_1_running_mean_1 offset=0xf4 range=32</column>
                    <column name="norm_1_1_running_mean">s_axi_control, register, offset, name=norm_1_1_running_mean_2 offset=0xf8 range=32</column>
                    <column name="norm_1_1_running_var">m_axi_gmem, interface, , </column>
                    <column name="norm_1_1_running_var">s_axi_control, register, offset, name=norm_1_1_running_var_1 offset=0x100 range=32</column>
                    <column name="norm_1_1_running_var">s_axi_control, register, offset, name=norm_1_1_running_var_2 offset=0x104 range=32</column>
                    <column name="v_conv_1_1_weight">m_axi_gmem, interface, , </column>
                    <column name="v_conv_1_1_weight">s_axi_control, register, offset, name=v_conv_1_1_weight_1 offset=0x10c range=32</column>
                    <column name="v_conv_1_1_weight">s_axi_control, register, offset, name=v_conv_1_1_weight_2 offset=0x110 range=32</column>
                    <column name="v_conv_1_1_bias">m_axi_gmem, interface, , </column>
                    <column name="v_conv_1_1_bias">s_axi_control, register, offset, name=v_conv_1_1_bias_1 offset=0x118 range=32</column>
                    <column name="v_conv_1_1_bias">s_axi_control, register, offset, name=v_conv_1_1_bias_2 offset=0x11c range=32</column>
                    <column name="dw_conv_1_1_filter">m_axi_gmem, interface, , </column>
                    <column name="dw_conv_1_1_filter">s_axi_control, register, offset, name=dw_conv_1_1_filter_1 offset=0x124 range=32</column>
                    <column name="dw_conv_1_1_filter">s_axi_control, register, offset, name=dw_conv_1_1_filter_2 offset=0x128 range=32</column>
                    <column name="dw_norm_1_1_gamma">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_1_gamma">s_axi_control, register, offset, name=dw_norm_1_1_gamma_1 offset=0x130 range=32</column>
                    <column name="dw_norm_1_1_gamma">s_axi_control, register, offset, name=dw_norm_1_1_gamma_2 offset=0x134 range=32</column>
                    <column name="dw_norm_1_1_beta">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_1_beta">s_axi_control, register, offset, name=dw_norm_1_1_beta_1 offset=0x13c range=32</column>
                    <column name="dw_norm_1_1_beta">s_axi_control, register, offset, name=dw_norm_1_1_beta_2 offset=0x140 range=32</column>
                    <column name="dw_norm_1_1_mean">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_1_mean">s_axi_control, register, offset, name=dw_norm_1_1_mean_1 offset=0x148 range=32</column>
                    <column name="dw_norm_1_1_mean">s_axi_control, register, offset, name=dw_norm_1_1_mean_2 offset=0x14c range=32</column>
                    <column name="dw_norm_1_1_var">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_1_var">s_axi_control, register, offset, name=dw_norm_1_1_var_1 offset=0x154 range=32</column>
                    <column name="dw_norm_1_1_var">s_axi_control, register, offset, name=dw_norm_1_1_var_2 offset=0x158 range=32</column>
                    <column name="proj_1_1_weight">m_axi_gmem, interface, , </column>
                    <column name="proj_1_1_weight">s_axi_control, register, offset, name=proj_1_1_weight_1 offset=0x160 range=32</column>
                    <column name="proj_1_1_weight">s_axi_control, register, offset, name=proj_1_1_weight_2 offset=0x164 range=32</column>
                    <column name="norm_1_2_weight">m_axi_gmem, interface, , </column>
                    <column name="norm_1_2_weight">s_axi_control, register, offset, name=norm_1_2_weight_1 offset=0x16c range=32</column>
                    <column name="norm_1_2_weight">s_axi_control, register, offset, name=norm_1_2_weight_2 offset=0x170 range=32</column>
                    <column name="norm_1_2_bias">m_axi_gmem, interface, , </column>
                    <column name="norm_1_2_bias">s_axi_control, register, offset, name=norm_1_2_bias_1 offset=0x178 range=32</column>
                    <column name="norm_1_2_bias">s_axi_control, register, offset, name=norm_1_2_bias_2 offset=0x17c range=32</column>
                    <column name="norm_1_2_running_mean">m_axi_gmem, interface, , </column>
                    <column name="norm_1_2_running_mean">s_axi_control, register, offset, name=norm_1_2_running_mean_1 offset=0x184 range=32</column>
                    <column name="norm_1_2_running_mean">s_axi_control, register, offset, name=norm_1_2_running_mean_2 offset=0x188 range=32</column>
                    <column name="norm_1_2_running_var">m_axi_gmem, interface, , </column>
                    <column name="norm_1_2_running_var">s_axi_control, register, offset, name=norm_1_2_running_var_1 offset=0x190 range=32</column>
                    <column name="norm_1_2_running_var">s_axi_control, register, offset, name=norm_1_2_running_var_2 offset=0x194 range=32</column>
                    <column name="v_conv_1_2_weight">m_axi_gmem, interface, , </column>
                    <column name="v_conv_1_2_weight">s_axi_control, register, offset, name=v_conv_1_2_weight_1 offset=0x19c range=32</column>
                    <column name="v_conv_1_2_weight">s_axi_control, register, offset, name=v_conv_1_2_weight_2 offset=0x1a0 range=32</column>
                    <column name="v_conv_1_2_bias">m_axi_gmem, interface, , </column>
                    <column name="v_conv_1_2_bias">s_axi_control, register, offset, name=v_conv_1_2_bias_1 offset=0x1a8 range=32</column>
                    <column name="v_conv_1_2_bias">s_axi_control, register, offset, name=v_conv_1_2_bias_2 offset=0x1ac range=32</column>
                    <column name="dw_conv_1_2_filter">m_axi_gmem, interface, , </column>
                    <column name="dw_conv_1_2_filter">s_axi_control, register, offset, name=dw_conv_1_2_filter_1 offset=0x1b4 range=32</column>
                    <column name="dw_conv_1_2_filter">s_axi_control, register, offset, name=dw_conv_1_2_filter_2 offset=0x1b8 range=32</column>
                    <column name="dw_norm_1_2_gamma">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_2_gamma">s_axi_control, register, offset, name=dw_norm_1_2_gamma_1 offset=0x1c0 range=32</column>
                    <column name="dw_norm_1_2_gamma">s_axi_control, register, offset, name=dw_norm_1_2_gamma_2 offset=0x1c4 range=32</column>
                    <column name="dw_norm_1_2_beta">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_2_beta">s_axi_control, register, offset, name=dw_norm_1_2_beta_1 offset=0x1cc range=32</column>
                    <column name="dw_norm_1_2_beta">s_axi_control, register, offset, name=dw_norm_1_2_beta_2 offset=0x1d0 range=32</column>
                    <column name="dw_norm_1_2_mean">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_2_mean">s_axi_control, register, offset, name=dw_norm_1_2_mean_1 offset=0x1d8 range=32</column>
                    <column name="dw_norm_1_2_mean">s_axi_control, register, offset, name=dw_norm_1_2_mean_2 offset=0x1dc range=32</column>
                    <column name="dw_norm_1_2_var">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_2_var">s_axi_control, register, offset, name=dw_norm_1_2_var_1 offset=0x1e4 range=32</column>
                    <column name="dw_norm_1_2_var">s_axi_control, register, offset, name=dw_norm_1_2_var_2 offset=0x1e8 range=32</column>
                    <column name="proj_1_2_weight">m_axi_gmem, interface, , </column>
                    <column name="proj_1_2_weight">s_axi_control, register, offset, name=proj_1_2_weight_1 offset=0x1f0 range=32</column>
                    <column name="proj_1_2_weight">s_axi_control, register, offset, name=proj_1_2_weight_2 offset=0x1f4 range=32</column>
                    <column name="norm_2_1_weight">m_axi_gmem, interface, , </column>
                    <column name="norm_2_1_weight">s_axi_control, register, offset, name=norm_2_1_weight_1 offset=0x1fc range=32</column>
                    <column name="norm_2_1_weight">s_axi_control, register, offset, name=norm_2_1_weight_2 offset=0x200 range=32</column>
                    <column name="norm_2_1_bias">m_axi_gmem, interface, , </column>
                    <column name="norm_2_1_bias">s_axi_control, register, offset, name=norm_2_1_bias_1 offset=0x208 range=32</column>
                    <column name="norm_2_1_bias">s_axi_control, register, offset, name=norm_2_1_bias_2 offset=0x20c range=32</column>
                    <column name="norm_2_1_running_mean">m_axi_gmem, interface, , </column>
                    <column name="norm_2_1_running_mean">s_axi_control, register, offset, name=norm_2_1_running_mean_1 offset=0x214 range=32</column>
                    <column name="norm_2_1_running_mean">s_axi_control, register, offset, name=norm_2_1_running_mean_2 offset=0x218 range=32</column>
                    <column name="norm_2_1_running_var">m_axi_gmem, interface, , </column>
                    <column name="norm_2_1_running_var">s_axi_control, register, offset, name=norm_2_1_running_var_1 offset=0x220 range=32</column>
                    <column name="norm_2_1_running_var">s_axi_control, register, offset, name=norm_2_1_running_var_2 offset=0x224 range=32</column>
                    <column name="v_conv_2_1_weight">m_axi_gmem, interface, , </column>
                    <column name="v_conv_2_1_weight">s_axi_control, register, offset, name=v_conv_2_1_weight_1 offset=0x22c range=32</column>
                    <column name="v_conv_2_1_weight">s_axi_control, register, offset, name=v_conv_2_1_weight_2 offset=0x230 range=32</column>
                    <column name="v_conv_2_1_bias">m_axi_gmem, interface, , </column>
                    <column name="v_conv_2_1_bias">s_axi_control, register, offset, name=v_conv_2_1_bias_1 offset=0x238 range=32</column>
                    <column name="v_conv_2_1_bias">s_axi_control, register, offset, name=v_conv_2_1_bias_2 offset=0x23c range=32</column>
                    <column name="dw_conv_2_1_filter">m_axi_gmem, interface, , </column>
                    <column name="dw_conv_2_1_filter">s_axi_control, register, offset, name=dw_conv_2_1_filter_1 offset=0x244 range=32</column>
                    <column name="dw_conv_2_1_filter">s_axi_control, register, offset, name=dw_conv_2_1_filter_2 offset=0x248 range=32</column>
                    <column name="dw_norm_2_1_gamma">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_2_1_gamma">s_axi_control, register, offset, name=dw_norm_2_1_gamma_1 offset=0x250 range=32</column>
                    <column name="dw_norm_2_1_gamma">s_axi_control, register, offset, name=dw_norm_2_1_gamma_2 offset=0x254 range=32</column>
                    <column name="dw_norm_2_1_beta">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_2_1_beta">s_axi_control, register, offset, name=dw_norm_2_1_beta_1 offset=0x25c range=32</column>
                    <column name="dw_norm_2_1_beta">s_axi_control, register, offset, name=dw_norm_2_1_beta_2 offset=0x260 range=32</column>
                    <column name="dw_norm_2_1_mean">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_2_1_mean">s_axi_control, register, offset, name=dw_norm_2_1_mean_1 offset=0x268 range=32</column>
                    <column name="dw_norm_2_1_mean">s_axi_control, register, offset, name=dw_norm_2_1_mean_2 offset=0x26c range=32</column>
                    <column name="dw_norm_2_1_var">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_2_1_var">s_axi_control, register, offset, name=dw_norm_2_1_var_1 offset=0x274 range=32</column>
                    <column name="dw_norm_2_1_var">s_axi_control, register, offset, name=dw_norm_2_1_var_2 offset=0x278 range=32</column>
                    <column name="proj_2_1_weight">m_axi_gmem, interface, , </column>
                    <column name="proj_2_1_weight">s_axi_control, register, offset, name=proj_2_1_weight_1 offset=0x280 range=32</column>
                    <column name="proj_2_1_weight">s_axi_control, register, offset, name=proj_2_1_weight_2 offset=0x284 range=32</column>
                    <column name="norm_2_2_weight">m_axi_gmem, interface, , </column>
                    <column name="norm_2_2_weight">s_axi_control, register, offset, name=norm_2_2_weight_1 offset=0x28c range=32</column>
                    <column name="norm_2_2_weight">s_axi_control, register, offset, name=norm_2_2_weight_2 offset=0x290 range=32</column>
                    <column name="norm_2_2_bias">m_axi_gmem, interface, , </column>
                    <column name="norm_2_2_bias">s_axi_control, register, offset, name=norm_2_2_bias_1 offset=0x298 range=32</column>
                    <column name="norm_2_2_bias">s_axi_control, register, offset, name=norm_2_2_bias_2 offset=0x29c range=32</column>
                    <column name="norm_2_2_running_mean">m_axi_gmem, interface, , </column>
                    <column name="norm_2_2_running_mean">s_axi_control, register, offset, name=norm_2_2_running_mean_1 offset=0x2a4 range=32</column>
                    <column name="norm_2_2_running_mean">s_axi_control, register, offset, name=norm_2_2_running_mean_2 offset=0x2a8 range=32</column>
                    <column name="norm_2_2_running_var">m_axi_gmem, interface, , </column>
                    <column name="norm_2_2_running_var">s_axi_control, register, offset, name=norm_2_2_running_var_1 offset=0x2b0 range=32</column>
                    <column name="norm_2_2_running_var">s_axi_control, register, offset, name=norm_2_2_running_var_2 offset=0x2b4 range=32</column>
                    <column name="v_conv_2_2_weight">m_axi_gmem, interface, , </column>
                    <column name="v_conv_2_2_weight">s_axi_control, register, offset, name=v_conv_2_2_weight_1 offset=0x2bc range=32</column>
                    <column name="v_conv_2_2_weight">s_axi_control, register, offset, name=v_conv_2_2_weight_2 offset=0x2c0 range=32</column>
                    <column name="v_conv_2_2_bias">m_axi_gmem, interface, , </column>
                    <column name="v_conv_2_2_bias">s_axi_control, register, offset, name=v_conv_2_2_bias_1 offset=0x2c8 range=32</column>
                    <column name="v_conv_2_2_bias">s_axi_control, register, offset, name=v_conv_2_2_bias_2 offset=0x2cc range=32</column>
                    <column name="dw_conv_2_2_filter">m_axi_gmem, interface, , </column>
                    <column name="dw_conv_2_2_filter">s_axi_control, register, offset, name=dw_conv_2_2_filter_1 offset=0x2d4 range=32</column>
                    <column name="dw_conv_2_2_filter">s_axi_control, register, offset, name=dw_conv_2_2_filter_2 offset=0x2d8 range=32</column>
                    <column name="dw_norm_2_2_gamma">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_2_2_gamma">s_axi_control, register, offset, name=dw_norm_2_2_gamma_1 offset=0x2e0 range=32</column>
                    <column name="dw_norm_2_2_gamma">s_axi_control, register, offset, name=dw_norm_2_2_gamma_2 offset=0x2e4 range=32</column>
                    <column name="dw_norm_2_2_beta">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_2_2_beta">s_axi_control, register, offset, name=dw_norm_2_2_beta_1 offset=0x2ec range=32</column>
                    <column name="dw_norm_2_2_beta">s_axi_control, register, offset, name=dw_norm_2_2_beta_2 offset=0x2f0 range=32</column>
                    <column name="dw_norm_2_2_mean">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_2_2_mean">s_axi_control, register, offset, name=dw_norm_2_2_mean_1 offset=0x2f8 range=32</column>
                    <column name="dw_norm_2_2_mean">s_axi_control, register, offset, name=dw_norm_2_2_mean_2 offset=0x2fc range=32</column>
                    <column name="dw_norm_2_2_var">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_2_2_var">s_axi_control, register, offset, name=dw_norm_2_2_var_1 offset=0x304 range=32</column>
                    <column name="dw_norm_2_2_var">s_axi_control, register, offset, name=dw_norm_2_2_var_2 offset=0x308 range=32</column>
                    <column name="proj_2_2_weight">m_axi_gmem, interface, , </column>
                    <column name="proj_2_2_weight">s_axi_control, register, offset, name=proj_2_2_weight_1 offset=0x310 range=32</column>
                    <column name="proj_2_2_weight">s_axi_control, register, offset, name=proj_2_2_weight_2 offset=0x314 range=32</column>
                    <column name="Y_msp_conv">m_axi_gmem1, interface, , </column>
                    <column name="Y_msp_conv">s_axi_control, register, offset, name=Y_msp_conv_1 offset=0x31c range=32</column>
                    <column name="Y_msp_conv">s_axi_control, register, offset, name=Y_msp_conv_2 offset=0x320 range=32</column>
                    <column name="Y_msp_norm">m_axi_gmem2, interface, , </column>
                    <column name="Y_msp_norm">s_axi_control, register, offset, name=Y_msp_norm_1 offset=0x328 range=32</column>
                    <column name="Y_msp_norm">s_axi_control, register, offset, name=Y_msp_norm_2 offset=0x32c range=32</column>
                    <column name="Y_dw_conv">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_conv">s_axi_control, register, offset, name=Y_dw_conv_1 offset=0x334 range=32</column>
                    <column name="Y_dw_conv">s_axi_control, register, offset, name=Y_dw_conv_2 offset=0x338 range=32</column>
                    <column name="Y_dw_norm">m_axi_gmem0, interface, , </column>
                    <column name="Y_dw_norm">s_axi_control, register, offset, name=Y_dw_norm_1 offset=0x340 range=32</column>
                    <column name="Y_dw_norm">s_axi_control, register, offset, name=Y_dw_norm_2 offset=0x344 range=32</column>
                    <column name="Y_dw_act">m_axi_gmem1, interface, , </column>
                    <column name="Y_dw_act">s_axi_control, register, offset, name=Y_dw_act_1 offset=0x34c range=32</column>
                    <column name="Y_dw_act">s_axi_control, register, offset, name=Y_dw_act_2 offset=0x350 range=32</column>
                    <column name="Y_se_mean">m_axi_gmem2, interface, , </column>
                    <column name="Y_se_mean">s_axi_control, register, offset, name=Y_se_mean_1 offset=0x358 range=32</column>
                    <column name="Y_se_mean">s_axi_control, register, offset, name=Y_se_mean_2 offset=0x35c range=32</column>
                    <column name="Y_se_reduce">m_axi_gmem3, interface, , </column>
                    <column name="Y_se_reduce">s_axi_control, register, offset, name=Y_se_reduce_1 offset=0x364 range=32</column>
                    <column name="Y_se_reduce">s_axi_control, register, offset, name=Y_se_reduce_2 offset=0x368 range=32</column>
                    <column name="Y_se_act">m_axi_gmem0, interface, , </column>
                    <column name="Y_se_act">s_axi_control, register, offset, name=Y_se_act_1 offset=0x370 range=32</column>
                    <column name="Y_se_act">s_axi_control, register, offset, name=Y_se_act_2 offset=0x374 range=32</column>
                    <column name="Y_se_expand">m_axi_gmem1, interface, , </column>
                    <column name="Y_se_expand">s_axi_control, register, offset, name=Y_se_expand_1 offset=0x37c range=32</column>
                    <column name="Y_se_expand">s_axi_control, register, offset, name=Y_se_expand_2 offset=0x380 range=32</column>
                    <column name="Y_se_sigmoid">m_axi_gmem2, interface, , </column>
                    <column name="Y_se_sigmoid">s_axi_control, register, offset, name=Y_se_sigmoid_1 offset=0x388 range=32</column>
                    <column name="Y_se_sigmoid">s_axi_control, register, offset, name=Y_se_sigmoid_2 offset=0x38c range=32</column>
                    <column name="Y_se">m_axi_gmem3, interface, , </column>
                    <column name="Y_se">s_axi_control, register, offset, name=Y_se_1 offset=0x394 range=32</column>
                    <column name="Y_se">s_axi_control, register, offset, name=Y_se_2 offset=0x398 range=32</column>
                    <column name="Y_proj">m_axi_gmem0, interface, , </column>
                    <column name="Y_proj">s_axi_control, register, offset, name=Y_proj_1 offset=0x3a0 range=32</column>
                    <column name="Y_proj">s_axi_control, register, offset, name=Y_proj_2 offset=0x3a4 range=32</column>
                    <column name="Y_norm_1_1">m_axi_gmem1, interface, , </column>
                    <column name="Y_norm_1_1">s_axi_control, register, offset, name=Y_norm_1_1_1 offset=0x3ac range=32</column>
                    <column name="Y_norm_1_1">s_axi_control, register, offset, name=Y_norm_1_1_2 offset=0x3b0 range=32</column>
                    <column name="Y_v_conv_1_1">m_axi_gmem2, interface, , </column>
                    <column name="Y_v_conv_1_1">s_axi_control, register, offset, name=Y_v_conv_1_1_1 offset=0x3b8 range=32</column>
                    <column name="Y_v_conv_1_1">s_axi_control, register, offset, name=Y_v_conv_1_1_2 offset=0x3bc range=32</column>
                    <column name="Y_v_act_1_1">m_axi_gmem3, interface, , </column>
                    <column name="Y_v_act_1_1">s_axi_control, register, offset, name=Y_v_act_1_1_1 offset=0x3c4 range=32</column>
                    <column name="Y_v_act_1_1">s_axi_control, register, offset, name=Y_v_act_1_1_2 offset=0x3c8 range=32</column>
                    <column name="Y_dw_conv_1_1">m_axi_gmem0, interface, , </column>
                    <column name="Y_dw_conv_1_1">s_axi_control, register, offset, name=Y_dw_conv_1_1_1 offset=0x3d0 range=32</column>
                    <column name="Y_dw_conv_1_1">s_axi_control, register, offset, name=Y_dw_conv_1_1_2 offset=0x3d4 range=32</column>
                    <column name="Y_dw_norm_1_1">m_axi_gmem1, interface, , </column>
                    <column name="Y_dw_norm_1_1">s_axi_control, register, offset, name=Y_dw_norm_1_1_1 offset=0x3dc range=32</column>
                    <column name="Y_dw_norm_1_1">s_axi_control, register, offset, name=Y_dw_norm_1_1_2 offset=0x3e0 range=32</column>
                    <column name="Y_dw_act_1_1">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_act_1_1">s_axi_control, register, offset, name=Y_dw_act_1_1_1 offset=0x3e8 range=32</column>
                    <column name="Y_dw_act_1_1">s_axi_control, register, offset, name=Y_dw_act_1_1_2 offset=0x3ec range=32</column>
                    <column name="Y_proj_1_1">m_axi_gmem0, interface, , </column>
                    <column name="Y_proj_1_1">s_axi_control, register, offset, name=Y_proj_1_1_1 offset=0x3f4 range=32</column>
                    <column name="Y_proj_1_1">s_axi_control, register, offset, name=Y_proj_1_1_2 offset=0x3f8 range=32</column>
                    <column name="Y_norm_1_2">m_axi_gmem2, interface, , </column>
                    <column name="Y_norm_1_2">s_axi_control, register, offset, name=Y_norm_1_2_1 offset=0x400 range=32</column>
                    <column name="Y_norm_1_2">s_axi_control, register, offset, name=Y_norm_1_2_2 offset=0x404 range=32</column>
                    <column name="Y_v_conv_1_2">m_axi_gmem1, interface, , </column>
                    <column name="Y_v_conv_1_2">s_axi_control, register, offset, name=Y_v_conv_1_2_1 offset=0x40c range=32</column>
                    <column name="Y_v_conv_1_2">s_axi_control, register, offset, name=Y_v_conv_1_2_2 offset=0x410 range=32</column>
                    <column name="Y_v_act_1_2">m_axi_gmem0, interface, , </column>
                    <column name="Y_v_act_1_2">s_axi_control, register, offset, name=Y_v_act_1_2_1 offset=0x418 range=32</column>
                    <column name="Y_v_act_1_2">s_axi_control, register, offset, name=Y_v_act_1_2_2 offset=0x41c range=32</column>
                    <column name="Y_dw_conv_1_2">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_conv_1_2">s_axi_control, register, offset, name=Y_dw_conv_1_2_1 offset=0x424 range=32</column>
                    <column name="Y_dw_conv_1_2">s_axi_control, register, offset, name=Y_dw_conv_1_2_2 offset=0x428 range=32</column>
                    <column name="Y_dw_norm_1_2">m_axi_gmem0, interface, , </column>
                    <column name="Y_dw_norm_1_2">s_axi_control, register, offset, name=Y_dw_norm_1_2_1 offset=0x430 range=32</column>
                    <column name="Y_dw_norm_1_2">s_axi_control, register, offset, name=Y_dw_norm_1_2_2 offset=0x434 range=32</column>
                    <column name="Y_dw_act_1_2">m_axi_gmem2, interface, , </column>
                    <column name="Y_dw_act_1_2">s_axi_control, register, offset, name=Y_dw_act_1_2_1 offset=0x43c range=32</column>
                    <column name="Y_dw_act_1_2">s_axi_control, register, offset, name=Y_dw_act_1_2_2 offset=0x440 range=32</column>
                    <column name="Y_proj_1_2">m_axi_gmem1, interface, , </column>
                    <column name="Y_proj_1_2">s_axi_control, register, offset, name=Y_proj_1_2_1 offset=0x448 range=32</column>
                    <column name="Y_proj_1_2">s_axi_control, register, offset, name=Y_proj_1_2_2 offset=0x44c range=32</column>
                    <column name="Y_dw_skip_1_2">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_skip_1_2">s_axi_control, register, offset, name=Y_dw_skip_1_2_1 offset=0x454 range=32</column>
                    <column name="Y_dw_skip_1_2">s_axi_control, register, offset, name=Y_dw_skip_1_2_2 offset=0x458 range=32</column>
                    <column name="Y_skip_1_2">m_axi_gmem2, interface, , </column>
                    <column name="Y_skip_1_2">s_axi_control, register, offset, name=Y_skip_1_2_1 offset=0x460 range=32</column>
                    <column name="Y_skip_1_2">s_axi_control, register, offset, name=Y_skip_1_2_2 offset=0x464 range=32</column>
                    <column name="Y_norm_2_1">m_axi_gmem1, interface, , </column>
                    <column name="Y_norm_2_1">s_axi_control, register, offset, name=Y_norm_2_1_1 offset=0x46c range=32</column>
                    <column name="Y_norm_2_1">s_axi_control, register, offset, name=Y_norm_2_1_2 offset=0x470 range=32</column>
                    <column name="Y_v_conv_2_1">m_axi_gmem2, interface, , </column>
                    <column name="Y_v_conv_2_1">s_axi_control, register, offset, name=Y_v_conv_2_1_1 offset=0x478 range=32</column>
                    <column name="Y_v_conv_2_1">s_axi_control, register, offset, name=Y_v_conv_2_1_2 offset=0x47c range=32</column>
                    <column name="Y_v_act_2_1">m_axi_gmem3, interface, , </column>
                    <column name="Y_v_act_2_1">s_axi_control, register, offset, name=Y_v_act_2_1_1 offset=0x484 range=32</column>
                    <column name="Y_v_act_2_1">s_axi_control, register, offset, name=Y_v_act_2_1_2 offset=0x488 range=32</column>
                    <column name="Y_dw_conv_2_1">m_axi_gmem0, interface, , </column>
                    <column name="Y_dw_conv_2_1">s_axi_control, register, offset, name=Y_dw_conv_2_1_1 offset=0x490 range=32</column>
                    <column name="Y_dw_conv_2_1">s_axi_control, register, offset, name=Y_dw_conv_2_1_2 offset=0x494 range=32</column>
                    <column name="Y_dw_norm_2_1">m_axi_gmem1, interface, , </column>
                    <column name="Y_dw_norm_2_1">s_axi_control, register, offset, name=Y_dw_norm_2_1_1 offset=0x49c range=32</column>
                    <column name="Y_dw_norm_2_1">s_axi_control, register, offset, name=Y_dw_norm_2_1_2 offset=0x4a0 range=32</column>
                    <column name="Y_dw_act_2_1">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_act_2_1">s_axi_control, register, offset, name=Y_dw_act_2_1_1 offset=0x4a8 range=32</column>
                    <column name="Y_dw_act_2_1">s_axi_control, register, offset, name=Y_dw_act_2_1_2 offset=0x4ac range=32</column>
                    <column name="Y_proj_2_1">m_axi_gmem0, interface, , </column>
                    <column name="Y_proj_2_1">s_axi_control, register, offset, name=Y_proj_2_1_1 offset=0x4b4 range=32</column>
                    <column name="Y_proj_2_1">s_axi_control, register, offset, name=Y_proj_2_1_2 offset=0x4b8 range=32</column>
                    <column name="Y_norm_2_2">m_axi_gmem2, interface, , </column>
                    <column name="Y_norm_2_2">s_axi_control, register, offset, name=Y_norm_2_2_1 offset=0x4c0 range=32</column>
                    <column name="Y_norm_2_2">s_axi_control, register, offset, name=Y_norm_2_2_2 offset=0x4c4 range=32</column>
                    <column name="Y_v_conv_2_2">m_axi_gmem1, interface, , </column>
                    <column name="Y_v_conv_2_2">s_axi_control, register, offset, name=Y_v_conv_2_2_1 offset=0x4cc range=32</column>
                    <column name="Y_v_conv_2_2">s_axi_control, register, offset, name=Y_v_conv_2_2_2 offset=0x4d0 range=32</column>
                    <column name="Y_v_act_2_2">m_axi_gmem0, interface, , </column>
                    <column name="Y_v_act_2_2">s_axi_control, register, offset, name=Y_v_act_2_2_1 offset=0x4d8 range=32</column>
                    <column name="Y_v_act_2_2">s_axi_control, register, offset, name=Y_v_act_2_2_2 offset=0x4dc range=32</column>
                    <column name="Y_dw_conv_2_2">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_conv_2_2">s_axi_control, register, offset, name=Y_dw_conv_2_2_1 offset=0x4e4 range=32</column>
                    <column name="Y_dw_conv_2_2">s_axi_control, register, offset, name=Y_dw_conv_2_2_2 offset=0x4e8 range=32</column>
                    <column name="Y_dw_norm_2_2">m_axi_gmem0, interface, , </column>
                    <column name="Y_dw_norm_2_2">s_axi_control, register, offset, name=Y_dw_norm_2_2_1 offset=0x4f0 range=32</column>
                    <column name="Y_dw_norm_2_2">s_axi_control, register, offset, name=Y_dw_norm_2_2_2 offset=0x4f4 range=32</column>
                    <column name="Y_dw_act_2_2">m_axi_gmem2, interface, , </column>
                    <column name="Y_dw_act_2_2">s_axi_control, register, offset, name=Y_dw_act_2_2_1 offset=0x4fc range=32</column>
                    <column name="Y_dw_act_2_2">s_axi_control, register, offset, name=Y_dw_act_2_2_2 offset=0x500 range=32</column>
                    <column name="Y_proj_2_2">m_axi_gmem1, interface, , </column>
                    <column name="Y_proj_2_2">s_axi_control, register, offset, name=Y_proj_2_2_1 offset=0x508 range=32</column>
                    <column name="Y_proj_2_2">s_axi_control, register, offset, name=Y_proj_2_2_2 offset=0x50c range=32</column>
                    <column name="Y_dw_skip_2_2">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_skip_2_2">s_axi_control, register, offset, name=Y_dw_skip_2_2_1 offset=0x514 range=32</column>
                    <column name="Y_dw_skip_2_2">s_axi_control, register, offset, name=Y_dw_skip_2_2_2 offset=0x518 range=32</column>
                    <column name="Y_skip_2_2">m_axi_gmem2, interface, , </column>
                    <column name="Y_skip_2_2">s_axi_control, register, offset, name=Y_skip_2_2_1 offset=0x520 range=32</column>
                    <column name="Y_skip_2_2">s_axi_control, register, offset, name=Y_skip_2_2_2 offset=0x524 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem2">VITIS_LOOP_19_4, read, variable, 32, BatchNorm.cpp:19:34</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_19_4, write, variable, 32, BatchNorm.cpp:19:34</column>
                    <column name="m_axi_gmem">In_Channel, read, variable, 32, Pointwise_conv.cpp:29:21</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_15_2, read, 301056, 32, kernel_stage0.cpp:15:26</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_34_2, read, 24, 32, kernel_stage0.cpp:34:26</column>
                    <column name="m_axi_gmem2">VITIS_LOOP_34_2, write, 24, 32, kernel_stage0.cpp:34:26</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_54_2, read, 301056, 32, kernel_stage0.cpp:54:26</column>
                    <column name="m_axi_gmem2">VITIS_LOOP_54_2, read, 24, 32, kernel_stage0.cpp:54:26</column>
                    <column name="m_axi_gmem3">VITIS_LOOP_56_3, write, 12544, 32, kernel_stage0.cpp:56:30</column>
                    <column name="m_axi_gmem0">VITIS_LOOP_20_3, read, variable, 32, ComputeSkip.cpp:20:34</column>
                    <column name="m_axi_gmem2">VITIS_LOOP_20_3, read, variable, 32, ComputeSkip.cpp:20:34</column>
                    <column name="m_axi_gmem3">VITIS_LOOP_20_3, write, variable, 32, ComputeSkip.cpp:20:34</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem2gmem1gmem1gmem0gmem2gmem1gmem1gmem0">X_data, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem3gmem3gmem0gmem2gmem3gmem3gmem0gmem2">Y_data, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem1gmem3gmem2gmem3gmem1gmem3gmem2gmem3gmem2gmem0gmem3">buffer_DataIn_1, In_Channel, Stride is incompatible, 214-230, Pointwise_conv.cpp:29:21</column>
                    <column name="m_axi_gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem1gmem3gmem1gmem0">out, Output_Channel, Access load is in the conditional branch, 214-232, Pointwise_conv.cpp:25:17</column>
                    <column name="m_axi_gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem1gmem3gmem1gmem0">out, Output_Channel, Access load is in the conditional branch, 214-232, Pointwise_conv.cpp:25:17</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">buffer_kernel, Output_Channel, Access call is in the conditional branch, 214-232, Pointwise_conv.cpp:25:17</column>
                    <column name="m_axi_gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem1gmem3gmem1gmem0">out, Output_Channel, Access store is in the conditional branch, 214-232, Pointwise_conv.cpp:25:17</column>
                    <column name="m_axi_gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem1gmem3gmem1gmem0">out, Output_Channel, Access store is in the conditional branch, 214-232, Pointwise_conv.cpp:25:17</column>
                    <column name="m_axi_gmem0gmem3gmem0gmem3gmem1gmem3">out, Output_Channel, Access load is in the conditional branch, 214-232, DW_conv.cpp:55:25</column>
                    <column name="m_axi_gmem0gmem3gmem0gmem3gmem1gmem3">out, Output_Channel, Access load is in the conditional branch, 214-232, DW_conv.cpp:55:25</column>
                    <column name="m_axi_gmem0gmem3gmem0gmem3gmem1gmem3">out, Output_Channel, Access store is in the conditional branch, 214-232, DW_conv.cpp:55:25</column>
                    <column name="m_axi_gmem0gmem3gmem0gmem3gmem1gmem3">out, Output_Channel, Access store is in the conditional branch, 214-232, DW_conv.cpp:55:25</column>
                    <column name="m_axi_gmem0gmem3gmem0gmem3gmem1gmem3">out, Output_Channel, Access store is in the conditional branch, 214-232, DW_conv.cpp:55:25</column>
                    <column name="m_axi_gmem0gmem0gmem0gmem0">in1, VITIS_LOOP_18_2, Access call is in the conditional branch, 214-232, ComputeSkip.cpp:18:30</column>
                    <column name="m_axi_gmem2gmem1gmem2gmem1">in2, VITIS_LOOP_18_2, Access call is in the conditional branch, 214-232, ComputeSkip.cpp:18:30</column>
                    <column name="m_axi_gmem3gmem2gmem3gmem2">out, VITIS_LOOP_18_2, Access call is in the conditional branch, 214-232, ComputeSkip.cpp:18:30</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">running_mean, VITIS_LOOP_17_3, Access load is in the conditional branch, 214-232, BatchNorm.cpp:17:30</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">running_var, VITIS_LOOP_17_3, Access load is in the conditional branch, 214-232, BatchNorm.cpp:17:30</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">gamma, VITIS_LOOP_17_3, Access load is in the conditional branch, 214-232, BatchNorm.cpp:17:30</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">beta, VITIS_LOOP_17_3, Access load is in the conditional branch, 214-232, BatchNorm.cpp:17:30</column>
                    <column name="m_axi_gmem2gmem0gmem0gmem3gmem0gmem0gmem0gmem3gmem1gmem3">X_data, VITIS_LOOP_17_3, Access call is in the conditional branch, 214-232, BatchNorm.cpp:17:30</column>
                    <column name="m_axi_gmem1gmem1gmem2gmem0gmem1gmem1gmem2gmem0gmem2gmem0">Y_data, VITIS_LOOP_17_3, Access call is in the conditional branch, 214-232, BatchNorm.cpp:17:30</column>
                    <column name="m_axi_gmem0">Y_dw_norm, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem1">Y_dw_act, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem2">Y_se_mean, , Access is clobbered by call, 214-231, kernel_stage0.cpp:22:30</column>
                    <column name="m_axi_gmem3">Y_se_reduce, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem0">Y_se_act, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem3">Y_se, , Access is clobbered by call, 214-231, kernel_stage0.cpp:56:30</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">buffer_kernel, In_Channel, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Pointwise_conv.cpp:29:21</column>
                    <column name="m_axi_gmem0gmem0gmem0gmem0">in1, VITIS_LOOP_20_3, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, ComputeSkip.cpp:20:34</column>
                    <column name="m_axi_gmem2gmem1gmem2gmem1">in2, VITIS_LOOP_20_3, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, ComputeSkip.cpp:20:34</column>
                    <column name="m_axi_gmem3gmem2gmem3gmem2">out, VITIS_LOOP_20_3, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, ComputeSkip.cpp:20:34</column>
                    <column name="m_axi_gmem2gmem0gmem0gmem3gmem0gmem0gmem0gmem3gmem1gmem3">X_data, VITIS_LOOP_19_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, BatchNorm.cpp:19:34</column>
                    <column name="m_axi_gmem1gmem1gmem2gmem0gmem1gmem1gmem2gmem0gmem2gmem0">Y_data, VITIS_LOOP_19_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, BatchNorm.cpp:19:34</column>
                    <column name="m_axi_gmem1">Y_dw_act, VITIS_LOOP_57_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:57:34</column>
                    <column name="m_axi_gmem3">Y_se, VITIS_LOOP_57_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:57:34</column>
                    <column name="m_axi_gmem2">Y_se_sigmoid, VITIS_LOOP_54_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:54:26</column>
                    <column name="m_axi_gmem1">Y_se_expand, VITIS_LOOP_34_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:34:26</column>
                    <column name="m_axi_gmem2">Y_se_sigmoid, VITIS_LOOP_34_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:34:26</column>
                    <column name="m_axi_gmem1">Y_dw_act, VITIS_LOOP_18_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:18:34</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="DW_conv.cpp:35" status="valid" parentFunction="dw_conv" variable="" isDirective="0" options="min = 1 max = 1"/>
        <Pragma type="loop_tripcount" location="DW_conv.cpp:38" status="valid" parentFunction="dw_conv" variable="" isDirective="0" options="min = 28 max = 112"/>
        <Pragma type="loop_tripcount" location="DW_conv.cpp:41" status="valid" parentFunction="dw_conv" variable="" isDirective="0" options="min = 28 max = 112"/>
        <Pragma type="loop_tripcount" location="DW_conv.cpp:45" status="valid" parentFunction="dw_conv" variable="" isDirective="0" options="min = 3 max = 3"/>
        <Pragma type="loop_tripcount" location="DW_conv.cpp:48" status="valid" parentFunction="dw_conv" variable="" isDirective="0" options="min = 3 max = 3"/>
        <Pragma type="loop_tripcount" location="DW_conv.cpp:56" status="valid" parentFunction="dw_conv" variable="" isDirective="0" options="min = 24 max = 160"/>
        <Pragma type="pipeline" location="DW_conv.cpp:57" status="valid" parentFunction="dw_conv" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="DW_conv.cpp:62" status="valid" parentFunction="dw_conv" variable="" isDirective="0" options="min = 3 max = 160"/>
        <Pragma type="interface" location="kernel_EMO.cpp:41" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = X_data bundle = gmem0 depth = 150528"/>
        <Pragma type="interface" location="kernel_EMO.cpp:44" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = msp_conv_weight depth = 648"/>
        <Pragma type="interface" location="kernel_EMO.cpp:45" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = msp_conv_bias depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:46" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = msp_norm_weight depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:47" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = msp_norm_bias depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:48" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = msp_norm_running_mean depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:49" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = msp_norm_running_var depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:50" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_conv_weight depth = 216"/>
        <Pragma type="interface" location="kernel_EMO.cpp:51" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_gamma depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:52" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_beta depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:53" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_mean depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:54" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_var depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:55" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = se_conv_reduce_weight depth = 576"/>
        <Pragma type="interface" location="kernel_EMO.cpp:56" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = se_conv_reduce_bias depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:57" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = se_conv_expand_weight depth = 576"/>
        <Pragma type="interface" location="kernel_EMO.cpp:58" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = se_conv_expand_bias depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:59" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = proj_conv_weight depth = 576"/>
        <Pragma type="interface" location="kernel_EMO.cpp:62" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_1_1_weight depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:63" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_1_1_bias depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:64" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_1_1_running_mean depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:65" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_1_1_running_var depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:66" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_1_1_weight depth = 2304"/>
        <Pragma type="interface" location="kernel_EMO.cpp:67" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_1_1_bias depth = 96"/>
        <Pragma type="interface" location="kernel_EMO.cpp:68" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_conv_1_1_filter depth = 864"/>
        <Pragma type="interface" location="kernel_EMO.cpp:69" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_1_gamma depth = 96"/>
        <Pragma type="interface" location="kernel_EMO.cpp:70" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_1_beta depth = 96"/>
        <Pragma type="interface" location="kernel_EMO.cpp:71" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_1_mean depth = 96"/>
        <Pragma type="interface" location="kernel_EMO.cpp:72" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_1_var depth = 96"/>
        <Pragma type="interface" location="kernel_EMO.cpp:73" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = proj_1_1_weight depth = 3072"/>
        <Pragma type="interface" location="kernel_EMO.cpp:76" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_1_2_weight depth = 32"/>
        <Pragma type="interface" location="kernel_EMO.cpp:77" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_1_2_bias depth = 32"/>
        <Pragma type="interface" location="kernel_EMO.cpp:78" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_1_2_running_mean depth = 32"/>
        <Pragma type="interface" location="kernel_EMO.cpp:79" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_1_2_running_var depth = 32"/>
        <Pragma type="interface" location="kernel_EMO.cpp:80" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_1_2_weight depth = 2048"/>
        <Pragma type="interface" location="kernel_EMO.cpp:81" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_1_2_bias depth = 64"/>
        <Pragma type="interface" location="kernel_EMO.cpp:82" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_conv_1_2_filter depth = 576"/>
        <Pragma type="interface" location="kernel_EMO.cpp:83" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_2_gamma depth = 64"/>
        <Pragma type="interface" location="kernel_EMO.cpp:84" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_2_beta depth = 64"/>
        <Pragma type="interface" location="kernel_EMO.cpp:85" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_2_mean depth = 64"/>
        <Pragma type="interface" location="kernel_EMO.cpp:86" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_2_var depth = 64"/>
        <Pragma type="interface" location="kernel_EMO.cpp:87" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = proj_1_2_weight depth = 2048"/>
        <Pragma type="interface" location="kernel_EMO.cpp:90" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_2_1_weight depth = 32"/>
        <Pragma type="interface" location="kernel_EMO.cpp:91" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_2_1_bias depth = 32"/>
        <Pragma type="interface" location="kernel_EMO.cpp:92" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_2_1_running_mean depth = 32"/>
        <Pragma type="interface" location="kernel_EMO.cpp:93" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_2_1_running_var depth = 32"/>
        <Pragma type="interface" location="kernel_EMO.cpp:94" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_2_1_weight depth = 5120"/>
        <Pragma type="interface" location="kernel_EMO.cpp:95" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_2_1_bias depth = 160"/>
        <Pragma type="interface" location="kernel_EMO.cpp:96" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_conv_2_1_filter depth = 1440"/>
        <Pragma type="interface" location="kernel_EMO.cpp:97" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_2_1_gamma depth = 160"/>
        <Pragma type="interface" location="kernel_EMO.cpp:98" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_2_1_beta depth = 160"/>
        <Pragma type="interface" location="kernel_EMO.cpp:99" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_2_1_mean depth = 160"/>
        <Pragma type="interface" location="kernel_EMO.cpp:100" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_2_1_var depth = 160"/>
        <Pragma type="interface" location="kernel_EMO.cpp:101" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = proj_2_1_weight depth = 7680"/>
        <Pragma type="interface" location="kernel_EMO.cpp:104" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_2_2_weight depth = 48"/>
        <Pragma type="interface" location="kernel_EMO.cpp:105" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_2_2_bias depth = 48"/>
        <Pragma type="interface" location="kernel_EMO.cpp:106" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_2_2_running_mean depth = 48"/>
        <Pragma type="interface" location="kernel_EMO.cpp:107" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_2_2_running_var depth = 48"/>
        <Pragma type="interface" location="kernel_EMO.cpp:108" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_2_2_weight depth = 5760"/>
        <Pragma type="interface" location="kernel_EMO.cpp:109" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_2_2_bias depth = 120"/>
        <Pragma type="interface" location="kernel_EMO.cpp:110" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_conv_2_2_filter depth = 1080"/>
        <Pragma type="interface" location="kernel_EMO.cpp:111" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_2_2_gamma depth = 120"/>
        <Pragma type="interface" location="kernel_EMO.cpp:112" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_2_2_beta depth = 120"/>
        <Pragma type="interface" location="kernel_EMO.cpp:113" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_2_2_mean depth = 120"/>
        <Pragma type="interface" location="kernel_EMO.cpp:114" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_2_2_var depth = 120"/>
        <Pragma type="interface" location="kernel_EMO.cpp:115" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = proj_2_2_weight depth = 5760"/>
        <Pragma type="interface" location="kernel_EMO.cpp:118" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_msp_conv depth = 301056 bundle = gmem1"/>
        <Pragma type="interface" location="kernel_EMO.cpp:119" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_msp_norm depth = 301056 bundle = gmem2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:120" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_conv depth = 301056 bundle = gmem3"/>
        <Pragma type="interface" location="kernel_EMO.cpp:121" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_norm depth = 301056 bundle = gmem0"/>
        <Pragma type="interface" location="kernel_EMO.cpp:122" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_act depth = 301056 bundle = gmem1"/>
        <Pragma type="interface" location="kernel_EMO.cpp:123" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_se_mean depth = 24 bundle = gmem2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:124" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_se_reduce depth = 24 bundle = gmem3"/>
        <Pragma type="interface" location="kernel_EMO.cpp:125" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_se_act depth = 24 bundle = gmem0"/>
        <Pragma type="interface" location="kernel_EMO.cpp:126" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_se_expand depth = 24 bundle = gmem1"/>
        <Pragma type="interface" location="kernel_EMO.cpp:127" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_se_sigmoid depth = 24 bundle = gmem2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:128" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_se depth = 301056 bundle = gmem3"/>
        <Pragma type="interface" location="kernel_EMO.cpp:129" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_proj depth = 301056 bundle = gmem0"/>
        <Pragma type="interface" location="kernel_EMO.cpp:132" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_norm_1_1 bundle = gmem1 depth = 301056"/>
        <Pragma type="interface" location="kernel_EMO.cpp:133" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_conv_1_1 bundle = gmem2 depth = 1204224"/>
        <Pragma type="interface" location="kernel_EMO.cpp:134" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_act_1_1 bundle = gmem3 depth = 1204224"/>
        <Pragma type="interface" location="kernel_EMO.cpp:135" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_conv_1_1 bundle = gmem0 depth = 301056"/>
        <Pragma type="interface" location="kernel_EMO.cpp:136" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_norm_1_1 bundle = gmem1 depth = 301056"/>
        <Pragma type="interface" location="kernel_EMO.cpp:137" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_act_1_1 bundle = gmem3 depth = 301056"/>
        <Pragma type="interface" location="kernel_EMO.cpp:138" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_proj_1_1 bundle = gmem0 depth = 100352"/>
        <Pragma type="interface" location="kernel_EMO.cpp:141" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_norm_1_2 bundle = gmem2 depth = 100352"/>
        <Pragma type="interface" location="kernel_EMO.cpp:142" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_conv_1_2 bundle = gmem1 depth = 200704"/>
        <Pragma type="interface" location="kernel_EMO.cpp:143" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_act_1_2 bundle = gmem0 depth = 200704"/>
        <Pragma type="interface" location="kernel_EMO.cpp:144" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_conv_1_2 bundle = gmem3 depth = 200704"/>
        <Pragma type="interface" location="kernel_EMO.cpp:145" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_norm_1_2 bundle = gmem0 depth = 200704"/>
        <Pragma type="interface" location="kernel_EMO.cpp:146" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_act_1_2 bundle = gmem2 depth = 200704"/>
        <Pragma type="interface" location="kernel_EMO.cpp:147" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_proj_1_2 bundle = gmem1 depth = 100352"/>
        <Pragma type="interface" location="kernel_EMO.cpp:148" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_skip_1_2 bundle = gmem3 depth = 200704"/>
        <Pragma type="interface" location="kernel_EMO.cpp:149" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_skip_1_2 bundle = gmem2 depth = 100352"/>
        <Pragma type="interface" location="kernel_EMO.cpp:152" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_norm_2_1 bundle = gmem1 depth = 100352"/>
        <Pragma type="interface" location="kernel_EMO.cpp:153" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_conv_2_1 bundle = gmem2 depth = 501760"/>
        <Pragma type="interface" location="kernel_EMO.cpp:154" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_act_2_1 bundle = gmem3 depth = 501760"/>
        <Pragma type="interface" location="kernel_EMO.cpp:155" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_conv_2_1 bundle = gmem0 depth = 125440"/>
        <Pragma type="interface" location="kernel_EMO.cpp:156" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_norm_2_1 bundle = gmem1 depth = 125440"/>
        <Pragma type="interface" location="kernel_EMO.cpp:157" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_act_2_1 bundle = gmem3 depth = 125440"/>
        <Pragma type="interface" location="kernel_EMO.cpp:158" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_proj_2_1 bundle = gmem0 depth = 37632"/>
        <Pragma type="interface" location="kernel_EMO.cpp:161" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_norm_2_2 bundle = gmem2 depth = 37632"/>
        <Pragma type="interface" location="kernel_EMO.cpp:162" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_conv_2_2 bundle = gmem1 depth = 94080"/>
        <Pragma type="interface" location="kernel_EMO.cpp:163" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_act_2_2 bundle = gmem0 depth = 94080"/>
        <Pragma type="interface" location="kernel_EMO.cpp:164" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_conv_2_2 bundle = gmem3 depth = 94080"/>
        <Pragma type="interface" location="kernel_EMO.cpp:165" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_norm_2_2 bundle = gmem0 depth = 94080"/>
        <Pragma type="interface" location="kernel_EMO.cpp:166" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_act_2_2 bundle = gmem2 depth = 94080"/>
        <Pragma type="interface" location="kernel_EMO.cpp:167" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_proj_2_2 bundle = gmem1 depth = 37632"/>
        <Pragma type="interface" location="kernel_EMO.cpp:168" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_skip_2_2 bundle = gmem3 depth = 94080"/>
        <Pragma type="interface" location="kernel_EMO.cpp:169" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_skip_2_2 bundle = gmem2 depth = 37632"/>
        <Pragma type="inline" location="kernel_stage1.cpp:23" status="valid" parentFunction="kernel_stage1" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="kernel_stage2.cpp:23" status="valid" parentFunction="kernel_stage2" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="SiLU.cpp:10" status="valid" parentFunction="silu" variable="" isDirective="0" options="min = 24 max = 120424"/>
    </PragmaReport>
</profile>

