// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_HH_
#define _depthwise_conv2d_fix_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mul_mul_16s_15s_30_1_1.h"
#include "depthwise_conv2d_fix_SeparableConv2D_0_w_s.h"

namespace ap_rtl {

struct depthwise_conv2d_fix : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;


    // Module declarations
    depthwise_conv2d_fix(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix);

    ~depthwise_conv2d_fix();

    sc_trace_file* mVcdFile;

    depthwise_conv2d_fix_SeparableConv2D_0_w_s* SeparableConv2D_0_w_s_U;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U6;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U7;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U8;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U9;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U10;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U11;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U12;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U13;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U14;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > SeparableConv2D_0_w_s_address0;
    sc_signal< sc_logic > SeparableConv2D_0_w_s_ce0;
    sc_signal< sc_lv<15> > SeparableConv2D_0_w_s_q0;
    sc_signal< sc_lv<4> > SeparableConv2D_0_w_s_address1;
    sc_signal< sc_logic > SeparableConv2D_0_w_s_ce1;
    sc_signal< sc_lv<15> > SeparableConv2D_0_w_s_q1;
    sc_signal< sc_lv<10> > indvar_flatten80_reg_259;
    sc_signal< sc_lv<1> > out_d_0_reg_270;
    sc_signal< sc_lv<10> > indvar_flatten_reg_282;
    sc_signal< sc_lv<5> > out_h_0_reg_294;
    sc_signal< sc_lv<5> > out_w_0_reg_305;
    sc_signal< sc_lv<15> > reg_317;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1401;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<15> > reg_321;
    sc_signal< sc_lv<15> > reg_325;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<15> > reg_329;
    sc_signal< sc_lv<16> > reg_333;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1401_pp0_iter1_reg;
    sc_signal< sc_lv<16> > reg_338;
    sc_signal< sc_lv<1> > out_d_fu_347_p2;
    sc_signal< sc_lv<1> > out_d_reg_1366;
    sc_signal< sc_lv<3> > select_ln27_fu_357_p3;
    sc_signal< sc_lv<3> > select_ln27_reg_1376;
    sc_signal< sc_lv<11> > tmp12_0_0_fu_393_p2;
    sc_signal< sc_lv<11> > tmp12_0_0_reg_1381;
    sc_signal< sc_lv<11> > tmp12_1_0_fu_429_p2;
    sc_signal< sc_lv<11> > tmp12_1_0_reg_1386;
    sc_signal< sc_lv<10> > tmp12_2_0_fu_461_p2;
    sc_signal< sc_lv<10> > tmp12_2_0_reg_1391;
    sc_signal< sc_lv<11> > tmp14_fu_497_p2;
    sc_signal< sc_lv<11> > tmp14_reg_1396;
    sc_signal< sc_lv<1> > icmp_ln24_fu_503_p2;
    sc_signal< sc_lv<10> > add_ln24_fu_509_p2;
    sc_signal< sc_lv<10> > add_ln24_reg_1405;
    sc_signal< sc_lv<1> > icmp_ln32_fu_515_p2;
    sc_signal< sc_lv<1> > icmp_ln32_reg_1410;
    sc_signal< sc_lv<5> > select_ln24_fu_521_p3;
    sc_signal< sc_lv<5> > select_ln24_reg_1426;
    sc_signal< sc_lv<1> > and_ln24_fu_559_p2;
    sc_signal< sc_lv<1> > and_ln24_reg_1443;
    sc_signal< sc_lv<5> > out_h_fu_565_p2;
    sc_signal< sc_lv<5> > out_h_reg_1453;
    sc_signal< sc_lv<2> > select_ln24_17_fu_586_p3;
    sc_signal< sc_lv<2> > select_ln24_17_reg_1461;
    sc_signal< sc_lv<1> > xor_ln24_2_fu_603_p2;
    sc_signal< sc_lv<1> > xor_ln24_2_reg_1471;
    sc_signal< sc_lv<5> > out_w_0_mid2_fu_634_p3;
    sc_signal< sc_lv<5> > out_w_0_mid2_reg_1481;
    sc_signal< sc_lv<11> > tmp12_0_0_mid2_fu_670_p3;
    sc_signal< sc_lv<11> > tmp12_0_0_mid2_reg_1487;
    sc_signal< sc_lv<11> > tmp12_1_0_mid2_fu_712_p3;
    sc_signal< sc_lv<11> > tmp12_1_0_mid2_reg_1492;
    sc_signal< sc_lv<11> > zext_ln40_1_fu_719_p1;
    sc_signal< sc_lv<11> > zext_ln40_1_reg_1499;
    sc_signal< sc_lv<5> > out_w_fu_738_p2;
    sc_signal< sc_lv<5> > out_w_reg_1510;
    sc_signal< sc_lv<11> > zext_ln42_2_fu_744_p1;
    sc_signal< sc_lv<11> > zext_ln42_2_reg_1516;
    sc_signal< sc_lv<1> > select_ln24_23_fu_809_p3;
    sc_signal< sc_lv<1> > select_ln24_23_reg_1536;
    sc_signal< sc_lv<5> > add_ln42_3_fu_899_p2;
    sc_signal< sc_lv<5> > add_ln42_3_reg_1541;
    sc_signal< sc_lv<11> > add_ln42_6_fu_935_p2;
    sc_signal< sc_lv<11> > add_ln42_6_reg_1556;
    sc_signal< sc_lv<11> > add_ln42_7_fu_939_p2;
    sc_signal< sc_lv<11> > add_ln42_7_reg_1561;
    sc_signal< sc_lv<11> > add_ln51_fu_944_p2;
    sc_signal< sc_lv<11> > add_ln51_reg_1566;
    sc_signal< sc_lv<11> > add_ln51_reg_1566_pp0_iter1_reg;
    sc_signal< sc_lv<10> > add_ln32_3_fu_949_p2;
    sc_signal< sc_lv<10> > add_ln32_3_reg_1571;
    sc_signal< sc_lv<10> > tmp12_2_0_mid2_fu_1016_p3;
    sc_signal< sc_lv<10> > tmp12_2_0_mid2_reg_1586;
    sc_signal< sc_lv<16> > trunc_ln_reg_1593;
    sc_signal< sc_lv<16> > trunc_ln51_1_reg_1598;
    sc_signal< sc_lv<5> > select_ln32_fu_1100_p3;
    sc_signal< sc_lv<5> > select_ln32_reg_1618;
    sc_signal< sc_lv<16> > trunc_ln51_2_reg_1623;
    sc_signal< sc_lv<16> > trunc_ln51_3_reg_1628;
    sc_signal< sc_lv<10> > add_ln42_10_fu_1160_p2;
    sc_signal< sc_lv<10> > add_ln42_10_reg_1643;
    sc_signal< sc_lv<16> > add_ln51_1_fu_1165_p2;
    sc_signal< sc_lv<16> > add_ln51_1_reg_1648;
    sc_signal< sc_lv<10> > select_ln32_15_fu_1169_p3;
    sc_signal< sc_lv<10> > select_ln32_15_reg_1653;
    sc_signal< sc_lv<15> > SeparableConv2D_0_w_18_reg_1658;
    sc_signal< sc_lv<16> > trunc_ln51_4_reg_1663;
    sc_signal< sc_lv<16> > trunc_ln51_5_reg_1668;
    sc_signal< sc_lv<16> > add_ln51_3_fu_1217_p2;
    sc_signal< sc_lv<16> > add_ln51_3_reg_1678;
    sc_signal< sc_lv<16> > trunc_ln51_6_reg_1683;
    sc_signal< sc_lv<16> > trunc_ln51_7_reg_1688;
    sc_signal< sc_lv<16> > add_ln51_4_fu_1256_p2;
    sc_signal< sc_lv<16> > add_ln51_4_reg_1693;
    sc_signal< sc_lv<16> > trunc_ln51_8_reg_1698;
    sc_signal< sc_lv<16> > add_ln51_8_fu_1290_p2;
    sc_signal< sc_lv<16> > add_ln51_8_reg_1703;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten80_phi_fu_263_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > ap_phi_mux_out_d_0_phi_fu_274_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_286_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_h_0_phi_fu_298_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_w_0_phi_fu_309_p4;
    sc_signal< sc_lv<64> > select_ln24_15_fu_529_p3;
    sc_signal< sc_lv<64> > select_ln24_16_fu_538_p3;
    sc_signal< sc_lv<64> > zext_ln24_fu_593_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > select_ln24_18_fu_609_p3;
    sc_signal< sc_lv<64> > zext_ln42_fu_733_p1;
    sc_signal< sc_lv<64> > zext_ln42_3_fu_758_p1;
    sc_signal< sc_lv<64> > zext_ln24_19_fu_785_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln24_22_fu_804_p1;
    sc_signal< sc_lv<64> > zext_ln42_4_fu_917_p1;
    sc_signal< sc_lv<64> > zext_ln42_5_fu_930_p1;
    sc_signal< sc_lv<64> > zext_ln24_20_fu_966_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > select_ln24_21_fu_971_p3;
    sc_signal< sc_lv<64> > zext_ln42_6_fu_1052_p1;
    sc_signal< sc_lv<64> > zext_ln42_7_fu_1060_p1;
    sc_signal< sc_lv<64> > zext_ln24_21_fu_1095_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln42_8_fu_1145_p1;
    sc_signal< sc_lv<64> > zext_ln42_9_fu_1155_p1;
    sc_signal< sc_lv<64> > zext_ln42_10_fu_1209_p1;
    sc_signal< sc_lv<64> > zext_ln51_fu_1298_p1;
    sc_signal< sc_lv<10> > p_shl_fu_369_p3;
    sc_signal< sc_lv<6> > p_shl1_fu_381_p3;
    sc_signal< sc_lv<11> > p_shl19_cast_fu_377_p1;
    sc_signal< sc_lv<11> > p_shl20_cast_fu_389_p1;
    sc_signal< sc_lv<5> > tmp_1_0_fu_399_p2;
    sc_signal< sc_lv<10> > p_shl2_fu_405_p3;
    sc_signal< sc_lv<6> > p_shl3_fu_417_p3;
    sc_signal< sc_lv<11> > p_shl17_cast_fu_413_p1;
    sc_signal< sc_lv<11> > p_shl18_cast_fu_425_p1;
    sc_signal< sc_lv<5> > tmp_2_0_fu_435_p2;
    sc_signal< sc_lv<6> > p_shl5_fu_449_p3;
    sc_signal< sc_lv<10> > p_shl4_fu_441_p3;
    sc_signal< sc_lv<10> > p_shl16_cast_fu_457_p1;
    sc_signal< sc_lv<5> > zext_ln51_1_fu_365_p1;
    sc_signal< sc_lv<5> > tmp13_fu_467_p2;
    sc_signal< sc_lv<10> > p_shl6_fu_473_p3;
    sc_signal< sc_lv<7> > p_shl7_fu_485_p3;
    sc_signal< sc_lv<11> > p_shl13_cast_fu_481_p1;
    sc_signal< sc_lv<11> > p_shl14_cast_fu_493_p1;
    sc_signal< sc_lv<64> > zext_ln27_2_fu_353_p1;
    sc_signal< sc_lv<64> > zext_ln27_1_fu_343_p1;
    sc_signal< sc_lv<1> > icmp_ln33_fu_553_p2;
    sc_signal< sc_lv<1> > xor_ln24_fu_547_p2;
    sc_signal< sc_lv<2> > or_ln27_mid1_fu_571_p3;
    sc_signal< sc_lv<2> > or_ln_fu_578_p3;
    sc_signal< sc_lv<1> > xor_ln24_1_fu_598_p2;
    sc_signal< sc_lv<1> > empty_63_fu_630_p2;
    sc_signal< sc_lv<10> > p_shl19_mid1_fu_642_p3;
    sc_signal< sc_lv<6> > p_shl20_mid1_fu_653_p3;
    sc_signal< sc_lv<11> > p_shl19_cast_mid1_fu_649_p1;
    sc_signal< sc_lv<11> > p_shl20_cast_mid1_fu_660_p1;
    sc_signal< sc_lv<11> > tmp12_0_0_mid1_fu_664_p2;
    sc_signal< sc_lv<11> > select_ln24_24_fu_618_p3;
    sc_signal< sc_lv<5> > tmp_1_0_mid1_fu_677_p2;
    sc_signal< sc_lv<10> > p_shl17_mid1_fu_682_p3;
    sc_signal< sc_lv<6> > p_shl18_mid1_fu_694_p3;
    sc_signal< sc_lv<11> > p_shl17_cast_mid1_fu_690_p1;
    sc_signal< sc_lv<11> > p_shl18_cast_mid1_fu_702_p1;
    sc_signal< sc_lv<11> > tmp12_1_0_mid1_fu_706_p2;
    sc_signal< sc_lv<11> > select_ln24_25_fu_624_p3;
    sc_signal< sc_lv<11> > add_ln42_fu_723_p2;
    sc_signal< sc_lv<32> > sext_ln42_1_fu_729_p1;
    sc_signal< sc_lv<11> > add_ln42_2_fu_748_p2;
    sc_signal< sc_lv<32> > sext_ln42_3_fu_754_p1;
    sc_signal< sc_lv<3> > or_ln27_1_mid1_fu_763_p3;
    sc_signal< sc_lv<3> > or_ln27_s_fu_770_p3;
    sc_signal< sc_lv<3> > select_ln24_19_fu_778_p3;
    sc_signal< sc_lv<3> > select_ln27_1_fu_790_p3;
    sc_signal< sc_lv<3> > select_ln24_20_fu_798_p3;
    sc_signal< sc_lv<6> > tmp_fu_819_p3;
    sc_signal< sc_lv<3> > tmp_s_fu_830_p3;
    sc_signal< sc_lv<7> > p_shl13_cast_mid170_c_fu_826_p1;
    sc_signal< sc_lv<7> > p_shl14_cast_mid174_c_fu_837_p1;
    sc_signal< sc_lv<7> > tmp14_mid176_fu_841_p2;
    sc_signal< sc_lv<11> > tmp14_mid176_cast_fu_847_p1;
    sc_signal< sc_lv<5> > zext_ln24_23_fu_815_p1;
    sc_signal< sc_lv<5> > tmp13_mid1_fu_857_p2;
    sc_signal< sc_lv<10> > p_shl13_mid1_fu_862_p3;
    sc_signal< sc_lv<7> > p_shl14_mid1_fu_874_p3;
    sc_signal< sc_lv<11> > p_shl13_cast_mid1_fu_870_p1;
    sc_signal< sc_lv<11> > p_shl14_cast_mid1_fu_882_p1;
    sc_signal< sc_lv<11> > tmp14_mid1_fu_886_p2;
    sc_signal< sc_lv<11> > select_ln24_27_fu_851_p3;
    sc_signal< sc_lv<11> > zext_ln42_12_fu_904_p1;
    sc_signal< sc_lv<11> > add_ln42_4_fu_908_p2;
    sc_signal< sc_lv<32> > sext_ln42_5_fu_913_p1;
    sc_signal< sc_lv<11> > add_ln42_5_fu_922_p2;
    sc_signal< sc_lv<32> > sext_ln42_7_fu_926_p1;
    sc_signal< sc_lv<11> > tmp14_mid2_fu_892_p3;
    sc_signal< sc_lv<3> > sext_ln24_20_fu_963_p1;
    sc_signal< sc_lv<5> > tmp_2_0_mid1_fu_985_p2;
    sc_signal< sc_lv<6> > p_shl16_mid1_fu_998_p3;
    sc_signal< sc_lv<10> > p_shl15_mid1_fu_990_p3;
    sc_signal< sc_lv<10> > p_shl16_cast_mid1_fu_1006_p1;
    sc_signal< sc_lv<10> > tmp12_2_0_mid1_fu_1010_p2;
    sc_signal< sc_lv<10> > select_ln24_26_fu_979_p3;
    sc_signal< sc_lv<30> > mul_ln42_fu_1303_p2;
    sc_signal< sc_lv<30> > mul_ln42_1_fu_1310_p2;
    sc_signal< sc_lv<32> > sext_ln42_9_fu_1049_p1;
    sc_signal< sc_lv<32> > sext_ln42_11_fu_1057_p1;
    sc_signal< sc_lv<4> > or_ln27_3_mid1_fu_1073_p3;
    sc_signal< sc_lv<4> > or_ln27_1_fu_1080_p3;
    sc_signal< sc_lv<4> > select_ln24_22_fu_1088_p3;
    sc_signal< sc_lv<30> > mul_ln42_2_fu_1317_p2;
    sc_signal< sc_lv<30> > mul_ln42_3_fu_1324_p2;
    sc_signal< sc_lv<10> > zext_ln40_fu_1105_p1;
    sc_signal< sc_lv<10> > add_ln42_8_fu_1140_p2;
    sc_signal< sc_lv<10> > zext_ln42_1_fu_1108_p1;
    sc_signal< sc_lv<10> > add_ln42_9_fu_1150_p2;
    sc_signal< sc_lv<10> > zext_ln42_11_fu_1111_p1;
    sc_signal< sc_lv<30> > mul_ln42_4_fu_1331_p2;
    sc_signal< sc_lv<30> > mul_ln42_5_fu_1338_p2;
    sc_signal< sc_lv<16> > add_ln51_2_fu_1213_p2;
    sc_signal< sc_lv<30> > mul_ln42_6_fu_1345_p2;
    sc_signal< sc_lv<30> > mul_ln42_7_fu_1352_p2;
    sc_signal< sc_lv<30> > mul_ln42_8_fu_1359_p2;
    sc_signal< sc_lv<16> > add_ln51_5_fu_1276_p2;
    sc_signal< sc_lv<16> > add_ln51_6_fu_1280_p2;
    sc_signal< sc_lv<16> > add_ln51_7_fu_1285_p2;
    sc_signal< sc_lv<32> > sext_ln51_fu_1295_p1;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state12;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_310;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<11> ap_const_lv11_1E;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<10> ap_const_lv10_3C;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_SeparableConv2D_0_w_s_address0();
    void thread_SeparableConv2D_0_w_s_address1();
    void thread_SeparableConv2D_0_w_s_ce0();
    void thread_SeparableConv2D_0_w_s_ce1();
    void thread_add_ln24_fu_509_p2();
    void thread_add_ln32_3_fu_949_p2();
    void thread_add_ln42_10_fu_1160_p2();
    void thread_add_ln42_2_fu_748_p2();
    void thread_add_ln42_3_fu_899_p2();
    void thread_add_ln42_4_fu_908_p2();
    void thread_add_ln42_5_fu_922_p2();
    void thread_add_ln42_6_fu_935_p2();
    void thread_add_ln42_7_fu_939_p2();
    void thread_add_ln42_8_fu_1140_p2();
    void thread_add_ln42_9_fu_1150_p2();
    void thread_add_ln42_fu_723_p2();
    void thread_add_ln51_1_fu_1165_p2();
    void thread_add_ln51_2_fu_1213_p2();
    void thread_add_ln51_3_fu_1217_p2();
    void thread_add_ln51_4_fu_1256_p2();
    void thread_add_ln51_5_fu_1276_p2();
    void thread_add_ln51_6_fu_1280_p2();
    void thread_add_ln51_7_fu_1285_p2();
    void thread_add_ln51_8_fu_1290_p2();
    void thread_add_ln51_fu_944_p2();
    void thread_and_ln24_fu_559_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten80_phi_fu_263_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_286_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_274_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_298_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_309_p4();
    void thread_ap_ready();
    void thread_empty_63_fu_630_p2();
    void thread_icmp_ln24_fu_503_p2();
    void thread_icmp_ln32_fu_515_p2();
    void thread_icmp_ln33_fu_553_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_or_ln27_1_fu_1080_p3();
    void thread_or_ln27_1_mid1_fu_763_p3();
    void thread_or_ln27_3_mid1_fu_1073_p3();
    void thread_or_ln27_mid1_fu_571_p3();
    void thread_or_ln27_s_fu_770_p3();
    void thread_or_ln_fu_578_p3();
    void thread_out_d_fu_347_p2();
    void thread_out_h_fu_565_p2();
    void thread_out_w_0_mid2_fu_634_p3();
    void thread_out_w_fu_738_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_p_shl13_cast_fu_481_p1();
    void thread_p_shl13_cast_mid170_c_fu_826_p1();
    void thread_p_shl13_cast_mid1_fu_870_p1();
    void thread_p_shl13_mid1_fu_862_p3();
    void thread_p_shl14_cast_fu_493_p1();
    void thread_p_shl14_cast_mid174_c_fu_837_p1();
    void thread_p_shl14_cast_mid1_fu_882_p1();
    void thread_p_shl14_mid1_fu_874_p3();
    void thread_p_shl15_mid1_fu_990_p3();
    void thread_p_shl16_cast_fu_457_p1();
    void thread_p_shl16_cast_mid1_fu_1006_p1();
    void thread_p_shl16_mid1_fu_998_p3();
    void thread_p_shl17_cast_fu_413_p1();
    void thread_p_shl17_cast_mid1_fu_690_p1();
    void thread_p_shl17_mid1_fu_682_p3();
    void thread_p_shl18_cast_fu_425_p1();
    void thread_p_shl18_cast_mid1_fu_702_p1();
    void thread_p_shl18_mid1_fu_694_p3();
    void thread_p_shl19_cast_fu_377_p1();
    void thread_p_shl19_cast_mid1_fu_649_p1();
    void thread_p_shl19_mid1_fu_642_p3();
    void thread_p_shl1_fu_381_p3();
    void thread_p_shl20_cast_fu_389_p1();
    void thread_p_shl20_cast_mid1_fu_660_p1();
    void thread_p_shl20_mid1_fu_653_p3();
    void thread_p_shl2_fu_405_p3();
    void thread_p_shl3_fu_417_p3();
    void thread_p_shl4_fu_441_p3();
    void thread_p_shl5_fu_449_p3();
    void thread_p_shl6_fu_473_p3();
    void thread_p_shl7_fu_485_p3();
    void thread_p_shl_fu_369_p3();
    void thread_select_ln24_15_fu_529_p3();
    void thread_select_ln24_16_fu_538_p3();
    void thread_select_ln24_17_fu_586_p3();
    void thread_select_ln24_18_fu_609_p3();
    void thread_select_ln24_19_fu_778_p3();
    void thread_select_ln24_20_fu_798_p3();
    void thread_select_ln24_21_fu_971_p3();
    void thread_select_ln24_22_fu_1088_p3();
    void thread_select_ln24_23_fu_809_p3();
    void thread_select_ln24_24_fu_618_p3();
    void thread_select_ln24_25_fu_624_p3();
    void thread_select_ln24_26_fu_979_p3();
    void thread_select_ln24_27_fu_851_p3();
    void thread_select_ln24_fu_521_p3();
    void thread_select_ln27_1_fu_790_p3();
    void thread_select_ln27_fu_357_p3();
    void thread_select_ln32_15_fu_1169_p3();
    void thread_select_ln32_fu_1100_p3();
    void thread_sext_ln24_20_fu_963_p1();
    void thread_sext_ln42_11_fu_1057_p1();
    void thread_sext_ln42_1_fu_729_p1();
    void thread_sext_ln42_3_fu_754_p1();
    void thread_sext_ln42_5_fu_913_p1();
    void thread_sext_ln42_7_fu_926_p1();
    void thread_sext_ln42_9_fu_1049_p1();
    void thread_sext_ln51_fu_1295_p1();
    void thread_tmp12_0_0_fu_393_p2();
    void thread_tmp12_0_0_mid1_fu_664_p2();
    void thread_tmp12_0_0_mid2_fu_670_p3();
    void thread_tmp12_1_0_fu_429_p2();
    void thread_tmp12_1_0_mid1_fu_706_p2();
    void thread_tmp12_1_0_mid2_fu_712_p3();
    void thread_tmp12_2_0_fu_461_p2();
    void thread_tmp12_2_0_mid1_fu_1010_p2();
    void thread_tmp12_2_0_mid2_fu_1016_p3();
    void thread_tmp13_fu_467_p2();
    void thread_tmp13_mid1_fu_857_p2();
    void thread_tmp14_fu_497_p2();
    void thread_tmp14_mid176_cast_fu_847_p1();
    void thread_tmp14_mid176_fu_841_p2();
    void thread_tmp14_mid1_fu_886_p2();
    void thread_tmp14_mid2_fu_892_p3();
    void thread_tmp_1_0_fu_399_p2();
    void thread_tmp_1_0_mid1_fu_677_p2();
    void thread_tmp_2_0_fu_435_p2();
    void thread_tmp_2_0_mid1_fu_985_p2();
    void thread_tmp_fu_819_p3();
    void thread_tmp_s_fu_830_p3();
    void thread_xor_ln24_1_fu_598_p2();
    void thread_xor_ln24_2_fu_603_p2();
    void thread_xor_ln24_fu_547_p2();
    void thread_zext_ln24_19_fu_785_p1();
    void thread_zext_ln24_20_fu_966_p1();
    void thread_zext_ln24_21_fu_1095_p1();
    void thread_zext_ln24_22_fu_804_p1();
    void thread_zext_ln24_23_fu_815_p1();
    void thread_zext_ln24_fu_593_p1();
    void thread_zext_ln27_1_fu_343_p1();
    void thread_zext_ln27_2_fu_353_p1();
    void thread_zext_ln40_1_fu_719_p1();
    void thread_zext_ln40_fu_1105_p1();
    void thread_zext_ln42_10_fu_1209_p1();
    void thread_zext_ln42_11_fu_1111_p1();
    void thread_zext_ln42_12_fu_904_p1();
    void thread_zext_ln42_1_fu_1108_p1();
    void thread_zext_ln42_2_fu_744_p1();
    void thread_zext_ln42_3_fu_758_p1();
    void thread_zext_ln42_4_fu_917_p1();
    void thread_zext_ln42_5_fu_930_p1();
    void thread_zext_ln42_6_fu_1052_p1();
    void thread_zext_ln42_7_fu_1060_p1();
    void thread_zext_ln42_8_fu_1145_p1();
    void thread_zext_ln42_9_fu_1155_p1();
    void thread_zext_ln42_fu_733_p1();
    void thread_zext_ln51_1_fu_365_p1();
    void thread_zext_ln51_fu_1298_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
