strict digraph "compose( ,  )" {
	node [label="\N"];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fee1afa6750>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fee1b260a50>",
		fillcolor=linen,
		label="22:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"21:BL" -> "22:CS"	[cond="[]",
		lineno=None];
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fee1ae58350>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"29:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee1ae58810>",
		fillcolor=firebrick,
		label="29:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee1ae58810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"28:IF" -> "29:NS"	[cond="['in']",
		label="!((in == 0))",
		lineno=28];
	"28:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee1ae58d10>",
		fillcolor=firebrick,
		label="28:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee1ae58d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"28:IF" -> "28:NS"	[cond="['in']",
		label="(in == 0)",
		lineno=28];
	"Leaf_21:AL"	[def_var="['next_state']",
		label="Leaf_21:AL"];
	"29:NS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fee1af56750>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fee1af4ecd0>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fee1b260fd0>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee1b260d10>",
		fillcolor=firebrick,
		label="25:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee1b260d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"24:IF" -> "25:NS"	[cond="['in']",
		label="!((in == 1))",
		lineno=24];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee1b31ee50>",
		fillcolor=firebrick,
		label="24:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee1b31ee50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"24:IF" -> "24:NS"	[cond="['in']",
		label="(in == 1)",
		lineno=24];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fee1af4e4d0>",
		fillcolor=turquoise,
		label="17:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee1afb1390>]",
		style=filled,
		typ=Block];
	"13:IF" -> "17:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fee1afa3e10>",
		fillcolor=turquoise,
		label="13:BL
present_state <= 0;
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee1afa3610>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fee1af4e290>]",
		style=filled,
		typ=Block];
	"13:IF" -> "13:BL"	[cond="['reset']",
		label=reset,
		lineno=13];
	"27:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fee1b260650>",
		fillcolor=lightcyan,
		label="27:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fee1b260890>",
		fillcolor=turquoise,
		label="27:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"27:CA" -> "27:BL"	[cond="[]",
		lineno=None];
	"25:NS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fee1afa6150>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:BL" -> "24:IF"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fee1af56910>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"Leaf_21:AL" -> "12:AL";
	"Leaf_12:AL"	[def_var="['present_state', 'next_state']",
		label="Leaf_12:AL"];
	"17:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"28:NS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"21:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fee1afa6650>",
		clk_sens=False,
		fillcolor=gold,
		label="21:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"21:AL" -> "21:BL"	[cond="[]",
		lineno=None];
	"27:BL" -> "28:IF"	[cond="[]",
		lineno=None];
	"22:CS" -> "27:CA"	[cond="['present_state']",
		label=present_state,
		lineno=22];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fee1afa6850>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CS" -> "23:CA"	[cond="['present_state']",
		label=present_state,
		lineno=22];
	"12:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"24:NS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "21:AL";
	"Leaf_12:AL" -> "12:AL";
	"33:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fee1ae58990>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="33:AS
out = present_state == 1;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_12:AL" -> "33:AS";
	"13:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"23:CA" -> "23:BL"	[cond="[]",
		lineno=None];
}
