
             Lattice Mapping Report File for Design Module 'main'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     SonyVivazLCDDriver_impl1.ngd -o SonyVivazLCDDriver_impl1_map.ncd -pr
     SonyVivazLCDDriver_impl1.prf -mp SonyVivazLCDDriver_impl1.mrp -lpf
     Z:/GITHUB/Lattice/Sony Vivaz LCD
     driver/impl1/SonyVivazLCDDriver_impl1_synplify.lpf -lpf
     Z:/GITHUB/Lattice/Sony Vivaz LCD driver/SonyVivazLCDDriver.lpf -c 0 -gui
     -msgset Z:/GITHUB/Lattice/Sony Vivaz LCD driver/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.7.1.502
Mapped on:  05/18/16  17:12:58

Design Summary
--------------

   Number of registers:     19 out of  7209 (0%)
      PFU registers:           19 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        14 out of  3432 (0%)
      SLICEs as Logic/ROM:     14 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         27 out of  6864 (0%)
      Number used as logic LUTs:         27
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 28 + 4(JTAG) out of 115 (28%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  5
     Net clk133: 9 loads, 9 rising, 0 falling (Driver: inst_clk )

                                    Page 1




Design:  main                                          Date:  05/18/16  17:12:58

Design Summary (cont)
---------------------
     Net inst_lcd_sender/lcd_rs_0_sqmuxa: 1 loads, 1 rising, 0 falling (Driver:
     inst_lcd_sender/lcd_rs_0_sqmuxa )
     Net inst_lcd_sender/PS_vivaz_state[6]: 1 loads, 1 rising, 0 falling
     (Driver: inst_lcd_sender/PS_vivaz_state_0[6] )
     Net inst_lcd_sender/un1_PS_vivaz_state_1keep: 1 loads, 1 rising, 0 falling
     (Driver: inst_lcd_sender/PS_vivaz_state_ret )
     Net inst_lcd_sender/NS_vivaz_state[3]: 1 loads, 1 rising, 0 falling
     (Driver: inst_lcd_sender/NS_vivaz_state_2_sqmuxa )
   Number of Clock Enables:  0
   Number of local set/reset loads for net synch_rst_c merged into GSR:  8
   Number of LSRs:  4
     Net un2_count_i: 2 loads, 2 LSLICEs
     Net inst_lcd_sender/lcd_rs_0_sqmuxa: 1 loads, 1 LSLICEs
     Net inst_lcd_sender/un1_rst: 1 loads, 1 LSLICEs
     Net inst_lcd_sender/PS_vivaz_state_0_RNI9NRD[0]: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net synch_rst_c: 12 loads
     Net count[0]: 5 loads
     Net count[1]: 5 loads
     Net VCC: 5 loads
     Net count[2]: 4 loads
     Net count[3]: 4 loads
     Net count[4]: 3 loads
     Net inst_lcd_sender/PS_vivaz_state[0]: 3 loads
     Net un2_count_i: 3 loads
     Net count[5]: 2 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'synch_rst_c' to infer global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| leds[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| synch_rst           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_rs              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_reset           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_wr              | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  main                                          Date:  05/18/16  17:12:58

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[15]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[14]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[13]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[12]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[11]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[10]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[9]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[8]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[7]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[6]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[5]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[7]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Signal inst_lcd_sender/GND undriven or does not drive anything - clipped.
Signal inst_clk_SEDSTDBY undriven or does not drive anything - clipped.
Block inst_lcd_sender/GND_0 was optimized away.



                                    Page 3




Design:  main                                          Date:  05/18/16  17:12:58

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                inst_clk
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk133
  OSC Nominal Frequency (MHz):                      20.46

ASIC Components
---------------

Instance Name: inst_clk
         Type: OSCH

GSR Usage
---------

GSR Component:
   The local reset signal 'synch_rst_c' of the design has been inferred as
        Global Set Reset (GSR). The reset signal used for GSR control is
        'synch_rst_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 54 MB
        















                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
