<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="hls_db_insert_sort_function" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="din_strm" src_type="stream&lt;unsigned int, 0&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="din_strm_V" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="kin_strm" src_type="stream&lt;unsigned int, 0&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="kin_strm_V" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="strm_in_end" src_type="stream&lt;bool, 0&gt;&amp;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="strm_in_end_V" hw_bitwidth="1" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="w" src_name="dout_strm" src_type="stream&lt;unsigned int, 0&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="dout_strm_V" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="w" src_name="kout_strm" src_type="stream&lt;unsigned int, 0&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="kout_strm_V" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="5" access_type="w" src_name="strm_out_end" src_type="stream&lt;bool, 0&gt;&amp;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="strm_out_end_V" hw_bitwidth="1" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="sign" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="sign" hw_bitwidth="1" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
