ENTITY control_alu IS
    PORT (
	t : in std_logic_vector (3 downto 0) ; 
	i : in std_logic_vector (3 downto 0) ; 
	ain : inout std_logic  ; 
	gin : inout std_logic  ; 
	gout : inout std_logic  ; 
	addsub : inout std_logic 
    ) ;
END control_alu ;
