;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit OCPburst_SPI_memory : 
  module SPI : 
    input clock : Clock
    input reset : Reset
    output io : {flip ReadEnable : UInt<1>, flip WriteEnable : UInt<1>, flip Address : UInt<24>, flip WriteData : UInt<32>[4], flip ByteEnable : UInt<16>, ReadData : UInt<32>[4], DataValid : UInt<1>, WriteCompleted : UInt<1>, Completed : UInt<1>, CE : UInt<1>, MOSI : UInt<1>, flip MISO : UInt<1>, S_CLK : UInt<1>}
    
    reg DataReg : UInt<128>, clock with : (reset => (reset, UInt<128>("h00"))) @[SPI.scala 40:24]
    io.CE <= UInt<1>("h01") @[SPI.scala 42:9]
    io.MOSI <= UInt<1>("h00") @[SPI.scala 43:11]
    io.DataValid <= UInt<1>("h00") @[SPI.scala 44:16]
    io.Completed <= UInt<1>("h00") @[SPI.scala 45:16]
    io.DataValid <= UInt<1>("h00") @[SPI.scala 47:16]
    node _T = bits(DataReg, 127, 96) @[SPI.scala 49:28]
    io.ReadData[0] <= _T @[SPI.scala 49:18]
    node _T_1 = bits(DataReg, 95, 64) @[SPI.scala 50:28]
    io.ReadData[1] <= _T_1 @[SPI.scala 50:18]
    node _T_2 = bits(DataReg, 63, 32) @[SPI.scala 51:28]
    io.ReadData[2] <= _T_2 @[SPI.scala 51:18]
    node _T_3 = bits(DataReg, 31, 0) @[SPI.scala 52:28]
    io.ReadData[3] <= _T_3 @[SPI.scala 52:18]
    io.WriteCompleted <= UInt<1>("h00") @[SPI.scala 54:21]
    reg StateReg : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[SPI.scala 57:25]
    StateReg <= UInt<3>("h00") @[SPI.scala 58:12]
    reg SubStateReg : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[SPI.scala 61:28]
    SubStateReg <= UInt<3>("h00") @[SPI.scala 62:15]
    reg CntReg : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[SPI.scala 64:23]
    CntReg <= UInt<1>("h00") @[SPI.scala 65:10]
    reg TempAddress : UInt<24>, clock with : (reset => (reset, UInt<24>("h00"))) @[SPI.scala 73:28]
    reg PosReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[SPI.scala 75:23]
    wire Carry : UInt<1>[17] @[SPI.scala 77:19]
    Carry[0] <= UInt<1>("h00") @[SPI.scala 79:14]
    Carry[1] <= UInt<1>("h00") @[SPI.scala 79:14]
    Carry[2] <= UInt<1>("h00") @[SPI.scala 79:14]
    Carry[3] <= UInt<1>("h00") @[SPI.scala 79:14]
    Carry[4] <= UInt<1>("h00") @[SPI.scala 79:14]
    Carry[5] <= UInt<1>("h00") @[SPI.scala 79:14]
    Carry[6] <= UInt<1>("h00") @[SPI.scala 79:14]
    Carry[7] <= UInt<1>("h00") @[SPI.scala 79:14]
    Carry[8] <= UInt<1>("h00") @[SPI.scala 79:14]
    Carry[9] <= UInt<1>("h00") @[SPI.scala 79:14]
    Carry[10] <= UInt<1>("h00") @[SPI.scala 79:14]
    Carry[11] <= UInt<1>("h00") @[SPI.scala 79:14]
    Carry[12] <= UInt<1>("h00") @[SPI.scala 79:14]
    Carry[13] <= UInt<1>("h00") @[SPI.scala 79:14]
    Carry[14] <= UInt<1>("h00") @[SPI.scala 79:14]
    Carry[15] <= UInt<1>("h00") @[SPI.scala 79:14]
    Carry[16] <= UInt<1>("h00") @[SPI.scala 79:14]
    reg ClkReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[SPI.scala 84:23]
    reg ClkCounter : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[SPI.scala 85:27]
    reg ClkRegDelay : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[SPI.scala 87:28]
    ClkRegDelay <= ClkReg @[SPI.scala 88:15]
    wire NextState : UInt<1> @[SPI.scala 90:23]
    wire NextStateInv : UInt<1> @[SPI.scala 91:26]
    wire ClockEn : UInt<1> @[SPI.scala 93:21]
    wire ClockReset : UInt<1> @[SPI.scala 94:24]
    wire RisingEdge : UInt<1> @[SPI.scala 96:24]
    wire FallingEdge : UInt<1> @[SPI.scala 97:25]
    NextState <= UInt<1>("h00") @[SPI.scala 100:13]
    NextStateInv <= UInt<1>("h00") @[SPI.scala 101:16]
    ClockEn <= UInt<1>("h01") @[SPI.scala 103:11]
    ClockReset <= UInt<1>("h00") @[SPI.scala 104:14]
    RisingEdge <= UInt<1>("h00") @[SPI.scala 106:14]
    FallingEdge <= UInt<1>("h00") @[SPI.scala 107:15]
    node _T_4 = and(ClkReg, ClockEn) @[SPI.scala 109:23]
    io.S_CLK <= _T_4 @[SPI.scala 109:12]
    node _T_5 = add(ClkCounter, UInt<1>("h01")) @[SPI.scala 111:28]
    node _T_6 = tail(_T_5, 1) @[SPI.scala 111:28]
    ClkCounter <= _T_6 @[SPI.scala 111:14]
    node _T_7 = eq(ClkCounter, UInt<2>("h02")) @[SPI.scala 113:19]
    when _T_7 : @[SPI.scala 113:31]
      node _T_8 = eq(ClkReg, UInt<1>("h00")) @[SPI.scala 114:15]
      ClkReg <= _T_8 @[SPI.scala 114:12]
      ClkCounter <= UInt<1>("h00") @[SPI.scala 115:16]
      node _T_9 = bits(ClkReg, 0, 0) @[SPI.scala 117:18]
      node _T_10 = eq(_T_9, UInt<1>("h00")) @[SPI.scala 117:10]
      when _T_10 : @[SPI.scala 117:25]
        NextState <= UInt<1>("h01") @[SPI.scala 118:17]
        skip @[SPI.scala 117:25]
      node _T_11 = bits(ClkReg, 0, 0) @[SPI.scala 120:17]
      when _T_11 : @[SPI.scala 120:24]
        NextStateInv <= UInt<1>("h01") @[SPI.scala 121:20]
        skip @[SPI.scala 120:24]
      skip @[SPI.scala 113:31]
    when ClockReset : @[SPI.scala 125:19]
      ClkReg <= UInt<1>("h00") @[SPI.scala 126:12]
      ClkCounter <= UInt<1>("h00") @[SPI.scala 127:16]
      skip @[SPI.scala 125:19]
    node _T_12 = bits(ClkReg, 0, 0) @[SPI.scala 130:15]
    node _T_13 = bits(ClkRegDelay, 0, 0) @[SPI.scala 130:38]
    node _T_14 = eq(_T_13, UInt<1>("h00")) @[SPI.scala 130:25]
    node _T_15 = and(_T_12, _T_14) @[SPI.scala 130:22]
    when _T_15 : @[SPI.scala 130:45]
      RisingEdge <= UInt<1>("h01") @[SPI.scala 131:16]
      skip @[SPI.scala 130:45]
    node _T_16 = bits(ClkReg, 0, 0) @[SPI.scala 134:16]
    node _T_17 = eq(_T_16, UInt<1>("h00")) @[SPI.scala 134:8]
    node _T_18 = bits(ClkRegDelay, 0, 0) @[SPI.scala 134:38]
    node _T_19 = and(_T_17, _T_18) @[SPI.scala 134:23]
    when _T_19 : @[SPI.scala 134:45]
      FallingEdge <= UInt<1>("h01") @[SPI.scala 135:17]
      skip @[SPI.scala 134:45]
    node _T_20 = eq(UInt<3>("h00"), StateReg) @[Conditional.scala 37:30]
    when _T_20 : @[Conditional.scala 40:58]
      ClockEn <= UInt<1>("h00") @[SPI.scala 145:15]
      node _T_21 = add(CntReg, UInt<1>("h01")) @[SPI.scala 146:24]
      node _T_22 = tail(_T_21, 1) @[SPI.scala 146:24]
      CntReg <= _T_22 @[SPI.scala 146:14]
      StateReg <= UInt<3>("h00") @[SPI.scala 147:16]
      node _T_23 = eq(CntReg, UInt<4>("h0f")) @[SPI.scala 149:19]
      when _T_23 : @[SPI.scala 149:33]
        ClockReset <= UInt<1>("h01") @[SPI.scala 150:20]
        StateReg <= UInt<3>("h01") @[SPI.scala 151:18]
        CntReg <= UInt<1>("h00") @[SPI.scala 152:16]
        skip @[SPI.scala 149:33]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_24 = eq(UInt<3>("h01"), StateReg) @[Conditional.scala 37:30]
      when _T_24 : @[Conditional.scala 39:67]
        io.CE <= UInt<1>("h00") @[SPI.scala 156:13]
        StateReg <= UInt<3>("h01") @[SPI.scala 157:16]
        node _T_25 = sub(UInt<3>("h07"), CntReg) @[SPI.scala 158:37]
        node _T_26 = tail(_T_25, 1) @[SPI.scala 158:37]
        node _T_27 = dshr(UInt<8>("h066"), _T_26) @[SPI.scala 158:32]
        node _T_28 = bits(_T_27, 0, 0) @[SPI.scala 158:32]
        io.MOSI <= _T_28 @[SPI.scala 158:15]
        CntReg <= CntReg @[SPI.scala 159:14]
        when NextStateInv : @[SPI.scala 161:25]
          node _T_29 = add(CntReg, UInt<1>("h01")) @[SPI.scala 162:26]
          node _T_30 = tail(_T_29, 1) @[SPI.scala 162:26]
          CntReg <= _T_30 @[SPI.scala 162:16]
          skip @[SPI.scala 161:25]
        node _T_31 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 165:19]
        node _T_32 = and(_T_31, NextStateInv) @[SPI.scala 165:27]
        when _T_32 : @[SPI.scala 165:44]
          io.CE <= UInt<1>("h01") @[SPI.scala 166:15]
          CntReg <= UInt<1>("h00") @[SPI.scala 167:16]
          io.MOSI <= UInt<1>("h00") @[SPI.scala 168:17]
          StateReg <= UInt<3>("h02") @[SPI.scala 169:18]
          skip @[SPI.scala 165:44]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_33 = eq(UInt<3>("h02"), StateReg) @[Conditional.scala 37:30]
        when _T_33 : @[Conditional.scala 39:67]
          io.CE <= UInt<1>("h01") @[SPI.scala 174:13]
          StateReg <= UInt<3>("h02") @[SPI.scala 175:16]
          when NextStateInv : @[SPI.scala 177:25]
            ClockReset <= UInt<1>("h01") @[SPI.scala 178:20]
            StateReg <= UInt<3>("h03") @[SPI.scala 179:18]
            skip @[SPI.scala 177:25]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_34 = eq(UInt<3>("h03"), StateReg) @[Conditional.scala 37:30]
          when _T_34 : @[Conditional.scala 39:67]
            io.CE <= UInt<1>("h00") @[SPI.scala 183:13]
            StateReg <= UInt<3>("h03") @[SPI.scala 184:16]
            CntReg <= CntReg @[SPI.scala 185:14]
            node _T_35 = sub(UInt<3>("h07"), CntReg) @[SPI.scala 186:31]
            node _T_36 = tail(_T_35, 1) @[SPI.scala 186:31]
            node _T_37 = dshr(UInt<8>("h099"), _T_36) @[SPI.scala 186:26]
            node _T_38 = bits(_T_37, 0, 0) @[SPI.scala 186:26]
            io.MOSI <= _T_38 @[SPI.scala 186:15]
            when NextStateInv : @[SPI.scala 188:25]
              node _T_39 = add(CntReg, UInt<1>("h01")) @[SPI.scala 189:26]
              node _T_40 = tail(_T_39, 1) @[SPI.scala 189:26]
              CntReg <= _T_40 @[SPI.scala 189:16]
              skip @[SPI.scala 188:25]
            node _T_41 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 192:19]
            node _T_42 = and(_T_41, NextStateInv) @[SPI.scala 192:27]
            when _T_42 : @[SPI.scala 192:44]
              io.CE <= UInt<1>("h01") @[SPI.scala 193:15]
              CntReg <= UInt<1>("h00") @[SPI.scala 194:16]
              io.Completed <= UInt<1>("h01") @[SPI.scala 195:22]
              StateReg <= UInt<3>("h04") @[SPI.scala 197:18]
              skip @[SPI.scala 192:44]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_43 = eq(UInt<3>("h04"), StateReg) @[Conditional.scala 37:30]
            when _T_43 : @[Conditional.scala 39:67]
              StateReg <= UInt<3>("h04") @[SPI.scala 202:16]
              io.CE <= UInt<1>("h01") @[SPI.scala 203:13]
              when io.ReadEnable : @[SPI.scala 205:27]
                StateReg <= UInt<3>("h05") @[SPI.scala 206:18]
                SubStateReg <= UInt<3>("h00") @[SPI.scala 207:21]
                io.CE <= UInt<1>("h00") @[SPI.scala 208:15]
                ClockReset <= UInt<1>("h01") @[SPI.scala 209:20]
                skip @[SPI.scala 205:27]
              else : @[SPI.scala 211:34]
                when io.WriteEnable : @[SPI.scala 211:34]
                  StateReg <= UInt<3>("h06") @[SPI.scala 212:18]
                  SubStateReg <= UInt<3>("h05") @[SPI.scala 213:21]
                  skip @[SPI.scala 211:34]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_44 = eq(UInt<3>("h05"), StateReg) @[Conditional.scala 37:30]
              when _T_44 : @[Conditional.scala 39:67]
                StateReg <= UInt<3>("h05") @[SPI.scala 217:16]
                node _T_45 = eq(UInt<3>("h00"), SubStateReg) @[Conditional.scala 37:30]
                when _T_45 : @[Conditional.scala 40:58]
                  io.CE <= UInt<1>("h00") @[SPI.scala 221:17]
                  CntReg <= CntReg @[SPI.scala 222:18]
                  node _T_46 = sub(UInt<3>("h07"), CntReg) @[SPI.scala 224:37]
                  node _T_47 = tail(_T_46, 1) @[SPI.scala 224:37]
                  node _T_48 = dshr(UInt<8>("h03"), _T_47) @[SPI.scala 224:32]
                  node _T_49 = bits(_T_48, 0, 0) @[SPI.scala 224:32]
                  io.MOSI <= _T_49 @[SPI.scala 224:19]
                  SubStateReg <= UInt<3>("h00") @[SPI.scala 225:23]
                  when NextStateInv : @[SPI.scala 227:29]
                    node _T_50 = add(CntReg, UInt<1>("h01")) @[SPI.scala 228:30]
                    node _T_51 = tail(_T_50, 1) @[SPI.scala 228:30]
                    CntReg <= _T_51 @[SPI.scala 228:20]
                    skip @[SPI.scala 227:29]
                  node _T_52 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 231:23]
                  node _T_53 = and(_T_52, NextStateInv) @[SPI.scala 231:31]
                  when _T_53 : @[SPI.scala 231:48]
                    CntReg <= UInt<1>("h00") @[SPI.scala 232:20]
                    SubStateReg <= UInt<3>("h01") @[SPI.scala 233:25]
                    skip @[SPI.scala 231:48]
                  skip @[Conditional.scala 40:58]
                else : @[Conditional.scala 39:67]
                  node _T_54 = eq(UInt<3>("h01"), SubStateReg) @[Conditional.scala 37:30]
                  when _T_54 : @[Conditional.scala 39:67]
                    io.CE <= UInt<1>("h00") @[SPI.scala 238:17]
                    CntReg <= CntReg @[SPI.scala 239:18]
                    node _T_55 = sub(UInt<5>("h017"), CntReg) @[SPI.scala 241:38]
                    node _T_56 = tail(_T_55, 1) @[SPI.scala 241:38]
                    node _T_57 = dshr(io.Address, _T_56) @[SPI.scala 241:32]
                    node _T_58 = bits(_T_57, 0, 0) @[SPI.scala 241:32]
                    io.MOSI <= _T_58 @[SPI.scala 241:19]
                    SubStateReg <= UInt<3>("h01") @[SPI.scala 242:23]
                    when NextStateInv : @[SPI.scala 244:29]
                      node _T_59 = add(CntReg, UInt<1>("h01")) @[SPI.scala 245:30]
                      node _T_60 = tail(_T_59, 1) @[SPI.scala 245:30]
                      CntReg <= _T_60 @[SPI.scala 245:20]
                      skip @[SPI.scala 244:29]
                    node _T_61 = eq(CntReg, UInt<5>("h017")) @[SPI.scala 248:23]
                    node _T_62 = and(_T_61, NextStateInv) @[SPI.scala 248:32]
                    when _T_62 : @[SPI.scala 248:49]
                      node _T_63 = dshr(io.Address, UInt<1>("h00")) @[SPI.scala 249:34]
                      node _T_64 = bits(_T_63, 0, 0) @[SPI.scala 249:34]
                      io.MOSI <= _T_64 @[SPI.scala 249:21]
                      CntReg <= UInt<1>("h00") @[SPI.scala 250:20]
                      SubStateReg <= UInt<3>("h04") @[SPI.scala 251:25]
                      skip @[SPI.scala 248:49]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_65 = eq(UInt<3>("h04"), SubStateReg) @[Conditional.scala 37:30]
                    when _T_65 : @[Conditional.scala 39:67]
                      io.CE <= UInt<1>("h00") @[SPI.scala 255:17]
                      SubStateReg <= UInt<3>("h04") @[SPI.scala 256:23]
                      CntReg <= CntReg @[SPI.scala 257:18]
                      when RisingEdge : @[SPI.scala 260:27]
                        node _T_66 = cat(DataReg, io.MISO) @[Cat.scala 30:58]
                        DataReg <= _T_66 @[SPI.scala 261:21]
                        node _T_67 = add(CntReg, UInt<1>("h01")) @[SPI.scala 262:30]
                        node _T_68 = tail(_T_67, 1) @[SPI.scala 262:30]
                        CntReg <= _T_68 @[SPI.scala 262:20]
                        skip @[SPI.scala 260:27]
                      node _T_69 = eq(CntReg, UInt<7>("h07f")) @[SPI.scala 265:23]
                      node _T_70 = and(_T_69, NextStateInv) @[SPI.scala 265:33]
                      when _T_70 : @[SPI.scala 265:50]
                        io.DataValid <= UInt<1>("h01") @[SPI.scala 266:26]
                        StateReg <= UInt<3>("h04") @[SPI.scala 267:22]
                        skip @[SPI.scala 265:50]
                      skip @[Conditional.scala 39:67]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_71 = eq(UInt<3>("h06"), StateReg) @[Conditional.scala 37:30]
                when _T_71 : @[Conditional.scala 39:67]
                  StateReg <= UInt<3>("h06") @[SPI.scala 274:16]
                  node _T_72 = eq(UInt<3>("h05"), SubStateReg) @[Conditional.scala 37:30]
                  when _T_72 : @[Conditional.scala 40:58]
                    node _T_73 = eq(PosReg, UInt<4>("h0f")) @[SPI.scala 278:23]
                    when _T_73 : @[SPI.scala 278:32]
                      PosReg <= UInt<1>("h00") @[SPI.scala 279:20]
                      io.WriteCompleted <= UInt<1>("h01") @[SPI.scala 280:31]
                      StateReg <= UInt<3>("h04") @[SPI.scala 281:22]
                      io.CE <= UInt<1>("h01") @[SPI.scala 282:19]
                      skip @[SPI.scala 278:32]
                    node _T_74 = eq(UInt<1>("h00"), UInt<1>("h00")) @[SPI.scala 288:22]
                    node _T_75 = bits(io.ByteEnable, 0, 0) @[SPI.scala 288:46]
                    node _T_76 = and(_T_74, _T_75) @[SPI.scala 288:30]
                    node _T_77 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 288:60]
                    node _T_78 = and(_T_76, _T_77) @[SPI.scala 288:50]
                    when _T_78 : @[SPI.scala 288:68]
                      TempAddress <= io.Address @[SPI.scala 289:27]
                      Carry[1] <= UInt<1>("h01") @[SPI.scala 290:26]
                      skip @[SPI.scala 288:68]
                    else : @[SPI.scala 291:33]
                      when Carry[0] : @[SPI.scala 291:33]
                        Carry[1] <= UInt<1>("h01") @[SPI.scala 292:26]
                        skip @[SPI.scala 291:33]
                      else : @[SPI.scala 293:70]
                        node _T_79 = gt(UInt<1>("h00"), PosReg) @[SPI.scala 293:28]
                        node _T_80 = bits(io.ByteEnable, 0, 0) @[SPI.scala 293:53]
                        node _T_81 = and(_T_79, _T_80) @[SPI.scala 293:37]
                        node _T_82 = eq(Carry[0], UInt<1>("h00")) @[SPI.scala 293:60]
                        node _T_83 = and(_T_81, _T_82) @[SPI.scala 293:57]
                        when _T_83 : @[SPI.scala 293:70]
                          node _T_84 = add(io.Address, UInt<1>("h00")) @[SPI.scala 294:41]
                          node _T_85 = tail(_T_84, 1) @[SPI.scala 294:41]
                          TempAddress <= _T_85 @[SPI.scala 294:27]
                          PosReg <= UInt<1>("h00") @[SPI.scala 295:22]
                          Carry[1] <= UInt<1>("h01") @[SPI.scala 296:28]
                          skip @[SPI.scala 293:70]
                        else : @[SPI.scala 297:24]
                          Carry[1] <= UInt<1>("h00") @[SPI.scala 298:28]
                          skip @[SPI.scala 297:24]
                    node _T_86 = eq(UInt<1>("h01"), UInt<1>("h00")) @[SPI.scala 288:22]
                    node _T_87 = bits(io.ByteEnable, 1, 1) @[SPI.scala 288:46]
                    node _T_88 = and(_T_86, _T_87) @[SPI.scala 288:30]
                    node _T_89 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 288:60]
                    node _T_90 = and(_T_88, _T_89) @[SPI.scala 288:50]
                    when _T_90 : @[SPI.scala 288:68]
                      TempAddress <= io.Address @[SPI.scala 289:27]
                      Carry[2] <= UInt<1>("h01") @[SPI.scala 290:26]
                      skip @[SPI.scala 288:68]
                    else : @[SPI.scala 291:33]
                      when Carry[1] : @[SPI.scala 291:33]
                        Carry[2] <= UInt<1>("h01") @[SPI.scala 292:26]
                        skip @[SPI.scala 291:33]
                      else : @[SPI.scala 293:70]
                        node _T_91 = gt(UInt<1>("h01"), PosReg) @[SPI.scala 293:28]
                        node _T_92 = bits(io.ByteEnable, 1, 1) @[SPI.scala 293:53]
                        node _T_93 = and(_T_91, _T_92) @[SPI.scala 293:37]
                        node _T_94 = eq(Carry[1], UInt<1>("h00")) @[SPI.scala 293:60]
                        node _T_95 = and(_T_93, _T_94) @[SPI.scala 293:57]
                        when _T_95 : @[SPI.scala 293:70]
                          node _T_96 = add(io.Address, UInt<1>("h01")) @[SPI.scala 294:41]
                          node _T_97 = tail(_T_96, 1) @[SPI.scala 294:41]
                          TempAddress <= _T_97 @[SPI.scala 294:27]
                          PosReg <= UInt<1>("h01") @[SPI.scala 295:22]
                          Carry[2] <= UInt<1>("h01") @[SPI.scala 296:28]
                          skip @[SPI.scala 293:70]
                        else : @[SPI.scala 297:24]
                          Carry[2] <= UInt<1>("h00") @[SPI.scala 298:28]
                          skip @[SPI.scala 297:24]
                    node _T_98 = eq(UInt<2>("h02"), UInt<1>("h00")) @[SPI.scala 288:22]
                    node _T_99 = bits(io.ByteEnable, 2, 2) @[SPI.scala 288:46]
                    node _T_100 = and(_T_98, _T_99) @[SPI.scala 288:30]
                    node _T_101 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 288:60]
                    node _T_102 = and(_T_100, _T_101) @[SPI.scala 288:50]
                    when _T_102 : @[SPI.scala 288:68]
                      TempAddress <= io.Address @[SPI.scala 289:27]
                      Carry[3] <= UInt<1>("h01") @[SPI.scala 290:26]
                      skip @[SPI.scala 288:68]
                    else : @[SPI.scala 291:33]
                      when Carry[2] : @[SPI.scala 291:33]
                        Carry[3] <= UInt<1>("h01") @[SPI.scala 292:26]
                        skip @[SPI.scala 291:33]
                      else : @[SPI.scala 293:70]
                        node _T_103 = gt(UInt<2>("h02"), PosReg) @[SPI.scala 293:28]
                        node _T_104 = bits(io.ByteEnable, 2, 2) @[SPI.scala 293:53]
                        node _T_105 = and(_T_103, _T_104) @[SPI.scala 293:37]
                        node _T_106 = eq(Carry[2], UInt<1>("h00")) @[SPI.scala 293:60]
                        node _T_107 = and(_T_105, _T_106) @[SPI.scala 293:57]
                        when _T_107 : @[SPI.scala 293:70]
                          node _T_108 = add(io.Address, UInt<2>("h02")) @[SPI.scala 294:41]
                          node _T_109 = tail(_T_108, 1) @[SPI.scala 294:41]
                          TempAddress <= _T_109 @[SPI.scala 294:27]
                          PosReg <= UInt<2>("h02") @[SPI.scala 295:22]
                          Carry[3] <= UInt<1>("h01") @[SPI.scala 296:28]
                          skip @[SPI.scala 293:70]
                        else : @[SPI.scala 297:24]
                          Carry[3] <= UInt<1>("h00") @[SPI.scala 298:28]
                          skip @[SPI.scala 297:24]
                    node _T_110 = eq(UInt<2>("h03"), UInt<1>("h00")) @[SPI.scala 288:22]
                    node _T_111 = bits(io.ByteEnable, 3, 3) @[SPI.scala 288:46]
                    node _T_112 = and(_T_110, _T_111) @[SPI.scala 288:30]
                    node _T_113 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 288:60]
                    node _T_114 = and(_T_112, _T_113) @[SPI.scala 288:50]
                    when _T_114 : @[SPI.scala 288:68]
                      TempAddress <= io.Address @[SPI.scala 289:27]
                      Carry[4] <= UInt<1>("h01") @[SPI.scala 290:26]
                      skip @[SPI.scala 288:68]
                    else : @[SPI.scala 291:33]
                      when Carry[3] : @[SPI.scala 291:33]
                        Carry[4] <= UInt<1>("h01") @[SPI.scala 292:26]
                        skip @[SPI.scala 291:33]
                      else : @[SPI.scala 293:70]
                        node _T_115 = gt(UInt<2>("h03"), PosReg) @[SPI.scala 293:28]
                        node _T_116 = bits(io.ByteEnable, 3, 3) @[SPI.scala 293:53]
                        node _T_117 = and(_T_115, _T_116) @[SPI.scala 293:37]
                        node _T_118 = eq(Carry[3], UInt<1>("h00")) @[SPI.scala 293:60]
                        node _T_119 = and(_T_117, _T_118) @[SPI.scala 293:57]
                        when _T_119 : @[SPI.scala 293:70]
                          node _T_120 = add(io.Address, UInt<2>("h03")) @[SPI.scala 294:41]
                          node _T_121 = tail(_T_120, 1) @[SPI.scala 294:41]
                          TempAddress <= _T_121 @[SPI.scala 294:27]
                          PosReg <= UInt<2>("h03") @[SPI.scala 295:22]
                          Carry[4] <= UInt<1>("h01") @[SPI.scala 296:28]
                          skip @[SPI.scala 293:70]
                        else : @[SPI.scala 297:24]
                          Carry[4] <= UInt<1>("h00") @[SPI.scala 298:28]
                          skip @[SPI.scala 297:24]
                    node _T_122 = eq(UInt<3>("h04"), UInt<1>("h00")) @[SPI.scala 288:22]
                    node _T_123 = bits(io.ByteEnable, 4, 4) @[SPI.scala 288:46]
                    node _T_124 = and(_T_122, _T_123) @[SPI.scala 288:30]
                    node _T_125 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 288:60]
                    node _T_126 = and(_T_124, _T_125) @[SPI.scala 288:50]
                    when _T_126 : @[SPI.scala 288:68]
                      TempAddress <= io.Address @[SPI.scala 289:27]
                      Carry[5] <= UInt<1>("h01") @[SPI.scala 290:26]
                      skip @[SPI.scala 288:68]
                    else : @[SPI.scala 291:33]
                      when Carry[4] : @[SPI.scala 291:33]
                        Carry[5] <= UInt<1>("h01") @[SPI.scala 292:26]
                        skip @[SPI.scala 291:33]
                      else : @[SPI.scala 293:70]
                        node _T_127 = gt(UInt<3>("h04"), PosReg) @[SPI.scala 293:28]
                        node _T_128 = bits(io.ByteEnable, 4, 4) @[SPI.scala 293:53]
                        node _T_129 = and(_T_127, _T_128) @[SPI.scala 293:37]
                        node _T_130 = eq(Carry[4], UInt<1>("h00")) @[SPI.scala 293:60]
                        node _T_131 = and(_T_129, _T_130) @[SPI.scala 293:57]
                        when _T_131 : @[SPI.scala 293:70]
                          node _T_132 = add(io.Address, UInt<3>("h04")) @[SPI.scala 294:41]
                          node _T_133 = tail(_T_132, 1) @[SPI.scala 294:41]
                          TempAddress <= _T_133 @[SPI.scala 294:27]
                          PosReg <= UInt<3>("h04") @[SPI.scala 295:22]
                          Carry[5] <= UInt<1>("h01") @[SPI.scala 296:28]
                          skip @[SPI.scala 293:70]
                        else : @[SPI.scala 297:24]
                          Carry[5] <= UInt<1>("h00") @[SPI.scala 298:28]
                          skip @[SPI.scala 297:24]
                    node _T_134 = eq(UInt<3>("h05"), UInt<1>("h00")) @[SPI.scala 288:22]
                    node _T_135 = bits(io.ByteEnable, 5, 5) @[SPI.scala 288:46]
                    node _T_136 = and(_T_134, _T_135) @[SPI.scala 288:30]
                    node _T_137 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 288:60]
                    node _T_138 = and(_T_136, _T_137) @[SPI.scala 288:50]
                    when _T_138 : @[SPI.scala 288:68]
                      TempAddress <= io.Address @[SPI.scala 289:27]
                      Carry[6] <= UInt<1>("h01") @[SPI.scala 290:26]
                      skip @[SPI.scala 288:68]
                    else : @[SPI.scala 291:33]
                      when Carry[5] : @[SPI.scala 291:33]
                        Carry[6] <= UInt<1>("h01") @[SPI.scala 292:26]
                        skip @[SPI.scala 291:33]
                      else : @[SPI.scala 293:70]
                        node _T_139 = gt(UInt<3>("h05"), PosReg) @[SPI.scala 293:28]
                        node _T_140 = bits(io.ByteEnable, 5, 5) @[SPI.scala 293:53]
                        node _T_141 = and(_T_139, _T_140) @[SPI.scala 293:37]
                        node _T_142 = eq(Carry[5], UInt<1>("h00")) @[SPI.scala 293:60]
                        node _T_143 = and(_T_141, _T_142) @[SPI.scala 293:57]
                        when _T_143 : @[SPI.scala 293:70]
                          node _T_144 = add(io.Address, UInt<3>("h05")) @[SPI.scala 294:41]
                          node _T_145 = tail(_T_144, 1) @[SPI.scala 294:41]
                          TempAddress <= _T_145 @[SPI.scala 294:27]
                          PosReg <= UInt<3>("h05") @[SPI.scala 295:22]
                          Carry[6] <= UInt<1>("h01") @[SPI.scala 296:28]
                          skip @[SPI.scala 293:70]
                        else : @[SPI.scala 297:24]
                          Carry[6] <= UInt<1>("h00") @[SPI.scala 298:28]
                          skip @[SPI.scala 297:24]
                    node _T_146 = eq(UInt<3>("h06"), UInt<1>("h00")) @[SPI.scala 288:22]
                    node _T_147 = bits(io.ByteEnable, 6, 6) @[SPI.scala 288:46]
                    node _T_148 = and(_T_146, _T_147) @[SPI.scala 288:30]
                    node _T_149 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 288:60]
                    node _T_150 = and(_T_148, _T_149) @[SPI.scala 288:50]
                    when _T_150 : @[SPI.scala 288:68]
                      TempAddress <= io.Address @[SPI.scala 289:27]
                      Carry[7] <= UInt<1>("h01") @[SPI.scala 290:26]
                      skip @[SPI.scala 288:68]
                    else : @[SPI.scala 291:33]
                      when Carry[6] : @[SPI.scala 291:33]
                        Carry[7] <= UInt<1>("h01") @[SPI.scala 292:26]
                        skip @[SPI.scala 291:33]
                      else : @[SPI.scala 293:70]
                        node _T_151 = gt(UInt<3>("h06"), PosReg) @[SPI.scala 293:28]
                        node _T_152 = bits(io.ByteEnable, 6, 6) @[SPI.scala 293:53]
                        node _T_153 = and(_T_151, _T_152) @[SPI.scala 293:37]
                        node _T_154 = eq(Carry[6], UInt<1>("h00")) @[SPI.scala 293:60]
                        node _T_155 = and(_T_153, _T_154) @[SPI.scala 293:57]
                        when _T_155 : @[SPI.scala 293:70]
                          node _T_156 = add(io.Address, UInt<3>("h06")) @[SPI.scala 294:41]
                          node _T_157 = tail(_T_156, 1) @[SPI.scala 294:41]
                          TempAddress <= _T_157 @[SPI.scala 294:27]
                          PosReg <= UInt<3>("h06") @[SPI.scala 295:22]
                          Carry[7] <= UInt<1>("h01") @[SPI.scala 296:28]
                          skip @[SPI.scala 293:70]
                        else : @[SPI.scala 297:24]
                          Carry[7] <= UInt<1>("h00") @[SPI.scala 298:28]
                          skip @[SPI.scala 297:24]
                    node _T_158 = eq(UInt<3>("h07"), UInt<1>("h00")) @[SPI.scala 288:22]
                    node _T_159 = bits(io.ByteEnable, 7, 7) @[SPI.scala 288:46]
                    node _T_160 = and(_T_158, _T_159) @[SPI.scala 288:30]
                    node _T_161 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 288:60]
                    node _T_162 = and(_T_160, _T_161) @[SPI.scala 288:50]
                    when _T_162 : @[SPI.scala 288:68]
                      TempAddress <= io.Address @[SPI.scala 289:27]
                      Carry[8] <= UInt<1>("h01") @[SPI.scala 290:26]
                      skip @[SPI.scala 288:68]
                    else : @[SPI.scala 291:33]
                      when Carry[7] : @[SPI.scala 291:33]
                        Carry[8] <= UInt<1>("h01") @[SPI.scala 292:26]
                        skip @[SPI.scala 291:33]
                      else : @[SPI.scala 293:70]
                        node _T_163 = gt(UInt<3>("h07"), PosReg) @[SPI.scala 293:28]
                        node _T_164 = bits(io.ByteEnable, 7, 7) @[SPI.scala 293:53]
                        node _T_165 = and(_T_163, _T_164) @[SPI.scala 293:37]
                        node _T_166 = eq(Carry[7], UInt<1>("h00")) @[SPI.scala 293:60]
                        node _T_167 = and(_T_165, _T_166) @[SPI.scala 293:57]
                        when _T_167 : @[SPI.scala 293:70]
                          node _T_168 = add(io.Address, UInt<3>("h07")) @[SPI.scala 294:41]
                          node _T_169 = tail(_T_168, 1) @[SPI.scala 294:41]
                          TempAddress <= _T_169 @[SPI.scala 294:27]
                          PosReg <= UInt<3>("h07") @[SPI.scala 295:22]
                          Carry[8] <= UInt<1>("h01") @[SPI.scala 296:28]
                          skip @[SPI.scala 293:70]
                        else : @[SPI.scala 297:24]
                          Carry[8] <= UInt<1>("h00") @[SPI.scala 298:28]
                          skip @[SPI.scala 297:24]
                    node _T_170 = eq(UInt<4>("h08"), UInt<1>("h00")) @[SPI.scala 288:22]
                    node _T_171 = bits(io.ByteEnable, 8, 8) @[SPI.scala 288:46]
                    node _T_172 = and(_T_170, _T_171) @[SPI.scala 288:30]
                    node _T_173 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 288:60]
                    node _T_174 = and(_T_172, _T_173) @[SPI.scala 288:50]
                    when _T_174 : @[SPI.scala 288:68]
                      TempAddress <= io.Address @[SPI.scala 289:27]
                      Carry[9] <= UInt<1>("h01") @[SPI.scala 290:26]
                      skip @[SPI.scala 288:68]
                    else : @[SPI.scala 291:33]
                      when Carry[8] : @[SPI.scala 291:33]
                        Carry[9] <= UInt<1>("h01") @[SPI.scala 292:26]
                        skip @[SPI.scala 291:33]
                      else : @[SPI.scala 293:70]
                        node _T_175 = gt(UInt<4>("h08"), PosReg) @[SPI.scala 293:28]
                        node _T_176 = bits(io.ByteEnable, 8, 8) @[SPI.scala 293:53]
                        node _T_177 = and(_T_175, _T_176) @[SPI.scala 293:37]
                        node _T_178 = eq(Carry[8], UInt<1>("h00")) @[SPI.scala 293:60]
                        node _T_179 = and(_T_177, _T_178) @[SPI.scala 293:57]
                        when _T_179 : @[SPI.scala 293:70]
                          node _T_180 = add(io.Address, UInt<4>("h08")) @[SPI.scala 294:41]
                          node _T_181 = tail(_T_180, 1) @[SPI.scala 294:41]
                          TempAddress <= _T_181 @[SPI.scala 294:27]
                          PosReg <= UInt<4>("h08") @[SPI.scala 295:22]
                          Carry[9] <= UInt<1>("h01") @[SPI.scala 296:28]
                          skip @[SPI.scala 293:70]
                        else : @[SPI.scala 297:24]
                          Carry[9] <= UInt<1>("h00") @[SPI.scala 298:28]
                          skip @[SPI.scala 297:24]
                    node _T_182 = eq(UInt<4>("h09"), UInt<1>("h00")) @[SPI.scala 288:22]
                    node _T_183 = bits(io.ByteEnable, 9, 9) @[SPI.scala 288:46]
                    node _T_184 = and(_T_182, _T_183) @[SPI.scala 288:30]
                    node _T_185 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 288:60]
                    node _T_186 = and(_T_184, _T_185) @[SPI.scala 288:50]
                    when _T_186 : @[SPI.scala 288:68]
                      TempAddress <= io.Address @[SPI.scala 289:27]
                      Carry[10] <= UInt<1>("h01") @[SPI.scala 290:26]
                      skip @[SPI.scala 288:68]
                    else : @[SPI.scala 291:33]
                      when Carry[9] : @[SPI.scala 291:33]
                        Carry[10] <= UInt<1>("h01") @[SPI.scala 292:26]
                        skip @[SPI.scala 291:33]
                      else : @[SPI.scala 293:70]
                        node _T_187 = gt(UInt<4>("h09"), PosReg) @[SPI.scala 293:28]
                        node _T_188 = bits(io.ByteEnable, 9, 9) @[SPI.scala 293:53]
                        node _T_189 = and(_T_187, _T_188) @[SPI.scala 293:37]
                        node _T_190 = eq(Carry[9], UInt<1>("h00")) @[SPI.scala 293:60]
                        node _T_191 = and(_T_189, _T_190) @[SPI.scala 293:57]
                        when _T_191 : @[SPI.scala 293:70]
                          node _T_192 = add(io.Address, UInt<4>("h09")) @[SPI.scala 294:41]
                          node _T_193 = tail(_T_192, 1) @[SPI.scala 294:41]
                          TempAddress <= _T_193 @[SPI.scala 294:27]
                          PosReg <= UInt<4>("h09") @[SPI.scala 295:22]
                          Carry[10] <= UInt<1>("h01") @[SPI.scala 296:28]
                          skip @[SPI.scala 293:70]
                        else : @[SPI.scala 297:24]
                          Carry[10] <= UInt<1>("h00") @[SPI.scala 298:28]
                          skip @[SPI.scala 297:24]
                    node _T_194 = eq(UInt<4>("h0a"), UInt<1>("h00")) @[SPI.scala 288:22]
                    node _T_195 = bits(io.ByteEnable, 10, 10) @[SPI.scala 288:46]
                    node _T_196 = and(_T_194, _T_195) @[SPI.scala 288:30]
                    node _T_197 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 288:60]
                    node _T_198 = and(_T_196, _T_197) @[SPI.scala 288:50]
                    when _T_198 : @[SPI.scala 288:68]
                      TempAddress <= io.Address @[SPI.scala 289:27]
                      Carry[11] <= UInt<1>("h01") @[SPI.scala 290:26]
                      skip @[SPI.scala 288:68]
                    else : @[SPI.scala 291:33]
                      when Carry[10] : @[SPI.scala 291:33]
                        Carry[11] <= UInt<1>("h01") @[SPI.scala 292:26]
                        skip @[SPI.scala 291:33]
                      else : @[SPI.scala 293:70]
                        node _T_199 = gt(UInt<4>("h0a"), PosReg) @[SPI.scala 293:28]
                        node _T_200 = bits(io.ByteEnable, 10, 10) @[SPI.scala 293:53]
                        node _T_201 = and(_T_199, _T_200) @[SPI.scala 293:37]
                        node _T_202 = eq(Carry[10], UInt<1>("h00")) @[SPI.scala 293:60]
                        node _T_203 = and(_T_201, _T_202) @[SPI.scala 293:57]
                        when _T_203 : @[SPI.scala 293:70]
                          node _T_204 = add(io.Address, UInt<4>("h0a")) @[SPI.scala 294:41]
                          node _T_205 = tail(_T_204, 1) @[SPI.scala 294:41]
                          TempAddress <= _T_205 @[SPI.scala 294:27]
                          PosReg <= UInt<4>("h0a") @[SPI.scala 295:22]
                          Carry[11] <= UInt<1>("h01") @[SPI.scala 296:28]
                          skip @[SPI.scala 293:70]
                        else : @[SPI.scala 297:24]
                          Carry[11] <= UInt<1>("h00") @[SPI.scala 298:28]
                          skip @[SPI.scala 297:24]
                    node _T_206 = eq(UInt<4>("h0b"), UInt<1>("h00")) @[SPI.scala 288:22]
                    node _T_207 = bits(io.ByteEnable, 11, 11) @[SPI.scala 288:46]
                    node _T_208 = and(_T_206, _T_207) @[SPI.scala 288:30]
                    node _T_209 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 288:60]
                    node _T_210 = and(_T_208, _T_209) @[SPI.scala 288:50]
                    when _T_210 : @[SPI.scala 288:68]
                      TempAddress <= io.Address @[SPI.scala 289:27]
                      Carry[12] <= UInt<1>("h01") @[SPI.scala 290:26]
                      skip @[SPI.scala 288:68]
                    else : @[SPI.scala 291:33]
                      when Carry[11] : @[SPI.scala 291:33]
                        Carry[12] <= UInt<1>("h01") @[SPI.scala 292:26]
                        skip @[SPI.scala 291:33]
                      else : @[SPI.scala 293:70]
                        node _T_211 = gt(UInt<4>("h0b"), PosReg) @[SPI.scala 293:28]
                        node _T_212 = bits(io.ByteEnable, 11, 11) @[SPI.scala 293:53]
                        node _T_213 = and(_T_211, _T_212) @[SPI.scala 293:37]
                        node _T_214 = eq(Carry[11], UInt<1>("h00")) @[SPI.scala 293:60]
                        node _T_215 = and(_T_213, _T_214) @[SPI.scala 293:57]
                        when _T_215 : @[SPI.scala 293:70]
                          node _T_216 = add(io.Address, UInt<4>("h0b")) @[SPI.scala 294:41]
                          node _T_217 = tail(_T_216, 1) @[SPI.scala 294:41]
                          TempAddress <= _T_217 @[SPI.scala 294:27]
                          PosReg <= UInt<4>("h0b") @[SPI.scala 295:22]
                          Carry[12] <= UInt<1>("h01") @[SPI.scala 296:28]
                          skip @[SPI.scala 293:70]
                        else : @[SPI.scala 297:24]
                          Carry[12] <= UInt<1>("h00") @[SPI.scala 298:28]
                          skip @[SPI.scala 297:24]
                    node _T_218 = eq(UInt<4>("h0c"), UInt<1>("h00")) @[SPI.scala 288:22]
                    node _T_219 = bits(io.ByteEnable, 12, 12) @[SPI.scala 288:46]
                    node _T_220 = and(_T_218, _T_219) @[SPI.scala 288:30]
                    node _T_221 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 288:60]
                    node _T_222 = and(_T_220, _T_221) @[SPI.scala 288:50]
                    when _T_222 : @[SPI.scala 288:68]
                      TempAddress <= io.Address @[SPI.scala 289:27]
                      Carry[13] <= UInt<1>("h01") @[SPI.scala 290:26]
                      skip @[SPI.scala 288:68]
                    else : @[SPI.scala 291:33]
                      when Carry[12] : @[SPI.scala 291:33]
                        Carry[13] <= UInt<1>("h01") @[SPI.scala 292:26]
                        skip @[SPI.scala 291:33]
                      else : @[SPI.scala 293:70]
                        node _T_223 = gt(UInt<4>("h0c"), PosReg) @[SPI.scala 293:28]
                        node _T_224 = bits(io.ByteEnable, 12, 12) @[SPI.scala 293:53]
                        node _T_225 = and(_T_223, _T_224) @[SPI.scala 293:37]
                        node _T_226 = eq(Carry[12], UInt<1>("h00")) @[SPI.scala 293:60]
                        node _T_227 = and(_T_225, _T_226) @[SPI.scala 293:57]
                        when _T_227 : @[SPI.scala 293:70]
                          node _T_228 = add(io.Address, UInt<4>("h0c")) @[SPI.scala 294:41]
                          node _T_229 = tail(_T_228, 1) @[SPI.scala 294:41]
                          TempAddress <= _T_229 @[SPI.scala 294:27]
                          PosReg <= UInt<4>("h0c") @[SPI.scala 295:22]
                          Carry[13] <= UInt<1>("h01") @[SPI.scala 296:28]
                          skip @[SPI.scala 293:70]
                        else : @[SPI.scala 297:24]
                          Carry[13] <= UInt<1>("h00") @[SPI.scala 298:28]
                          skip @[SPI.scala 297:24]
                    node _T_230 = eq(UInt<4>("h0d"), UInt<1>("h00")) @[SPI.scala 288:22]
                    node _T_231 = bits(io.ByteEnable, 13, 13) @[SPI.scala 288:46]
                    node _T_232 = and(_T_230, _T_231) @[SPI.scala 288:30]
                    node _T_233 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 288:60]
                    node _T_234 = and(_T_232, _T_233) @[SPI.scala 288:50]
                    when _T_234 : @[SPI.scala 288:68]
                      TempAddress <= io.Address @[SPI.scala 289:27]
                      Carry[14] <= UInt<1>("h01") @[SPI.scala 290:26]
                      skip @[SPI.scala 288:68]
                    else : @[SPI.scala 291:33]
                      when Carry[13] : @[SPI.scala 291:33]
                        Carry[14] <= UInt<1>("h01") @[SPI.scala 292:26]
                        skip @[SPI.scala 291:33]
                      else : @[SPI.scala 293:70]
                        node _T_235 = gt(UInt<4>("h0d"), PosReg) @[SPI.scala 293:28]
                        node _T_236 = bits(io.ByteEnable, 13, 13) @[SPI.scala 293:53]
                        node _T_237 = and(_T_235, _T_236) @[SPI.scala 293:37]
                        node _T_238 = eq(Carry[13], UInt<1>("h00")) @[SPI.scala 293:60]
                        node _T_239 = and(_T_237, _T_238) @[SPI.scala 293:57]
                        when _T_239 : @[SPI.scala 293:70]
                          node _T_240 = add(io.Address, UInt<4>("h0d")) @[SPI.scala 294:41]
                          node _T_241 = tail(_T_240, 1) @[SPI.scala 294:41]
                          TempAddress <= _T_241 @[SPI.scala 294:27]
                          PosReg <= UInt<4>("h0d") @[SPI.scala 295:22]
                          Carry[14] <= UInt<1>("h01") @[SPI.scala 296:28]
                          skip @[SPI.scala 293:70]
                        else : @[SPI.scala 297:24]
                          Carry[14] <= UInt<1>("h00") @[SPI.scala 298:28]
                          skip @[SPI.scala 297:24]
                    node _T_242 = eq(UInt<4>("h0e"), UInt<1>("h00")) @[SPI.scala 288:22]
                    node _T_243 = bits(io.ByteEnable, 14, 14) @[SPI.scala 288:46]
                    node _T_244 = and(_T_242, _T_243) @[SPI.scala 288:30]
                    node _T_245 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 288:60]
                    node _T_246 = and(_T_244, _T_245) @[SPI.scala 288:50]
                    when _T_246 : @[SPI.scala 288:68]
                      TempAddress <= io.Address @[SPI.scala 289:27]
                      Carry[15] <= UInt<1>("h01") @[SPI.scala 290:26]
                      skip @[SPI.scala 288:68]
                    else : @[SPI.scala 291:33]
                      when Carry[14] : @[SPI.scala 291:33]
                        Carry[15] <= UInt<1>("h01") @[SPI.scala 292:26]
                        skip @[SPI.scala 291:33]
                      else : @[SPI.scala 293:70]
                        node _T_247 = gt(UInt<4>("h0e"), PosReg) @[SPI.scala 293:28]
                        node _T_248 = bits(io.ByteEnable, 14, 14) @[SPI.scala 293:53]
                        node _T_249 = and(_T_247, _T_248) @[SPI.scala 293:37]
                        node _T_250 = eq(Carry[14], UInt<1>("h00")) @[SPI.scala 293:60]
                        node _T_251 = and(_T_249, _T_250) @[SPI.scala 293:57]
                        when _T_251 : @[SPI.scala 293:70]
                          node _T_252 = add(io.Address, UInt<4>("h0e")) @[SPI.scala 294:41]
                          node _T_253 = tail(_T_252, 1) @[SPI.scala 294:41]
                          TempAddress <= _T_253 @[SPI.scala 294:27]
                          PosReg <= UInt<4>("h0e") @[SPI.scala 295:22]
                          Carry[15] <= UInt<1>("h01") @[SPI.scala 296:28]
                          skip @[SPI.scala 293:70]
                        else : @[SPI.scala 297:24]
                          Carry[15] <= UInt<1>("h00") @[SPI.scala 298:28]
                          skip @[SPI.scala 297:24]
                    node _T_254 = eq(UInt<4>("h0f"), UInt<1>("h00")) @[SPI.scala 288:22]
                    node _T_255 = bits(io.ByteEnable, 15, 15) @[SPI.scala 288:46]
                    node _T_256 = and(_T_254, _T_255) @[SPI.scala 288:30]
                    node _T_257 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 288:60]
                    node _T_258 = and(_T_256, _T_257) @[SPI.scala 288:50]
                    when _T_258 : @[SPI.scala 288:68]
                      TempAddress <= io.Address @[SPI.scala 289:27]
                      Carry[16] <= UInt<1>("h01") @[SPI.scala 290:26]
                      skip @[SPI.scala 288:68]
                    else : @[SPI.scala 291:33]
                      when Carry[15] : @[SPI.scala 291:33]
                        Carry[16] <= UInt<1>("h01") @[SPI.scala 292:26]
                        skip @[SPI.scala 291:33]
                      else : @[SPI.scala 293:70]
                        node _T_259 = gt(UInt<4>("h0f"), PosReg) @[SPI.scala 293:28]
                        node _T_260 = bits(io.ByteEnable, 15, 15) @[SPI.scala 293:53]
                        node _T_261 = and(_T_259, _T_260) @[SPI.scala 293:37]
                        node _T_262 = eq(Carry[15], UInt<1>("h00")) @[SPI.scala 293:60]
                        node _T_263 = and(_T_261, _T_262) @[SPI.scala 293:57]
                        when _T_263 : @[SPI.scala 293:70]
                          node _T_264 = add(io.Address, UInt<4>("h0f")) @[SPI.scala 294:41]
                          node _T_265 = tail(_T_264, 1) @[SPI.scala 294:41]
                          TempAddress <= _T_265 @[SPI.scala 294:27]
                          PosReg <= UInt<4>("h0f") @[SPI.scala 295:22]
                          Carry[16] <= UInt<1>("h01") @[SPI.scala 296:28]
                          skip @[SPI.scala 293:70]
                        else : @[SPI.scala 297:24]
                          Carry[16] <= UInt<1>("h00") @[SPI.scala 298:28]
                          skip @[SPI.scala 297:24]
                    node _T_266 = bits(Carry[15], 0, 0) @[SPI.scala 302:27]
                    node _T_267 = eq(_T_266, UInt<1>("h00")) @[SPI.scala 302:16]
                    when _T_267 : @[SPI.scala 302:34]
                      PosReg <= UInt<1>("h00") @[SPI.scala 303:20]
                      io.WriteCompleted <= UInt<1>("h01") @[SPI.scala 304:31]
                      StateReg <= UInt<3>("h04") @[SPI.scala 305:22]
                      io.CE <= UInt<1>("h01") @[SPI.scala 306:19]
                      skip @[SPI.scala 302:34]
                    SubStateReg <= UInt<3>("h00") @[SPI.scala 309:23]
                    io.CE <= UInt<1>("h00") @[SPI.scala 311:17]
                    ClockReset <= UInt<1>("h01") @[SPI.scala 312:22]
                    skip @[Conditional.scala 40:58]
                  else : @[Conditional.scala 39:67]
                    node _T_268 = eq(UInt<3>("h00"), SubStateReg) @[Conditional.scala 37:30]
                    when _T_268 : @[Conditional.scala 39:67]
                      io.CE <= UInt<1>("h00") @[SPI.scala 316:17]
                      CntReg <= CntReg @[SPI.scala 317:18]
                      node _T_269 = sub(UInt<3>("h07"), CntReg) @[SPI.scala 319:38]
                      node _T_270 = tail(_T_269, 1) @[SPI.scala 319:38]
                      node _T_271 = dshr(UInt<8>("h02"), _T_270) @[SPI.scala 319:33]
                      node _T_272 = bits(_T_271, 0, 0) @[SPI.scala 319:33]
                      io.MOSI <= _T_272 @[SPI.scala 319:19]
                      SubStateReg <= UInt<3>("h00") @[SPI.scala 320:23]
                      when NextStateInv : @[SPI.scala 322:29]
                        node _T_273 = add(CntReg, UInt<1>("h01")) @[SPI.scala 323:30]
                        node _T_274 = tail(_T_273, 1) @[SPI.scala 323:30]
                        CntReg <= _T_274 @[SPI.scala 323:20]
                        skip @[SPI.scala 322:29]
                      node _T_275 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 326:23]
                      node _T_276 = and(_T_275, NextStateInv) @[SPI.scala 326:31]
                      when _T_276 : @[SPI.scala 326:48]
                        node _T_277 = dshr(UInt<8>("h02"), UInt<1>("h00")) @[SPI.scala 327:35]
                        node _T_278 = bits(_T_277, 0, 0) @[SPI.scala 327:35]
                        io.MOSI <= _T_278 @[SPI.scala 327:21]
                        CntReg <= UInt<1>("h00") @[SPI.scala 328:20]
                        SubStateReg <= UInt<3>("h01") @[SPI.scala 329:25]
                        skip @[SPI.scala 326:48]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_279 = eq(UInt<3>("h01"), SubStateReg) @[Conditional.scala 37:30]
                      when _T_279 : @[Conditional.scala 39:67]
                        io.CE <= UInt<1>("h00") @[SPI.scala 333:17]
                        CntReg <= CntReg @[SPI.scala 334:18]
                        node _T_280 = sub(UInt<5>("h017"), CntReg) @[SPI.scala 336:39]
                        node _T_281 = tail(_T_280, 1) @[SPI.scala 336:39]
                        node _T_282 = dshr(TempAddress, _T_281) @[SPI.scala 336:33]
                        node _T_283 = bits(_T_282, 0, 0) @[SPI.scala 336:33]
                        io.MOSI <= _T_283 @[SPI.scala 336:19]
                        SubStateReg <= UInt<3>("h01") @[SPI.scala 337:23]
                        when NextStateInv : @[SPI.scala 339:29]
                          node _T_284 = add(CntReg, UInt<1>("h01")) @[SPI.scala 340:30]
                          node _T_285 = tail(_T_284, 1) @[SPI.scala 340:30]
                          CntReg <= _T_285 @[SPI.scala 340:20]
                          skip @[SPI.scala 339:29]
                        node _T_286 = eq(CntReg, UInt<5>("h017")) @[SPI.scala 343:23]
                        node _T_287 = and(_T_286, NextStateInv) @[SPI.scala 343:32]
                        when _T_287 : @[SPI.scala 343:48]
                          node _T_288 = dshr(TempAddress, UInt<1>("h00")) @[SPI.scala 344:35]
                          node _T_289 = bits(_T_288, 0, 0) @[SPI.scala 344:35]
                          io.MOSI <= _T_289 @[SPI.scala 344:21]
                          CntReg <= UInt<1>("h00") @[SPI.scala 345:20]
                          SubStateReg <= UInt<3>("h02") @[SPI.scala 346:25]
                          skip @[SPI.scala 343:48]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_290 = eq(UInt<3>("h02"), SubStateReg) @[Conditional.scala 37:30]
                        when _T_290 : @[Conditional.scala 39:67]
                          io.CE <= UInt<1>("h00") @[SPI.scala 350:17]
                          CntReg <= CntReg @[SPI.scala 351:18]
                          node _T_291 = shr(PosReg, 2) @[SPI.scala 353:43]
                          node hi = bits(PosReg, 1, 0) @[SPI.scala 353:74]
                          node lo = bits(CntReg, 2, 0) @[SPI.scala 353:86]
                          node _T_292 = cat(hi, lo) @[Cat.scala 30:58]
                          node _T_293 = sub(UInt<5>("h01f"), _T_292) @[SPI.scala 353:62]
                          node _T_294 = tail(_T_293, 1) @[SPI.scala 353:62]
                          node _T_295 = dshr(io.WriteData[_T_291], _T_294) @[SPI.scala 353:56]
                          node _T_296 = bits(_T_295, 0, 0) @[SPI.scala 353:56]
                          io.MOSI <= _T_296 @[SPI.scala 353:19]
                          SubStateReg <= UInt<3>("h02") @[SPI.scala 354:23]
                          when NextStateInv : @[SPI.scala 356:29]
                            node _T_297 = add(CntReg, UInt<1>("h01")) @[SPI.scala 357:30]
                            node _T_298 = tail(_T_297, 1) @[SPI.scala 357:30]
                            CntReg <= _T_298 @[SPI.scala 357:20]
                            skip @[SPI.scala 356:29]
                          node _T_299 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 360:23]
                          node _T_300 = and(_T_299, NextStateInv) @[SPI.scala 360:31]
                          when _T_300 : @[SPI.scala 360:48]
                            node _T_301 = add(PosReg, UInt<1>("h01")) @[SPI.scala 361:30]
                            node _T_302 = tail(_T_301, 1) @[SPI.scala 361:30]
                            PosReg <= _T_302 @[SPI.scala 361:20]
                            CntReg <= UInt<1>("h00") @[SPI.scala 362:20]
                            node _T_303 = add(PosReg, UInt<1>("h01")) @[SPI.scala 366:40]
                            node _T_304 = tail(_T_303, 1) @[SPI.scala 366:40]
                            node _T_305 = dshr(io.ByteEnable, _T_304) @[SPI.scala 366:32]
                            node _T_306 = bits(_T_305, 0, 0) @[SPI.scala 366:32]
                            node _T_307 = eq(_T_306, UInt<1>("h00")) @[SPI.scala 366:18]
                            when _T_307 : @[SPI.scala 366:48]
                              CntReg <= UInt<1>("h00") @[SPI.scala 367:22]
                              SubStateReg <= UInt<3>("h03") @[SPI.scala 368:27]
                              io.CE <= UInt<1>("h01") @[SPI.scala 369:21]
                              skip @[SPI.scala 366:48]
                            skip @[SPI.scala 360:48]
                          node _T_308 = shl(PosReg, 3) @[SPI.scala 373:34]
                          node _T_309 = add(CntReg, _T_308) @[SPI.scala 373:24]
                          node _T_310 = tail(_T_309, 1) @[SPI.scala 373:24]
                          node _T_311 = eq(_T_310, UInt<7>("h07f")) @[SPI.scala 373:48]
                          node _T_312 = and(_T_311, NextStateInv) @[SPI.scala 373:58]
                          when _T_312 : @[SPI.scala 373:75]
                            CntReg <= UInt<1>("h00") @[SPI.scala 374:20]
                            PosReg <= UInt<1>("h00") @[SPI.scala 375:20]
                            io.WriteCompleted <= UInt<1>("h01") @[SPI.scala 376:31]
                            StateReg <= UInt<3>("h04") @[SPI.scala 377:22]
                            io.CE <= UInt<1>("h01") @[SPI.scala 378:19]
                            skip @[SPI.scala 373:75]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_313 = eq(UInt<3>("h03"), SubStateReg) @[Conditional.scala 37:30]
                          when _T_313 : @[Conditional.scala 39:67]
                            io.CE <= UInt<1>("h01") @[SPI.scala 386:17]
                            when NextStateInv : @[SPI.scala 388:29]
                              SubStateReg <= UInt<3>("h05") @[SPI.scala 389:25]
                              skip @[SPI.scala 388:29]
                            skip @[Conditional.scala 39:67]
                  skip @[Conditional.scala 39:67]
    
  module OCPburst_SPI_memory : 
    input clock : Clock
    input reset : UInt<1>
    output io : {OCP_interface : {flip M : {Cmd : UInt<3>, Addr : UInt<24>, Data : UInt<32>, DataValid : UInt<1>, DataByteEn : UInt<4>}, S : {Resp : UInt<2>, Data : UInt<32>, CmdAccept : UInt<1>, DataAccept : UInt<1>}}, CE : UInt<1>, MOSI : UInt<1>, flip MISO : UInt<1>, S_CLK : UInt<1>, SR : UInt<4>, CntReg : UInt<8>, SPI_DATA_VALID : UInt<1>, SPI_write_complete : UInt<1>}
    
    io.OCP_interface.S.Resp <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 28:27]
    io.OCP_interface.S.CmdAccept <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 29:32]
    io.OCP_interface.S.DataAccept <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 30:33]
    io.OCP_interface.S.Data <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 31:27]
    inst SPI of SPI @[OCPburst_SPI_memory.scala 34:19]
    SPI.clock <= clock
    SPI.reset <= reset
    SPI.io.WriteData[0] <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 36:25]
    SPI.io.WriteData[1] <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 36:25]
    SPI.io.WriteData[2] <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 36:25]
    SPI.io.WriteData[3] <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 36:25]
    SPI.io.Address <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 39:18]
    SPI.io.ReadEnable <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 40:21]
    SPI.io.WriteEnable <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 41:22]
    SPI.io.ByteEnable <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 42:21]
    io.SPI_DATA_VALID <= SPI.io.DataValid @[OCPburst_SPI_memory.scala 44:21]
    io.SPI_write_complete <= SPI.io.WriteCompleted @[OCPburst_SPI_memory.scala 45:25]
    io.MOSI <= SPI.io.MOSI @[OCPburst_SPI_memory.scala 49:11]
    io.CE <= SPI.io.CE @[OCPburst_SPI_memory.scala 50:9]
    SPI.io.MISO <= io.MISO @[OCPburst_SPI_memory.scala 51:15]
    io.S_CLK <= SPI.io.S_CLK @[OCPburst_SPI_memory.scala 52:12]
    reg slave_resp : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[OCPburst_SPI_memory.scala 54:27]
    io.OCP_interface.S.Resp <= slave_resp @[OCPburst_SPI_memory.scala 55:27]
    reg StateReg : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[OCPburst_SPI_memory.scala 58:25]
    io.SR <= StateReg @[OCPburst_SPI_memory.scala 59:9]
    reg CntReg : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[OCPburst_SPI_memory.scala 61:23]
    io.CntReg <= CntReg @[OCPburst_SPI_memory.scala 62:13]
    reg WriteData : UInt<32>[4], clock @[OCPburst_SPI_memory.scala 64:22]
    reg WriteByteEN : UInt<4>[4], clock @[OCPburst_SPI_memory.scala 65:24]
    reg address : UInt<24>, clock with : (reset => (reset, UInt<24>("h00"))) @[OCPburst_SPI_memory.scala 68:24]
    address <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 69:11]
    node _T = eq(UInt<3>("h00"), StateReg) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      slave_resp <= UInt<2>("h00") @[OCPburst_SPI_memory.scala 73:18]
      node _T_1 = eq(UInt<3>("h01"), io.OCP_interface.M.Cmd) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 40:58]
        CntReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 76:18]
        StateReg <= UInt<3>("h02") @[OCPburst_SPI_memory.scala 77:20]
        address <= io.OCP_interface.M.Addr @[OCPburst_SPI_memory.scala 78:19]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_2 = eq(UInt<3>("h02"), io.OCP_interface.M.Cmd) @[Conditional.scala 37:30]
        when _T_2 : @[Conditional.scala 39:67]
          CntReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 81:18]
          StateReg <= UInt<3>("h01") @[OCPburst_SPI_memory.scala 82:20]
          address <= io.OCP_interface.M.Addr @[OCPburst_SPI_memory.scala 83:19]
          skip @[Conditional.scala 39:67]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_3 = eq(UInt<3>("h01"), StateReg) @[Conditional.scala 37:30]
      when _T_3 : @[Conditional.scala 39:67]
        address <= address @[OCPburst_SPI_memory.scala 88:15]
        SPI.io.Address <= address @[OCPburst_SPI_memory.scala 89:22]
        SPI.io.ReadEnable <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 90:25]
        io.OCP_interface.S.CmdAccept <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 91:36]
        when SPI.io.DataValid : @[OCPburst_SPI_memory.scala 93:29]
          CntReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 94:16]
          StateReg <= UInt<3>("h03") @[OCPburst_SPI_memory.scala 95:18]
          skip @[OCPburst_SPI_memory.scala 93:29]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_4 = eq(UInt<3>("h03"), StateReg) @[Conditional.scala 37:30]
        when _T_4 : @[Conditional.scala 39:67]
          node _T_5 = bits(CntReg, 1, 0)
          io.OCP_interface.S.Data <= SPI.io.ReadData[_T_5] @[OCPburst_SPI_memory.scala 99:31]
          node _T_6 = add(CntReg, UInt<1>("h01")) @[OCPburst_SPI_memory.scala 100:24]
          node _T_7 = tail(_T_6, 1) @[OCPburst_SPI_memory.scala 100:24]
          CntReg <= _T_7 @[OCPburst_SPI_memory.scala 100:14]
          SPI.io.ReadEnable <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 101:25]
          io.OCP_interface.S.Resp <= UInt<2>("h01") @[OCPburst_SPI_memory.scala 102:31]
          node _T_8 = eq(CntReg, UInt<2>("h03")) @[OCPburst_SPI_memory.scala 104:19]
          when _T_8 : @[OCPburst_SPI_memory.scala 104:28]
            CntReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 105:16]
            StateReg <= UInt<3>("h00") @[OCPburst_SPI_memory.scala 106:18]
            skip @[OCPburst_SPI_memory.scala 104:28]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_9 = eq(UInt<3>("h02"), StateReg) @[Conditional.scala 37:30]
          when _T_9 : @[Conditional.scala 39:67]
            node _T_10 = eq(CntReg, UInt<1>("h00")) @[OCPburst_SPI_memory.scala 110:19]
            when _T_10 : @[OCPburst_SPI_memory.scala 110:27]
              io.OCP_interface.S.CmdAccept <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 111:38]
              skip @[OCPburst_SPI_memory.scala 110:27]
            else : @[OCPburst_SPI_memory.scala 112:18]
              io.OCP_interface.S.CmdAccept <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 113:38]
              skip @[OCPburst_SPI_memory.scala 112:18]
            io.OCP_interface.S.DataAccept <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 115:37]
            node _T_11 = bits(io.OCP_interface.M.DataValid, 0, 0) @[OCPburst_SPI_memory.scala 117:47]
            when _T_11 : @[OCPburst_SPI_memory.scala 117:51]
              node _T_12 = bits(CntReg, 1, 0)
              WriteData[_T_12] <= io.OCP_interface.M.Data @[OCPburst_SPI_memory.scala 118:27]
              node _T_13 = bits(CntReg, 1, 0)
              WriteByteEN[_T_13] <= io.OCP_interface.M.DataByteEn @[OCPburst_SPI_memory.scala 119:29]
              node _T_14 = add(CntReg, UInt<1>("h01")) @[OCPburst_SPI_memory.scala 120:26]
              node _T_15 = tail(_T_14, 1) @[OCPburst_SPI_memory.scala 120:26]
              CntReg <= _T_15 @[OCPburst_SPI_memory.scala 120:16]
              skip @[OCPburst_SPI_memory.scala 117:51]
            node _T_16 = eq(CntReg, UInt<2>("h03")) @[OCPburst_SPI_memory.scala 123:19]
            when _T_16 : @[OCPburst_SPI_memory.scala 123:28]
              CntReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 124:16]
              StateReg <= UInt<3>("h04") @[OCPburst_SPI_memory.scala 125:18]
              skip @[OCPburst_SPI_memory.scala 123:28]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_17 = eq(UInt<3>("h04"), StateReg) @[Conditional.scala 37:30]
            when _T_17 : @[Conditional.scala 39:67]
              address <= address @[OCPburst_SPI_memory.scala 129:15]
              SPI.io.Address <= address @[OCPburst_SPI_memory.scala 130:22]
              SPI.io.WriteEnable <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 131:26]
              StateReg <= UInt<3>("h04") @[OCPburst_SPI_memory.scala 132:16]
              SPI.io.WriteData[0] <= WriteData[0] @[OCPburst_SPI_memory.scala 134:24]
              SPI.io.WriteData[1] <= WriteData[1] @[OCPburst_SPI_memory.scala 134:24]
              SPI.io.WriteData[2] <= WriteData[2] @[OCPburst_SPI_memory.scala 134:24]
              SPI.io.WriteData[3] <= WriteData[3] @[OCPburst_SPI_memory.scala 134:24]
              node _T_18 = shl(WriteByteEN[3], 12) @[OCPburst_SPI_memory.scala 135:44]
              node _T_19 = shl(WriteByteEN[2], 8) @[OCPburst_SPI_memory.scala 135:76]
              node _T_20 = add(_T_18, _T_19) @[OCPburst_SPI_memory.scala 135:58]
              node _T_21 = tail(_T_20, 1) @[OCPburst_SPI_memory.scala 135:58]
              node _T_22 = shl(WriteByteEN[1], 4) @[OCPburst_SPI_memory.scala 135:107]
              node _T_23 = add(_T_21, _T_22) @[OCPburst_SPI_memory.scala 135:89]
              node _T_24 = tail(_T_23, 1) @[OCPburst_SPI_memory.scala 135:89]
              node _T_25 = add(_T_24, WriteByteEN[0]) @[OCPburst_SPI_memory.scala 135:120]
              node _T_26 = tail(_T_25, 1) @[OCPburst_SPI_memory.scala 135:120]
              SPI.io.ByteEnable <= _T_26 @[OCPburst_SPI_memory.scala 135:25]
              when SPI.io.WriteCompleted : @[OCPburst_SPI_memory.scala 137:35]
                slave_resp <= UInt<2>("h01") @[OCPburst_SPI_memory.scala 138:20]
                StateReg <= UInt<3>("h00") @[OCPburst_SPI_memory.scala 139:18]
                skip @[OCPburst_SPI_memory.scala 137:35]
              skip @[Conditional.scala 39:67]
    
