# RTL é›†æˆå’Œä»¿çœŸè¯¦è§£ ğŸ’

åœ¨éªŒè¯ç¯å¢ƒçš„ä¸–ç•Œé‡Œï¼ŒRTL (Register Transfer Level) å°±æ˜¯æˆ‘ä»¬è¦éªŒè¯çš„"çœŸæ­£ä¸»è§’" â€”â€” CV32E40P RISC-V å¤„ç†å™¨ã€‚è€Œä»¿çœŸå™¨åˆ™åƒä¸€ä¸ªç¥å¥‡çš„"æ—¶å…‰æœºå™¨"ï¼Œè®©è¿™ä¸ªæ•°å­—å¤„ç†å™¨åœ¨è™šæ‹Ÿä¸–ç•Œä¸­"æ´»è¿‡æ¥"ã€‚è®©æˆ‘ä»¬æ¢ç´¢è¿™ä¸ªæ•°å­—ç”Ÿå‘½æ˜¯å¦‚ä½•è¯ç”Ÿçš„ï¼

## ğŸ§¬ RTL çš„æ•°å­—åŸºå› åº“

æƒ³è±¡ CV32E40P å¤„ç†å™¨æ˜¯ä¸€ä¸ªå¤æ‚çš„æ•°å­—ç”Ÿå‘½ä½“ï¼Œå®ƒçš„"åŸºå› "å…¨éƒ¨ç”¨ SystemVerilog è¯­è¨€ç¼–å†™ï¼š

```
ğŸ§¬ CV32E40P æ•°å­—åŸºå› åº“ (RTLæºç )
â”‚
â”œâ”€â”€ ğŸ§  æ ¸å¿ƒå¤„ç†å•å…ƒ (Core)
â”‚   â”œâ”€â”€ cv32e40p_core.sv              # å¤„ç†å™¨æ ¸å¿ƒ
â”‚   â”œâ”€â”€ cv32e40p_if_stage.sv          # å–æŒ‡é˜¶æ®µ
â”‚   â”œâ”€â”€ cv32e40p_id_stage.sv          # è¯‘ç é˜¶æ®µ
â”‚   â”œâ”€â”€ cv32e40p_ex_stage.sv          # æ‰§è¡Œé˜¶æ®µ
â”‚   â””â”€â”€ cv32e40p_wb_stage.sv          # å†™å›é˜¶æ®µ
â”‚
â”œâ”€â”€ ğŸ›ï¸ æ§åˆ¶ç³»ç»Ÿ (Control Units)
â”‚   â”œâ”€â”€ cv32e40p_controller.sv        # ä¸»æ§åˆ¶å™¨
â”‚   â”œâ”€â”€ cv32e40p_int_controller.sv    # ä¸­æ–­æ§åˆ¶å™¨
â”‚   â””â”€â”€ cv32e40p_csr.sv               # æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨
â”‚
â”œâ”€â”€ ğŸ”§ åŠŸèƒ½å•å…ƒ (Functional Units)
â”‚   â”œâ”€â”€ cv32e40p_alu.sv               # ç®—æœ¯é€»è¾‘å•å…ƒ
â”‚   â”œâ”€â”€ cv32e40p_mult.sv              # ä¹˜æ³•å™¨
â”‚   â”œâ”€â”€ cv32e40p_apu_disp.sv          # åå¤„ç†å™¨æ¥å£
â”‚   â””â”€â”€ cv32e40p_load_store_unit.sv   # åŠ è½½å­˜å‚¨å•å…ƒ
â”‚
â””â”€â”€ ğŸ§® å¯„å­˜å™¨å’Œç¼“å­˜ (Registers & Cache)
    â”œâ”€â”€ cv32e40p_register_file.sv     # å¯„å­˜å™¨å †
    â”œâ”€â”€ cv32e40p_prefetch_buffer.sv   # é¢„å–ç¼“å†²åŒº
    â””â”€â”€ cv32e40p_fetch_fifo.sv        # å–æŒ‡FIFO
```

## ğŸ—ï¸ RTL å…‹éš†å’Œé›†æˆè¿‡ç¨‹

### ç¬¬ä¸€æ­¥ï¼šæ•°å­—åŸºå› çš„è·å– ğŸ§¬

å½“ä½ ç¬¬ä¸€æ¬¡è¿è¡Œæµ‹è¯•æ—¶ï¼ŒMakefileç³»ç»Ÿä¼šè‡ªåŠ¨"å…‹éš†"RTLä»£ç ï¼š

```bash
# ğŸ¯ åœ¨ExternalRepos.mkä¸­å®šä¹‰çš„RTLæº
CV_CORE_REPO   = https://github.com/openhwgroup/cv32e40p
CV_CORE_BRANCH = master
CV_CORE_HASH   = fcd5968

# ğŸ”„ è‡ªåŠ¨å…‹éš†è¿‡ç¨‹
git clone $(CV_CORE_REPO) --branch $(CV_CORE_BRANCH) \
    core-v-cores/cv32e40p
cd core-v-cores/cv32e40p
git checkout $(CV_CORE_HASH)
```

**å…‹éš†åçš„ç›®å½•ç»“æ„**ï¼š
```
ğŸ“‚ core-v-cores/cv32e40p/
â”œâ”€â”€ ğŸ“ rtl/                    # RTLæºç 
â”‚   â”œâ”€â”€ cv32e40p_core.sv
â”‚   â”œâ”€â”€ cv32e40p_top.sv
â”‚   â””â”€â”€ include/
â”‚       â””â”€â”€ cv32e40p_pkg.sv
â”œâ”€â”€ ğŸ“ docs/                   # æ–‡æ¡£
â”œâ”€â”€ ğŸ“ bhv/                    # è¡Œä¸ºæ¨¡å‹
â””â”€â”€ ğŸ“„ README.md
```

### ç¬¬äºŒæ­¥ï¼šDUT åŒ…è£…å™¨çš„å…³é”®ä½œç”¨ ğŸ

**DUT (Design Under Test)** åŒ…è£…å™¨å°±åƒä¸€ä¸ª"ç¿»è¯‘å®˜"ï¼Œå°†RTLæ ¸å¿ƒä¸éªŒè¯ç¯å¢ƒè¿æ¥èµ·æ¥ï¼š

```systemverilog
// ğŸ“ ä½ç½®ï¼šcv32e40p/tb/uvmt/uvmt_cv32e40p_dut_wrap.sv

module uvmt_cv32e40p_dut_wrap (
    // ğŸ”Œ éªŒè¯ç¯å¢ƒæ¥å£
    uvma_clknrst_if          clknrst_if,
    uvma_obi_memory_if       obi_memory_instr_if,
    uvma_obi_memory_if       obi_memory_data_if,
    uvma_interrupt_if        interrupt_if,
    uvma_debug_if            debug_if
);

    // ğŸ¯ å†…éƒ¨ä¿¡å·å£°æ˜
    logic        clk_i;
    logic        rst_ni;
    logic [31:0] boot_addr_i;
    logic        fetch_enable_i;

    // ğŸ”„ æ¥å£åˆ°ä¿¡å·çš„è½¬æ¢
    assign clk_i          = clknrst_if.clk;
    assign rst_ni         = clknrst_if.reset_n;
    assign boot_addr_i    = 32'h0000_0000;      // å¯åŠ¨åœ°å€
    assign fetch_enable_i = core_cntrl_if.fetch_en;

    // ğŸ’ å®ä¾‹åŒ–çœŸæ­£çš„CV32E40Pæ ¸å¿ƒ
    cv32e40p_top #(
        .PULP_XPULP       (CORE_PARAM_PULP_XPULP),
        .PULP_CLUSTER     (CORE_PARAM_PULP_CLUSTER),
        .FPU              (0),
        .NUM_MHPMCOUNTERS (CORE_PARAM_NUM_MHPMCOUNTERS)
    ) cv32e40p_top_i (
        // â° æ—¶é’Ÿå’Œå¤ä½
        .clk_i            (clk_i),
        .rst_ni           (rst_ni),
        .scan_cg_en_i     (1'b0),

        // ğŸš€ å¯åŠ¨æ§åˆ¶
        .boot_addr_i      (boot_addr_i),
        .mtvec_addr_i     (32'h0000_0000),
        .dm_halt_addr_i   (32'h0000_1000),
        .hart_id_i        (32'h0000_0000),
        .dm_exception_addr_i(32'h0000_1004),

        // ğŸ“š æŒ‡ä»¤æ¥å£
        .instr_req_o      (obi_memory_instr_if.req),
        .instr_gnt_i      (obi_memory_instr_if.gnt),
        .instr_rvalid_i   (obi_memory_instr_if.rvalid),
        .instr_addr_o     (obi_memory_instr_if.addr),
        .instr_rdata_i    (obi_memory_instr_if.rdata),

        // ğŸ’¾ æ•°æ®æ¥å£
        .data_req_o       (obi_memory_data_if.req),
        .data_gnt_i       (obi_memory_data_if.gnt),
        .data_rvalid_i    (obi_memory_data_if.rvalid),
        .data_addr_o      (obi_memory_data_if.addr),
        .data_be_o        (obi_memory_data_if.be),
        .data_wdata_o     (obi_memory_data_if.wdata),
        .data_rdata_i     (obi_memory_data_if.rdata),

        // ğŸš¨ ä¸­æ–­æ¥å£
        .irq_i            (interrupt_if.irq),
        .irq_ack_o        (interrupt_if.ack),
        .irq_id_o         (interrupt_if.id),

        // ğŸ› è°ƒè¯•æ¥å£
        .debug_req_i      (debug_if.debug_req),
        .debug_havereset_o(debug_if.havereset),
        .debug_running_o  (debug_if.running),
        .debug_halted_o   (debug_if.halted),

        // ğŸ”§ å…¶ä»–æ§åˆ¶ä¿¡å·
        .fetch_enable_i   (fetch_enable_i),
        .core_sleep_o     ()
    );

    // ğŸ§  å†…å­˜å­ç³»ç»Ÿå®ä¾‹åŒ–
    uvmt_cv32e40p_mem_i mem_i (
        .clk_i            (clk_i),
        .rst_ni           (rst_ni),
        .obi_memory_instr_if(obi_memory_instr_if),
        .obi_memory_data_if (obi_memory_data_if)
    );

endmodule
```

### ç¬¬ä¸‰æ­¥ï¼šå†…å­˜å­ç³»ç»Ÿçš„æ¨¡æ‹Ÿ ğŸ§ 

å†…å­˜å­ç³»ç»Ÿè´Ÿè´£æ¨¡æ‹Ÿå®é™…çš„å†…å­˜è¡Œä¸ºï¼š

```systemverilog
module uvmt_cv32e40p_mem_i (
    input  logic clk_i,
    input  logic rst_ni,
    uvma_obi_memory_if obi_memory_instr_if,
    uvma_obi_memory_if obi_memory_data_if
);

    // ğŸ“š æŒ‡ä»¤å†…å­˜ (32KB)
    logic [31:0] instruction_memory [0:8191];  // 8K Ã— 32bit

    // ğŸ’¾ æ•°æ®å†…å­˜ (32KB)
    logic [31:0] data_memory [0:8191];         // 8K Ã— 32bit

    // ğŸ¯ è™šæ‹Ÿå¤–è®¾æ˜ å°„åŒºåŸŸ
    logic [31:0] virtual_peripheral_region [0:255];

    // ğŸ“¥ æŒ‡ä»¤å†…å­˜è®¿é—®å¤„ç†
    always_ff @(posedge clk_i) begin
        if (obi_memory_instr_if.req && obi_memory_instr_if.gnt) begin
            // ğŸ” è®¡ç®—å†…å­˜åœ°å€
            logic [12:0] word_addr = obi_memory_instr_if.addr[14:2];

            // ğŸ“– è¯»å–æŒ‡ä»¤
            obi_memory_instr_if.rdata <= instruction_memory[word_addr];
            obi_memory_instr_if.rvalid <= 1'b1;

            // ğŸ“Š è®°å½•è®¿é—®ç»Ÿè®¡
            `uvm_info("MEM", $sformatf("Instruction fetch from 0x%08x: 0x%08x",
                      obi_memory_instr_if.addr, instruction_memory[word_addr]), UVM_HIGH)
        end
    end

    // ğŸ’¾ æ•°æ®å†…å­˜è®¿é—®å¤„ç†
    always_ff @(posedge clk_i) begin
        if (obi_memory_data_if.req && obi_memory_data_if.gnt) begin
            logic [12:0] word_addr = obi_memory_data_if.addr[14:2];

            if (obi_memory_data_if.we) begin
                // âœï¸ å†™æ“ä½œ
                if (obi_memory_data_if.be[0]) data_memory[word_addr][ 7: 0] <= obi_memory_data_if.wdata[ 7: 0];
                if (obi_memory_data_if.be[1]) data_memory[word_addr][15: 8] <= obi_memory_data_if.wdata[15: 8];
                if (obi_memory_data_if.be[2]) data_memory[word_addr][23:16] <= obi_memory_data_if.wdata[23:16];
                if (obi_memory_data_if.be[3]) data_memory[word_addr][31:24] <= obi_memory_data_if.wdata[31:24];
            end else begin
                // ğŸ“– è¯»æ“ä½œ
                obi_memory_data_if.rdata <= data_memory[word_addr];
            end

            obi_memory_data_if.rvalid <= 1'b1;
        end
    end

    // ğŸ¯ ç¨‹åºåŠ è½½ä»»åŠ¡
    initial begin
        string hex_file;
        if ($value$plusargs("elf_file=%s", hex_file)) begin
            load_program(hex_file);
        end
    end

    // ğŸ“¥ ä»HEXæ–‡ä»¶åŠ è½½ç¨‹åº
    task load_program(string hex_file);
        logic [31:0] addr;
        logic [31:0] data;
        int file_handle;

        file_handle = $fopen(hex_file, "r");
        if (file_handle == 0) begin
            `uvm_fatal("MEM", $sformatf("Cannot open hex file: %s", hex_file))
        end

        while (!$feof(file_handle)) begin
            if ($fscanf(file_handle, "@%08x %08x", addr, data) == 2) begin
                logic [12:0] word_addr = addr[14:2];
                instruction_memory[word_addr] = data;
                `uvm_info("MEM", $sformatf("Loaded 0x%08x -> 0x%08x", addr, data), UVM_HIGH)
            end
        end

        $fclose(file_handle);
        `uvm_info("MEM", $sformatf("Program loaded from %s", hex_file), UVM_LOW)
    endtask

endmodule
```

## âš¡ ä»¿çœŸå™¨çš„ç¥å¥‡ä¸–ç•Œ

### ğŸ® ä»¿çœŸå™¨çš„å·¥ä½œåŸç†

ä»¿çœŸå™¨å°±åƒä¸€ä¸ª"æ—¶é—´ç®¡ç†å¤§å¸ˆ"ï¼ŒæŒ‰ç…§ç²¾ç¡®çš„æ—¶é—´æ­¥è¿›æ¨¡æ‹Ÿç¡¬ä»¶è¡Œä¸ºï¼š

```
ğŸ• ä»¿çœŸæ—¶é—´è½´ (æ¯ä¸ªæ—¶é—´å•ä½ = 1ns)

t=0ns    ğŸ”„ å¤ä½å¼€å§‹
â”‚        â”œâ”€â”€ rst_ni = 0
â”‚        â”œâ”€â”€ æ‰€æœ‰å¯„å­˜å™¨æ¸…é›¶
â”‚        â””â”€â”€ æ—¶é’Ÿå¼€å§‹æŒ¯è¡
â”‚
t=100ns  ğŸ”„ å¤ä½ç»“æŸ
â”‚        â”œâ”€â”€ rst_ni = 1
â”‚        â”œâ”€â”€ å¤„ç†å™¨å¼€å§‹å·¥ä½œ
â”‚        â””â”€â”€ PC = boot_addr_i
â”‚
t=150ns  ğŸ“š ç¬¬ä¸€æ¬¡å–æŒ‡
â”‚        â”œâ”€â”€ instr_req_o = 1
â”‚        â”œâ”€â”€ instr_addr_o = 0x0000_0000
â”‚        â””â”€â”€ ç­‰å¾…æŒ‡ä»¤è¿”å›
â”‚
t=200ns  ğŸ“– æŒ‡ä»¤è¿”å›
â”‚        â”œâ”€â”€ instr_rvalid_i = 1
â”‚        â”œâ”€â”€ instr_rdata_i = 0x73251F15  (csrræŒ‡ä»¤)
â”‚        â””â”€â”€ å¼€å§‹è¯‘ç 
â”‚
t=250ns  ğŸ” æŒ‡ä»¤è¯‘ç å®Œæˆ
â”‚        â”œâ”€â”€ è¯†åˆ«ä¸ºCSRè¯»å–æŒ‡ä»¤
â”‚        â”œâ”€â”€ æºå¯„å­˜å™¨ï¼šCSR 0xF11 (MVENDORID)
â”‚        â””â”€â”€ ç›®æ ‡å¯„å­˜å™¨ï¼ša0 (x10)
â”‚
t=300ns  âš¡ æŒ‡ä»¤æ‰§è¡Œ
â”‚        â”œâ”€â”€ è¯»å–MVENDORID = 0x0602
â”‚        â”œâ”€â”€ å†™å…¥å¯„å­˜å™¨a0
â”‚        â””â”€â”€ PC = PC + 4
â”‚
t=350ns  ğŸ“š ä¸‹ä¸€æ¬¡å–æŒ‡
â”‚        â””â”€â”€ ...å¾ªç¯ç»§ç»­
```

### ğŸ”¬ äº‹ä»¶é©±åŠ¨çš„ä»¿çœŸæœºåˆ¶

ä»¿çœŸå™¨ä½¿ç”¨äº‹ä»¶é©±åŠ¨æ¨¡å‹æ¥æé«˜æ•ˆç‡ï¼š

```systemverilog
// ğŸ¯ ä»¿çœŸå™¨å†…éƒ¨çš„äº‹ä»¶è°ƒåº¦

// â° æ—¶é’Ÿäº‹ä»¶ (æ¯ä¸ªæ—¶é’Ÿå‘¨æœŸ)
always #5ns clk = ~clk;  // 100MHzæ—¶é’Ÿ

// ğŸ“Š çŠ¶æ€ç›‘æ§äº‹ä»¶
always @(posedge clk) begin
    if (cv32e40p_top_i.id_stage_i.instr_valid) begin
        // ğŸ” è®°å½•æ¯æ¡æŒ‡ä»¤çš„æ‰§è¡Œ
        $display("Time %0t: Executing instruction 0x%08x at PC 0x%08x",
                 $time,
                 cv32e40p_top_i.id_stage_i.instr_rdata_i,
                 cv32e40p_top_i.if_stage_i.pc_id_o);
    end
end

// ğŸš¨ é”™è¯¯æ£€æµ‹äº‹ä»¶
always @(posedge clk) begin
    if (cv32e40p_top_i.controller_i.illegal_insn_dec) begin
        `uvm_error("RTL", $sformatf("Illegal instruction detected at PC 0x%08x",
                   cv32e40p_top_i.if_stage_i.pc_id_o))
    end
end
```

## ğŸ” æ·±å…¥RTLä¿¡å·è§‚å¯Ÿ

### ğŸ“¡ å…³é”®ä¿¡å·ç›‘æ§

åœ¨ä»¿çœŸè¿‡ç¨‹ä¸­ï¼Œæˆ‘ä»¬å¯ä»¥è§‚å¯ŸRTLçš„å†…éƒ¨çŠ¶æ€ï¼š

```systemverilog
// ğŸ¯ å¤„ç†å™¨çŠ¶æ€ç›‘æ§
always @(posedge clk_i) begin
    if (debug_mode) begin
        // ğŸ§  æ ¸å¿ƒçŠ¶æ€
        $display("PC: 0x%08x, Instruction: 0x%08x",
                 cv32e40p_top_i.if_stage_i.pc_if_o,
                 cv32e40p_top_i.if_stage_i.instr_rdata_if);

        // ğŸ“Š å¯„å­˜å™¨å †çŠ¶æ€
        for (int i = 0; i < 32; i++) begin
            if (cv32e40p_top_i.id_stage_i.register_file_i.we_a_i &&
                cv32e40p_top_i.id_stage_i.register_file_i.waddr_a_i == i) begin
                $display("Register x%0d updated: 0x%08x", i,
                         cv32e40p_top_i.id_stage_i.register_file_i.wdata_a_i);
            end
        end

        // ğŸ’¾ å†…å­˜è®¿é—®
        if (obi_memory_data_if.req) begin
            $display("Memory %s: addr=0x%08x, data=0x%08x",
                     obi_memory_data_if.we ? "WRITE" : "READ",
                     obi_memory_data_if.addr,
                     obi_memory_data_if.we ? obi_memory_data_if.wdata :
                                           obi_memory_data_if.rdata);
        end
    end
end
```

### ğŸ“Š æ€§èƒ½è®¡æ•°å™¨ç›‘æ§

```systemverilog
// ğŸ¯ æ€§èƒ½ç»Ÿè®¡æ”¶é›†
logic [63:0] instruction_count = 0;
logic [63:0] cycle_count = 0;
logic [63:0] memory_access_count = 0;

always @(posedge clk_i) begin
    cycle_count++;

    if (cv32e40p_top_i.id_stage_i.instr_valid &&
        cv32e40p_top_i.id_stage_i.instr_ready) begin
        instruction_count++;
    end

    if (obi_memory_data_if.req && obi_memory_data_if.gnt) begin
        memory_access_count++;
    end
end

// ğŸ“ˆ æ€§èƒ½æŠ¥å‘Š
final begin
    $display("=== Performance Report ===");
    $display("Total Cycles: %0d", cycle_count);
    $display("Total Instructions: %0d", instruction_count);
    $display("Instructions per Cycle: %.2f",
             real'(instruction_count) / real'(cycle_count));
    $display("Memory Accesses: %0d", memory_access_count);
end
```

## ğŸ› è°ƒè¯•å’Œè¯Šæ–­å·¥å…·

### ğŸ” æ³¢å½¢åˆ†æ

```bash
# ğŸŒŠ ç”Ÿæˆæ³¢å½¢æ–‡ä»¶
make test TEST=hello-world WAVES=1

# ğŸ“Š æŸ¥çœ‹æ³¢å½¢
make waves TEST=hello-world
```

**æ³¢å½¢æ–‡ä»¶åŒ…å«çš„å…³é”®ä¿¡å·**ï¼š
```
ğŸ“Š æ—¶é’Ÿå’Œå¤ä½ä¿¡å·
â”œâ”€â”€ clk_i                 # ç³»ç»Ÿæ—¶é’Ÿ
â”œâ”€â”€ rst_ni                # å¤ä½ä¿¡å·
â””â”€â”€ fetch_enable_i        # å–æŒ‡ä½¿èƒ½

ğŸ§  å¤„ç†å™¨æ ¸å¿ƒä¿¡å·
â”œâ”€â”€ pc_if_o              # ç¨‹åºè®¡æ•°å™¨
â”œâ”€â”€ instr_rdata_if       # å½“å‰æŒ‡ä»¤
â”œâ”€â”€ instr_valid          # æŒ‡ä»¤æœ‰æ•ˆ
â””â”€â”€ instr_ready          # æŒ‡ä»¤å°±ç»ª

ğŸ’¾ å†…å­˜æ¥å£ä¿¡å·
â”œâ”€â”€ instr_req_o          # æŒ‡ä»¤è¯·æ±‚
â”œâ”€â”€ instr_addr_o         # æŒ‡ä»¤åœ°å€
â”œâ”€â”€ data_req_o           # æ•°æ®è¯·æ±‚
â”œâ”€â”€ data_addr_o          # æ•°æ®åœ°å€
â””â”€â”€ data_wdata_o         # å†™æ•°æ®

ğŸ“Š å¯„å­˜å™¨æ“ä½œ
â”œâ”€â”€ regfile_we_a         # å†™ä½¿èƒ½
â”œâ”€â”€ regfile_waddr_a      # å†™åœ°å€
â””â”€â”€ regfile_wdata_a      # å†™æ•°æ®
```

### ğŸ¯ æ–­è¨€æ£€æŸ¥

RTLä¸­å†…ç½®äº†å¤šç§æ–­è¨€æ¥æ£€æŸ¥è®¾è®¡çš„æ­£ç¡®æ€§ï¼š

```systemverilog
// ğŸ” å…³é”®æ–­è¨€ç¤ºä¾‹

// ğŸ“Š ç¨‹åºè®¡æ•°å™¨å¯¹é½æ£€æŸ¥
assert property (@(posedge clk_i) disable iff (!rst_ni)
    pc_if_o[1:0] == 2'b00)
else `uvm_error("ASSERT", "PC not aligned to 4-byte boundary")

// ğŸ’¾ å†…å­˜è®¿é—®åè®®æ£€æŸ¥
assert property (@(posedge clk_i) disable iff (!rst_ni)
    instr_req_o |-> ##[1:10] instr_rvalid_i)
else `uvm_error("ASSERT", "Instruction request timeout")

// ğŸ”§ å¯„å­˜å™¨x0ä¿æŠ¤æ£€æŸ¥
assert property (@(posedge clk_i) disable iff (!rst_ni)
    (regfile_we_a && regfile_waddr_a == 5'b0) |-> regfile_wdata_a == 32'b0)
else `uvm_error("ASSERT", "Attempt to write non-zero value to x0")
```

## ğŸš€ ä¸‹ä¸€ç«™ï¼šæ‰§è¡Œæµç¨‹è¯¦è§£

ç°åœ¨æˆ‘ä»¬å·²ç»äº†è§£äº† RTL æ˜¯å¦‚ä½•é›†æˆåˆ°éªŒè¯ç¯å¢ƒä¸­å¹¶å¼€å§‹ä»¿çœŸçš„ï¼Œæ¥ä¸‹æ¥æˆ‘ä»¬å°†æ·±å…¥æ¢ç´¢ hello-world ç¨‹åºåœ¨ CV32E40P å¤„ç†å™¨ä¸Šçš„è¯¦ç»†æ‰§è¡Œæµç¨‹ï¼

ğŸ‘‰ **[ç»§ç»­å­¦ä¹ ï¼šæ‰§è¡Œæµç¨‹è¯¦è§£](06-execution-flow.md)**

---

*ğŸ’¡ å­¦ä¹ æç¤ºï¼šRTLä»¿çœŸæ˜¯æ•°å­—è®¾è®¡éªŒè¯çš„æ ¸å¿ƒæŠ€æœ¯ã€‚ç†è§£RTLä»£ç å¦‚ä½•åœ¨ä»¿çœŸå™¨ä¸­"å¤æ´»"ï¼Œä»¥åŠå¦‚ä½•è§‚å¯Ÿå’Œè°ƒè¯•ä»¿çœŸè¿‡ç¨‹ï¼Œæ˜¯æˆä¸ºä¼˜ç§€æ•°å­—è®¾è®¡å·¥ç¨‹å¸ˆçš„é‡è¦æŠ€èƒ½ï¼*