Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Feb  2 23:33:33 2025
| Host         : GHOST running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file i8bit_mul_timing_summary_routed.rpt -pb i8bit_mul_timing_summary_routed.pb -rpx i8bit_mul_timing_summary_routed.rpx -warn_on_violation
| Design       : i8bit_mul
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.096ns  (logic 4.168ns (34.459%)  route 7.928ns (65.541%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a_IBUF[1]_inst/O
                         net (fo=19, routed)          1.517     2.336    a_IBUF[1]
    SLICE_X0Y14          LUT4 (Prop_lut4_I2_O)        0.068     2.404 f  s_OBUF[5]_inst_i_11/O
                         net (fo=2, routed)           0.451     2.855    s_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.169     3.024 r  s_OBUF[5]_inst_i_6/O
                         net (fo=5, routed)           0.936     3.960    s_OBUF[5]_inst_i_6_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.053     4.013 r  s_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           0.611     4.623    s_OBUF[7]_inst_i_8_n_0
    SLICE_X3Y15          LUT4 (Prop_lut4_I2_O)        0.067     4.690 r  s_OBUF[8]_inst_i_7/O
                         net (fo=2, routed)           0.689     5.379    s_OBUF[8]_inst_i_7_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I1_O)        0.170     5.549 f  s_OBUF[12]_inst_i_12/O
                         net (fo=1, routed)           0.338     5.888    s_OBUF[12]_inst_i_12_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.053     5.941 r  s_OBUF[12]_inst_i_7/O
                         net (fo=4, routed)           0.699     6.639    s_OBUF[12]_inst_i_7_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I2_O)        0.063     6.702 r  s_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.567     7.269    s_OBUF[13]_inst_i_6_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I5_O)        0.170     7.439 r  s_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           0.548     7.987    s_OBUF[13]_inst_i_2_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.053     8.040 r  s_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.572     9.612    s_OBUF[13]
    M22                  OBUF (Prop_obuf_I_O)         2.484    12.096 r  s_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.096    s[13]
    M22                                                               r  s[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.035ns  (logic 4.041ns (33.579%)  route 7.994ns (66.421%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a_IBUF[1]_inst/O
                         net (fo=19, routed)          1.517     2.336    a_IBUF[1]
    SLICE_X0Y14          LUT4 (Prop_lut4_I2_O)        0.068     2.404 f  s_OBUF[5]_inst_i_11/O
                         net (fo=2, routed)           0.451     2.855    s_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.169     3.024 r  s_OBUF[5]_inst_i_6/O
                         net (fo=5, routed)           0.936     3.960    s_OBUF[5]_inst_i_6_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.053     4.013 r  s_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           0.611     4.623    s_OBUF[7]_inst_i_8_n_0
    SLICE_X3Y15          LUT4 (Prop_lut4_I2_O)        0.067     4.690 r  s_OBUF[8]_inst_i_7/O
                         net (fo=2, routed)           0.689     5.379    s_OBUF[8]_inst_i_7_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I1_O)        0.170     5.549 f  s_OBUF[12]_inst_i_12/O
                         net (fo=1, routed)           0.338     5.888    s_OBUF[12]_inst_i_12_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.053     5.941 r  s_OBUF[12]_inst_i_7/O
                         net (fo=4, routed)           0.694     6.635    s_OBUF[12]_inst_i_7_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I4_O)        0.053     6.688 r  s_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.564     7.252    s_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I2_O)        0.053     7.305 r  s_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.610     7.915    s_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I0_O)        0.053     7.968 r  s_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.584     9.552    s_OBUF[15]
    P20                  OBUF (Prop_obuf_I_O)         2.484    12.035 r  s_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.035    s[15]
    P20                                                               r  s[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.763ns  (logic 4.034ns (34.293%)  route 7.729ns (65.707%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a_IBUF[1]_inst/O
                         net (fo=19, routed)          1.517     2.336    a_IBUF[1]
    SLICE_X0Y14          LUT4 (Prop_lut4_I2_O)        0.068     2.404 f  s_OBUF[5]_inst_i_11/O
                         net (fo=2, routed)           0.451     2.855    s_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.169     3.024 r  s_OBUF[5]_inst_i_6/O
                         net (fo=5, routed)           0.936     3.960    s_OBUF[5]_inst_i_6_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.053     4.013 r  s_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           0.611     4.623    s_OBUF[7]_inst_i_8_n_0
    SLICE_X3Y15          LUT4 (Prop_lut4_I2_O)        0.067     4.690 r  s_OBUF[8]_inst_i_7/O
                         net (fo=2, routed)           0.689     5.379    s_OBUF[8]_inst_i_7_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I1_O)        0.170     5.549 f  s_OBUF[12]_inst_i_12/O
                         net (fo=1, routed)           0.338     5.888    s_OBUF[12]_inst_i_12_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.053     5.941 r  s_OBUF[12]_inst_i_7/O
                         net (fo=4, routed)           0.694     6.635    s_OBUF[12]_inst_i_7_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I4_O)        0.053     6.688 r  s_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.564     7.252    s_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I2_O)        0.053     7.305 r  s_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.356     7.661    s_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.053     7.714 r  s_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.573     9.287    s_OBUF[14]
    M21                  OBUF (Prop_obuf_I_O)         2.476    11.763 r  s_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.763    s[14]
    M21                                                               r  s[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.634ns  (logic 4.029ns (34.629%)  route 7.605ns (65.371%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a_IBUF[1]_inst/O
                         net (fo=19, routed)          1.517     2.336    a_IBUF[1]
    SLICE_X0Y14          LUT4 (Prop_lut4_I2_O)        0.068     2.404 f  s_OBUF[5]_inst_i_11/O
                         net (fo=2, routed)           0.451     2.855    s_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.169     3.024 r  s_OBUF[5]_inst_i_6/O
                         net (fo=5, routed)           0.805     3.829    s_OBUF[5]_inst_i_6_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.053     3.882 f  s_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.431     4.313    s_OBUF[5]_inst_i_3_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.053     4.366 r  s_OBUF[7]_inst_i_5/O
                         net (fo=5, routed)           0.896     5.262    s_OBUF[7]_inst_i_5_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.053     5.315 r  s_OBUF[8]_inst_i_4/O
                         net (fo=2, routed)           0.660     5.975    s_OBUF[8]_inst_i_4_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.053     6.028 r  s_OBUF[9]_inst_i_3/O
                         net (fo=3, routed)           0.467     6.496    s_OBUF[9]_inst_i_3_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I5_O)        0.053     6.549 r  s_OBUF[11]_inst_i_4/O
                         net (fo=4, routed)           0.572     7.121    s_OBUF[11]_inst_i_4_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.053     7.174 r  s_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.194     7.368    s_OBUF[12]_inst_i_4_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I4_O)        0.062     7.430 r  s_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.611     9.041    s_OBUF[12]
    P23                  OBUF (Prop_obuf_I_O)         2.593    11.634 r  s_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.634    s[12]
    P23                                                               r  s[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.369ns  (logic 3.979ns (34.999%)  route 7.390ns (65.001%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a_IBUF[1]_inst/O
                         net (fo=19, routed)          1.517     2.336    a_IBUF[1]
    SLICE_X0Y14          LUT4 (Prop_lut4_I2_O)        0.068     2.404 f  s_OBUF[5]_inst_i_11/O
                         net (fo=2, routed)           0.451     2.855    s_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.169     3.024 r  s_OBUF[5]_inst_i_6/O
                         net (fo=5, routed)           0.805     3.829    s_OBUF[5]_inst_i_6_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.053     3.882 f  s_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.431     4.313    s_OBUF[5]_inst_i_3_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.053     4.366 r  s_OBUF[7]_inst_i_5/O
                         net (fo=5, routed)           0.896     5.262    s_OBUF[7]_inst_i_5_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.053     5.315 r  s_OBUF[8]_inst_i_4/O
                         net (fo=2, routed)           0.660     5.975    s_OBUF[8]_inst_i_4_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.053     6.028 r  s_OBUF[9]_inst_i_3/O
                         net (fo=3, routed)           0.467     6.496    s_OBUF[9]_inst_i_3_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I5_O)        0.053     6.549 r  s_OBUF[11]_inst_i_4/O
                         net (fo=4, routed)           0.572     7.121    s_OBUF[11]_inst_i_4_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.064     7.185 r  s_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.590     8.774    s_OBUF[11]
    N23                  OBUF (Prop_obuf_I_O)         2.594    11.369 r  s_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.369    s[11]
    N23                                                               r  s[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.060ns  (logic 3.857ns (34.871%)  route 7.203ns (65.129%))
  Logic Levels:           10  (IBUF=1 LUT4=2 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a_IBUF[1]_inst/O
                         net (fo=19, routed)          1.517     2.336    a_IBUF[1]
    SLICE_X0Y14          LUT4 (Prop_lut4_I2_O)        0.068     2.404 f  s_OBUF[5]_inst_i_11/O
                         net (fo=2, routed)           0.451     2.855    s_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.169     3.024 r  s_OBUF[5]_inst_i_6/O
                         net (fo=5, routed)           0.805     3.829    s_OBUF[5]_inst_i_6_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.053     3.882 f  s_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.431     4.313    s_OBUF[5]_inst_i_3_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.053     4.366 r  s_OBUF[7]_inst_i_5/O
                         net (fo=5, routed)           0.896     5.262    s_OBUF[7]_inst_i_5_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.053     5.315 r  s_OBUF[8]_inst_i_4/O
                         net (fo=2, routed)           0.660     5.975    s_OBUF[8]_inst_i_4_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.053     6.028 r  s_OBUF[9]_inst_i_3/O
                         net (fo=3, routed)           0.428     6.456    s_OBUF[9]_inst_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I5_O)        0.053     6.509 r  s_OBUF[10]_inst_i_5/O
                         net (fo=1, routed)           0.424     6.933    s_OBUF[10]_inst_i_5_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.053     6.986 r  s_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.591     8.577    s_OBUF[10]
    N21                  OBUF (Prop_obuf_I_O)         2.483    11.060 r  s_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.060    s[10]
    N21                                                               r  s[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.529ns  (logic 3.654ns (34.702%)  route 6.875ns (65.298%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=22, routed)          1.945     2.747    a_IBUF[0]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.053     2.800 r  s_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.751     3.551    s_OBUF[10]_inst_i_23_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.053     3.604 r  s_OBUF[10]_inst_i_16/O
                         net (fo=2, routed)           0.667     4.271    s_OBUF[10]_inst_i_16_n_0
    SLICE_X3Y13          LUT2 (Prop_lut2_I1_O)        0.053     4.324 r  s_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.457     4.781    s_OBUF[7]_inst_i_12_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I0_O)        0.053     4.834 r  s_OBUF[7]_inst_i_7/O
                         net (fo=4, routed)           0.432     5.266    s_OBUF[7]_inst_i_7_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.053     5.319 r  s_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.285     5.604    s_OBUF[10]_inst_i_6_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.053     5.657 r  s_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.794     6.451    s_OBUF[9]_inst_i_2_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.053     6.504 r  s_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.543     8.047    s_OBUF[9]
    N22                  OBUF (Prop_obuf_I_O)         2.481    10.529 r  s_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.529    s[9]
    N22                                                               r  s[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.146ns  (logic 3.853ns (37.980%)  route 6.292ns (62.020%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a_IBUF[1]_inst/O
                         net (fo=19, routed)          1.517     2.336    a_IBUF[1]
    SLICE_X0Y14          LUT4 (Prop_lut4_I2_O)        0.068     2.404 f  s_OBUF[5]_inst_i_11/O
                         net (fo=2, routed)           0.451     2.855    s_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.169     3.024 r  s_OBUF[5]_inst_i_6/O
                         net (fo=5, routed)           0.805     3.829    s_OBUF[5]_inst_i_6_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.053     3.882 f  s_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.431     4.313    s_OBUF[5]_inst_i_3_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.053     4.366 r  s_OBUF[7]_inst_i_5/O
                         net (fo=5, routed)           0.896     5.262    s_OBUF[7]_inst_i_5_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.053     5.315 r  s_OBUF[8]_inst_i_4/O
                         net (fo=2, routed)           0.660     5.975    s_OBUF[8]_inst_i_4_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.064     6.039 r  s_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.532     7.571    s_OBUF[8]
    R21                  OBUF (Prop_obuf_I_O)         2.575    10.146 r  s_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.146    s[8]
    R21                                                               r  s[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.218ns  (logic 3.524ns (38.227%)  route 5.694ns (61.773%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=22, routed)          1.945     2.747    a_IBUF[0]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.053     2.800 r  s_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.751     3.551    s_OBUF[10]_inst_i_23_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.053     3.604 r  s_OBUF[10]_inst_i_16/O
                         net (fo=2, routed)           0.667     4.271    s_OBUF[10]_inst_i_16_n_0
    SLICE_X3Y13          LUT2 (Prop_lut2_I1_O)        0.053     4.324 r  s_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.457     4.781    s_OBUF[7]_inst_i_12_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I0_O)        0.053     4.834 r  s_OBUF[7]_inst_i_7/O
                         net (fo=4, routed)           0.434     5.268    s_OBUF[7]_inst_i_7_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.053     5.321 r  s_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.440     6.761    s_OBUF[7]
    P21                  OBUF (Prop_obuf_I_O)         2.457     9.218 r  s_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.218    s[7]
    P21                                                               r  s[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.026ns  (logic 3.686ns (40.834%)  route 5.340ns (59.166%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a_IBUF[1]_inst/O
                         net (fo=19, routed)          1.517     2.336    a_IBUF[1]
    SLICE_X0Y14          LUT4 (Prop_lut4_I2_O)        0.068     2.404 f  s_OBUF[5]_inst_i_11/O
                         net (fo=2, routed)           0.451     2.855    s_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.169     3.024 r  s_OBUF[5]_inst_i_6/O
                         net (fo=5, routed)           0.936     3.960    s_OBUF[5]_inst_i_6_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.053     4.013 r  s_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           0.575     4.588    s_OBUF[7]_inst_i_8_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.053     4.641 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.464     5.104    s_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y15          LUT3 (Prop_lut3_I2_O)        0.053     5.157 r  s_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.397     6.555    s_OBUF[6]
    R22                  OBUF (Prop_obuf_I_O)         2.471     9.026 r  s_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.026    s[6]
    R22                                                               r  s[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.392ns (63.861%)  route 0.787ns (36.139%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  b_IBUF[0]_inst/O
                         net (fo=24, routed)          0.424     0.500    b_IBUF[0]
    SLICE_X0Y14          LUT4 (Prop_lut4_I2_O)        0.028     0.528 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.364     0.892    s_OBUF[1]
    R20                  OBUF (Prop_obuf_I_O)         1.287     2.179 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.179    s[1]
    R20                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.405ns (63.961%)  route 0.792ns (36.039%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.079     0.079 r  b_IBUF[4]_inst/O
                         net (fo=26, routed)          0.452     0.531    b_IBUF[4]
    SLICE_X0Y15          LUT5 (Prop_lut5_I4_O)        0.028     0.559 r  s_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.340     0.899    s_OBUF[4]
    T24                  OBUF (Prop_obuf_I_O)         1.298     2.197 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.197    s[4]
    T24                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            s[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.405ns (63.950%)  route 0.792ns (36.050%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.079     0.079 r  b_IBUF[4]_inst/O
                         net (fo=26, routed)          0.452     0.531    b_IBUF[4]
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.028     0.559 r  s_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.341     0.899    s_OBUF[5]
    R23                  OBUF (Prop_obuf_I_O)         1.298     2.197 r  s_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.197    s[5]
    R23                                                               r  s[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.441ns (64.965%)  route 0.777ns (35.035%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  b_IBUF[0]_inst/O
                         net (fo=24, routed)          0.423     0.499    b_IBUF[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.030     0.529 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.354     0.883    s_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.335     2.218 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.218    s[0]
    T22                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.405ns (63.091%)  route 0.822ns (36.909%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  b_IBUF[0]_inst/O
                         net (fo=24, routed)          0.482     0.558    b_IBUF[0]
    SLICE_X0Y13          LUT6 (Prop_lut6_I4_O)        0.028     0.586 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.341     0.926    s_OBUF[3]
    T25                  OBUF (Prop_obuf_I_O)         1.301     2.227 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.227    s[3]
    T25                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.388ns (61.112%)  route 0.883ns (38.888%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  b_IBUF[0]_inst/O
                         net (fo=24, routed)          0.540     0.616    b_IBUF[0]
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.028     0.644 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.343     0.987    s_OBUF[2]
    T20                  OBUF (Prop_obuf_I_O)         1.283     2.271 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.271    s[2]
    T20                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            s[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.417ns (60.271%)  route 0.934ns (39.729%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.079     0.079 r  b_IBUF[4]_inst/O
                         net (fo=26, routed)          0.476     0.555    b_IBUF[4]
    SLICE_X3Y17          LUT6 (Prop_lut6_I2_O)        0.028     0.583 r  s_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.458     1.041    s_OBUF[9]
    N22                  OBUF (Prop_obuf_I_O)         1.310     2.351 r  s_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.351    s[9]
    N22                                                               r  s[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[7]
                            (input port)
  Destination:            s[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.434ns (60.924%)  route 0.920ns (39.076%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  b[7] (IN)
                         net (fo=0)                   0.000     0.000    b[7]
    T23                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  b_IBUF[7]_inst/O
                         net (fo=17, routed)          0.436     0.529    b_IBUF[7]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.028     0.557 r  s_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.484     1.041    s_OBUF[15]
    P20                  OBUF (Prop_obuf_I_O)         1.313     2.353 r  s_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.353    s[15]
    P20                                                               r  s[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            s[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.401ns (58.549%)  route 0.992ns (41.451%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    P16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 r  b_IBUF[2]_inst/O
                         net (fo=23, routed)          0.392     0.451    b_IBUF[2]
    SLICE_X3Y13          LUT6 (Prop_lut6_I2_O)        0.028     0.479 r  s_OBUF[7]_inst_i_4/O
                         net (fo=2, routed)           0.191     0.669    s_OBUF[7]_inst_i_4_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I2_O)        0.028     0.697 r  s_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.106    s_OBUF[7]
    P21                  OBUF (Prop_obuf_I_O)         1.286     2.393 r  s_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.393    s[7]
    P21                                                               r  s[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            s[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.437ns (58.382%)  route 1.024ns (41.618%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.079     0.079 r  b_IBUF[4]_inst/O
                         net (fo=26, routed)          0.578     0.657    b_IBUF[4]
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.030     0.687 r  s_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.447     1.133    s_OBUF[8]
    R21                  OBUF (Prop_obuf_I_O)         1.328     2.461 r  s_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.461    s[8]
    R21                                                               r  s[8] (OUT)
  -------------------------------------------------------------------    -------------------





