set ::env(PROJECT_NAME) tiny_tate_bilinear_pairing
set ::env(DESIGN_TOP) pairing
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/tiny_tate_bilinear_pairing/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/tiny_tate_bilinear_pairing/rtl/pairing.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
