// Seed: 3516817055
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd85,
    parameter id_7 = 32'd22
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  not primCall (id_3, id_1);
  inout wire _id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_3 = id_1[-1'b0 : ~id_4];
  wire _id_7;
  wire [1 : id_7  ==?  -1] id_8;
  wire id_9;
endmodule
