\hypertarget{struct_l_p_u_a_r_t___type}{}\section{L\+P\+U\+A\+R\+T\+\_\+\+Type Struct Reference}
\label{struct_l_p_u_a_r_t___type}\index{LPUART\_Type@{LPUART\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_u_a_r_t___type_a715a225c91b8c19aa933f75d516e4edd}{B\+A\+UD}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_u_a_r_t___type_aa90c98b3b95ed1374dbcf018c74aef79}{S\+T\+AT}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_u_a_r_t___type_a15fc8d35f045f329b80c544bef35ff64}{C\+T\+RL}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_u_a_r_t___type_a54cb6b41986c241ca85af803e9cd6101}{D\+A\+TA}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_u_a_r_t___type_a04dafd3ac005ff337f83b0a17755161f}{M\+A\+T\+CH}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+P\+U\+A\+RT -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_l_p_u_a_r_t___type_a715a225c91b8c19aa933f75d516e4edd}\label{struct_l_p_u_a_r_t___type_a715a225c91b8c19aa933f75d516e4edd}} 
\index{LPUART\_Type@{LPUART\_Type}!BAUD@{BAUD}}
\index{BAUD@{BAUD}!LPUART\_Type@{LPUART\_Type}}
\subsubsection{\texorpdfstring{BAUD}{BAUD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+A\+UD}

L\+P\+U\+A\+RT Baud Rate Register, offset\+: 0x0 \mbox{\Hypertarget{struct_l_p_u_a_r_t___type_a15fc8d35f045f329b80c544bef35ff64}\label{struct_l_p_u_a_r_t___type_a15fc8d35f045f329b80c544bef35ff64}} 
\index{LPUART\_Type@{LPUART\_Type}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!LPUART\_Type@{LPUART\_Type}}
\subsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+T\+RL}

L\+P\+U\+A\+RT Control Register, offset\+: 0x8 \mbox{\Hypertarget{struct_l_p_u_a_r_t___type_a54cb6b41986c241ca85af803e9cd6101}\label{struct_l_p_u_a_r_t___type_a54cb6b41986c241ca85af803e9cd6101}} 
\index{LPUART\_Type@{LPUART\_Type}!DATA@{DATA}}
\index{DATA@{DATA}!LPUART\_Type@{LPUART\_Type}}
\subsubsection{\texorpdfstring{DATA}{DATA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+A\+TA}

L\+P\+U\+A\+RT Data Register, offset\+: 0xC \mbox{\Hypertarget{struct_l_p_u_a_r_t___type_a04dafd3ac005ff337f83b0a17755161f}\label{struct_l_p_u_a_r_t___type_a04dafd3ac005ff337f83b0a17755161f}} 
\index{LPUART\_Type@{LPUART\_Type}!MATCH@{MATCH}}
\index{MATCH@{MATCH}!LPUART\_Type@{LPUART\_Type}}
\subsubsection{\texorpdfstring{MATCH}{MATCH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+A\+T\+CH}

L\+P\+U\+A\+RT Match Address Register, offset\+: 0x10 \mbox{\Hypertarget{struct_l_p_u_a_r_t___type_aa90c98b3b95ed1374dbcf018c74aef79}\label{struct_l_p_u_a_r_t___type_aa90c98b3b95ed1374dbcf018c74aef79}} 
\index{LPUART\_Type@{LPUART\_Type}!STAT@{STAT}}
\index{STAT@{STAT}!LPUART\_Type@{LPUART\_Type}}
\subsubsection{\texorpdfstring{STAT}{STAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+T\+AT}

L\+P\+U\+A\+RT Status Register, offset\+: 0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
