{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564877577473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564877577478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 03 20:12:57 2019 " "Processing started: Sat Aug 03 20:12:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564877577478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564877577478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564877577478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564877577867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564877577867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinna-bon-fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file cinna-bon-fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 CinnaBoNFPGA " "Found entity 1: CinnaBoNFPGA" {  } { { "Cinna-BoN-FPGA.v" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564877586657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564877586657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "debouncer.v" "" { Text "D:/Cinna-BoN-FPGA/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564877586657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564877586657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevled.v 1 1 " "Found 1 design units, including 1 entities, in source file sevled.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevLedDecoder " "Found entity 1: SevLedDecoder" {  } { { "sevled.v" "" { Text "D:/Cinna-BoN-FPGA/sevled.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564877586662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564877586662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqblinker.v 1 1 " "Found 1 design units, including 1 entities, in source file seqblinker.v" { { "Info" "ISGN_ENTITY_NAME" "1 SeqBlinker " "Found entity 1: SeqBlinker" {  } { { "SeqBlinker.v" "" { Text "D:/Cinna-BoN-FPGA/SeqBlinker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564877586662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564877586662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrxr.v 1 1 " "Found 1 design units, including 1 entities, in source file uartrxr.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartRxr " "Found entity 1: UartRxr" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564877586662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564877586662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttxr.v 1 1 " "Found 1 design units, including 1 entities, in source file uarttxr.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartTxr " "Found entity 1: UartTxr" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564877586667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564877586667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcreceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file adcreceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdcReceiver " "Found entity 1: AdcReceiver" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564877586667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564877586667 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad9767if.v(12) " "Verilog HDL information at ad9767if.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "ad9767if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9767if.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1564877586667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9767if.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9767if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9767if " "Found entity 1: ad9767if" {  } { { "ad9767if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9767if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564877586667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564877586667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinerom.v 1 1 " "Found 1 design units, including 1 entities, in source file sinerom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinerom " "Found entity 1: sinerom" {  } { { "sinerom.v" "" { Text "D:/Cinna-BoN-FPGA/sinerom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564877586672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564877586672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9767sine.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9767sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9767sine " "Found entity 1: ad9767sine" {  } { { "ad9767sine.v" "" { Text "D:/Cinna-BoN-FPGA/ad9767sine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564877586672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564877586672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "send_complete SEND_COMPLETE ad9833if.v(10) " "Verilog HDL Declaration information at ad9833if.v(10): object \"send_complete\" differs only in case from object \"SEND_COMPLETE\" in the same scope" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564877586672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9833if.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9833if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9833if " "Found entity 1: ad9833if" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564877586672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564877586672 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(17) " "Verilog HDL Parameter Declaration warning at ad9833if.v(17): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586672 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(18) " "Verilog HDL Parameter Declaration warning at ad9833if.v(18): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586672 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(19) " "Verilog HDL Parameter Declaration warning at ad9833if.v(19): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586672 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(20) " "Verilog HDL Parameter Declaration warning at ad9833if.v(20): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586672 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(21) " "Verilog HDL Parameter Declaration warning at ad9833if.v(21): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586672 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(22) " "Verilog HDL Parameter Declaration warning at ad9833if.v(22): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586672 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(23) " "Verilog HDL Parameter Declaration warning at ad9833if.v(23): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586672 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(24) " "Verilog HDL Parameter Declaration warning at ad9833if.v(24): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586672 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(10) " "Verilog HDL Parameter Declaration warning at UartRxr.v(10): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586677 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(11) " "Verilog HDL Parameter Declaration warning at UartRxr.v(11): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586677 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(12) " "Verilog HDL Parameter Declaration warning at UartRxr.v(12): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586677 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(13) " "Verilog HDL Parameter Declaration warning at UartRxr.v(13): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586677 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(14) " "Verilog HDL Parameter Declaration warning at UartRxr.v(14): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586677 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(11) " "Verilog HDL Parameter Declaration warning at UartTxr.v(11): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586677 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(12) " "Verilog HDL Parameter Declaration warning at UartTxr.v(12): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586677 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(13) " "Verilog HDL Parameter Declaration warning at UartTxr.v(13): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586677 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(14) " "Verilog HDL Parameter Declaration warning at UartTxr.v(14): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586677 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(15) " "Verilog HDL Parameter Declaration warning at UartTxr.v(15): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586677 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(37) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(37): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586677 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(38) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(38): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586677 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(39) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(39): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586677 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(40) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(40): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586677 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(41) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(41): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586677 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(42) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(42): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586677 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(43) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(43): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564877586677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CinnaBoNFPGA " "Elaborating entity \"CinnaBoNFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564877586702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad9833if ad9833if:UUT " "Elaborating entity \"ad9833if\" for hierarchy \"ad9833if:UUT\"" {  } { { "Cinna-BoN-FPGA.v" "UUT" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564877586717 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(55) " "Verilog HDL assignment warning at ad9833if.v(55): truncated value with size 32 to match size of target (16)" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564877586717 "|CinnaBoNFPGA|ad9833if:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(68) " "Verilog HDL assignment warning at ad9833if.v(68): truncated value with size 32 to match size of target (16)" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564877586717 "|CinnaBoNFPGA|ad9833if:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ad9833if.v(94) " "Verilog HDL assignment warning at ad9833if.v(94): truncated value with size 32 to match size of target (6)" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564877586717 "|CinnaBoNFPGA|ad9833if:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(97) " "Verilog HDL assignment warning at ad9833if.v(97): truncated value with size 32 to match size of target (16)" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564877586717 "|CinnaBoNFPGA|ad9833if:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(110) " "Verilog HDL assignment warning at ad9833if.v(110): truncated value with size 32 to match size of target (16)" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564877586717 "|CinnaBoNFPGA|ad9833if:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ad9833if.v(124) " "Verilog HDL assignment warning at ad9833if.v(124): truncated value with size 32 to match size of target (3)" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564877586717 "|CinnaBoNFPGA|ad9833if:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(129) " "Verilog HDL assignment warning at ad9833if.v(129): truncated value with size 32 to match size of target (16)" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564877586717 "|CinnaBoNFPGA|ad9833if:UUT"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1564877587342 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564877587562 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.map.smsg " "Generated suppressed messages file D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564877587602 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564877587706 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564877587706 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564877587761 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564877587761 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564877587761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564877587761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "684 " "Peak virtual memory: 684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564877587791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 03 20:13:07 2019 " "Processing ended: Sat Aug 03 20:13:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564877587791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564877587791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564877587791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564877587791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1564877588957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564877588962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 03 20:13:08 2019 " "Processing started: Sat Aug 03 20:13:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564877588962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1564877588962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1564877588962 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1564877589042 ""}
{ "Info" "0" "" "Project  = Cinna-BoN-FPGA" {  } {  } 0 0 "Project  = Cinna-BoN-FPGA" 0 0 "Fitter" 0 0 1564877589042 ""}
{ "Info" "0" "" "Revision = Cinna-BoN-FPGA" {  } {  } 0 0 "Revision = Cinna-BoN-FPGA" 0 0 "Fitter" 0 0 1564877589042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1564877589176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1564877589176 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cinna-BoN-FPGA 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"Cinna-BoN-FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1564877589181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1564877589230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1564877589230 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1564877589647 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1564877589667 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1564877601522 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_clk~inputCLKENA0 69 global CLKCTRL_G6 " "i_clk~inputCLKENA0 with 69 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1564877601574 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1564877601574 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564877601575 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1564877601577 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1564877601578 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1564877601578 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1564877601578 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1564877601578 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1564877601579 ""}
{ "Info" "ISTA_SDC_FOUND" "Cinna-BoN-FPGA.sdc " "Reading SDC File: 'Cinna-BoN-FPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1564877602171 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Cinna-BoN-FPGA.sdc 4 clk port " "Ignored filter at Cinna-BoN-FPGA.sdc(4): clk could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564877602172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Cinna-BoN-FPGA.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at Cinna-BoN-FPGA.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name clk -period \"50MHz\" \[get_ports clk\] " "create_clock -name clk -period \"50MHz\" \[get_ports clk\]" {  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564877602173 ""}  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564877602173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Cinna-BoN-FPGA.sdc 10 LED port " "Ignored filter at Cinna-BoN-FPGA.sdc(10): LED could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564877602173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Cinna-BoN-FPGA.sdc 10 Argument <to> is an empty collection " "Ignored set_false_path at Cinna-BoN-FPGA.sdc(10): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports LED\] " "set_false_path -from * -to \[get_ports LED\]" {  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564877602173 ""}  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564877602173 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1564877602174 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1564877602176 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1564877602176 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1564877602176 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1564877602186 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1564877602186 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1564877602186 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_adc_miso " "Node \"i_adc_miso\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_adc_miso" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_btn1 " "Node \"i_btn1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_btn1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_adc_convst " "Node \"o_adc_convst\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_adc_convst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_adc_mosi " "Node \"o_adc_mosi\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_adc_mosi" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_adc_sck " "Node \"o_adc_sck\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_adc_sck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_clk " "Node \"o_dac_clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[10\] " "Node \"o_dac_data\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[11\] " "Node \"o_dac_data\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[12\] " "Node \"o_dac_data\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[13\] " "Node \"o_dac_data\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[1\] " "Node \"o_dac_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[2\] " "Node \"o_dac_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[3\] " "Node \"o_dac_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[4\] " "Node \"o_dac_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[5\] " "Node \"o_dac_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[6\] " "Node \"o_dac_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[7\] " "Node \"o_dac_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[8\] " "Node \"o_dac_data\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[9\] " "Node \"o_dac_data\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led1 " "Node \"o_led1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led2 " "Node \"o_led2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led3 " "Node \"o_led3\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led4 " "Node \"o_led4\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led5 " "Node \"o_led5\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564877602214 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1564877602214 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564877602215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1564877607840 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1564877607972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564877609003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1564877609708 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1564877610900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564877610900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1564877611972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "D:/Cinna-BoN-FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1564877616869 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1564877616869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1564877617615 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1564877617615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564877617620 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1564877618671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1564877618713 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1564877619040 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1564877619040 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1564877619962 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564877622412 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1564877622701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.fit.smsg " "Generated suppressed messages file D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1564877622764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2347 " "Peak virtual memory: 2347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564877623472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 03 20:13:43 2019 " "Processing ended: Sat Aug 03 20:13:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564877623472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564877623472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564877623472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1564877623472 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1564877624623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564877624628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 03 20:13:44 2019 " "Processing started: Sat Aug 03 20:13:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564877624628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1564877624628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1564877624629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1564877625309 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1564877630765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "700 " "Peak virtual memory: 700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564877631128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 03 20:13:51 2019 " "Processing ended: Sat Aug 03 20:13:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564877631128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564877631128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564877631128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1564877631128 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1564877631800 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1564877632308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564877632314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 03 20:13:52 2019 " "Processing started: Sat Aug 03 20:13:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564877632314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1564877632314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Cinna-BoN-FPGA -c Cinna-BoN-FPGA " "Command: quartus_sta Cinna-BoN-FPGA -c Cinna-BoN-FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1564877632314 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1564877632398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1564877632916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1564877632916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564877632966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564877632966 ""}
{ "Info" "ISTA_SDC_FOUND" "Cinna-BoN-FPGA.sdc " "Reading SDC File: 'Cinna-BoN-FPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1564877633542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Cinna-BoN-FPGA.sdc 4 clk port " "Ignored filter at Cinna-BoN-FPGA.sdc(4): clk could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564877633543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Cinna-BoN-FPGA.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at Cinna-BoN-FPGA.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name clk -period \"50MHz\" \[get_ports clk\] " "create_clock -name clk -period \"50MHz\" \[get_ports clk\]" {  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564877633544 ""}  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564877633544 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Cinna-BoN-FPGA.sdc 10 LED port " "Ignored filter at Cinna-BoN-FPGA.sdc(10): LED could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564877633544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Cinna-BoN-FPGA.sdc 10 Argument <to> is an empty collection " "Ignored set_false_path at Cinna-BoN-FPGA.sdc(10): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports LED\] " "set_false_path -from * -to \[get_ports LED\]" {  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564877633544 ""}  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564877633544 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1564877633548 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk i_clk " "create_clock -period 1.000 -name i_clk i_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1564877633548 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564877633548 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1564877633550 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564877633550 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1564877633550 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1564877633559 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1564877633580 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1564877633580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.290 " "Worst-case setup slack is -3.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877633584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877633584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.290            -285.509 i_clk  " "   -3.290            -285.509 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877633584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564877633584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.362 " "Worst-case hold slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877633589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877633589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 i_clk  " "    0.362               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877633589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564877633589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1564877633594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1564877633599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877633603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877633603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -83.844 i_clk  " "   -0.538             -83.844 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877633603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564877633603 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1564877633612 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1564877633648 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1564877634843 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564877634943 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1564877634950 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1564877634950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.250 " "Worst-case setup slack is -3.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877634955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877634955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.250            -285.936 i_clk  " "   -3.250            -285.936 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877634955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564877634955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877634959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877634959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 i_clk  " "    0.329               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877634959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564877634959 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1564877634964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1564877634968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877634978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877634978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -76.917 i_clk  " "   -0.538             -76.917 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877634978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564877634978 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1564877634983 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1564877635244 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1564877635892 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564877635944 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1564877635946 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1564877635946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.064 " "Worst-case setup slack is -1.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877635950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877635950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.064             -87.482 i_clk  " "   -1.064             -87.482 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877635950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564877635950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877635956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877635956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 i_clk  " "    0.183               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877635956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564877635956 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1564877635960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1564877635965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.393 " "Worst-case minimum pulse width slack is -0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877635969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877635969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393             -42.018 i_clk  " "   -0.393             -42.018 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877635969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564877635969 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1564877635974 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564877636123 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1564877636125 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1564877636125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.824 " "Worst-case setup slack is -0.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877636129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877636129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824             -67.458 i_clk  " "   -0.824             -67.458 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877636129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564877636129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877636134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877636134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 i_clk  " "    0.158               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877636134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564877636134 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1564877636138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1564877636143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.451 " "Worst-case minimum pulse width slack is -0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877636147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877636147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451             -54.981 i_clk  " "   -0.451             -54.981 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564877636147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564877636147 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1564877637324 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1564877637324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1020 " "Peak virtual memory: 1020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564877637405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 03 20:13:57 2019 " "Processing ended: Sat Aug 03 20:13:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564877637405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564877637405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564877637405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1564877637405 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1564877638577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564877638583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 03 20:13:58 2019 " "Processing started: Sat Aug 03 20:13:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564877638583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1564877638583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1564877638583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1564877639373 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1564877639400 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cinna-BoN-FPGA.vo D:/Cinna-BoN-FPGA/simulation/modelsim/ simulation " "Generated file Cinna-BoN-FPGA.vo in folder \"D:/Cinna-BoN-FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1564877639547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564877639600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 03 20:13:59 2019 " "Processing ended: Sat Aug 03 20:13:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564877639600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564877639600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564877639600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1564877639600 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 77 s " "Quartus Prime Full Compilation was successful. 0 errors, 77 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1564877640264 ""}
