Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Nov 06 00:17:52 2016
| Host         : Liwei running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dual_gen_timing_summary_routed.rpt -rpx dual_gen_timing_summary_routed.rpx
| Design       : dual_gen
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 148 register/latch pins with no clock driven by root clock pin: CHANNEL (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HALF_CLOCK_reg/C (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: MY_BASIC_DAC/clk_counter_reg[0]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: gen1/DEBOUNCE_reg/C (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: gen1/freqclock_reg/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: gen1/unit_four/Q_reg/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: gen1/unit_three/Q_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: gen2/DEBOUNCE_reg/C (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: gen2/freqclock_reg/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: gen2/unit_four/Q_reg/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: gen2/unit_three/Q_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 612 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.623        0.000                      0                 1022        0.066        0.000                      0                 1022        4.500        0.000                       0                   529  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.623        0.000                      0                  959        0.066        0.000                      0                  959        4.500        0.000                       0                   529  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.492        0.000                      0                   63        0.606        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 gen2/duty_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen2/duty_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 3.831ns (51.657%)  route 3.585ns (48.343%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.554     5.075    gen2/CLOCK_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  gen2/duty_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  gen2/duty_reg[0]/Q
                         net (fo=7, routed)           0.696     6.227    gen2/duty[0]
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.351 r  gen2/duty[11]_i_55__0/O
                         net (fo=1, routed)           0.000     6.351    gen2/duty[11]_i_55__0_n_2
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.883 r  gen2/duty_reg[11]_i_43__0/CO[3]
                         net (fo=1, routed)           0.000     6.883    gen2/duty_reg[11]_i_43__0_n_2
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.196 r  gen2/duty_reg[11]_i_42__0/O[3]
                         net (fo=2, routed)           0.942     8.138    gen2/duty4[7]
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.306     8.444 r  gen2/duty[11]_i_29__0/O
                         net (fo=1, routed)           0.000     8.444    gen2/duty[11]_i_29__0_n_2
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.845 r  gen2/duty_reg[11]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.845    gen2/duty_reg[11]_i_7__0_n_2
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.002 r  gen2/duty_reg[11]_i_3__0/CO[1]
                         net (fo=13, routed)          0.834     9.836    gen2/duty3
    SLICE_X40Y31         LUT3 (Prop_lut3_I1_O)        0.329    10.165 r  gen2/duty[3]_i_6__0/O
                         net (fo=1, routed)           0.000    10.165    gen2/duty[3]_i_6__0_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.715 r  gen2/duty_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.715    gen2/duty_reg[3]_i_2__0_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.829 r  gen2/duty_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.829    gen2/duty_reg[7]_i_2__0_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.051 r  gen2/duty_reg[11]_i_5__0/O[0]
                         net (fo=1, routed)           1.113    12.164    gen2/duty1[8]
    SLICE_X39Y31         LUT3 (Prop_lut3_I0_O)        0.327    12.491 r  gen2/duty[8]_i_1__0/O
                         net (fo=1, routed)           0.000    12.491    gen2/duty[8]_i_1__0_n_2
    SLICE_X39Y31         FDRE                                         r  gen2/duty_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.435    14.776    gen2/CLOCK_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  gen2/duty_reg[8]/C
                         clock pessimism              0.299    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.075    15.115    gen2/duty_reg[8]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -12.491    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 gen2/duty_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen2/duty_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 3.817ns (52.629%)  route 3.436ns (47.371%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.554     5.075    gen2/CLOCK_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  gen2/duty_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  gen2/duty_reg[0]/Q
                         net (fo=7, routed)           0.696     6.227    gen2/duty[0]
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.351 r  gen2/duty[11]_i_55__0/O
                         net (fo=1, routed)           0.000     6.351    gen2/duty[11]_i_55__0_n_2
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.883 r  gen2/duty_reg[11]_i_43__0/CO[3]
                         net (fo=1, routed)           0.000     6.883    gen2/duty_reg[11]_i_43__0_n_2
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.196 r  gen2/duty_reg[11]_i_42__0/O[3]
                         net (fo=2, routed)           0.942     8.138    gen2/duty4[7]
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.306     8.444 r  gen2/duty[11]_i_29__0/O
                         net (fo=1, routed)           0.000     8.444    gen2/duty[11]_i_29__0_n_2
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.845 r  gen2/duty_reg[11]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.845    gen2/duty_reg[11]_i_7__0_n_2
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.002 r  gen2/duty_reg[11]_i_3__0/CO[1]
                         net (fo=13, routed)          0.834     9.836    gen2/duty3
    SLICE_X40Y31         LUT3 (Prop_lut3_I1_O)        0.329    10.165 r  gen2/duty[3]_i_6__0/O
                         net (fo=1, routed)           0.000    10.165    gen2/duty[3]_i_6__0_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.715 r  gen2/duty_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.715    gen2/duty_reg[3]_i_2__0_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.028 r  gen2/duty_reg[7]_i_2__0/O[3]
                         net (fo=1, routed)           0.964    11.992    gen2/duty1[7]
    SLICE_X39Y31         LUT3 (Prop_lut3_I0_O)        0.336    12.328 r  gen2/duty[7]_i_1__0/O
                         net (fo=1, routed)           0.000    12.328    gen2/duty[7]_i_1__0_n_2
    SLICE_X39Y31         FDRE                                         r  gen2/duty_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.435    14.776    gen2/CLOCK_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  gen2/duty_reg[7]/C
                         clock pessimism              0.299    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.075    15.115    gen2/duty_reg[7]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 gen1/duty_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen1/duty_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 3.997ns (55.408%)  route 3.217ns (44.592%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.562     5.083    gen1/CLOCK_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  gen1/duty_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.419     5.502 r  gen1/duty_reg[5]/Q
                         net (fo=7, routed)           0.763     6.265    gen1/duty[5]
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.296     6.561 r  gen1/duty[11]_i_50/O
                         net (fo=1, routed)           0.000     6.561    gen1/duty[11]_i_50_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  gen1/duty_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.111    gen1/duty_reg[11]_i_42_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.445 r  gen1/duty_reg[11]_i_33/O[1]
                         net (fo=2, routed)           0.804     8.250    gen1/duty4[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.303     8.553 r  gen1/duty[11]_i_11/O
                         net (fo=1, routed)           0.000     8.553    gen1/duty[11]_i_11_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.011 r  gen1/duty_reg[11]_i_3/CO[1]
                         net (fo=13, routed)          0.824     9.835    gen1/duty3
    SLICE_X38Y37         LUT3 (Prop_lut3_I1_O)        0.332    10.167 r  gen1/duty[3]_i_6/O
                         net (fo=1, routed)           0.000    10.167    gen1/duty[3]_i_6_n_2
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.700 r  gen1/duty_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.700    gen1/duty_reg[3]_i_2_n_2
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.817 r  gen1/duty_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.817    gen1/duty_reg[7]_i_2_n_2
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.140 r  gen1/duty_reg[11]_i_5/O[1]
                         net (fo=1, routed)           0.825    11.965    gen1/duty1[9]
    SLICE_X38Y40         LUT3 (Prop_lut3_I0_O)        0.332    12.297 r  gen1/duty[9]_i_1/O
                         net (fo=1, routed)           0.000    12.297    gen1/duty[9]_i_1_n_2
    SLICE_X38Y40         FDRE                                         r  gen1/duty_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.443    14.784    gen1/CLOCK_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  gen1/duty_reg[9]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y40         FDRE (Setup_fdre_C_D)        0.118    15.142    gen1/duty_reg[9]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -12.297    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 gen1/duty_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen1/duty_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 3.794ns (52.798%)  route 3.392ns (47.202%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.562     5.083    gen1/CLOCK_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  gen1/duty_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.419     5.502 r  gen1/duty_reg[5]/Q
                         net (fo=7, routed)           0.763     6.265    gen1/duty[5]
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.296     6.561 r  gen1/duty[11]_i_50/O
                         net (fo=1, routed)           0.000     6.561    gen1/duty[11]_i_50_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  gen1/duty_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.111    gen1/duty_reg[11]_i_42_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.445 r  gen1/duty_reg[11]_i_33/O[1]
                         net (fo=2, routed)           0.804     8.250    gen1/duty4[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.303     8.553 r  gen1/duty[11]_i_11/O
                         net (fo=1, routed)           0.000     8.553    gen1/duty[11]_i_11_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.011 r  gen1/duty_reg[11]_i_3/CO[1]
                         net (fo=13, routed)          0.824     9.835    gen1/duty3
    SLICE_X38Y37         LUT3 (Prop_lut3_I1_O)        0.332    10.167 r  gen1/duty[3]_i_6/O
                         net (fo=1, routed)           0.000    10.167    gen1/duty[3]_i_6_n_2
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.700 r  gen1/duty_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.700    gen1/duty_reg[3]_i_2_n_2
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.939 r  gen1/duty_reg[7]_i_2/O[2]
                         net (fo=1, routed)           1.000    11.939    gen1/duty1[6]
    SLICE_X38Y40         LUT3 (Prop_lut3_I0_O)        0.330    12.269 r  gen1/duty[6]_i_1/O
                         net (fo=1, routed)           0.000    12.269    gen1/duty[6]_i_1_n_2
    SLICE_X38Y40         FDRE                                         r  gen1/duty_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.443    14.784    gen1/CLOCK_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  gen1/duty_reg[6]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y40         FDRE (Setup_fdre_C_D)        0.118    15.142    gen1/duty_reg[6]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             2.876ns  (required time - arrival time)
  Source:                 gen2/duty_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen2/duty_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 3.833ns (53.668%)  route 3.309ns (46.332%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.554     5.075    gen2/CLOCK_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  gen2/duty_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  gen2/duty_reg[0]/Q
                         net (fo=7, routed)           0.696     6.227    gen2/duty[0]
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.351 r  gen2/duty[11]_i_55__0/O
                         net (fo=1, routed)           0.000     6.351    gen2/duty[11]_i_55__0_n_2
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.883 r  gen2/duty_reg[11]_i_43__0/CO[3]
                         net (fo=1, routed)           0.000     6.883    gen2/duty_reg[11]_i_43__0_n_2
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.196 r  gen2/duty_reg[11]_i_42__0/O[3]
                         net (fo=2, routed)           0.942     8.138    gen2/duty4[7]
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.306     8.444 r  gen2/duty[11]_i_29__0/O
                         net (fo=1, routed)           0.000     8.444    gen2/duty[11]_i_29__0_n_2
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.845 r  gen2/duty_reg[11]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.845    gen2/duty_reg[11]_i_7__0_n_2
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.002 r  gen2/duty_reg[11]_i_3__0/CO[1]
                         net (fo=13, routed)          0.834     9.836    gen2/duty3
    SLICE_X40Y31         LUT3 (Prop_lut3_I1_O)        0.329    10.165 r  gen2/duty[3]_i_6__0/O
                         net (fo=1, routed)           0.000    10.165    gen2/duty[3]_i_6__0_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.715 r  gen2/duty_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.715    gen2/duty_reg[3]_i_2__0_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.049 r  gen2/duty_reg[7]_i_2__0/O[1]
                         net (fo=1, routed)           0.837    11.886    gen2/duty1[5]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.331    12.217 r  gen2/duty[5]_i_1__0/O
                         net (fo=1, routed)           0.000    12.217    gen2/duty[5]_i_1__0_n_2
    SLICE_X36Y32         FDRE                                         r  gen2/duty_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.437    14.778    gen2/CLOCK_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  gen2/duty_reg[5]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)        0.075    15.093    gen2/duty_reg[5]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.876    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 gen2/duty_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen2/duty_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.035ns  (logic 3.901ns (55.452%)  route 3.134ns (44.548%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.554     5.075    gen2/CLOCK_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  gen2/duty_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  gen2/duty_reg[0]/Q
                         net (fo=7, routed)           0.696     6.227    gen2/duty[0]
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.351 r  gen2/duty[11]_i_55__0/O
                         net (fo=1, routed)           0.000     6.351    gen2/duty[11]_i_55__0_n_2
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.883 r  gen2/duty_reg[11]_i_43__0/CO[3]
                         net (fo=1, routed)           0.000     6.883    gen2/duty_reg[11]_i_43__0_n_2
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.196 r  gen2/duty_reg[11]_i_42__0/O[3]
                         net (fo=2, routed)           0.942     8.138    gen2/duty4[7]
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.306     8.444 r  gen2/duty[11]_i_29__0/O
                         net (fo=1, routed)           0.000     8.444    gen2/duty[11]_i_29__0_n_2
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.845 r  gen2/duty_reg[11]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.845    gen2/duty_reg[11]_i_7__0_n_2
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.002 r  gen2/duty_reg[11]_i_3__0/CO[1]
                         net (fo=13, routed)          0.834     9.836    gen2/duty3
    SLICE_X40Y31         LUT3 (Prop_lut3_I1_O)        0.329    10.165 r  gen2/duty[3]_i_6__0/O
                         net (fo=1, routed)           0.000    10.165    gen2/duty[3]_i_6__0_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.715 r  gen2/duty_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.715    gen2/duty_reg[3]_i_2__0_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.829 r  gen2/duty_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.829    gen2/duty_reg[7]_i_2__0_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.142 r  gen2/duty_reg[11]_i_5__0/O[3]
                         net (fo=1, routed)           0.662    11.804    gen2/duty1[11]
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.306    12.110 r  gen2/duty[11]_i_2__0/O
                         net (fo=1, routed)           0.000    12.110    gen2/duty[11]_i_2__0_n_2
    SLICE_X41Y33         FDRE                                         r  gen2/duty_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.440    14.781    gen2/CLOCK_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  gen2/duty_reg[11]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)        0.029    15.035    gen2/duty_reg[11]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 gen1/duty_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen1/duty_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.079ns  (logic 3.882ns (54.840%)  route 3.197ns (45.160%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.562     5.083    gen1/CLOCK_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  gen1/duty_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.419     5.502 r  gen1/duty_reg[5]/Q
                         net (fo=7, routed)           0.763     6.265    gen1/duty[5]
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.296     6.561 r  gen1/duty[11]_i_50/O
                         net (fo=1, routed)           0.000     6.561    gen1/duty[11]_i_50_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  gen1/duty_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.111    gen1/duty_reg[11]_i_42_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.445 r  gen1/duty_reg[11]_i_33/O[1]
                         net (fo=2, routed)           0.804     8.250    gen1/duty4[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.303     8.553 r  gen1/duty[11]_i_11/O
                         net (fo=1, routed)           0.000     8.553    gen1/duty[11]_i_11_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.011 r  gen1/duty_reg[11]_i_3/CO[1]
                         net (fo=13, routed)          0.824     9.835    gen1/duty3
    SLICE_X38Y37         LUT3 (Prop_lut3_I1_O)        0.332    10.167 r  gen1/duty[3]_i_6/O
                         net (fo=1, routed)           0.000    10.167    gen1/duty[3]_i_6_n_2
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.700 r  gen1/duty_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.700    gen1/duty_reg[3]_i_2_n_2
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.023 r  gen1/duty_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.805    11.828    gen1/duty1[5]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.334    12.162 r  gen1/duty[5]_i_1/O
                         net (fo=1, routed)           0.000    12.162    gen1/duty[5]_i_1_n_2
    SLICE_X37Y38         FDRE                                         r  gen1/duty_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.442    14.783    gen1/CLOCK_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  gen1/duty_reg[5]/C
                         clock pessimism              0.300    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X37Y38         FDRE (Setup_fdre_C_D)        0.075    15.123    gen1/duty_reg[5]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 gen1/duty_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen1/duty_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 3.877ns (54.904%)  route 3.184ns (45.096%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.562     5.083    gen1/CLOCK_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  gen1/duty_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.419     5.502 r  gen1/duty_reg[5]/Q
                         net (fo=7, routed)           0.763     6.265    gen1/duty[5]
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.296     6.561 r  gen1/duty[11]_i_50/O
                         net (fo=1, routed)           0.000     6.561    gen1/duty[11]_i_50_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  gen1/duty_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.111    gen1/duty_reg[11]_i_42_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.445 r  gen1/duty_reg[11]_i_33/O[1]
                         net (fo=2, routed)           0.804     8.250    gen1/duty4[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.303     8.553 r  gen1/duty[11]_i_11/O
                         net (fo=1, routed)           0.000     8.553    gen1/duty[11]_i_11_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.011 r  gen1/duty_reg[11]_i_3/CO[1]
                         net (fo=13, routed)          0.824     9.835    gen1/duty3
    SLICE_X38Y37         LUT3 (Prop_lut3_I1_O)        0.332    10.167 r  gen1/duty[3]_i_6/O
                         net (fo=1, routed)           0.000    10.167    gen1/duty[3]_i_6_n_2
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.700 r  gen1/duty_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.700    gen1/duty_reg[3]_i_2_n_2
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.015 r  gen1/duty_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.793    11.808    gen1/duty1[7]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.337    12.145 r  gen1/duty[7]_i_1/O
                         net (fo=1, routed)           0.000    12.145    gen1/duty[7]_i_1_n_2
    SLICE_X37Y38         FDRE                                         r  gen1/duty_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.442    14.783    gen1/CLOCK_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  gen1/duty_reg[7]/C
                         clock pessimism              0.300    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X37Y38         FDRE (Setup_fdre_C_D)        0.075    15.123    gen1/duty_reg[7]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -12.145    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 gen1/duty_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen1/duty_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 3.884ns (54.919%)  route 3.188ns (45.081%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.562     5.083    gen1/CLOCK_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  gen1/duty_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.419     5.502 r  gen1/duty_reg[5]/Q
                         net (fo=7, routed)           0.763     6.265    gen1/duty[5]
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.296     6.561 r  gen1/duty[11]_i_50/O
                         net (fo=1, routed)           0.000     6.561    gen1/duty[11]_i_50_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  gen1/duty_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.111    gen1/duty_reg[11]_i_42_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.445 r  gen1/duty_reg[11]_i_33/O[1]
                         net (fo=2, routed)           0.804     8.250    gen1/duty4[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.303     8.553 r  gen1/duty[11]_i_11/O
                         net (fo=1, routed)           0.000     8.553    gen1/duty[11]_i_11_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.011 r  gen1/duty_reg[11]_i_3/CO[1]
                         net (fo=13, routed)          0.824     9.835    gen1/duty3
    SLICE_X38Y37         LUT3 (Prop_lut3_I1_O)        0.332    10.167 r  gen1/duty[3]_i_6/O
                         net (fo=1, routed)           0.000    10.167    gen1/duty[3]_i_6_n_2
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.700 r  gen1/duty_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.700    gen1/duty_reg[3]_i_2_n_2
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.817 r  gen1/duty_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.817    gen1/duty_reg[7]_i_2_n_2
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.036 r  gen1/duty_reg[11]_i_5/O[0]
                         net (fo=1, routed)           0.797    11.833    gen1/duty1[8]
    SLICE_X38Y40         LUT3 (Prop_lut3_I0_O)        0.323    12.156 r  gen1/duty[8]_i_1/O
                         net (fo=1, routed)           0.000    12.156    gen1/duty[8]_i_1_n_2
    SLICE_X38Y40         FDRE                                         r  gen1/duty_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.443    14.784    gen1/CLOCK_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  gen1/duty_reg[8]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y40         FDRE (Setup_fdre_C_D)        0.118    15.142    gen1/duty_reg[8]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -12.156    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 gen2/duty_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen2/duty_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 3.945ns (56.352%)  route 3.056ns (43.648%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.554     5.075    gen2/CLOCK_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  gen2/duty_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  gen2/duty_reg[0]/Q
                         net (fo=7, routed)           0.696     6.227    gen2/duty[0]
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.351 r  gen2/duty[11]_i_55__0/O
                         net (fo=1, routed)           0.000     6.351    gen2/duty[11]_i_55__0_n_2
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.883 r  gen2/duty_reg[11]_i_43__0/CO[3]
                         net (fo=1, routed)           0.000     6.883    gen2/duty_reg[11]_i_43__0_n_2
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.196 r  gen2/duty_reg[11]_i_42__0/O[3]
                         net (fo=2, routed)           0.942     8.138    gen2/duty4[7]
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.306     8.444 r  gen2/duty[11]_i_29__0/O
                         net (fo=1, routed)           0.000     8.444    gen2/duty[11]_i_29__0_n_2
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.845 r  gen2/duty_reg[11]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.845    gen2/duty_reg[11]_i_7__0_n_2
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.002 r  gen2/duty_reg[11]_i_3__0/CO[1]
                         net (fo=13, routed)          0.834     9.836    gen2/duty3
    SLICE_X40Y31         LUT3 (Prop_lut3_I1_O)        0.329    10.165 r  gen2/duty[3]_i_6__0/O
                         net (fo=1, routed)           0.000    10.165    gen2/duty[3]_i_6__0_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.715 r  gen2/duty_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.715    gen2/duty_reg[3]_i_2__0_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.829 r  gen2/duty_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.829    gen2/duty_reg[7]_i_2__0_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.163 r  gen2/duty_reg[11]_i_5__0/O[1]
                         net (fo=1, routed)           0.583    11.747    gen2/duty1[9]
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.329    12.076 r  gen2/duty[9]_i_1__0/O
                         net (fo=1, routed)           0.000    12.076    gen2/duty[9]_i_1__0_n_2
    SLICE_X41Y33         FDRE                                         r  gen2/duty_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.440    14.781    gen2/CLOCK_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  gen2/duty_reg[9]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)        0.075    15.081    gen2/duty_reg[9]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  3.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mymouse/middle_down_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/middle_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.441%)  route 0.223ns (63.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.562     1.445    mymouse/CLOCK_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  mymouse/middle_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  mymouse/middle_down_reg/Q
                         net (fo=1, routed)           0.223     1.796    mymouse/middle_down_reg_n_2
    SLICE_X32Y51         FDRE                                         r  mymouse/middle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.830     1.958    mymouse/CLOCK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  mymouse/middle_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.021     1.730    mymouse/middle_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 keyboard/esc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/write_data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.514%)  route 0.241ns (56.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.564     1.447    keyboard/CLOCK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  keyboard/esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  keyboard/esc_reg/Q
                         net (fo=3, routed)           0.241     1.830    mymouse/esc
    SLICE_X32Y51         LUT5 (Prop_lut5_I2_O)        0.045     1.875 r  mymouse/write_data_i_1/O
                         net (fo=1, routed)           0.000     1.875    mymouse/write_data_i_1_n_2
    SLICE_X32Y51         FDRE                                         r  mymouse/write_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.830     1.958    mymouse/CLOCK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  mymouse/write_data_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.091     1.805    mymouse/write_data_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mymouse/x_sign_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.610%)  route 0.251ns (57.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.562     1.445    mymouse/CLOCK_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  mymouse/x_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  mymouse/x_sign_reg/Q
                         net (fo=12, routed)          0.251     1.837    mymouse/x_sign_reg_n_2
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.045     1.882 r  mymouse/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     1.882    mymouse/x_pos[8]_i_1_n_2
    SLICE_X33Y48         FDRE                                         r  mymouse/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.833     1.960    mymouse/CLOCK_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  mymouse/x_pos_reg[8]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.092     1.808    mymouse/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mymouse/y_sign_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/y_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.830%)  route 0.281ns (60.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.562     1.445    mymouse/CLOCK_IBUF_BUFG
    SLICE_X37Y51         FDCE                                         r  mymouse/y_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  mymouse/y_sign_reg/Q
                         net (fo=11, routed)          0.281     1.867    mymouse/y_sign_reg_n_2
    SLICE_X37Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.912 r  mymouse/y_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     1.912    mymouse/y_pos[10]_i_1_n_2
    SLICE_X37Y48         FDRE                                         r  mymouse/y_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.833     1.960    mymouse/CLOCK_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  mymouse/y_pos_reg[10]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.092     1.808    mymouse/y_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mymouse/Inst_Ps2Interface/load_rx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/Inst_Ps2Interface/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.678%)  route 0.189ns (57.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.562     1.445    mymouse/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  mymouse/Inst_Ps2Interface/load_rx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mymouse/Inst_Ps2Interface/load_rx_data_reg/Q
                         net (fo=8, routed)           0.189     1.776    mymouse/Inst_Ps2Interface/load_rx_data
    SLICE_X37Y53         FDRE                                         r  mymouse/Inst_Ps2Interface/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.829     1.957    mymouse/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  mymouse/Inst_Ps2Interface/rx_data_reg[0]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y53         FDRE (Hold_fdre_C_CE)       -0.039     1.669    mymouse/Inst_Ps2Interface/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mymouse/Inst_Ps2Interface/load_rx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/Inst_Ps2Interface/rx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.678%)  route 0.189ns (57.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.562     1.445    mymouse/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  mymouse/Inst_Ps2Interface/load_rx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mymouse/Inst_Ps2Interface/load_rx_data_reg/Q
                         net (fo=8, routed)           0.189     1.776    mymouse/Inst_Ps2Interface/load_rx_data
    SLICE_X37Y53         FDRE                                         r  mymouse/Inst_Ps2Interface/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.829     1.957    mymouse/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  mymouse/Inst_Ps2Interface/rx_data_reg[3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y53         FDRE (Hold_fdre_C_CE)       -0.039     1.669    mymouse/Inst_Ps2Interface/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mymouse/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/Inst_Ps2Interface/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.857%)  route 0.243ns (62.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.560     1.443    mymouse/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  mymouse/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  mymouse/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.243     1.834    mymouse/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X37Y53         FDRE                                         r  mymouse/Inst_Ps2Interface/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.829     1.957    mymouse/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  mymouse/Inst_Ps2Interface/rx_data_reg[3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.016     1.724    mymouse/Inst_Ps2Interface/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mymouse/Inst_Ps2Interface/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/x_inc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.230ns (44.725%)  route 0.284ns (55.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.561     1.444    mymouse/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  mymouse/Inst_Ps2Interface/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  mymouse/Inst_Ps2Interface/rx_data_reg[7]/Q
                         net (fo=7, routed)           0.284     1.856    mymouse/Inst_Ps2Interface/rx_data_reg_n_2_[7]
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.102     1.958 r  mymouse/Inst_Ps2Interface/x_inc[7]_i_2/O
                         net (fo=1, routed)           0.000     1.958    mymouse/x_inc[7]
    SLICE_X35Y49         FDCE                                         r  mymouse/x_inc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.832     1.959    mymouse/CLOCK_IBUF_BUFG
    SLICE_X35Y49         FDCE                                         r  mymouse/x_inc_reg[7]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X35Y49         FDCE (Hold_fdce_C_D)         0.107     1.822    mymouse/x_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 keyboard/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/TRIG_ARR_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.983%)  route 0.317ns (63.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.562     1.445    keyboard/CLOCK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  keyboard/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  keyboard/COUNT_reg[1]/Q
                         net (fo=6, routed)           0.317     1.903    keyboard/COUNT_reg__0[1]
    SLICE_X31Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.948 r  keyboard/TRIG_ARR_i_1/O
                         net (fo=1, routed)           0.000     1.948    keyboard/TRIG_ARR_i_1_n_2
    SLICE_X31Y49         FDRE                                         r  keyboard/TRIG_ARR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.833     1.960    keyboard/CLOCK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  keyboard/TRIG_ARR_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.091     1.807    keyboard/TRIG_ARR_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 gen1/sec_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen1/SEC_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.562     1.445    gen1/CLOCK_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  gen1/sec_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  gen1/sec_count_reg[20]/Q
                         net (fo=2, routed)           0.099     1.685    gen1/sec_count_reg[20]
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.730 r  gen1/SEC_CLOCK_i_1/O
                         net (fo=1, routed)           0.000     1.730    gen1/SEC_CLOCK_i_1_n_2
    SLICE_X38Y41         FDRE                                         r  gen1/SEC_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.831     1.958    gen1/CLOCK_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  gen1/SEC_CLOCK_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.120     1.578    gen1/SEC_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y57   COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y56   COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y56   COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y56   COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y56   COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y56   COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y53   DAC_CLOCK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   HALF_CLOCK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y37   gen1/DEBOUNCE_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   HALF_CLOCK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   gen1/dutycount_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   gen1/dutycount_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   gen1/dutycount_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   gen1/dutycount_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   gen1/dutycount_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   gen1/dutycount_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   gen1/dutycount_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   gen1/dutycount_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   gen1/freqCount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y56   COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y56   COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y56   COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y56   COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y56   COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   DAC_CLOCK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   gen1/DEBOUNCE_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   keyboard/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   keyboard/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   keyboard/COUNT_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 keyboard/esc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 0.580ns (11.504%)  route 4.462ns (88.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.566     5.087    keyboard/CLOCK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  keyboard/esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  keyboard/esc_reg/Q
                         net (fo=3, routed)           1.112     6.655    mymouse/esc
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         3.349    10.129    vga/vga_sync_unit/middle_reg
    SLICE_X33Y43         FDCE                                         f  vga/vga_sync_unit/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.445    14.786    vga/vga_sync_unit/CLOCK_IBUF_BUFG
    SLICE_X33Y43         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    vga/vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 keyboard/esc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 0.580ns (11.504%)  route 4.462ns (88.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.566     5.087    keyboard/CLOCK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  keyboard/esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  keyboard/esc_reg/Q
                         net (fo=3, routed)           1.112     6.655    mymouse/esc
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         3.349    10.129    vga/vga_sync_unit/middle_reg
    SLICE_X33Y43         FDCE                                         f  vga/vga_sync_unit/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.445    14.786    vga/vga_sync_unit/CLOCK_IBUF_BUFG
    SLICE_X33Y43         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    vga/vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 keyboard/esc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 0.580ns (12.187%)  route 4.179ns (87.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.566     5.087    keyboard/CLOCK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  keyboard/esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  keyboard/esc_reg/Q
                         net (fo=3, routed)           1.112     6.655    mymouse/esc
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         3.067     9.846    vga/vga_sync_unit/middle_reg
    SLICE_X29Y42         FDCE                                         f  vga/vga_sync_unit/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.446    14.787    vga/vga_sync_unit/CLOCK_IBUF_BUFG
    SLICE_X29Y42         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.607    vga/vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 keyboard/esc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 0.580ns (12.187%)  route 4.179ns (87.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.566     5.087    keyboard/CLOCK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  keyboard/esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  keyboard/esc_reg/Q
                         net (fo=3, routed)           1.112     6.655    mymouse/esc
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         3.067     9.846    vga/vga_sync_unit/middle_reg
    SLICE_X29Y42         FDCE                                         f  vga/vga_sync_unit/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.446    14.787    vga/vga_sync_unit/CLOCK_IBUF_BUFG
    SLICE_X29Y42         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.607    vga/vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 keyboard/esc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 0.580ns (12.187%)  route 4.179ns (87.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.566     5.087    keyboard/CLOCK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  keyboard/esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  keyboard/esc_reg/Q
                         net (fo=3, routed)           1.112     6.655    mymouse/esc
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         3.067     9.846    vga/vga_sync_unit/middle_reg
    SLICE_X29Y42         FDCE                                         f  vga/vga_sync_unit/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.446    14.787    vga/vga_sync_unit/CLOCK_IBUF_BUFG
    SLICE_X29Y42         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.607    vga/vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 keyboard/esc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 0.580ns (12.187%)  route 4.179ns (87.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.566     5.087    keyboard/CLOCK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  keyboard/esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  keyboard/esc_reg/Q
                         net (fo=3, routed)           1.112     6.655    mymouse/esc
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         3.067     9.846    vga/vga_sync_unit/middle_reg
    SLICE_X29Y42         FDCE                                         f  vga/vga_sync_unit/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.446    14.787    vga/vga_sync_unit/CLOCK_IBUF_BUFG
    SLICE_X29Y42         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.607    vga/vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 keyboard/esc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 0.580ns (12.548%)  route 4.042ns (87.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.566     5.087    keyboard/CLOCK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  keyboard/esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  keyboard/esc_reg/Q
                         net (fo=3, routed)           1.112     6.655    mymouse/esc
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         2.930     9.710    vga/vga_sync_unit/middle_reg
    SLICE_X28Y44         FDCE                                         f  vga/vga_sync_unit/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.447    14.788    vga/vga_sync_unit/CLOCK_IBUF_BUFG
    SLICE_X28Y44         FDCE                                         r  vga/vga_sync_unit/h_count_reg_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    vga/vga_sync_unit/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 keyboard/esc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 0.580ns (12.548%)  route 4.042ns (87.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.566     5.087    keyboard/CLOCK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  keyboard/esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  keyboard/esc_reg/Q
                         net (fo=3, routed)           1.112     6.655    mymouse/esc
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         2.930     9.710    vga/vga_sync_unit/middle_reg
    SLICE_X28Y44         FDCE                                         f  vga/vga_sync_unit/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.447    14.788    vga/vga_sync_unit/CLOCK_IBUF_BUFG
    SLICE_X28Y44         FDCE                                         r  vga/vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    vga/vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 keyboard/esc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.580ns (12.624%)  route 4.014ns (87.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.566     5.087    keyboard/CLOCK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  keyboard/esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  keyboard/esc_reg/Q
                         net (fo=3, routed)           1.112     6.655    mymouse/esc
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         2.902     9.682    vga/vga_sync_unit/middle_reg
    SLICE_X28Y45         FDCE                                         f  vga/vga_sync_unit/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.447    14.788    vga/vga_sync_unit/CLOCK_IBUF_BUFG
    SLICE_X28Y45         FDCE                                         r  vga/vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X28Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    vga/vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 keyboard/esc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.580ns (12.624%)  route 4.014ns (87.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.566     5.087    keyboard/CLOCK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  keyboard/esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  keyboard/esc_reg/Q
                         net (fo=3, routed)           1.112     6.655    mymouse/esc
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         2.902     9.682    vga/vga_sync_unit/middle_reg
    SLICE_X28Y45         FDCE                                         f  vga/vga_sync_unit/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.447    14.788    vga/vga_sync_unit/CLOCK_IBUF_BUFG
    SLICE_X28Y45         FDCE                                         r  vga/vga_sync_unit/h_count_reg_reg[6]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X28Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    vga/vga_sync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  4.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 keyboard/esc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/Inst_Ps2Interface/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.079%)  route 0.620ns (76.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.564     1.447    keyboard/CLOCK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  keyboard/esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  keyboard/esc_reg/Q
                         net (fo=3, routed)           0.425     2.013    mymouse/esc
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.045     2.058 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         0.195     2.253    mymouse/Inst_Ps2Interface/AR[0]
    SLICE_X30Y52         FDCE                                         f  mymouse/Inst_Ps2Interface/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.830     1.958    mymouse/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X30Y52         FDCE                                         r  mymouse/Inst_Ps2Interface/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.647    mymouse/Inst_Ps2Interface/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 mymouse/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/y_sign_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.227ns (28.577%)  route 0.567ns (71.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.562     1.445    mymouse/CLOCK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  mymouse/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  mymouse/middle_reg/Q
                         net (fo=3, routed)           0.176     1.749    mymouse/middleClick
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.099     1.848 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         0.392     2.240    mymouse/FSM_sequential_state_reg[0]_0
    SLICE_X37Y51         FDCE                                         f  mymouse/y_sign_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.830     1.958    mymouse/CLOCK_IBUF_BUFG
    SLICE_X37Y51         FDCE                                         r  mymouse/y_sign_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    mymouse/y_sign_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 mymouse/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/left_down_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.227ns (28.421%)  route 0.572ns (71.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.562     1.445    mymouse/CLOCK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  mymouse/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  mymouse/middle_reg/Q
                         net (fo=3, routed)           0.176     1.749    mymouse/middleClick
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.099     1.848 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         0.396     2.244    mymouse/FSM_sequential_state_reg[0]_0
    SLICE_X36Y51         FDCE                                         f  mymouse/left_down_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.830     1.958    mymouse/CLOCK_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  mymouse/left_down_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    mymouse/left_down_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 mymouse/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/middle_down_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.227ns (28.421%)  route 0.572ns (71.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.562     1.445    mymouse/CLOCK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  mymouse/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  mymouse/middle_reg/Q
                         net (fo=3, routed)           0.176     1.749    mymouse/middleClick
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.099     1.848 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         0.396     2.244    mymouse/FSM_sequential_state_reg[0]_0
    SLICE_X36Y51         FDCE                                         f  mymouse/middle_down_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.830     1.958    mymouse/CLOCK_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  mymouse/middle_down_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    mymouse/middle_down_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 mymouse/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/right_down_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.227ns (28.421%)  route 0.572ns (71.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.562     1.445    mymouse/CLOCK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  mymouse/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  mymouse/middle_reg/Q
                         net (fo=3, routed)           0.176     1.749    mymouse/middleClick
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.099     1.848 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         0.396     2.244    mymouse/FSM_sequential_state_reg[0]_0
    SLICE_X36Y51         FDCE                                         f  mymouse/right_down_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.830     1.958    mymouse/CLOCK_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  mymouse/right_down_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    mymouse/right_down_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 mymouse/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/x_overflow_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.227ns (28.421%)  route 0.572ns (71.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.562     1.445    mymouse/CLOCK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  mymouse/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  mymouse/middle_reg/Q
                         net (fo=3, routed)           0.176     1.749    mymouse/middleClick
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.099     1.848 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         0.396     2.244    mymouse/FSM_sequential_state_reg[0]_0
    SLICE_X36Y51         FDCE                                         f  mymouse/x_overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.830     1.958    mymouse/CLOCK_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  mymouse/x_overflow_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    mymouse/x_overflow_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 mymouse/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/y_overflow_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.227ns (28.421%)  route 0.572ns (71.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.562     1.445    mymouse/CLOCK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  mymouse/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  mymouse/middle_reg/Q
                         net (fo=3, routed)           0.176     1.749    mymouse/middleClick
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.099     1.848 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         0.396     2.244    mymouse/FSM_sequential_state_reg[0]_0
    SLICE_X36Y51         FDCE                                         f  mymouse/y_overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.830     1.958    mymouse/CLOCK_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  mymouse/y_overflow_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    mymouse/y_overflow_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 keyboard/esc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/Inst_Ps2Interface/FSM_sequential_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.079%)  route 0.620ns (76.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.564     1.447    keyboard/CLOCK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  keyboard/esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  keyboard/esc_reg/Q
                         net (fo=3, routed)           0.425     2.013    mymouse/esc
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.045     2.058 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         0.195     2.253    mymouse/Inst_Ps2Interface/AR[0]
    SLICE_X31Y52         FDCE                                         f  mymouse/Inst_Ps2Interface/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.830     1.958    mymouse/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X31Y52         FDCE                                         r  mymouse/Inst_Ps2Interface/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    mymouse/Inst_Ps2Interface/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 mymouse/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/FSM_sequential_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.227ns (28.024%)  route 0.583ns (71.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.562     1.445    mymouse/CLOCK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  mymouse/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  mymouse/middle_reg/Q
                         net (fo=3, routed)           0.176     1.749    mymouse/middleClick
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.099     1.848 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         0.407     2.255    mymouse/FSM_sequential_state_reg[0]_0
    SLICE_X37Y54         FDCE                                         f  mymouse/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.829     1.957    mymouse/CLOCK_IBUF_BUFG
    SLICE_X37Y54         FDCE                                         r  mymouse/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    mymouse/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 mymouse/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mymouse/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.227ns (27.874%)  route 0.587ns (72.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.562     1.445    mymouse/CLOCK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  mymouse/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  mymouse/middle_reg/Q
                         net (fo=3, routed)           0.176     1.749    mymouse/middleClick
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.099     1.848 f  mymouse/switchFreq[11]_i_2/O
                         net (fo=180, routed)         0.412     2.260    mymouse/FSM_sequential_state_reg[0]_0
    SLICE_X36Y54         FDCE                                         f  mymouse/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.829     1.957    mymouse/CLOCK_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  mymouse/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    mymouse/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.644    





