

================================================================
== Synthesis Summary Report of 'DigitRec'
================================================================
+ General Information: 
    * Date:           Tue Dec 17 15:07:25 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------+------+------+------------+-----------+----------+------------+-------+----------+----------+---------+------------+------------+---------+
    |                      Modules                     | Issue|      |  Latency   |  Latency  | Iteration|            |  Trip |          |          |         |            |            |         |
    |                      & Loops                     | Type | Slack|  (cycles)  |    (ns)   |  Latency |  Interval  | Count | Pipelined|   BRAM   |   DSP   |     FF     |     LUT    |   URAM  |
    +--------------------------------------------------+------+------+------------+-----------+----------+------------+-------+----------+----------+---------+------------+------------+---------+
    |+ DigitRec                                        |     -|  0.03|  9540283007|  9.540e+10|         -|  9540283008|      -|        no|  115 (2%)|  1 (~0%)|  5235 (~0%)|  6665 (~0%)|  4 (~0%)|
    | + DigitRec_Pipeline_VITIS_LOOP_212_2             |     -|  1.33|        9002|  9.002e+04|         -|        9002|      -|        no|         -|        -|    31 (~0%)|    93 (~0%)|        -|
    |  o VITIS_LOOP_212_2                              |     -|  7.30|        9000|  9.000e+04|         2|           1|   9000|       yes|         -|        -|           -|           -|        -|
    | + DigitRec_Pipeline_VITIS_LOOP_216_3             |     -|  4.01|        2002|  2.002e+04|         -|        2002|      -|        no|         -|        -|    25 (~0%)|    67 (~0%)|        -|
    |  o VITIS_LOOP_216_3                              |     -|  7.30|        2000|  2.000e+04|         2|           1|   2000|       yes|         -|        -|           -|           -|        -|
    | + DigitRec_Pipeline_VITIS_LOOP_205_1             |     -|  1.33|        9002|  9.002e+04|         -|        9002|      -|        no|         -|        -|    31 (~0%)|    71 (~0%)|        -|
    |  o VITIS_LOOP_205_1                              |     -|  7.30|        9000|  9.000e+04|         2|           1|   9000|       yes|         -|        -|           -|           -|        -|
    | + DigitRec_Pipeline_VITIS_LOOP_254_4             |     -|  4.95|        2002|  2.002e+04|         -|        2002|      -|        no|         -|        -|    25 (~0%)|    67 (~0%)|        -|
    |  o VITIS_LOOP_254_4                              |     -|  7.30|        2000|  2.000e+04|         2|           1|   2000|       yes|         -|        -|           -|           -|        -|
    | o TEST_LOOP                                      |     -|  7.30|  9540272000|  9.540e+10|   4770136|           -|   2000|        no|         -|        -|           -|           -|        -|
    |  + DigitRec_Pipeline_LANES_INSERTION_SORT_OUTER  |     -|  0.57|         122|  1.220e+03|         -|         122|      -|        no|         -|        -|   210 (~0%)|  1266 (~0%)|        -|
    |   o LANES_INSERTION_SORT_OUTER                   |     -|  7.30|         120|  1.200e+03|         1|           1|    120|       yes|         -|        -|           -|           -|        -|
    |  + DigitRec_Pipeline_INCREMENT                   |     -|  5.00|           5|     50.000|         -|           5|      -|        no|         -|        -|   325 (~0%)|   263 (~0%)|        -|
    |   o INCREMENT                                    |     -|  7.30|           3|     30.000|         1|           1|      3|       yes|         -|        -|           -|           -|        -|
    |  o TRAINING_LOOP_LANES                           |     -|  7.30|     4770000|  4.770e+07|       265|           -|  18000|        no|         -|        -|           -|           -|        -|
    |   + DigitRec_Pipeline_VITIS_LOOP_51_1            |     -|  6.20|         258|  2.580e+03|         -|         258|      -|        no|         -|        -|    20 (~0%)|    88 (~0%)|        -|
    |    o VITIS_LOOP_51_1                             |     -|  7.30|         256|  2.560e+03|         1|           1|    256|       yes|         -|        -|           -|           -|        -|
    |   + DigitRec_Pipeline_FIND_MAX_DIST              |     -|  4.11|           5|     50.000|         -|           5|      -|        no|         -|        -|    69 (~0%)|   778 (~0%)|        -|
    |    o FIND_MAX_DIST                               |     -|  7.30|           3|     30.000|         1|           1|      3|       yes|         -|        -|           -|           -|        -|
    +--------------------------------------------------+------+------+------------+-----------+----------+------------+-------+----------+----------+---------+------------+------------+---------+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------------------+----------+
| Interface                    | Bitwidth |
+------------------------------+----------+
| global_results_address0      | 11       |
| global_results_d0            | 8        |
| global_test_set_address0     | 11       |
| global_test_set_q0           | 256      |
| global_training_set_address0 | 14       |
| global_training_set_q0       | 256      |
+------------------------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| run       | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------------+-----------+----------------+
| Argument            | Direction | Datatype       |
+---------------------+-----------+----------------+
| global_training_set | in        | ap_uint<256>*  |
| global_test_set     | in        | ap_uint<256>*  |
| global_results      | out       | unsigned char* |
| run                 | in        | int            |
+---------------------+-----------+----------------+

* SW-to-HW Mapping
+---------------------+------------------------------+---------+----------+
| Argument            | HW Interface                 | HW Type | HW Usage |
+---------------------+------------------------------+---------+----------+
| global_training_set | global_training_set_address0 | port    | offset   |
| global_training_set | global_training_set_ce0      | port    |          |
| global_training_set | global_training_set_q0       | port    |          |
| global_test_set     | global_test_set_address0     | port    | offset   |
| global_test_set     | global_test_set_ce0          | port    |          |
| global_test_set     | global_test_set_q0           | port    |          |
| global_results      | global_results_address0      | port    | offset   |
| global_results      | global_results_ce0           | port    |          |
| global_results      | global_results_we0           | port    |          |
| global_results      | global_results_d0            | port    |          |
| run                 | run                          | port    |          |
+---------------------+------------------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                            | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| + DigitRec                                      | 1   |        |              |     |        |         |
|   add_ln221_fu_46809_p2                         | -   |        | add_ln221    | add | fabric | 0       |
|   add_ln234_fu_46826_p2                         | -   |        | add_ln234    | add | fabric | 0       |
|   add_ln234_1_fu_46846_p2                       | -   |        | add_ln234_1  | add | fabric | 0       |
|   mac_muladd_6ns_9ns_9ns_15_4_1_U285            | 1   |        | empty_34     | mul | dsp48  | 3       |
|   mac_muladd_6ns_9ns_9ns_15_4_1_U285            | 1   |        | add_ln241    | add | dsp48  | 3       |
|   sub_ln78_fu_46895_p2                          | -   |        | sub_ln78     | sub | fabric | 0       |
|   add_ln87_fu_47041_p2                          | -   |        | add_ln87     | add | fabric | 0       |
|   add_ln237_fu_47046_p2                         | -   |        | add_ln237    | add | fabric | 0       |
|  + DigitRec_Pipeline_VITIS_LOOP_212_2           | 0   |        |              |     |        |         |
|    add_ln212_fu_81_p2                           | -   |        | add_ln212    | add | fabric | 0       |
|    add_ln214_fu_100_p2                          | -   |        | add_ln214    | add | fabric | 0       |
|  + DigitRec_Pipeline_VITIS_LOOP_216_3           | 0   |        |              |     |        |         |
|    add_ln216_fu_79_p2                           | -   |        | add_ln216    | add | fabric | 0       |
|  + DigitRec_Pipeline_VITIS_LOOP_205_1           | 0   |        |              |     |        |         |
|    add_ln205_fu_79_p2                           | -   |        | add_ln205    | add | fabric | 0       |
|  + DigitRec_Pipeline_VITIS_LOOP_254_4           | 0   |        |              |     |        |         |
|    add_ln254_fu_78_p2                           | -   |        | add_ln254    | add | fabric | 0       |
|  + DigitRec_Pipeline_LANES_INSERTION_SORT_OUTER | 0   |        |              |     |        |         |
|    empty_29_fu_1156_p2                          | -   |        | empty_29     | sub | fabric | 0       |
|    add_ln130_fu_1168_p2                         | -   |        | add_ln130    | add | fabric | 0       |
|    add_ln130_1_fu_1209_p2                       | -   |        | add_ln130_1  | add | fabric | 0       |
|    p_mid1_fu_1231_p2                            | -   |        | p_mid1       | sub | fabric | 0       |
|    tmp_s_fu_1277_p121                           | -   |        | add_ln139    | add | fabric | 0       |
|    add_ln132_fu_1589_p2                         | -   |        | add_ln132    | add | fabric | 0       |
|  + DigitRec_Pipeline_VITIS_LOOP_51_1            | 0   |        |              |     |        |         |
|    i_2_fu_74_p2                                 | -   |        | i_2          | add | fabric | 0       |
|    cnt_1_fu_99_p2                               | -   |        | cnt_1        | add | fabric | 0       |
|  + DigitRec_Pipeline_FIND_MAX_DIST              | 0   |        |              |     |        |         |
|    add_ln76_fu_1066_p2                          | -   |        | add_ln76     | add | fabric | 0       |
|    tmp_s_fu_1084_p121                           | -   |        | add_ln78     | add | fabric | 0       |
|  + DigitRec_Pipeline_INCREMENT                  | 0   |        |              |     |        |         |
|    add_ln160_fu_272_p2                          | -   |        | add_ln160    | add | fabric | 0       |
|    vote_list_10_fu_347_p2                       | -   |        | vote_list_10 | add | fabric | 0       |
+-------------------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------+------+------+--------+----------------+---------+------+---------+
| Name               | BRAM | URAM | Pragma | Variable       | Storage | Impl | Latency |
+--------------------+------+------+--------+----------------+---------+------+---------+
| + DigitRec         | 115  | 4    |        |                |         |      |         |
|   training_set_V_U | 114  | -    |        | training_set_V | ram_1p  | auto | 1       |
|   test_set_V_U     | -    | 4    |        | test_set_V     | ram_1p  | auto | 1       |
|   results_U        | 1    | -    |        | results        | ram_1p  | auto | 1       |
+--------------------+------+------+--------+----------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------+-------------------------------------------------+
| Type            | Options                                   | Location                                        |
+-----------------+-------------------------------------------+-------------------------------------------------+
| inline          |                                           | digitrec.cpp:62 in update_knn                   |
| inline          |                                           | digitrec.cpp:98 in knn_vote                     |
| array_partition | variable=min_distance_list complete dim=0 | digitrec.cpp:104 in knn_vote, min_distance_list |
| array_partition | variable=label_list complete dim=0        | digitrec.cpp:107 in knn_vote, label_list        |
| array_partition | variable=vote_list complete dim=0         | digitrec.cpp:110 in knn_vote, vote_list         |
| unroll          |                                           | digitrec.cpp:117 in knn_vote                    |
| unroll          |                                           | digitrec.cpp:124 in knn_vote                    |
| pipeline        |                                           | digitrec.cpp:134 in knn_vote                    |
| unroll          |                                           | digitrec.cpp:138 in knn_vote                    |
| unroll          |                                           | digitrec.cpp:144 in knn_vote                    |
| pipeline        |                                           | digitrec.cpp:162 in knn_vote                    |
| unroll          |                                           | digitrec.cpp:172 in knn_vote                    |
| array_partition | variable=knn_set complete dim=0           | digitrec.cpp:191 in digitrec, knn_set           |
| pipeline        |                                           | digitrec.cpp:206 in digitrec                    |
| pipeline        |                                           | digitrec.cpp:213 in digitrec                    |
| pipeline        |                                           | digitrec.cpp:217 in digitrec                    |
| unroll          |                                           | digitrec.cpp:229 in digitrec                    |
| pipeline        |                                           | digitrec.cpp:255 in digitrec                    |
+-----------------+-------------------------------------------+-------------------------------------------------+


