
Ruthless RFID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e54c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000680  0800e6ec  0800e6ec  0001e6ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ed6c  0800ed6c  0002063c  2**0
                  CONTENTS
  4 .ARM          00000008  0800ed6c  0800ed6c  0001ed6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ed74  0800ed74  0002063c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ed74  0800ed74  0001ed74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ed78  0800ed78  0001ed78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000063c  20000000  0800ed7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005fe0  2000063c  0800f3b8  0002063c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000661c  0800f3b8  0002661c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002063c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000259c6  00000000  00000000  0002066c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005277  00000000  00000000  00046032  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f68  00000000  00000000  0004b2b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001d70  00000000  00000000  0004d218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c3c1  00000000  00000000  0004ef88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024aa6  00000000  00000000  0006b349  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e4ff  00000000  00000000  0008fdef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012e2ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008940  00000000  00000000  0012e340  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000063c 	.word	0x2000063c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800e6d4 	.word	0x0800e6d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000640 	.word	0x20000640
 80001dc:	0800e6d4 	.word	0x0800e6d4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <MFRC_REGW>:
 * @param addr: register address
 *
 * @param data: value to write to register
 */

PCD_StatusTypeDef MFRC_REGW(uint8_t addr,uint8_t data){
 8000594:	b580      	push	{r7, lr}
 8000596:	b088      	sub	sp, #32
 8000598:	af04      	add	r7, sp, #16
 800059a:	4603      	mov	r3, r0
 800059c:	460a      	mov	r2, r1
 800059e:	71fb      	strb	r3, [r7, #7]
 80005a0:	4613      	mov	r3, r2
 80005a2:	71bb      	strb	r3, [r7, #6]
	uint8_t value=data;
 80005a4:	79bb      	ldrb	r3, [r7, #6]
 80005a6:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(&hi2c1, MFRC_ADDR<<1, addr, 1, &value, 1, 100)!=HAL_OK){
 80005a8:	79fb      	ldrb	r3, [r7, #7]
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	2364      	movs	r3, #100	; 0x64
 80005ae:	9302      	str	r3, [sp, #8]
 80005b0:	2301      	movs	r3, #1
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	f107 030f 	add.w	r3, r7, #15
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	2301      	movs	r3, #1
 80005bc:	2150      	movs	r1, #80	; 0x50
 80005be:	4806      	ldr	r0, [pc, #24]	; (80005d8 <MFRC_REGW+0x44>)
 80005c0:	f002 fb1c 	bl	8002bfc <HAL_I2C_Mem_Write>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <MFRC_REGW+0x3a>
		return(PCD_I2C_ERR);
 80005ca:	23bb      	movs	r3, #187	; 0xbb
 80005cc:	e000      	b.n	80005d0 <MFRC_REGW+0x3c>
	}
	else{
		return(PCD_OK);
 80005ce:	23cc      	movs	r3, #204	; 0xcc
	}
	HAL_Delay(1);
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	3710      	adds	r7, #16
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	2000065c 	.word	0x2000065c

080005dc <MFRC_REGR>:
 * @param addr: register address
 *
 * @param data: pointer to store read value
 */

PCD_StatusTypeDef MFRC_REGR(uint8_t addr,uint8_t* data){
 80005dc:	b580      	push	{r7, lr}
 80005de:	b086      	sub	sp, #24
 80005e0:	af04      	add	r7, sp, #16
 80005e2:	4603      	mov	r3, r0
 80005e4:	6039      	str	r1, [r7, #0]
 80005e6:	71fb      	strb	r3, [r7, #7]
	if(HAL_I2C_Mem_Read(&hi2c1, MFRC_ADDR<<1, addr, 1, data, 1, 100)!=HAL_OK){
 80005e8:	79fb      	ldrb	r3, [r7, #7]
 80005ea:	b29a      	uxth	r2, r3
 80005ec:	2364      	movs	r3, #100	; 0x64
 80005ee:	9302      	str	r3, [sp, #8]
 80005f0:	2301      	movs	r3, #1
 80005f2:	9301      	str	r3, [sp, #4]
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	9300      	str	r3, [sp, #0]
 80005f8:	2301      	movs	r3, #1
 80005fa:	2150      	movs	r1, #80	; 0x50
 80005fc:	4806      	ldr	r0, [pc, #24]	; (8000618 <MFRC_REGR+0x3c>)
 80005fe:	f002 fbf7 	bl	8002df0 <HAL_I2C_Mem_Read>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <MFRC_REGR+0x30>
		return(PCD_I2C_ERR);
 8000608:	23bb      	movs	r3, #187	; 0xbb
 800060a:	e000      	b.n	800060e <MFRC_REGR+0x32>
	}
	else{
		return(PCD_OK);
 800060c:	23cc      	movs	r3, #204	; 0xcc
	}
	HAL_Delay(1);
}
 800060e:	4618      	mov	r0, r3
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	2000065c 	.word	0x2000065c

0800061c <MFRC_FIFOW>:
 * @param data: Array of data to write to FIFO
 *
 * @param size: Size of array (bytes)
 */

PCD_StatusTypeDef MFRC_FIFOW(uint8_t* data,uint8_t size){
 800061c:	b580      	push	{r7, lr}
 800061e:	b088      	sub	sp, #32
 8000620:	af04      	add	r7, sp, #16
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++){
 8000628:	2300      	movs	r3, #0
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	e018      	b.n	8000660 <MFRC_FIFOW+0x44>
		if(HAL_I2C_Mem_Write(&hi2c1, MFRC_ADDR<<1, 0x09, 1, &data[i], 1, 100)!=HAL_OK){
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	687a      	ldr	r2, [r7, #4]
 8000632:	4413      	add	r3, r2
 8000634:	2264      	movs	r2, #100	; 0x64
 8000636:	9202      	str	r2, [sp, #8]
 8000638:	2201      	movs	r2, #1
 800063a:	9201      	str	r2, [sp, #4]
 800063c:	9300      	str	r3, [sp, #0]
 800063e:	2301      	movs	r3, #1
 8000640:	2209      	movs	r2, #9
 8000642:	2150      	movs	r1, #80	; 0x50
 8000644:	480b      	ldr	r0, [pc, #44]	; (8000674 <MFRC_FIFOW+0x58>)
 8000646:	f002 fad9 	bl	8002bfc <HAL_I2C_Mem_Write>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <MFRC_FIFOW+0x38>
			return(PCD_I2C_ERR);
 8000650:	23bb      	movs	r3, #187	; 0xbb
 8000652:	e00a      	b.n	800066a <MFRC_FIFOW+0x4e>

		}
		HAL_Delay(1);
 8000654:	2001      	movs	r0, #1
 8000656:	f001 fed1 	bl	80023fc <HAL_Delay>
	for(int i=0;i<size;i++){
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	3301      	adds	r3, #1
 800065e:	60fb      	str	r3, [r7, #12]
 8000660:	78fb      	ldrb	r3, [r7, #3]
 8000662:	68fa      	ldr	r2, [r7, #12]
 8000664:	429a      	cmp	r2, r3
 8000666:	dbe2      	blt.n	800062e <MFRC_FIFOW+0x12>

	}
	return(PCD_OK);
 8000668:	23cc      	movs	r3, #204	; 0xcc
}
 800066a:	4618      	mov	r0, r3
 800066c:	3710      	adds	r7, #16
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	2000065c 	.word	0x2000065c

08000678 <MFRC_FIFOR>:
 * @param data: Array to store read values (Ensure array is large enough)
 *
 * @param size: Number of bytes to read from FIFO
 */

PCD_StatusTypeDef MFRC_FIFOR(uint8_t* data,uint8_t size){
 8000678:	b580      	push	{r7, lr}
 800067a:	b088      	sub	sp, #32
 800067c:	af04      	add	r7, sp, #16
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	460b      	mov	r3, r1
 8000682:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++){
 8000684:	2300      	movs	r3, #0
 8000686:	60fb      	str	r3, [r7, #12]
 8000688:	e018      	b.n	80006bc <MFRC_FIFOR+0x44>
		if(HAL_I2C_Mem_Read(&hi2c1, MFRC_ADDR<<1, 0x09, 1, &data[i], 1, 100)!=HAL_OK){
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	687a      	ldr	r2, [r7, #4]
 800068e:	4413      	add	r3, r2
 8000690:	2264      	movs	r2, #100	; 0x64
 8000692:	9202      	str	r2, [sp, #8]
 8000694:	2201      	movs	r2, #1
 8000696:	9201      	str	r2, [sp, #4]
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	2301      	movs	r3, #1
 800069c:	2209      	movs	r2, #9
 800069e:	2150      	movs	r1, #80	; 0x50
 80006a0:	480b      	ldr	r0, [pc, #44]	; (80006d0 <MFRC_FIFOR+0x58>)
 80006a2:	f002 fba5 	bl	8002df0 <HAL_I2C_Mem_Read>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MFRC_FIFOR+0x38>
			return(PCD_I2C_ERR);
 80006ac:	23bb      	movs	r3, #187	; 0xbb
 80006ae:	e00a      	b.n	80006c6 <MFRC_FIFOR+0x4e>
		}
		HAL_Delay(1);
 80006b0:	2001      	movs	r0, #1
 80006b2:	f001 fea3 	bl	80023fc <HAL_Delay>
	for(int i=0;i<size;i++){
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	3301      	adds	r3, #1
 80006ba:	60fb      	str	r3, [r7, #12]
 80006bc:	78fb      	ldrb	r3, [r7, #3]
 80006be:	68fa      	ldr	r2, [r7, #12]
 80006c0:	429a      	cmp	r2, r3
 80006c2:	dbe2      	blt.n	800068a <MFRC_FIFOR+0x12>

	}
	return(PCD_OK);
 80006c4:	23cc      	movs	r3, #204	; 0xcc
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3710      	adds	r7, #16
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	2000065c 	.word	0x2000065c

080006d4 <MFRC_ANTON>:
	uint8_t value;
	MFRC_REGR(0x37,&value); //Expect 0x91 or 0x92
	CDC_Transmit_FS(&value,1);
}

void MFRC_ANTON(void){
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
	uint8_t value;
	MFRC_REGR(TX_CONT, &value);
 80006da:	1dfb      	adds	r3, r7, #7
 80006dc:	4619      	mov	r1, r3
 80006de:	2014      	movs	r0, #20
 80006e0:	f7ff ff7c 	bl	80005dc <MFRC_REGR>
	if ((value & 0x03) != 0x03) {
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	f003 0303 	and.w	r3, r3, #3
 80006ea:	2b03      	cmp	r3, #3
 80006ec:	d007      	beq.n	80006fe <MFRC_ANTON+0x2a>
		MFRC_REGW(TX_CONT, value | 0x03);
 80006ee:	79fb      	ldrb	r3, [r7, #7]
 80006f0:	f043 0303 	orr.w	r3, r3, #3
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	4619      	mov	r1, r3
 80006f8:	2014      	movs	r0, #20
 80006fa:	f7ff ff4b 	bl	8000594 <MFRC_REGW>
	}
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <ClearBitMask>:
	uint8_t value;
	MFRC_REGR(RFCfgReg,&value);
	MFRC_REGW(RFCfgReg,value|0x70); //Set receiver gain to 48dB
}

void ClearBitMask(uint8_t addr,uint8_t mask){
 8000706:	b580      	push	{r7, lr}
 8000708:	b084      	sub	sp, #16
 800070a:	af00      	add	r7, sp, #0
 800070c:	4603      	mov	r3, r0
 800070e:	460a      	mov	r2, r1
 8000710:	71fb      	strb	r3, [r7, #7]
 8000712:	4613      	mov	r3, r2
 8000714:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp;
	MFRC_REGR(addr,&tmp);
 8000716:	f107 020f 	add.w	r2, r7, #15
 800071a:	79fb      	ldrb	r3, [r7, #7]
 800071c:	4611      	mov	r1, r2
 800071e:	4618      	mov	r0, r3
 8000720:	f7ff ff5c 	bl	80005dc <MFRC_REGR>
	MFRC_REGW(addr,tmp&(~mask));
 8000724:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000728:	43db      	mvns	r3, r3
 800072a:	b25a      	sxtb	r2, r3
 800072c:	7bfb      	ldrb	r3, [r7, #15]
 800072e:	b25b      	sxtb	r3, r3
 8000730:	4013      	ands	r3, r2
 8000732:	b25b      	sxtb	r3, r3
 8000734:	b2da      	uxtb	r2, r3
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	4611      	mov	r1, r2
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff ff2a 	bl	8000594 <MFRC_REGW>
}
 8000740:	bf00      	nop
 8000742:	3710      	adds	r7, #16
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}

08000748 <MFRC_ANTOFF>:

void MFRC_ANTOFF(void){
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
	ClearBitMask(TX_CONT,0x03);
 800074c:	2103      	movs	r1, #3
 800074e:	2014      	movs	r0, #20
 8000750:	f7ff ffd9 	bl	8000706 <ClearBitMask>
}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}

08000758 <CALC_CRC>:
 *
 * @param result: Array to store the two bytes of CRC
 *
 * */

PCD_StatusTypeDef CALC_CRC(uint8_t* data,uint8_t size,uint8_t* result){
 8000758:	b580      	push	{r7, lr}
 800075a:	b086      	sub	sp, #24
 800075c:	af00      	add	r7, sp, #0
 800075e:	60f8      	str	r0, [r7, #12]
 8000760:	460b      	mov	r3, r1
 8000762:	607a      	str	r2, [r7, #4]
 8000764:	72fb      	strb	r3, [r7, #11]
	uint8_t CRCIRQ;
	MFRC_REGW(CMD_REG,IDLE); //clear command register
 8000766:	2100      	movs	r1, #0
 8000768:	2001      	movs	r0, #1
 800076a:	f7ff ff13 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(DIVIRQ,0x04); //Clear interrupt bits so we can detect when CRCIRQ is set
 800076e:	2104      	movs	r1, #4
 8000770:	2005      	movs	r0, #5
 8000772:	f7ff ff0f 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(FIFO_LEV,0x80);
 8000776:	2180      	movs	r1, #128	; 0x80
 8000778:	200a      	movs	r0, #10
 800077a:	f7ff ff0b 	bl	8000594 <MFRC_REGW>
	MFRC_FIFOW(data, size); //Write data to FIFO ready for CRC calculation
 800077e:	7afb      	ldrb	r3, [r7, #11]
 8000780:	4619      	mov	r1, r3
 8000782:	68f8      	ldr	r0, [r7, #12]
 8000784:	f7ff ff4a 	bl	800061c <MFRC_FIFOW>
	MFRC_REGW(CMD_REG,CALCCRC); //Execute CRC calculation command
 8000788:	2103      	movs	r1, #3
 800078a:	2001      	movs	r0, #1
 800078c:	f7ff ff02 	bl	8000594 <MFRC_REGW>
	HAL_Delay(100);
 8000790:	2064      	movs	r0, #100	; 0x64
 8000792:	f001 fe33 	bl	80023fc <HAL_Delay>
	MFRC_REGR(DIVIRQ,&CRCIRQ);
 8000796:	f107 0317 	add.w	r3, r7, #23
 800079a:	4619      	mov	r1, r3
 800079c:	2005      	movs	r0, #5
 800079e:	f7ff ff1d 	bl	80005dc <MFRC_REGR>
	if((CRCIRQ&0x04)!=0x04){
 80007a2:	7dfb      	ldrb	r3, [r7, #23]
 80007a4:	f003 0304 	and.w	r3, r3, #4
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d101      	bne.n	80007b0 <CALC_CRC+0x58>
		return(CRC_ERR);
 80007ac:	23ee      	movs	r3, #238	; 0xee
 80007ae:	e00e      	b.n	80007ce <CALC_CRC+0x76>
	}
	MFRC_REGW(CMD_REG,IDLE);
 80007b0:	2100      	movs	r1, #0
 80007b2:	2001      	movs	r0, #1
 80007b4:	f7ff feee 	bl	8000594 <MFRC_REGW>
	MFRC_REGR(CRCL, &result[0]);
 80007b8:	6879      	ldr	r1, [r7, #4]
 80007ba:	2022      	movs	r0, #34	; 0x22
 80007bc:	f7ff ff0e 	bl	80005dc <MFRC_REGR>
	MFRC_REGR(CRCH,&result[1]);
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	3301      	adds	r3, #1
 80007c4:	4619      	mov	r1, r3
 80007c6:	2021      	movs	r0, #33	; 0x21
 80007c8:	f7ff ff08 	bl	80005dc <MFRC_REGR>
	return(PCD_OK);
 80007cc:	23cc      	movs	r3, #204	; 0xcc

}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3718      	adds	r7, #24
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <MFRC_INIT>:
/* Initialise MFRC to begin transceiving
 *
 * Code is written to interface with MIFARE Ultralight PICC. Different PICCs will need different baud rate.
 */

PCD_StatusTypeDef MFRC_INIT(void){
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, NRST, 1); //Make sure MFRC is not reset
 80007dc:	2201      	movs	r2, #1
 80007de:	2120      	movs	r1, #32
 80007e0:	4815      	ldr	r0, [pc, #84]	; (8000838 <MFRC_INIT+0x60>)
 80007e2:	f002 f8ad 	bl	8002940 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, NRST, 0);
 80007e6:	2200      	movs	r2, #0
 80007e8:	2120      	movs	r1, #32
 80007ea:	4813      	ldr	r0, [pc, #76]	; (8000838 <MFRC_INIT+0x60>)
 80007ec:	f002 f8a8 	bl	8002940 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80007f0:	2001      	movs	r0, #1
 80007f2:	f001 fe03 	bl	80023fc <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, NRST, 1);
 80007f6:	2201      	movs	r2, #1
 80007f8:	2120      	movs	r1, #32
 80007fa:	480f      	ldr	r0, [pc, #60]	; (8000838 <MFRC_INIT+0x60>)
 80007fc:	f002 f8a0 	bl	8002940 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000800:	2032      	movs	r0, #50	; 0x32
 8000802:	f001 fdfb 	bl	80023fc <HAL_Delay>
	MFRC_REGW(TX_REG,0x00);
 8000806:	2100      	movs	r1, #0
 8000808:	2012      	movs	r0, #18
 800080a:	f7ff fec3 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(RX_REG,0x00);
 800080e:	2100      	movs	r1, #0
 8000810:	2013      	movs	r0, #19
 8000812:	f7ff febf 	bl	8000594 <MFRC_REGW>
	//SET_ANTGAIN();
	MFRC_REGW(MODWIDTH,0x26);
 8000816:	2126      	movs	r1, #38	; 0x26
 8000818:	2024      	movs	r0, #36	; 0x24
 800081a:	f7ff febb 	bl	8000594 <MFRC_REGW>
	//MFRC_REGW(TModeReg,0x80); //timer starts automatically after every transmission
	//MFRC_REGW(TPrescalerRegLO,0xA9); //Set prescaler to 169 => f_timer=40kHz, use this for timeouts
	//MFRC_REGW(TReloadHI,0x03); //Set reload counter to 4000 => 100ms timeout
	//MFRC_REGW(TReloadLO,0xE8);
	MFRC_REGW(TXASK,0x40); //Force 100% ASK modulation regardless of ModGsPrereg
 800081e:	2140      	movs	r1, #64	; 0x40
 8000820:	2015      	movs	r0, #21
 8000822:	f7ff feb7 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(MODE_REG,0x3D);
 8000826:	213d      	movs	r1, #61	; 0x3d
 8000828:	2011      	movs	r0, #17
 800082a:	f7ff feb3 	bl	8000594 <MFRC_REGW>
	MFRC_ANTON();
 800082e:	f7ff ff51 	bl	80006d4 <MFRC_ANTON>
	return(PCD_OK);
 8000832:	23cc      	movs	r3, #204	; 0xcc



}
 8000834:	4618      	mov	r0, r3
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40020400 	.word	0x40020400

0800083c <MFRC_TRANSCEIVE>:
 * !!Check PICC datasheet to see what data is needed in sendData i.e. Read/Write command, response bytes etc!!
 * !!When writing ensure correct address, most MIFARE PICCs contain OTP (one-time-programmable) sections as well as
 * lock bytes to remove write permissions from certain pages. These operations are NOT reversable!!
 */

PCD_StatusTypeDef MFRC_TRANSCEIVE(uint8_t* sendData,uint8_t sendsize,uint8_t* recdata,uint8_t recsize,uint8_t validbits){
 800083c:	b580      	push	{r7, lr}
 800083e:	b086      	sub	sp, #24
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	607a      	str	r2, [r7, #4]
 8000846:	461a      	mov	r2, r3
 8000848:	460b      	mov	r3, r1
 800084a:	72fb      	strb	r3, [r7, #11]
 800084c:	4613      	mov	r3, r2
 800084e:	72bb      	strb	r3, [r7, #10]
	uint8_t IRQval=0;
 8000850:	2300      	movs	r3, #0
 8000852:	75fb      	strb	r3, [r7, #23]
	uint8_t BIT_val=0;
 8000854:	2300      	movs	r3, #0
 8000856:	75bb      	strb	r3, [r7, #22]

	MFRC_REGW(CMD_REG,IDLE); //Clear command register
 8000858:	2100      	movs	r1, #0
 800085a:	2001      	movs	r0, #1
 800085c:	f7ff fe9a 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(IRQ_REG,0x7F);
 8000860:	217f      	movs	r1, #127	; 0x7f
 8000862:	2004      	movs	r0, #4
 8000864:	f7ff fe96 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(FIFO_LEV,0x80); //Clear FIFO buffer
 8000868:	2180      	movs	r1, #128	; 0x80
 800086a:	200a      	movs	r0, #10
 800086c:	f7ff fe92 	bl	8000594 <MFRC_REGW>
	MFRC_FIFOW(sendData,sendsize); //Write data to FIFO ready for transmission
 8000870:	7afb      	ldrb	r3, [r7, #11]
 8000872:	4619      	mov	r1, r3
 8000874:	68f8      	ldr	r0, [r7, #12]
 8000876:	f7ff fed1 	bl	800061c <MFRC_FIFOW>
	MFRC_REGW(BITFRAME,validbits);
 800087a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800087e:	4619      	mov	r1, r3
 8000880:	200d      	movs	r0, #13
 8000882:	f7ff fe87 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(CMD_REG,TRANSCEIVE); //Send FIFO data and receive PICC response
 8000886:	210c      	movs	r1, #12
 8000888:	2001      	movs	r0, #1
 800088a:	f7ff fe83 	bl	8000594 <MFRC_REGW>
	MFRC_REGR(BITFRAME,&BIT_val);
 800088e:	f107 0316 	add.w	r3, r7, #22
 8000892:	4619      	mov	r1, r3
 8000894:	200d      	movs	r0, #13
 8000896:	f7ff fea1 	bl	80005dc <MFRC_REGR>
	MFRC_REGW(BITFRAME,(BIT_val|0x80)); //Start send bit
 800089a:	7dbb      	ldrb	r3, [r7, #22]
 800089c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	4619      	mov	r1, r3
 80008a4:	200d      	movs	r0, #13
 80008a6:	f7ff fe75 	bl	8000594 <MFRC_REGW>
	while(IRQval&0x30!=0x30){ //Hang here until RXIRQ and IDLEIRQ bits are set
 80008aa:	bf00      	nop
		MFRC_REGR(IRQ_REG,&IRQval);


	}
	HAL_Delay(1);
 80008ac:	2001      	movs	r0, #1
 80008ae:	f001 fda5 	bl	80023fc <HAL_Delay>
	MFRC_FIFOR(recdata,recsize); //Read and store received data
 80008b2:	7abb      	ldrb	r3, [r7, #10]
 80008b4:	4619      	mov	r1, r3
 80008b6:	6878      	ldr	r0, [r7, #4]
 80008b8:	f7ff fede 	bl	8000678 <MFRC_FIFOR>


	return(PCD_OK);
 80008bc:	23cc      	movs	r3, #204	; 0xcc
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3718      	adds	r7, #24
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}

080008c6 <MFRC_REQA>:
 *
 * @param response: Array to store response from PICC
 *
 * */

PCD_StatusTypeDef MFRC_REQA(uint8_t* response){
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b086      	sub	sp, #24
 80008ca:	af02      	add	r7, sp, #8
 80008cc:	6078      	str	r0, [r7, #4]
	uint8_t REQ=0x26;
 80008ce:	2326      	movs	r3, #38	; 0x26
 80008d0:	73fb      	strb	r3, [r7, #15]
	ClearBitMask(COLLREG, 0x80);
 80008d2:	2180      	movs	r1, #128	; 0x80
 80008d4:	200e      	movs	r0, #14
 80008d6:	f7ff ff16 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(&REQ,1, response, 2, 7)!=PCD_OK){//REQA is a 7-bit command
 80008da:	f107 000f 	add.w	r0, r7, #15
 80008de:	2307      	movs	r3, #7
 80008e0:	9300      	str	r3, [sp, #0]
 80008e2:	2302      	movs	r3, #2
 80008e4:	687a      	ldr	r2, [r7, #4]
 80008e6:	2101      	movs	r1, #1
 80008e8:	f7ff ffa8 	bl	800083c <MFRC_TRANSCEIVE>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2bcc      	cmp	r3, #204	; 0xcc
 80008f0:	d001      	beq.n	80008f6 <MFRC_REQA+0x30>
		return(PCD_COMM_ERR);
 80008f2:	23aa      	movs	r3, #170	; 0xaa
 80008f4:	e000      	b.n	80008f8 <MFRC_REQA+0x32>
	}

	else{
		return(PCD_OK);
 80008f6:	23cc      	movs	r3, #204	; 0xcc
	}
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3710      	adds	r7, #16
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}

08000900 <MFRC_WUPA>:
 * Function to issue the WUPA command to PICC (We use this to go from HALT to READY state check ISO standard)
 *
 * @param reponse: PICC reponse to WUPA (Expect 0x44, 0x00 for ULTRALIGHT
 * */

PCD_StatusTypeDef MFRC_WUPA(uint8_t* response){
 8000900:	b580      	push	{r7, lr}
 8000902:	b086      	sub	sp, #24
 8000904:	af02      	add	r7, sp, #8
 8000906:	6078      	str	r0, [r7, #4]
	uint8_t WUPA=0x52;
 8000908:	2352      	movs	r3, #82	; 0x52
 800090a:	73fb      	strb	r3, [r7, #15]
	ClearBitMask(COLLREG, 0x80);
 800090c:	2180      	movs	r1, #128	; 0x80
 800090e:	200e      	movs	r0, #14
 8000910:	f7ff fef9 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(&WUPA,1, response, 2, 7)!=PCD_OK){//WUPA is a 7-bit command
 8000914:	f107 000f 	add.w	r0, r7, #15
 8000918:	2307      	movs	r3, #7
 800091a:	9300      	str	r3, [sp, #0]
 800091c:	2302      	movs	r3, #2
 800091e:	687a      	ldr	r2, [r7, #4]
 8000920:	2101      	movs	r1, #1
 8000922:	f7ff ff8b 	bl	800083c <MFRC_TRANSCEIVE>
 8000926:	4603      	mov	r3, r0
 8000928:	2bcc      	cmp	r3, #204	; 0xcc
 800092a:	d001      	beq.n	8000930 <MFRC_WUPA+0x30>
		return(PCD_COMM_ERR);
 800092c:	23aa      	movs	r3, #170	; 0xaa
 800092e:	e000      	b.n	8000932 <MFRC_WUPA+0x32>
	}

	else{
		return(PCD_OK);
 8000930:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <MFRC_HALTA>:

/*
 * Function to issue HALTA command to PICC (Change from READY to HALT state) Send WUPA and select sequence to re-select PICC
 * */

PCD_StatusTypeDef MFRC_HALTA(void){
 800093a:	b580      	push	{r7, lr}
 800093c:	b086      	sub	sp, #24
 800093e:	af02      	add	r7, sp, #8
	uint8_t transaction[4]={ULTRA_HALTA,0x00};
 8000940:	2350      	movs	r3, #80	; 0x50
 8000942:	60fb      	str	r3, [r7, #12]
	uint8_t CRC_val[2];
	uint8_t ack;

	if(CALC_CRC(transaction, 2, CRC_val)!=PCD_OK){
 8000944:	f107 0208 	add.w	r2, r7, #8
 8000948:	f107 030c 	add.w	r3, r7, #12
 800094c:	2102      	movs	r1, #2
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff ff02 	bl	8000758 <CALC_CRC>
 8000954:	4603      	mov	r3, r0
 8000956:	2bcc      	cmp	r3, #204	; 0xcc
 8000958:	d001      	beq.n	800095e <MFRC_HALTA+0x24>
		return(CRC_ERR);
 800095a:	23ee      	movs	r3, #238	; 0xee
 800095c:	e013      	b.n	8000986 <MFRC_HALTA+0x4c>
	}
	memcpy(transaction+2,CRC_val,2);
 800095e:	f107 030c 	add.w	r3, r7, #12
 8000962:	3302      	adds	r3, #2
 8000964:	893a      	ldrh	r2, [r7, #8]
 8000966:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 4, &ack, 1, 0)!=PCD_OK){
 8000968:	1dfa      	adds	r2, r7, #7
 800096a:	f107 000c 	add.w	r0, r7, #12
 800096e:	2300      	movs	r3, #0
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	2301      	movs	r3, #1
 8000974:	2104      	movs	r1, #4
 8000976:	f7ff ff61 	bl	800083c <MFRC_TRANSCEIVE>
 800097a:	4603      	mov	r3, r0
 800097c:	2bcc      	cmp	r3, #204	; 0xcc
 800097e:	d001      	beq.n	8000984 <MFRC_HALTA+0x4a>
		return(PCD_COMM_ERR);
 8000980:	23aa      	movs	r3, #170	; 0xaa
 8000982:	e000      	b.n	8000986 <MFRC_HALTA+0x4c>
	}

	else{
		return(PCD_OK);
 8000984:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000986:	4618      	mov	r0, r3
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <MFRC_ANTICOL1>:
 * Function to transceive anticollision cascade level 1 command (Second step after REQA to select PICC)
 *
 * @param response: Array to store PICC response to anticollision command
 * */

PCD_StatusTypeDef MFRC_ANTICOL1(uint8_t* reponse){
 800098e:	b580      	push	{r7, lr}
 8000990:	b086      	sub	sp, #24
 8000992:	af02      	add	r7, sp, #8
 8000994:	6078      	str	r0, [r7, #4]
	uint8_t transaction[]={0x93,0x20};
 8000996:	f242 0393 	movw	r3, #8339	; 0x2093
 800099a:	81bb      	strh	r3, [r7, #12]
	ClearBitMask(COLLREG, 0x80);
 800099c:	2180      	movs	r1, #128	; 0x80
 800099e:	200e      	movs	r0, #14
 80009a0:	f7ff feb1 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(transaction, 2, reponse, 5, 0)!=PCD_OK){
 80009a4:	f107 000c 	add.w	r0, r7, #12
 80009a8:	2300      	movs	r3, #0
 80009aa:	9300      	str	r3, [sp, #0]
 80009ac:	2305      	movs	r3, #5
 80009ae:	687a      	ldr	r2, [r7, #4]
 80009b0:	2102      	movs	r1, #2
 80009b2:	f7ff ff43 	bl	800083c <MFRC_TRANSCEIVE>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2bcc      	cmp	r3, #204	; 0xcc
 80009ba:	d001      	beq.n	80009c0 <MFRC_ANTICOL1+0x32>
		return(PCD_COMM_ERR);
 80009bc:	23aa      	movs	r3, #170	; 0xaa
 80009be:	e000      	b.n	80009c2 <MFRC_ANTICOL1+0x34>
	}
	else{
		return(PCD_OK);
 80009c0:	23cc      	movs	r3, #204	; 0xcc
	}
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3710      	adds	r7, #16
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}

080009ca <MFRC_SEL1>:
 *
 * @param response: Array to store PICC response to command (Expect SAK of 0x04 and two bytes CRC)
 *
 * */

PCD_StatusTypeDef MFRC_SEL1(uint8_t* anticol,uint8_t* response){
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b088      	sub	sp, #32
 80009ce:	af02      	add	r7, sp, #8
 80009d0:	6078      	str	r0, [r7, #4]
 80009d2:	6039      	str	r1, [r7, #0]
	uint8_t transaction[9]={0x93,0x70};
 80009d4:	f247 0393 	movw	r3, #28819	; 0x7093
 80009d8:	60fb      	str	r3, [r7, #12]
 80009da:	f107 0310 	add.w	r3, r7, #16
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	711a      	strb	r2, [r3, #4]
	uint8_t CRC_val[2];

	memcpy(transaction+2,anticol,5);
 80009e4:	f107 030c 	add.w	r3, r7, #12
 80009e8:	3302      	adds	r3, #2
 80009ea:	2205      	movs	r2, #5
 80009ec:	6879      	ldr	r1, [r7, #4]
 80009ee:	4618      	mov	r0, r3
 80009f0:	f00d f9de 	bl	800ddb0 <memcpy>
	CALC_CRC(transaction, 7, CRC_val);
 80009f4:	f107 0208 	add.w	r2, r7, #8
 80009f8:	f107 030c 	add.w	r3, r7, #12
 80009fc:	2107      	movs	r1, #7
 80009fe:	4618      	mov	r0, r3
 8000a00:	f7ff feaa 	bl	8000758 <CALC_CRC>

	memcpy(transaction+7,CRC_val,2);
 8000a04:	f107 030c 	add.w	r3, r7, #12
 8000a08:	3307      	adds	r3, #7
 8000a0a:	893a      	ldrh	r2, [r7, #8]
 8000a0c:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 9, response, 3, 0)!=PCD_OK){
 8000a0e:	f107 000c 	add.w	r0, r7, #12
 8000a12:	2300      	movs	r3, #0
 8000a14:	9300      	str	r3, [sp, #0]
 8000a16:	2303      	movs	r3, #3
 8000a18:	683a      	ldr	r2, [r7, #0]
 8000a1a:	2109      	movs	r1, #9
 8000a1c:	f7ff ff0e 	bl	800083c <MFRC_TRANSCEIVE>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2bcc      	cmp	r3, #204	; 0xcc
 8000a24:	d001      	beq.n	8000a2a <MFRC_SEL1+0x60>
		return(PCD_COMM_ERR);
 8000a26:	23aa      	movs	r3, #170	; 0xaa
 8000a28:	e000      	b.n	8000a2c <MFRC_SEL1+0x62>
	}

	else{
		return(PCD_OK);
 8000a2a:	23cc      	movs	r3, #204	; 0xcc
	}

}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3718      	adds	r7, #24
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <MFRC_ANTICOL2>:
 * Function to transceive anticollision cascade level 2 command (Cascade level 1 commands must be performed first)
 *
 * @param response: Array to store PICC response to anticollision command
 * */

PCD_StatusTypeDef MFRC_ANTICOL2(uint8_t* reponse){
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b086      	sub	sp, #24
 8000a38:	af02      	add	r7, sp, #8
 8000a3a:	6078      	str	r0, [r7, #4]
	uint8_t transaction[]={0x95,0x20};
 8000a3c:	f242 0395 	movw	r3, #8341	; 0x2095
 8000a40:	81bb      	strh	r3, [r7, #12]
	ClearBitMask(COLLREG, 0x80);
 8000a42:	2180      	movs	r1, #128	; 0x80
 8000a44:	200e      	movs	r0, #14
 8000a46:	f7ff fe5e 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(transaction, 2, reponse, 5, 0)!=PCD_OK){
 8000a4a:	f107 000c 	add.w	r0, r7, #12
 8000a4e:	2300      	movs	r3, #0
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	2305      	movs	r3, #5
 8000a54:	687a      	ldr	r2, [r7, #4]
 8000a56:	2102      	movs	r1, #2
 8000a58:	f7ff fef0 	bl	800083c <MFRC_TRANSCEIVE>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2bcc      	cmp	r3, #204	; 0xcc
 8000a60:	d001      	beq.n	8000a66 <MFRC_ANTICOL2+0x32>
		return(PCD_COMM_ERR);
 8000a62:	23aa      	movs	r3, #170	; 0xaa
 8000a64:	e000      	b.n	8000a68 <MFRC_ANTICOL2+0x34>
	}
	else{
		return(PCD_OK);
 8000a66:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3710      	adds	r7, #16
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <MFRC_SEL2>:
 *
 * @param response: Array to store PICC response to command (Expect SAK of 0x00 and two bytes CRC)
 *
 * */

PCD_StatusTypeDef MFRC_SEL2(uint8_t* anticol,uint8_t* response){
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b088      	sub	sp, #32
 8000a74:	af02      	add	r7, sp, #8
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
	uint8_t transaction[9]={0x95,0x70};
 8000a7a:	f247 0395 	movw	r3, #28821	; 0x7095
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	f107 0310 	add.w	r3, r7, #16
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	711a      	strb	r2, [r3, #4]
	uint8_t CRC_val[2];

	memcpy(transaction+2,anticol,5);
 8000a8a:	f107 030c 	add.w	r3, r7, #12
 8000a8e:	3302      	adds	r3, #2
 8000a90:	2205      	movs	r2, #5
 8000a92:	6879      	ldr	r1, [r7, #4]
 8000a94:	4618      	mov	r0, r3
 8000a96:	f00d f98b 	bl	800ddb0 <memcpy>
	CALC_CRC(transaction, 7, CRC_val);
 8000a9a:	f107 0208 	add.w	r2, r7, #8
 8000a9e:	f107 030c 	add.w	r3, r7, #12
 8000aa2:	2107      	movs	r1, #7
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fe57 	bl	8000758 <CALC_CRC>

	memcpy(transaction+7,CRC_val,2);
 8000aaa:	f107 030c 	add.w	r3, r7, #12
 8000aae:	3307      	adds	r3, #7
 8000ab0:	893a      	ldrh	r2, [r7, #8]
 8000ab2:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 9, response, 3, 0)!=PCD_OK){
 8000ab4:	f107 000c 	add.w	r0, r7, #12
 8000ab8:	2300      	movs	r3, #0
 8000aba:	9300      	str	r3, [sp, #0]
 8000abc:	2303      	movs	r3, #3
 8000abe:	683a      	ldr	r2, [r7, #0]
 8000ac0:	2109      	movs	r1, #9
 8000ac2:	f7ff febb 	bl	800083c <MFRC_TRANSCEIVE>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2bcc      	cmp	r3, #204	; 0xcc
 8000aca:	d001      	beq.n	8000ad0 <MFRC_SEL2+0x60>
		return(PCD_COMM_ERR);
 8000acc:	23aa      	movs	r3, #170	; 0xaa
 8000ace:	e000      	b.n	8000ad2 <MFRC_SEL2+0x62>
	}

	else{
		return(PCD_OK);
 8000ad0:	23cc      	movs	r3, #204	; 0xcc
	}

}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	3718      	adds	r7, #24
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}

08000ada <PICC_Select>:

/*
 * Function to select the MIFARE ULTRALIGHT PICC (Don't forget to call REQA on first power up or use PICC_CHECK below)
 * */

PCD_StatusTypeDef PICC_Select(void){
 8000ada:	b580      	push	{r7, lr}
 8000adc:	b086      	sub	sp, #24
 8000ade:	af00      	add	r7, sp, #0
	  uint8_t ANTICOL1[5];
	  uint8_t SELECT1[3];
	  uint8_t ANTICOL2[5];
	  uint8_t SELECT2[3];

	  MFRC_ANTICOL1(ANTICOL1);
 8000ae0:	f107 0310 	add.w	r3, r7, #16
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f7ff ff52 	bl	800098e <MFRC_ANTICOL1>
	  if(ANTICOL1[0]!=0x88){
 8000aea:	7c3b      	ldrb	r3, [r7, #16]
 8000aec:	2b88      	cmp	r3, #136	; 0x88
 8000aee:	d001      	beq.n	8000af4 <PICC_Select+0x1a>
		  return(PCD_COMM_ERR);
 8000af0:	23aa      	movs	r3, #170	; 0xaa
 8000af2:	e01e      	b.n	8000b32 <PICC_Select+0x58>
	  }
	  HAL_Delay(10);
 8000af4:	200a      	movs	r0, #10
 8000af6:	f001 fc81 	bl	80023fc <HAL_Delay>
	  MFRC_SEL1(ANTICOL1, SELECT1);
 8000afa:	f107 020c 	add.w	r2, r7, #12
 8000afe:	f107 0310 	add.w	r3, r7, #16
 8000b02:	4611      	mov	r1, r2
 8000b04:	4618      	mov	r0, r3
 8000b06:	f7ff ff60 	bl	80009ca <MFRC_SEL1>
	  HAL_Delay(10);
 8000b0a:	200a      	movs	r0, #10
 8000b0c:	f001 fc76 	bl	80023fc <HAL_Delay>
	  MFRC_ANTICOL2(ANTICOL2);
 8000b10:	1d3b      	adds	r3, r7, #4
 8000b12:	4618      	mov	r0, r3
 8000b14:	f7ff ff8e 	bl	8000a34 <MFRC_ANTICOL2>
	  HAL_Delay(10);
 8000b18:	200a      	movs	r0, #10
 8000b1a:	f001 fc6f 	bl	80023fc <HAL_Delay>
	  MFRC_SEL2(ANTICOL2, SELECT2);
 8000b1e:	463a      	mov	r2, r7
 8000b20:	1d3b      	adds	r3, r7, #4
 8000b22:	4611      	mov	r1, r2
 8000b24:	4618      	mov	r0, r3
 8000b26:	f7ff ffa3 	bl	8000a70 <MFRC_SEL2>
	  HAL_Delay(10);
 8000b2a:	200a      	movs	r0, #10
 8000b2c:	f001 fc66 	bl	80023fc <HAL_Delay>
	  return(PCD_OK);
 8000b30:	23cc      	movs	r3, #204	; 0xcc
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	3718      	adds	r7, #24
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}

08000b3a <PICC_CHECK>:

/*
 * Function to check for PICC in field
 * */

PCD_StatusTypeDef PICC_CHECK(void){
 8000b3a:	b580      	push	{r7, lr}
 8000b3c:	b082      	sub	sp, #8
 8000b3e:	af00      	add	r7, sp, #0
	uint8_t ATQA[2];
	if(MFRC_REQA(ATQA)!=PCD_OK){
 8000b40:	1d3b      	adds	r3, r7, #4
 8000b42:	4618      	mov	r0, r3
 8000b44:	f7ff febf 	bl	80008c6 <MFRC_REQA>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2bcc      	cmp	r3, #204	; 0xcc
 8000b4c:	d001      	beq.n	8000b52 <PICC_CHECK+0x18>
		return(PCD_COMM_ERR);
 8000b4e:	23aa      	movs	r3, #170	; 0xaa
 8000b50:	e005      	b.n	8000b5e <PICC_CHECK+0x24>
	}

	else{
		if(ATQA[0]!=ULTRA_ATQA){
 8000b52:	793b      	ldrb	r3, [r7, #4]
 8000b54:	2b44      	cmp	r3, #68	; 0x44
 8000b56:	d001      	beq.n	8000b5c <PICC_CHECK+0x22>
			return(PCD_COMM_ERR);
 8000b58:	23aa      	movs	r3, #170	; 0xaa
 8000b5a:	e000      	b.n	8000b5e <PICC_CHECK+0x24>
		}
		else{
			return(PCD_OK);
 8000b5c:	23cc      	movs	r3, #204	; 0xcc
		}
	}
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}

08000b66 <UL_READ>:
 *
 * @param data: Array to store read data
 *
 * */

PCD_StatusTypeDef UL_READ(uint8_t addr,uint8_t* data){
 8000b66:	b580      	push	{r7, lr}
 8000b68:	b086      	sub	sp, #24
 8000b6a:	af02      	add	r7, sp, #8
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	6039      	str	r1, [r7, #0]
 8000b70:	71fb      	strb	r3, [r7, #7]

		uint8_t transaction[4]={ULTRA_READ,addr};
 8000b72:	2300      	movs	r3, #0
 8000b74:	60fb      	str	r3, [r7, #12]
 8000b76:	2330      	movs	r3, #48	; 0x30
 8000b78:	733b      	strb	r3, [r7, #12]
 8000b7a:	79fb      	ldrb	r3, [r7, #7]
 8000b7c:	737b      	strb	r3, [r7, #13]
		uint8_t CRC_val[2];

		CALC_CRC(transaction, 2, CRC_val);
 8000b7e:	f107 0208 	add.w	r2, r7, #8
 8000b82:	f107 030c 	add.w	r3, r7, #12
 8000b86:	2102      	movs	r1, #2
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff fde5 	bl	8000758 <CALC_CRC>


		memcpy(transaction+2,CRC_val,2);
 8000b8e:	f107 030c 	add.w	r3, r7, #12
 8000b92:	3302      	adds	r3, #2
 8000b94:	893a      	ldrh	r2, [r7, #8]
 8000b96:	801a      	strh	r2, [r3, #0]

		if(MFRC_TRANSCEIVE(transaction, 4, data, 18, 0)!=PCD_OK){
 8000b98:	f107 000c 	add.w	r0, r7, #12
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	9300      	str	r3, [sp, #0]
 8000ba0:	2312      	movs	r3, #18
 8000ba2:	683a      	ldr	r2, [r7, #0]
 8000ba4:	2104      	movs	r1, #4
 8000ba6:	f7ff fe49 	bl	800083c <MFRC_TRANSCEIVE>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2bcc      	cmp	r3, #204	; 0xcc
 8000bae:	d001      	beq.n	8000bb4 <UL_READ+0x4e>
			return(PCD_COMM_ERR);
 8000bb0:	23aa      	movs	r3, #170	; 0xaa
 8000bb2:	e000      	b.n	8000bb6 <UL_READ+0x50>
		}

		else{
			return(PCD_OK);
 8000bb4:	23cc      	movs	r3, #204	; 0xcc
		}
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3710      	adds	r7, #16
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <Print>:
	else{
		return(PCD_OK);
	}
}

void Print(char* mess){
 8000bbe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000bc2:	b085      	sub	sp, #20
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	466b      	mov	r3, sp
 8000bca:	461e      	mov	r6, r3
	char send[strlen(mess)];
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f7ff fb07 	bl	80001e0 <strlen>
 8000bd2:	4601      	mov	r1, r0
 8000bd4:	460b      	mov	r3, r1
 8000bd6:	3b01      	subs	r3, #1
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	2300      	movs	r3, #0
 8000bdc:	4688      	mov	r8, r1
 8000bde:	4699      	mov	r9, r3
 8000be0:	f04f 0200 	mov.w	r2, #0
 8000be4:	f04f 0300 	mov.w	r3, #0
 8000be8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000bec:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000bf0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	460c      	mov	r4, r1
 8000bf8:	461d      	mov	r5, r3
 8000bfa:	f04f 0200 	mov.w	r2, #0
 8000bfe:	f04f 0300 	mov.w	r3, #0
 8000c02:	00eb      	lsls	r3, r5, #3
 8000c04:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000c08:	00e2      	lsls	r2, r4, #3
 8000c0a:	1dcb      	adds	r3, r1, #7
 8000c0c:	08db      	lsrs	r3, r3, #3
 8000c0e:	00db      	lsls	r3, r3, #3
 8000c10:	ebad 0d03 	sub.w	sp, sp, r3
 8000c14:	466b      	mov	r3, sp
 8000c16:	3300      	adds	r3, #0
 8000c18:	60bb      	str	r3, [r7, #8]
	memcpy(send,mess,strlen(mess));
 8000c1a:	6878      	ldr	r0, [r7, #4]
 8000c1c:	f7ff fae0 	bl	80001e0 <strlen>
 8000c20:	4603      	mov	r3, r0
 8000c22:	461a      	mov	r2, r3
 8000c24:	6879      	ldr	r1, [r7, #4]
 8000c26:	68b8      	ldr	r0, [r7, #8]
 8000c28:	f00d f8c2 	bl	800ddb0 <memcpy>
	CDC_Transmit_FS(send, strlen(mess));
 8000c2c:	6878      	ldr	r0, [r7, #4]
 8000c2e:	f7ff fad7 	bl	80001e0 <strlen>
 8000c32:	4603      	mov	r3, r0
 8000c34:	b29b      	uxth	r3, r3
 8000c36:	4619      	mov	r1, r3
 8000c38:	68b8      	ldr	r0, [r7, #8]
 8000c3a:	f00c fc35 	bl	800d4a8 <CDC_Transmit_FS>
	HAL_Delay(10);
 8000c3e:	200a      	movs	r0, #10
 8000c40:	f001 fbdc 	bl	80023fc <HAL_Delay>
 8000c44:	46b5      	mov	sp, r6
}
 8000c46:	bf00      	nop
 8000c48:	3714      	adds	r7, #20
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000c50 <DumpINFO>:
 * Function to dump data to serial terminal
 *
 * @param data: Destination array for card data
 * */
uint8_t WUPA=0;
PCD_StatusTypeDef DumpINFO(uint8_t* data){
 8000c50:	b5b0      	push	{r4, r5, r7, lr}
 8000c52:	b090      	sub	sp, #64	; 0x40
 8000c54:	af02      	add	r7, sp, #8
 8000c56:	6078      	str	r0, [r7, #4]
	  uint8_t ATQA[2];
	  if(WUPA==1){
 8000c58:	4b63      	ldr	r3, [pc, #396]	; (8000de8 <DumpINFO+0x198>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d15d      	bne.n	8000d1c <DumpINFO+0xcc>
		 if(PICC_Select()!=PCD_OK){
 8000c60:	f7ff ff3b 	bl	8000ada <PICC_Select>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2bcc      	cmp	r3, #204	; 0xcc
 8000c68:	d007      	beq.n	8000c7a <DumpINFO+0x2a>
			 Print("ERROR No PICC Found\r\n");
 8000c6a:	4860      	ldr	r0, [pc, #384]	; (8000dec <DumpINFO+0x19c>)
 8000c6c:	f7ff ffa7 	bl	8000bbe <Print>
			 WUPA=0;
 8000c70:	4b5d      	ldr	r3, [pc, #372]	; (8000de8 <DumpINFO+0x198>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	701a      	strb	r2, [r3, #0]
			 return(PCD_COMM_ERR);
 8000c76:	23aa      	movs	r3, #170	; 0xaa
 8000c78:	e0b2      	b.n	8000de0 <DumpINFO+0x190>
		 }
		 else{
			 HAL_Delay(10);
 8000c7a:	200a      	movs	r0, #10
 8000c7c:	f001 fbbe 	bl	80023fc <HAL_Delay>
				Print("    BYTE\r\n");
 8000c80:	485b      	ldr	r0, [pc, #364]	; (8000df0 <DumpINFO+0x1a0>)
 8000c82:	f7ff ff9c 	bl	8000bbe <Print>
				Print("0 1 2 3\r\n");
 8000c86:	485b      	ldr	r0, [pc, #364]	; (8000df4 <DumpINFO+0x1a4>)
 8000c88:	f7ff ff99 	bl	8000bbe <Print>
				Print("        \r\n");
 8000c8c:	485a      	ldr	r0, [pc, #360]	; (8000df8 <DumpINFO+0x1a8>)
 8000c8e:	f7ff ff96 	bl	8000bbe <Print>
				for(int i=0;i<13;i+=4){
 8000c92:	2300      	movs	r3, #0
 8000c94:	637b      	str	r3, [r7, #52]	; 0x34
 8000c96:	e033      	b.n	8000d00 <DumpINFO+0xb0>
					UL_READ(i, data);
 8000c98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	6879      	ldr	r1, [r7, #4]
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff ff61 	bl	8000b66 <UL_READ>
					for(int j=0;j<13;j+=4){
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000caa:	2b0c      	cmp	r3, #12
 8000cac:	dc25      	bgt.n	8000cfa <DumpINFO+0xaa>
						char mess[10];
						sprintf(mess,"%X, %X, %X, %X\r\n",data[j],data[j+1],data[j+2],data[j+3]);
 8000cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cb0:	687a      	ldr	r2, [r7, #4]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	461c      	mov	r4, r3
 8000cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cba:	3301      	adds	r3, #1
 8000cbc:	687a      	ldr	r2, [r7, #4]
 8000cbe:	4413      	add	r3, r2
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	461d      	mov	r5, r3
 8000cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cc6:	3302      	adds	r3, #2
 8000cc8:	687a      	ldr	r2, [r7, #4]
 8000cca:	4413      	add	r3, r2
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	4619      	mov	r1, r3
 8000cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cd2:	3303      	adds	r3, #3
 8000cd4:	687a      	ldr	r2, [r7, #4]
 8000cd6:	4413      	add	r3, r2
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	f107 0018 	add.w	r0, r7, #24
 8000cde:	9301      	str	r3, [sp, #4]
 8000ce0:	9100      	str	r1, [sp, #0]
 8000ce2:	462b      	mov	r3, r5
 8000ce4:	4622      	mov	r2, r4
 8000ce6:	4945      	ldr	r1, [pc, #276]	; (8000dfc <DumpINFO+0x1ac>)
 8000ce8:	f00d f968 	bl	800dfbc <siprintf>
						Print(mess);
 8000cec:	f107 0318 	add.w	r3, r7, #24
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff ff64 	bl	8000bbe <Print>
						return(PCD_OK);
 8000cf6:	23cc      	movs	r3, #204	; 0xcc
 8000cf8:	e072      	b.n	8000de0 <DumpINFO+0x190>
				for(int i=0;i<13;i+=4){
 8000cfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cfc:	3304      	adds	r3, #4
 8000cfe:	637b      	str	r3, [r7, #52]	; 0x34
 8000d00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d02:	2b0c      	cmp	r3, #12
 8000d04:	ddc8      	ble.n	8000c98 <DumpINFO+0x48>
					}
				}

			 MFRC_HALTA();
 8000d06:	f7ff fe18 	bl	800093a <MFRC_HALTA>
			 MFRC_WUPA(ATQA);
 8000d0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff fdf6 	bl	8000900 <MFRC_WUPA>
			 WUPA=1;
 8000d14:	4b34      	ldr	r3, [pc, #208]	; (8000de8 <DumpINFO+0x198>)
 8000d16:	2201      	movs	r2, #1
 8000d18:	701a      	strb	r2, [r3, #0]
 8000d1a:	e061      	b.n	8000de0 <DumpINFO+0x190>
		 }

	  }
	  else{
		  if(PICC_CHECK()!=PCD_OK){
 8000d1c:	f7ff ff0d 	bl	8000b3a <PICC_CHECK>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2bcc      	cmp	r3, #204	; 0xcc
 8000d24:	d007      	beq.n	8000d36 <DumpINFO+0xe6>
		  		  Print("ERROR No PICC Found\r\n");
 8000d26:	4831      	ldr	r0, [pc, #196]	; (8000dec <DumpINFO+0x19c>)
 8000d28:	f7ff ff49 	bl	8000bbe <Print>
		  		  WUPA=0;
 8000d2c:	4b2e      	ldr	r3, [pc, #184]	; (8000de8 <DumpINFO+0x198>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	701a      	strb	r2, [r3, #0]
		  		return(PCD_COMM_ERR);
 8000d32:	23aa      	movs	r3, #170	; 0xaa
 8000d34:	e054      	b.n	8000de0 <DumpINFO+0x190>
		  }

		  else{
			  HAL_Delay(10);
 8000d36:	200a      	movs	r0, #10
 8000d38:	f001 fb60 	bl	80023fc <HAL_Delay>
			  PICC_Select();
 8000d3c:	f7ff fecd 	bl	8000ada <PICC_Select>
			  HAL_Delay(10);
 8000d40:	200a      	movs	r0, #10
 8000d42:	f001 fb5b 	bl	80023fc <HAL_Delay>
				Print("    BYTE\r\n");
 8000d46:	482a      	ldr	r0, [pc, #168]	; (8000df0 <DumpINFO+0x1a0>)
 8000d48:	f7ff ff39 	bl	8000bbe <Print>
				Print("0 1 2 3\r\n");
 8000d4c:	4829      	ldr	r0, [pc, #164]	; (8000df4 <DumpINFO+0x1a4>)
 8000d4e:	f7ff ff36 	bl	8000bbe <Print>
				Print("        \r\n");
 8000d52:	4829      	ldr	r0, [pc, #164]	; (8000df8 <DumpINFO+0x1a8>)
 8000d54:	f7ff ff33 	bl	8000bbe <Print>
				for(int i=0;i<13;i+=4){
 8000d58:	2300      	movs	r3, #0
 8000d5a:	633b      	str	r3, [r7, #48]	; 0x30
 8000d5c:	e033      	b.n	8000dc6 <DumpINFO+0x176>
					UL_READ(i, data);
 8000d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	6879      	ldr	r1, [r7, #4]
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff fefe 	bl	8000b66 <UL_READ>
					for(int j=0;j<13;j+=4){
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d70:	2b0c      	cmp	r3, #12
 8000d72:	dc25      	bgt.n	8000dc0 <DumpINFO+0x170>
						char mess[10];
						sprintf(mess,"%X, %X, %X, %X\r\n",data[j],data[j+1],data[j+2],data[j+3]);
 8000d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	4413      	add	r3, r2
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	461c      	mov	r4, r3
 8000d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d80:	3301      	adds	r3, #1
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	4413      	add	r3, r2
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	461d      	mov	r5, r3
 8000d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d8c:	3302      	adds	r3, #2
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	4413      	add	r3, r2
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	4619      	mov	r1, r3
 8000d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d98:	3303      	adds	r3, #3
 8000d9a:	687a      	ldr	r2, [r7, #4]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	f107 000c 	add.w	r0, r7, #12
 8000da4:	9301      	str	r3, [sp, #4]
 8000da6:	9100      	str	r1, [sp, #0]
 8000da8:	462b      	mov	r3, r5
 8000daa:	4622      	mov	r2, r4
 8000dac:	4913      	ldr	r1, [pc, #76]	; (8000dfc <DumpINFO+0x1ac>)
 8000dae:	f00d f905 	bl	800dfbc <siprintf>
						Print(mess);
 8000db2:	f107 030c 	add.w	r3, r7, #12
 8000db6:	4618      	mov	r0, r3
 8000db8:	f7ff ff01 	bl	8000bbe <Print>
						return(PCD_OK);
 8000dbc:	23cc      	movs	r3, #204	; 0xcc
 8000dbe:	e00f      	b.n	8000de0 <DumpINFO+0x190>
				for(int i=0;i<13;i+=4){
 8000dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dc2:	3304      	adds	r3, #4
 8000dc4:	633b      	str	r3, [r7, #48]	; 0x30
 8000dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dc8:	2b0c      	cmp	r3, #12
 8000dca:	ddc8      	ble.n	8000d5e <DumpINFO+0x10e>
					}
				}

			  MFRC_HALTA();
 8000dcc:	f7ff fdb5 	bl	800093a <MFRC_HALTA>
			  MFRC_WUPA(ATQA);
 8000dd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f7ff fd93 	bl	8000900 <MFRC_WUPA>
			  WUPA=1;
 8000dda:	4b03      	ldr	r3, [pc, #12]	; (8000de8 <DumpINFO+0x198>)
 8000ddc:	2201      	movs	r2, #1
 8000dde:	701a      	strb	r2, [r3, #0]
	  }




}
 8000de0:	4618      	mov	r0, r3
 8000de2:	3738      	adds	r7, #56	; 0x38
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bdb0      	pop	{r4, r5, r7, pc}
 8000de8:	20000658 	.word	0x20000658
 8000dec:	0800e7b8 	.word	0x0800e7b8
 8000df0:	0800e7d0 	.word	0x0800e7d0
 8000df4:	0800e7dc 	.word	0x0800e7dc
 8000df8:	0800e7e8 	.word	0x0800e7e8
 8000dfc:	0800e7f4 	.word	0x0800e7f4

08000e00 <OLED_Clear>:
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
}
/*Function to clear OLED (write all zero to display memory)
 *
 * */
void OLED_Clear(void){
 8000e00:	b580      	push	{r7, lr}
 8000e02:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 8000e06:	af00      	add	r7, sp, #0
	uint8_t zeros[1024];
	memset(zeros,0x00,1024);
 8000e08:	463b      	mov	r3, r7
 8000e0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e0e:	2100      	movs	r1, #0
 8000e10:	4618      	mov	r0, r3
 8000e12:	f00c ffdb 	bl	800ddcc <memset>
	OLED_FLUSH(zeros);
 8000e16:	463b      	mov	r3, r7
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f000 f87b 	bl	8000f14 <OLED_FLUSH>

}
 8000e1e:	bf00      	nop
 8000e20:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <OLED_cmd>:

/*Function to send single byte command to display (ENSURE DC is low)
 *
 * @param data: Command to send to display
 * */
HAL_StatusTypeDef OLED_cmd(uint8_t data){
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
	uint8_t value=data;
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 0);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2110      	movs	r1, #16
 8000e3a:	4815      	ldr	r0, [pc, #84]	; (8000e90 <OLED_cmd+0x68>)
 8000e3c:	f001 fd80 	bl	8002940 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000e40:	2200      	movs	r2, #0
 8000e42:	2102      	movs	r1, #2
 8000e44:	4813      	ldr	r0, [pc, #76]	; (8000e94 <OLED_cmd+0x6c>)
 8000e46:	f001 fd7b 	bl	8002940 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi1, &value, 1, HAL_MAX_DELAY)!=HAL_OK){
 8000e4a:	f107 010f 	add.w	r1, r7, #15
 8000e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e52:	2201      	movs	r2, #1
 8000e54:	4810      	ldr	r0, [pc, #64]	; (8000e98 <OLED_cmd+0x70>)
 8000e56:	f004 fd06 	bl	8005866 <HAL_SPI_Transmit>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d009      	beq.n	8000e74 <OLED_cmd+0x4c>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000e60:	2201      	movs	r2, #1
 8000e62:	2110      	movs	r1, #16
 8000e64:	480a      	ldr	r0, [pc, #40]	; (8000e90 <OLED_cmd+0x68>)
 8000e66:	f001 fd6b 	bl	8002940 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	f001 fac6 	bl	80023fc <HAL_Delay>
		return(HAL_ERROR);
 8000e70:	2301      	movs	r3, #1
 8000e72:	e008      	b.n	8000e86 <OLED_cmd+0x5e>
	}
	else{
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000e74:	2201      	movs	r2, #1
 8000e76:	2110      	movs	r1, #16
 8000e78:	4805      	ldr	r0, [pc, #20]	; (8000e90 <OLED_cmd+0x68>)
 8000e7a:	f001 fd61 	bl	8002940 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000e7e:	2001      	movs	r0, #1
 8000e80:	f001 fabc 	bl	80023fc <HAL_Delay>
		return(HAL_OK);
 8000e84:	2300      	movs	r3, #0
	}

}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40020000 	.word	0x40020000
 8000e94:	40020400 	.word	0x40020400
 8000e98:	200006b0 	.word	0x200006b0

08000e9c <OLED_data>:
 *
 * @param data: Pointer to array of data to send
 *
 * @param size: Size of array (maximum is 1024)
 * */
HAL_StatusTypeDef OLED_data(uint8_t* data,uint8_t size){
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 0);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2110      	movs	r1, #16
 8000eac:	4816      	ldr	r0, [pc, #88]	; (8000f08 <OLED_data+0x6c>)
 8000eae:	f001 fd47 	bl	8002940 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 1);
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	2102      	movs	r1, #2
 8000eb6:	4815      	ldr	r0, [pc, #84]	; (8000f0c <OLED_data+0x70>)
 8000eb8:	f001 fd42 	bl	8002940 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY)!=HAL_OK){
 8000ebc:	78fb      	ldrb	r3, [r7, #3]
 8000ebe:	b29a      	uxth	r2, r3
 8000ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec4:	6879      	ldr	r1, [r7, #4]
 8000ec6:	4812      	ldr	r0, [pc, #72]	; (8000f10 <OLED_data+0x74>)
 8000ec8:	f004 fccd 	bl	8005866 <HAL_SPI_Transmit>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d00b      	beq.n	8000eea <OLED_data+0x4e>
		HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2102      	movs	r1, #2
 8000ed6:	480d      	ldr	r0, [pc, #52]	; (8000f0c <OLED_data+0x70>)
 8000ed8:	f001 fd32 	bl	8002940 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000edc:	2201      	movs	r2, #1
 8000ede:	2110      	movs	r1, #16
 8000ee0:	4809      	ldr	r0, [pc, #36]	; (8000f08 <OLED_data+0x6c>)
 8000ee2:	f001 fd2d 	bl	8002940 <HAL_GPIO_WritePin>
		return(HAL_ERROR);
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e00a      	b.n	8000f00 <OLED_data+0x64>
	}
	else{
		HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000eea:	2200      	movs	r2, #0
 8000eec:	2102      	movs	r1, #2
 8000eee:	4807      	ldr	r0, [pc, #28]	; (8000f0c <OLED_data+0x70>)
 8000ef0:	f001 fd26 	bl	8002940 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	2110      	movs	r1, #16
 8000ef8:	4803      	ldr	r0, [pc, #12]	; (8000f08 <OLED_data+0x6c>)
 8000efa:	f001 fd21 	bl	8002940 <HAL_GPIO_WritePin>
		return(HAL_OK);
 8000efe:	2300      	movs	r3, #0
	}



}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	40020000 	.word	0x40020000
 8000f0c:	40020400 	.word	0x40020400
 8000f10:	200006b0 	.word	0x200006b0

08000f14 <OLED_FLUSH>:

/*Function to send a whole page of display data (1024 bytes)
 *
 * @param mem: Pointer to array of data
 * */
void OLED_FLUSH(uint8_t* mem){
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	for(int page=0;page<8;page++){
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	e023      	b.n	8000f6a <OLED_FLUSH+0x56>
		OLED_cmd(PAGE_ADDR+page);
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	3b50      	subs	r3, #80	; 0x50
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff ff7c 	bl	8000e28 <OLED_cmd>
		OLED_cmd(LOWER_COL);
 8000f30:	2002      	movs	r0, #2
 8000f32:	f7ff ff79 	bl	8000e28 <OLED_cmd>
		OLED_cmd(UPPER_COL);
 8000f36:	2010      	movs	r0, #16
 8000f38:	f7ff ff76 	bl	8000e28 <OLED_cmd>
		for(int i=0;i<128;i++){
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60bb      	str	r3, [r7, #8]
 8000f40:	e00d      	b.n	8000f5e <OLED_FLUSH+0x4a>
			OLED_data(&mem[(page*128)+i],1);
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	01da      	lsls	r2, r3, #7
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	4413      	add	r3, r2
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4413      	add	r3, r2
 8000f50:	2101      	movs	r1, #1
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff ffa2 	bl	8000e9c <OLED_data>
		for(int i=0;i<128;i++){
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	60bb      	str	r3, [r7, #8]
 8000f5e:	68bb      	ldr	r3, [r7, #8]
 8000f60:	2b7f      	cmp	r3, #127	; 0x7f
 8000f62:	ddee      	ble.n	8000f42 <OLED_FLUSH+0x2e>
	for(int page=0;page<8;page++){
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	3301      	adds	r3, #1
 8000f68:	60fb      	str	r3, [r7, #12]
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	2b07      	cmp	r3, #7
 8000f6e:	ddd8      	ble.n	8000f22 <OLED_FLUSH+0xe>
		}


	}
}
 8000f70:	bf00      	nop
 8000f72:	bf00      	nop
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <SCREEN_INIT>:
 * @param data: Array of strings that form the basis of the screen
 *
 * @param seldata: Array of data on where to place select arrow "->"
 * */

void SCREEN_INIT(Screen* screen,int datasize,int selsize,char** data,uint8_t (*dataloc)[2],uint8_t (*seldata)[2]){
 8000f7a:	b590      	push	{r4, r7, lr}
 8000f7c:	b087      	sub	sp, #28
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	60f8      	str	r0, [r7, #12]
 8000f82:	60b9      	str	r1, [r7, #8]
 8000f84:	607a      	str	r2, [r7, #4]
 8000f86:	603b      	str	r3, [r7, #0]

    screen->datsize=datasize;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	68ba      	ldr	r2, [r7, #8]
 8000f8c:	601a      	str	r2, [r3, #0]
    screen->selsize=selsize;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	687a      	ldr	r2, [r7, #4]
 8000f92:	605a      	str	r2, [r3, #4]
    screen->data=(char**)malloc((screen->datsize)*sizeof(char*));
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f00c ff00 	bl	800dda0 <malloc>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	609a      	str	r2, [r3, #8]
    screen->dataloc=(uint8_t (*)[2])malloc(screen->datsize*sizeof(uint8_t*));
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	009b      	lsls	r3, r3, #2
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f00c fef6 	bl	800dda0 <malloc>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	60da      	str	r2, [r3, #12]
    screen->seldata=(uint8_t (*)[2])malloc(screen->selsize*sizeof(uint8_t*));
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f00c feec 	bl	800dda0 <malloc>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	461a      	mov	r2, r3
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	611a      	str	r2, [r3, #16]

    for(int j=0;j<screen->datsize;j++){
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	617b      	str	r3, [r7, #20]
 8000fd4:	e024      	b.n	8001020 <SCREEN_INIT+0xa6>
        screen->data[j]=malloc((strlen(data[j])+1)*sizeof(char));
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	683a      	ldr	r2, [r7, #0]
 8000fdc:	4413      	add	r3, r2
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff f8fd 	bl	80001e0 <strlen>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	1c59      	adds	r1, r3, #1
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	689a      	ldr	r2, [r3, #8]
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	18d4      	adds	r4, r2, r3
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	f00c fed3 	bl	800dda0 <malloc>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	6023      	str	r3, [r4, #0]
        strcpy(screen->data[j],data[j]);
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	689a      	ldr	r2, [r3, #8]
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	4413      	add	r3, r2
 8001008:	6818      	ldr	r0, [r3, #0]
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	683a      	ldr	r2, [r7, #0]
 8001010:	4413      	add	r3, r2
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4619      	mov	r1, r3
 8001016:	f00c fff1 	bl	800dffc <strcpy>
    for(int j=0;j<screen->datsize;j++){
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	3301      	adds	r3, #1
 800101e:	617b      	str	r3, [r7, #20]
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	697a      	ldr	r2, [r7, #20]
 8001026:	429a      	cmp	r2, r3
 8001028:	dbd5      	blt.n	8000fd6 <SCREEN_INIT+0x5c>
    }

    memcpy(screen->dataloc,dataloc,datasize*2);
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	68d8      	ldr	r0, [r3, #12]
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	461a      	mov	r2, r3
 8001034:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001036:	f00c febb 	bl	800ddb0 <memcpy>
    memcpy(screen->seldata,seldata,selsize*2);
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	6918      	ldr	r0, [r3, #16]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	461a      	mov	r2, r3
 8001044:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001046:	f00c feb3 	bl	800ddb0 <memcpy>

}
 800104a:	bf00      	nop
 800104c:	371c      	adds	r7, #28
 800104e:	46bd      	mov	sp, r7
 8001050:	bd90      	pop	{r4, r7, pc}
	...

08001054 <OLED_INIT>:

/*Function to initialise OLED display
 *
 * */

HAL_StatusTypeDef OLED_INIT(void){
 8001054:	b5b0      	push	{r4, r5, r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 800105a:	2201      	movs	r2, #1
 800105c:	2110      	movs	r1, #16
 800105e:	482f      	ldr	r0, [pc, #188]	; (800111c <OLED_INIT+0xc8>)
 8001060:	f001 fc6e 	bl	8002940 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 1);
 8001064:	2201      	movs	r2, #1
 8001066:	2108      	movs	r1, #8
 8001068:	482c      	ldr	r0, [pc, #176]	; (800111c <OLED_INIT+0xc8>)
 800106a:	f001 fc69 	bl	8002940 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 800106e:	2200      	movs	r2, #0
 8001070:	2102      	movs	r1, #2
 8001072:	482b      	ldr	r0, [pc, #172]	; (8001120 <OLED_INIT+0xcc>)
 8001074:	f001 fc64 	bl	8002940 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001078:	2064      	movs	r0, #100	; 0x64
 800107a:	f001 f9bf 	bl	80023fc <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 0);
 800107e:	2200      	movs	r2, #0
 8001080:	2108      	movs	r1, #8
 8001082:	4826      	ldr	r0, [pc, #152]	; (800111c <OLED_INIT+0xc8>)
 8001084:	f001 fc5c 	bl	8002940 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001088:	2064      	movs	r0, #100	; 0x64
 800108a:	f001 f9b7 	bl	80023fc <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 1);
 800108e:	2201      	movs	r2, #1
 8001090:	2108      	movs	r1, #8
 8001092:	4822      	ldr	r0, [pc, #136]	; (800111c <OLED_INIT+0xc8>)
 8001094:	f001 fc54 	bl	8002940 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001098:	2064      	movs	r0, #100	; 0x64
 800109a:	f001 f9af 	bl	80023fc <HAL_Delay>
	uint8_t config_data[25]={DISP_OFF , LOWER_COL , UPPER_COL , LINE_STRT , PAGE_ADDR , CNTRST_SET , CNTRST , SEG_MAP ,
 800109e:	4b21      	ldr	r3, [pc, #132]	; (8001124 <OLED_INIT+0xd0>)
 80010a0:	463c      	mov	r4, r7
 80010a2:	461d      	mov	r5, r3
 80010a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010ac:	c403      	stmia	r4!, {r0, r1}
 80010ae:	7022      	strb	r2, [r4, #0]
							DISP_NORM , MUX_SET , MUX , DCDC_SET , DCDC , CHRG_PMP , SCAN_DIR , DISP_OFFSET_SET ,
							DISP_OFFSET , OSC_SET , OSC , PRE_CHRG_SET , PRE_CHRG , COM_SET , COM , VCOM_SET, VCOM};


	for(int i=0;i<25;i++){
 80010b0:	2300      	movs	r3, #0
 80010b2:	61fb      	str	r3, [r7, #28]
 80010b4:	e00c      	b.n	80010d0 <OLED_INIT+0x7c>
		OLED_cmd(config_data[i]);
 80010b6:	463a      	mov	r2, r7
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	4413      	add	r3, r2
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff feb2 	bl	8000e28 <OLED_cmd>
		HAL_Delay(1);
 80010c4:	2001      	movs	r0, #1
 80010c6:	f001 f999 	bl	80023fc <HAL_Delay>
	for(int i=0;i<25;i++){
 80010ca:	69fb      	ldr	r3, [r7, #28]
 80010cc:	3301      	adds	r3, #1
 80010ce:	61fb      	str	r3, [r7, #28]
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	2b18      	cmp	r3, #24
 80010d4:	ddef      	ble.n	80010b6 <OLED_INIT+0x62>
	}

	OLED_cmd(DISP_INV);
 80010d6:	20a7      	movs	r0, #167	; 0xa7
 80010d8:	f7ff fea6 	bl	8000e28 <OLED_cmd>
	OLED_FLUSH(HVE);
 80010dc:	4812      	ldr	r0, [pc, #72]	; (8001128 <OLED_INIT+0xd4>)
 80010de:	f7ff ff19 	bl	8000f14 <OLED_FLUSH>
	OLED_cmd(DISP_ON);
 80010e2:	20af      	movs	r0, #175	; 0xaf
 80010e4:	f7ff fea0 	bl	8000e28 <OLED_cmd>
	HAL_Delay(1000);
 80010e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010ec:	f001 f986 	bl	80023fc <HAL_Delay>
	OLED_cmd(DISP_OFF);
 80010f0:	20ae      	movs	r0, #174	; 0xae
 80010f2:	f7ff fe99 	bl	8000e28 <OLED_cmd>
	HAL_Delay(10);
 80010f6:	200a      	movs	r0, #10
 80010f8:	f001 f980 	bl	80023fc <HAL_Delay>
	OLED_cmd(DISP_NORM);
 80010fc:	20a6      	movs	r0, #166	; 0xa6
 80010fe:	f7ff fe93 	bl	8000e28 <OLED_cmd>
	HAL_Delay(10);
 8001102:	200a      	movs	r0, #10
 8001104:	f001 f97a 	bl	80023fc <HAL_Delay>
	OLED_cmd(DISP_ON);
 8001108:	20af      	movs	r0, #175	; 0xaf
 800110a:	f7ff fe8d 	bl	8000e28 <OLED_cmd>
	OLED_Clear();
 800110e:	f7ff fe77 	bl	8000e00 <OLED_Clear>


}
 8001112:	bf00      	nop
 8001114:	4618      	mov	r0, r3
 8001116:	3720      	adds	r7, #32
 8001118:	46bd      	mov	sp, r7
 800111a:	bdb0      	pop	{r4, r5, r7, pc}
 800111c:	40020000 	.word	0x40020000
 8001120:	40020400 	.word	0x40020400
 8001124:	0800e8d4 	.word	0x0800e8d4
 8001128:	20000000 	.word	0x20000000

0800112c <OLED_InvChar>:
 *
 * @param character: Character to invert (Must be an ASCII character)
 *
 * @param result: Pointer to array to store the 5 inverted bytes that make up the character
 * */
void OLED_InvChar(char character,uint8_t* result){
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	6039      	str	r1, [r7, #0]
 8001136:	71fb      	strb	r3, [r7, #7]
	uint8_t* temp=malloc(5);
 8001138:	2005      	movs	r0, #5
 800113a:	f00c fe31 	bl	800dda0 <malloc>
 800113e:	4603      	mov	r3, r0
 8001140:	60bb      	str	r3, [r7, #8]

	for(int i=0;i<6;i++){
 8001142:	2300      	movs	r3, #0
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	e013      	b.n	8001170 <OLED_InvChar+0x44>
			temp[i]= ~(ASCII[(uint8_t)character-0x20][i]);
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	f1a3 0220 	sub.w	r2, r3, #32
 800114e:	490e      	ldr	r1, [pc, #56]	; (8001188 <OLED_InvChar+0x5c>)
 8001150:	4613      	mov	r3, r2
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	4413      	add	r3, r2
 8001156:	18ca      	adds	r2, r1, r3
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	4413      	add	r3, r2
 800115c:	781a      	ldrb	r2, [r3, #0]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	68b9      	ldr	r1, [r7, #8]
 8001162:	440b      	add	r3, r1
 8001164:	43d2      	mvns	r2, r2
 8001166:	b2d2      	uxtb	r2, r2
 8001168:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<6;i++){
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	3301      	adds	r3, #1
 800116e:	60fb      	str	r3, [r7, #12]
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	2b05      	cmp	r3, #5
 8001174:	dde8      	ble.n	8001148 <OLED_InvChar+0x1c>
	}
	memcpy(result,temp,5);
 8001176:	2205      	movs	r2, #5
 8001178:	68b9      	ldr	r1, [r7, #8]
 800117a:	6838      	ldr	r0, [r7, #0]
 800117c:	f00c fe18 	bl	800ddb0 <memcpy>
}
 8001180:	bf00      	nop
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	0800ea78 	.word	0x0800ea78

0800118c <OLED_drawChar>:
 * @param character: Character to draw
 *
 * @param invert: Option to invert the character (Use INVERT to invert defined in OLED.h)
 * */

void OLED_drawChar(uint8_t page,uint8_t col, char character, uint8_t invert){
 800118c:	b590      	push	{r4, r7, lr}
 800118e:	b085      	sub	sp, #20
 8001190:	af00      	add	r7, sp, #0
 8001192:	4604      	mov	r4, r0
 8001194:	4608      	mov	r0, r1
 8001196:	4611      	mov	r1, r2
 8001198:	461a      	mov	r2, r3
 800119a:	4623      	mov	r3, r4
 800119c:	71fb      	strb	r3, [r7, #7]
 800119e:	4603      	mov	r3, r0
 80011a0:	71bb      	strb	r3, [r7, #6]
 80011a2:	460b      	mov	r3, r1
 80011a4:	717b      	strb	r3, [r7, #5]
 80011a6:	4613      	mov	r3, r2
 80011a8:	713b      	strb	r3, [r7, #4]
	OLED_cmd(PAGE_ADDR+page);
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	3b50      	subs	r3, #80	; 0x50
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fe39 	bl	8000e28 <OLED_cmd>
	OLED_cmd(col&0x0F);
 80011b6:	79bb      	ldrb	r3, [r7, #6]
 80011b8:	f003 030f 	and.w	r3, r3, #15
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff fe32 	bl	8000e28 <OLED_cmd>
	OLED_cmd(0x10|(col>>4));
 80011c4:	79bb      	ldrb	r3, [r7, #6]
 80011c6:	091b      	lsrs	r3, r3, #4
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	f043 0310 	orr.w	r3, r3, #16
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff fe29 	bl	8000e28 <OLED_cmd>
	uint8_t* data=malloc(6);
 80011d6:	2006      	movs	r0, #6
 80011d8:	f00c fde2 	bl	800dda0 <malloc>
 80011dc:	4603      	mov	r3, r0
 80011de:	60fb      	str	r3, [r7, #12]
	if(invert==NORMAL){
 80011e0:	793b      	ldrb	r3, [r7, #4]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d10d      	bne.n	8001202 <OLED_drawChar+0x76>
		memcpy(data,ASCII[(uint8_t)character-0x20],5);
 80011e6:	797b      	ldrb	r3, [r7, #5]
 80011e8:	f1a3 0220 	sub.w	r2, r3, #32
 80011ec:	4613      	mov	r3, r2
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	4413      	add	r3, r2
 80011f2:	4a0c      	ldr	r2, [pc, #48]	; (8001224 <OLED_drawChar+0x98>)
 80011f4:	4413      	add	r3, r2
 80011f6:	2205      	movs	r2, #5
 80011f8:	4619      	mov	r1, r3
 80011fa:	68f8      	ldr	r0, [r7, #12]
 80011fc:	f00c fdd8 	bl	800ddb0 <memcpy>
 8001200:	e004      	b.n	800120c <OLED_drawChar+0x80>
	}
	else{
		OLED_InvChar(character,data);
 8001202:	797b      	ldrb	r3, [r7, #5]
 8001204:	68f9      	ldr	r1, [r7, #12]
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff ff90 	bl	800112c <OLED_InvChar>
	}

	*(data+5)=0x00;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	3305      	adds	r3, #5
 8001210:	2200      	movs	r2, #0
 8001212:	701a      	strb	r2, [r3, #0]
	OLED_data(data, 6);
 8001214:	2106      	movs	r1, #6
 8001216:	68f8      	ldr	r0, [r7, #12]
 8001218:	f7ff fe40 	bl	8000e9c <OLED_data>

	}
 800121c:	bf00      	nop
 800121e:	3714      	adds	r7, #20
 8001220:	46bd      	mov	sp, r7
 8001222:	bd90      	pop	{r4, r7, pc}
 8001224:	0800ea78 	.word	0x0800ea78

08001228 <OLED_Printlin>:
 * @param string: String to print (MUST BE LESS THAN 21)
 *
 * @param invert: Option to invert the entire string
 * */

void OLED_Printlin(uint8_t page,uint8_t col,char* string,uint8_t invert){
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	603a      	str	r2, [r7, #0]
 8001230:	461a      	mov	r2, r3
 8001232:	4603      	mov	r3, r0
 8001234:	71fb      	strb	r3, [r7, #7]
 8001236:	460b      	mov	r3, r1
 8001238:	71bb      	strb	r3, [r7, #6]
 800123a:	4613      	mov	r3, r2
 800123c:	717b      	strb	r3, [r7, #5]
	for(int i=0;i<strlen(string);i++){
 800123e:	2300      	movs	r3, #0
 8001240:	60fb      	str	r3, [r7, #12]
 8001242:	e014      	b.n	800126e <OLED_Printlin+0x46>
		OLED_drawChar(page, col+(i*6), string[i],invert);
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	b2db      	uxtb	r3, r3
 8001248:	461a      	mov	r2, r3
 800124a:	0052      	lsls	r2, r2, #1
 800124c:	4413      	add	r3, r2
 800124e:	005b      	lsls	r3, r3, #1
 8001250:	b2da      	uxtb	r2, r3
 8001252:	79bb      	ldrb	r3, [r7, #6]
 8001254:	4413      	add	r3, r2
 8001256:	b2d9      	uxtb	r1, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	683a      	ldr	r2, [r7, #0]
 800125c:	4413      	add	r3, r2
 800125e:	781a      	ldrb	r2, [r3, #0]
 8001260:	797b      	ldrb	r3, [r7, #5]
 8001262:	79f8      	ldrb	r0, [r7, #7]
 8001264:	f7ff ff92 	bl	800118c <OLED_drawChar>
	for(int i=0;i<strlen(string);i++){
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	3301      	adds	r3, #1
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	6838      	ldr	r0, [r7, #0]
 8001270:	f7fe ffb6 	bl	80001e0 <strlen>
 8001274:	4602      	mov	r2, r0
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	429a      	cmp	r2, r3
 800127a:	d8e3      	bhi.n	8001244 <OLED_Printlin+0x1c>
	}
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}

08001286 <OLED_PrintCent>:
 * @param string: String to print
 *
 * @param invert: Option to invert text
 * */

void OLED_PrintCent(uint8_t page, char* string, uint8_t invert){
 8001286:	b580      	push	{r7, lr}
 8001288:	b084      	sub	sp, #16
 800128a:	af00      	add	r7, sp, #0
 800128c:	4603      	mov	r3, r0
 800128e:	6039      	str	r1, [r7, #0]
 8001290:	71fb      	strb	r3, [r7, #7]
 8001292:	4613      	mov	r3, r2
 8001294:	71bb      	strb	r3, [r7, #6]
	int len=strlen(string);
 8001296:	6838      	ldr	r0, [r7, #0]
 8001298:	f7fe ffa2 	bl	80001e0 <strlen>
 800129c:	4603      	mov	r3, r0
 800129e:	60fb      	str	r3, [r7, #12]

	int start_col=(MID_COL)-((len/2)*6);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	0fda      	lsrs	r2, r3, #31
 80012a4:	4413      	add	r3, r2
 80012a6:	105b      	asrs	r3, r3, #1
 80012a8:	425b      	negs	r3, r3
 80012aa:	461a      	mov	r2, r3
 80012ac:	4613      	mov	r3, r2
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	4413      	add	r3, r2
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	3340      	adds	r3, #64	; 0x40
 80012b6:	60bb      	str	r3, [r7, #8]

	OLED_Printlin(page, start_col, string, invert);
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	b2d9      	uxtb	r1, r3
 80012bc:	79bb      	ldrb	r3, [r7, #6]
 80012be:	79f8      	ldrb	r0, [r7, #7]
 80012c0:	683a      	ldr	r2, [r7, #0]
 80012c2:	f7ff ffb1 	bl	8001228 <OLED_Printlin>
}
 80012c6:	bf00      	nop
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <OLED_Print>:
/*General purpose print function with wrap around ability. (Can take string of abitrary size and fit onto display)
 *
 * @param string: String to print (This can be longer than the max 21 character per line this function will chop it up)
 * */

void OLED_Print(char* string){
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b094      	sub	sp, #80	; 0x50
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
	char fill = ' ';
 80012d6:	2320      	movs	r3, #32
 80012d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	int i=0;
 80012dc:	2300      	movs	r3, #0
 80012de:	64fb      	str	r3, [r7, #76]	; 0x4c
	int last_ind=0;
 80012e0:	2300      	movs	r3, #0
 80012e2:	64bb      	str	r3, [r7, #72]	; 0x48
	int line=0;
 80012e4:	2300      	movs	r3, #0
 80012e6:	647b      	str	r3, [r7, #68]	; 0x44
	int linend=0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	63bb      	str	r3, [r7, #56]	; 0x38
	    while(1){

	        char thisline[22];
	        char whitespaces[20];

	        for(int charac=0;charac<22;charac++){
 80012ec:	2300      	movs	r3, #0
 80012ee:	643b      	str	r3, [r7, #64]	; 0x40
 80012f0:	e018      	b.n	8001324 <OLED_Print+0x56>
	            if(string[last_ind+charac]==' '){
 80012f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80012f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012f6:	4413      	add	r3, r2
 80012f8:	461a      	mov	r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4413      	add	r3, r2
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	2b20      	cmp	r3, #32
 8001302:	d10b      	bne.n	800131c <OLED_Print+0x4e>
	                whitespaces[i]=charac; //keep track of our whitespaces
 8001304:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001306:	b2d9      	uxtb	r1, r3
 8001308:	f107 020c 	add.w	r2, r7, #12
 800130c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800130e:	4413      	add	r3, r2
 8001310:	460a      	mov	r2, r1
 8001312:	701a      	strb	r2, [r3, #0]
	                i++;
 8001314:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001316:	3301      	adds	r3, #1
 8001318:	64fb      	str	r3, [r7, #76]	; 0x4c
 800131a:	e000      	b.n	800131e <OLED_Print+0x50>
	            }
	            else{
	                continue;
 800131c:	bf00      	nop
	        for(int charac=0;charac<22;charac++){
 800131e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001320:	3301      	adds	r3, #1
 8001322:	643b      	str	r3, [r7, #64]	; 0x40
 8001324:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001326:	2b15      	cmp	r3, #21
 8001328:	dde3      	ble.n	80012f2 <OLED_Print+0x24>
	            }


	        }

	        if(string[last_ind]==' '){
 800132a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800132c:	687a      	ldr	r2, [r7, #4]
 800132e:	4413      	add	r3, r2
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b20      	cmp	r3, #32
 8001334:	d102      	bne.n	800133c <OLED_Print+0x6e>
	            last_ind++;
 8001336:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001338:	3301      	adds	r3, #1
 800133a:	64bb      	str	r3, [r7, #72]	; 0x48

	        else{

	        }

	        if(strlen(string+last_ind)<22){ //special routine for end of line (since string[last_ind+20] may not exist)
 800133c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	4413      	add	r3, r2
 8001342:	4618      	mov	r0, r3
 8001344:	f7fe ff4c 	bl	80001e0 <strlen>
 8001348:	4603      	mov	r3, r0
 800134a:	2b15      	cmp	r3, #21
 800134c:	d828      	bhi.n	80013a0 <OLED_Print+0xd2>
	            linend=strlen(string+last_ind);
 800134e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001350:	687a      	ldr	r2, [r7, #4]
 8001352:	4413      	add	r3, r2
 8001354:	4618      	mov	r0, r3
 8001356:	f7fe ff43 	bl	80001e0 <strlen>
 800135a:	4603      	mov	r3, r0
 800135c:	63bb      	str	r3, [r7, #56]	; 0x38
	            strncpy(thisline,string+last_ind,linend); //i-1 since the last loop of whitespaces will increment i i.e. if 4 whitespaces in first 21 characters whitespaces[3] will be last index
 800135e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001360:	687a      	ldr	r2, [r7, #4]
 8001362:	18d1      	adds	r1, r2, r3
 8001364:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001366:	f107 0320 	add.w	r3, r7, #32
 800136a:	4618      	mov	r0, r3
 800136c:	f00c fe4e 	bl	800e00c <strncpy>
	            memset(thisline+linend,fill,21-linend);
 8001370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001372:	f107 0220 	add.w	r2, r7, #32
 8001376:	18d0      	adds	r0, r2, r3
 8001378:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 800137c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800137e:	f1c3 0315 	rsb	r3, r3, #21
 8001382:	461a      	mov	r2, r3
 8001384:	f00c fd22 	bl	800ddcc <memset>
	            thisline[21]=' ';
 8001388:	2320      	movs	r3, #32
 800138a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            OLED_Printlin(line, 0x02,thisline,NORMAL);
 800138e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001390:	b2d8      	uxtb	r0, r3
 8001392:	f107 0220 	add.w	r2, r7, #32
 8001396:	2300      	movs	r3, #0
 8001398:	2102      	movs	r1, #2
 800139a:	f7ff ff45 	bl	8001228 <OLED_Printlin>




	    }
}
 800139e:	e05e      	b.n	800145e <OLED_Print+0x190>
	        if((string[(last_ind)+20]!=' ') && (string[(last_ind)+21]!=' ')){
 80013a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013a2:	3314      	adds	r3, #20
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	4413      	add	r3, r2
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	2b20      	cmp	r3, #32
 80013ac:	d03a      	beq.n	8001424 <OLED_Print+0x156>
 80013ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013b0:	3315      	adds	r3, #21
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	4413      	add	r3, r2
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b20      	cmp	r3, #32
 80013ba:	d033      	beq.n	8001424 <OLED_Print+0x156>
	            strncpy(thisline,string+last_ind,whitespaces[i-1]); //i-1 since the last loop of whitespaces will increment i i.e. if 4 whitespaces in first 21 characters whitespaces[3] will be last index
 80013bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	18d1      	adds	r1, r2, r3
 80013c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013c4:	3b01      	subs	r3, #1
 80013c6:	3350      	adds	r3, #80	; 0x50
 80013c8:	443b      	add	r3, r7
 80013ca:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80013ce:	461a      	mov	r2, r3
 80013d0:	f107 0320 	add.w	r3, r7, #32
 80013d4:	4618      	mov	r0, r3
 80013d6:	f00c fe19 	bl	800e00c <strncpy>
	            memset(thisline+whitespaces[i-1],fill,21-whitespaces[i-1]);
 80013da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013dc:	3b01      	subs	r3, #1
 80013de:	3350      	adds	r3, #80	; 0x50
 80013e0:	443b      	add	r3, r7
 80013e2:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80013e6:	461a      	mov	r2, r3
 80013e8:	f107 0320 	add.w	r3, r7, #32
 80013ec:	1898      	adds	r0, r3, r2
 80013ee:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 80013f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013f4:	3b01      	subs	r3, #1
 80013f6:	3350      	adds	r3, #80	; 0x50
 80013f8:	443b      	add	r3, r7
 80013fa:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80013fe:	f1c3 0315 	rsb	r3, r3, #21
 8001402:	461a      	mov	r2, r3
 8001404:	f00c fce2 	bl	800ddcc <memset>
	            thisline[21]=' ';
 8001408:	2320      	movs	r3, #32
 800140a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            last_ind=last_ind+whitespaces[i-1];
 800140e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001410:	3b01      	subs	r3, #1
 8001412:	3350      	adds	r3, #80	; 0x50
 8001414:	443b      	add	r3, r7
 8001416:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800141a:	461a      	mov	r2, r3
 800141c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800141e:	4413      	add	r3, r2
 8001420:	64bb      	str	r3, [r7, #72]	; 0x48
 8001422:	e00e      	b.n	8001442 <OLED_Print+0x174>
	            strncpy(thisline,string+last_ind,21);
 8001424:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	18d1      	adds	r1, r2, r3
 800142a:	f107 0320 	add.w	r3, r7, #32
 800142e:	2215      	movs	r2, #21
 8001430:	4618      	mov	r0, r3
 8001432:	f00c fdeb 	bl	800e00c <strncpy>
	            thisline[21]=' ';
 8001436:	2320      	movs	r3, #32
 8001438:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            last_ind=last_ind+21;
 800143c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800143e:	3315      	adds	r3, #21
 8001440:	64bb      	str	r3, [r7, #72]	; 0x48
	        i=0;
 8001442:	2300      	movs	r3, #0
 8001444:	64fb      	str	r3, [r7, #76]	; 0x4c
	        OLED_Printlin(line, 0x02, thisline,NORMAL);
 8001446:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001448:	b2d8      	uxtb	r0, r3
 800144a:	f107 0220 	add.w	r2, r7, #32
 800144e:	2300      	movs	r3, #0
 8001450:	2102      	movs	r1, #2
 8001452:	f7ff fee9 	bl	8001228 <OLED_Printlin>
	        line++;
 8001456:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001458:	3301      	adds	r3, #1
 800145a:	647b      	str	r3, [r7, #68]	; 0x44
	    while(1){
 800145c:	e746      	b.n	80012ec <OLED_Print+0x1e>
}
 800145e:	3750      	adds	r7, #80	; 0x50
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}

08001464 <OLED_SCREEN>:
 * @param screen: Screen to display
 *
 * @param invert: Option to invert entire screen
 * */

void OLED_SCREEN(Screen* screen,uint8_t invert){
 8001464:	b580      	push	{r7, lr}
 8001466:	b084      	sub	sp, #16
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	460b      	mov	r3, r1
 800146e:	70fb      	strb	r3, [r7, #3]
	OLED_Clear();
 8001470:	f7ff fcc6 	bl	8000e00 <OLED_Clear>
	OLED_PrintCent(0, screen->data[0], invert);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	78fa      	ldrb	r2, [r7, #3]
 800147c:	4619      	mov	r1, r3
 800147e:	2000      	movs	r0, #0
 8001480:	f7ff ff01 	bl	8001286 <OLED_PrintCent>

	for(int i=0;i<screen->datsize-1;i++){
 8001484:	2300      	movs	r3, #0
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	e01a      	b.n	80014c0 <OLED_SCREEN+0x5c>
		OLED_Printlin(screen->dataloc[i+1][0], screen->dataloc[i+1][1], screen->data[i+1], invert);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	68da      	ldr	r2, [r3, #12]
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	3301      	adds	r3, #1
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	4413      	add	r3, r2
 8001496:	7818      	ldrb	r0, [r3, #0]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	68da      	ldr	r2, [r3, #12]
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	3301      	adds	r3, #1
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	4413      	add	r3, r2
 80014a4:	7859      	ldrb	r1, [r3, #1]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	689a      	ldr	r2, [r3, #8]
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	3301      	adds	r3, #1
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	4413      	add	r3, r2
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	78fb      	ldrb	r3, [r7, #3]
 80014b6:	f7ff feb7 	bl	8001228 <OLED_Printlin>
	for(int i=0;i<screen->datsize-1;i++){
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	3301      	adds	r3, #1
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	3b01      	subs	r3, #1
 80014c6:	68fa      	ldr	r2, [r7, #12]
 80014c8:	429a      	cmp	r2, r3
 80014ca:	dbde      	blt.n	800148a <OLED_SCREEN+0x26>
	}
}
 80014cc:	bf00      	nop
 80014ce:	bf00      	nop
 80014d0:	3710      	adds	r7, #16
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <OLED_SCRNREF>:
 * @param dataindx: Index of screen->data to modify
 *
 * @param data: Data to add to the screen
 * */

void OLED_SCRNREF(Screen* screen,uint8_t dataindx,char* data){
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b086      	sub	sp, #24
 80014da:	af00      	add	r7, sp, #0
 80014dc:	60f8      	str	r0, [r7, #12]
 80014de:	460b      	mov	r3, r1
 80014e0:	607a      	str	r2, [r7, #4]
 80014e2:	72fb      	strb	r3, [r7, #11]
	int len=strlen(screen->data[dataindx]);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	689a      	ldr	r2, [r3, #8]
 80014e8:	7afb      	ldrb	r3, [r7, #11]
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	4413      	add	r3, r2
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7fe fe75 	bl	80001e0 <strlen>
 80014f6:	4603      	mov	r3, r0
 80014f8:	617b      	str	r3, [r7, #20]
	int start_col=START_COL+((len)*6);
 80014fa:	697a      	ldr	r2, [r7, #20]
 80014fc:	4613      	mov	r3, r2
 80014fe:	005b      	lsls	r3, r3, #1
 8001500:	4413      	add	r3, r2
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	3302      	adds	r3, #2
 8001506:	613b      	str	r3, [r7, #16]

	OLED_Printlin(screen->dataloc[dataindx][0], start_col, data, NORMAL);
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	68da      	ldr	r2, [r3, #12]
 800150c:	7afb      	ldrb	r3, [r7, #11]
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	4413      	add	r3, r2
 8001512:	7818      	ldrb	r0, [r3, #0]
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	b2d9      	uxtb	r1, r3
 8001518:	2300      	movs	r3, #0
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	f7ff fe84 	bl	8001228 <OLED_Printlin>
}
 8001520:	bf00      	nop
 8001522:	3718      	adds	r7, #24
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <OLED_SELECT>:
 * @param page: Row to place arrow
 *
 * @param col: Column to place arrow
 * */

void OLED_SELECT(Screen* screen,uint8_t selopt, int restore){
 8001528:	b580      	push	{r7, lr}
 800152a:	b088      	sub	sp, #32
 800152c:	af00      	add	r7, sp, #0
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	460b      	mov	r3, r1
 8001532:	607a      	str	r2, [r7, #4]
 8001534:	72fb      	strb	r3, [r7, #11]

	char arrow[]="->";
 8001536:	4a40      	ldr	r2, [pc, #256]	; (8001638 <OLED_SELECT+0x110>)
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	6812      	ldr	r2, [r2, #0]
 800153e:	4611      	mov	r1, r2
 8001540:	8019      	strh	r1, [r3, #0]
 8001542:	3302      	adds	r3, #2
 8001544:	0c12      	lsrs	r2, r2, #16
 8001546:	701a      	strb	r2, [r3, #0]

	uint8_t prevpage,prevcol,thispage,thiscol;
	char* rest;

		if(restore==OLED_RESTORE){
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d116      	bne.n	800157c <OLED_SELECT+0x54>
			if(selopt==0){
 800154e:	7afb      	ldrb	r3, [r7, #11]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d10b      	bne.n	800156c <OLED_SELECT+0x44>
			rest=screen->data[screen->datsize-1]; //Here we may be wrapping around so we must restore the last select option
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	689a      	ldr	r2, [r3, #8]
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001560:	3b01      	subs	r3, #1
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	4413      	add	r3, r2
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	61bb      	str	r3, [r7, #24]
 800156a:	e009      	b.n	8001580 <OLED_SELECT+0x58>
			}
			else{
				rest=screen->data[selopt];
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	689a      	ldr	r2, [r3, #8]
 8001570:	7afb      	ldrb	r3, [r7, #11]
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	4413      	add	r3, r2
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	61bb      	str	r3, [r7, #24]
 800157a:	e001      	b.n	8001580 <OLED_SELECT+0x58>
			}
		}
		else{
			rest="  ";
 800157c:	4b2f      	ldr	r3, [pc, #188]	; (800163c <OLED_SELECT+0x114>)
 800157e:	61bb      	str	r3, [r7, #24]
		}

	    if(selopt==0){
 8001580:	7afb      	ldrb	r3, [r7, #11]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d124      	bne.n	80015d0 <OLED_SELECT+0xa8>
	        prevpage=screen->seldata[screen->selsize-1][0];
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	691a      	ldr	r2, [r3, #16]
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001592:	3b01      	subs	r3, #1
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	4413      	add	r3, r2
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	77fb      	strb	r3, [r7, #31]
	        prevcol=screen->seldata[screen->selsize-1][1];
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	691a      	ldr	r2, [r3, #16]
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80015a8:	3b01      	subs	r3, #1
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	4413      	add	r3, r2
 80015ae:	785b      	ldrb	r3, [r3, #1]
 80015b0:	77bb      	strb	r3, [r7, #30]
	        thispage=screen->seldata[selopt][0];
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	691a      	ldr	r2, [r3, #16]
 80015b6:	7afb      	ldrb	r3, [r7, #11]
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	4413      	add	r3, r2
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	777b      	strb	r3, [r7, #29]
	        thiscol=screen->seldata[selopt][1];
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	691a      	ldr	r2, [r3, #16]
 80015c4:	7afb      	ldrb	r3, [r7, #11]
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	4413      	add	r3, r2
 80015ca:	785b      	ldrb	r3, [r3, #1]
 80015cc:	773b      	strb	r3, [r7, #28]
 80015ce:	e021      	b.n	8001614 <OLED_SELECT+0xec>



	    }
		else{
	        prevpage=screen->seldata[selopt-1][0]; //See OLED.h this will give the page of the previous select option
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	691a      	ldr	r2, [r3, #16]
 80015d4:	7afb      	ldrb	r3, [r7, #11]
 80015d6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80015da:	3b01      	subs	r3, #1
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	4413      	add	r3, r2
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	77fb      	strb	r3, [r7, #31]
		    prevcol=screen->seldata[selopt-1][1];
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	691a      	ldr	r2, [r3, #16]
 80015e8:	7afb      	ldrb	r3, [r7, #11]
 80015ea:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80015ee:	3b01      	subs	r3, #1
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	4413      	add	r3, r2
 80015f4:	785b      	ldrb	r3, [r3, #1]
 80015f6:	77bb      	strb	r3, [r7, #30]
		    thispage=screen->seldata[selopt][0];
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	691a      	ldr	r2, [r3, #16]
 80015fc:	7afb      	ldrb	r3, [r7, #11]
 80015fe:	005b      	lsls	r3, r3, #1
 8001600:	4413      	add	r3, r2
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	777b      	strb	r3, [r7, #29]
	        thiscol=screen->seldata[selopt][1];
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	691a      	ldr	r2, [r3, #16]
 800160a:	7afb      	ldrb	r3, [r7, #11]
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	4413      	add	r3, r2
 8001610:	785b      	ldrb	r3, [r3, #1]
 8001612:	773b      	strb	r3, [r7, #28]

	    }

	    OLED_Printlin(prevpage, prevcol, rest, NORMAL); //This restores the line of the previous (now deselected) select option
 8001614:	7fb9      	ldrb	r1, [r7, #30]
 8001616:	7ff8      	ldrb	r0, [r7, #31]
 8001618:	2300      	movs	r3, #0
 800161a:	69ba      	ldr	r2, [r7, #24]
 800161c:	f7ff fe04 	bl	8001228 <OLED_Printlin>
	    OLED_Printlin(thispage, thiscol, arrow, NORMAL);
 8001620:	f107 0214 	add.w	r2, r7, #20
 8001624:	7f39      	ldrb	r1, [r7, #28]
 8001626:	7f78      	ldrb	r0, [r7, #29]
 8001628:	2300      	movs	r3, #0
 800162a:	f7ff fdfd 	bl	8001228 <OLED_Printlin>

}
 800162e:	bf00      	nop
 8001630:	3720      	adds	r7, #32
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	0800e8f4 	.word	0x0800e8f4
 800163c:	0800e8f0 	.word	0x0800e8f0

08001640 <BUZZ>:
	CDC_Transmit_FS(rec, 3);
	HAL_Delay(1);
	CDC_Transmit_FS(&lev, 1);
}

void BUZZ(void){
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001644:	2108      	movs	r1, #8
 8001646:	4806      	ldr	r0, [pc, #24]	; (8001660 <BUZZ+0x20>)
 8001648:	f004 fca2 	bl	8005f90 <HAL_TIM_PWM_Start>
	HAL_Delay(1000);
 800164c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001650:	f000 fed4 	bl	80023fc <HAL_Delay>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8001654:	2108      	movs	r1, #8
 8001656:	4802      	ldr	r0, [pc, #8]	; (8001660 <BUZZ+0x20>)
 8001658:	f004 fd4a 	bl	80060f0 <HAL_TIM_PWM_Stop>
}
 800165c:	bf00      	nop
 800165e:	bd80      	pop	{r7, pc}
 8001660:	20000760 	.word	0x20000760

08001664 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001668:	f000 fe86 	bl	8002378 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800166c:	f000 f84a 	bl	8001704 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001670:	f000 fa12 	bl	8001a98 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001674:	f000 f8b0 	bl	80017d8 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001678:	f000 f8dc 	bl	8001834 <MX_SPI1_Init>
  MX_SPI2_Init();
 800167c:	f000 f912 	bl	80018a4 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001680:	f000 f946 	bl	8001910 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001684:	f000 f9ba 	bl	80019fc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001688:	f008 fff8 	bl	800a67c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of PERIPHINIT */
  PERIPHINITHandle = osThreadNew(Start_Init, NULL, &PERIPHINIT_attributes);
 800168c:	4a11      	ldr	r2, [pc, #68]	; (80016d4 <main+0x70>)
 800168e:	2100      	movs	r1, #0
 8001690:	4811      	ldr	r0, [pc, #68]	; (80016d8 <main+0x74>)
 8001692:	f009 f83d 	bl	800a710 <osThreadNew>
 8001696:	4603      	mov	r3, r0
 8001698:	4a10      	ldr	r2, [pc, #64]	; (80016dc <main+0x78>)
 800169a:	6013      	str	r3, [r2, #0]

  /* creation of ReadCard */
  ReadCardHandle = osThreadNew(StartReadCard, NULL, &ReadCard_attributes);
 800169c:	4a10      	ldr	r2, [pc, #64]	; (80016e0 <main+0x7c>)
 800169e:	2100      	movs	r1, #0
 80016a0:	4810      	ldr	r0, [pc, #64]	; (80016e4 <main+0x80>)
 80016a2:	f009 f835 	bl	800a710 <osThreadNew>
 80016a6:	4603      	mov	r3, r0
 80016a8:	4a0f      	ldr	r2, [pc, #60]	; (80016e8 <main+0x84>)
 80016aa:	6013      	str	r3, [r2, #0]

  /* creation of WriteCard */
  WriteCardHandle = osThreadNew(StartWriteCard, NULL, &WriteCard_attributes);
 80016ac:	4a0f      	ldr	r2, [pc, #60]	; (80016ec <main+0x88>)
 80016ae:	2100      	movs	r1, #0
 80016b0:	480f      	ldr	r0, [pc, #60]	; (80016f0 <main+0x8c>)
 80016b2:	f009 f82d 	bl	800a710 <osThreadNew>
 80016b6:	4603      	mov	r3, r0
 80016b8:	4a0e      	ldr	r2, [pc, #56]	; (80016f4 <main+0x90>)
 80016ba:	6013      	str	r3, [r2, #0]

  /* creation of Home */
  HomeHandle = osThreadNew(StartHome, NULL, &Home_attributes);
 80016bc:	4a0e      	ldr	r2, [pc, #56]	; (80016f8 <main+0x94>)
 80016be:	2100      	movs	r1, #0
 80016c0:	480e      	ldr	r0, [pc, #56]	; (80016fc <main+0x98>)
 80016c2:	f009 f825 	bl	800a710 <osThreadNew>
 80016c6:	4603      	mov	r3, r0
 80016c8:	4a0d      	ldr	r2, [pc, #52]	; (8001700 <main+0x9c>)
 80016ca:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80016cc:	f008 fffa 	bl	800a6c4 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80016d0:	e7fe      	b.n	80016d0 <main+0x6c>
 80016d2:	bf00      	nop
 80016d4:	0800ec90 	.word	0x0800ec90
 80016d8:	08001b81 	.word	0x08001b81
 80016dc:	200007f0 	.word	0x200007f0
 80016e0:	0800ecb4 	.word	0x0800ecb4
 80016e4:	08001c61 	.word	0x08001c61
 80016e8:	200007f4 	.word	0x200007f4
 80016ec:	0800ecd8 	.word	0x0800ecd8
 80016f0:	08001da1 	.word	0x08001da1
 80016f4:	200007f8 	.word	0x200007f8
 80016f8:	0800ecfc 	.word	0x0800ecfc
 80016fc:	08001db5 	.word	0x08001db5
 8001700:	200007fc 	.word	0x200007fc

08001704 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b094      	sub	sp, #80	; 0x50
 8001708:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800170a:	f107 0320 	add.w	r3, r7, #32
 800170e:	2230      	movs	r2, #48	; 0x30
 8001710:	2100      	movs	r1, #0
 8001712:	4618      	mov	r0, r3
 8001714:	f00c fb5a 	bl	800ddcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001718:	f107 030c 	add.w	r3, r7, #12
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	605a      	str	r2, [r3, #4]
 8001722:	609a      	str	r2, [r3, #8]
 8001724:	60da      	str	r2, [r3, #12]
 8001726:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001728:	2300      	movs	r3, #0
 800172a:	60bb      	str	r3, [r7, #8]
 800172c:	4b28      	ldr	r3, [pc, #160]	; (80017d0 <SystemClock_Config+0xcc>)
 800172e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001730:	4a27      	ldr	r2, [pc, #156]	; (80017d0 <SystemClock_Config+0xcc>)
 8001732:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001736:	6413      	str	r3, [r2, #64]	; 0x40
 8001738:	4b25      	ldr	r3, [pc, #148]	; (80017d0 <SystemClock_Config+0xcc>)
 800173a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001740:	60bb      	str	r3, [r7, #8]
 8001742:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001744:	2300      	movs	r3, #0
 8001746:	607b      	str	r3, [r7, #4]
 8001748:	4b22      	ldr	r3, [pc, #136]	; (80017d4 <SystemClock_Config+0xd0>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001750:	4a20      	ldr	r2, [pc, #128]	; (80017d4 <SystemClock_Config+0xd0>)
 8001752:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001756:	6013      	str	r3, [r2, #0]
 8001758:	4b1e      	ldr	r3, [pc, #120]	; (80017d4 <SystemClock_Config+0xd0>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001760:	607b      	str	r3, [r7, #4]
 8001762:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001764:	2301      	movs	r3, #1
 8001766:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001768:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800176c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800176e:	2302      	movs	r3, #2
 8001770:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001772:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001776:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001778:	2308      	movs	r3, #8
 800177a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800177c:	23a8      	movs	r3, #168	; 0xa8
 800177e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001780:	2304      	movs	r3, #4
 8001782:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001784:	2307      	movs	r3, #7
 8001786:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001788:	f107 0320 	add.w	r3, r7, #32
 800178c:	4618      	mov	r0, r3
 800178e:	f003 fb2d 	bl	8004dec <HAL_RCC_OscConfig>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001798:	f000 fb70 	bl	8001e7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800179c:	230f      	movs	r3, #15
 800179e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017a0:	2302      	movs	r3, #2
 80017a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017a4:	2300      	movs	r3, #0
 80017a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017ae:	2300      	movs	r3, #0
 80017b0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017b2:	f107 030c 	add.w	r3, r7, #12
 80017b6:	2102      	movs	r1, #2
 80017b8:	4618      	mov	r0, r3
 80017ba:	f003 fd8f 	bl	80052dc <HAL_RCC_ClockConfig>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80017c4:	f000 fb5a 	bl	8001e7c <Error_Handler>
  }
}
 80017c8:	bf00      	nop
 80017ca:	3750      	adds	r7, #80	; 0x50
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40023800 	.word	0x40023800
 80017d4:	40007000 	.word	0x40007000

080017d8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017dc:	4b12      	ldr	r3, [pc, #72]	; (8001828 <MX_I2C1_Init+0x50>)
 80017de:	4a13      	ldr	r2, [pc, #76]	; (800182c <MX_I2C1_Init+0x54>)
 80017e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80017e2:	4b11      	ldr	r3, [pc, #68]	; (8001828 <MX_I2C1_Init+0x50>)
 80017e4:	4a12      	ldr	r2, [pc, #72]	; (8001830 <MX_I2C1_Init+0x58>)
 80017e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017e8:	4b0f      	ldr	r3, [pc, #60]	; (8001828 <MX_I2C1_Init+0x50>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80017ee:	4b0e      	ldr	r3, [pc, #56]	; (8001828 <MX_I2C1_Init+0x50>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017f4:	4b0c      	ldr	r3, [pc, #48]	; (8001828 <MX_I2C1_Init+0x50>)
 80017f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017fa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017fc:	4b0a      	ldr	r3, [pc, #40]	; (8001828 <MX_I2C1_Init+0x50>)
 80017fe:	2200      	movs	r2, #0
 8001800:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001802:	4b09      	ldr	r3, [pc, #36]	; (8001828 <MX_I2C1_Init+0x50>)
 8001804:	2200      	movs	r2, #0
 8001806:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001808:	4b07      	ldr	r3, [pc, #28]	; (8001828 <MX_I2C1_Init+0x50>)
 800180a:	2200      	movs	r2, #0
 800180c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800180e:	4b06      	ldr	r3, [pc, #24]	; (8001828 <MX_I2C1_Init+0x50>)
 8001810:	2200      	movs	r2, #0
 8001812:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001814:	4804      	ldr	r0, [pc, #16]	; (8001828 <MX_I2C1_Init+0x50>)
 8001816:	f001 f8ad 	bl	8002974 <HAL_I2C_Init>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001820:	f000 fb2c 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001824:	bf00      	nop
 8001826:	bd80      	pop	{r7, pc}
 8001828:	2000065c 	.word	0x2000065c
 800182c:	40005400 	.word	0x40005400
 8001830:	000186a0 	.word	0x000186a0

08001834 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001838:	4b18      	ldr	r3, [pc, #96]	; (800189c <MX_SPI1_Init+0x68>)
 800183a:	4a19      	ldr	r2, [pc, #100]	; (80018a0 <MX_SPI1_Init+0x6c>)
 800183c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800183e:	4b17      	ldr	r3, [pc, #92]	; (800189c <MX_SPI1_Init+0x68>)
 8001840:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001844:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001846:	4b15      	ldr	r3, [pc, #84]	; (800189c <MX_SPI1_Init+0x68>)
 8001848:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800184c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800184e:	4b13      	ldr	r3, [pc, #76]	; (800189c <MX_SPI1_Init+0x68>)
 8001850:	2200      	movs	r2, #0
 8001852:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001854:	4b11      	ldr	r3, [pc, #68]	; (800189c <MX_SPI1_Init+0x68>)
 8001856:	2200      	movs	r2, #0
 8001858:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800185a:	4b10      	ldr	r3, [pc, #64]	; (800189c <MX_SPI1_Init+0x68>)
 800185c:	2200      	movs	r2, #0
 800185e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001860:	4b0e      	ldr	r3, [pc, #56]	; (800189c <MX_SPI1_Init+0x68>)
 8001862:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001866:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001868:	4b0c      	ldr	r3, [pc, #48]	; (800189c <MX_SPI1_Init+0x68>)
 800186a:	2218      	movs	r2, #24
 800186c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800186e:	4b0b      	ldr	r3, [pc, #44]	; (800189c <MX_SPI1_Init+0x68>)
 8001870:	2200      	movs	r2, #0
 8001872:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001874:	4b09      	ldr	r3, [pc, #36]	; (800189c <MX_SPI1_Init+0x68>)
 8001876:	2200      	movs	r2, #0
 8001878:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800187a:	4b08      	ldr	r3, [pc, #32]	; (800189c <MX_SPI1_Init+0x68>)
 800187c:	2200      	movs	r2, #0
 800187e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001880:	4b06      	ldr	r3, [pc, #24]	; (800189c <MX_SPI1_Init+0x68>)
 8001882:	220a      	movs	r2, #10
 8001884:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001886:	4805      	ldr	r0, [pc, #20]	; (800189c <MX_SPI1_Init+0x68>)
 8001888:	f003 ff64 	bl	8005754 <HAL_SPI_Init>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001892:	f000 faf3 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001896:	bf00      	nop
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	200006b0 	.word	0x200006b0
 80018a0:	40013000 	.word	0x40013000

080018a4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80018a8:	4b17      	ldr	r3, [pc, #92]	; (8001908 <MX_SPI2_Init+0x64>)
 80018aa:	4a18      	ldr	r2, [pc, #96]	; (800190c <MX_SPI2_Init+0x68>)
 80018ac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80018ae:	4b16      	ldr	r3, [pc, #88]	; (8001908 <MX_SPI2_Init+0x64>)
 80018b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018b4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80018b6:	4b14      	ldr	r3, [pc, #80]	; (8001908 <MX_SPI2_Init+0x64>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80018bc:	4b12      	ldr	r3, [pc, #72]	; (8001908 <MX_SPI2_Init+0x64>)
 80018be:	2200      	movs	r2, #0
 80018c0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018c2:	4b11      	ldr	r3, [pc, #68]	; (8001908 <MX_SPI2_Init+0x64>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018c8:	4b0f      	ldr	r3, [pc, #60]	; (8001908 <MX_SPI2_Init+0x64>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80018ce:	4b0e      	ldr	r3, [pc, #56]	; (8001908 <MX_SPI2_Init+0x64>)
 80018d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018d4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80018d6:	4b0c      	ldr	r3, [pc, #48]	; (8001908 <MX_SPI2_Init+0x64>)
 80018d8:	2200      	movs	r2, #0
 80018da:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018dc:	4b0a      	ldr	r3, [pc, #40]	; (8001908 <MX_SPI2_Init+0x64>)
 80018de:	2200      	movs	r2, #0
 80018e0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80018e2:	4b09      	ldr	r3, [pc, #36]	; (8001908 <MX_SPI2_Init+0x64>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018e8:	4b07      	ldr	r3, [pc, #28]	; (8001908 <MX_SPI2_Init+0x64>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80018ee:	4b06      	ldr	r3, [pc, #24]	; (8001908 <MX_SPI2_Init+0x64>)
 80018f0:	220a      	movs	r2, #10
 80018f2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80018f4:	4804      	ldr	r0, [pc, #16]	; (8001908 <MX_SPI2_Init+0x64>)
 80018f6:	f003 ff2d 	bl	8005754 <HAL_SPI_Init>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001900:	f000 fabc 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001904:	bf00      	nop
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20000708 	.word	0x20000708
 800190c:	40003800 	.word	0x40003800

08001910 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b08e      	sub	sp, #56	; 0x38
 8001914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001916:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800191a:	2200      	movs	r2, #0
 800191c:	601a      	str	r2, [r3, #0]
 800191e:	605a      	str	r2, [r3, #4]
 8001920:	609a      	str	r2, [r3, #8]
 8001922:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001924:	f107 0320 	add.w	r3, r7, #32
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800192e:	1d3b      	adds	r3, r7, #4
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]
 8001938:	60da      	str	r2, [r3, #12]
 800193a:	611a      	str	r2, [r3, #16]
 800193c:	615a      	str	r2, [r3, #20]
 800193e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001940:	4b2d      	ldr	r3, [pc, #180]	; (80019f8 <MX_TIM2_Init+0xe8>)
 8001942:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001946:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 420-1;
 8001948:	4b2b      	ldr	r3, [pc, #172]	; (80019f8 <MX_TIM2_Init+0xe8>)
 800194a:	f240 12a3 	movw	r2, #419	; 0x1a3
 800194e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001950:	4b29      	ldr	r3, [pc, #164]	; (80019f8 <MX_TIM2_Init+0xe8>)
 8001952:	2200      	movs	r2, #0
 8001954:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 8001956:	4b28      	ldr	r3, [pc, #160]	; (80019f8 <MX_TIM2_Init+0xe8>)
 8001958:	2231      	movs	r2, #49	; 0x31
 800195a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800195c:	4b26      	ldr	r3, [pc, #152]	; (80019f8 <MX_TIM2_Init+0xe8>)
 800195e:	2200      	movs	r2, #0
 8001960:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001962:	4b25      	ldr	r3, [pc, #148]	; (80019f8 <MX_TIM2_Init+0xe8>)
 8001964:	2200      	movs	r2, #0
 8001966:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001968:	4823      	ldr	r0, [pc, #140]	; (80019f8 <MX_TIM2_Init+0xe8>)
 800196a:	f004 f983 	bl	8005c74 <HAL_TIM_Base_Init>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001974:	f000 fa82 	bl	8001e7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001978:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800197c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800197e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001982:	4619      	mov	r1, r3
 8001984:	481c      	ldr	r0, [pc, #112]	; (80019f8 <MX_TIM2_Init+0xe8>)
 8001986:	f004 fde1 	bl	800654c <HAL_TIM_ConfigClockSource>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001990:	f000 fa74 	bl	8001e7c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001994:	4818      	ldr	r0, [pc, #96]	; (80019f8 <MX_TIM2_Init+0xe8>)
 8001996:	f004 faa1 	bl	8005edc <HAL_TIM_PWM_Init>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80019a0:	f000 fa6c 	bl	8001e7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019a4:	2300      	movs	r3, #0
 80019a6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019a8:	2300      	movs	r3, #0
 80019aa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019ac:	f107 0320 	add.w	r3, r7, #32
 80019b0:	4619      	mov	r1, r3
 80019b2:	4811      	ldr	r0, [pc, #68]	; (80019f8 <MX_TIM2_Init+0xe8>)
 80019b4:	f005 f986 	bl	8006cc4 <HAL_TIMEx_MasterConfigSynchronization>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80019be:	f000 fa5d 	bl	8001e7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019c2:	2360      	movs	r3, #96	; 0x60
 80019c4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 25-1;
 80019c6:	2318      	movs	r3, #24
 80019c8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019ca:	2300      	movs	r3, #0
 80019cc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019ce:	2300      	movs	r3, #0
 80019d0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019d2:	1d3b      	adds	r3, r7, #4
 80019d4:	2208      	movs	r2, #8
 80019d6:	4619      	mov	r1, r3
 80019d8:	4807      	ldr	r0, [pc, #28]	; (80019f8 <MX_TIM2_Init+0xe8>)
 80019da:	f004 fcf5 	bl	80063c8 <HAL_TIM_PWM_ConfigChannel>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80019e4:	f000 fa4a 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80019e8:	4803      	ldr	r0, [pc, #12]	; (80019f8 <MX_TIM2_Init+0xe8>)
 80019ea:	f000 fb75 	bl	80020d8 <HAL_TIM_MspPostInit>

}
 80019ee:	bf00      	nop
 80019f0:	3738      	adds	r7, #56	; 0x38
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	20000760 	.word	0x20000760

080019fc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a02:	f107 0308 	add.w	r3, r7, #8
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	605a      	str	r2, [r3, #4]
 8001a0c:	609a      	str	r2, [r3, #8]
 8001a0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a10:	463b      	mov	r3, r7
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a18:	4b1d      	ldr	r3, [pc, #116]	; (8001a90 <MX_TIM3_Init+0x94>)
 8001a1a:	4a1e      	ldr	r2, [pc, #120]	; (8001a94 <MX_TIM3_Init+0x98>)
 8001a1c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42000-1;
 8001a1e:	4b1c      	ldr	r3, [pc, #112]	; (8001a90 <MX_TIM3_Init+0x94>)
 8001a20:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8001a24:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a26:	4b1a      	ldr	r3, [pc, #104]	; (8001a90 <MX_TIM3_Init+0x94>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001a2c:	4b18      	ldr	r3, [pc, #96]	; (8001a90 <MX_TIM3_Init+0x94>)
 8001a2e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a32:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a34:	4b16      	ldr	r3, [pc, #88]	; (8001a90 <MX_TIM3_Init+0x94>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a3a:	4b15      	ldr	r3, [pc, #84]	; (8001a90 <MX_TIM3_Init+0x94>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a40:	4813      	ldr	r0, [pc, #76]	; (8001a90 <MX_TIM3_Init+0x94>)
 8001a42:	f004 f917 	bl	8005c74 <HAL_TIM_Base_Init>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001a4c:	f000 fa16 	bl	8001e7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a56:	f107 0308 	add.w	r3, r7, #8
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	480c      	ldr	r0, [pc, #48]	; (8001a90 <MX_TIM3_Init+0x94>)
 8001a5e:	f004 fd75 	bl	800654c <HAL_TIM_ConfigClockSource>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001a68:	f000 fa08 	bl	8001e7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a70:	2300      	movs	r3, #0
 8001a72:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a74:	463b      	mov	r3, r7
 8001a76:	4619      	mov	r1, r3
 8001a78:	4805      	ldr	r0, [pc, #20]	; (8001a90 <MX_TIM3_Init+0x94>)
 8001a7a:	f005 f923 	bl	8006cc4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001a84:	f000 f9fa 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a88:	bf00      	nop
 8001a8a:	3718      	adds	r7, #24
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	200007a8 	.word	0x200007a8
 8001a94:	40000400 	.word	0x40000400

08001a98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b088      	sub	sp, #32
 8001a9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a9e:	f107 030c 	add.w	r3, r7, #12
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	605a      	str	r2, [r3, #4]
 8001aa8:	609a      	str	r2, [r3, #8]
 8001aaa:	60da      	str	r2, [r3, #12]
 8001aac:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	60bb      	str	r3, [r7, #8]
 8001ab2:	4b30      	ldr	r3, [pc, #192]	; (8001b74 <MX_GPIO_Init+0xdc>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	4a2f      	ldr	r2, [pc, #188]	; (8001b74 <MX_GPIO_Init+0xdc>)
 8001ab8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001abc:	6313      	str	r3, [r2, #48]	; 0x30
 8001abe:	4b2d      	ldr	r3, [pc, #180]	; (8001b74 <MX_GPIO_Init+0xdc>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ac6:	60bb      	str	r3, [r7, #8]
 8001ac8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	607b      	str	r3, [r7, #4]
 8001ace:	4b29      	ldr	r3, [pc, #164]	; (8001b74 <MX_GPIO_Init+0xdc>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad2:	4a28      	ldr	r2, [pc, #160]	; (8001b74 <MX_GPIO_Init+0xdc>)
 8001ad4:	f043 0301 	orr.w	r3, r3, #1
 8001ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8001ada:	4b26      	ldr	r3, [pc, #152]	; (8001b74 <MX_GPIO_Init+0xdc>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	607b      	str	r3, [r7, #4]
 8001ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	603b      	str	r3, [r7, #0]
 8001aea:	4b22      	ldr	r3, [pc, #136]	; (8001b74 <MX_GPIO_Init+0xdc>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aee:	4a21      	ldr	r2, [pc, #132]	; (8001b74 <MX_GPIO_Init+0xdc>)
 8001af0:	f043 0302 	orr.w	r3, r3, #2
 8001af4:	6313      	str	r3, [r2, #48]	; 0x30
 8001af6:	4b1f      	ldr	r3, [pc, #124]	; (8001b74 <MX_GPIO_Init+0xdc>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afa:	f003 0302 	and.w	r3, r3, #2
 8001afe:	603b      	str	r3, [r7, #0]
 8001b00:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OLED_RST_Pin|CS_OLED_Pin|CS_MEM_Pin, GPIO_PIN_RESET);
 8001b02:	2200      	movs	r2, #0
 8001b04:	f44f 718c 	mov.w	r1, #280	; 0x118
 8001b08:	481b      	ldr	r0, [pc, #108]	; (8001b78 <MX_GPIO_Init+0xe0>)
 8001b0a:	f000 ff19 	bl	8002940 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|MFRC_NRST_Pin, GPIO_PIN_RESET);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2122      	movs	r1, #34	; 0x22
 8001b12:	481a      	ldr	r0, [pc, #104]	; (8001b7c <MX_GPIO_Init+0xe4>)
 8001b14:	f000 ff14 	bl	8002940 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001b24:	f107 030c 	add.w	r3, r7, #12
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4813      	ldr	r0, [pc, #76]	; (8001b78 <MX_GPIO_Init+0xe0>)
 8001b2c:	f000 fd6c 	bl	8002608 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_RST_Pin CS_OLED_Pin CS_MEM_Pin */
  GPIO_InitStruct.Pin = OLED_RST_Pin|CS_OLED_Pin|CS_MEM_Pin;
 8001b30:	f44f 738c 	mov.w	r3, #280	; 0x118
 8001b34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b36:	2301      	movs	r3, #1
 8001b38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b42:	f107 030c 	add.w	r3, r7, #12
 8001b46:	4619      	mov	r1, r3
 8001b48:	480b      	ldr	r0, [pc, #44]	; (8001b78 <MX_GPIO_Init+0xe0>)
 8001b4a:	f000 fd5d 	bl	8002608 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 MFRC_NRST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|MFRC_NRST_Pin;
 8001b4e:	2322      	movs	r3, #34	; 0x22
 8001b50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b52:	2301      	movs	r3, #1
 8001b54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b56:	2300      	movs	r3, #0
 8001b58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5e:	f107 030c 	add.w	r3, r7, #12
 8001b62:	4619      	mov	r1, r3
 8001b64:	4805      	ldr	r0, [pc, #20]	; (8001b7c <MX_GPIO_Init+0xe4>)
 8001b66:	f000 fd4f 	bl	8002608 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b6a:	bf00      	nop
 8001b6c:	3720      	adds	r7, #32
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	40023800 	.word	0x40023800
 8001b78:	40020000 	.word	0x40020000
 8001b7c:	40020400 	.word	0x40020400

08001b80 <Start_Init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Start_Init */
void Start_Init(void *argument)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af02      	add	r7, sp, #8
 8001b86:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8001b88:	f00b fbd0 	bl	800d32c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	vTaskSuspend(ReadCardHandle);
 8001b8c:	4b23      	ldr	r3, [pc, #140]	; (8001c1c <Start_Init+0x9c>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f009 fe15 	bl	800b7c0 <vTaskSuspend>
    vTaskSuspend(WriteCardHandle);
 8001b96:	4b22      	ldr	r3, [pc, #136]	; (8001c20 <Start_Init+0xa0>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f009 fe10 	bl	800b7c0 <vTaskSuspend>
    vTaskSuspend(HomeHandle);
 8001ba0:	4b20      	ldr	r3, [pc, #128]	; (8001c24 <Start_Init+0xa4>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f009 fe0b 	bl	800b7c0 <vTaskSuspend>
    MFRC_INIT();
 8001baa:	f7fe fe15 	bl	80007d8 <MFRC_INIT>
    MFRC_ANTOFF();
 8001bae:	f7fe fdcb 	bl	8000748 <MFRC_ANTOFF>
    OLED_INIT();
 8001bb2:	f7ff fa4f 	bl	8001054 <OLED_INIT>
    OLED_Print(TC);
 8001bb6:	481c      	ldr	r0, [pc, #112]	; (8001c28 <Start_Init+0xa8>)
 8001bb8:	f7ff fb89 	bl	80012ce <OLED_Print>
    SCREEN_INIT(&Read, 3, 2,(char**)READ_SCREEN,READ_DATLOC ,READ_SEL);
 8001bbc:	4b1b      	ldr	r3, [pc, #108]	; (8001c2c <Start_Init+0xac>)
 8001bbe:	9301      	str	r3, [sp, #4]
 8001bc0:	4b1b      	ldr	r3, [pc, #108]	; (8001c30 <Start_Init+0xb0>)
 8001bc2:	9300      	str	r3, [sp, #0]
 8001bc4:	4b1b      	ldr	r3, [pc, #108]	; (8001c34 <Start_Init+0xb4>)
 8001bc6:	2202      	movs	r2, #2
 8001bc8:	2103      	movs	r1, #3
 8001bca:	481b      	ldr	r0, [pc, #108]	; (8001c38 <Start_Init+0xb8>)
 8001bcc:	f7ff f9d5 	bl	8000f7a <SCREEN_INIT>
    SCREEN_INIT(&Found,5,2,(char**)CARD_FOUNDSCREEN,CARD_FOUNDATLOC,CARD_FOUNDSEL);
 8001bd0:	4b1a      	ldr	r3, [pc, #104]	; (8001c3c <Start_Init+0xbc>)
 8001bd2:	9301      	str	r3, [sp, #4]
 8001bd4:	4b1a      	ldr	r3, [pc, #104]	; (8001c40 <Start_Init+0xc0>)
 8001bd6:	9300      	str	r3, [sp, #0]
 8001bd8:	4b1a      	ldr	r3, [pc, #104]	; (8001c44 <Start_Init+0xc4>)
 8001bda:	2202      	movs	r2, #2
 8001bdc:	2105      	movs	r1, #5
 8001bde:	481a      	ldr	r0, [pc, #104]	; (8001c48 <Start_Init+0xc8>)
 8001be0:	f7ff f9cb 	bl	8000f7a <SCREEN_INIT>
    SCREEN_INIT(&HOME,7,6,(char**)HOME_SCREEN,HOME_DATLOC,HOME_SEL);
 8001be4:	4b19      	ldr	r3, [pc, #100]	; (8001c4c <Start_Init+0xcc>)
 8001be6:	9301      	str	r3, [sp, #4]
 8001be8:	4b19      	ldr	r3, [pc, #100]	; (8001c50 <Start_Init+0xd0>)
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	4b19      	ldr	r3, [pc, #100]	; (8001c54 <Start_Init+0xd4>)
 8001bee:	2206      	movs	r2, #6
 8001bf0:	2107      	movs	r1, #7
 8001bf2:	4819      	ldr	r0, [pc, #100]	; (8001c58 <Start_Init+0xd8>)
 8001bf4:	f7ff f9c1 	bl	8000f7a <SCREEN_INIT>
    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)!=0);
 8001bf8:	bf00      	nop
 8001bfa:	2102      	movs	r1, #2
 8001bfc:	4817      	ldr	r0, [pc, #92]	; (8001c5c <Start_Init+0xdc>)
 8001bfe:	f000 fe87 	bl	8002910 <HAL_GPIO_ReadPin>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d1f8      	bne.n	8001bfa <Start_Init+0x7a>
    vTaskResume(HomeHandle);
 8001c08:	4b06      	ldr	r3, [pc, #24]	; (8001c24 <Start_Init+0xa4>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f009 fe7f 	bl	800b910 <vTaskResume>
    vTaskSuspend(NULL);
 8001c12:	2000      	movs	r0, #0
 8001c14:	f009 fdd4 	bl	800b7c0 <vTaskSuspend>
	vTaskSuspend(ReadCardHandle);
 8001c18:	e7b8      	b.n	8001b8c <Start_Init+0xc>
 8001c1a:	bf00      	nop
 8001c1c:	200007f4 	.word	0x200007f4
 8001c20:	200007f8 	.word	0x200007f8
 8001c24:	200007fc 	.word	0x200007fc
 8001c28:	2000043c 	.word	0x2000043c
 8001c2c:	0800ec7c 	.word	0x0800ec7c
 8001c30:	0800ec74 	.word	0x0800ec74
 8001c34:	2000041c 	.word	0x2000041c
 8001c38:	20000814 	.word	0x20000814
 8001c3c:	0800ec8c 	.word	0x0800ec8c
 8001c40:	0800ec80 	.word	0x0800ec80
 8001c44:	20000428 	.word	0x20000428
 8001c48:	20000828 	.word	0x20000828
 8001c4c:	0800ec68 	.word	0x0800ec68
 8001c50:	0800ec58 	.word	0x0800ec58
 8001c54:	20000400 	.word	0x20000400
 8001c58:	20000800 	.word	0x20000800
 8001c5c:	40020000 	.word	0x40020000

08001c60 <StartReadCard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadCard */
void StartReadCard(void *argument)
{
 8001c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c62:	b08f      	sub	sp, #60	; 0x3c
 8001c64:	af06      	add	r7, sp, #24
 8001c66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadCard */
	uint8_t uid[8];
	uint8_t cardinf[16];
	MFRC_ANTON();
 8001c68:	f7fe fd34 	bl	80006d4 <MFRC_ANTON>
	OLED_SCREEN(&Read, NORMAL);
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	4843      	ldr	r0, [pc, #268]	; (8001d7c <StartReadCard+0x11c>)
 8001c70:	f7ff fbf8 	bl	8001464 <OLED_SCREEN>
  /* Infinite loop */
  for(;;)
  {
    if(DumpINFO(cardinf)==PCD_OK){
 8001c74:	f107 0308 	add.w	r3, r7, #8
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7fe ffe9 	bl	8000c50 <DumpINFO>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2bcc      	cmp	r3, #204	; 0xcc
 8001c82:	d1f7      	bne.n	8001c74 <StartReadCard+0x14>
    	OLED_SCREEN(&Found, NORMAL);
 8001c84:	2100      	movs	r1, #0
 8001c86:	483e      	ldr	r0, [pc, #248]	; (8001d80 <StartReadCard+0x120>)
 8001c88:	f7ff fbec 	bl	8001464 <OLED_SCREEN>
    	OLED_SELECT(&Found, count,OLED_NORESTORE);
 8001c8c:	4b3d      	ldr	r3, [pc, #244]	; (8001d84 <StartReadCard+0x124>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	2200      	movs	r2, #0
 8001c94:	4619      	mov	r1, r3
 8001c96:	483a      	ldr	r0, [pc, #232]	; (8001d80 <StartReadCard+0x120>)
 8001c98:	f7ff fc46 	bl	8001528 <OLED_SELECT>
    	sprintf(uid,"%X%X%X%X%X%X%X",cardinf[0],cardinf[1],cardinf[2],cardinf[3],cardinf[4],cardinf[5],cardinf[6]);
 8001c9c:	7a3b      	ldrb	r3, [r7, #8]
 8001c9e:	461e      	mov	r6, r3
 8001ca0:	7a7b      	ldrb	r3, [r7, #9]
 8001ca2:	469c      	mov	ip, r3
 8001ca4:	7abb      	ldrb	r3, [r7, #10]
 8001ca6:	7afa      	ldrb	r2, [r7, #11]
 8001ca8:	7b39      	ldrb	r1, [r7, #12]
 8001caa:	7b78      	ldrb	r0, [r7, #13]
 8001cac:	4604      	mov	r4, r0
 8001cae:	7bb8      	ldrb	r0, [r7, #14]
 8001cb0:	4605      	mov	r5, r0
 8001cb2:	f107 0018 	add.w	r0, r7, #24
 8001cb6:	9504      	str	r5, [sp, #16]
 8001cb8:	9403      	str	r4, [sp, #12]
 8001cba:	9102      	str	r1, [sp, #8]
 8001cbc:	9201      	str	r2, [sp, #4]
 8001cbe:	9300      	str	r3, [sp, #0]
 8001cc0:	4663      	mov	r3, ip
 8001cc2:	4632      	mov	r2, r6
 8001cc4:	4930      	ldr	r1, [pc, #192]	; (8001d88 <StartReadCard+0x128>)
 8001cc6:	f00c f979 	bl	800dfbc <siprintf>
    	OLED_SCRNREF(&Found, 1, uid);
 8001cca:	f107 0318 	add.w	r3, r7, #24
 8001cce:	461a      	mov	r2, r3
 8001cd0:	2101      	movs	r1, #1
 8001cd2:	482b      	ldr	r0, [pc, #172]	; (8001d80 <StartReadCard+0x120>)
 8001cd4:	f7ff fbff 	bl	80014d6 <OLED_SCRNREF>
    	OLED_SCRNREF(&Found,2," MIFARE ULTRALIGHT");
 8001cd8:	4a2c      	ldr	r2, [pc, #176]	; (8001d8c <StartReadCard+0x12c>)
 8001cda:	2102      	movs	r1, #2
 8001cdc:	4828      	ldr	r0, [pc, #160]	; (8001d80 <StartReadCard+0x120>)
 8001cde:	f7ff fbfa 	bl	80014d6 <OLED_SCRNREF>
    	BUZZ();
 8001ce2:	f7ff fcad 	bl	8001640 <BUZZ>
    	MFRC_ANTOFF();
 8001ce6:	f7fe fd2f 	bl	8000748 <MFRC_ANTOFF>

    	while(1){
    		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001cea:	2102      	movs	r1, #2
 8001cec:	4828      	ldr	r0, [pc, #160]	; (8001d90 <StartReadCard+0x130>)
 8001cee:	f000 fe0f 	bl	8002910 <HAL_GPIO_ReadPin>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d1f8      	bne.n	8001cea <StartReadCard+0x8a>
    				  __HAL_TIM_SET_COUNTER(&htim3,0);
 8001cf8:	4b26      	ldr	r3, [pc, #152]	; (8001d94 <StartReadCard+0x134>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	625a      	str	r2, [r3, #36]	; 0x24
    				  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001d00:	e01c      	b.n	8001d3c <StartReadCard+0xdc>
    					  HAL_TIM_Base_Start(&htim3);
 8001d02:	4824      	ldr	r0, [pc, #144]	; (8001d94 <StartReadCard+0x134>)
 8001d04:	f004 f806 	bl	8005d14 <HAL_TIM_Base_Start>
    					  if((__HAL_TIM_GET_COUNTER(&htim3)==999)&&(count==1)){
 8001d08:	4b22      	ldr	r3, [pc, #136]	; (8001d94 <StartReadCard+0x134>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d0e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d112      	bne.n	8001d3c <StartReadCard+0xdc>
 8001d16:	4b1b      	ldr	r3, [pc, #108]	; (8001d84 <StartReadCard+0x124>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d10e      	bne.n	8001d3c <StartReadCard+0xdc>
    						  HAL_TIM_Base_Stop(&htim3);
 8001d1e:	481d      	ldr	r0, [pc, #116]	; (8001d94 <StartReadCard+0x134>)
 8001d20:	f004 f852 	bl	8005dc8 <HAL_TIM_Base_Stop>
    						  OLED_SCREEN(&HOME, NORMAL);
 8001d24:	2100      	movs	r1, #0
 8001d26:	481c      	ldr	r0, [pc, #112]	; (8001d98 <StartReadCard+0x138>)
 8001d28:	f7ff fb9c 	bl	8001464 <OLED_SCREEN>
    						  vTaskResume(HomeHandle);
 8001d2c:	4b1b      	ldr	r3, [pc, #108]	; (8001d9c <StartReadCard+0x13c>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f009 fded 	bl	800b910 <vTaskResume>
    						  vTaskSuspend(NULL);
 8001d36:	2000      	movs	r0, #0
 8001d38:	f009 fd42 	bl	800b7c0 <vTaskSuspend>
    				  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001d3c:	2102      	movs	r1, #2
 8001d3e:	4814      	ldr	r0, [pc, #80]	; (8001d90 <StartReadCard+0x130>)
 8001d40:	f000 fde6 	bl	8002910 <HAL_GPIO_ReadPin>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d0db      	beq.n	8001d02 <StartReadCard+0xa2>

    						  }
    					  }
    				  HAL_TIM_Base_Stop(&htim3);
 8001d4a:	4812      	ldr	r0, [pc, #72]	; (8001d94 <StartReadCard+0x134>)
 8001d4c:	f004 f83c 	bl	8005dc8 <HAL_TIM_Base_Stop>
    				  count++;
 8001d50:	4b0c      	ldr	r3, [pc, #48]	; (8001d84 <StartReadCard+0x124>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	3301      	adds	r3, #1
 8001d56:	4a0b      	ldr	r2, [pc, #44]	; (8001d84 <StartReadCard+0x124>)
 8001d58:	6013      	str	r3, [r2, #0]
    				  if(count==2){
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	; (8001d84 <StartReadCard+0x124>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d102      	bne.n	8001d68 <StartReadCard+0x108>
    				      	count=0;
 8001d62:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <StartReadCard+0x124>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	601a      	str	r2, [r3, #0]
    				  }
    				  OLED_SELECT(&Found, count,OLED_NORESTORE);
 8001d68:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <StartReadCard+0x124>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	2200      	movs	r2, #0
 8001d70:	4619      	mov	r1, r3
 8001d72:	4803      	ldr	r0, [pc, #12]	; (8001d80 <StartReadCard+0x120>)
 8001d74:	f7ff fbd8 	bl	8001528 <OLED_SELECT>
    		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001d78:	e7b7      	b.n	8001cea <StartReadCard+0x8a>
 8001d7a:	bf00      	nop
 8001d7c:	20000814 	.word	0x20000814
 8001d80:	20000828 	.word	0x20000828
 8001d84:	2000083c 	.word	0x2000083c
 8001d88:	0800e9f4 	.word	0x0800e9f4
 8001d8c:	0800ea04 	.word	0x0800ea04
 8001d90:	40020000 	.word	0x40020000
 8001d94:	200007a8 	.word	0x200007a8
 8001d98:	20000800 	.word	0x20000800
 8001d9c:	200007fc 	.word	0x200007fc

08001da0 <StartWriteCard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWriteCard */
void StartWriteCard(void *argument)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartWriteCard */
  /* Infinite loop */
  for(;;)
  {
	OLED_Clear();
 8001da8:	f7ff f82a 	bl	8000e00 <OLED_Clear>
    osDelay(1);
 8001dac:	2001      	movs	r0, #1
 8001dae:	f008 fd41 	bl	800a834 <osDelay>
  {
 8001db2:	e7f9      	b.n	8001da8 <StartWriteCard+0x8>

08001db4 <StartHome>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHome */
void StartHome(void *argument)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHome */
	OLED_SCREEN(&HOME, NORMAL);
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	4821      	ldr	r0, [pc, #132]	; (8001e44 <StartHome+0x90>)
 8001dc0:	f7ff fb50 	bl	8001464 <OLED_SCREEN>
  /* Infinite loop */
  for(;;)
  {

	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001dc4:	2102      	movs	r1, #2
 8001dc6:	4820      	ldr	r0, [pc, #128]	; (8001e48 <StartHome+0x94>)
 8001dc8:	f000 fda2 	bl	8002910 <HAL_GPIO_ReadPin>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d1f8      	bne.n	8001dc4 <StartHome+0x10>
		  __HAL_TIM_SET_COUNTER(&htim3,0);
 8001dd2:	4b1e      	ldr	r3, [pc, #120]	; (8001e4c <StartHome+0x98>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	625a      	str	r2, [r3, #36]	; 0x24
		  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001dda:	e014      	b.n	8001e06 <StartHome+0x52>
			  HAL_TIM_Base_Start(&htim3);
 8001ddc:	481b      	ldr	r0, [pc, #108]	; (8001e4c <StartHome+0x98>)
 8001dde:	f003 ff99 	bl	8005d14 <HAL_TIM_Base_Start>
			  if(__HAL_TIM_GET_COUNTER(&htim3)==999){
 8001de2:	4b1a      	ldr	r3, [pc, #104]	; (8001e4c <StartHome+0x98>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d10a      	bne.n	8001e06 <StartHome+0x52>
				  HAL_TIM_Base_Stop(&htim3);
 8001df0:	4816      	ldr	r0, [pc, #88]	; (8001e4c <StartHome+0x98>)
 8001df2:	f003 ffe9 	bl	8005dc8 <HAL_TIM_Base_Stop>
				  vTaskResume(ReadCardHandle);
 8001df6:	4b16      	ldr	r3, [pc, #88]	; (8001e50 <StartHome+0x9c>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f009 fd88 	bl	800b910 <vTaskResume>
				  vTaskSuspend(NULL);
 8001e00:	2000      	movs	r0, #0
 8001e02:	f009 fcdd 	bl	800b7c0 <vTaskSuspend>
		  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001e06:	2102      	movs	r1, #2
 8001e08:	480f      	ldr	r0, [pc, #60]	; (8001e48 <StartHome+0x94>)
 8001e0a:	f000 fd81 	bl	8002910 <HAL_GPIO_ReadPin>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d0e3      	beq.n	8001ddc <StartHome+0x28>
				  }
			  }
		  HAL_TIM_Base_Stop(&htim3);
 8001e14:	480d      	ldr	r0, [pc, #52]	; (8001e4c <StartHome+0x98>)
 8001e16:	f003 ffd7 	bl	8005dc8 <HAL_TIM_Base_Stop>
		  count++;
 8001e1a:	4b0e      	ldr	r3, [pc, #56]	; (8001e54 <StartHome+0xa0>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	4a0c      	ldr	r2, [pc, #48]	; (8001e54 <StartHome+0xa0>)
 8001e22:	6013      	str	r3, [r2, #0]
		  if(count==6){
 8001e24:	4b0b      	ldr	r3, [pc, #44]	; (8001e54 <StartHome+0xa0>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2b06      	cmp	r3, #6
 8001e2a:	d102      	bne.n	8001e32 <StartHome+0x7e>
		  		count=0;
 8001e2c:	4b09      	ldr	r3, [pc, #36]	; (8001e54 <StartHome+0xa0>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	601a      	str	r2, [r3, #0]
		  }

		  OLED_SELECT(&HOME, count,OLED_RESTORE);
 8001e32:	4b08      	ldr	r3, [pc, #32]	; (8001e54 <StartHome+0xa0>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	2201      	movs	r2, #1
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4801      	ldr	r0, [pc, #4]	; (8001e44 <StartHome+0x90>)
 8001e3e:	f7ff fb73 	bl	8001528 <OLED_SELECT>
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001e42:	e7bf      	b.n	8001dc4 <StartHome+0x10>
 8001e44:	20000800 	.word	0x20000800
 8001e48:	40020000 	.word	0x40020000
 8001e4c:	200007a8 	.word	0x200007a8
 8001e50:	200007f4 	.word	0x200007f4
 8001e54:	2000083c 	.word	0x2000083c

08001e58 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a04      	ldr	r2, [pc, #16]	; (8001e78 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d101      	bne.n	8001e6e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001e6a:	f000 faa7 	bl	80023bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001e6e:	bf00      	nop
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	40000c00 	.word	0x40000c00

08001e7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e80:	b672      	cpsid	i
}
 8001e82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e84:	e7fe      	b.n	8001e84 <Error_Handler+0x8>
	...

08001e88 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	607b      	str	r3, [r7, #4]
 8001e92:	4b12      	ldr	r3, [pc, #72]	; (8001edc <HAL_MspInit+0x54>)
 8001e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e96:	4a11      	ldr	r2, [pc, #68]	; (8001edc <HAL_MspInit+0x54>)
 8001e98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e9c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e9e:	4b0f      	ldr	r3, [pc, #60]	; (8001edc <HAL_MspInit+0x54>)
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ea6:	607b      	str	r3, [r7, #4]
 8001ea8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eaa:	2300      	movs	r3, #0
 8001eac:	603b      	str	r3, [r7, #0]
 8001eae:	4b0b      	ldr	r3, [pc, #44]	; (8001edc <HAL_MspInit+0x54>)
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb2:	4a0a      	ldr	r2, [pc, #40]	; (8001edc <HAL_MspInit+0x54>)
 8001eb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eb8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eba:	4b08      	ldr	r3, [pc, #32]	; (8001edc <HAL_MspInit+0x54>)
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ebe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ec2:	603b      	str	r3, [r7, #0]
 8001ec4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	210f      	movs	r1, #15
 8001eca:	f06f 0001 	mvn.w	r0, #1
 8001ece:	f000 fb71 	bl	80025b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ed2:	bf00      	nop
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40023800 	.word	0x40023800

08001ee0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b08a      	sub	sp, #40	; 0x28
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee8:	f107 0314 	add.w	r3, r7, #20
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	60da      	str	r2, [r3, #12]
 8001ef6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a19      	ldr	r2, [pc, #100]	; (8001f64 <HAL_I2C_MspInit+0x84>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d12b      	bne.n	8001f5a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	613b      	str	r3, [r7, #16]
 8001f06:	4b18      	ldr	r3, [pc, #96]	; (8001f68 <HAL_I2C_MspInit+0x88>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0a:	4a17      	ldr	r2, [pc, #92]	; (8001f68 <HAL_I2C_MspInit+0x88>)
 8001f0c:	f043 0302 	orr.w	r3, r3, #2
 8001f10:	6313      	str	r3, [r2, #48]	; 0x30
 8001f12:	4b15      	ldr	r3, [pc, #84]	; (8001f68 <HAL_I2C_MspInit+0x88>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	613b      	str	r3, [r7, #16]
 8001f1c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f1e:	23c0      	movs	r3, #192	; 0xc0
 8001f20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f22:	2312      	movs	r3, #18
 8001f24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f26:	2300      	movs	r3, #0
 8001f28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f2e:	2304      	movs	r3, #4
 8001f30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f32:	f107 0314 	add.w	r3, r7, #20
 8001f36:	4619      	mov	r1, r3
 8001f38:	480c      	ldr	r0, [pc, #48]	; (8001f6c <HAL_I2C_MspInit+0x8c>)
 8001f3a:	f000 fb65 	bl	8002608 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60fb      	str	r3, [r7, #12]
 8001f42:	4b09      	ldr	r3, [pc, #36]	; (8001f68 <HAL_I2C_MspInit+0x88>)
 8001f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f46:	4a08      	ldr	r2, [pc, #32]	; (8001f68 <HAL_I2C_MspInit+0x88>)
 8001f48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f4e:	4b06      	ldr	r3, [pc, #24]	; (8001f68 <HAL_I2C_MspInit+0x88>)
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f56:	60fb      	str	r3, [r7, #12]
 8001f58:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001f5a:	bf00      	nop
 8001f5c:	3728      	adds	r7, #40	; 0x28
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	40005400 	.word	0x40005400
 8001f68:	40023800 	.word	0x40023800
 8001f6c:	40020400 	.word	0x40020400

08001f70 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b08c      	sub	sp, #48	; 0x30
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f78:	f107 031c 	add.w	r3, r7, #28
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
 8001f82:	609a      	str	r2, [r3, #8]
 8001f84:	60da      	str	r2, [r3, #12]
 8001f86:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a32      	ldr	r2, [pc, #200]	; (8002058 <HAL_SPI_MspInit+0xe8>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d12c      	bne.n	8001fec <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	61bb      	str	r3, [r7, #24]
 8001f96:	4b31      	ldr	r3, [pc, #196]	; (800205c <HAL_SPI_MspInit+0xec>)
 8001f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9a:	4a30      	ldr	r2, [pc, #192]	; (800205c <HAL_SPI_MspInit+0xec>)
 8001f9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001fa0:	6453      	str	r3, [r2, #68]	; 0x44
 8001fa2:	4b2e      	ldr	r3, [pc, #184]	; (800205c <HAL_SPI_MspInit+0xec>)
 8001fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001faa:	61bb      	str	r3, [r7, #24]
 8001fac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	617b      	str	r3, [r7, #20]
 8001fb2:	4b2a      	ldr	r3, [pc, #168]	; (800205c <HAL_SPI_MspInit+0xec>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb6:	4a29      	ldr	r2, [pc, #164]	; (800205c <HAL_SPI_MspInit+0xec>)
 8001fb8:	f043 0301 	orr.w	r3, r3, #1
 8001fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fbe:	4b27      	ldr	r3, [pc, #156]	; (800205c <HAL_SPI_MspInit+0xec>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc2:	f003 0301 	and.w	r3, r3, #1
 8001fc6:	617b      	str	r3, [r7, #20]
 8001fc8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001fca:	23a0      	movs	r3, #160	; 0xa0
 8001fcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fce:	2302      	movs	r3, #2
 8001fd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001fda:	2305      	movs	r3, #5
 8001fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fde:	f107 031c 	add.w	r3, r7, #28
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	481e      	ldr	r0, [pc, #120]	; (8002060 <HAL_SPI_MspInit+0xf0>)
 8001fe6:	f000 fb0f 	bl	8002608 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001fea:	e031      	b.n	8002050 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a1c      	ldr	r2, [pc, #112]	; (8002064 <HAL_SPI_MspInit+0xf4>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d12c      	bne.n	8002050 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	613b      	str	r3, [r7, #16]
 8001ffa:	4b18      	ldr	r3, [pc, #96]	; (800205c <HAL_SPI_MspInit+0xec>)
 8001ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffe:	4a17      	ldr	r2, [pc, #92]	; (800205c <HAL_SPI_MspInit+0xec>)
 8002000:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002004:	6413      	str	r3, [r2, #64]	; 0x40
 8002006:	4b15      	ldr	r3, [pc, #84]	; (800205c <HAL_SPI_MspInit+0xec>)
 8002008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800200e:	613b      	str	r3, [r7, #16]
 8002010:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	60fb      	str	r3, [r7, #12]
 8002016:	4b11      	ldr	r3, [pc, #68]	; (800205c <HAL_SPI_MspInit+0xec>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	4a10      	ldr	r2, [pc, #64]	; (800205c <HAL_SPI_MspInit+0xec>)
 800201c:	f043 0302 	orr.w	r3, r3, #2
 8002020:	6313      	str	r3, [r2, #48]	; 0x30
 8002022:	4b0e      	ldr	r3, [pc, #56]	; (800205c <HAL_SPI_MspInit+0xec>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	60fb      	str	r3, [r7, #12]
 800202c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800202e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002032:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002034:	2302      	movs	r3, #2
 8002036:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002038:	2300      	movs	r3, #0
 800203a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800203c:	2303      	movs	r3, #3
 800203e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002040:	2305      	movs	r3, #5
 8002042:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002044:	f107 031c 	add.w	r3, r7, #28
 8002048:	4619      	mov	r1, r3
 800204a:	4807      	ldr	r0, [pc, #28]	; (8002068 <HAL_SPI_MspInit+0xf8>)
 800204c:	f000 fadc 	bl	8002608 <HAL_GPIO_Init>
}
 8002050:	bf00      	nop
 8002052:	3730      	adds	r7, #48	; 0x30
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	40013000 	.word	0x40013000
 800205c:	40023800 	.word	0x40023800
 8002060:	40020000 	.word	0x40020000
 8002064:	40003800 	.word	0x40003800
 8002068:	40020400 	.word	0x40020400

0800206c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800207c:	d10e      	bne.n	800209c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	60fb      	str	r3, [r7, #12]
 8002082:	4b13      	ldr	r3, [pc, #76]	; (80020d0 <HAL_TIM_Base_MspInit+0x64>)
 8002084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002086:	4a12      	ldr	r2, [pc, #72]	; (80020d0 <HAL_TIM_Base_MspInit+0x64>)
 8002088:	f043 0301 	orr.w	r3, r3, #1
 800208c:	6413      	str	r3, [r2, #64]	; 0x40
 800208e:	4b10      	ldr	r3, [pc, #64]	; (80020d0 <HAL_TIM_Base_MspInit+0x64>)
 8002090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	60fb      	str	r3, [r7, #12]
 8002098:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800209a:	e012      	b.n	80020c2 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a0c      	ldr	r2, [pc, #48]	; (80020d4 <HAL_TIM_Base_MspInit+0x68>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d10d      	bne.n	80020c2 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020a6:	2300      	movs	r3, #0
 80020a8:	60bb      	str	r3, [r7, #8]
 80020aa:	4b09      	ldr	r3, [pc, #36]	; (80020d0 <HAL_TIM_Base_MspInit+0x64>)
 80020ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ae:	4a08      	ldr	r2, [pc, #32]	; (80020d0 <HAL_TIM_Base_MspInit+0x64>)
 80020b0:	f043 0302 	orr.w	r3, r3, #2
 80020b4:	6413      	str	r3, [r2, #64]	; 0x40
 80020b6:	4b06      	ldr	r3, [pc, #24]	; (80020d0 <HAL_TIM_Base_MspInit+0x64>)
 80020b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ba:	f003 0302 	and.w	r3, r3, #2
 80020be:	60bb      	str	r3, [r7, #8]
 80020c0:	68bb      	ldr	r3, [r7, #8]
}
 80020c2:	bf00      	nop
 80020c4:	3714      	adds	r7, #20
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	40023800 	.word	0x40023800
 80020d4:	40000400 	.word	0x40000400

080020d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b088      	sub	sp, #32
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e0:	f107 030c 	add.w	r3, r7, #12
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	605a      	str	r2, [r3, #4]
 80020ea:	609a      	str	r2, [r3, #8]
 80020ec:	60da      	str	r2, [r3, #12]
 80020ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020f8:	d11d      	bne.n	8002136 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	60bb      	str	r3, [r7, #8]
 80020fe:	4b10      	ldr	r3, [pc, #64]	; (8002140 <HAL_TIM_MspPostInit+0x68>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002102:	4a0f      	ldr	r2, [pc, #60]	; (8002140 <HAL_TIM_MspPostInit+0x68>)
 8002104:	f043 0301 	orr.w	r3, r3, #1
 8002108:	6313      	str	r3, [r2, #48]	; 0x30
 800210a:	4b0d      	ldr	r3, [pc, #52]	; (8002140 <HAL_TIM_MspPostInit+0x68>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	60bb      	str	r3, [r7, #8]
 8002114:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002116:	2304      	movs	r3, #4
 8002118:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211a:	2302      	movs	r3, #2
 800211c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211e:	2300      	movs	r3, #0
 8002120:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002122:	2300      	movs	r3, #0
 8002124:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002126:	2301      	movs	r3, #1
 8002128:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800212a:	f107 030c 	add.w	r3, r7, #12
 800212e:	4619      	mov	r1, r3
 8002130:	4804      	ldr	r0, [pc, #16]	; (8002144 <HAL_TIM_MspPostInit+0x6c>)
 8002132:	f000 fa69 	bl	8002608 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002136:	bf00      	nop
 8002138:	3720      	adds	r7, #32
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	40023800 	.word	0x40023800
 8002144:	40020000 	.word	0x40020000

08002148 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b08e      	sub	sp, #56	; 0x38
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002150:	2300      	movs	r3, #0
 8002152:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002154:	2300      	movs	r3, #0
 8002156:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8002158:	2300      	movs	r3, #0
 800215a:	60fb      	str	r3, [r7, #12]
 800215c:	4b33      	ldr	r3, [pc, #204]	; (800222c <HAL_InitTick+0xe4>)
 800215e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002160:	4a32      	ldr	r2, [pc, #200]	; (800222c <HAL_InitTick+0xe4>)
 8002162:	f043 0308 	orr.w	r3, r3, #8
 8002166:	6413      	str	r3, [r2, #64]	; 0x40
 8002168:	4b30      	ldr	r3, [pc, #192]	; (800222c <HAL_InitTick+0xe4>)
 800216a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216c:	f003 0308 	and.w	r3, r3, #8
 8002170:	60fb      	str	r3, [r7, #12]
 8002172:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002174:	f107 0210 	add.w	r2, r7, #16
 8002178:	f107 0314 	add.w	r3, r7, #20
 800217c:	4611      	mov	r1, r2
 800217e:	4618      	mov	r0, r3
 8002180:	f003 fab6 	bl	80056f0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002184:	6a3b      	ldr	r3, [r7, #32]
 8002186:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002188:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800218a:	2b00      	cmp	r3, #0
 800218c:	d103      	bne.n	8002196 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800218e:	f003 fa9b 	bl	80056c8 <HAL_RCC_GetPCLK1Freq>
 8002192:	6378      	str	r0, [r7, #52]	; 0x34
 8002194:	e004      	b.n	80021a0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002196:	f003 fa97 	bl	80056c8 <HAL_RCC_GetPCLK1Freq>
 800219a:	4603      	mov	r3, r0
 800219c:	005b      	lsls	r3, r3, #1
 800219e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80021a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021a2:	4a23      	ldr	r2, [pc, #140]	; (8002230 <HAL_InitTick+0xe8>)
 80021a4:	fba2 2303 	umull	r2, r3, r2, r3
 80021a8:	0c9b      	lsrs	r3, r3, #18
 80021aa:	3b01      	subs	r3, #1
 80021ac:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 80021ae:	4b21      	ldr	r3, [pc, #132]	; (8002234 <HAL_InitTick+0xec>)
 80021b0:	4a21      	ldr	r2, [pc, #132]	; (8002238 <HAL_InitTick+0xf0>)
 80021b2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 80021b4:	4b1f      	ldr	r3, [pc, #124]	; (8002234 <HAL_InitTick+0xec>)
 80021b6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80021ba:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 80021bc:	4a1d      	ldr	r2, [pc, #116]	; (8002234 <HAL_InitTick+0xec>)
 80021be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021c0:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 80021c2:	4b1c      	ldr	r3, [pc, #112]	; (8002234 <HAL_InitTick+0xec>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021c8:	4b1a      	ldr	r3, [pc, #104]	; (8002234 <HAL_InitTick+0xec>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021ce:	4b19      	ldr	r3, [pc, #100]	; (8002234 <HAL_InitTick+0xec>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 80021d4:	4817      	ldr	r0, [pc, #92]	; (8002234 <HAL_InitTick+0xec>)
 80021d6:	f003 fd4d 	bl	8005c74 <HAL_TIM_Base_Init>
 80021da:	4603      	mov	r3, r0
 80021dc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80021e0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d11b      	bne.n	8002220 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 80021e8:	4812      	ldr	r0, [pc, #72]	; (8002234 <HAL_InitTick+0xec>)
 80021ea:	f003 fe15 	bl	8005e18 <HAL_TIM_Base_Start_IT>
 80021ee:	4603      	mov	r3, r0
 80021f0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80021f4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d111      	bne.n	8002220 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80021fc:	2032      	movs	r0, #50	; 0x32
 80021fe:	f000 f9f5 	bl	80025ec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2b0f      	cmp	r3, #15
 8002206:	d808      	bhi.n	800221a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8002208:	2200      	movs	r2, #0
 800220a:	6879      	ldr	r1, [r7, #4]
 800220c:	2032      	movs	r0, #50	; 0x32
 800220e:	f000 f9d1 	bl	80025b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002212:	4a0a      	ldr	r2, [pc, #40]	; (800223c <HAL_InitTick+0xf4>)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6013      	str	r3, [r2, #0]
 8002218:	e002      	b.n	8002220 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002220:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002224:	4618      	mov	r0, r3
 8002226:	3738      	adds	r7, #56	; 0x38
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40023800 	.word	0x40023800
 8002230:	431bde83 	.word	0x431bde83
 8002234:	20000840 	.word	0x20000840
 8002238:	40000c00 	.word	0x40000c00
 800223c:	200004dc 	.word	0x200004dc

08002240 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002244:	e7fe      	b.n	8002244 <NMI_Handler+0x4>

08002246 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002246:	b480      	push	{r7}
 8002248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800224a:	e7fe      	b.n	800224a <HardFault_Handler+0x4>

0800224c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002250:	e7fe      	b.n	8002250 <MemManage_Handler+0x4>

08002252 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002252:	b480      	push	{r7}
 8002254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002256:	e7fe      	b.n	8002256 <BusFault_Handler+0x4>

08002258 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800225c:	e7fe      	b.n	800225c <UsageFault_Handler+0x4>

0800225e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800225e:	b480      	push	{r7}
 8002260:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002262:	bf00      	nop
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002270:	4802      	ldr	r0, [pc, #8]	; (800227c <TIM5_IRQHandler+0x10>)
 8002272:	f003 ffa1 	bl	80061b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	20000840 	.word	0x20000840

08002280 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002284:	4802      	ldr	r0, [pc, #8]	; (8002290 <OTG_FS_IRQHandler+0x10>)
 8002286:	f001 fc84 	bl	8003b92 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800228a:	bf00      	nop
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	20005ee0 	.word	0x20005ee0

08002294 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b086      	sub	sp, #24
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800229c:	4a14      	ldr	r2, [pc, #80]	; (80022f0 <_sbrk+0x5c>)
 800229e:	4b15      	ldr	r3, [pc, #84]	; (80022f4 <_sbrk+0x60>)
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022a8:	4b13      	ldr	r3, [pc, #76]	; (80022f8 <_sbrk+0x64>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d102      	bne.n	80022b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022b0:	4b11      	ldr	r3, [pc, #68]	; (80022f8 <_sbrk+0x64>)
 80022b2:	4a12      	ldr	r2, [pc, #72]	; (80022fc <_sbrk+0x68>)
 80022b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022b6:	4b10      	ldr	r3, [pc, #64]	; (80022f8 <_sbrk+0x64>)
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4413      	add	r3, r2
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d207      	bcs.n	80022d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022c4:	f00b fd42 	bl	800dd4c <__errno>
 80022c8:	4603      	mov	r3, r0
 80022ca:	220c      	movs	r2, #12
 80022cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022ce:	f04f 33ff 	mov.w	r3, #4294967295
 80022d2:	e009      	b.n	80022e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022d4:	4b08      	ldr	r3, [pc, #32]	; (80022f8 <_sbrk+0x64>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022da:	4b07      	ldr	r3, [pc, #28]	; (80022f8 <_sbrk+0x64>)
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4413      	add	r3, r2
 80022e2:	4a05      	ldr	r2, [pc, #20]	; (80022f8 <_sbrk+0x64>)
 80022e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022e6:	68fb      	ldr	r3, [r7, #12]
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3718      	adds	r7, #24
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	20010000 	.word	0x20010000
 80022f4:	00000400 	.word	0x00000400
 80022f8:	20000888 	.word	0x20000888
 80022fc:	20006620 	.word	0x20006620

08002300 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002304:	4b06      	ldr	r3, [pc, #24]	; (8002320 <SystemInit+0x20>)
 8002306:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800230a:	4a05      	ldr	r2, [pc, #20]	; (8002320 <SystemInit+0x20>)
 800230c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002310:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002314:	bf00      	nop
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	e000ed00 	.word	0xe000ed00

08002324 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002324:	f8df d034 	ldr.w	sp, [pc, #52]	; 800235c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002328:	480d      	ldr	r0, [pc, #52]	; (8002360 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800232a:	490e      	ldr	r1, [pc, #56]	; (8002364 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800232c:	4a0e      	ldr	r2, [pc, #56]	; (8002368 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800232e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002330:	e002      	b.n	8002338 <LoopCopyDataInit>

08002332 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002332:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002334:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002336:	3304      	adds	r3, #4

08002338 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002338:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800233a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800233c:	d3f9      	bcc.n	8002332 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800233e:	4a0b      	ldr	r2, [pc, #44]	; (800236c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002340:	4c0b      	ldr	r4, [pc, #44]	; (8002370 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002342:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002344:	e001      	b.n	800234a <LoopFillZerobss>

08002346 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002346:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002348:	3204      	adds	r2, #4

0800234a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800234a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800234c:	d3fb      	bcc.n	8002346 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800234e:	f7ff ffd7 	bl	8002300 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002352:	f00b fd01 	bl	800dd58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002356:	f7ff f985 	bl	8001664 <main>
  bx  lr    
 800235a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800235c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002360:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002364:	2000063c 	.word	0x2000063c
  ldr r2, =_sidata
 8002368:	0800ed7c 	.word	0x0800ed7c
  ldr r2, =_sbss
 800236c:	2000063c 	.word	0x2000063c
  ldr r4, =_ebss
 8002370:	2000661c 	.word	0x2000661c

08002374 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002374:	e7fe      	b.n	8002374 <ADC_IRQHandler>
	...

08002378 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800237c:	4b0e      	ldr	r3, [pc, #56]	; (80023b8 <HAL_Init+0x40>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a0d      	ldr	r2, [pc, #52]	; (80023b8 <HAL_Init+0x40>)
 8002382:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002386:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002388:	4b0b      	ldr	r3, [pc, #44]	; (80023b8 <HAL_Init+0x40>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a0a      	ldr	r2, [pc, #40]	; (80023b8 <HAL_Init+0x40>)
 800238e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002392:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002394:	4b08      	ldr	r3, [pc, #32]	; (80023b8 <HAL_Init+0x40>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a07      	ldr	r2, [pc, #28]	; (80023b8 <HAL_Init+0x40>)
 800239a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800239e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023a0:	2003      	movs	r0, #3
 80023a2:	f000 f8fc 	bl	800259e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023a6:	200f      	movs	r0, #15
 80023a8:	f7ff fece 	bl	8002148 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023ac:	f7ff fd6c 	bl	8001e88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	40023c00 	.word	0x40023c00

080023bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023c0:	4b06      	ldr	r3, [pc, #24]	; (80023dc <HAL_IncTick+0x20>)
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	461a      	mov	r2, r3
 80023c6:	4b06      	ldr	r3, [pc, #24]	; (80023e0 <HAL_IncTick+0x24>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4413      	add	r3, r2
 80023cc:	4a04      	ldr	r2, [pc, #16]	; (80023e0 <HAL_IncTick+0x24>)
 80023ce:	6013      	str	r3, [r2, #0]
}
 80023d0:	bf00      	nop
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop
 80023dc:	200004e0 	.word	0x200004e0
 80023e0:	2000088c 	.word	0x2000088c

080023e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0
  return uwTick;
 80023e8:	4b03      	ldr	r3, [pc, #12]	; (80023f8 <HAL_GetTick+0x14>)
 80023ea:	681b      	ldr	r3, [r3, #0]
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	2000088c 	.word	0x2000088c

080023fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002404:	f7ff ffee 	bl	80023e4 <HAL_GetTick>
 8002408:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002414:	d005      	beq.n	8002422 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002416:	4b0a      	ldr	r3, [pc, #40]	; (8002440 <HAL_Delay+0x44>)
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	461a      	mov	r2, r3
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	4413      	add	r3, r2
 8002420:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002422:	bf00      	nop
 8002424:	f7ff ffde 	bl	80023e4 <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	68fa      	ldr	r2, [r7, #12]
 8002430:	429a      	cmp	r2, r3
 8002432:	d8f7      	bhi.n	8002424 <HAL_Delay+0x28>
  {
  }
}
 8002434:	bf00      	nop
 8002436:	bf00      	nop
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	200004e0 	.word	0x200004e0

08002444 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f003 0307 	and.w	r3, r3, #7
 8002452:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002454:	4b0c      	ldr	r3, [pc, #48]	; (8002488 <__NVIC_SetPriorityGrouping+0x44>)
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800245a:	68ba      	ldr	r2, [r7, #8]
 800245c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002460:	4013      	ands	r3, r2
 8002462:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800246c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002470:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002474:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002476:	4a04      	ldr	r2, [pc, #16]	; (8002488 <__NVIC_SetPriorityGrouping+0x44>)
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	60d3      	str	r3, [r2, #12]
}
 800247c:	bf00      	nop
 800247e:	3714      	adds	r7, #20
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr
 8002488:	e000ed00 	.word	0xe000ed00

0800248c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002490:	4b04      	ldr	r3, [pc, #16]	; (80024a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	0a1b      	lsrs	r3, r3, #8
 8002496:	f003 0307 	and.w	r3, r3, #7
}
 800249a:	4618      	mov	r0, r3
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr
 80024a4:	e000ed00 	.word	0xe000ed00

080024a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	db0b      	blt.n	80024d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024ba:	79fb      	ldrb	r3, [r7, #7]
 80024bc:	f003 021f 	and.w	r2, r3, #31
 80024c0:	4907      	ldr	r1, [pc, #28]	; (80024e0 <__NVIC_EnableIRQ+0x38>)
 80024c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c6:	095b      	lsrs	r3, r3, #5
 80024c8:	2001      	movs	r0, #1
 80024ca:	fa00 f202 	lsl.w	r2, r0, r2
 80024ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024d2:	bf00      	nop
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	e000e100 	.word	0xe000e100

080024e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	4603      	mov	r3, r0
 80024ec:	6039      	str	r1, [r7, #0]
 80024ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	db0a      	blt.n	800250e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	b2da      	uxtb	r2, r3
 80024fc:	490c      	ldr	r1, [pc, #48]	; (8002530 <__NVIC_SetPriority+0x4c>)
 80024fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002502:	0112      	lsls	r2, r2, #4
 8002504:	b2d2      	uxtb	r2, r2
 8002506:	440b      	add	r3, r1
 8002508:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800250c:	e00a      	b.n	8002524 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	b2da      	uxtb	r2, r3
 8002512:	4908      	ldr	r1, [pc, #32]	; (8002534 <__NVIC_SetPriority+0x50>)
 8002514:	79fb      	ldrb	r3, [r7, #7]
 8002516:	f003 030f 	and.w	r3, r3, #15
 800251a:	3b04      	subs	r3, #4
 800251c:	0112      	lsls	r2, r2, #4
 800251e:	b2d2      	uxtb	r2, r2
 8002520:	440b      	add	r3, r1
 8002522:	761a      	strb	r2, [r3, #24]
}
 8002524:	bf00      	nop
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	e000e100 	.word	0xe000e100
 8002534:	e000ed00 	.word	0xe000ed00

08002538 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002538:	b480      	push	{r7}
 800253a:	b089      	sub	sp, #36	; 0x24
 800253c:	af00      	add	r7, sp, #0
 800253e:	60f8      	str	r0, [r7, #12]
 8002540:	60b9      	str	r1, [r7, #8]
 8002542:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	f003 0307 	and.w	r3, r3, #7
 800254a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	f1c3 0307 	rsb	r3, r3, #7
 8002552:	2b04      	cmp	r3, #4
 8002554:	bf28      	it	cs
 8002556:	2304      	movcs	r3, #4
 8002558:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800255a:	69fb      	ldr	r3, [r7, #28]
 800255c:	3304      	adds	r3, #4
 800255e:	2b06      	cmp	r3, #6
 8002560:	d902      	bls.n	8002568 <NVIC_EncodePriority+0x30>
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	3b03      	subs	r3, #3
 8002566:	e000      	b.n	800256a <NVIC_EncodePriority+0x32>
 8002568:	2300      	movs	r3, #0
 800256a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800256c:	f04f 32ff 	mov.w	r2, #4294967295
 8002570:	69bb      	ldr	r3, [r7, #24]
 8002572:	fa02 f303 	lsl.w	r3, r2, r3
 8002576:	43da      	mvns	r2, r3
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	401a      	ands	r2, r3
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002580:	f04f 31ff 	mov.w	r1, #4294967295
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	fa01 f303 	lsl.w	r3, r1, r3
 800258a:	43d9      	mvns	r1, r3
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002590:	4313      	orrs	r3, r2
         );
}
 8002592:	4618      	mov	r0, r3
 8002594:	3724      	adds	r7, #36	; 0x24
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr

0800259e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800259e:	b580      	push	{r7, lr}
 80025a0:	b082      	sub	sp, #8
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f7ff ff4c 	bl	8002444 <__NVIC_SetPriorityGrouping>
}
 80025ac:	bf00      	nop
 80025ae:	3708      	adds	r7, #8
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}

080025b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	4603      	mov	r3, r0
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]
 80025c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025c2:	2300      	movs	r3, #0
 80025c4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025c6:	f7ff ff61 	bl	800248c <__NVIC_GetPriorityGrouping>
 80025ca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	68b9      	ldr	r1, [r7, #8]
 80025d0:	6978      	ldr	r0, [r7, #20]
 80025d2:	f7ff ffb1 	bl	8002538 <NVIC_EncodePriority>
 80025d6:	4602      	mov	r2, r0
 80025d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025dc:	4611      	mov	r1, r2
 80025de:	4618      	mov	r0, r3
 80025e0:	f7ff ff80 	bl	80024e4 <__NVIC_SetPriority>
}
 80025e4:	bf00      	nop
 80025e6:	3718      	adds	r7, #24
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7ff ff54 	bl	80024a8 <__NVIC_EnableIRQ>
}
 8002600:	bf00      	nop
 8002602:	3708      	adds	r7, #8
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002608:	b480      	push	{r7}
 800260a:	b089      	sub	sp, #36	; 0x24
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002612:	2300      	movs	r3, #0
 8002614:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002616:	2300      	movs	r3, #0
 8002618:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800261a:	2300      	movs	r3, #0
 800261c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800261e:	2300      	movs	r3, #0
 8002620:	61fb      	str	r3, [r7, #28]
 8002622:	e159      	b.n	80028d8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002624:	2201      	movs	r2, #1
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	4013      	ands	r3, r2
 8002636:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	429a      	cmp	r2, r3
 800263e:	f040 8148 	bne.w	80028d2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f003 0303 	and.w	r3, r3, #3
 800264a:	2b01      	cmp	r3, #1
 800264c:	d005      	beq.n	800265a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002656:	2b02      	cmp	r3, #2
 8002658:	d130      	bne.n	80026bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	2203      	movs	r2, #3
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	43db      	mvns	r3, r3
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	4013      	ands	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	68da      	ldr	r2, [r3, #12]
 8002676:	69fb      	ldr	r3, [r7, #28]
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	fa02 f303 	lsl.w	r3, r2, r3
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	4313      	orrs	r3, r2
 8002682:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	69ba      	ldr	r2, [r7, #24]
 8002688:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002690:	2201      	movs	r2, #1
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	43db      	mvns	r3, r3
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	4013      	ands	r3, r2
 800269e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	091b      	lsrs	r3, r3, #4
 80026a6:	f003 0201 	and.w	r2, r3, #1
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	69ba      	ldr	r2, [r7, #24]
 80026ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f003 0303 	and.w	r3, r3, #3
 80026c4:	2b03      	cmp	r3, #3
 80026c6:	d017      	beq.n	80026f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	2203      	movs	r2, #3
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	43db      	mvns	r3, r3
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	4013      	ands	r3, r2
 80026de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	689a      	ldr	r2, [r3, #8]
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	69ba      	ldr	r2, [r7, #24]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f003 0303 	and.w	r3, r3, #3
 8002700:	2b02      	cmp	r3, #2
 8002702:	d123      	bne.n	800274c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	08da      	lsrs	r2, r3, #3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	3208      	adds	r2, #8
 800270c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002710:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	f003 0307 	and.w	r3, r3, #7
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	220f      	movs	r2, #15
 800271c:	fa02 f303 	lsl.w	r3, r2, r3
 8002720:	43db      	mvns	r3, r3
 8002722:	69ba      	ldr	r2, [r7, #24]
 8002724:	4013      	ands	r3, r2
 8002726:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	691a      	ldr	r2, [r3, #16]
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	f003 0307 	and.w	r3, r3, #7
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	4313      	orrs	r3, r2
 800273c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	08da      	lsrs	r2, r3, #3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	3208      	adds	r2, #8
 8002746:	69b9      	ldr	r1, [r7, #24]
 8002748:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	2203      	movs	r2, #3
 8002758:	fa02 f303 	lsl.w	r3, r2, r3
 800275c:	43db      	mvns	r3, r3
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	4013      	ands	r3, r2
 8002762:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f003 0203 	and.w	r2, r3, #3
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	69ba      	ldr	r2, [r7, #24]
 8002776:	4313      	orrs	r3, r2
 8002778:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002788:	2b00      	cmp	r3, #0
 800278a:	f000 80a2 	beq.w	80028d2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800278e:	2300      	movs	r3, #0
 8002790:	60fb      	str	r3, [r7, #12]
 8002792:	4b57      	ldr	r3, [pc, #348]	; (80028f0 <HAL_GPIO_Init+0x2e8>)
 8002794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002796:	4a56      	ldr	r2, [pc, #344]	; (80028f0 <HAL_GPIO_Init+0x2e8>)
 8002798:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800279c:	6453      	str	r3, [r2, #68]	; 0x44
 800279e:	4b54      	ldr	r3, [pc, #336]	; (80028f0 <HAL_GPIO_Init+0x2e8>)
 80027a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027a6:	60fb      	str	r3, [r7, #12]
 80027a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027aa:	4a52      	ldr	r2, [pc, #328]	; (80028f4 <HAL_GPIO_Init+0x2ec>)
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	089b      	lsrs	r3, r3, #2
 80027b0:	3302      	adds	r3, #2
 80027b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	f003 0303 	and.w	r3, r3, #3
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	220f      	movs	r2, #15
 80027c2:	fa02 f303 	lsl.w	r3, r2, r3
 80027c6:	43db      	mvns	r3, r3
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	4013      	ands	r3, r2
 80027cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a49      	ldr	r2, [pc, #292]	; (80028f8 <HAL_GPIO_Init+0x2f0>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d019      	beq.n	800280a <HAL_GPIO_Init+0x202>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a48      	ldr	r2, [pc, #288]	; (80028fc <HAL_GPIO_Init+0x2f4>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d013      	beq.n	8002806 <HAL_GPIO_Init+0x1fe>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a47      	ldr	r2, [pc, #284]	; (8002900 <HAL_GPIO_Init+0x2f8>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d00d      	beq.n	8002802 <HAL_GPIO_Init+0x1fa>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a46      	ldr	r2, [pc, #280]	; (8002904 <HAL_GPIO_Init+0x2fc>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d007      	beq.n	80027fe <HAL_GPIO_Init+0x1f6>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a45      	ldr	r2, [pc, #276]	; (8002908 <HAL_GPIO_Init+0x300>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d101      	bne.n	80027fa <HAL_GPIO_Init+0x1f2>
 80027f6:	2304      	movs	r3, #4
 80027f8:	e008      	b.n	800280c <HAL_GPIO_Init+0x204>
 80027fa:	2307      	movs	r3, #7
 80027fc:	e006      	b.n	800280c <HAL_GPIO_Init+0x204>
 80027fe:	2303      	movs	r3, #3
 8002800:	e004      	b.n	800280c <HAL_GPIO_Init+0x204>
 8002802:	2302      	movs	r3, #2
 8002804:	e002      	b.n	800280c <HAL_GPIO_Init+0x204>
 8002806:	2301      	movs	r3, #1
 8002808:	e000      	b.n	800280c <HAL_GPIO_Init+0x204>
 800280a:	2300      	movs	r3, #0
 800280c:	69fa      	ldr	r2, [r7, #28]
 800280e:	f002 0203 	and.w	r2, r2, #3
 8002812:	0092      	lsls	r2, r2, #2
 8002814:	4093      	lsls	r3, r2
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4313      	orrs	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800281c:	4935      	ldr	r1, [pc, #212]	; (80028f4 <HAL_GPIO_Init+0x2ec>)
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	089b      	lsrs	r3, r3, #2
 8002822:	3302      	adds	r3, #2
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800282a:	4b38      	ldr	r3, [pc, #224]	; (800290c <HAL_GPIO_Init+0x304>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	43db      	mvns	r3, r3
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	4013      	ands	r3, r2
 8002838:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d003      	beq.n	800284e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002846:	69ba      	ldr	r2, [r7, #24]
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	4313      	orrs	r3, r2
 800284c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800284e:	4a2f      	ldr	r2, [pc, #188]	; (800290c <HAL_GPIO_Init+0x304>)
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002854:	4b2d      	ldr	r3, [pc, #180]	; (800290c <HAL_GPIO_Init+0x304>)
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	43db      	mvns	r3, r3
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	4013      	ands	r3, r2
 8002862:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d003      	beq.n	8002878 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	4313      	orrs	r3, r2
 8002876:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002878:	4a24      	ldr	r2, [pc, #144]	; (800290c <HAL_GPIO_Init+0x304>)
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800287e:	4b23      	ldr	r3, [pc, #140]	; (800290c <HAL_GPIO_Init+0x304>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	43db      	mvns	r3, r3
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	4013      	ands	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800289a:	69ba      	ldr	r2, [r7, #24]
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	4313      	orrs	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028a2:	4a1a      	ldr	r2, [pc, #104]	; (800290c <HAL_GPIO_Init+0x304>)
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028a8:	4b18      	ldr	r3, [pc, #96]	; (800290c <HAL_GPIO_Init+0x304>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	43db      	mvns	r3, r3
 80028b2:	69ba      	ldr	r2, [r7, #24]
 80028b4:	4013      	ands	r3, r2
 80028b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d003      	beq.n	80028cc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028cc:	4a0f      	ldr	r2, [pc, #60]	; (800290c <HAL_GPIO_Init+0x304>)
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	3301      	adds	r3, #1
 80028d6:	61fb      	str	r3, [r7, #28]
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	2b0f      	cmp	r3, #15
 80028dc:	f67f aea2 	bls.w	8002624 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028e0:	bf00      	nop
 80028e2:	bf00      	nop
 80028e4:	3724      	adds	r7, #36	; 0x24
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	40023800 	.word	0x40023800
 80028f4:	40013800 	.word	0x40013800
 80028f8:	40020000 	.word	0x40020000
 80028fc:	40020400 	.word	0x40020400
 8002900:	40020800 	.word	0x40020800
 8002904:	40020c00 	.word	0x40020c00
 8002908:	40021000 	.word	0x40021000
 800290c:	40013c00 	.word	0x40013c00

08002910 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002910:	b480      	push	{r7}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	460b      	mov	r3, r1
 800291a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	691a      	ldr	r2, [r3, #16]
 8002920:	887b      	ldrh	r3, [r7, #2]
 8002922:	4013      	ands	r3, r2
 8002924:	2b00      	cmp	r3, #0
 8002926:	d002      	beq.n	800292e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002928:	2301      	movs	r3, #1
 800292a:	73fb      	strb	r3, [r7, #15]
 800292c:	e001      	b.n	8002932 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800292e:	2300      	movs	r3, #0
 8002930:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002932:	7bfb      	ldrb	r3, [r7, #15]
}
 8002934:	4618      	mov	r0, r3
 8002936:	3714      	adds	r7, #20
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr

08002940 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	460b      	mov	r3, r1
 800294a:	807b      	strh	r3, [r7, #2]
 800294c:	4613      	mov	r3, r2
 800294e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002950:	787b      	ldrb	r3, [r7, #1]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d003      	beq.n	800295e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002956:	887a      	ldrh	r2, [r7, #2]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800295c:	e003      	b.n	8002966 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800295e:	887b      	ldrh	r3, [r7, #2]
 8002960:	041a      	lsls	r2, r3, #16
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	619a      	str	r2, [r3, #24]
}
 8002966:	bf00      	nop
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
	...

08002974 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e12b      	b.n	8002bde <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d106      	bne.n	80029a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f7ff faa0 	bl	8001ee0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2224      	movs	r2, #36	; 0x24
 80029a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f022 0201 	bic.w	r2, r2, #1
 80029b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80029c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80029d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029d8:	f002 fe76 	bl	80056c8 <HAL_RCC_GetPCLK1Freq>
 80029dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	4a81      	ldr	r2, [pc, #516]	; (8002be8 <HAL_I2C_Init+0x274>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d807      	bhi.n	80029f8 <HAL_I2C_Init+0x84>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	4a80      	ldr	r2, [pc, #512]	; (8002bec <HAL_I2C_Init+0x278>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	bf94      	ite	ls
 80029f0:	2301      	movls	r3, #1
 80029f2:	2300      	movhi	r3, #0
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	e006      	b.n	8002a06 <HAL_I2C_Init+0x92>
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	4a7d      	ldr	r2, [pc, #500]	; (8002bf0 <HAL_I2C_Init+0x27c>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	bf94      	ite	ls
 8002a00:	2301      	movls	r3, #1
 8002a02:	2300      	movhi	r3, #0
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e0e7      	b.n	8002bde <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	4a78      	ldr	r2, [pc, #480]	; (8002bf4 <HAL_I2C_Init+0x280>)
 8002a12:	fba2 2303 	umull	r2, r3, r2, r3
 8002a16:	0c9b      	lsrs	r3, r3, #18
 8002a18:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	68ba      	ldr	r2, [r7, #8]
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	6a1b      	ldr	r3, [r3, #32]
 8002a34:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	4a6a      	ldr	r2, [pc, #424]	; (8002be8 <HAL_I2C_Init+0x274>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d802      	bhi.n	8002a48 <HAL_I2C_Init+0xd4>
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	3301      	adds	r3, #1
 8002a46:	e009      	b.n	8002a5c <HAL_I2C_Init+0xe8>
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a4e:	fb02 f303 	mul.w	r3, r2, r3
 8002a52:	4a69      	ldr	r2, [pc, #420]	; (8002bf8 <HAL_I2C_Init+0x284>)
 8002a54:	fba2 2303 	umull	r2, r3, r2, r3
 8002a58:	099b      	lsrs	r3, r3, #6
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	6812      	ldr	r2, [r2, #0]
 8002a60:	430b      	orrs	r3, r1
 8002a62:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	69db      	ldr	r3, [r3, #28]
 8002a6a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002a6e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	495c      	ldr	r1, [pc, #368]	; (8002be8 <HAL_I2C_Init+0x274>)
 8002a78:	428b      	cmp	r3, r1
 8002a7a:	d819      	bhi.n	8002ab0 <HAL_I2C_Init+0x13c>
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	1e59      	subs	r1, r3, #1
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a8a:	1c59      	adds	r1, r3, #1
 8002a8c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002a90:	400b      	ands	r3, r1
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00a      	beq.n	8002aac <HAL_I2C_Init+0x138>
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	1e59      	subs	r1, r3, #1
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aaa:	e051      	b.n	8002b50 <HAL_I2C_Init+0x1dc>
 8002aac:	2304      	movs	r3, #4
 8002aae:	e04f      	b.n	8002b50 <HAL_I2C_Init+0x1dc>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d111      	bne.n	8002adc <HAL_I2C_Init+0x168>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	1e58      	subs	r0, r3, #1
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6859      	ldr	r1, [r3, #4]
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	440b      	add	r3, r1
 8002ac6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aca:	3301      	adds	r3, #1
 8002acc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	bf0c      	ite	eq
 8002ad4:	2301      	moveq	r3, #1
 8002ad6:	2300      	movne	r3, #0
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	e012      	b.n	8002b02 <HAL_I2C_Init+0x18e>
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	1e58      	subs	r0, r3, #1
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6859      	ldr	r1, [r3, #4]
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	440b      	add	r3, r1
 8002aea:	0099      	lsls	r1, r3, #2
 8002aec:	440b      	add	r3, r1
 8002aee:	fbb0 f3f3 	udiv	r3, r0, r3
 8002af2:	3301      	adds	r3, #1
 8002af4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	bf0c      	ite	eq
 8002afc:	2301      	moveq	r3, #1
 8002afe:	2300      	movne	r3, #0
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <HAL_I2C_Init+0x196>
 8002b06:	2301      	movs	r3, #1
 8002b08:	e022      	b.n	8002b50 <HAL_I2C_Init+0x1dc>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d10e      	bne.n	8002b30 <HAL_I2C_Init+0x1bc>
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	1e58      	subs	r0, r3, #1
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6859      	ldr	r1, [r3, #4]
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	440b      	add	r3, r1
 8002b20:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b24:	3301      	adds	r3, #1
 8002b26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b2e:	e00f      	b.n	8002b50 <HAL_I2C_Init+0x1dc>
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	1e58      	subs	r0, r3, #1
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6859      	ldr	r1, [r3, #4]
 8002b38:	460b      	mov	r3, r1
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	440b      	add	r3, r1
 8002b3e:	0099      	lsls	r1, r3, #2
 8002b40:	440b      	add	r3, r1
 8002b42:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b46:	3301      	adds	r3, #1
 8002b48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b4c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b50:	6879      	ldr	r1, [r7, #4]
 8002b52:	6809      	ldr	r1, [r1, #0]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	69da      	ldr	r2, [r3, #28]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a1b      	ldr	r3, [r3, #32]
 8002b6a:	431a      	orrs	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	430a      	orrs	r2, r1
 8002b72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002b7e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	6911      	ldr	r1, [r2, #16]
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	68d2      	ldr	r2, [r2, #12]
 8002b8a:	4311      	orrs	r1, r2
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	6812      	ldr	r2, [r2, #0]
 8002b90:	430b      	orrs	r3, r1
 8002b92:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	695a      	ldr	r2, [r3, #20]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	431a      	orrs	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	430a      	orrs	r2, r1
 8002bae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f042 0201 	orr.w	r2, r2, #1
 8002bbe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2220      	movs	r2, #32
 8002bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3710      	adds	r7, #16
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	000186a0 	.word	0x000186a0
 8002bec:	001e847f 	.word	0x001e847f
 8002bf0:	003d08ff 	.word	0x003d08ff
 8002bf4:	431bde83 	.word	0x431bde83
 8002bf8:	10624dd3 	.word	0x10624dd3

08002bfc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b088      	sub	sp, #32
 8002c00:	af02      	add	r7, sp, #8
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	4608      	mov	r0, r1
 8002c06:	4611      	mov	r1, r2
 8002c08:	461a      	mov	r2, r3
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	817b      	strh	r3, [r7, #10]
 8002c0e:	460b      	mov	r3, r1
 8002c10:	813b      	strh	r3, [r7, #8]
 8002c12:	4613      	mov	r3, r2
 8002c14:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c16:	f7ff fbe5 	bl	80023e4 <HAL_GetTick>
 8002c1a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	2b20      	cmp	r3, #32
 8002c26:	f040 80d9 	bne.w	8002ddc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	9300      	str	r3, [sp, #0]
 8002c2e:	2319      	movs	r3, #25
 8002c30:	2201      	movs	r2, #1
 8002c32:	496d      	ldr	r1, [pc, #436]	; (8002de8 <HAL_I2C_Mem_Write+0x1ec>)
 8002c34:	68f8      	ldr	r0, [r7, #12]
 8002c36:	f000 fc7f 	bl	8003538 <I2C_WaitOnFlagUntilTimeout>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002c40:	2302      	movs	r3, #2
 8002c42:	e0cc      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d101      	bne.n	8002c52 <HAL_I2C_Mem_Write+0x56>
 8002c4e:	2302      	movs	r3, #2
 8002c50:	e0c5      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2201      	movs	r2, #1
 8002c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0301 	and.w	r3, r3, #1
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d007      	beq.n	8002c78 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f042 0201 	orr.w	r2, r2, #1
 8002c76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2221      	movs	r2, #33	; 0x21
 8002c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2240      	movs	r2, #64	; 0x40
 8002c94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6a3a      	ldr	r2, [r7, #32]
 8002ca2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002ca8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cae:	b29a      	uxth	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	4a4d      	ldr	r2, [pc, #308]	; (8002dec <HAL_I2C_Mem_Write+0x1f0>)
 8002cb8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002cba:	88f8      	ldrh	r0, [r7, #6]
 8002cbc:	893a      	ldrh	r2, [r7, #8]
 8002cbe:	8979      	ldrh	r1, [r7, #10]
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	9301      	str	r3, [sp, #4]
 8002cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cc6:	9300      	str	r3, [sp, #0]
 8002cc8:	4603      	mov	r3, r0
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f000 fab6 	bl	800323c <I2C_RequestMemoryWrite>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d052      	beq.n	8002d7c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e081      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cda:	697a      	ldr	r2, [r7, #20]
 8002cdc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002cde:	68f8      	ldr	r0, [r7, #12]
 8002ce0:	f000 fd00 	bl	80036e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00d      	beq.n	8002d06 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	2b04      	cmp	r3, #4
 8002cf0:	d107      	bne.n	8002d02 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d00:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e06b      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0a:	781a      	ldrb	r2, [r3, #0]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d16:	1c5a      	adds	r2, r3, #1
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d20:	3b01      	subs	r3, #1
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	b29a      	uxth	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	2b04      	cmp	r3, #4
 8002d42:	d11b      	bne.n	8002d7c <HAL_I2C_Mem_Write+0x180>
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d017      	beq.n	8002d7c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d50:	781a      	ldrb	r2, [r3, #0]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d5c:	1c5a      	adds	r2, r3, #1
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d66:	3b01      	subs	r3, #1
 8002d68:	b29a      	uxth	r2, r3
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	3b01      	subs	r3, #1
 8002d76:	b29a      	uxth	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1aa      	bne.n	8002cda <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d84:	697a      	ldr	r2, [r7, #20]
 8002d86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	f000 fcec 	bl	8003766 <I2C_WaitOnBTFFlagUntilTimeout>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d00d      	beq.n	8002db0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d98:	2b04      	cmp	r3, #4
 8002d9a:	d107      	bne.n	8002dac <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002daa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e016      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2220      	movs	r2, #32
 8002dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	e000      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002ddc:	2302      	movs	r3, #2
  }
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3718      	adds	r7, #24
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	00100002 	.word	0x00100002
 8002dec:	ffff0000 	.word	0xffff0000

08002df0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b08c      	sub	sp, #48	; 0x30
 8002df4:	af02      	add	r7, sp, #8
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	4608      	mov	r0, r1
 8002dfa:	4611      	mov	r1, r2
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	4603      	mov	r3, r0
 8002e00:	817b      	strh	r3, [r7, #10]
 8002e02:	460b      	mov	r3, r1
 8002e04:	813b      	strh	r3, [r7, #8]
 8002e06:	4613      	mov	r3, r2
 8002e08:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e0a:	f7ff faeb 	bl	80023e4 <HAL_GetTick>
 8002e0e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b20      	cmp	r3, #32
 8002e1a:	f040 8208 	bne.w	800322e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e20:	9300      	str	r3, [sp, #0]
 8002e22:	2319      	movs	r3, #25
 8002e24:	2201      	movs	r2, #1
 8002e26:	497b      	ldr	r1, [pc, #492]	; (8003014 <HAL_I2C_Mem_Read+0x224>)
 8002e28:	68f8      	ldr	r0, [r7, #12]
 8002e2a:	f000 fb85 	bl	8003538 <I2C_WaitOnFlagUntilTimeout>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d001      	beq.n	8002e38 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002e34:	2302      	movs	r3, #2
 8002e36:	e1fb      	b.n	8003230 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d101      	bne.n	8002e46 <HAL_I2C_Mem_Read+0x56>
 8002e42:	2302      	movs	r3, #2
 8002e44:	e1f4      	b.n	8003230 <HAL_I2C_Mem_Read+0x440>
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0301 	and.w	r3, r3, #1
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d007      	beq.n	8002e6c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f042 0201 	orr.w	r2, r2, #1
 8002e6a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e7a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2222      	movs	r2, #34	; 0x22
 8002e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2240      	movs	r2, #64	; 0x40
 8002e88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e96:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002e9c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ea2:	b29a      	uxth	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	4a5b      	ldr	r2, [pc, #364]	; (8003018 <HAL_I2C_Mem_Read+0x228>)
 8002eac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002eae:	88f8      	ldrh	r0, [r7, #6]
 8002eb0:	893a      	ldrh	r2, [r7, #8]
 8002eb2:	8979      	ldrh	r1, [r7, #10]
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb6:	9301      	str	r3, [sp, #4]
 8002eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eba:	9300      	str	r3, [sp, #0]
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	68f8      	ldr	r0, [r7, #12]
 8002ec0:	f000 fa52 	bl	8003368 <I2C_RequestMemoryRead>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e1b0      	b.n	8003230 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d113      	bne.n	8002efe <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	623b      	str	r3, [r7, #32]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	695b      	ldr	r3, [r3, #20]
 8002ee0:	623b      	str	r3, [r7, #32]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	699b      	ldr	r3, [r3, #24]
 8002ee8:	623b      	str	r3, [r7, #32]
 8002eea:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002efa:	601a      	str	r2, [r3, #0]
 8002efc:	e184      	b.n	8003208 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d11b      	bne.n	8002f3e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f16:	2300      	movs	r3, #0
 8002f18:	61fb      	str	r3, [r7, #28]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	695b      	ldr	r3, [r3, #20]
 8002f20:	61fb      	str	r3, [r7, #28]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	699b      	ldr	r3, [r3, #24]
 8002f28:	61fb      	str	r3, [r7, #28]
 8002f2a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	e164      	b.n	8003208 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d11b      	bne.n	8002f7e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f54:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f64:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f66:	2300      	movs	r3, #0
 8002f68:	61bb      	str	r3, [r7, #24]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	61bb      	str	r3, [r7, #24]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	61bb      	str	r3, [r7, #24]
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	e144      	b.n	8003208 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f7e:	2300      	movs	r3, #0
 8002f80:	617b      	str	r3, [r7, #20]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	695b      	ldr	r3, [r3, #20]
 8002f88:	617b      	str	r3, [r7, #20]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	617b      	str	r3, [r7, #20]
 8002f92:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002f94:	e138      	b.n	8003208 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f9a:	2b03      	cmp	r3, #3
 8002f9c:	f200 80f1 	bhi.w	8003182 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d123      	bne.n	8002ff0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002faa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002fac:	68f8      	ldr	r0, [r7, #12]
 8002fae:	f000 fc1b 	bl	80037e8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d001      	beq.n	8002fbc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e139      	b.n	8003230 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	691a      	ldr	r2, [r3, #16]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc6:	b2d2      	uxtb	r2, r2
 8002fc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fce:	1c5a      	adds	r2, r3, #1
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002fee:	e10b      	b.n	8003208 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d14e      	bne.n	8003096 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ffe:	2200      	movs	r2, #0
 8003000:	4906      	ldr	r1, [pc, #24]	; (800301c <HAL_I2C_Mem_Read+0x22c>)
 8003002:	68f8      	ldr	r0, [r7, #12]
 8003004:	f000 fa98 	bl	8003538 <I2C_WaitOnFlagUntilTimeout>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d008      	beq.n	8003020 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e10e      	b.n	8003230 <HAL_I2C_Mem_Read+0x440>
 8003012:	bf00      	nop
 8003014:	00100002 	.word	0x00100002
 8003018:	ffff0000 	.word	0xffff0000
 800301c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800302e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	691a      	ldr	r2, [r3, #16]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003042:	1c5a      	adds	r2, r3, #1
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800304c:	3b01      	subs	r3, #1
 800304e:	b29a      	uxth	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003058:	b29b      	uxth	r3, r3
 800305a:	3b01      	subs	r3, #1
 800305c:	b29a      	uxth	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	691a      	ldr	r2, [r3, #16]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306c:	b2d2      	uxtb	r2, r2
 800306e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003074:	1c5a      	adds	r2, r3, #1
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800307e:	3b01      	subs	r3, #1
 8003080:	b29a      	uxth	r2, r3
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800308a:	b29b      	uxth	r3, r3
 800308c:	3b01      	subs	r3, #1
 800308e:	b29a      	uxth	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003094:	e0b8      	b.n	8003208 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003098:	9300      	str	r3, [sp, #0]
 800309a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800309c:	2200      	movs	r2, #0
 800309e:	4966      	ldr	r1, [pc, #408]	; (8003238 <HAL_I2C_Mem_Read+0x448>)
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f000 fa49 	bl	8003538 <I2C_WaitOnFlagUntilTimeout>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d001      	beq.n	80030b0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e0bf      	b.n	8003230 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	691a      	ldr	r2, [r3, #16]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ca:	b2d2      	uxtb	r2, r2
 80030cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d2:	1c5a      	adds	r2, r3, #1
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030dc:	3b01      	subs	r3, #1
 80030de:	b29a      	uxth	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	3b01      	subs	r3, #1
 80030ec:	b29a      	uxth	r2, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f4:	9300      	str	r3, [sp, #0]
 80030f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030f8:	2200      	movs	r2, #0
 80030fa:	494f      	ldr	r1, [pc, #316]	; (8003238 <HAL_I2C_Mem_Read+0x448>)
 80030fc:	68f8      	ldr	r0, [r7, #12]
 80030fe:	f000 fa1b 	bl	8003538 <I2C_WaitOnFlagUntilTimeout>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e091      	b.n	8003230 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800311a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	691a      	ldr	r2, [r3, #16]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003126:	b2d2      	uxtb	r2, r2
 8003128:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312e:	1c5a      	adds	r2, r3, #1
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003138:	3b01      	subs	r3, #1
 800313a:	b29a      	uxth	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003144:	b29b      	uxth	r3, r3
 8003146:	3b01      	subs	r3, #1
 8003148:	b29a      	uxth	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	691a      	ldr	r2, [r3, #16]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003158:	b2d2      	uxtb	r2, r2
 800315a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003160:	1c5a      	adds	r2, r3, #1
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800316a:	3b01      	subs	r3, #1
 800316c:	b29a      	uxth	r2, r3
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003176:	b29b      	uxth	r3, r3
 8003178:	3b01      	subs	r3, #1
 800317a:	b29a      	uxth	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003180:	e042      	b.n	8003208 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003182:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003184:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003186:	68f8      	ldr	r0, [r7, #12]
 8003188:	f000 fb2e 	bl	80037e8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d001      	beq.n	8003196 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e04c      	b.n	8003230 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	691a      	ldr	r2, [r3, #16]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a0:	b2d2      	uxtb	r2, r2
 80031a2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a8:	1c5a      	adds	r2, r3, #1
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031b2:	3b01      	subs	r3, #1
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031be:	b29b      	uxth	r3, r3
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b29a      	uxth	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	695b      	ldr	r3, [r3, #20]
 80031ce:	f003 0304 	and.w	r3, r3, #4
 80031d2:	2b04      	cmp	r3, #4
 80031d4:	d118      	bne.n	8003208 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	691a      	ldr	r2, [r3, #16]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e0:	b2d2      	uxtb	r2, r2
 80031e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e8:	1c5a      	adds	r2, r3, #1
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031f2:	3b01      	subs	r3, #1
 80031f4:	b29a      	uxth	r2, r3
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031fe:	b29b      	uxth	r3, r3
 8003200:	3b01      	subs	r3, #1
 8003202:	b29a      	uxth	r2, r3
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800320c:	2b00      	cmp	r3, #0
 800320e:	f47f aec2 	bne.w	8002f96 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2220      	movs	r2, #32
 8003216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2200      	movs	r2, #0
 800321e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800322a:	2300      	movs	r3, #0
 800322c:	e000      	b.n	8003230 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800322e:	2302      	movs	r3, #2
  }
}
 8003230:	4618      	mov	r0, r3
 8003232:	3728      	adds	r7, #40	; 0x28
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}
 8003238:	00010004 	.word	0x00010004

0800323c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b088      	sub	sp, #32
 8003240:	af02      	add	r7, sp, #8
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	4608      	mov	r0, r1
 8003246:	4611      	mov	r1, r2
 8003248:	461a      	mov	r2, r3
 800324a:	4603      	mov	r3, r0
 800324c:	817b      	strh	r3, [r7, #10]
 800324e:	460b      	mov	r3, r1
 8003250:	813b      	strh	r3, [r7, #8]
 8003252:	4613      	mov	r3, r2
 8003254:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003264:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003268:	9300      	str	r3, [sp, #0]
 800326a:	6a3b      	ldr	r3, [r7, #32]
 800326c:	2200      	movs	r2, #0
 800326e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003272:	68f8      	ldr	r0, [r7, #12]
 8003274:	f000 f960 	bl	8003538 <I2C_WaitOnFlagUntilTimeout>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d00d      	beq.n	800329a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003288:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800328c:	d103      	bne.n	8003296 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003294:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003296:	2303      	movs	r3, #3
 8003298:	e05f      	b.n	800335a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800329a:	897b      	ldrh	r3, [r7, #10]
 800329c:	b2db      	uxtb	r3, r3
 800329e:	461a      	mov	r2, r3
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80032a8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ac:	6a3a      	ldr	r2, [r7, #32]
 80032ae:	492d      	ldr	r1, [pc, #180]	; (8003364 <I2C_RequestMemoryWrite+0x128>)
 80032b0:	68f8      	ldr	r0, [r7, #12]
 80032b2:	f000 f998 	bl	80035e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d001      	beq.n	80032c0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e04c      	b.n	800335a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032c0:	2300      	movs	r3, #0
 80032c2:	617b      	str	r3, [r7, #20]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	617b      	str	r3, [r7, #20]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	617b      	str	r3, [r7, #20]
 80032d4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032d8:	6a39      	ldr	r1, [r7, #32]
 80032da:	68f8      	ldr	r0, [r7, #12]
 80032dc:	f000 fa02 	bl	80036e4 <I2C_WaitOnTXEFlagUntilTimeout>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00d      	beq.n	8003302 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ea:	2b04      	cmp	r3, #4
 80032ec:	d107      	bne.n	80032fe <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032fc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e02b      	b.n	800335a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003302:	88fb      	ldrh	r3, [r7, #6]
 8003304:	2b01      	cmp	r3, #1
 8003306:	d105      	bne.n	8003314 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003308:	893b      	ldrh	r3, [r7, #8]
 800330a:	b2da      	uxtb	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	611a      	str	r2, [r3, #16]
 8003312:	e021      	b.n	8003358 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003314:	893b      	ldrh	r3, [r7, #8]
 8003316:	0a1b      	lsrs	r3, r3, #8
 8003318:	b29b      	uxth	r3, r3
 800331a:	b2da      	uxtb	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003322:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003324:	6a39      	ldr	r1, [r7, #32]
 8003326:	68f8      	ldr	r0, [r7, #12]
 8003328:	f000 f9dc 	bl	80036e4 <I2C_WaitOnTXEFlagUntilTimeout>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00d      	beq.n	800334e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003336:	2b04      	cmp	r3, #4
 8003338:	d107      	bne.n	800334a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003348:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e005      	b.n	800335a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800334e:	893b      	ldrh	r3, [r7, #8]
 8003350:	b2da      	uxtb	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	3718      	adds	r7, #24
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	00010002 	.word	0x00010002

08003368 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b088      	sub	sp, #32
 800336c:	af02      	add	r7, sp, #8
 800336e:	60f8      	str	r0, [r7, #12]
 8003370:	4608      	mov	r0, r1
 8003372:	4611      	mov	r1, r2
 8003374:	461a      	mov	r2, r3
 8003376:	4603      	mov	r3, r0
 8003378:	817b      	strh	r3, [r7, #10]
 800337a:	460b      	mov	r3, r1
 800337c:	813b      	strh	r3, [r7, #8]
 800337e:	4613      	mov	r3, r2
 8003380:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003390:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033a0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a4:	9300      	str	r3, [sp, #0]
 80033a6:	6a3b      	ldr	r3, [r7, #32]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033ae:	68f8      	ldr	r0, [r7, #12]
 80033b0:	f000 f8c2 	bl	8003538 <I2C_WaitOnFlagUntilTimeout>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d00d      	beq.n	80033d6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033c8:	d103      	bne.n	80033d2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033d0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e0aa      	b.n	800352c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033d6:	897b      	ldrh	r3, [r7, #10]
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	461a      	mov	r2, r3
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80033e4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e8:	6a3a      	ldr	r2, [r7, #32]
 80033ea:	4952      	ldr	r1, [pc, #328]	; (8003534 <I2C_RequestMemoryRead+0x1cc>)
 80033ec:	68f8      	ldr	r0, [r7, #12]
 80033ee:	f000 f8fa 	bl	80035e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d001      	beq.n	80033fc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e097      	b.n	800352c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033fc:	2300      	movs	r3, #0
 80033fe:	617b      	str	r3, [r7, #20]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	695b      	ldr	r3, [r3, #20]
 8003406:	617b      	str	r3, [r7, #20]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	699b      	ldr	r3, [r3, #24]
 800340e:	617b      	str	r3, [r7, #20]
 8003410:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003412:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003414:	6a39      	ldr	r1, [r7, #32]
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	f000 f964 	bl	80036e4 <I2C_WaitOnTXEFlagUntilTimeout>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d00d      	beq.n	800343e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003426:	2b04      	cmp	r3, #4
 8003428:	d107      	bne.n	800343a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003438:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e076      	b.n	800352c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800343e:	88fb      	ldrh	r3, [r7, #6]
 8003440:	2b01      	cmp	r3, #1
 8003442:	d105      	bne.n	8003450 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003444:	893b      	ldrh	r3, [r7, #8]
 8003446:	b2da      	uxtb	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	611a      	str	r2, [r3, #16]
 800344e:	e021      	b.n	8003494 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003450:	893b      	ldrh	r3, [r7, #8]
 8003452:	0a1b      	lsrs	r3, r3, #8
 8003454:	b29b      	uxth	r3, r3
 8003456:	b2da      	uxtb	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800345e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003460:	6a39      	ldr	r1, [r7, #32]
 8003462:	68f8      	ldr	r0, [r7, #12]
 8003464:	f000 f93e 	bl	80036e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00d      	beq.n	800348a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003472:	2b04      	cmp	r3, #4
 8003474:	d107      	bne.n	8003486 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003484:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e050      	b.n	800352c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800348a:	893b      	ldrh	r3, [r7, #8]
 800348c:	b2da      	uxtb	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003494:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003496:	6a39      	ldr	r1, [r7, #32]
 8003498:	68f8      	ldr	r0, [r7, #12]
 800349a:	f000 f923 	bl	80036e4 <I2C_WaitOnTXEFlagUntilTimeout>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00d      	beq.n	80034c0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a8:	2b04      	cmp	r3, #4
 80034aa:	d107      	bne.n	80034bc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034ba:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e035      	b.n	800352c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034ce:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	6a3b      	ldr	r3, [r7, #32]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80034dc:	68f8      	ldr	r0, [r7, #12]
 80034de:	f000 f82b 	bl	8003538 <I2C_WaitOnFlagUntilTimeout>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d00d      	beq.n	8003504 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034f6:	d103      	bne.n	8003500 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003500:	2303      	movs	r3, #3
 8003502:	e013      	b.n	800352c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003504:	897b      	ldrh	r3, [r7, #10]
 8003506:	b2db      	uxtb	r3, r3
 8003508:	f043 0301 	orr.w	r3, r3, #1
 800350c:	b2da      	uxtb	r2, r3
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003516:	6a3a      	ldr	r2, [r7, #32]
 8003518:	4906      	ldr	r1, [pc, #24]	; (8003534 <I2C_RequestMemoryRead+0x1cc>)
 800351a:	68f8      	ldr	r0, [r7, #12]
 800351c:	f000 f863 	bl	80035e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e000      	b.n	800352c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3718      	adds	r7, #24
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	00010002 	.word	0x00010002

08003538 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	603b      	str	r3, [r7, #0]
 8003544:	4613      	mov	r3, r2
 8003546:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003548:	e025      	b.n	8003596 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003550:	d021      	beq.n	8003596 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003552:	f7fe ff47 	bl	80023e4 <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	69bb      	ldr	r3, [r7, #24]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	683a      	ldr	r2, [r7, #0]
 800355e:	429a      	cmp	r2, r3
 8003560:	d302      	bcc.n	8003568 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d116      	bne.n	8003596 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2200      	movs	r2, #0
 800356c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2220      	movs	r2, #32
 8003572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003582:	f043 0220 	orr.w	r2, r3, #32
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2200      	movs	r2, #0
 800358e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e023      	b.n	80035de <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	0c1b      	lsrs	r3, r3, #16
 800359a:	b2db      	uxtb	r3, r3
 800359c:	2b01      	cmp	r3, #1
 800359e:	d10d      	bne.n	80035bc <I2C_WaitOnFlagUntilTimeout+0x84>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	43da      	mvns	r2, r3
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	4013      	ands	r3, r2
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	bf0c      	ite	eq
 80035b2:	2301      	moveq	r3, #1
 80035b4:	2300      	movne	r3, #0
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	461a      	mov	r2, r3
 80035ba:	e00c      	b.n	80035d6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	699b      	ldr	r3, [r3, #24]
 80035c2:	43da      	mvns	r2, r3
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	4013      	ands	r3, r2
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	bf0c      	ite	eq
 80035ce:	2301      	moveq	r3, #1
 80035d0:	2300      	movne	r3, #0
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	461a      	mov	r2, r3
 80035d6:	79fb      	ldrb	r3, [r7, #7]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d0b6      	beq.n	800354a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3710      	adds	r7, #16
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}

080035e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80035e6:	b580      	push	{r7, lr}
 80035e8:	b084      	sub	sp, #16
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	60f8      	str	r0, [r7, #12]
 80035ee:	60b9      	str	r1, [r7, #8]
 80035f0:	607a      	str	r2, [r7, #4]
 80035f2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035f4:	e051      	b.n	800369a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	695b      	ldr	r3, [r3, #20]
 80035fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003600:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003604:	d123      	bne.n	800364e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003614:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800361e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2200      	movs	r2, #0
 8003624:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2220      	movs	r2, #32
 800362a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363a:	f043 0204 	orr.w	r2, r3, #4
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e046      	b.n	80036dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003654:	d021      	beq.n	800369a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003656:	f7fe fec5 	bl	80023e4 <HAL_GetTick>
 800365a:	4602      	mov	r2, r0
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	429a      	cmp	r2, r3
 8003664:	d302      	bcc.n	800366c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d116      	bne.n	800369a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2220      	movs	r2, #32
 8003676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003686:	f043 0220 	orr.w	r2, r3, #32
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e020      	b.n	80036dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	0c1b      	lsrs	r3, r3, #16
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d10c      	bne.n	80036be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	695b      	ldr	r3, [r3, #20]
 80036aa:	43da      	mvns	r2, r3
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	4013      	ands	r3, r2
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	bf14      	ite	ne
 80036b6:	2301      	movne	r3, #1
 80036b8:	2300      	moveq	r3, #0
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	e00b      	b.n	80036d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	699b      	ldr	r3, [r3, #24]
 80036c4:	43da      	mvns	r2, r3
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	4013      	ands	r3, r2
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	bf14      	ite	ne
 80036d0:	2301      	movne	r3, #1
 80036d2:	2300      	moveq	r3, #0
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d18d      	bne.n	80035f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3710      	adds	r7, #16
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036f0:	e02d      	b.n	800374e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80036f2:	68f8      	ldr	r0, [r7, #12]
 80036f4:	f000 f8ce 	bl	8003894 <I2C_IsAcknowledgeFailed>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d001      	beq.n	8003702 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e02d      	b.n	800375e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003708:	d021      	beq.n	800374e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800370a:	f7fe fe6b 	bl	80023e4 <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	68ba      	ldr	r2, [r7, #8]
 8003716:	429a      	cmp	r2, r3
 8003718:	d302      	bcc.n	8003720 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d116      	bne.n	800374e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2220      	movs	r2, #32
 800372a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373a:	f043 0220 	orr.w	r2, r3, #32
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e007      	b.n	800375e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	695b      	ldr	r3, [r3, #20]
 8003754:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003758:	2b80      	cmp	r3, #128	; 0x80
 800375a:	d1ca      	bne.n	80036f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800375c:	2300      	movs	r3, #0
}
 800375e:	4618      	mov	r0, r3
 8003760:	3710      	adds	r7, #16
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}

08003766 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003766:	b580      	push	{r7, lr}
 8003768:	b084      	sub	sp, #16
 800376a:	af00      	add	r7, sp, #0
 800376c:	60f8      	str	r0, [r7, #12]
 800376e:	60b9      	str	r1, [r7, #8]
 8003770:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003772:	e02d      	b.n	80037d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003774:	68f8      	ldr	r0, [r7, #12]
 8003776:	f000 f88d 	bl	8003894 <I2C_IsAcknowledgeFailed>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d001      	beq.n	8003784 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e02d      	b.n	80037e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800378a:	d021      	beq.n	80037d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800378c:	f7fe fe2a 	bl	80023e4 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	68ba      	ldr	r2, [r7, #8]
 8003798:	429a      	cmp	r2, r3
 800379a:	d302      	bcc.n	80037a2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d116      	bne.n	80037d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2200      	movs	r2, #0
 80037a6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2220      	movs	r2, #32
 80037ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037bc:	f043 0220 	orr.w	r2, r3, #32
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e007      	b.n	80037e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	f003 0304 	and.w	r3, r3, #4
 80037da:	2b04      	cmp	r3, #4
 80037dc:	d1ca      	bne.n	8003774 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80037de:	2300      	movs	r3, #0
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3710      	adds	r7, #16
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	60b9      	str	r1, [r7, #8]
 80037f2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80037f4:	e042      	b.n	800387c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	695b      	ldr	r3, [r3, #20]
 80037fc:	f003 0310 	and.w	r3, r3, #16
 8003800:	2b10      	cmp	r3, #16
 8003802:	d119      	bne.n	8003838 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f06f 0210 	mvn.w	r2, #16
 800380c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2200      	movs	r2, #0
 8003812:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2220      	movs	r2, #32
 8003818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e029      	b.n	800388c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003838:	f7fe fdd4 	bl	80023e4 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	68ba      	ldr	r2, [r7, #8]
 8003844:	429a      	cmp	r2, r3
 8003846:	d302      	bcc.n	800384e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d116      	bne.n	800387c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2200      	movs	r2, #0
 8003852:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2220      	movs	r2, #32
 8003858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003868:	f043 0220 	orr.w	r2, r3, #32
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e007      	b.n	800388c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003886:	2b40      	cmp	r3, #64	; 0x40
 8003888:	d1b5      	bne.n	80037f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800388a:	2300      	movs	r3, #0
}
 800388c:	4618      	mov	r0, r3
 800388e:	3710      	adds	r7, #16
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}

08003894 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	695b      	ldr	r3, [r3, #20]
 80038a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038aa:	d11b      	bne.n	80038e4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80038b4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2220      	movs	r2, #32
 80038c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d0:	f043 0204 	orr.w	r2, r3, #4
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e000      	b.n	80038e6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	370c      	adds	r7, #12
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr

080038f2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80038f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038f4:	b08f      	sub	sp, #60	; 0x3c
 80038f6:	af0a      	add	r7, sp, #40	; 0x28
 80038f8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d101      	bne.n	8003904 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e10f      	b.n	8003b24 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003910:	b2db      	uxtb	r3, r3
 8003912:	2b00      	cmp	r3, #0
 8003914:	d106      	bne.n	8003924 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f009 ff0a 	bl	800d738 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2203      	movs	r2, #3
 8003928:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003930:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003934:	2b00      	cmp	r3, #0
 8003936:	d102      	bne.n	800393e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4618      	mov	r0, r3
 8003944:	f003 fb55 	bl	8006ff2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	603b      	str	r3, [r7, #0]
 800394e:	687e      	ldr	r6, [r7, #4]
 8003950:	466d      	mov	r5, sp
 8003952:	f106 0410 	add.w	r4, r6, #16
 8003956:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003958:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800395a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800395c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800395e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003962:	e885 0003 	stmia.w	r5, {r0, r1}
 8003966:	1d33      	adds	r3, r6, #4
 8003968:	cb0e      	ldmia	r3, {r1, r2, r3}
 800396a:	6838      	ldr	r0, [r7, #0]
 800396c:	f003 fa2c 	bl	8006dc8 <USB_CoreInit>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d005      	beq.n	8003982 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2202      	movs	r2, #2
 800397a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e0d0      	b.n	8003b24 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	2100      	movs	r1, #0
 8003988:	4618      	mov	r0, r3
 800398a:	f003 fb43 	bl	8007014 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800398e:	2300      	movs	r3, #0
 8003990:	73fb      	strb	r3, [r7, #15]
 8003992:	e04a      	b.n	8003a2a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003994:	7bfa      	ldrb	r2, [r7, #15]
 8003996:	6879      	ldr	r1, [r7, #4]
 8003998:	4613      	mov	r3, r2
 800399a:	00db      	lsls	r3, r3, #3
 800399c:	4413      	add	r3, r2
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	440b      	add	r3, r1
 80039a2:	333d      	adds	r3, #61	; 0x3d
 80039a4:	2201      	movs	r2, #1
 80039a6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80039a8:	7bfa      	ldrb	r2, [r7, #15]
 80039aa:	6879      	ldr	r1, [r7, #4]
 80039ac:	4613      	mov	r3, r2
 80039ae:	00db      	lsls	r3, r3, #3
 80039b0:	4413      	add	r3, r2
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	440b      	add	r3, r1
 80039b6:	333c      	adds	r3, #60	; 0x3c
 80039b8:	7bfa      	ldrb	r2, [r7, #15]
 80039ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80039bc:	7bfa      	ldrb	r2, [r7, #15]
 80039be:	7bfb      	ldrb	r3, [r7, #15]
 80039c0:	b298      	uxth	r0, r3
 80039c2:	6879      	ldr	r1, [r7, #4]
 80039c4:	4613      	mov	r3, r2
 80039c6:	00db      	lsls	r3, r3, #3
 80039c8:	4413      	add	r3, r2
 80039ca:	009b      	lsls	r3, r3, #2
 80039cc:	440b      	add	r3, r1
 80039ce:	3344      	adds	r3, #68	; 0x44
 80039d0:	4602      	mov	r2, r0
 80039d2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80039d4:	7bfa      	ldrb	r2, [r7, #15]
 80039d6:	6879      	ldr	r1, [r7, #4]
 80039d8:	4613      	mov	r3, r2
 80039da:	00db      	lsls	r3, r3, #3
 80039dc:	4413      	add	r3, r2
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	440b      	add	r3, r1
 80039e2:	3340      	adds	r3, #64	; 0x40
 80039e4:	2200      	movs	r2, #0
 80039e6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80039e8:	7bfa      	ldrb	r2, [r7, #15]
 80039ea:	6879      	ldr	r1, [r7, #4]
 80039ec:	4613      	mov	r3, r2
 80039ee:	00db      	lsls	r3, r3, #3
 80039f0:	4413      	add	r3, r2
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	440b      	add	r3, r1
 80039f6:	3348      	adds	r3, #72	; 0x48
 80039f8:	2200      	movs	r2, #0
 80039fa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80039fc:	7bfa      	ldrb	r2, [r7, #15]
 80039fe:	6879      	ldr	r1, [r7, #4]
 8003a00:	4613      	mov	r3, r2
 8003a02:	00db      	lsls	r3, r3, #3
 8003a04:	4413      	add	r3, r2
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	440b      	add	r3, r1
 8003a0a:	334c      	adds	r3, #76	; 0x4c
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003a10:	7bfa      	ldrb	r2, [r7, #15]
 8003a12:	6879      	ldr	r1, [r7, #4]
 8003a14:	4613      	mov	r3, r2
 8003a16:	00db      	lsls	r3, r3, #3
 8003a18:	4413      	add	r3, r2
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	440b      	add	r3, r1
 8003a1e:	3354      	adds	r3, #84	; 0x54
 8003a20:	2200      	movs	r2, #0
 8003a22:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a24:	7bfb      	ldrb	r3, [r7, #15]
 8003a26:	3301      	adds	r3, #1
 8003a28:	73fb      	strb	r3, [r7, #15]
 8003a2a:	7bfa      	ldrb	r2, [r7, #15]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d3af      	bcc.n	8003994 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a34:	2300      	movs	r3, #0
 8003a36:	73fb      	strb	r3, [r7, #15]
 8003a38:	e044      	b.n	8003ac4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003a3a:	7bfa      	ldrb	r2, [r7, #15]
 8003a3c:	6879      	ldr	r1, [r7, #4]
 8003a3e:	4613      	mov	r3, r2
 8003a40:	00db      	lsls	r3, r3, #3
 8003a42:	4413      	add	r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	440b      	add	r3, r1
 8003a48:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003a50:	7bfa      	ldrb	r2, [r7, #15]
 8003a52:	6879      	ldr	r1, [r7, #4]
 8003a54:	4613      	mov	r3, r2
 8003a56:	00db      	lsls	r3, r3, #3
 8003a58:	4413      	add	r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	440b      	add	r3, r1
 8003a5e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003a62:	7bfa      	ldrb	r2, [r7, #15]
 8003a64:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003a66:	7bfa      	ldrb	r2, [r7, #15]
 8003a68:	6879      	ldr	r1, [r7, #4]
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	00db      	lsls	r3, r3, #3
 8003a6e:	4413      	add	r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	440b      	add	r3, r1
 8003a74:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003a78:	2200      	movs	r2, #0
 8003a7a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003a7c:	7bfa      	ldrb	r2, [r7, #15]
 8003a7e:	6879      	ldr	r1, [r7, #4]
 8003a80:	4613      	mov	r3, r2
 8003a82:	00db      	lsls	r3, r3, #3
 8003a84:	4413      	add	r3, r2
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	440b      	add	r3, r1
 8003a8a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003a8e:	2200      	movs	r2, #0
 8003a90:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003a92:	7bfa      	ldrb	r2, [r7, #15]
 8003a94:	6879      	ldr	r1, [r7, #4]
 8003a96:	4613      	mov	r3, r2
 8003a98:	00db      	lsls	r3, r3, #3
 8003a9a:	4413      	add	r3, r2
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	440b      	add	r3, r1
 8003aa0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003aa8:	7bfa      	ldrb	r2, [r7, #15]
 8003aaa:	6879      	ldr	r1, [r7, #4]
 8003aac:	4613      	mov	r3, r2
 8003aae:	00db      	lsls	r3, r3, #3
 8003ab0:	4413      	add	r3, r2
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	440b      	add	r3, r1
 8003ab6:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003aba:	2200      	movs	r2, #0
 8003abc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003abe:	7bfb      	ldrb	r3, [r7, #15]
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	73fb      	strb	r3, [r7, #15]
 8003ac4:	7bfa      	ldrb	r2, [r7, #15]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d3b5      	bcc.n	8003a3a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	603b      	str	r3, [r7, #0]
 8003ad4:	687e      	ldr	r6, [r7, #4]
 8003ad6:	466d      	mov	r5, sp
 8003ad8:	f106 0410 	add.w	r4, r6, #16
 8003adc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ade:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ae0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ae2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ae4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003ae8:	e885 0003 	stmia.w	r5, {r0, r1}
 8003aec:	1d33      	adds	r3, r6, #4
 8003aee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003af0:	6838      	ldr	r0, [r7, #0]
 8003af2:	f003 fadb 	bl	80070ac <USB_DevInit>
 8003af6:	4603      	mov	r3, r0
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d005      	beq.n	8003b08 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2202      	movs	r2, #2
 8003b00:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e00d      	b.n	8003b24 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f004 fc2a 	bl	8008376 <USB_DevDisconnect>

  return HAL_OK;
 8003b22:	2300      	movs	r3, #0
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3714      	adds	r7, #20
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003b2c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d101      	bne.n	8003b48 <HAL_PCD_Start+0x1c>
 8003b44:	2302      	movs	r3, #2
 8003b46:	e020      	b.n	8003b8a <HAL_PCD_Start+0x5e>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d109      	bne.n	8003b6c <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d005      	beq.n	8003b6c <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b64:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f003 fa2d 	bl	8006fd0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f004 fbda 	bl	8008334 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3710      	adds	r7, #16
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003b92:	b590      	push	{r4, r7, lr}
 8003b94:	b08d      	sub	sp, #52	; 0x34
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ba0:	6a3b      	ldr	r3, [r7, #32]
 8003ba2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f004 fc98 	bl	80084de <USB_GetMode>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	f040 848a 	bne.w	80044ca <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f004 fbfc 	bl	80083b8 <USB_ReadInterrupts>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	f000 8480 	beq.w	80044c8 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	0a1b      	lsrs	r3, r3, #8
 8003bd2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4618      	mov	r0, r3
 8003be2:	f004 fbe9 	bl	80083b8 <USB_ReadInterrupts>
 8003be6:	4603      	mov	r3, r0
 8003be8:	f003 0302 	and.w	r3, r3, #2
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d107      	bne.n	8003c00 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	695a      	ldr	r2, [r3, #20]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f002 0202 	and.w	r2, r2, #2
 8003bfe:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4618      	mov	r0, r3
 8003c06:	f004 fbd7 	bl	80083b8 <USB_ReadInterrupts>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	f003 0310 	and.w	r3, r3, #16
 8003c10:	2b10      	cmp	r3, #16
 8003c12:	d161      	bne.n	8003cd8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	699a      	ldr	r2, [r3, #24]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f022 0210 	bic.w	r2, r2, #16
 8003c22:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003c24:	6a3b      	ldr	r3, [r7, #32]
 8003c26:	6a1b      	ldr	r3, [r3, #32]
 8003c28:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	f003 020f 	and.w	r2, r3, #15
 8003c30:	4613      	mov	r3, r2
 8003c32:	00db      	lsls	r3, r3, #3
 8003c34:	4413      	add	r3, r2
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	4413      	add	r3, r2
 8003c40:	3304      	adds	r3, #4
 8003c42:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	0c5b      	lsrs	r3, r3, #17
 8003c48:	f003 030f 	and.w	r3, r3, #15
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d124      	bne.n	8003c9a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003c50:	69ba      	ldr	r2, [r7, #24]
 8003c52:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003c56:	4013      	ands	r3, r2
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d035      	beq.n	8003cc8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	091b      	lsrs	r3, r3, #4
 8003c64:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003c66:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	6a38      	ldr	r0, [r7, #32]
 8003c70:	f004 fa0e 	bl	8008090 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	691a      	ldr	r2, [r3, #16]
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	091b      	lsrs	r3, r3, #4
 8003c7c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c80:	441a      	add	r2, r3
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	6a1a      	ldr	r2, [r3, #32]
 8003c8a:	69bb      	ldr	r3, [r7, #24]
 8003c8c:	091b      	lsrs	r3, r3, #4
 8003c8e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c92:	441a      	add	r2, r3
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	621a      	str	r2, [r3, #32]
 8003c98:	e016      	b.n	8003cc8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	0c5b      	lsrs	r3, r3, #17
 8003c9e:	f003 030f 	and.w	r3, r3, #15
 8003ca2:	2b06      	cmp	r3, #6
 8003ca4:	d110      	bne.n	8003cc8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003cac:	2208      	movs	r2, #8
 8003cae:	4619      	mov	r1, r3
 8003cb0:	6a38      	ldr	r0, [r7, #32]
 8003cb2:	f004 f9ed 	bl	8008090 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	6a1a      	ldr	r2, [r3, #32]
 8003cba:	69bb      	ldr	r3, [r7, #24]
 8003cbc:	091b      	lsrs	r3, r3, #4
 8003cbe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003cc2:	441a      	add	r2, r3
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	699a      	ldr	r2, [r3, #24]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f042 0210 	orr.w	r2, r2, #16
 8003cd6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f004 fb6b 	bl	80083b8 <USB_ReadInterrupts>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ce8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003cec:	f040 80a7 	bne.w	8003e3e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f004 fb70 	bl	80083de <USB_ReadDevAllOutEpInterrupt>
 8003cfe:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003d00:	e099      	b.n	8003e36 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d04:	f003 0301 	and.w	r3, r3, #1
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	f000 808e 	beq.w	8003e2a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d14:	b2d2      	uxtb	r2, r2
 8003d16:	4611      	mov	r1, r2
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f004 fb94 	bl	8008446 <USB_ReadDevOutEPInterrupt>
 8003d1e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00c      	beq.n	8003d44 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2c:	015a      	lsls	r2, r3, #5
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	4413      	add	r3, r2
 8003d32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d36:	461a      	mov	r2, r3
 8003d38:	2301      	movs	r3, #1
 8003d3a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003d3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 fec2 	bl	8004ac8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	f003 0308 	and.w	r3, r3, #8
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d00c      	beq.n	8003d68 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d50:	015a      	lsls	r2, r3, #5
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	4413      	add	r3, r2
 8003d56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	2308      	movs	r3, #8
 8003d5e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003d60:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f000 ff98 	bl	8004c98 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	f003 0310 	and.w	r3, r3, #16
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d008      	beq.n	8003d84 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d74:	015a      	lsls	r2, r3, #5
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	4413      	add	r3, r2
 8003d7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d7e:	461a      	mov	r2, r3
 8003d80:	2310      	movs	r3, #16
 8003d82:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	f003 0302 	and.w	r3, r3, #2
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d030      	beq.n	8003df0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003d8e:	6a3b      	ldr	r3, [r7, #32]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d96:	2b80      	cmp	r3, #128	; 0x80
 8003d98:	d109      	bne.n	8003dae <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	69fa      	ldr	r2, [r7, #28]
 8003da4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003da8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003dac:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003dae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003db0:	4613      	mov	r3, r2
 8003db2:	00db      	lsls	r3, r3, #3
 8003db4:	4413      	add	r3, r2
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	4413      	add	r3, r2
 8003dc0:	3304      	adds	r3, #4
 8003dc2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	78db      	ldrb	r3, [r3, #3]
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d108      	bne.n	8003dde <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f009 fda9 	bl	800d930 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de0:	015a      	lsls	r2, r3, #5
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	4413      	add	r3, r2
 8003de6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dea:	461a      	mov	r2, r3
 8003dec:	2302      	movs	r3, #2
 8003dee:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	f003 0320 	and.w	r3, r3, #32
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d008      	beq.n	8003e0c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfc:	015a      	lsls	r2, r3, #5
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	4413      	add	r3, r2
 8003e02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e06:	461a      	mov	r2, r3
 8003e08:	2320      	movs	r3, #32
 8003e0a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d009      	beq.n	8003e2a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e18:	015a      	lsls	r2, r3, #5
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	4413      	add	r3, r2
 8003e1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e22:	461a      	mov	r2, r3
 8003e24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e28:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e32:	085b      	lsrs	r3, r3, #1
 8003e34:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f47f af62 	bne.w	8003d02 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4618      	mov	r0, r3
 8003e44:	f004 fab8 	bl	80083b8 <USB_ReadInterrupts>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e4e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003e52:	f040 80db 	bne.w	800400c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f004 fad9 	bl	8008412 <USB_ReadDevAllInEpInterrupt>
 8003e60:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003e62:	2300      	movs	r3, #0
 8003e64:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003e66:	e0cd      	b.n	8004004 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f000 80c2 	beq.w	8003ff8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e7a:	b2d2      	uxtb	r2, r2
 8003e7c:	4611      	mov	r1, r2
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f004 faff 	bl	8008482 <USB_ReadDevInEPInterrupt>
 8003e84:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	f003 0301 	and.w	r3, r3, #1
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d057      	beq.n	8003f40 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e92:	f003 030f 	and.w	r3, r3, #15
 8003e96:	2201      	movs	r2, #1
 8003e98:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ea4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	43db      	mvns	r3, r3
 8003eaa:	69f9      	ldr	r1, [r7, #28]
 8003eac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb6:	015a      	lsls	r2, r3, #5
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	4413      	add	r3, r2
 8003ebc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ec0:	461a      	mov	r2, r3
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	691b      	ldr	r3, [r3, #16]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d132      	bne.n	8003f34 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003ece:	6879      	ldr	r1, [r7, #4]
 8003ed0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	00db      	lsls	r3, r3, #3
 8003ed6:	4413      	add	r3, r2
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	440b      	add	r3, r1
 8003edc:	334c      	adds	r3, #76	; 0x4c
 8003ede:	6819      	ldr	r1, [r3, #0]
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	00db      	lsls	r3, r3, #3
 8003ee8:	4413      	add	r3, r2
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	4403      	add	r3, r0
 8003eee:	3348      	adds	r3, #72	; 0x48
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4419      	add	r1, r3
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ef8:	4613      	mov	r3, r2
 8003efa:	00db      	lsls	r3, r3, #3
 8003efc:	4413      	add	r3, r2
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	4403      	add	r3, r0
 8003f02:	334c      	adds	r3, #76	; 0x4c
 8003f04:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d113      	bne.n	8003f34 <HAL_PCD_IRQHandler+0x3a2>
 8003f0c:	6879      	ldr	r1, [r7, #4]
 8003f0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f10:	4613      	mov	r3, r2
 8003f12:	00db      	lsls	r3, r3, #3
 8003f14:	4413      	add	r3, r2
 8003f16:	009b      	lsls	r3, r3, #2
 8003f18:	440b      	add	r3, r1
 8003f1a:	3354      	adds	r3, #84	; 0x54
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d108      	bne.n	8003f34 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6818      	ldr	r0, [r3, #0]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	2101      	movs	r1, #1
 8003f30:	f004 fb06 	bl	8008540 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	4619      	mov	r1, r3
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f009 fc7d 	bl	800d83a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	f003 0308 	and.w	r3, r3, #8
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d008      	beq.n	8003f5c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f4c:	015a      	lsls	r2, r3, #5
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	4413      	add	r3, r2
 8003f52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f56:	461a      	mov	r2, r3
 8003f58:	2308      	movs	r3, #8
 8003f5a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	f003 0310 	and.w	r3, r3, #16
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d008      	beq.n	8003f78 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f68:	015a      	lsls	r2, r3, #5
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	4413      	add	r3, r2
 8003f6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f72:	461a      	mov	r2, r3
 8003f74:	2310      	movs	r3, #16
 8003f76:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d008      	beq.n	8003f94 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f84:	015a      	lsls	r2, r3, #5
 8003f86:	69fb      	ldr	r3, [r7, #28]
 8003f88:	4413      	add	r3, r2
 8003f8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f8e:	461a      	mov	r2, r3
 8003f90:	2340      	movs	r3, #64	; 0x40
 8003f92:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	f003 0302 	and.w	r3, r3, #2
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d023      	beq.n	8003fe6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003f9e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003fa0:	6a38      	ldr	r0, [r7, #32]
 8003fa2:	f003 f9e7 	bl	8007374 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003fa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fa8:	4613      	mov	r3, r2
 8003faa:	00db      	lsls	r3, r3, #3
 8003fac:	4413      	add	r3, r2
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	3338      	adds	r3, #56	; 0x38
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	4413      	add	r3, r2
 8003fb6:	3304      	adds	r3, #4
 8003fb8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	78db      	ldrb	r3, [r3, #3]
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d108      	bne.n	8003fd4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	4619      	mov	r1, r3
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f009 fcc0 	bl	800d954 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd6:	015a      	lsls	r2, r3, #5
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	4413      	add	r3, r2
 8003fdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	2302      	movs	r3, #2
 8003fe4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d003      	beq.n	8003ff8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003ff0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f000 fcdb 	bl	80049ae <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004000:	085b      	lsrs	r3, r3, #1
 8004002:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004006:	2b00      	cmp	r3, #0
 8004008:	f47f af2e 	bne.w	8003e68 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4618      	mov	r0, r3
 8004012:	f004 f9d1 	bl	80083b8 <USB_ReadInterrupts>
 8004016:	4603      	mov	r3, r0
 8004018:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800401c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004020:	d122      	bne.n	8004068 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004022:	69fb      	ldr	r3, [r7, #28]
 8004024:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	69fa      	ldr	r2, [r7, #28]
 800402c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004030:	f023 0301 	bic.w	r3, r3, #1
 8004034:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800403c:	2b01      	cmp	r3, #1
 800403e:	d108      	bne.n	8004052 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004048:	2100      	movs	r1, #0
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f000 fec2 	bl	8004dd4 <HAL_PCDEx_LPM_Callback>
 8004050:	e002      	b.n	8004058 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f009 fc5e 	bl	800d914 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	695a      	ldr	r2, [r3, #20]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004066:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4618      	mov	r0, r3
 800406e:	f004 f9a3 	bl	80083b8 <USB_ReadInterrupts>
 8004072:	4603      	mov	r3, r0
 8004074:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004078:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800407c:	d112      	bne.n	80040a4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f003 0301 	and.w	r3, r3, #1
 800408a:	2b01      	cmp	r3, #1
 800408c:	d102      	bne.n	8004094 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f009 fc1a 	bl	800d8c8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695a      	ldr	r2, [r3, #20]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80040a2:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4618      	mov	r0, r3
 80040aa:	f004 f985 	bl	80083b8 <USB_ReadInterrupts>
 80040ae:	4603      	mov	r3, r0
 80040b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040b8:	f040 80b7 	bne.w	800422a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	69fa      	ldr	r2, [r7, #28]
 80040c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040ca:	f023 0301 	bic.w	r3, r3, #1
 80040ce:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2110      	movs	r1, #16
 80040d6:	4618      	mov	r0, r3
 80040d8:	f003 f94c 	bl	8007374 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040dc:	2300      	movs	r3, #0
 80040de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040e0:	e046      	b.n	8004170 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80040e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040e4:	015a      	lsls	r2, r3, #5
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	4413      	add	r3, r2
 80040ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80040ee:	461a      	mov	r2, r3
 80040f0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80040f4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80040f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040f8:	015a      	lsls	r2, r3, #5
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	4413      	add	r3, r2
 80040fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004106:	0151      	lsls	r1, r2, #5
 8004108:	69fa      	ldr	r2, [r7, #28]
 800410a:	440a      	add	r2, r1
 800410c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004110:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004114:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004118:	015a      	lsls	r2, r3, #5
 800411a:	69fb      	ldr	r3, [r7, #28]
 800411c:	4413      	add	r3, r2
 800411e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004122:	461a      	mov	r2, r3
 8004124:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004128:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800412a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800412c:	015a      	lsls	r2, r3, #5
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	4413      	add	r3, r2
 8004132:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800413a:	0151      	lsls	r1, r2, #5
 800413c:	69fa      	ldr	r2, [r7, #28]
 800413e:	440a      	add	r2, r1
 8004140:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004144:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004148:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800414a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800414c:	015a      	lsls	r2, r3, #5
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	4413      	add	r3, r2
 8004152:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800415a:	0151      	lsls	r1, r2, #5
 800415c:	69fa      	ldr	r2, [r7, #28]
 800415e:	440a      	add	r2, r1
 8004160:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004164:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004168:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800416a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800416c:	3301      	adds	r3, #1
 800416e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004176:	429a      	cmp	r2, r3
 8004178:	d3b3      	bcc.n	80040e2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800417a:	69fb      	ldr	r3, [r7, #28]
 800417c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004180:	69db      	ldr	r3, [r3, #28]
 8004182:	69fa      	ldr	r2, [r7, #28]
 8004184:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004188:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800418c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004192:	2b00      	cmp	r3, #0
 8004194:	d016      	beq.n	80041c4 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800419c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80041a0:	69fa      	ldr	r2, [r7, #28]
 80041a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80041a6:	f043 030b 	orr.w	r3, r3, #11
 80041aa:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041b6:	69fa      	ldr	r2, [r7, #28]
 80041b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80041bc:	f043 030b 	orr.w	r3, r3, #11
 80041c0:	6453      	str	r3, [r2, #68]	; 0x44
 80041c2:	e015      	b.n	80041f0 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041ca:	695b      	ldr	r3, [r3, #20]
 80041cc:	69fa      	ldr	r2, [r7, #28]
 80041ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80041d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80041d6:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80041da:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80041dc:	69fb      	ldr	r3, [r7, #28]
 80041de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041e2:	691b      	ldr	r3, [r3, #16]
 80041e4:	69fa      	ldr	r2, [r7, #28]
 80041e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80041ea:	f043 030b 	orr.w	r3, r3, #11
 80041ee:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	69fa      	ldr	r2, [r7, #28]
 80041fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80041fe:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004202:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6818      	ldr	r0, [r3, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	691b      	ldr	r3, [r3, #16]
 800420c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004214:	461a      	mov	r2, r3
 8004216:	f004 f993 	bl	8008540 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	695a      	ldr	r2, [r3, #20]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004228:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4618      	mov	r0, r3
 8004230:	f004 f8c2 	bl	80083b8 <USB_ReadInterrupts>
 8004234:	4603      	mov	r3, r0
 8004236:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800423a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800423e:	d124      	bne.n	800428a <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4618      	mov	r0, r3
 8004246:	f004 f958 	bl	80084fa <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4618      	mov	r0, r3
 8004250:	f003 f90d 	bl	800746e <USB_GetDevSpeed>
 8004254:	4603      	mov	r3, r0
 8004256:	461a      	mov	r2, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681c      	ldr	r4, [r3, #0]
 8004260:	f001 fa26 	bl	80056b0 <HAL_RCC_GetHCLKFreq>
 8004264:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800426a:	b2db      	uxtb	r3, r3
 800426c:	461a      	mov	r2, r3
 800426e:	4620      	mov	r0, r4
 8004270:	f002 fe0c 	bl	8006e8c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f009 fb08 	bl	800d88a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	695a      	ldr	r2, [r3, #20]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004288:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4618      	mov	r0, r3
 8004290:	f004 f892 	bl	80083b8 <USB_ReadInterrupts>
 8004294:	4603      	mov	r3, r0
 8004296:	f003 0308 	and.w	r3, r3, #8
 800429a:	2b08      	cmp	r3, #8
 800429c:	d10a      	bne.n	80042b4 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f009 fae5 	bl	800d86e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	695a      	ldr	r2, [r3, #20]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f002 0208 	and.w	r2, r2, #8
 80042b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4618      	mov	r0, r3
 80042ba:	f004 f87d 	bl	80083b8 <USB_ReadInterrupts>
 80042be:	4603      	mov	r3, r0
 80042c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042c4:	2b80      	cmp	r3, #128	; 0x80
 80042c6:	d122      	bne.n	800430e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80042c8:	6a3b      	ldr	r3, [r7, #32]
 80042ca:	699b      	ldr	r3, [r3, #24]
 80042cc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80042d0:	6a3b      	ldr	r3, [r7, #32]
 80042d2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80042d4:	2301      	movs	r3, #1
 80042d6:	627b      	str	r3, [r7, #36]	; 0x24
 80042d8:	e014      	b.n	8004304 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80042da:	6879      	ldr	r1, [r7, #4]
 80042dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042de:	4613      	mov	r3, r2
 80042e0:	00db      	lsls	r3, r3, #3
 80042e2:	4413      	add	r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	440b      	add	r3, r1
 80042e8:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80042ec:	781b      	ldrb	r3, [r3, #0]
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d105      	bne.n	80042fe <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80042f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	4619      	mov	r1, r3
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f000 fb27 	bl	800494c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80042fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004300:	3301      	adds	r3, #1
 8004302:	627b      	str	r3, [r7, #36]	; 0x24
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800430a:	429a      	cmp	r2, r3
 800430c:	d3e5      	bcc.n	80042da <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4618      	mov	r0, r3
 8004314:	f004 f850 	bl	80083b8 <USB_ReadInterrupts>
 8004318:	4603      	mov	r3, r0
 800431a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800431e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004322:	d13b      	bne.n	800439c <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004324:	2301      	movs	r3, #1
 8004326:	627b      	str	r3, [r7, #36]	; 0x24
 8004328:	e02b      	b.n	8004382 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800432a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432c:	015a      	lsls	r2, r3, #5
 800432e:	69fb      	ldr	r3, [r7, #28]
 8004330:	4413      	add	r3, r2
 8004332:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800433a:	6879      	ldr	r1, [r7, #4]
 800433c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800433e:	4613      	mov	r3, r2
 8004340:	00db      	lsls	r3, r3, #3
 8004342:	4413      	add	r3, r2
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	440b      	add	r3, r1
 8004348:	3340      	adds	r3, #64	; 0x40
 800434a:	781b      	ldrb	r3, [r3, #0]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d115      	bne.n	800437c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004350:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004352:	2b00      	cmp	r3, #0
 8004354:	da12      	bge.n	800437c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004356:	6879      	ldr	r1, [r7, #4]
 8004358:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800435a:	4613      	mov	r3, r2
 800435c:	00db      	lsls	r3, r3, #3
 800435e:	4413      	add	r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	440b      	add	r3, r1
 8004364:	333f      	adds	r3, #63	; 0x3f
 8004366:	2201      	movs	r2, #1
 8004368:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800436a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800436c:	b2db      	uxtb	r3, r3
 800436e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004372:	b2db      	uxtb	r3, r3
 8004374:	4619      	mov	r1, r3
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 fae8 	bl	800494c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800437c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437e:	3301      	adds	r3, #1
 8004380:	627b      	str	r3, [r7, #36]	; 0x24
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004388:	429a      	cmp	r2, r3
 800438a:	d3ce      	bcc.n	800432a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	695a      	ldr	r2, [r3, #20]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800439a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4618      	mov	r0, r3
 80043a2:	f004 f809 	bl	80083b8 <USB_ReadInterrupts>
 80043a6:	4603      	mov	r3, r0
 80043a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043ac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80043b0:	d155      	bne.n	800445e <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80043b2:	2301      	movs	r3, #1
 80043b4:	627b      	str	r3, [r7, #36]	; 0x24
 80043b6:	e045      	b.n	8004444 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80043b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ba:	015a      	lsls	r2, r3, #5
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	4413      	add	r3, r2
 80043c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80043c8:	6879      	ldr	r1, [r7, #4]
 80043ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043cc:	4613      	mov	r3, r2
 80043ce:	00db      	lsls	r3, r3, #3
 80043d0:	4413      	add	r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	440b      	add	r3, r1
 80043d6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d12e      	bne.n	800443e <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80043e0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	da2b      	bge.n	800443e <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80043f2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d121      	bne.n	800443e <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80043fa:	6879      	ldr	r1, [r7, #4]
 80043fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043fe:	4613      	mov	r3, r2
 8004400:	00db      	lsls	r3, r3, #3
 8004402:	4413      	add	r3, r2
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	440b      	add	r3, r1
 8004408:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800440c:	2201      	movs	r2, #1
 800440e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004410:	6a3b      	ldr	r3, [r7, #32]
 8004412:	699b      	ldr	r3, [r3, #24]
 8004414:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004418:	6a3b      	ldr	r3, [r7, #32]
 800441a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800441c:	6a3b      	ldr	r3, [r7, #32]
 800441e:	695b      	ldr	r3, [r3, #20]
 8004420:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004424:	2b00      	cmp	r3, #0
 8004426:	d10a      	bne.n	800443e <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	69fa      	ldr	r2, [r7, #28]
 8004432:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004436:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800443a:	6053      	str	r3, [r2, #4]
            break;
 800443c:	e007      	b.n	800444e <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800443e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004440:	3301      	adds	r3, #1
 8004442:	627b      	str	r3, [r7, #36]	; 0x24
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800444a:	429a      	cmp	r2, r3
 800444c:	d3b4      	bcc.n	80043b8 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	695a      	ldr	r2, [r3, #20]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800445c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4618      	mov	r0, r3
 8004464:	f003 ffa8 	bl	80083b8 <USB_ReadInterrupts>
 8004468:	4603      	mov	r3, r0
 800446a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800446e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004472:	d10a      	bne.n	800448a <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f009 fa7f 	bl	800d978 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	695a      	ldr	r2, [r3, #20]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004488:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4618      	mov	r0, r3
 8004490:	f003 ff92 	bl	80083b8 <USB_ReadInterrupts>
 8004494:	4603      	mov	r3, r0
 8004496:	f003 0304 	and.w	r3, r3, #4
 800449a:	2b04      	cmp	r3, #4
 800449c:	d115      	bne.n	80044ca <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	f003 0304 	and.w	r3, r3, #4
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d002      	beq.n	80044b6 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f009 fa6f 	bl	800d994 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	6859      	ldr	r1, [r3, #4]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	69ba      	ldr	r2, [r7, #24]
 80044c2:	430a      	orrs	r2, r1
 80044c4:	605a      	str	r2, [r3, #4]
 80044c6:	e000      	b.n	80044ca <HAL_PCD_IRQHandler+0x938>
      return;
 80044c8:	bf00      	nop
    }
  }
}
 80044ca:	3734      	adds	r7, #52	; 0x34
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd90      	pop	{r4, r7, pc}

080044d0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	460b      	mov	r3, r1
 80044da:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d101      	bne.n	80044ea <HAL_PCD_SetAddress+0x1a>
 80044e6:	2302      	movs	r3, #2
 80044e8:	e013      	b.n	8004512 <HAL_PCD_SetAddress+0x42>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2201      	movs	r2, #1
 80044ee:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	78fa      	ldrb	r2, [r7, #3]
 80044f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	78fa      	ldrb	r2, [r7, #3]
 8004500:	4611      	mov	r1, r2
 8004502:	4618      	mov	r0, r3
 8004504:	f003 fef0 	bl	80082e8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2200      	movs	r2, #0
 800450c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004510:	2300      	movs	r3, #0
}
 8004512:	4618      	mov	r0, r3
 8004514:	3708      	adds	r7, #8
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}

0800451a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800451a:	b580      	push	{r7, lr}
 800451c:	b084      	sub	sp, #16
 800451e:	af00      	add	r7, sp, #0
 8004520:	6078      	str	r0, [r7, #4]
 8004522:	4608      	mov	r0, r1
 8004524:	4611      	mov	r1, r2
 8004526:	461a      	mov	r2, r3
 8004528:	4603      	mov	r3, r0
 800452a:	70fb      	strb	r3, [r7, #3]
 800452c:	460b      	mov	r3, r1
 800452e:	803b      	strh	r3, [r7, #0]
 8004530:	4613      	mov	r3, r2
 8004532:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004534:	2300      	movs	r3, #0
 8004536:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004538:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800453c:	2b00      	cmp	r3, #0
 800453e:	da0f      	bge.n	8004560 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004540:	78fb      	ldrb	r3, [r7, #3]
 8004542:	f003 020f 	and.w	r2, r3, #15
 8004546:	4613      	mov	r3, r2
 8004548:	00db      	lsls	r3, r3, #3
 800454a:	4413      	add	r3, r2
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	3338      	adds	r3, #56	; 0x38
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	4413      	add	r3, r2
 8004554:	3304      	adds	r3, #4
 8004556:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2201      	movs	r2, #1
 800455c:	705a      	strb	r2, [r3, #1]
 800455e:	e00f      	b.n	8004580 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004560:	78fb      	ldrb	r3, [r7, #3]
 8004562:	f003 020f 	and.w	r2, r3, #15
 8004566:	4613      	mov	r3, r2
 8004568:	00db      	lsls	r3, r3, #3
 800456a:	4413      	add	r3, r2
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	4413      	add	r3, r2
 8004576:	3304      	adds	r3, #4
 8004578:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2200      	movs	r2, #0
 800457e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004580:	78fb      	ldrb	r3, [r7, #3]
 8004582:	f003 030f 	and.w	r3, r3, #15
 8004586:	b2da      	uxtb	r2, r3
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800458c:	883a      	ldrh	r2, [r7, #0]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	78ba      	ldrb	r2, [r7, #2]
 8004596:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	785b      	ldrb	r3, [r3, #1]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d004      	beq.n	80045aa <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	b29a      	uxth	r2, r3
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80045aa:	78bb      	ldrb	r3, [r7, #2]
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	d102      	bne.n	80045b6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d101      	bne.n	80045c4 <HAL_PCD_EP_Open+0xaa>
 80045c0:	2302      	movs	r3, #2
 80045c2:	e00e      	b.n	80045e2 <HAL_PCD_EP_Open+0xc8>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68f9      	ldr	r1, [r7, #12]
 80045d2:	4618      	mov	r0, r3
 80045d4:	f002 ff70 	bl	80074b8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2200      	movs	r2, #0
 80045dc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80045e0:	7afb      	ldrb	r3, [r7, #11]
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3710      	adds	r7, #16
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}

080045ea <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80045ea:	b580      	push	{r7, lr}
 80045ec:	b084      	sub	sp, #16
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	6078      	str	r0, [r7, #4]
 80045f2:	460b      	mov	r3, r1
 80045f4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80045f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	da0f      	bge.n	800461e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045fe:	78fb      	ldrb	r3, [r7, #3]
 8004600:	f003 020f 	and.w	r2, r3, #15
 8004604:	4613      	mov	r3, r2
 8004606:	00db      	lsls	r3, r3, #3
 8004608:	4413      	add	r3, r2
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	3338      	adds	r3, #56	; 0x38
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	4413      	add	r3, r2
 8004612:	3304      	adds	r3, #4
 8004614:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2201      	movs	r2, #1
 800461a:	705a      	strb	r2, [r3, #1]
 800461c:	e00f      	b.n	800463e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800461e:	78fb      	ldrb	r3, [r7, #3]
 8004620:	f003 020f 	and.w	r2, r3, #15
 8004624:	4613      	mov	r3, r2
 8004626:	00db      	lsls	r3, r3, #3
 8004628:	4413      	add	r3, r2
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	4413      	add	r3, r2
 8004634:	3304      	adds	r3, #4
 8004636:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2200      	movs	r2, #0
 800463c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800463e:	78fb      	ldrb	r3, [r7, #3]
 8004640:	f003 030f 	and.w	r3, r3, #15
 8004644:	b2da      	uxtb	r2, r3
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004650:	2b01      	cmp	r3, #1
 8004652:	d101      	bne.n	8004658 <HAL_PCD_EP_Close+0x6e>
 8004654:	2302      	movs	r3, #2
 8004656:	e00e      	b.n	8004676 <HAL_PCD_EP_Close+0x8c>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	68f9      	ldr	r1, [r7, #12]
 8004666:	4618      	mov	r0, r3
 8004668:	f002 ffae 	bl	80075c8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2200      	movs	r2, #0
 8004670:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8004674:	2300      	movs	r3, #0
}
 8004676:	4618      	mov	r0, r3
 8004678:	3710      	adds	r7, #16
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}

0800467e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800467e:	b580      	push	{r7, lr}
 8004680:	b086      	sub	sp, #24
 8004682:	af00      	add	r7, sp, #0
 8004684:	60f8      	str	r0, [r7, #12]
 8004686:	607a      	str	r2, [r7, #4]
 8004688:	603b      	str	r3, [r7, #0]
 800468a:	460b      	mov	r3, r1
 800468c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800468e:	7afb      	ldrb	r3, [r7, #11]
 8004690:	f003 020f 	and.w	r2, r3, #15
 8004694:	4613      	mov	r3, r2
 8004696:	00db      	lsls	r3, r3, #3
 8004698:	4413      	add	r3, r2
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80046a0:	68fa      	ldr	r2, [r7, #12]
 80046a2:	4413      	add	r3, r2
 80046a4:	3304      	adds	r3, #4
 80046a6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	683a      	ldr	r2, [r7, #0]
 80046b2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	2200      	movs	r2, #0
 80046b8:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	2200      	movs	r2, #0
 80046be:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80046c0:	7afb      	ldrb	r3, [r7, #11]
 80046c2:	f003 030f 	and.w	r3, r3, #15
 80046c6:	b2da      	uxtb	r2, r3
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	691b      	ldr	r3, [r3, #16]
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d102      	bne.n	80046da <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80046d4:	687a      	ldr	r2, [r7, #4]
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80046da:	7afb      	ldrb	r3, [r7, #11]
 80046dc:	f003 030f 	and.w	r3, r3, #15
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d109      	bne.n	80046f8 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6818      	ldr	r0, [r3, #0]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	691b      	ldr	r3, [r3, #16]
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	461a      	mov	r2, r3
 80046f0:	6979      	ldr	r1, [r7, #20]
 80046f2:	f003 fa8d 	bl	8007c10 <USB_EP0StartXfer>
 80046f6:	e008      	b.n	800470a <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6818      	ldr	r0, [r3, #0]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	b2db      	uxtb	r3, r3
 8004702:	461a      	mov	r2, r3
 8004704:	6979      	ldr	r1, [r7, #20]
 8004706:	f003 f83b 	bl	8007780 <USB_EPStartXfer>
  }

  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	3718      	adds	r7, #24
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	460b      	mov	r3, r1
 800471e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004720:	78fb      	ldrb	r3, [r7, #3]
 8004722:	f003 020f 	and.w	r2, r3, #15
 8004726:	6879      	ldr	r1, [r7, #4]
 8004728:	4613      	mov	r3, r2
 800472a:	00db      	lsls	r3, r3, #3
 800472c:	4413      	add	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	440b      	add	r3, r1
 8004732:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8004736:	681b      	ldr	r3, [r3, #0]
}
 8004738:	4618      	mov	r0, r3
 800473a:	370c      	adds	r7, #12
 800473c:	46bd      	mov	sp, r7
 800473e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004742:	4770      	bx	lr

08004744 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b086      	sub	sp, #24
 8004748:	af00      	add	r7, sp, #0
 800474a:	60f8      	str	r0, [r7, #12]
 800474c:	607a      	str	r2, [r7, #4]
 800474e:	603b      	str	r3, [r7, #0]
 8004750:	460b      	mov	r3, r1
 8004752:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004754:	7afb      	ldrb	r3, [r7, #11]
 8004756:	f003 020f 	and.w	r2, r3, #15
 800475a:	4613      	mov	r3, r2
 800475c:	00db      	lsls	r3, r3, #3
 800475e:	4413      	add	r3, r2
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	3338      	adds	r3, #56	; 0x38
 8004764:	68fa      	ldr	r2, [r7, #12]
 8004766:	4413      	add	r3, r2
 8004768:	3304      	adds	r3, #4
 800476a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	687a      	ldr	r2, [r7, #4]
 8004770:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	683a      	ldr	r2, [r7, #0]
 8004776:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	2200      	movs	r2, #0
 800477c:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	2201      	movs	r2, #1
 8004782:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004784:	7afb      	ldrb	r3, [r7, #11]
 8004786:	f003 030f 	and.w	r3, r3, #15
 800478a:	b2da      	uxtb	r2, r3
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	691b      	ldr	r3, [r3, #16]
 8004794:	2b01      	cmp	r3, #1
 8004796:	d102      	bne.n	800479e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004798:	687a      	ldr	r2, [r7, #4]
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800479e:	7afb      	ldrb	r3, [r7, #11]
 80047a0:	f003 030f 	and.w	r3, r3, #15
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d109      	bne.n	80047bc <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6818      	ldr	r0, [r3, #0]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	461a      	mov	r2, r3
 80047b4:	6979      	ldr	r1, [r7, #20]
 80047b6:	f003 fa2b 	bl	8007c10 <USB_EP0StartXfer>
 80047ba:	e008      	b.n	80047ce <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6818      	ldr	r0, [r3, #0]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	691b      	ldr	r3, [r3, #16]
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	461a      	mov	r2, r3
 80047c8:	6979      	ldr	r1, [r7, #20]
 80047ca:	f002 ffd9 	bl	8007780 <USB_EPStartXfer>
  }

  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3718      	adds	r7, #24
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b084      	sub	sp, #16
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	460b      	mov	r3, r1
 80047e2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80047e4:	78fb      	ldrb	r3, [r7, #3]
 80047e6:	f003 020f 	and.w	r2, r3, #15
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d901      	bls.n	80047f6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e050      	b.n	8004898 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80047f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	da0f      	bge.n	800481e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047fe:	78fb      	ldrb	r3, [r7, #3]
 8004800:	f003 020f 	and.w	r2, r3, #15
 8004804:	4613      	mov	r3, r2
 8004806:	00db      	lsls	r3, r3, #3
 8004808:	4413      	add	r3, r2
 800480a:	009b      	lsls	r3, r3, #2
 800480c:	3338      	adds	r3, #56	; 0x38
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	4413      	add	r3, r2
 8004812:	3304      	adds	r3, #4
 8004814:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2201      	movs	r2, #1
 800481a:	705a      	strb	r2, [r3, #1]
 800481c:	e00d      	b.n	800483a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800481e:	78fa      	ldrb	r2, [r7, #3]
 8004820:	4613      	mov	r3, r2
 8004822:	00db      	lsls	r3, r3, #3
 8004824:	4413      	add	r3, r2
 8004826:	009b      	lsls	r3, r3, #2
 8004828:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	4413      	add	r3, r2
 8004830:	3304      	adds	r3, #4
 8004832:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2200      	movs	r2, #0
 8004838:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2201      	movs	r2, #1
 800483e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004840:	78fb      	ldrb	r3, [r7, #3]
 8004842:	f003 030f 	and.w	r3, r3, #15
 8004846:	b2da      	uxtb	r2, r3
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004852:	2b01      	cmp	r3, #1
 8004854:	d101      	bne.n	800485a <HAL_PCD_EP_SetStall+0x82>
 8004856:	2302      	movs	r3, #2
 8004858:	e01e      	b.n	8004898 <HAL_PCD_EP_SetStall+0xc0>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2201      	movs	r2, #1
 800485e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	68f9      	ldr	r1, [r7, #12]
 8004868:	4618      	mov	r0, r3
 800486a:	f003 fc69 	bl	8008140 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800486e:	78fb      	ldrb	r3, [r7, #3]
 8004870:	f003 030f 	and.w	r3, r3, #15
 8004874:	2b00      	cmp	r3, #0
 8004876:	d10a      	bne.n	800488e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6818      	ldr	r0, [r3, #0]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	691b      	ldr	r3, [r3, #16]
 8004880:	b2d9      	uxtb	r1, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004888:	461a      	mov	r2, r3
 800488a:	f003 fe59 	bl	8008540 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004896:	2300      	movs	r3, #0
}
 8004898:	4618      	mov	r0, r3
 800489a:	3710      	adds	r7, #16
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}

080048a0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	460b      	mov	r3, r1
 80048aa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80048ac:	78fb      	ldrb	r3, [r7, #3]
 80048ae:	f003 020f 	and.w	r2, r3, #15
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d901      	bls.n	80048be <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e042      	b.n	8004944 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80048be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	da0f      	bge.n	80048e6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048c6:	78fb      	ldrb	r3, [r7, #3]
 80048c8:	f003 020f 	and.w	r2, r3, #15
 80048cc:	4613      	mov	r3, r2
 80048ce:	00db      	lsls	r3, r3, #3
 80048d0:	4413      	add	r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	3338      	adds	r3, #56	; 0x38
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	4413      	add	r3, r2
 80048da:	3304      	adds	r3, #4
 80048dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2201      	movs	r2, #1
 80048e2:	705a      	strb	r2, [r3, #1]
 80048e4:	e00f      	b.n	8004906 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048e6:	78fb      	ldrb	r3, [r7, #3]
 80048e8:	f003 020f 	and.w	r2, r3, #15
 80048ec:	4613      	mov	r3, r2
 80048ee:	00db      	lsls	r3, r3, #3
 80048f0:	4413      	add	r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80048f8:	687a      	ldr	r2, [r7, #4]
 80048fa:	4413      	add	r3, r2
 80048fc:	3304      	adds	r3, #4
 80048fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2200      	movs	r2, #0
 8004904:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2200      	movs	r2, #0
 800490a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800490c:	78fb      	ldrb	r3, [r7, #3]
 800490e:	f003 030f 	and.w	r3, r3, #15
 8004912:	b2da      	uxtb	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800491e:	2b01      	cmp	r3, #1
 8004920:	d101      	bne.n	8004926 <HAL_PCD_EP_ClrStall+0x86>
 8004922:	2302      	movs	r3, #2
 8004924:	e00e      	b.n	8004944 <HAL_PCD_EP_ClrStall+0xa4>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2201      	movs	r2, #1
 800492a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	68f9      	ldr	r1, [r7, #12]
 8004934:	4618      	mov	r0, r3
 8004936:	f003 fc71 	bl	800821c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004942:	2300      	movs	r3, #0
}
 8004944:	4618      	mov	r0, r3
 8004946:	3710      	adds	r7, #16
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}

0800494c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	460b      	mov	r3, r1
 8004956:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004958:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800495c:	2b00      	cmp	r3, #0
 800495e:	da0c      	bge.n	800497a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004960:	78fb      	ldrb	r3, [r7, #3]
 8004962:	f003 020f 	and.w	r2, r3, #15
 8004966:	4613      	mov	r3, r2
 8004968:	00db      	lsls	r3, r3, #3
 800496a:	4413      	add	r3, r2
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	3338      	adds	r3, #56	; 0x38
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	4413      	add	r3, r2
 8004974:	3304      	adds	r3, #4
 8004976:	60fb      	str	r3, [r7, #12]
 8004978:	e00c      	b.n	8004994 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800497a:	78fb      	ldrb	r3, [r7, #3]
 800497c:	f003 020f 	and.w	r2, r3, #15
 8004980:	4613      	mov	r3, r2
 8004982:	00db      	lsls	r3, r3, #3
 8004984:	4413      	add	r3, r2
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	4413      	add	r3, r2
 8004990:	3304      	adds	r3, #4
 8004992:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68f9      	ldr	r1, [r7, #12]
 800499a:	4618      	mov	r0, r3
 800499c:	f003 fa90 	bl	8007ec0 <USB_EPStopXfer>
 80049a0:	4603      	mov	r3, r0
 80049a2:	72fb      	strb	r3, [r7, #11]

  return ret;
 80049a4:	7afb      	ldrb	r3, [r7, #11]
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}

080049ae <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b08a      	sub	sp, #40	; 0x28
 80049b2:	af02      	add	r7, sp, #8
 80049b4:	6078      	str	r0, [r7, #4]
 80049b6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80049c2:	683a      	ldr	r2, [r7, #0]
 80049c4:	4613      	mov	r3, r2
 80049c6:	00db      	lsls	r3, r3, #3
 80049c8:	4413      	add	r3, r2
 80049ca:	009b      	lsls	r3, r3, #2
 80049cc:	3338      	adds	r3, #56	; 0x38
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	4413      	add	r3, r2
 80049d2:	3304      	adds	r3, #4
 80049d4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6a1a      	ldr	r2, [r3, #32]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	699b      	ldr	r3, [r3, #24]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d901      	bls.n	80049e6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e06c      	b.n	8004ac0 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	699a      	ldr	r2, [r3, #24]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	68db      	ldr	r3, [r3, #12]
 80049f6:	69fa      	ldr	r2, [r7, #28]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d902      	bls.n	8004a02 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	3303      	adds	r3, #3
 8004a06:	089b      	lsrs	r3, r3, #2
 8004a08:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004a0a:	e02b      	b.n	8004a64 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	699a      	ldr	r2, [r3, #24]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6a1b      	ldr	r3, [r3, #32]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	69fa      	ldr	r2, [r7, #28]
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d902      	bls.n	8004a28 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004a28:	69fb      	ldr	r3, [r7, #28]
 8004a2a:	3303      	adds	r3, #3
 8004a2c:	089b      	lsrs	r3, r3, #2
 8004a2e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6919      	ldr	r1, [r3, #16]
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	b2da      	uxtb	r2, r3
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	9300      	str	r3, [sp, #0]
 8004a44:	4603      	mov	r3, r0
 8004a46:	6978      	ldr	r0, [r7, #20]
 8004a48:	f003 fae4 	bl	8008014 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	691a      	ldr	r2, [r3, #16]
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	441a      	add	r2, r3
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6a1a      	ldr	r2, [r3, #32]
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	441a      	add	r2, r3
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	015a      	lsls	r2, r3, #5
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	4413      	add	r3, r2
 8004a6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	69ba      	ldr	r2, [r7, #24]
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d809      	bhi.n	8004a8e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	6a1a      	ldr	r2, [r3, #32]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d203      	bcs.n	8004a8e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	699b      	ldr	r3, [r3, #24]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d1be      	bne.n	8004a0c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	699a      	ldr	r2, [r3, #24]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6a1b      	ldr	r3, [r3, #32]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d811      	bhi.n	8004abe <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	f003 030f 	and.w	r3, r3, #15
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004aae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	43db      	mvns	r3, r3
 8004ab4:	6939      	ldr	r1, [r7, #16]
 8004ab6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004aba:	4013      	ands	r3, r2
 8004abc:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3720      	adds	r7, #32
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b088      	sub	sp, #32
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
 8004ad0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	333c      	adds	r3, #60	; 0x3c
 8004ae0:	3304      	adds	r3, #4
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	015a      	lsls	r2, r3, #5
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	4413      	add	r3, r2
 8004aee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	2b01      	cmp	r3, #1
 8004afc:	d17b      	bne.n	8004bf6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	f003 0308 	and.w	r3, r3, #8
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d015      	beq.n	8004b34 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	4a61      	ldr	r2, [pc, #388]	; (8004c90 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	f240 80b9 	bls.w	8004c84 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	f000 80b3 	beq.w	8004c84 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	015a      	lsls	r2, r3, #5
 8004b22:	69bb      	ldr	r3, [r7, #24]
 8004b24:	4413      	add	r3, r2
 8004b26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b30:	6093      	str	r3, [r2, #8]
 8004b32:	e0a7      	b.n	8004c84 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	f003 0320 	and.w	r3, r3, #32
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d009      	beq.n	8004b52 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	015a      	lsls	r2, r3, #5
 8004b42:	69bb      	ldr	r3, [r7, #24]
 8004b44:	4413      	add	r3, r2
 8004b46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	2320      	movs	r3, #32
 8004b4e:	6093      	str	r3, [r2, #8]
 8004b50:	e098      	b.n	8004c84 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f040 8093 	bne.w	8004c84 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	4a4b      	ldr	r2, [pc, #300]	; (8004c90 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d90f      	bls.n	8004b86 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d00a      	beq.n	8004b86 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	015a      	lsls	r2, r3, #5
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	4413      	add	r3, r2
 8004b78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b82:	6093      	str	r3, [r2, #8]
 8004b84:	e07e      	b.n	8004c84 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004b86:	683a      	ldr	r2, [r7, #0]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	00db      	lsls	r3, r3, #3
 8004b8c:	4413      	add	r3, r2
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	4413      	add	r3, r2
 8004b98:	3304      	adds	r3, #4
 8004b9a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	69da      	ldr	r2, [r3, #28]
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	0159      	lsls	r1, r3, #5
 8004ba4:	69bb      	ldr	r3, [r7, #24]
 8004ba6:	440b      	add	r3, r1
 8004ba8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bac:	691b      	ldr	r3, [r3, #16]
 8004bae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bb2:	1ad2      	subs	r2, r2, r3
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d114      	bne.n	8004be8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	699b      	ldr	r3, [r3, #24]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d109      	bne.n	8004bda <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6818      	ldr	r0, [r3, #0]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004bd0:	461a      	mov	r2, r3
 8004bd2:	2101      	movs	r1, #1
 8004bd4:	f003 fcb4 	bl	8008540 <USB_EP0_OutStart>
 8004bd8:	e006      	b.n	8004be8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	691a      	ldr	r2, [r3, #16]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6a1b      	ldr	r3, [r3, #32]
 8004be2:	441a      	add	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	4619      	mov	r1, r3
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f008 fe08 	bl	800d804 <HAL_PCD_DataOutStageCallback>
 8004bf4:	e046      	b.n	8004c84 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	4a26      	ldr	r2, [pc, #152]	; (8004c94 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d124      	bne.n	8004c48 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d00a      	beq.n	8004c1e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	015a      	lsls	r2, r3, #5
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	4413      	add	r3, r2
 8004c10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c14:	461a      	mov	r2, r3
 8004c16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c1a:	6093      	str	r3, [r2, #8]
 8004c1c:	e032      	b.n	8004c84 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	f003 0320 	and.w	r3, r3, #32
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d008      	beq.n	8004c3a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	015a      	lsls	r2, r3, #5
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	4413      	add	r3, r2
 8004c30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c34:	461a      	mov	r2, r3
 8004c36:	2320      	movs	r3, #32
 8004c38:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	4619      	mov	r1, r3
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f008 fddf 	bl	800d804 <HAL_PCD_DataOutStageCallback>
 8004c46:	e01d      	b.n	8004c84 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d114      	bne.n	8004c78 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004c4e:	6879      	ldr	r1, [r7, #4]
 8004c50:	683a      	ldr	r2, [r7, #0]
 8004c52:	4613      	mov	r3, r2
 8004c54:	00db      	lsls	r3, r3, #3
 8004c56:	4413      	add	r3, r2
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	440b      	add	r3, r1
 8004c5c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d108      	bne.n	8004c78 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6818      	ldr	r0, [r3, #0]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004c70:	461a      	mov	r2, r3
 8004c72:	2100      	movs	r1, #0
 8004c74:	f003 fc64 	bl	8008540 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f008 fdc0 	bl	800d804 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004c84:	2300      	movs	r3, #0
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3720      	adds	r7, #32
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	4f54300a 	.word	0x4f54300a
 8004c94:	4f54310a 	.word	0x4f54310a

08004c98 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b086      	sub	sp, #24
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	333c      	adds	r3, #60	; 0x3c
 8004cb0:	3304      	adds	r3, #4
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	015a      	lsls	r2, r3, #5
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	4a15      	ldr	r2, [pc, #84]	; (8004d20 <PCD_EP_OutSetupPacket_int+0x88>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d90e      	bls.n	8004cec <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d009      	beq.n	8004cec <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	015a      	lsls	r2, r3, #5
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	4413      	add	r3, r2
 8004ce0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004cea:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f008 fd77 	bl	800d7e0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	4a0a      	ldr	r2, [pc, #40]	; (8004d20 <PCD_EP_OutSetupPacket_int+0x88>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d90c      	bls.n	8004d14 <PCD_EP_OutSetupPacket_int+0x7c>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	691b      	ldr	r3, [r3, #16]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d108      	bne.n	8004d14 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6818      	ldr	r0, [r3, #0]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004d0c:	461a      	mov	r2, r3
 8004d0e:	2101      	movs	r1, #1
 8004d10:	f003 fc16 	bl	8008540 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3718      	adds	r7, #24
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	4f54300a 	.word	0x4f54300a

08004d24 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	460b      	mov	r3, r1
 8004d2e:	70fb      	strb	r3, [r7, #3]
 8004d30:	4613      	mov	r3, r2
 8004d32:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004d3c:	78fb      	ldrb	r3, [r7, #3]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d107      	bne.n	8004d52 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004d42:	883b      	ldrh	r3, [r7, #0]
 8004d44:	0419      	lsls	r1, r3, #16
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	68ba      	ldr	r2, [r7, #8]
 8004d4c:	430a      	orrs	r2, r1
 8004d4e:	629a      	str	r2, [r3, #40]	; 0x28
 8004d50:	e028      	b.n	8004da4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d58:	0c1b      	lsrs	r3, r3, #16
 8004d5a:	68ba      	ldr	r2, [r7, #8]
 8004d5c:	4413      	add	r3, r2
 8004d5e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004d60:	2300      	movs	r3, #0
 8004d62:	73fb      	strb	r3, [r7, #15]
 8004d64:	e00d      	b.n	8004d82 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	7bfb      	ldrb	r3, [r7, #15]
 8004d6c:	3340      	adds	r3, #64	; 0x40
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	4413      	add	r3, r2
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	0c1b      	lsrs	r3, r3, #16
 8004d76:	68ba      	ldr	r2, [r7, #8]
 8004d78:	4413      	add	r3, r2
 8004d7a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004d7c:	7bfb      	ldrb	r3, [r7, #15]
 8004d7e:	3301      	adds	r3, #1
 8004d80:	73fb      	strb	r3, [r7, #15]
 8004d82:	7bfa      	ldrb	r2, [r7, #15]
 8004d84:	78fb      	ldrb	r3, [r7, #3]
 8004d86:	3b01      	subs	r3, #1
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d3ec      	bcc.n	8004d66 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004d8c:	883b      	ldrh	r3, [r7, #0]
 8004d8e:	0418      	lsls	r0, r3, #16
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6819      	ldr	r1, [r3, #0]
 8004d94:	78fb      	ldrb	r3, [r7, #3]
 8004d96:	3b01      	subs	r3, #1
 8004d98:	68ba      	ldr	r2, [r7, #8]
 8004d9a:	4302      	orrs	r2, r0
 8004d9c:	3340      	adds	r3, #64	; 0x40
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	440b      	add	r3, r1
 8004da2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3714      	adds	r7, #20
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr

08004db2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b083      	sub	sp, #12
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
 8004dba:	460b      	mov	r3, r1
 8004dbc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	887a      	ldrh	r2, [r7, #2]
 8004dc4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004dc6:	2300      	movs	r3, #0
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	370c      	adds	r7, #12
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr

08004dd4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
 8004ddc:	460b      	mov	r3, r1
 8004dde:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004de0:	bf00      	nop
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b086      	sub	sp, #24
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d101      	bne.n	8004dfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e267      	b.n	80052ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d075      	beq.n	8004ef6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e0a:	4b88      	ldr	r3, [pc, #544]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f003 030c 	and.w	r3, r3, #12
 8004e12:	2b04      	cmp	r3, #4
 8004e14:	d00c      	beq.n	8004e30 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e16:	4b85      	ldr	r3, [pc, #532]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e1e:	2b08      	cmp	r3, #8
 8004e20:	d112      	bne.n	8004e48 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e22:	4b82      	ldr	r3, [pc, #520]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e2e:	d10b      	bne.n	8004e48 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e30:	4b7e      	ldr	r3, [pc, #504]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d05b      	beq.n	8004ef4 <HAL_RCC_OscConfig+0x108>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d157      	bne.n	8004ef4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e242      	b.n	80052ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e50:	d106      	bne.n	8004e60 <HAL_RCC_OscConfig+0x74>
 8004e52:	4b76      	ldr	r3, [pc, #472]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a75      	ldr	r2, [pc, #468]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004e58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e5c:	6013      	str	r3, [r2, #0]
 8004e5e:	e01d      	b.n	8004e9c <HAL_RCC_OscConfig+0xb0>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e68:	d10c      	bne.n	8004e84 <HAL_RCC_OscConfig+0x98>
 8004e6a:	4b70      	ldr	r3, [pc, #448]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a6f      	ldr	r2, [pc, #444]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004e70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004e74:	6013      	str	r3, [r2, #0]
 8004e76:	4b6d      	ldr	r3, [pc, #436]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a6c      	ldr	r2, [pc, #432]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004e7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e80:	6013      	str	r3, [r2, #0]
 8004e82:	e00b      	b.n	8004e9c <HAL_RCC_OscConfig+0xb0>
 8004e84:	4b69      	ldr	r3, [pc, #420]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a68      	ldr	r2, [pc, #416]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004e8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e8e:	6013      	str	r3, [r2, #0]
 8004e90:	4b66      	ldr	r3, [pc, #408]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a65      	ldr	r2, [pc, #404]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004e96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d013      	beq.n	8004ecc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ea4:	f7fd fa9e 	bl	80023e4 <HAL_GetTick>
 8004ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004eaa:	e008      	b.n	8004ebe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004eac:	f7fd fa9a 	bl	80023e4 <HAL_GetTick>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	2b64      	cmp	r3, #100	; 0x64
 8004eb8:	d901      	bls.n	8004ebe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	e207      	b.n	80052ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ebe:	4b5b      	ldr	r3, [pc, #364]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d0f0      	beq.n	8004eac <HAL_RCC_OscConfig+0xc0>
 8004eca:	e014      	b.n	8004ef6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ecc:	f7fd fa8a 	bl	80023e4 <HAL_GetTick>
 8004ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ed2:	e008      	b.n	8004ee6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ed4:	f7fd fa86 	bl	80023e4 <HAL_GetTick>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	2b64      	cmp	r3, #100	; 0x64
 8004ee0:	d901      	bls.n	8004ee6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ee2:	2303      	movs	r3, #3
 8004ee4:	e1f3      	b.n	80052ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ee6:	4b51      	ldr	r3, [pc, #324]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d1f0      	bne.n	8004ed4 <HAL_RCC_OscConfig+0xe8>
 8004ef2:	e000      	b.n	8004ef6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ef4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f003 0302 	and.w	r3, r3, #2
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d063      	beq.n	8004fca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f02:	4b4a      	ldr	r3, [pc, #296]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	f003 030c 	and.w	r3, r3, #12
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d00b      	beq.n	8004f26 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f0e:	4b47      	ldr	r3, [pc, #284]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f16:	2b08      	cmp	r3, #8
 8004f18:	d11c      	bne.n	8004f54 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f1a:	4b44      	ldr	r3, [pc, #272]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d116      	bne.n	8004f54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f26:	4b41      	ldr	r3, [pc, #260]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 0302 	and.w	r3, r3, #2
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d005      	beq.n	8004f3e <HAL_RCC_OscConfig+0x152>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	68db      	ldr	r3, [r3, #12]
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d001      	beq.n	8004f3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e1c7      	b.n	80052ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f3e:	4b3b      	ldr	r3, [pc, #236]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	00db      	lsls	r3, r3, #3
 8004f4c:	4937      	ldr	r1, [pc, #220]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f52:	e03a      	b.n	8004fca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	68db      	ldr	r3, [r3, #12]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d020      	beq.n	8004f9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f5c:	4b34      	ldr	r3, [pc, #208]	; (8005030 <HAL_RCC_OscConfig+0x244>)
 8004f5e:	2201      	movs	r2, #1
 8004f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f62:	f7fd fa3f 	bl	80023e4 <HAL_GetTick>
 8004f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f68:	e008      	b.n	8004f7c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f6a:	f7fd fa3b 	bl	80023e4 <HAL_GetTick>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	1ad3      	subs	r3, r2, r3
 8004f74:	2b02      	cmp	r3, #2
 8004f76:	d901      	bls.n	8004f7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e1a8      	b.n	80052ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f7c:	4b2b      	ldr	r3, [pc, #172]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 0302 	and.w	r3, r3, #2
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d0f0      	beq.n	8004f6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f88:	4b28      	ldr	r3, [pc, #160]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	691b      	ldr	r3, [r3, #16]
 8004f94:	00db      	lsls	r3, r3, #3
 8004f96:	4925      	ldr	r1, [pc, #148]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	600b      	str	r3, [r1, #0]
 8004f9c:	e015      	b.n	8004fca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f9e:	4b24      	ldr	r3, [pc, #144]	; (8005030 <HAL_RCC_OscConfig+0x244>)
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fa4:	f7fd fa1e 	bl	80023e4 <HAL_GetTick>
 8004fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004faa:	e008      	b.n	8004fbe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fac:	f7fd fa1a 	bl	80023e4 <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	d901      	bls.n	8004fbe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004fba:	2303      	movs	r3, #3
 8004fbc:	e187      	b.n	80052ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fbe:	4b1b      	ldr	r3, [pc, #108]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 0302 	and.w	r3, r3, #2
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d1f0      	bne.n	8004fac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 0308 	and.w	r3, r3, #8
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d036      	beq.n	8005044 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	695b      	ldr	r3, [r3, #20]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d016      	beq.n	800500c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fde:	4b15      	ldr	r3, [pc, #84]	; (8005034 <HAL_RCC_OscConfig+0x248>)
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fe4:	f7fd f9fe 	bl	80023e4 <HAL_GetTick>
 8004fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fea:	e008      	b.n	8004ffe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004fec:	f7fd f9fa 	bl	80023e4 <HAL_GetTick>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	2b02      	cmp	r3, #2
 8004ff8:	d901      	bls.n	8004ffe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004ffa:	2303      	movs	r3, #3
 8004ffc:	e167      	b.n	80052ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ffe:	4b0b      	ldr	r3, [pc, #44]	; (800502c <HAL_RCC_OscConfig+0x240>)
 8005000:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005002:	f003 0302 	and.w	r3, r3, #2
 8005006:	2b00      	cmp	r3, #0
 8005008:	d0f0      	beq.n	8004fec <HAL_RCC_OscConfig+0x200>
 800500a:	e01b      	b.n	8005044 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800500c:	4b09      	ldr	r3, [pc, #36]	; (8005034 <HAL_RCC_OscConfig+0x248>)
 800500e:	2200      	movs	r2, #0
 8005010:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005012:	f7fd f9e7 	bl	80023e4 <HAL_GetTick>
 8005016:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005018:	e00e      	b.n	8005038 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800501a:	f7fd f9e3 	bl	80023e4 <HAL_GetTick>
 800501e:	4602      	mov	r2, r0
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	1ad3      	subs	r3, r2, r3
 8005024:	2b02      	cmp	r3, #2
 8005026:	d907      	bls.n	8005038 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005028:	2303      	movs	r3, #3
 800502a:	e150      	b.n	80052ce <HAL_RCC_OscConfig+0x4e2>
 800502c:	40023800 	.word	0x40023800
 8005030:	42470000 	.word	0x42470000
 8005034:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005038:	4b88      	ldr	r3, [pc, #544]	; (800525c <HAL_RCC_OscConfig+0x470>)
 800503a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800503c:	f003 0302 	and.w	r3, r3, #2
 8005040:	2b00      	cmp	r3, #0
 8005042:	d1ea      	bne.n	800501a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f003 0304 	and.w	r3, r3, #4
 800504c:	2b00      	cmp	r3, #0
 800504e:	f000 8097 	beq.w	8005180 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005052:	2300      	movs	r3, #0
 8005054:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005056:	4b81      	ldr	r3, [pc, #516]	; (800525c <HAL_RCC_OscConfig+0x470>)
 8005058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d10f      	bne.n	8005082 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005062:	2300      	movs	r3, #0
 8005064:	60bb      	str	r3, [r7, #8]
 8005066:	4b7d      	ldr	r3, [pc, #500]	; (800525c <HAL_RCC_OscConfig+0x470>)
 8005068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506a:	4a7c      	ldr	r2, [pc, #496]	; (800525c <HAL_RCC_OscConfig+0x470>)
 800506c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005070:	6413      	str	r3, [r2, #64]	; 0x40
 8005072:	4b7a      	ldr	r3, [pc, #488]	; (800525c <HAL_RCC_OscConfig+0x470>)
 8005074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005076:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800507a:	60bb      	str	r3, [r7, #8]
 800507c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800507e:	2301      	movs	r3, #1
 8005080:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005082:	4b77      	ldr	r3, [pc, #476]	; (8005260 <HAL_RCC_OscConfig+0x474>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800508a:	2b00      	cmp	r3, #0
 800508c:	d118      	bne.n	80050c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800508e:	4b74      	ldr	r3, [pc, #464]	; (8005260 <HAL_RCC_OscConfig+0x474>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a73      	ldr	r2, [pc, #460]	; (8005260 <HAL_RCC_OscConfig+0x474>)
 8005094:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005098:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800509a:	f7fd f9a3 	bl	80023e4 <HAL_GetTick>
 800509e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050a0:	e008      	b.n	80050b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050a2:	f7fd f99f 	bl	80023e4 <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d901      	bls.n	80050b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e10c      	b.n	80052ce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050b4:	4b6a      	ldr	r3, [pc, #424]	; (8005260 <HAL_RCC_OscConfig+0x474>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d0f0      	beq.n	80050a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d106      	bne.n	80050d6 <HAL_RCC_OscConfig+0x2ea>
 80050c8:	4b64      	ldr	r3, [pc, #400]	; (800525c <HAL_RCC_OscConfig+0x470>)
 80050ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050cc:	4a63      	ldr	r2, [pc, #396]	; (800525c <HAL_RCC_OscConfig+0x470>)
 80050ce:	f043 0301 	orr.w	r3, r3, #1
 80050d2:	6713      	str	r3, [r2, #112]	; 0x70
 80050d4:	e01c      	b.n	8005110 <HAL_RCC_OscConfig+0x324>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	2b05      	cmp	r3, #5
 80050dc:	d10c      	bne.n	80050f8 <HAL_RCC_OscConfig+0x30c>
 80050de:	4b5f      	ldr	r3, [pc, #380]	; (800525c <HAL_RCC_OscConfig+0x470>)
 80050e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050e2:	4a5e      	ldr	r2, [pc, #376]	; (800525c <HAL_RCC_OscConfig+0x470>)
 80050e4:	f043 0304 	orr.w	r3, r3, #4
 80050e8:	6713      	str	r3, [r2, #112]	; 0x70
 80050ea:	4b5c      	ldr	r3, [pc, #368]	; (800525c <HAL_RCC_OscConfig+0x470>)
 80050ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050ee:	4a5b      	ldr	r2, [pc, #364]	; (800525c <HAL_RCC_OscConfig+0x470>)
 80050f0:	f043 0301 	orr.w	r3, r3, #1
 80050f4:	6713      	str	r3, [r2, #112]	; 0x70
 80050f6:	e00b      	b.n	8005110 <HAL_RCC_OscConfig+0x324>
 80050f8:	4b58      	ldr	r3, [pc, #352]	; (800525c <HAL_RCC_OscConfig+0x470>)
 80050fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050fc:	4a57      	ldr	r2, [pc, #348]	; (800525c <HAL_RCC_OscConfig+0x470>)
 80050fe:	f023 0301 	bic.w	r3, r3, #1
 8005102:	6713      	str	r3, [r2, #112]	; 0x70
 8005104:	4b55      	ldr	r3, [pc, #340]	; (800525c <HAL_RCC_OscConfig+0x470>)
 8005106:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005108:	4a54      	ldr	r2, [pc, #336]	; (800525c <HAL_RCC_OscConfig+0x470>)
 800510a:	f023 0304 	bic.w	r3, r3, #4
 800510e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d015      	beq.n	8005144 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005118:	f7fd f964 	bl	80023e4 <HAL_GetTick>
 800511c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800511e:	e00a      	b.n	8005136 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005120:	f7fd f960 	bl	80023e4 <HAL_GetTick>
 8005124:	4602      	mov	r2, r0
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	1ad3      	subs	r3, r2, r3
 800512a:	f241 3288 	movw	r2, #5000	; 0x1388
 800512e:	4293      	cmp	r3, r2
 8005130:	d901      	bls.n	8005136 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005132:	2303      	movs	r3, #3
 8005134:	e0cb      	b.n	80052ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005136:	4b49      	ldr	r3, [pc, #292]	; (800525c <HAL_RCC_OscConfig+0x470>)
 8005138:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800513a:	f003 0302 	and.w	r3, r3, #2
 800513e:	2b00      	cmp	r3, #0
 8005140:	d0ee      	beq.n	8005120 <HAL_RCC_OscConfig+0x334>
 8005142:	e014      	b.n	800516e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005144:	f7fd f94e 	bl	80023e4 <HAL_GetTick>
 8005148:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800514a:	e00a      	b.n	8005162 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800514c:	f7fd f94a 	bl	80023e4 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	f241 3288 	movw	r2, #5000	; 0x1388
 800515a:	4293      	cmp	r3, r2
 800515c:	d901      	bls.n	8005162 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e0b5      	b.n	80052ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005162:	4b3e      	ldr	r3, [pc, #248]	; (800525c <HAL_RCC_OscConfig+0x470>)
 8005164:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005166:	f003 0302 	and.w	r3, r3, #2
 800516a:	2b00      	cmp	r3, #0
 800516c:	d1ee      	bne.n	800514c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800516e:	7dfb      	ldrb	r3, [r7, #23]
 8005170:	2b01      	cmp	r3, #1
 8005172:	d105      	bne.n	8005180 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005174:	4b39      	ldr	r3, [pc, #228]	; (800525c <HAL_RCC_OscConfig+0x470>)
 8005176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005178:	4a38      	ldr	r2, [pc, #224]	; (800525c <HAL_RCC_OscConfig+0x470>)
 800517a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800517e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	699b      	ldr	r3, [r3, #24]
 8005184:	2b00      	cmp	r3, #0
 8005186:	f000 80a1 	beq.w	80052cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800518a:	4b34      	ldr	r3, [pc, #208]	; (800525c <HAL_RCC_OscConfig+0x470>)
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f003 030c 	and.w	r3, r3, #12
 8005192:	2b08      	cmp	r3, #8
 8005194:	d05c      	beq.n	8005250 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	699b      	ldr	r3, [r3, #24]
 800519a:	2b02      	cmp	r3, #2
 800519c:	d141      	bne.n	8005222 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800519e:	4b31      	ldr	r3, [pc, #196]	; (8005264 <HAL_RCC_OscConfig+0x478>)
 80051a0:	2200      	movs	r2, #0
 80051a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051a4:	f7fd f91e 	bl	80023e4 <HAL_GetTick>
 80051a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051aa:	e008      	b.n	80051be <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051ac:	f7fd f91a 	bl	80023e4 <HAL_GetTick>
 80051b0:	4602      	mov	r2, r0
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	1ad3      	subs	r3, r2, r3
 80051b6:	2b02      	cmp	r3, #2
 80051b8:	d901      	bls.n	80051be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80051ba:	2303      	movs	r3, #3
 80051bc:	e087      	b.n	80052ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051be:	4b27      	ldr	r3, [pc, #156]	; (800525c <HAL_RCC_OscConfig+0x470>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d1f0      	bne.n	80051ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	69da      	ldr	r2, [r3, #28]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6a1b      	ldr	r3, [r3, #32]
 80051d2:	431a      	orrs	r2, r3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d8:	019b      	lsls	r3, r3, #6
 80051da:	431a      	orrs	r2, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051e0:	085b      	lsrs	r3, r3, #1
 80051e2:	3b01      	subs	r3, #1
 80051e4:	041b      	lsls	r3, r3, #16
 80051e6:	431a      	orrs	r2, r3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ec:	061b      	lsls	r3, r3, #24
 80051ee:	491b      	ldr	r1, [pc, #108]	; (800525c <HAL_RCC_OscConfig+0x470>)
 80051f0:	4313      	orrs	r3, r2
 80051f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051f4:	4b1b      	ldr	r3, [pc, #108]	; (8005264 <HAL_RCC_OscConfig+0x478>)
 80051f6:	2201      	movs	r2, #1
 80051f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051fa:	f7fd f8f3 	bl	80023e4 <HAL_GetTick>
 80051fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005200:	e008      	b.n	8005214 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005202:	f7fd f8ef 	bl	80023e4 <HAL_GetTick>
 8005206:	4602      	mov	r2, r0
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	1ad3      	subs	r3, r2, r3
 800520c:	2b02      	cmp	r3, #2
 800520e:	d901      	bls.n	8005214 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005210:	2303      	movs	r3, #3
 8005212:	e05c      	b.n	80052ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005214:	4b11      	ldr	r3, [pc, #68]	; (800525c <HAL_RCC_OscConfig+0x470>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800521c:	2b00      	cmp	r3, #0
 800521e:	d0f0      	beq.n	8005202 <HAL_RCC_OscConfig+0x416>
 8005220:	e054      	b.n	80052cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005222:	4b10      	ldr	r3, [pc, #64]	; (8005264 <HAL_RCC_OscConfig+0x478>)
 8005224:	2200      	movs	r2, #0
 8005226:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005228:	f7fd f8dc 	bl	80023e4 <HAL_GetTick>
 800522c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800522e:	e008      	b.n	8005242 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005230:	f7fd f8d8 	bl	80023e4 <HAL_GetTick>
 8005234:	4602      	mov	r2, r0
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	1ad3      	subs	r3, r2, r3
 800523a:	2b02      	cmp	r3, #2
 800523c:	d901      	bls.n	8005242 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	e045      	b.n	80052ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005242:	4b06      	ldr	r3, [pc, #24]	; (800525c <HAL_RCC_OscConfig+0x470>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1f0      	bne.n	8005230 <HAL_RCC_OscConfig+0x444>
 800524e:	e03d      	b.n	80052cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	699b      	ldr	r3, [r3, #24]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d107      	bne.n	8005268 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	e038      	b.n	80052ce <HAL_RCC_OscConfig+0x4e2>
 800525c:	40023800 	.word	0x40023800
 8005260:	40007000 	.word	0x40007000
 8005264:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005268:	4b1b      	ldr	r3, [pc, #108]	; (80052d8 <HAL_RCC_OscConfig+0x4ec>)
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	2b01      	cmp	r3, #1
 8005274:	d028      	beq.n	80052c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005280:	429a      	cmp	r2, r3
 8005282:	d121      	bne.n	80052c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800528e:	429a      	cmp	r2, r3
 8005290:	d11a      	bne.n	80052c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005292:	68fa      	ldr	r2, [r7, #12]
 8005294:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005298:	4013      	ands	r3, r2
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800529e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d111      	bne.n	80052c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052ae:	085b      	lsrs	r3, r3, #1
 80052b0:	3b01      	subs	r3, #1
 80052b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d107      	bne.n	80052c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d001      	beq.n	80052cc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e000      	b.n	80052ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3718      	adds	r7, #24
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}
 80052d6:	bf00      	nop
 80052d8:	40023800 	.word	0x40023800

080052dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d101      	bne.n	80052f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	e0cc      	b.n	800548a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052f0:	4b68      	ldr	r3, [pc, #416]	; (8005494 <HAL_RCC_ClockConfig+0x1b8>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 0307 	and.w	r3, r3, #7
 80052f8:	683a      	ldr	r2, [r7, #0]
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d90c      	bls.n	8005318 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052fe:	4b65      	ldr	r3, [pc, #404]	; (8005494 <HAL_RCC_ClockConfig+0x1b8>)
 8005300:	683a      	ldr	r2, [r7, #0]
 8005302:	b2d2      	uxtb	r2, r2
 8005304:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005306:	4b63      	ldr	r3, [pc, #396]	; (8005494 <HAL_RCC_ClockConfig+0x1b8>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 0307 	and.w	r3, r3, #7
 800530e:	683a      	ldr	r2, [r7, #0]
 8005310:	429a      	cmp	r2, r3
 8005312:	d001      	beq.n	8005318 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e0b8      	b.n	800548a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 0302 	and.w	r3, r3, #2
 8005320:	2b00      	cmp	r3, #0
 8005322:	d020      	beq.n	8005366 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 0304 	and.w	r3, r3, #4
 800532c:	2b00      	cmp	r3, #0
 800532e:	d005      	beq.n	800533c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005330:	4b59      	ldr	r3, [pc, #356]	; (8005498 <HAL_RCC_ClockConfig+0x1bc>)
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	4a58      	ldr	r2, [pc, #352]	; (8005498 <HAL_RCC_ClockConfig+0x1bc>)
 8005336:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800533a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f003 0308 	and.w	r3, r3, #8
 8005344:	2b00      	cmp	r3, #0
 8005346:	d005      	beq.n	8005354 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005348:	4b53      	ldr	r3, [pc, #332]	; (8005498 <HAL_RCC_ClockConfig+0x1bc>)
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	4a52      	ldr	r2, [pc, #328]	; (8005498 <HAL_RCC_ClockConfig+0x1bc>)
 800534e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005352:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005354:	4b50      	ldr	r3, [pc, #320]	; (8005498 <HAL_RCC_ClockConfig+0x1bc>)
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	494d      	ldr	r1, [pc, #308]	; (8005498 <HAL_RCC_ClockConfig+0x1bc>)
 8005362:	4313      	orrs	r3, r2
 8005364:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 0301 	and.w	r3, r3, #1
 800536e:	2b00      	cmp	r3, #0
 8005370:	d044      	beq.n	80053fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	2b01      	cmp	r3, #1
 8005378:	d107      	bne.n	800538a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800537a:	4b47      	ldr	r3, [pc, #284]	; (8005498 <HAL_RCC_ClockConfig+0x1bc>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005382:	2b00      	cmp	r3, #0
 8005384:	d119      	bne.n	80053ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e07f      	b.n	800548a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	2b02      	cmp	r3, #2
 8005390:	d003      	beq.n	800539a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005396:	2b03      	cmp	r3, #3
 8005398:	d107      	bne.n	80053aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800539a:	4b3f      	ldr	r3, [pc, #252]	; (8005498 <HAL_RCC_ClockConfig+0x1bc>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d109      	bne.n	80053ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e06f      	b.n	800548a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053aa:	4b3b      	ldr	r3, [pc, #236]	; (8005498 <HAL_RCC_ClockConfig+0x1bc>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 0302 	and.w	r3, r3, #2
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d101      	bne.n	80053ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e067      	b.n	800548a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80053ba:	4b37      	ldr	r3, [pc, #220]	; (8005498 <HAL_RCC_ClockConfig+0x1bc>)
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f023 0203 	bic.w	r2, r3, #3
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	4934      	ldr	r1, [pc, #208]	; (8005498 <HAL_RCC_ClockConfig+0x1bc>)
 80053c8:	4313      	orrs	r3, r2
 80053ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80053cc:	f7fd f80a 	bl	80023e4 <HAL_GetTick>
 80053d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053d2:	e00a      	b.n	80053ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053d4:	f7fd f806 	bl	80023e4 <HAL_GetTick>
 80053d8:	4602      	mov	r2, r0
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	1ad3      	subs	r3, r2, r3
 80053de:	f241 3288 	movw	r2, #5000	; 0x1388
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d901      	bls.n	80053ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	e04f      	b.n	800548a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053ea:	4b2b      	ldr	r3, [pc, #172]	; (8005498 <HAL_RCC_ClockConfig+0x1bc>)
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	f003 020c 	and.w	r2, r3, #12
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d1eb      	bne.n	80053d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80053fc:	4b25      	ldr	r3, [pc, #148]	; (8005494 <HAL_RCC_ClockConfig+0x1b8>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 0307 	and.w	r3, r3, #7
 8005404:	683a      	ldr	r2, [r7, #0]
 8005406:	429a      	cmp	r2, r3
 8005408:	d20c      	bcs.n	8005424 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800540a:	4b22      	ldr	r3, [pc, #136]	; (8005494 <HAL_RCC_ClockConfig+0x1b8>)
 800540c:	683a      	ldr	r2, [r7, #0]
 800540e:	b2d2      	uxtb	r2, r2
 8005410:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005412:	4b20      	ldr	r3, [pc, #128]	; (8005494 <HAL_RCC_ClockConfig+0x1b8>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f003 0307 	and.w	r3, r3, #7
 800541a:	683a      	ldr	r2, [r7, #0]
 800541c:	429a      	cmp	r2, r3
 800541e:	d001      	beq.n	8005424 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005420:	2301      	movs	r3, #1
 8005422:	e032      	b.n	800548a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 0304 	and.w	r3, r3, #4
 800542c:	2b00      	cmp	r3, #0
 800542e:	d008      	beq.n	8005442 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005430:	4b19      	ldr	r3, [pc, #100]	; (8005498 <HAL_RCC_ClockConfig+0x1bc>)
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	4916      	ldr	r1, [pc, #88]	; (8005498 <HAL_RCC_ClockConfig+0x1bc>)
 800543e:	4313      	orrs	r3, r2
 8005440:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 0308 	and.w	r3, r3, #8
 800544a:	2b00      	cmp	r3, #0
 800544c:	d009      	beq.n	8005462 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800544e:	4b12      	ldr	r3, [pc, #72]	; (8005498 <HAL_RCC_ClockConfig+0x1bc>)
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	691b      	ldr	r3, [r3, #16]
 800545a:	00db      	lsls	r3, r3, #3
 800545c:	490e      	ldr	r1, [pc, #56]	; (8005498 <HAL_RCC_ClockConfig+0x1bc>)
 800545e:	4313      	orrs	r3, r2
 8005460:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005462:	f000 f821 	bl	80054a8 <HAL_RCC_GetSysClockFreq>
 8005466:	4602      	mov	r2, r0
 8005468:	4b0b      	ldr	r3, [pc, #44]	; (8005498 <HAL_RCC_ClockConfig+0x1bc>)
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	091b      	lsrs	r3, r3, #4
 800546e:	f003 030f 	and.w	r3, r3, #15
 8005472:	490a      	ldr	r1, [pc, #40]	; (800549c <HAL_RCC_ClockConfig+0x1c0>)
 8005474:	5ccb      	ldrb	r3, [r1, r3]
 8005476:	fa22 f303 	lsr.w	r3, r2, r3
 800547a:	4a09      	ldr	r2, [pc, #36]	; (80054a0 <HAL_RCC_ClockConfig+0x1c4>)
 800547c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800547e:	4b09      	ldr	r3, [pc, #36]	; (80054a4 <HAL_RCC_ClockConfig+0x1c8>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4618      	mov	r0, r3
 8005484:	f7fc fe60 	bl	8002148 <HAL_InitTick>

  return HAL_OK;
 8005488:	2300      	movs	r3, #0
}
 800548a:	4618      	mov	r0, r3
 800548c:	3710      	adds	r7, #16
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
 8005492:	bf00      	nop
 8005494:	40023c00 	.word	0x40023c00
 8005498:	40023800 	.word	0x40023800
 800549c:	0800ed20 	.word	0x0800ed20
 80054a0:	200004d8 	.word	0x200004d8
 80054a4:	200004dc 	.word	0x200004dc

080054a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054ac:	b094      	sub	sp, #80	; 0x50
 80054ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80054b0:	2300      	movs	r3, #0
 80054b2:	647b      	str	r3, [r7, #68]	; 0x44
 80054b4:	2300      	movs	r3, #0
 80054b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054b8:	2300      	movs	r3, #0
 80054ba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80054bc:	2300      	movs	r3, #0
 80054be:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80054c0:	4b79      	ldr	r3, [pc, #484]	; (80056a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	f003 030c 	and.w	r3, r3, #12
 80054c8:	2b08      	cmp	r3, #8
 80054ca:	d00d      	beq.n	80054e8 <HAL_RCC_GetSysClockFreq+0x40>
 80054cc:	2b08      	cmp	r3, #8
 80054ce:	f200 80e1 	bhi.w	8005694 <HAL_RCC_GetSysClockFreq+0x1ec>
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d002      	beq.n	80054dc <HAL_RCC_GetSysClockFreq+0x34>
 80054d6:	2b04      	cmp	r3, #4
 80054d8:	d003      	beq.n	80054e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80054da:	e0db      	b.n	8005694 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80054dc:	4b73      	ldr	r3, [pc, #460]	; (80056ac <HAL_RCC_GetSysClockFreq+0x204>)
 80054de:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80054e0:	e0db      	b.n	800569a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80054e2:	4b72      	ldr	r3, [pc, #456]	; (80056ac <HAL_RCC_GetSysClockFreq+0x204>)
 80054e4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80054e6:	e0d8      	b.n	800569a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80054e8:	4b6f      	ldr	r3, [pc, #444]	; (80056a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054f0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80054f2:	4b6d      	ldr	r3, [pc, #436]	; (80056a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d063      	beq.n	80055c6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054fe:	4b6a      	ldr	r3, [pc, #424]	; (80056a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	099b      	lsrs	r3, r3, #6
 8005504:	2200      	movs	r2, #0
 8005506:	63bb      	str	r3, [r7, #56]	; 0x38
 8005508:	63fa      	str	r2, [r7, #60]	; 0x3c
 800550a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800550c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005510:	633b      	str	r3, [r7, #48]	; 0x30
 8005512:	2300      	movs	r3, #0
 8005514:	637b      	str	r3, [r7, #52]	; 0x34
 8005516:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800551a:	4622      	mov	r2, r4
 800551c:	462b      	mov	r3, r5
 800551e:	f04f 0000 	mov.w	r0, #0
 8005522:	f04f 0100 	mov.w	r1, #0
 8005526:	0159      	lsls	r1, r3, #5
 8005528:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800552c:	0150      	lsls	r0, r2, #5
 800552e:	4602      	mov	r2, r0
 8005530:	460b      	mov	r3, r1
 8005532:	4621      	mov	r1, r4
 8005534:	1a51      	subs	r1, r2, r1
 8005536:	6139      	str	r1, [r7, #16]
 8005538:	4629      	mov	r1, r5
 800553a:	eb63 0301 	sbc.w	r3, r3, r1
 800553e:	617b      	str	r3, [r7, #20]
 8005540:	f04f 0200 	mov.w	r2, #0
 8005544:	f04f 0300 	mov.w	r3, #0
 8005548:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800554c:	4659      	mov	r1, fp
 800554e:	018b      	lsls	r3, r1, #6
 8005550:	4651      	mov	r1, sl
 8005552:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005556:	4651      	mov	r1, sl
 8005558:	018a      	lsls	r2, r1, #6
 800555a:	4651      	mov	r1, sl
 800555c:	ebb2 0801 	subs.w	r8, r2, r1
 8005560:	4659      	mov	r1, fp
 8005562:	eb63 0901 	sbc.w	r9, r3, r1
 8005566:	f04f 0200 	mov.w	r2, #0
 800556a:	f04f 0300 	mov.w	r3, #0
 800556e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005572:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005576:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800557a:	4690      	mov	r8, r2
 800557c:	4699      	mov	r9, r3
 800557e:	4623      	mov	r3, r4
 8005580:	eb18 0303 	adds.w	r3, r8, r3
 8005584:	60bb      	str	r3, [r7, #8]
 8005586:	462b      	mov	r3, r5
 8005588:	eb49 0303 	adc.w	r3, r9, r3
 800558c:	60fb      	str	r3, [r7, #12]
 800558e:	f04f 0200 	mov.w	r2, #0
 8005592:	f04f 0300 	mov.w	r3, #0
 8005596:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800559a:	4629      	mov	r1, r5
 800559c:	028b      	lsls	r3, r1, #10
 800559e:	4621      	mov	r1, r4
 80055a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80055a4:	4621      	mov	r1, r4
 80055a6:	028a      	lsls	r2, r1, #10
 80055a8:	4610      	mov	r0, r2
 80055aa:	4619      	mov	r1, r3
 80055ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055ae:	2200      	movs	r2, #0
 80055b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80055b2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80055b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80055b8:	f7fa fe6a 	bl	8000290 <__aeabi_uldivmod>
 80055bc:	4602      	mov	r2, r0
 80055be:	460b      	mov	r3, r1
 80055c0:	4613      	mov	r3, r2
 80055c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055c4:	e058      	b.n	8005678 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055c6:	4b38      	ldr	r3, [pc, #224]	; (80056a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	099b      	lsrs	r3, r3, #6
 80055cc:	2200      	movs	r2, #0
 80055ce:	4618      	mov	r0, r3
 80055d0:	4611      	mov	r1, r2
 80055d2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80055d6:	623b      	str	r3, [r7, #32]
 80055d8:	2300      	movs	r3, #0
 80055da:	627b      	str	r3, [r7, #36]	; 0x24
 80055dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80055e0:	4642      	mov	r2, r8
 80055e2:	464b      	mov	r3, r9
 80055e4:	f04f 0000 	mov.w	r0, #0
 80055e8:	f04f 0100 	mov.w	r1, #0
 80055ec:	0159      	lsls	r1, r3, #5
 80055ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80055f2:	0150      	lsls	r0, r2, #5
 80055f4:	4602      	mov	r2, r0
 80055f6:	460b      	mov	r3, r1
 80055f8:	4641      	mov	r1, r8
 80055fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80055fe:	4649      	mov	r1, r9
 8005600:	eb63 0b01 	sbc.w	fp, r3, r1
 8005604:	f04f 0200 	mov.w	r2, #0
 8005608:	f04f 0300 	mov.w	r3, #0
 800560c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005610:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005614:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005618:	ebb2 040a 	subs.w	r4, r2, sl
 800561c:	eb63 050b 	sbc.w	r5, r3, fp
 8005620:	f04f 0200 	mov.w	r2, #0
 8005624:	f04f 0300 	mov.w	r3, #0
 8005628:	00eb      	lsls	r3, r5, #3
 800562a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800562e:	00e2      	lsls	r2, r4, #3
 8005630:	4614      	mov	r4, r2
 8005632:	461d      	mov	r5, r3
 8005634:	4643      	mov	r3, r8
 8005636:	18e3      	adds	r3, r4, r3
 8005638:	603b      	str	r3, [r7, #0]
 800563a:	464b      	mov	r3, r9
 800563c:	eb45 0303 	adc.w	r3, r5, r3
 8005640:	607b      	str	r3, [r7, #4]
 8005642:	f04f 0200 	mov.w	r2, #0
 8005646:	f04f 0300 	mov.w	r3, #0
 800564a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800564e:	4629      	mov	r1, r5
 8005650:	028b      	lsls	r3, r1, #10
 8005652:	4621      	mov	r1, r4
 8005654:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005658:	4621      	mov	r1, r4
 800565a:	028a      	lsls	r2, r1, #10
 800565c:	4610      	mov	r0, r2
 800565e:	4619      	mov	r1, r3
 8005660:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005662:	2200      	movs	r2, #0
 8005664:	61bb      	str	r3, [r7, #24]
 8005666:	61fa      	str	r2, [r7, #28]
 8005668:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800566c:	f7fa fe10 	bl	8000290 <__aeabi_uldivmod>
 8005670:	4602      	mov	r2, r0
 8005672:	460b      	mov	r3, r1
 8005674:	4613      	mov	r3, r2
 8005676:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005678:	4b0b      	ldr	r3, [pc, #44]	; (80056a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	0c1b      	lsrs	r3, r3, #16
 800567e:	f003 0303 	and.w	r3, r3, #3
 8005682:	3301      	adds	r3, #1
 8005684:	005b      	lsls	r3, r3, #1
 8005686:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005688:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800568a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800568c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005690:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005692:	e002      	b.n	800569a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005694:	4b05      	ldr	r3, [pc, #20]	; (80056ac <HAL_RCC_GetSysClockFreq+0x204>)
 8005696:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005698:	bf00      	nop
    }
  }
  return sysclockfreq;
 800569a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800569c:	4618      	mov	r0, r3
 800569e:	3750      	adds	r7, #80	; 0x50
 80056a0:	46bd      	mov	sp, r7
 80056a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056a6:	bf00      	nop
 80056a8:	40023800 	.word	0x40023800
 80056ac:	00f42400 	.word	0x00f42400

080056b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056b0:	b480      	push	{r7}
 80056b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056b4:	4b03      	ldr	r3, [pc, #12]	; (80056c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80056b6:	681b      	ldr	r3, [r3, #0]
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	200004d8 	.word	0x200004d8

080056c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80056cc:	f7ff fff0 	bl	80056b0 <HAL_RCC_GetHCLKFreq>
 80056d0:	4602      	mov	r2, r0
 80056d2:	4b05      	ldr	r3, [pc, #20]	; (80056e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	0a9b      	lsrs	r3, r3, #10
 80056d8:	f003 0307 	and.w	r3, r3, #7
 80056dc:	4903      	ldr	r1, [pc, #12]	; (80056ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80056de:	5ccb      	ldrb	r3, [r1, r3]
 80056e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	40023800 	.word	0x40023800
 80056ec:	0800ed30 	.word	0x0800ed30

080056f0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b083      	sub	sp, #12
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	220f      	movs	r2, #15
 80056fe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005700:	4b12      	ldr	r3, [pc, #72]	; (800574c <HAL_RCC_GetClockConfig+0x5c>)
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	f003 0203 	and.w	r2, r3, #3
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800570c:	4b0f      	ldr	r3, [pc, #60]	; (800574c <HAL_RCC_GetClockConfig+0x5c>)
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005718:	4b0c      	ldr	r3, [pc, #48]	; (800574c <HAL_RCC_GetClockConfig+0x5c>)
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005724:	4b09      	ldr	r3, [pc, #36]	; (800574c <HAL_RCC_GetClockConfig+0x5c>)
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	08db      	lsrs	r3, r3, #3
 800572a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005732:	4b07      	ldr	r3, [pc, #28]	; (8005750 <HAL_RCC_GetClockConfig+0x60>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0207 	and.w	r2, r3, #7
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	601a      	str	r2, [r3, #0]
}
 800573e:	bf00      	nop
 8005740:	370c      	adds	r7, #12
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr
 800574a:	bf00      	nop
 800574c:	40023800 	.word	0x40023800
 8005750:	40023c00 	.word	0x40023c00

08005754 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b082      	sub	sp, #8
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d101      	bne.n	8005766 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005762:	2301      	movs	r3, #1
 8005764:	e07b      	b.n	800585e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800576a:	2b00      	cmp	r3, #0
 800576c:	d108      	bne.n	8005780 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005776:	d009      	beq.n	800578c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2200      	movs	r2, #0
 800577c:	61da      	str	r2, [r3, #28]
 800577e:	e005      	b.n	800578c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2200      	movs	r2, #0
 8005784:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005798:	b2db      	uxtb	r3, r3
 800579a:	2b00      	cmp	r3, #0
 800579c:	d106      	bne.n	80057ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f7fc fbe2 	bl	8001f70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2202      	movs	r2, #2
 80057b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057c2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80057d4:	431a      	orrs	r2, r3
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	68db      	ldr	r3, [r3, #12]
 80057da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80057de:	431a      	orrs	r2, r3
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	691b      	ldr	r3, [r3, #16]
 80057e4:	f003 0302 	and.w	r3, r3, #2
 80057e8:	431a      	orrs	r2, r3
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	695b      	ldr	r3, [r3, #20]
 80057ee:	f003 0301 	and.w	r3, r3, #1
 80057f2:	431a      	orrs	r2, r3
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	699b      	ldr	r3, [r3, #24]
 80057f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80057fc:	431a      	orrs	r2, r3
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	69db      	ldr	r3, [r3, #28]
 8005802:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005806:	431a      	orrs	r2, r3
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6a1b      	ldr	r3, [r3, #32]
 800580c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005810:	ea42 0103 	orr.w	r1, r2, r3
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005818:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	430a      	orrs	r2, r1
 8005822:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	699b      	ldr	r3, [r3, #24]
 8005828:	0c1b      	lsrs	r3, r3, #16
 800582a:	f003 0104 	and.w	r1, r3, #4
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005832:	f003 0210 	and.w	r2, r3, #16
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	430a      	orrs	r2, r1
 800583c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	69da      	ldr	r2, [r3, #28]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800584c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800585c:	2300      	movs	r3, #0
}
 800585e:	4618      	mov	r0, r3
 8005860:	3708      	adds	r7, #8
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}

08005866 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005866:	b580      	push	{r7, lr}
 8005868:	b088      	sub	sp, #32
 800586a:	af00      	add	r7, sp, #0
 800586c:	60f8      	str	r0, [r7, #12]
 800586e:	60b9      	str	r1, [r7, #8]
 8005870:	603b      	str	r3, [r7, #0]
 8005872:	4613      	mov	r3, r2
 8005874:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005876:	2300      	movs	r3, #0
 8005878:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005880:	2b01      	cmp	r3, #1
 8005882:	d101      	bne.n	8005888 <HAL_SPI_Transmit+0x22>
 8005884:	2302      	movs	r3, #2
 8005886:	e126      	b.n	8005ad6 <HAL_SPI_Transmit+0x270>
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005890:	f7fc fda8 	bl	80023e4 <HAL_GetTick>
 8005894:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005896:	88fb      	ldrh	r3, [r7, #6]
 8005898:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d002      	beq.n	80058ac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80058a6:	2302      	movs	r3, #2
 80058a8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80058aa:	e10b      	b.n	8005ac4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d002      	beq.n	80058b8 <HAL_SPI_Transmit+0x52>
 80058b2:	88fb      	ldrh	r3, [r7, #6]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d102      	bne.n	80058be <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80058bc:	e102      	b.n	8005ac4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2203      	movs	r2, #3
 80058c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	68ba      	ldr	r2, [r7, #8]
 80058d0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	88fa      	ldrh	r2, [r7, #6]
 80058d6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	88fa      	ldrh	r2, [r7, #6]
 80058dc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2200      	movs	r2, #0
 80058e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2200      	movs	r2, #0
 80058ee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2200      	movs	r2, #0
 80058fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005904:	d10f      	bne.n	8005926 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005914:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005924:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005930:	2b40      	cmp	r3, #64	; 0x40
 8005932:	d007      	beq.n	8005944 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005942:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800594c:	d14b      	bne.n	80059e6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d002      	beq.n	800595c <HAL_SPI_Transmit+0xf6>
 8005956:	8afb      	ldrh	r3, [r7, #22]
 8005958:	2b01      	cmp	r3, #1
 800595a:	d13e      	bne.n	80059da <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005960:	881a      	ldrh	r2, [r3, #0]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800596c:	1c9a      	adds	r2, r3, #2
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005976:	b29b      	uxth	r3, r3
 8005978:	3b01      	subs	r3, #1
 800597a:	b29a      	uxth	r2, r3
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005980:	e02b      	b.n	80059da <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	f003 0302 	and.w	r3, r3, #2
 800598c:	2b02      	cmp	r3, #2
 800598e:	d112      	bne.n	80059b6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005994:	881a      	ldrh	r2, [r3, #0]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059a0:	1c9a      	adds	r2, r3, #2
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	3b01      	subs	r3, #1
 80059ae:	b29a      	uxth	r2, r3
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	86da      	strh	r2, [r3, #54]	; 0x36
 80059b4:	e011      	b.n	80059da <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059b6:	f7fc fd15 	bl	80023e4 <HAL_GetTick>
 80059ba:	4602      	mov	r2, r0
 80059bc:	69bb      	ldr	r3, [r7, #24]
 80059be:	1ad3      	subs	r3, r2, r3
 80059c0:	683a      	ldr	r2, [r7, #0]
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d803      	bhi.n	80059ce <HAL_SPI_Transmit+0x168>
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059cc:	d102      	bne.n	80059d4 <HAL_SPI_Transmit+0x16e>
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d102      	bne.n	80059da <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80059d8:	e074      	b.n	8005ac4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059de:	b29b      	uxth	r3, r3
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d1ce      	bne.n	8005982 <HAL_SPI_Transmit+0x11c>
 80059e4:	e04c      	b.n	8005a80 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d002      	beq.n	80059f4 <HAL_SPI_Transmit+0x18e>
 80059ee:	8afb      	ldrh	r3, [r7, #22]
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d140      	bne.n	8005a76 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	330c      	adds	r3, #12
 80059fe:	7812      	ldrb	r2, [r2, #0]
 8005a00:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a06:	1c5a      	adds	r2, r3, #1
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	3b01      	subs	r3, #1
 8005a14:	b29a      	uxth	r2, r3
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005a1a:	e02c      	b.n	8005a76 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	f003 0302 	and.w	r3, r3, #2
 8005a26:	2b02      	cmp	r3, #2
 8005a28:	d113      	bne.n	8005a52 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	330c      	adds	r3, #12
 8005a34:	7812      	ldrb	r2, [r2, #0]
 8005a36:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a3c:	1c5a      	adds	r2, r3, #1
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	3b01      	subs	r3, #1
 8005a4a:	b29a      	uxth	r2, r3
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005a50:	e011      	b.n	8005a76 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a52:	f7fc fcc7 	bl	80023e4 <HAL_GetTick>
 8005a56:	4602      	mov	r2, r0
 8005a58:	69bb      	ldr	r3, [r7, #24]
 8005a5a:	1ad3      	subs	r3, r2, r3
 8005a5c:	683a      	ldr	r2, [r7, #0]
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d803      	bhi.n	8005a6a <HAL_SPI_Transmit+0x204>
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a68:	d102      	bne.n	8005a70 <HAL_SPI_Transmit+0x20a>
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d102      	bne.n	8005a76 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005a74:	e026      	b.n	8005ac4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d1cd      	bne.n	8005a1c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a80:	69ba      	ldr	r2, [r7, #24]
 8005a82:	6839      	ldr	r1, [r7, #0]
 8005a84:	68f8      	ldr	r0, [r7, #12]
 8005a86:	f000 f8b3 	bl	8005bf0 <SPI_EndRxTxTransaction>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d002      	beq.n	8005a96 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2220      	movs	r2, #32
 8005a94:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d10a      	bne.n	8005ab4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	613b      	str	r3, [r7, #16]
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	613b      	str	r3, [r7, #16]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	613b      	str	r3, [r7, #16]
 8005ab2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d002      	beq.n	8005ac2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	77fb      	strb	r3, [r7, #31]
 8005ac0:	e000      	b.n	8005ac4 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005ac2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005ad4:	7ffb      	ldrb	r3, [r7, #31]
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3720      	adds	r7, #32
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
	...

08005ae0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b088      	sub	sp, #32
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	60f8      	str	r0, [r7, #12]
 8005ae8:	60b9      	str	r1, [r7, #8]
 8005aea:	603b      	str	r3, [r7, #0]
 8005aec:	4613      	mov	r3, r2
 8005aee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005af0:	f7fc fc78 	bl	80023e4 <HAL_GetTick>
 8005af4:	4602      	mov	r2, r0
 8005af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005af8:	1a9b      	subs	r3, r3, r2
 8005afa:	683a      	ldr	r2, [r7, #0]
 8005afc:	4413      	add	r3, r2
 8005afe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005b00:	f7fc fc70 	bl	80023e4 <HAL_GetTick>
 8005b04:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005b06:	4b39      	ldr	r3, [pc, #228]	; (8005bec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	015b      	lsls	r3, r3, #5
 8005b0c:	0d1b      	lsrs	r3, r3, #20
 8005b0e:	69fa      	ldr	r2, [r7, #28]
 8005b10:	fb02 f303 	mul.w	r3, r2, r3
 8005b14:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b16:	e054      	b.n	8005bc2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b1e:	d050      	beq.n	8005bc2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005b20:	f7fc fc60 	bl	80023e4 <HAL_GetTick>
 8005b24:	4602      	mov	r2, r0
 8005b26:	69bb      	ldr	r3, [r7, #24]
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	69fa      	ldr	r2, [r7, #28]
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d902      	bls.n	8005b36 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d13d      	bne.n	8005bb2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	685a      	ldr	r2, [r3, #4]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005b44:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b4e:	d111      	bne.n	8005b74 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b58:	d004      	beq.n	8005b64 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	689b      	ldr	r3, [r3, #8]
 8005b5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b62:	d107      	bne.n	8005b74 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b72:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b7c:	d10f      	bne.n	8005b9e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b8c:	601a      	str	r2, [r3, #0]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b9c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005bae:	2303      	movs	r3, #3
 8005bb0:	e017      	b.n	8005be2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d101      	bne.n	8005bbc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	3b01      	subs	r3, #1
 8005bc0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	689a      	ldr	r2, [r3, #8]
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	4013      	ands	r3, r2
 8005bcc:	68ba      	ldr	r2, [r7, #8]
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	bf0c      	ite	eq
 8005bd2:	2301      	moveq	r3, #1
 8005bd4:	2300      	movne	r3, #0
 8005bd6:	b2db      	uxtb	r3, r3
 8005bd8:	461a      	mov	r2, r3
 8005bda:	79fb      	ldrb	r3, [r7, #7]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d19b      	bne.n	8005b18 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005be0:	2300      	movs	r3, #0
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3720      	adds	r7, #32
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	200004d8 	.word	0x200004d8

08005bf0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b088      	sub	sp, #32
 8005bf4:	af02      	add	r7, sp, #8
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	60b9      	str	r1, [r7, #8]
 8005bfa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005bfc:	4b1b      	ldr	r3, [pc, #108]	; (8005c6c <SPI_EndRxTxTransaction+0x7c>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a1b      	ldr	r2, [pc, #108]	; (8005c70 <SPI_EndRxTxTransaction+0x80>)
 8005c02:	fba2 2303 	umull	r2, r3, r2, r3
 8005c06:	0d5b      	lsrs	r3, r3, #21
 8005c08:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005c0c:	fb02 f303 	mul.w	r3, r2, r3
 8005c10:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c1a:	d112      	bne.n	8005c42 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	9300      	str	r3, [sp, #0]
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	2200      	movs	r2, #0
 8005c24:	2180      	movs	r1, #128	; 0x80
 8005c26:	68f8      	ldr	r0, [r7, #12]
 8005c28:	f7ff ff5a 	bl	8005ae0 <SPI_WaitFlagStateUntilTimeout>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d016      	beq.n	8005c60 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c36:	f043 0220 	orr.w	r2, r3, #32
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e00f      	b.n	8005c62 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d00a      	beq.n	8005c5e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	3b01      	subs	r3, #1
 8005c4c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c58:	2b80      	cmp	r3, #128	; 0x80
 8005c5a:	d0f2      	beq.n	8005c42 <SPI_EndRxTxTransaction+0x52>
 8005c5c:	e000      	b.n	8005c60 <SPI_EndRxTxTransaction+0x70>
        break;
 8005c5e:	bf00      	nop
  }

  return HAL_OK;
 8005c60:	2300      	movs	r3, #0
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3718      	adds	r7, #24
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	200004d8 	.word	0x200004d8
 8005c70:	165e9f81 	.word	0x165e9f81

08005c74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b082      	sub	sp, #8
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d101      	bne.n	8005c86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e041      	b.n	8005d0a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c8c:	b2db      	uxtb	r3, r3
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d106      	bne.n	8005ca0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f7fc f9e6 	bl	800206c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2202      	movs	r2, #2
 8005ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	3304      	adds	r3, #4
 8005cb0:	4619      	mov	r1, r3
 8005cb2:	4610      	mov	r0, r2
 8005cb4:	f000 fd3a 	bl	800672c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3708      	adds	r7, #8
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
	...

08005d14 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b085      	sub	sp, #20
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d001      	beq.n	8005d2c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	e03c      	b.n	8005da6 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2202      	movs	r2, #2
 8005d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a1e      	ldr	r2, [pc, #120]	; (8005db4 <HAL_TIM_Base_Start+0xa0>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d018      	beq.n	8005d70 <HAL_TIM_Base_Start+0x5c>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d46:	d013      	beq.n	8005d70 <HAL_TIM_Base_Start+0x5c>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a1a      	ldr	r2, [pc, #104]	; (8005db8 <HAL_TIM_Base_Start+0xa4>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d00e      	beq.n	8005d70 <HAL_TIM_Base_Start+0x5c>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a19      	ldr	r2, [pc, #100]	; (8005dbc <HAL_TIM_Base_Start+0xa8>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d009      	beq.n	8005d70 <HAL_TIM_Base_Start+0x5c>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a17      	ldr	r2, [pc, #92]	; (8005dc0 <HAL_TIM_Base_Start+0xac>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d004      	beq.n	8005d70 <HAL_TIM_Base_Start+0x5c>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a16      	ldr	r2, [pc, #88]	; (8005dc4 <HAL_TIM_Base_Start+0xb0>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d111      	bne.n	8005d94 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	f003 0307 	and.w	r3, r3, #7
 8005d7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2b06      	cmp	r3, #6
 8005d80:	d010      	beq.n	8005da4 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f042 0201 	orr.w	r2, r2, #1
 8005d90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d92:	e007      	b.n	8005da4 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f042 0201 	orr.w	r2, r2, #1
 8005da2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005da4:	2300      	movs	r3, #0
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3714      	adds	r7, #20
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr
 8005db2:	bf00      	nop
 8005db4:	40010000 	.word	0x40010000
 8005db8:	40000400 	.word	0x40000400
 8005dbc:	40000800 	.word	0x40000800
 8005dc0:	40000c00 	.word	0x40000c00
 8005dc4:	40014000 	.word	0x40014000

08005dc8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	6a1a      	ldr	r2, [r3, #32]
 8005dd6:	f241 1311 	movw	r3, #4369	; 0x1111
 8005dda:	4013      	ands	r3, r2
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d10f      	bne.n	8005e00 <HAL_TIM_Base_Stop+0x38>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	6a1a      	ldr	r2, [r3, #32]
 8005de6:	f240 4344 	movw	r3, #1092	; 0x444
 8005dea:	4013      	ands	r3, r2
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d107      	bne.n	8005e00 <HAL_TIM_Base_Stop+0x38>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f022 0201 	bic.w	r2, r2, #1
 8005dfe:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	370c      	adds	r7, #12
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e14:	4770      	bx	lr
	...

08005e18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b085      	sub	sp, #20
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d001      	beq.n	8005e30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e044      	b.n	8005eba <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2202      	movs	r2, #2
 8005e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	68da      	ldr	r2, [r3, #12]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f042 0201 	orr.w	r2, r2, #1
 8005e46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a1e      	ldr	r2, [pc, #120]	; (8005ec8 <HAL_TIM_Base_Start_IT+0xb0>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d018      	beq.n	8005e84 <HAL_TIM_Base_Start_IT+0x6c>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e5a:	d013      	beq.n	8005e84 <HAL_TIM_Base_Start_IT+0x6c>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a1a      	ldr	r2, [pc, #104]	; (8005ecc <HAL_TIM_Base_Start_IT+0xb4>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d00e      	beq.n	8005e84 <HAL_TIM_Base_Start_IT+0x6c>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a19      	ldr	r2, [pc, #100]	; (8005ed0 <HAL_TIM_Base_Start_IT+0xb8>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d009      	beq.n	8005e84 <HAL_TIM_Base_Start_IT+0x6c>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a17      	ldr	r2, [pc, #92]	; (8005ed4 <HAL_TIM_Base_Start_IT+0xbc>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d004      	beq.n	8005e84 <HAL_TIM_Base_Start_IT+0x6c>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a16      	ldr	r2, [pc, #88]	; (8005ed8 <HAL_TIM_Base_Start_IT+0xc0>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d111      	bne.n	8005ea8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	f003 0307 	and.w	r3, r3, #7
 8005e8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2b06      	cmp	r3, #6
 8005e94:	d010      	beq.n	8005eb8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f042 0201 	orr.w	r2, r2, #1
 8005ea4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ea6:	e007      	b.n	8005eb8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f042 0201 	orr.w	r2, r2, #1
 8005eb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005eb8:	2300      	movs	r3, #0
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	3714      	adds	r7, #20
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec4:	4770      	bx	lr
 8005ec6:	bf00      	nop
 8005ec8:	40010000 	.word	0x40010000
 8005ecc:	40000400 	.word	0x40000400
 8005ed0:	40000800 	.word	0x40000800
 8005ed4:	40000c00 	.word	0x40000c00
 8005ed8:	40014000 	.word	0x40014000

08005edc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b082      	sub	sp, #8
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d101      	bne.n	8005eee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	e041      	b.n	8005f72 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d106      	bne.n	8005f08 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f000 f839 	bl	8005f7a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2202      	movs	r2, #2
 8005f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	3304      	adds	r3, #4
 8005f18:	4619      	mov	r1, r3
 8005f1a:	4610      	mov	r0, r2
 8005f1c:	f000 fc06 	bl	800672c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f70:	2300      	movs	r3, #0
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3708      	adds	r7, #8
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}

08005f7a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005f7a:	b480      	push	{r7}
 8005f7c:	b083      	sub	sp, #12
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005f82:	bf00      	nop
 8005f84:	370c      	adds	r7, #12
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr
	...

08005f90 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d109      	bne.n	8005fb4 <HAL_TIM_PWM_Start+0x24>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	bf14      	ite	ne
 8005fac:	2301      	movne	r3, #1
 8005fae:	2300      	moveq	r3, #0
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	e022      	b.n	8005ffa <HAL_TIM_PWM_Start+0x6a>
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	2b04      	cmp	r3, #4
 8005fb8:	d109      	bne.n	8005fce <HAL_TIM_PWM_Start+0x3e>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	bf14      	ite	ne
 8005fc6:	2301      	movne	r3, #1
 8005fc8:	2300      	moveq	r3, #0
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	e015      	b.n	8005ffa <HAL_TIM_PWM_Start+0x6a>
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	2b08      	cmp	r3, #8
 8005fd2:	d109      	bne.n	8005fe8 <HAL_TIM_PWM_Start+0x58>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	bf14      	ite	ne
 8005fe0:	2301      	movne	r3, #1
 8005fe2:	2300      	moveq	r3, #0
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	e008      	b.n	8005ffa <HAL_TIM_PWM_Start+0x6a>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	bf14      	ite	ne
 8005ff4:	2301      	movne	r3, #1
 8005ff6:	2300      	moveq	r3, #0
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d001      	beq.n	8006002 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e068      	b.n	80060d4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d104      	bne.n	8006012 <HAL_TIM_PWM_Start+0x82>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2202      	movs	r2, #2
 800600c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006010:	e013      	b.n	800603a <HAL_TIM_PWM_Start+0xaa>
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	2b04      	cmp	r3, #4
 8006016:	d104      	bne.n	8006022 <HAL_TIM_PWM_Start+0x92>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2202      	movs	r2, #2
 800601c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006020:	e00b      	b.n	800603a <HAL_TIM_PWM_Start+0xaa>
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	2b08      	cmp	r3, #8
 8006026:	d104      	bne.n	8006032 <HAL_TIM_PWM_Start+0xa2>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2202      	movs	r2, #2
 800602c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006030:	e003      	b.n	800603a <HAL_TIM_PWM_Start+0xaa>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2202      	movs	r2, #2
 8006036:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	2201      	movs	r2, #1
 8006040:	6839      	ldr	r1, [r7, #0]
 8006042:	4618      	mov	r0, r3
 8006044:	f000 fe18 	bl	8006c78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a23      	ldr	r2, [pc, #140]	; (80060dc <HAL_TIM_PWM_Start+0x14c>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d107      	bne.n	8006062 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006060:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4a1d      	ldr	r2, [pc, #116]	; (80060dc <HAL_TIM_PWM_Start+0x14c>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d018      	beq.n	800609e <HAL_TIM_PWM_Start+0x10e>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006074:	d013      	beq.n	800609e <HAL_TIM_PWM_Start+0x10e>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a19      	ldr	r2, [pc, #100]	; (80060e0 <HAL_TIM_PWM_Start+0x150>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d00e      	beq.n	800609e <HAL_TIM_PWM_Start+0x10e>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a17      	ldr	r2, [pc, #92]	; (80060e4 <HAL_TIM_PWM_Start+0x154>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d009      	beq.n	800609e <HAL_TIM_PWM_Start+0x10e>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a16      	ldr	r2, [pc, #88]	; (80060e8 <HAL_TIM_PWM_Start+0x158>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d004      	beq.n	800609e <HAL_TIM_PWM_Start+0x10e>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a14      	ldr	r2, [pc, #80]	; (80060ec <HAL_TIM_PWM_Start+0x15c>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d111      	bne.n	80060c2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	f003 0307 	and.w	r3, r3, #7
 80060a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2b06      	cmp	r3, #6
 80060ae:	d010      	beq.n	80060d2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f042 0201 	orr.w	r2, r2, #1
 80060be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060c0:	e007      	b.n	80060d2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f042 0201 	orr.w	r2, r2, #1
 80060d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060d2:	2300      	movs	r3, #0
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3710      	adds	r7, #16
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}
 80060dc:	40010000 	.word	0x40010000
 80060e0:	40000400 	.word	0x40000400
 80060e4:	40000800 	.word	0x40000800
 80060e8:	40000c00 	.word	0x40000c00
 80060ec:	40014000 	.word	0x40014000

080060f0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b082      	sub	sp, #8
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	2200      	movs	r2, #0
 8006100:	6839      	ldr	r1, [r7, #0]
 8006102:	4618      	mov	r0, r3
 8006104:	f000 fdb8 	bl	8006c78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a29      	ldr	r2, [pc, #164]	; (80061b4 <HAL_TIM_PWM_Stop+0xc4>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d117      	bne.n	8006142 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	6a1a      	ldr	r2, [r3, #32]
 8006118:	f241 1311 	movw	r3, #4369	; 0x1111
 800611c:	4013      	ands	r3, r2
 800611e:	2b00      	cmp	r3, #0
 8006120:	d10f      	bne.n	8006142 <HAL_TIM_PWM_Stop+0x52>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	6a1a      	ldr	r2, [r3, #32]
 8006128:	f240 4344 	movw	r3, #1092	; 0x444
 800612c:	4013      	ands	r3, r2
 800612e:	2b00      	cmp	r3, #0
 8006130:	d107      	bne.n	8006142 <HAL_TIM_PWM_Stop+0x52>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006140:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	6a1a      	ldr	r2, [r3, #32]
 8006148:	f241 1311 	movw	r3, #4369	; 0x1111
 800614c:	4013      	ands	r3, r2
 800614e:	2b00      	cmp	r3, #0
 8006150:	d10f      	bne.n	8006172 <HAL_TIM_PWM_Stop+0x82>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	6a1a      	ldr	r2, [r3, #32]
 8006158:	f240 4344 	movw	r3, #1092	; 0x444
 800615c:	4013      	ands	r3, r2
 800615e:	2b00      	cmp	r3, #0
 8006160:	d107      	bne.n	8006172 <HAL_TIM_PWM_Stop+0x82>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f022 0201 	bic.w	r2, r2, #1
 8006170:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d104      	bne.n	8006182 <HAL_TIM_PWM_Stop+0x92>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006180:	e013      	b.n	80061aa <HAL_TIM_PWM_Stop+0xba>
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	2b04      	cmp	r3, #4
 8006186:	d104      	bne.n	8006192 <HAL_TIM_PWM_Stop+0xa2>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006190:	e00b      	b.n	80061aa <HAL_TIM_PWM_Stop+0xba>
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	2b08      	cmp	r3, #8
 8006196:	d104      	bne.n	80061a2 <HAL_TIM_PWM_Stop+0xb2>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061a0:	e003      	b.n	80061aa <HAL_TIM_PWM_Stop+0xba>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2201      	movs	r2, #1
 80061a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80061aa:	2300      	movs	r3, #0
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3708      	adds	r7, #8
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	40010000 	.word	0x40010000

080061b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	f003 0302 	and.w	r3, r3, #2
 80061ca:	2b02      	cmp	r3, #2
 80061cc:	d122      	bne.n	8006214 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	68db      	ldr	r3, [r3, #12]
 80061d4:	f003 0302 	and.w	r3, r3, #2
 80061d8:	2b02      	cmp	r3, #2
 80061da:	d11b      	bne.n	8006214 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f06f 0202 	mvn.w	r2, #2
 80061e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2201      	movs	r2, #1
 80061ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	699b      	ldr	r3, [r3, #24]
 80061f2:	f003 0303 	and.w	r3, r3, #3
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d003      	beq.n	8006202 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f000 fa77 	bl	80066ee <HAL_TIM_IC_CaptureCallback>
 8006200:	e005      	b.n	800620e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f000 fa69 	bl	80066da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f000 fa7a 	bl	8006702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	691b      	ldr	r3, [r3, #16]
 800621a:	f003 0304 	and.w	r3, r3, #4
 800621e:	2b04      	cmp	r3, #4
 8006220:	d122      	bne.n	8006268 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	f003 0304 	and.w	r3, r3, #4
 800622c:	2b04      	cmp	r3, #4
 800622e:	d11b      	bne.n	8006268 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f06f 0204 	mvn.w	r2, #4
 8006238:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2202      	movs	r2, #2
 800623e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	699b      	ldr	r3, [r3, #24]
 8006246:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800624a:	2b00      	cmp	r3, #0
 800624c:	d003      	beq.n	8006256 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f000 fa4d 	bl	80066ee <HAL_TIM_IC_CaptureCallback>
 8006254:	e005      	b.n	8006262 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 fa3f 	bl	80066da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	f000 fa50 	bl	8006702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	f003 0308 	and.w	r3, r3, #8
 8006272:	2b08      	cmp	r3, #8
 8006274:	d122      	bne.n	80062bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	f003 0308 	and.w	r3, r3, #8
 8006280:	2b08      	cmp	r3, #8
 8006282:	d11b      	bne.n	80062bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f06f 0208 	mvn.w	r2, #8
 800628c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2204      	movs	r2, #4
 8006292:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	69db      	ldr	r3, [r3, #28]
 800629a:	f003 0303 	and.w	r3, r3, #3
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d003      	beq.n	80062aa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f000 fa23 	bl	80066ee <HAL_TIM_IC_CaptureCallback>
 80062a8:	e005      	b.n	80062b6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f000 fa15 	bl	80066da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f000 fa26 	bl	8006702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	691b      	ldr	r3, [r3, #16]
 80062c2:	f003 0310 	and.w	r3, r3, #16
 80062c6:	2b10      	cmp	r3, #16
 80062c8:	d122      	bne.n	8006310 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	f003 0310 	and.w	r3, r3, #16
 80062d4:	2b10      	cmp	r3, #16
 80062d6:	d11b      	bne.n	8006310 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f06f 0210 	mvn.w	r2, #16
 80062e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2208      	movs	r2, #8
 80062e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	69db      	ldr	r3, [r3, #28]
 80062ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d003      	beq.n	80062fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f000 f9f9 	bl	80066ee <HAL_TIM_IC_CaptureCallback>
 80062fc:	e005      	b.n	800630a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f000 f9eb 	bl	80066da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	f000 f9fc 	bl	8006702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2200      	movs	r2, #0
 800630e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	691b      	ldr	r3, [r3, #16]
 8006316:	f003 0301 	and.w	r3, r3, #1
 800631a:	2b01      	cmp	r3, #1
 800631c:	d10e      	bne.n	800633c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	68db      	ldr	r3, [r3, #12]
 8006324:	f003 0301 	and.w	r3, r3, #1
 8006328:	2b01      	cmp	r3, #1
 800632a:	d107      	bne.n	800633c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f06f 0201 	mvn.w	r2, #1
 8006334:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f7fb fd8e 	bl	8001e58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	691b      	ldr	r3, [r3, #16]
 8006342:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006346:	2b80      	cmp	r3, #128	; 0x80
 8006348:	d10e      	bne.n	8006368 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	68db      	ldr	r3, [r3, #12]
 8006350:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006354:	2b80      	cmp	r3, #128	; 0x80
 8006356:	d107      	bne.n	8006368 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006360:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 fd26 	bl	8006db4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	691b      	ldr	r3, [r3, #16]
 800636e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006372:	2b40      	cmp	r3, #64	; 0x40
 8006374:	d10e      	bne.n	8006394 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	68db      	ldr	r3, [r3, #12]
 800637c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006380:	2b40      	cmp	r3, #64	; 0x40
 8006382:	d107      	bne.n	8006394 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800638c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f000 f9c1 	bl	8006716 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	691b      	ldr	r3, [r3, #16]
 800639a:	f003 0320 	and.w	r3, r3, #32
 800639e:	2b20      	cmp	r3, #32
 80063a0:	d10e      	bne.n	80063c0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	f003 0320 	and.w	r3, r3, #32
 80063ac:	2b20      	cmp	r3, #32
 80063ae:	d107      	bne.n	80063c0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f06f 0220 	mvn.w	r2, #32
 80063b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f000 fcf0 	bl	8006da0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80063c0:	bf00      	nop
 80063c2:	3708      	adds	r7, #8
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd80      	pop	{r7, pc}

080063c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b086      	sub	sp, #24
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	60f8      	str	r0, [r7, #12]
 80063d0:	60b9      	str	r1, [r7, #8]
 80063d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063d4:	2300      	movs	r3, #0
 80063d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063de:	2b01      	cmp	r3, #1
 80063e0:	d101      	bne.n	80063e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80063e2:	2302      	movs	r3, #2
 80063e4:	e0ae      	b.n	8006544 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2201      	movs	r2, #1
 80063ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2b0c      	cmp	r3, #12
 80063f2:	f200 809f 	bhi.w	8006534 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80063f6:	a201      	add	r2, pc, #4	; (adr r2, 80063fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80063f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063fc:	08006431 	.word	0x08006431
 8006400:	08006535 	.word	0x08006535
 8006404:	08006535 	.word	0x08006535
 8006408:	08006535 	.word	0x08006535
 800640c:	08006471 	.word	0x08006471
 8006410:	08006535 	.word	0x08006535
 8006414:	08006535 	.word	0x08006535
 8006418:	08006535 	.word	0x08006535
 800641c:	080064b3 	.word	0x080064b3
 8006420:	08006535 	.word	0x08006535
 8006424:	08006535 	.word	0x08006535
 8006428:	08006535 	.word	0x08006535
 800642c:	080064f3 	.word	0x080064f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	68b9      	ldr	r1, [r7, #8]
 8006436:	4618      	mov	r0, r3
 8006438:	f000 f9f8 	bl	800682c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	699a      	ldr	r2, [r3, #24]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f042 0208 	orr.w	r2, r2, #8
 800644a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	699a      	ldr	r2, [r3, #24]
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f022 0204 	bic.w	r2, r2, #4
 800645a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	6999      	ldr	r1, [r3, #24]
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	691a      	ldr	r2, [r3, #16]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	430a      	orrs	r2, r1
 800646c:	619a      	str	r2, [r3, #24]
      break;
 800646e:	e064      	b.n	800653a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	68b9      	ldr	r1, [r7, #8]
 8006476:	4618      	mov	r0, r3
 8006478:	f000 fa3e 	bl	80068f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	699a      	ldr	r2, [r3, #24]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800648a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	699a      	ldr	r2, [r3, #24]
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800649a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	6999      	ldr	r1, [r3, #24]
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	691b      	ldr	r3, [r3, #16]
 80064a6:	021a      	lsls	r2, r3, #8
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	430a      	orrs	r2, r1
 80064ae:	619a      	str	r2, [r3, #24]
      break;
 80064b0:	e043      	b.n	800653a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	68b9      	ldr	r1, [r7, #8]
 80064b8:	4618      	mov	r0, r3
 80064ba:	f000 fa89 	bl	80069d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	69da      	ldr	r2, [r3, #28]
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f042 0208 	orr.w	r2, r2, #8
 80064cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	69da      	ldr	r2, [r3, #28]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f022 0204 	bic.w	r2, r2, #4
 80064dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	69d9      	ldr	r1, [r3, #28]
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	691a      	ldr	r2, [r3, #16]
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	430a      	orrs	r2, r1
 80064ee:	61da      	str	r2, [r3, #28]
      break;
 80064f0:	e023      	b.n	800653a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	68b9      	ldr	r1, [r7, #8]
 80064f8:	4618      	mov	r0, r3
 80064fa:	f000 fad3 	bl	8006aa4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	69da      	ldr	r2, [r3, #28]
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800650c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	69da      	ldr	r2, [r3, #28]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800651c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	69d9      	ldr	r1, [r3, #28]
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	691b      	ldr	r3, [r3, #16]
 8006528:	021a      	lsls	r2, r3, #8
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	430a      	orrs	r2, r1
 8006530:	61da      	str	r2, [r3, #28]
      break;
 8006532:	e002      	b.n	800653a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	75fb      	strb	r3, [r7, #23]
      break;
 8006538:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2200      	movs	r2, #0
 800653e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006542:	7dfb      	ldrb	r3, [r7, #23]
}
 8006544:	4618      	mov	r0, r3
 8006546:	3718      	adds	r7, #24
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}

0800654c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b084      	sub	sp, #16
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
 8006554:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006556:	2300      	movs	r3, #0
 8006558:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006560:	2b01      	cmp	r3, #1
 8006562:	d101      	bne.n	8006568 <HAL_TIM_ConfigClockSource+0x1c>
 8006564:	2302      	movs	r3, #2
 8006566:	e0b4      	b.n	80066d2 <HAL_TIM_ConfigClockSource+0x186>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2201      	movs	r2, #1
 800656c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2202      	movs	r2, #2
 8006574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006586:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800658e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	68ba      	ldr	r2, [r7, #8]
 8006596:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065a0:	d03e      	beq.n	8006620 <HAL_TIM_ConfigClockSource+0xd4>
 80065a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065a6:	f200 8087 	bhi.w	80066b8 <HAL_TIM_ConfigClockSource+0x16c>
 80065aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065ae:	f000 8086 	beq.w	80066be <HAL_TIM_ConfigClockSource+0x172>
 80065b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065b6:	d87f      	bhi.n	80066b8 <HAL_TIM_ConfigClockSource+0x16c>
 80065b8:	2b70      	cmp	r3, #112	; 0x70
 80065ba:	d01a      	beq.n	80065f2 <HAL_TIM_ConfigClockSource+0xa6>
 80065bc:	2b70      	cmp	r3, #112	; 0x70
 80065be:	d87b      	bhi.n	80066b8 <HAL_TIM_ConfigClockSource+0x16c>
 80065c0:	2b60      	cmp	r3, #96	; 0x60
 80065c2:	d050      	beq.n	8006666 <HAL_TIM_ConfigClockSource+0x11a>
 80065c4:	2b60      	cmp	r3, #96	; 0x60
 80065c6:	d877      	bhi.n	80066b8 <HAL_TIM_ConfigClockSource+0x16c>
 80065c8:	2b50      	cmp	r3, #80	; 0x50
 80065ca:	d03c      	beq.n	8006646 <HAL_TIM_ConfigClockSource+0xfa>
 80065cc:	2b50      	cmp	r3, #80	; 0x50
 80065ce:	d873      	bhi.n	80066b8 <HAL_TIM_ConfigClockSource+0x16c>
 80065d0:	2b40      	cmp	r3, #64	; 0x40
 80065d2:	d058      	beq.n	8006686 <HAL_TIM_ConfigClockSource+0x13a>
 80065d4:	2b40      	cmp	r3, #64	; 0x40
 80065d6:	d86f      	bhi.n	80066b8 <HAL_TIM_ConfigClockSource+0x16c>
 80065d8:	2b30      	cmp	r3, #48	; 0x30
 80065da:	d064      	beq.n	80066a6 <HAL_TIM_ConfigClockSource+0x15a>
 80065dc:	2b30      	cmp	r3, #48	; 0x30
 80065de:	d86b      	bhi.n	80066b8 <HAL_TIM_ConfigClockSource+0x16c>
 80065e0:	2b20      	cmp	r3, #32
 80065e2:	d060      	beq.n	80066a6 <HAL_TIM_ConfigClockSource+0x15a>
 80065e4:	2b20      	cmp	r3, #32
 80065e6:	d867      	bhi.n	80066b8 <HAL_TIM_ConfigClockSource+0x16c>
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d05c      	beq.n	80066a6 <HAL_TIM_ConfigClockSource+0x15a>
 80065ec:	2b10      	cmp	r3, #16
 80065ee:	d05a      	beq.n	80066a6 <HAL_TIM_ConfigClockSource+0x15a>
 80065f0:	e062      	b.n	80066b8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6818      	ldr	r0, [r3, #0]
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	6899      	ldr	r1, [r3, #8]
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	685a      	ldr	r2, [r3, #4]
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	68db      	ldr	r3, [r3, #12]
 8006602:	f000 fb19 	bl	8006c38 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006614:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68ba      	ldr	r2, [r7, #8]
 800661c:	609a      	str	r2, [r3, #8]
      break;
 800661e:	e04f      	b.n	80066c0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6818      	ldr	r0, [r3, #0]
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	6899      	ldr	r1, [r3, #8]
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	685a      	ldr	r2, [r3, #4]
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	68db      	ldr	r3, [r3, #12]
 8006630:	f000 fb02 	bl	8006c38 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	689a      	ldr	r2, [r3, #8]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006642:	609a      	str	r2, [r3, #8]
      break;
 8006644:	e03c      	b.n	80066c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6818      	ldr	r0, [r3, #0]
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	6859      	ldr	r1, [r3, #4]
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	68db      	ldr	r3, [r3, #12]
 8006652:	461a      	mov	r2, r3
 8006654:	f000 fa76 	bl	8006b44 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2150      	movs	r1, #80	; 0x50
 800665e:	4618      	mov	r0, r3
 8006660:	f000 facf 	bl	8006c02 <TIM_ITRx_SetConfig>
      break;
 8006664:	e02c      	b.n	80066c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6818      	ldr	r0, [r3, #0]
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	6859      	ldr	r1, [r3, #4]
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	68db      	ldr	r3, [r3, #12]
 8006672:	461a      	mov	r2, r3
 8006674:	f000 fa95 	bl	8006ba2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2160      	movs	r1, #96	; 0x60
 800667e:	4618      	mov	r0, r3
 8006680:	f000 fabf 	bl	8006c02 <TIM_ITRx_SetConfig>
      break;
 8006684:	e01c      	b.n	80066c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6818      	ldr	r0, [r3, #0]
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	6859      	ldr	r1, [r3, #4]
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	68db      	ldr	r3, [r3, #12]
 8006692:	461a      	mov	r2, r3
 8006694:	f000 fa56 	bl	8006b44 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	2140      	movs	r1, #64	; 0x40
 800669e:	4618      	mov	r0, r3
 80066a0:	f000 faaf 	bl	8006c02 <TIM_ITRx_SetConfig>
      break;
 80066a4:	e00c      	b.n	80066c0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4619      	mov	r1, r3
 80066b0:	4610      	mov	r0, r2
 80066b2:	f000 faa6 	bl	8006c02 <TIM_ITRx_SetConfig>
      break;
 80066b6:	e003      	b.n	80066c0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	73fb      	strb	r3, [r7, #15]
      break;
 80066bc:	e000      	b.n	80066c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80066be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2200      	movs	r2, #0
 80066cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80066d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3710      	adds	r7, #16
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}

080066da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066da:	b480      	push	{r7}
 80066dc:	b083      	sub	sp, #12
 80066de:	af00      	add	r7, sp, #0
 80066e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80066e2:	bf00      	nop
 80066e4:	370c      	adds	r7, #12
 80066e6:	46bd      	mov	sp, r7
 80066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ec:	4770      	bx	lr

080066ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80066ee:	b480      	push	{r7}
 80066f0:	b083      	sub	sp, #12
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80066f6:	bf00      	nop
 80066f8:	370c      	adds	r7, #12
 80066fa:	46bd      	mov	sp, r7
 80066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006700:	4770      	bx	lr

08006702 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006702:	b480      	push	{r7}
 8006704:	b083      	sub	sp, #12
 8006706:	af00      	add	r7, sp, #0
 8006708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800670a:	bf00      	nop
 800670c:	370c      	adds	r7, #12
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr

08006716 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006716:	b480      	push	{r7}
 8006718:	b083      	sub	sp, #12
 800671a:	af00      	add	r7, sp, #0
 800671c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800671e:	bf00      	nop
 8006720:	370c      	adds	r7, #12
 8006722:	46bd      	mov	sp, r7
 8006724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006728:	4770      	bx	lr
	...

0800672c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800672c:	b480      	push	{r7}
 800672e:	b085      	sub	sp, #20
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
 8006734:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	4a34      	ldr	r2, [pc, #208]	; (8006810 <TIM_Base_SetConfig+0xe4>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d00f      	beq.n	8006764 <TIM_Base_SetConfig+0x38>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800674a:	d00b      	beq.n	8006764 <TIM_Base_SetConfig+0x38>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	4a31      	ldr	r2, [pc, #196]	; (8006814 <TIM_Base_SetConfig+0xe8>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d007      	beq.n	8006764 <TIM_Base_SetConfig+0x38>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	4a30      	ldr	r2, [pc, #192]	; (8006818 <TIM_Base_SetConfig+0xec>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d003      	beq.n	8006764 <TIM_Base_SetConfig+0x38>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	4a2f      	ldr	r2, [pc, #188]	; (800681c <TIM_Base_SetConfig+0xf0>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d108      	bne.n	8006776 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800676a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	68fa      	ldr	r2, [r7, #12]
 8006772:	4313      	orrs	r3, r2
 8006774:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	4a25      	ldr	r2, [pc, #148]	; (8006810 <TIM_Base_SetConfig+0xe4>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d01b      	beq.n	80067b6 <TIM_Base_SetConfig+0x8a>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006784:	d017      	beq.n	80067b6 <TIM_Base_SetConfig+0x8a>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	4a22      	ldr	r2, [pc, #136]	; (8006814 <TIM_Base_SetConfig+0xe8>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d013      	beq.n	80067b6 <TIM_Base_SetConfig+0x8a>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	4a21      	ldr	r2, [pc, #132]	; (8006818 <TIM_Base_SetConfig+0xec>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d00f      	beq.n	80067b6 <TIM_Base_SetConfig+0x8a>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	4a20      	ldr	r2, [pc, #128]	; (800681c <TIM_Base_SetConfig+0xf0>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d00b      	beq.n	80067b6 <TIM_Base_SetConfig+0x8a>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4a1f      	ldr	r2, [pc, #124]	; (8006820 <TIM_Base_SetConfig+0xf4>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d007      	beq.n	80067b6 <TIM_Base_SetConfig+0x8a>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	4a1e      	ldr	r2, [pc, #120]	; (8006824 <TIM_Base_SetConfig+0xf8>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d003      	beq.n	80067b6 <TIM_Base_SetConfig+0x8a>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a1d      	ldr	r2, [pc, #116]	; (8006828 <TIM_Base_SetConfig+0xfc>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d108      	bne.n	80067c8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	68db      	ldr	r3, [r3, #12]
 80067c2:	68fa      	ldr	r2, [r7, #12]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	695b      	ldr	r3, [r3, #20]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	68fa      	ldr	r2, [r7, #12]
 80067da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	689a      	ldr	r2, [r3, #8]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	681a      	ldr	r2, [r3, #0]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	4a08      	ldr	r2, [pc, #32]	; (8006810 <TIM_Base_SetConfig+0xe4>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d103      	bne.n	80067fc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	691a      	ldr	r2, [r3, #16]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2201      	movs	r2, #1
 8006800:	615a      	str	r2, [r3, #20]
}
 8006802:	bf00      	nop
 8006804:	3714      	adds	r7, #20
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop
 8006810:	40010000 	.word	0x40010000
 8006814:	40000400 	.word	0x40000400
 8006818:	40000800 	.word	0x40000800
 800681c:	40000c00 	.word	0x40000c00
 8006820:	40014000 	.word	0x40014000
 8006824:	40014400 	.word	0x40014400
 8006828:	40014800 	.word	0x40014800

0800682c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800682c:	b480      	push	{r7}
 800682e:	b087      	sub	sp, #28
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6a1b      	ldr	r3, [r3, #32]
 800683a:	f023 0201 	bic.w	r2, r3, #1
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6a1b      	ldr	r3, [r3, #32]
 8006846:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	699b      	ldr	r3, [r3, #24]
 8006852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800685a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f023 0303 	bic.w	r3, r3, #3
 8006862:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	68fa      	ldr	r2, [r7, #12]
 800686a:	4313      	orrs	r3, r2
 800686c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	f023 0302 	bic.w	r3, r3, #2
 8006874:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	697a      	ldr	r2, [r7, #20]
 800687c:	4313      	orrs	r3, r2
 800687e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4a1c      	ldr	r2, [pc, #112]	; (80068f4 <TIM_OC1_SetConfig+0xc8>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d10c      	bne.n	80068a2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	f023 0308 	bic.w	r3, r3, #8
 800688e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	68db      	ldr	r3, [r3, #12]
 8006894:	697a      	ldr	r2, [r7, #20]
 8006896:	4313      	orrs	r3, r2
 8006898:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	f023 0304 	bic.w	r3, r3, #4
 80068a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	4a13      	ldr	r2, [pc, #76]	; (80068f4 <TIM_OC1_SetConfig+0xc8>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d111      	bne.n	80068ce <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80068b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	695b      	ldr	r3, [r3, #20]
 80068be:	693a      	ldr	r2, [r7, #16]
 80068c0:	4313      	orrs	r3, r2
 80068c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	699b      	ldr	r3, [r3, #24]
 80068c8:	693a      	ldr	r2, [r7, #16]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	693a      	ldr	r2, [r7, #16]
 80068d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	68fa      	ldr	r2, [r7, #12]
 80068d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	685a      	ldr	r2, [r3, #4]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	697a      	ldr	r2, [r7, #20]
 80068e6:	621a      	str	r2, [r3, #32]
}
 80068e8:	bf00      	nop
 80068ea:	371c      	adds	r7, #28
 80068ec:	46bd      	mov	sp, r7
 80068ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f2:	4770      	bx	lr
 80068f4:	40010000 	.word	0x40010000

080068f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b087      	sub	sp, #28
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6a1b      	ldr	r3, [r3, #32]
 8006906:	f023 0210 	bic.w	r2, r3, #16
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6a1b      	ldr	r3, [r3, #32]
 8006912:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	699b      	ldr	r3, [r3, #24]
 800691e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006926:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800692e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	021b      	lsls	r3, r3, #8
 8006936:	68fa      	ldr	r2, [r7, #12]
 8006938:	4313      	orrs	r3, r2
 800693a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	f023 0320 	bic.w	r3, r3, #32
 8006942:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	011b      	lsls	r3, r3, #4
 800694a:	697a      	ldr	r2, [r7, #20]
 800694c:	4313      	orrs	r3, r2
 800694e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	4a1e      	ldr	r2, [pc, #120]	; (80069cc <TIM_OC2_SetConfig+0xd4>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d10d      	bne.n	8006974 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800695e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	011b      	lsls	r3, r3, #4
 8006966:	697a      	ldr	r2, [r7, #20]
 8006968:	4313      	orrs	r3, r2
 800696a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006972:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	4a15      	ldr	r2, [pc, #84]	; (80069cc <TIM_OC2_SetConfig+0xd4>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d113      	bne.n	80069a4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006982:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800698a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	695b      	ldr	r3, [r3, #20]
 8006990:	009b      	lsls	r3, r3, #2
 8006992:	693a      	ldr	r2, [r7, #16]
 8006994:	4313      	orrs	r3, r2
 8006996:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	699b      	ldr	r3, [r3, #24]
 800699c:	009b      	lsls	r3, r3, #2
 800699e:	693a      	ldr	r2, [r7, #16]
 80069a0:	4313      	orrs	r3, r2
 80069a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	693a      	ldr	r2, [r7, #16]
 80069a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	68fa      	ldr	r2, [r7, #12]
 80069ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	685a      	ldr	r2, [r3, #4]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	697a      	ldr	r2, [r7, #20]
 80069bc:	621a      	str	r2, [r3, #32]
}
 80069be:	bf00      	nop
 80069c0:	371c      	adds	r7, #28
 80069c2:	46bd      	mov	sp, r7
 80069c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c8:	4770      	bx	lr
 80069ca:	bf00      	nop
 80069cc:	40010000 	.word	0x40010000

080069d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b087      	sub	sp, #28
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6a1b      	ldr	r3, [r3, #32]
 80069de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6a1b      	ldr	r3, [r3, #32]
 80069ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	69db      	ldr	r3, [r3, #28]
 80069f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f023 0303 	bic.w	r3, r3, #3
 8006a06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	68fa      	ldr	r2, [r7, #12]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	021b      	lsls	r3, r3, #8
 8006a20:	697a      	ldr	r2, [r7, #20]
 8006a22:	4313      	orrs	r3, r2
 8006a24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a1d      	ldr	r2, [pc, #116]	; (8006aa0 <TIM_OC3_SetConfig+0xd0>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d10d      	bne.n	8006a4a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a2e:	697b      	ldr	r3, [r7, #20]
 8006a30:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	68db      	ldr	r3, [r3, #12]
 8006a3a:	021b      	lsls	r3, r3, #8
 8006a3c:	697a      	ldr	r2, [r7, #20]
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	4a14      	ldr	r2, [pc, #80]	; (8006aa0 <TIM_OC3_SetConfig+0xd0>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d113      	bne.n	8006a7a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	695b      	ldr	r3, [r3, #20]
 8006a66:	011b      	lsls	r3, r3, #4
 8006a68:	693a      	ldr	r2, [r7, #16]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	699b      	ldr	r3, [r3, #24]
 8006a72:	011b      	lsls	r3, r3, #4
 8006a74:	693a      	ldr	r2, [r7, #16]
 8006a76:	4313      	orrs	r3, r2
 8006a78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	693a      	ldr	r2, [r7, #16]
 8006a7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	68fa      	ldr	r2, [r7, #12]
 8006a84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	685a      	ldr	r2, [r3, #4]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	697a      	ldr	r2, [r7, #20]
 8006a92:	621a      	str	r2, [r3, #32]
}
 8006a94:	bf00      	nop
 8006a96:	371c      	adds	r7, #28
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9e:	4770      	bx	lr
 8006aa0:	40010000 	.word	0x40010000

08006aa4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b087      	sub	sp, #28
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6a1b      	ldr	r3, [r3, #32]
 8006ab2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6a1b      	ldr	r3, [r3, #32]
 8006abe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	69db      	ldr	r3, [r3, #28]
 8006aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ad2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ada:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	021b      	lsls	r3, r3, #8
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006aee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	031b      	lsls	r3, r3, #12
 8006af6:	693a      	ldr	r2, [r7, #16]
 8006af8:	4313      	orrs	r3, r2
 8006afa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	4a10      	ldr	r2, [pc, #64]	; (8006b40 <TIM_OC4_SetConfig+0x9c>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d109      	bne.n	8006b18 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b0a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	695b      	ldr	r3, [r3, #20]
 8006b10:	019b      	lsls	r3, r3, #6
 8006b12:	697a      	ldr	r2, [r7, #20]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	697a      	ldr	r2, [r7, #20]
 8006b1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	68fa      	ldr	r2, [r7, #12]
 8006b22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	685a      	ldr	r2, [r3, #4]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	693a      	ldr	r2, [r7, #16]
 8006b30:	621a      	str	r2, [r3, #32]
}
 8006b32:	bf00      	nop
 8006b34:	371c      	adds	r7, #28
 8006b36:	46bd      	mov	sp, r7
 8006b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3c:	4770      	bx	lr
 8006b3e:	bf00      	nop
 8006b40:	40010000 	.word	0x40010000

08006b44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b087      	sub	sp, #28
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	60f8      	str	r0, [r7, #12]
 8006b4c:	60b9      	str	r1, [r7, #8]
 8006b4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6a1b      	ldr	r3, [r3, #32]
 8006b54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6a1b      	ldr	r3, [r3, #32]
 8006b5a:	f023 0201 	bic.w	r2, r3, #1
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	699b      	ldr	r3, [r3, #24]
 8006b66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	011b      	lsls	r3, r3, #4
 8006b74:	693a      	ldr	r2, [r7, #16]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	f023 030a 	bic.w	r3, r3, #10
 8006b80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006b82:	697a      	ldr	r2, [r7, #20]
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	4313      	orrs	r3, r2
 8006b88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	693a      	ldr	r2, [r7, #16]
 8006b8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	697a      	ldr	r2, [r7, #20]
 8006b94:	621a      	str	r2, [r3, #32]
}
 8006b96:	bf00      	nop
 8006b98:	371c      	adds	r7, #28
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr

08006ba2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ba2:	b480      	push	{r7}
 8006ba4:	b087      	sub	sp, #28
 8006ba6:	af00      	add	r7, sp, #0
 8006ba8:	60f8      	str	r0, [r7, #12]
 8006baa:	60b9      	str	r1, [r7, #8]
 8006bac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	6a1b      	ldr	r3, [r3, #32]
 8006bb2:	f023 0210 	bic.w	r2, r3, #16
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	699b      	ldr	r3, [r3, #24]
 8006bbe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	6a1b      	ldr	r3, [r3, #32]
 8006bc4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006bcc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	031b      	lsls	r3, r3, #12
 8006bd2:	697a      	ldr	r2, [r7, #20]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006bde:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	011b      	lsls	r3, r3, #4
 8006be4:	693a      	ldr	r2, [r7, #16]
 8006be6:	4313      	orrs	r3, r2
 8006be8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	697a      	ldr	r2, [r7, #20]
 8006bee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	693a      	ldr	r2, [r7, #16]
 8006bf4:	621a      	str	r2, [r3, #32]
}
 8006bf6:	bf00      	nop
 8006bf8:	371c      	adds	r7, #28
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c00:	4770      	bx	lr

08006c02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c02:	b480      	push	{r7}
 8006c04:	b085      	sub	sp, #20
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	6078      	str	r0, [r7, #4]
 8006c0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c1a:	683a      	ldr	r2, [r7, #0]
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	f043 0307 	orr.w	r3, r3, #7
 8006c24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	68fa      	ldr	r2, [r7, #12]
 8006c2a:	609a      	str	r2, [r3, #8]
}
 8006c2c:	bf00      	nop
 8006c2e:	3714      	adds	r7, #20
 8006c30:	46bd      	mov	sp, r7
 8006c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c36:	4770      	bx	lr

08006c38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b087      	sub	sp, #28
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	60f8      	str	r0, [r7, #12]
 8006c40:	60b9      	str	r1, [r7, #8]
 8006c42:	607a      	str	r2, [r7, #4]
 8006c44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	689b      	ldr	r3, [r3, #8]
 8006c4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	021a      	lsls	r2, r3, #8
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	431a      	orrs	r2, r3
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	697a      	ldr	r2, [r7, #20]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	697a      	ldr	r2, [r7, #20]
 8006c6a:	609a      	str	r2, [r3, #8]
}
 8006c6c:	bf00      	nop
 8006c6e:	371c      	adds	r7, #28
 8006c70:	46bd      	mov	sp, r7
 8006c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c76:	4770      	bx	lr

08006c78 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b087      	sub	sp, #28
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	60f8      	str	r0, [r7, #12]
 8006c80:	60b9      	str	r1, [r7, #8]
 8006c82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	f003 031f 	and.w	r3, r3, #31
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c90:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	6a1a      	ldr	r2, [r3, #32]
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	43db      	mvns	r3, r3
 8006c9a:	401a      	ands	r2, r3
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	6a1a      	ldr	r2, [r3, #32]
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	f003 031f 	and.w	r3, r3, #31
 8006caa:	6879      	ldr	r1, [r7, #4]
 8006cac:	fa01 f303 	lsl.w	r3, r1, r3
 8006cb0:	431a      	orrs	r2, r3
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	621a      	str	r2, [r3, #32]
}
 8006cb6:	bf00      	nop
 8006cb8:	371c      	adds	r7, #28
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc0:	4770      	bx	lr
	...

08006cc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b085      	sub	sp, #20
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
 8006ccc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d101      	bne.n	8006cdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006cd8:	2302      	movs	r3, #2
 8006cda:	e050      	b.n	8006d7e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2201      	movs	r2, #1
 8006ce0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2202      	movs	r2, #2
 8006ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	689b      	ldr	r3, [r3, #8]
 8006cfa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	68fa      	ldr	r2, [r7, #12]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a1c      	ldr	r2, [pc, #112]	; (8006d8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d018      	beq.n	8006d52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d28:	d013      	beq.n	8006d52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a18      	ldr	r2, [pc, #96]	; (8006d90 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d00e      	beq.n	8006d52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a16      	ldr	r2, [pc, #88]	; (8006d94 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d009      	beq.n	8006d52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a15      	ldr	r2, [pc, #84]	; (8006d98 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d004      	beq.n	8006d52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a13      	ldr	r2, [pc, #76]	; (8006d9c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d10c      	bne.n	8006d6c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	68ba      	ldr	r2, [r7, #8]
 8006d60:	4313      	orrs	r3, r2
 8006d62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2200      	movs	r2, #0
 8006d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d7c:	2300      	movs	r3, #0
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3714      	adds	r7, #20
 8006d82:	46bd      	mov	sp, r7
 8006d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d88:	4770      	bx	lr
 8006d8a:	bf00      	nop
 8006d8c:	40010000 	.word	0x40010000
 8006d90:	40000400 	.word	0x40000400
 8006d94:	40000800 	.word	0x40000800
 8006d98:	40000c00 	.word	0x40000c00
 8006d9c:	40014000 	.word	0x40014000

08006da0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b083      	sub	sp, #12
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006da8:	bf00      	nop
 8006daa:	370c      	adds	r7, #12
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr

08006db4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b083      	sub	sp, #12
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006dbc:	bf00      	nop
 8006dbe:	370c      	adds	r7, #12
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr

08006dc8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006dc8:	b084      	sub	sp, #16
 8006dca:	b580      	push	{r7, lr}
 8006dcc:	b084      	sub	sp, #16
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	6078      	str	r0, [r7, #4]
 8006dd2:	f107 001c 	add.w	r0, r7, #28
 8006dd6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d122      	bne.n	8006e26 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006de4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006df4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006df8:	687a      	ldr	r2, [r7, #4]
 8006dfa:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006e08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	d105      	bne.n	8006e1a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	68db      	ldr	r3, [r3, #12]
 8006e12:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f001 fbee 	bl	80085fc <USB_CoreReset>
 8006e20:	4603      	mov	r3, r0
 8006e22:	73fb      	strb	r3, [r7, #15]
 8006e24:	e01a      	b.n	8006e5c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	68db      	ldr	r3, [r3, #12]
 8006e2a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f001 fbe2 	bl	80085fc <USB_CoreReset>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006e3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d106      	bne.n	8006e50 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e46:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	639a      	str	r2, [r3, #56]	; 0x38
 8006e4e:	e005      	b.n	8006e5c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e54:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006e5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d10b      	bne.n	8006e7a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	f043 0206 	orr.w	r2, r3, #6
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	f043 0220 	orr.w	r2, r3, #32
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	3710      	adds	r7, #16
 8006e80:	46bd      	mov	sp, r7
 8006e82:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006e86:	b004      	add	sp, #16
 8006e88:	4770      	bx	lr
	...

08006e8c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b087      	sub	sp, #28
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	60f8      	str	r0, [r7, #12]
 8006e94:	60b9      	str	r1, [r7, #8]
 8006e96:	4613      	mov	r3, r2
 8006e98:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006e9a:	79fb      	ldrb	r3, [r7, #7]
 8006e9c:	2b02      	cmp	r3, #2
 8006e9e:	d165      	bne.n	8006f6c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	4a41      	ldr	r2, [pc, #260]	; (8006fa8 <USB_SetTurnaroundTime+0x11c>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d906      	bls.n	8006eb6 <USB_SetTurnaroundTime+0x2a>
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	4a40      	ldr	r2, [pc, #256]	; (8006fac <USB_SetTurnaroundTime+0x120>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d202      	bcs.n	8006eb6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006eb0:	230f      	movs	r3, #15
 8006eb2:	617b      	str	r3, [r7, #20]
 8006eb4:	e062      	b.n	8006f7c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	4a3c      	ldr	r2, [pc, #240]	; (8006fac <USB_SetTurnaroundTime+0x120>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d306      	bcc.n	8006ecc <USB_SetTurnaroundTime+0x40>
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	4a3b      	ldr	r2, [pc, #236]	; (8006fb0 <USB_SetTurnaroundTime+0x124>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d202      	bcs.n	8006ecc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006ec6:	230e      	movs	r3, #14
 8006ec8:	617b      	str	r3, [r7, #20]
 8006eca:	e057      	b.n	8006f7c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	4a38      	ldr	r2, [pc, #224]	; (8006fb0 <USB_SetTurnaroundTime+0x124>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d306      	bcc.n	8006ee2 <USB_SetTurnaroundTime+0x56>
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	4a37      	ldr	r2, [pc, #220]	; (8006fb4 <USB_SetTurnaroundTime+0x128>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d202      	bcs.n	8006ee2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006edc:	230d      	movs	r3, #13
 8006ede:	617b      	str	r3, [r7, #20]
 8006ee0:	e04c      	b.n	8006f7c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	4a33      	ldr	r2, [pc, #204]	; (8006fb4 <USB_SetTurnaroundTime+0x128>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d306      	bcc.n	8006ef8 <USB_SetTurnaroundTime+0x6c>
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	4a32      	ldr	r2, [pc, #200]	; (8006fb8 <USB_SetTurnaroundTime+0x12c>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d802      	bhi.n	8006ef8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006ef2:	230c      	movs	r3, #12
 8006ef4:	617b      	str	r3, [r7, #20]
 8006ef6:	e041      	b.n	8006f7c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	4a2f      	ldr	r2, [pc, #188]	; (8006fb8 <USB_SetTurnaroundTime+0x12c>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d906      	bls.n	8006f0e <USB_SetTurnaroundTime+0x82>
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	4a2e      	ldr	r2, [pc, #184]	; (8006fbc <USB_SetTurnaroundTime+0x130>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d802      	bhi.n	8006f0e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006f08:	230b      	movs	r3, #11
 8006f0a:	617b      	str	r3, [r7, #20]
 8006f0c:	e036      	b.n	8006f7c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	4a2a      	ldr	r2, [pc, #168]	; (8006fbc <USB_SetTurnaroundTime+0x130>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d906      	bls.n	8006f24 <USB_SetTurnaroundTime+0x98>
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	4a29      	ldr	r2, [pc, #164]	; (8006fc0 <USB_SetTurnaroundTime+0x134>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d802      	bhi.n	8006f24 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006f1e:	230a      	movs	r3, #10
 8006f20:	617b      	str	r3, [r7, #20]
 8006f22:	e02b      	b.n	8006f7c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	4a26      	ldr	r2, [pc, #152]	; (8006fc0 <USB_SetTurnaroundTime+0x134>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d906      	bls.n	8006f3a <USB_SetTurnaroundTime+0xae>
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	4a25      	ldr	r2, [pc, #148]	; (8006fc4 <USB_SetTurnaroundTime+0x138>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d202      	bcs.n	8006f3a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006f34:	2309      	movs	r3, #9
 8006f36:	617b      	str	r3, [r7, #20]
 8006f38:	e020      	b.n	8006f7c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	4a21      	ldr	r2, [pc, #132]	; (8006fc4 <USB_SetTurnaroundTime+0x138>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d306      	bcc.n	8006f50 <USB_SetTurnaroundTime+0xc4>
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	4a20      	ldr	r2, [pc, #128]	; (8006fc8 <USB_SetTurnaroundTime+0x13c>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d802      	bhi.n	8006f50 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006f4a:	2308      	movs	r3, #8
 8006f4c:	617b      	str	r3, [r7, #20]
 8006f4e:	e015      	b.n	8006f7c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	4a1d      	ldr	r2, [pc, #116]	; (8006fc8 <USB_SetTurnaroundTime+0x13c>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d906      	bls.n	8006f66 <USB_SetTurnaroundTime+0xda>
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	4a1c      	ldr	r2, [pc, #112]	; (8006fcc <USB_SetTurnaroundTime+0x140>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d202      	bcs.n	8006f66 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006f60:	2307      	movs	r3, #7
 8006f62:	617b      	str	r3, [r7, #20]
 8006f64:	e00a      	b.n	8006f7c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006f66:	2306      	movs	r3, #6
 8006f68:	617b      	str	r3, [r7, #20]
 8006f6a:	e007      	b.n	8006f7c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006f6c:	79fb      	ldrb	r3, [r7, #7]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d102      	bne.n	8006f78 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006f72:	2309      	movs	r3, #9
 8006f74:	617b      	str	r3, [r7, #20]
 8006f76:	e001      	b.n	8006f7c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006f78:	2309      	movs	r3, #9
 8006f7a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	68db      	ldr	r3, [r3, #12]
 8006f80:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	68da      	ldr	r2, [r3, #12]
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	029b      	lsls	r3, r3, #10
 8006f90:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006f94:	431a      	orrs	r2, r3
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006f9a:	2300      	movs	r3, #0
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	371c      	adds	r7, #28
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr
 8006fa8:	00d8acbf 	.word	0x00d8acbf
 8006fac:	00e4e1c0 	.word	0x00e4e1c0
 8006fb0:	00f42400 	.word	0x00f42400
 8006fb4:	01067380 	.word	0x01067380
 8006fb8:	011a499f 	.word	0x011a499f
 8006fbc:	01312cff 	.word	0x01312cff
 8006fc0:	014ca43f 	.word	0x014ca43f
 8006fc4:	016e3600 	.word	0x016e3600
 8006fc8:	01a6ab1f 	.word	0x01a6ab1f
 8006fcc:	01e84800 	.word	0x01e84800

08006fd0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b083      	sub	sp, #12
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	689b      	ldr	r3, [r3, #8]
 8006fdc:	f043 0201 	orr.w	r2, r3, #1
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006fe4:	2300      	movs	r3, #0
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	370c      	adds	r7, #12
 8006fea:	46bd      	mov	sp, r7
 8006fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff0:	4770      	bx	lr

08006ff2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006ff2:	b480      	push	{r7}
 8006ff4:	b083      	sub	sp, #12
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	689b      	ldr	r3, [r3, #8]
 8006ffe:	f023 0201 	bic.w	r2, r3, #1
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007006:	2300      	movs	r3, #0
}
 8007008:	4618      	mov	r0, r3
 800700a:	370c      	adds	r7, #12
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr

08007014 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b084      	sub	sp, #16
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	460b      	mov	r3, r1
 800701e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007020:	2300      	movs	r3, #0
 8007022:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007030:	78fb      	ldrb	r3, [r7, #3]
 8007032:	2b01      	cmp	r3, #1
 8007034:	d115      	bne.n	8007062 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007042:	2001      	movs	r0, #1
 8007044:	f7fb f9da 	bl	80023fc <HAL_Delay>
      ms++;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	3301      	adds	r3, #1
 800704c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f001 fa45 	bl	80084de <USB_GetMode>
 8007054:	4603      	mov	r3, r0
 8007056:	2b01      	cmp	r3, #1
 8007058:	d01e      	beq.n	8007098 <USB_SetCurrentMode+0x84>
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2b31      	cmp	r3, #49	; 0x31
 800705e:	d9f0      	bls.n	8007042 <USB_SetCurrentMode+0x2e>
 8007060:	e01a      	b.n	8007098 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007062:	78fb      	ldrb	r3, [r7, #3]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d115      	bne.n	8007094 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	68db      	ldr	r3, [r3, #12]
 800706c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007074:	2001      	movs	r0, #1
 8007076:	f7fb f9c1 	bl	80023fc <HAL_Delay>
      ms++;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	3301      	adds	r3, #1
 800707e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f001 fa2c 	bl	80084de <USB_GetMode>
 8007086:	4603      	mov	r3, r0
 8007088:	2b00      	cmp	r3, #0
 800708a:	d005      	beq.n	8007098 <USB_SetCurrentMode+0x84>
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2b31      	cmp	r3, #49	; 0x31
 8007090:	d9f0      	bls.n	8007074 <USB_SetCurrentMode+0x60>
 8007092:	e001      	b.n	8007098 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007094:	2301      	movs	r3, #1
 8007096:	e005      	b.n	80070a4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2b32      	cmp	r3, #50	; 0x32
 800709c:	d101      	bne.n	80070a2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	e000      	b.n	80070a4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80070a2:	2300      	movs	r3, #0
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3710      	adds	r7, #16
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}

080070ac <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80070ac:	b084      	sub	sp, #16
 80070ae:	b580      	push	{r7, lr}
 80070b0:	b086      	sub	sp, #24
 80070b2:	af00      	add	r7, sp, #0
 80070b4:	6078      	str	r0, [r7, #4]
 80070b6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80070ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80070be:	2300      	movs	r3, #0
 80070c0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80070c6:	2300      	movs	r3, #0
 80070c8:	613b      	str	r3, [r7, #16]
 80070ca:	e009      	b.n	80070e0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80070cc:	687a      	ldr	r2, [r7, #4]
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	3340      	adds	r3, #64	; 0x40
 80070d2:	009b      	lsls	r3, r3, #2
 80070d4:	4413      	add	r3, r2
 80070d6:	2200      	movs	r2, #0
 80070d8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	3301      	adds	r3, #1
 80070de:	613b      	str	r3, [r7, #16]
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	2b0e      	cmp	r3, #14
 80070e4:	d9f2      	bls.n	80070cc <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80070e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d11c      	bne.n	8007126 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	68fa      	ldr	r2, [r7, #12]
 80070f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80070fa:	f043 0302 	orr.w	r3, r3, #2
 80070fe:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007104:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007110:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800711c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	639a      	str	r2, [r3, #56]	; 0x38
 8007124:	e00b      	b.n	800713e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800712a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007136:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007144:	461a      	mov	r2, r3
 8007146:	2300      	movs	r3, #0
 8007148:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007150:	4619      	mov	r1, r3
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007158:	461a      	mov	r2, r3
 800715a:	680b      	ldr	r3, [r1, #0]
 800715c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800715e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007160:	2b01      	cmp	r3, #1
 8007162:	d10c      	bne.n	800717e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007166:	2b00      	cmp	r3, #0
 8007168:	d104      	bne.n	8007174 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800716a:	2100      	movs	r1, #0
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f000 f965 	bl	800743c <USB_SetDevSpeed>
 8007172:	e008      	b.n	8007186 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007174:	2101      	movs	r1, #1
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 f960 	bl	800743c <USB_SetDevSpeed>
 800717c:	e003      	b.n	8007186 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800717e:	2103      	movs	r1, #3
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f000 f95b 	bl	800743c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007186:	2110      	movs	r1, #16
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f000 f8f3 	bl	8007374 <USB_FlushTxFifo>
 800718e:	4603      	mov	r3, r0
 8007190:	2b00      	cmp	r3, #0
 8007192:	d001      	beq.n	8007198 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8007194:	2301      	movs	r3, #1
 8007196:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007198:	6878      	ldr	r0, [r7, #4]
 800719a:	f000 f91f 	bl	80073dc <USB_FlushRxFifo>
 800719e:	4603      	mov	r3, r0
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d001      	beq.n	80071a8 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80071a4:	2301      	movs	r3, #1
 80071a6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071ae:	461a      	mov	r2, r3
 80071b0:	2300      	movs	r3, #0
 80071b2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071ba:	461a      	mov	r2, r3
 80071bc:	2300      	movs	r3, #0
 80071be:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071c6:	461a      	mov	r2, r3
 80071c8:	2300      	movs	r3, #0
 80071ca:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80071cc:	2300      	movs	r3, #0
 80071ce:	613b      	str	r3, [r7, #16]
 80071d0:	e043      	b.n	800725a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	015a      	lsls	r2, r3, #5
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	4413      	add	r3, r2
 80071da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80071e4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80071e8:	d118      	bne.n	800721c <USB_DevInit+0x170>
    {
      if (i == 0U)
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d10a      	bne.n	8007206 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	015a      	lsls	r2, r3, #5
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	4413      	add	r3, r2
 80071f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071fc:	461a      	mov	r2, r3
 80071fe:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007202:	6013      	str	r3, [r2, #0]
 8007204:	e013      	b.n	800722e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	015a      	lsls	r2, r3, #5
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	4413      	add	r3, r2
 800720e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007212:	461a      	mov	r2, r3
 8007214:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007218:	6013      	str	r3, [r2, #0]
 800721a:	e008      	b.n	800722e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	015a      	lsls	r2, r3, #5
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	4413      	add	r3, r2
 8007224:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007228:	461a      	mov	r2, r3
 800722a:	2300      	movs	r3, #0
 800722c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	015a      	lsls	r2, r3, #5
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	4413      	add	r3, r2
 8007236:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800723a:	461a      	mov	r2, r3
 800723c:	2300      	movs	r3, #0
 800723e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007240:	693b      	ldr	r3, [r7, #16]
 8007242:	015a      	lsls	r2, r3, #5
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	4413      	add	r3, r2
 8007248:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800724c:	461a      	mov	r2, r3
 800724e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007252:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	3301      	adds	r3, #1
 8007258:	613b      	str	r3, [r7, #16]
 800725a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800725c:	693a      	ldr	r2, [r7, #16]
 800725e:	429a      	cmp	r2, r3
 8007260:	d3b7      	bcc.n	80071d2 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007262:	2300      	movs	r3, #0
 8007264:	613b      	str	r3, [r7, #16]
 8007266:	e043      	b.n	80072f0 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	015a      	lsls	r2, r3, #5
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	4413      	add	r3, r2
 8007270:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800727a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800727e:	d118      	bne.n	80072b2 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d10a      	bne.n	800729c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	015a      	lsls	r2, r3, #5
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	4413      	add	r3, r2
 800728e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007292:	461a      	mov	r2, r3
 8007294:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007298:	6013      	str	r3, [r2, #0]
 800729a:	e013      	b.n	80072c4 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	015a      	lsls	r2, r3, #5
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	4413      	add	r3, r2
 80072a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072a8:	461a      	mov	r2, r3
 80072aa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80072ae:	6013      	str	r3, [r2, #0]
 80072b0:	e008      	b.n	80072c4 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	015a      	lsls	r2, r3, #5
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	4413      	add	r3, r2
 80072ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072be:	461a      	mov	r2, r3
 80072c0:	2300      	movs	r3, #0
 80072c2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	015a      	lsls	r2, r3, #5
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	4413      	add	r3, r2
 80072cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072d0:	461a      	mov	r2, r3
 80072d2:	2300      	movs	r3, #0
 80072d4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	015a      	lsls	r2, r3, #5
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	4413      	add	r3, r2
 80072de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072e2:	461a      	mov	r2, r3
 80072e4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80072e8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	3301      	adds	r3, #1
 80072ee:	613b      	str	r3, [r7, #16]
 80072f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072f2:	693a      	ldr	r2, [r7, #16]
 80072f4:	429a      	cmp	r2, r3
 80072f6:	d3b7      	bcc.n	8007268 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072fe:	691b      	ldr	r3, [r3, #16]
 8007300:	68fa      	ldr	r2, [r7, #12]
 8007302:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007306:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800730a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2200      	movs	r2, #0
 8007310:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007318:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800731a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800731c:	2b00      	cmp	r3, #0
 800731e:	d105      	bne.n	800732c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	699b      	ldr	r3, [r3, #24]
 8007324:	f043 0210 	orr.w	r2, r3, #16
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	699a      	ldr	r2, [r3, #24]
 8007330:	4b0f      	ldr	r3, [pc, #60]	; (8007370 <USB_DevInit+0x2c4>)
 8007332:	4313      	orrs	r3, r2
 8007334:	687a      	ldr	r2, [r7, #4]
 8007336:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007338:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800733a:	2b00      	cmp	r3, #0
 800733c:	d005      	beq.n	800734a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	699b      	ldr	r3, [r3, #24]
 8007342:	f043 0208 	orr.w	r2, r3, #8
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800734a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800734c:	2b01      	cmp	r3, #1
 800734e:	d107      	bne.n	8007360 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	699b      	ldr	r3, [r3, #24]
 8007354:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007358:	f043 0304 	orr.w	r3, r3, #4
 800735c:	687a      	ldr	r2, [r7, #4]
 800735e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007360:	7dfb      	ldrb	r3, [r7, #23]
}
 8007362:	4618      	mov	r0, r3
 8007364:	3718      	adds	r7, #24
 8007366:	46bd      	mov	sp, r7
 8007368:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800736c:	b004      	add	sp, #16
 800736e:	4770      	bx	lr
 8007370:	803c3800 	.word	0x803c3800

08007374 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007374:	b480      	push	{r7}
 8007376:	b085      	sub	sp, #20
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
 800737c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800737e:	2300      	movs	r3, #0
 8007380:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	3301      	adds	r3, #1
 8007386:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	4a13      	ldr	r2, [pc, #76]	; (80073d8 <USB_FlushTxFifo+0x64>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d901      	bls.n	8007394 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007390:	2303      	movs	r3, #3
 8007392:	e01b      	b.n	80073cc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	691b      	ldr	r3, [r3, #16]
 8007398:	2b00      	cmp	r3, #0
 800739a:	daf2      	bge.n	8007382 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800739c:	2300      	movs	r3, #0
 800739e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	019b      	lsls	r3, r3, #6
 80073a4:	f043 0220 	orr.w	r2, r3, #32
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	3301      	adds	r3, #1
 80073b0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	4a08      	ldr	r2, [pc, #32]	; (80073d8 <USB_FlushTxFifo+0x64>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d901      	bls.n	80073be <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80073ba:	2303      	movs	r3, #3
 80073bc:	e006      	b.n	80073cc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	691b      	ldr	r3, [r3, #16]
 80073c2:	f003 0320 	and.w	r3, r3, #32
 80073c6:	2b20      	cmp	r3, #32
 80073c8:	d0f0      	beq.n	80073ac <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80073ca:	2300      	movs	r3, #0
}
 80073cc:	4618      	mov	r0, r3
 80073ce:	3714      	adds	r7, #20
 80073d0:	46bd      	mov	sp, r7
 80073d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d6:	4770      	bx	lr
 80073d8:	00030d40 	.word	0x00030d40

080073dc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80073dc:	b480      	push	{r7}
 80073de:	b085      	sub	sp, #20
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80073e4:	2300      	movs	r3, #0
 80073e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	3301      	adds	r3, #1
 80073ec:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	4a11      	ldr	r2, [pc, #68]	; (8007438 <USB_FlushRxFifo+0x5c>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d901      	bls.n	80073fa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80073f6:	2303      	movs	r3, #3
 80073f8:	e018      	b.n	800742c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	691b      	ldr	r3, [r3, #16]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	daf2      	bge.n	80073e8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007402:	2300      	movs	r3, #0
 8007404:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2210      	movs	r2, #16
 800740a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	3301      	adds	r3, #1
 8007410:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	4a08      	ldr	r2, [pc, #32]	; (8007438 <USB_FlushRxFifo+0x5c>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d901      	bls.n	800741e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800741a:	2303      	movs	r3, #3
 800741c:	e006      	b.n	800742c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	f003 0310 	and.w	r3, r3, #16
 8007426:	2b10      	cmp	r3, #16
 8007428:	d0f0      	beq.n	800740c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800742a:	2300      	movs	r3, #0
}
 800742c:	4618      	mov	r0, r3
 800742e:	3714      	adds	r7, #20
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr
 8007438:	00030d40 	.word	0x00030d40

0800743c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800743c:	b480      	push	{r7}
 800743e:	b085      	sub	sp, #20
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	460b      	mov	r3, r1
 8007446:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	78fb      	ldrb	r3, [r7, #3]
 8007456:	68f9      	ldr	r1, [r7, #12]
 8007458:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800745c:	4313      	orrs	r3, r2
 800745e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007460:	2300      	movs	r3, #0
}
 8007462:	4618      	mov	r0, r3
 8007464:	3714      	adds	r7, #20
 8007466:	46bd      	mov	sp, r7
 8007468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746c:	4770      	bx	lr

0800746e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800746e:	b480      	push	{r7}
 8007470:	b087      	sub	sp, #28
 8007472:	af00      	add	r7, sp, #0
 8007474:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800747a:	693b      	ldr	r3, [r7, #16]
 800747c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007480:	689b      	ldr	r3, [r3, #8]
 8007482:	f003 0306 	and.w	r3, r3, #6
 8007486:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d102      	bne.n	8007494 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800748e:	2300      	movs	r3, #0
 8007490:	75fb      	strb	r3, [r7, #23]
 8007492:	e00a      	b.n	80074aa <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2b02      	cmp	r3, #2
 8007498:	d002      	beq.n	80074a0 <USB_GetDevSpeed+0x32>
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2b06      	cmp	r3, #6
 800749e:	d102      	bne.n	80074a6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80074a0:	2302      	movs	r3, #2
 80074a2:	75fb      	strb	r3, [r7, #23]
 80074a4:	e001      	b.n	80074aa <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80074a6:	230f      	movs	r3, #15
 80074a8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80074aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	371c      	adds	r7, #28
 80074b0:	46bd      	mov	sp, r7
 80074b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b6:	4770      	bx	lr

080074b8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b085      	sub	sp, #20
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	781b      	ldrb	r3, [r3, #0]
 80074ca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	785b      	ldrb	r3, [r3, #1]
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d13a      	bne.n	800754a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074da:	69da      	ldr	r2, [r3, #28]
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	781b      	ldrb	r3, [r3, #0]
 80074e0:	f003 030f 	and.w	r3, r3, #15
 80074e4:	2101      	movs	r1, #1
 80074e6:	fa01 f303 	lsl.w	r3, r1, r3
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	68f9      	ldr	r1, [r7, #12]
 80074ee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80074f2:	4313      	orrs	r3, r2
 80074f4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	015a      	lsls	r2, r3, #5
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	4413      	add	r3, r2
 80074fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007508:	2b00      	cmp	r3, #0
 800750a:	d155      	bne.n	80075b8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	015a      	lsls	r2, r3, #5
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	4413      	add	r3, r2
 8007514:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007518:	681a      	ldr	r2, [r3, #0]
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	68db      	ldr	r3, [r3, #12]
 800751e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	791b      	ldrb	r3, [r3, #4]
 8007526:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007528:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	059b      	lsls	r3, r3, #22
 800752e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007530:	4313      	orrs	r3, r2
 8007532:	68ba      	ldr	r2, [r7, #8]
 8007534:	0151      	lsls	r1, r2, #5
 8007536:	68fa      	ldr	r2, [r7, #12]
 8007538:	440a      	add	r2, r1
 800753a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800753e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007542:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007546:	6013      	str	r3, [r2, #0]
 8007548:	e036      	b.n	80075b8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007550:	69da      	ldr	r2, [r3, #28]
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	781b      	ldrb	r3, [r3, #0]
 8007556:	f003 030f 	and.w	r3, r3, #15
 800755a:	2101      	movs	r1, #1
 800755c:	fa01 f303 	lsl.w	r3, r1, r3
 8007560:	041b      	lsls	r3, r3, #16
 8007562:	68f9      	ldr	r1, [r7, #12]
 8007564:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007568:	4313      	orrs	r3, r2
 800756a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	015a      	lsls	r2, r3, #5
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	4413      	add	r3, r2
 8007574:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800757e:	2b00      	cmp	r3, #0
 8007580:	d11a      	bne.n	80075b8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	015a      	lsls	r2, r3, #5
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	4413      	add	r3, r2
 800758a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	68db      	ldr	r3, [r3, #12]
 8007594:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	791b      	ldrb	r3, [r3, #4]
 800759c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800759e:	430b      	orrs	r3, r1
 80075a0:	4313      	orrs	r3, r2
 80075a2:	68ba      	ldr	r2, [r7, #8]
 80075a4:	0151      	lsls	r1, r2, #5
 80075a6:	68fa      	ldr	r2, [r7, #12]
 80075a8:	440a      	add	r2, r1
 80075aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075b6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80075b8:	2300      	movs	r3, #0
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	3714      	adds	r7, #20
 80075be:	46bd      	mov	sp, r7
 80075c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c4:	4770      	bx	lr
	...

080075c8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b085      	sub	sp, #20
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	781b      	ldrb	r3, [r3, #0]
 80075da:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	785b      	ldrb	r3, [r3, #1]
 80075e0:	2b01      	cmp	r3, #1
 80075e2:	d161      	bne.n	80076a8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	015a      	lsls	r2, r3, #5
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	4413      	add	r3, r2
 80075ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80075f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80075fa:	d11f      	bne.n	800763c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	015a      	lsls	r2, r3, #5
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	4413      	add	r3, r2
 8007604:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	68ba      	ldr	r2, [r7, #8]
 800760c:	0151      	lsls	r1, r2, #5
 800760e:	68fa      	ldr	r2, [r7, #12]
 8007610:	440a      	add	r2, r1
 8007612:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007616:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800761a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	015a      	lsls	r2, r3, #5
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	4413      	add	r3, r2
 8007624:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	68ba      	ldr	r2, [r7, #8]
 800762c:	0151      	lsls	r1, r2, #5
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	440a      	add	r2, r1
 8007632:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007636:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800763a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007642:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	781b      	ldrb	r3, [r3, #0]
 8007648:	f003 030f 	and.w	r3, r3, #15
 800764c:	2101      	movs	r1, #1
 800764e:	fa01 f303 	lsl.w	r3, r1, r3
 8007652:	b29b      	uxth	r3, r3
 8007654:	43db      	mvns	r3, r3
 8007656:	68f9      	ldr	r1, [r7, #12]
 8007658:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800765c:	4013      	ands	r3, r2
 800765e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007666:	69da      	ldr	r2, [r3, #28]
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	781b      	ldrb	r3, [r3, #0]
 800766c:	f003 030f 	and.w	r3, r3, #15
 8007670:	2101      	movs	r1, #1
 8007672:	fa01 f303 	lsl.w	r3, r1, r3
 8007676:	b29b      	uxth	r3, r3
 8007678:	43db      	mvns	r3, r3
 800767a:	68f9      	ldr	r1, [r7, #12]
 800767c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007680:	4013      	ands	r3, r2
 8007682:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	015a      	lsls	r2, r3, #5
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	4413      	add	r3, r2
 800768c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007690:	681a      	ldr	r2, [r3, #0]
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	0159      	lsls	r1, r3, #5
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	440b      	add	r3, r1
 800769a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800769e:	4619      	mov	r1, r3
 80076a0:	4b35      	ldr	r3, [pc, #212]	; (8007778 <USB_DeactivateEndpoint+0x1b0>)
 80076a2:	4013      	ands	r3, r2
 80076a4:	600b      	str	r3, [r1, #0]
 80076a6:	e060      	b.n	800776a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	015a      	lsls	r2, r3, #5
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	4413      	add	r3, r2
 80076b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80076ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80076be:	d11f      	bne.n	8007700 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	015a      	lsls	r2, r3, #5
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	4413      	add	r3, r2
 80076c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	68ba      	ldr	r2, [r7, #8]
 80076d0:	0151      	lsls	r1, r2, #5
 80076d2:	68fa      	ldr	r2, [r7, #12]
 80076d4:	440a      	add	r2, r1
 80076d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076da:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80076de:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	015a      	lsls	r2, r3, #5
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	4413      	add	r3, r2
 80076e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	68ba      	ldr	r2, [r7, #8]
 80076f0:	0151      	lsls	r1, r2, #5
 80076f2:	68fa      	ldr	r2, [r7, #12]
 80076f4:	440a      	add	r2, r1
 80076f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076fa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80076fe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007706:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	781b      	ldrb	r3, [r3, #0]
 800770c:	f003 030f 	and.w	r3, r3, #15
 8007710:	2101      	movs	r1, #1
 8007712:	fa01 f303 	lsl.w	r3, r1, r3
 8007716:	041b      	lsls	r3, r3, #16
 8007718:	43db      	mvns	r3, r3
 800771a:	68f9      	ldr	r1, [r7, #12]
 800771c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007720:	4013      	ands	r3, r2
 8007722:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800772a:	69da      	ldr	r2, [r3, #28]
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	781b      	ldrb	r3, [r3, #0]
 8007730:	f003 030f 	and.w	r3, r3, #15
 8007734:	2101      	movs	r1, #1
 8007736:	fa01 f303 	lsl.w	r3, r1, r3
 800773a:	041b      	lsls	r3, r3, #16
 800773c:	43db      	mvns	r3, r3
 800773e:	68f9      	ldr	r1, [r7, #12]
 8007740:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007744:	4013      	ands	r3, r2
 8007746:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	015a      	lsls	r2, r3, #5
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	4413      	add	r3, r2
 8007750:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	0159      	lsls	r1, r3, #5
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	440b      	add	r3, r1
 800775e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007762:	4619      	mov	r1, r3
 8007764:	4b05      	ldr	r3, [pc, #20]	; (800777c <USB_DeactivateEndpoint+0x1b4>)
 8007766:	4013      	ands	r3, r2
 8007768:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800776a:	2300      	movs	r3, #0
}
 800776c:	4618      	mov	r0, r3
 800776e:	3714      	adds	r7, #20
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr
 8007778:	ec337800 	.word	0xec337800
 800777c:	eff37800 	.word	0xeff37800

08007780 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b08a      	sub	sp, #40	; 0x28
 8007784:	af02      	add	r7, sp, #8
 8007786:	60f8      	str	r0, [r7, #12]
 8007788:	60b9      	str	r1, [r7, #8]
 800778a:	4613      	mov	r3, r2
 800778c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	781b      	ldrb	r3, [r3, #0]
 8007796:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	785b      	ldrb	r3, [r3, #1]
 800779c:	2b01      	cmp	r3, #1
 800779e:	f040 815c 	bne.w	8007a5a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	699b      	ldr	r3, [r3, #24]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d132      	bne.n	8007810 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80077aa:	69bb      	ldr	r3, [r7, #24]
 80077ac:	015a      	lsls	r2, r3, #5
 80077ae:	69fb      	ldr	r3, [r7, #28]
 80077b0:	4413      	add	r3, r2
 80077b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077b6:	691b      	ldr	r3, [r3, #16]
 80077b8:	69ba      	ldr	r2, [r7, #24]
 80077ba:	0151      	lsls	r1, r2, #5
 80077bc:	69fa      	ldr	r2, [r7, #28]
 80077be:	440a      	add	r2, r1
 80077c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077c4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80077c8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80077cc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80077ce:	69bb      	ldr	r3, [r7, #24]
 80077d0:	015a      	lsls	r2, r3, #5
 80077d2:	69fb      	ldr	r3, [r7, #28]
 80077d4:	4413      	add	r3, r2
 80077d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077da:	691b      	ldr	r3, [r3, #16]
 80077dc:	69ba      	ldr	r2, [r7, #24]
 80077de:	0151      	lsls	r1, r2, #5
 80077e0:	69fa      	ldr	r2, [r7, #28]
 80077e2:	440a      	add	r2, r1
 80077e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077e8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80077ec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80077ee:	69bb      	ldr	r3, [r7, #24]
 80077f0:	015a      	lsls	r2, r3, #5
 80077f2:	69fb      	ldr	r3, [r7, #28]
 80077f4:	4413      	add	r3, r2
 80077f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077fa:	691b      	ldr	r3, [r3, #16]
 80077fc:	69ba      	ldr	r2, [r7, #24]
 80077fe:	0151      	lsls	r1, r2, #5
 8007800:	69fa      	ldr	r2, [r7, #28]
 8007802:	440a      	add	r2, r1
 8007804:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007808:	0cdb      	lsrs	r3, r3, #19
 800780a:	04db      	lsls	r3, r3, #19
 800780c:	6113      	str	r3, [r2, #16]
 800780e:	e074      	b.n	80078fa <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007810:	69bb      	ldr	r3, [r7, #24]
 8007812:	015a      	lsls	r2, r3, #5
 8007814:	69fb      	ldr	r3, [r7, #28]
 8007816:	4413      	add	r3, r2
 8007818:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800781c:	691b      	ldr	r3, [r3, #16]
 800781e:	69ba      	ldr	r2, [r7, #24]
 8007820:	0151      	lsls	r1, r2, #5
 8007822:	69fa      	ldr	r2, [r7, #28]
 8007824:	440a      	add	r2, r1
 8007826:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800782a:	0cdb      	lsrs	r3, r3, #19
 800782c:	04db      	lsls	r3, r3, #19
 800782e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007830:	69bb      	ldr	r3, [r7, #24]
 8007832:	015a      	lsls	r2, r3, #5
 8007834:	69fb      	ldr	r3, [r7, #28]
 8007836:	4413      	add	r3, r2
 8007838:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800783c:	691b      	ldr	r3, [r3, #16]
 800783e:	69ba      	ldr	r2, [r7, #24]
 8007840:	0151      	lsls	r1, r2, #5
 8007842:	69fa      	ldr	r2, [r7, #28]
 8007844:	440a      	add	r2, r1
 8007846:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800784a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800784e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007852:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007854:	69bb      	ldr	r3, [r7, #24]
 8007856:	015a      	lsls	r2, r3, #5
 8007858:	69fb      	ldr	r3, [r7, #28]
 800785a:	4413      	add	r3, r2
 800785c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007860:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	6999      	ldr	r1, [r3, #24]
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	68db      	ldr	r3, [r3, #12]
 800786a:	440b      	add	r3, r1
 800786c:	1e59      	subs	r1, r3, #1
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	68db      	ldr	r3, [r3, #12]
 8007872:	fbb1 f3f3 	udiv	r3, r1, r3
 8007876:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007878:	4b9d      	ldr	r3, [pc, #628]	; (8007af0 <USB_EPStartXfer+0x370>)
 800787a:	400b      	ands	r3, r1
 800787c:	69b9      	ldr	r1, [r7, #24]
 800787e:	0148      	lsls	r0, r1, #5
 8007880:	69f9      	ldr	r1, [r7, #28]
 8007882:	4401      	add	r1, r0
 8007884:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007888:	4313      	orrs	r3, r2
 800788a:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	015a      	lsls	r2, r3, #5
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	4413      	add	r3, r2
 8007894:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007898:	691a      	ldr	r2, [r3, #16]
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	699b      	ldr	r3, [r3, #24]
 800789e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078a2:	69b9      	ldr	r1, [r7, #24]
 80078a4:	0148      	lsls	r0, r1, #5
 80078a6:	69f9      	ldr	r1, [r7, #28]
 80078a8:	4401      	add	r1, r0
 80078aa:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80078ae:	4313      	orrs	r3, r2
 80078b0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	791b      	ldrb	r3, [r3, #4]
 80078b6:	2b01      	cmp	r3, #1
 80078b8:	d11f      	bne.n	80078fa <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80078ba:	69bb      	ldr	r3, [r7, #24]
 80078bc:	015a      	lsls	r2, r3, #5
 80078be:	69fb      	ldr	r3, [r7, #28]
 80078c0:	4413      	add	r3, r2
 80078c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078c6:	691b      	ldr	r3, [r3, #16]
 80078c8:	69ba      	ldr	r2, [r7, #24]
 80078ca:	0151      	lsls	r1, r2, #5
 80078cc:	69fa      	ldr	r2, [r7, #28]
 80078ce:	440a      	add	r2, r1
 80078d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078d4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80078d8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80078da:	69bb      	ldr	r3, [r7, #24]
 80078dc:	015a      	lsls	r2, r3, #5
 80078de:	69fb      	ldr	r3, [r7, #28]
 80078e0:	4413      	add	r3, r2
 80078e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078e6:	691b      	ldr	r3, [r3, #16]
 80078e8:	69ba      	ldr	r2, [r7, #24]
 80078ea:	0151      	lsls	r1, r2, #5
 80078ec:	69fa      	ldr	r2, [r7, #28]
 80078ee:	440a      	add	r2, r1
 80078f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80078f8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80078fa:	79fb      	ldrb	r3, [r7, #7]
 80078fc:	2b01      	cmp	r3, #1
 80078fe:	d14b      	bne.n	8007998 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	695b      	ldr	r3, [r3, #20]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d009      	beq.n	800791c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007908:	69bb      	ldr	r3, [r7, #24]
 800790a:	015a      	lsls	r2, r3, #5
 800790c:	69fb      	ldr	r3, [r7, #28]
 800790e:	4413      	add	r3, r2
 8007910:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007914:	461a      	mov	r2, r3
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	695b      	ldr	r3, [r3, #20]
 800791a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	791b      	ldrb	r3, [r3, #4]
 8007920:	2b01      	cmp	r3, #1
 8007922:	d128      	bne.n	8007976 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007924:	69fb      	ldr	r3, [r7, #28]
 8007926:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800792a:	689b      	ldr	r3, [r3, #8]
 800792c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007930:	2b00      	cmp	r3, #0
 8007932:	d110      	bne.n	8007956 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007934:	69bb      	ldr	r3, [r7, #24]
 8007936:	015a      	lsls	r2, r3, #5
 8007938:	69fb      	ldr	r3, [r7, #28]
 800793a:	4413      	add	r3, r2
 800793c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	69ba      	ldr	r2, [r7, #24]
 8007944:	0151      	lsls	r1, r2, #5
 8007946:	69fa      	ldr	r2, [r7, #28]
 8007948:	440a      	add	r2, r1
 800794a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800794e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007952:	6013      	str	r3, [r2, #0]
 8007954:	e00f      	b.n	8007976 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007956:	69bb      	ldr	r3, [r7, #24]
 8007958:	015a      	lsls	r2, r3, #5
 800795a:	69fb      	ldr	r3, [r7, #28]
 800795c:	4413      	add	r3, r2
 800795e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	69ba      	ldr	r2, [r7, #24]
 8007966:	0151      	lsls	r1, r2, #5
 8007968:	69fa      	ldr	r2, [r7, #28]
 800796a:	440a      	add	r2, r1
 800796c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007970:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007974:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007976:	69bb      	ldr	r3, [r7, #24]
 8007978:	015a      	lsls	r2, r3, #5
 800797a:	69fb      	ldr	r3, [r7, #28]
 800797c:	4413      	add	r3, r2
 800797e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	69ba      	ldr	r2, [r7, #24]
 8007986:	0151      	lsls	r1, r2, #5
 8007988:	69fa      	ldr	r2, [r7, #28]
 800798a:	440a      	add	r2, r1
 800798c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007990:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007994:	6013      	str	r3, [r2, #0]
 8007996:	e133      	b.n	8007c00 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007998:	69bb      	ldr	r3, [r7, #24]
 800799a:	015a      	lsls	r2, r3, #5
 800799c:	69fb      	ldr	r3, [r7, #28]
 800799e:	4413      	add	r3, r2
 80079a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	69ba      	ldr	r2, [r7, #24]
 80079a8:	0151      	lsls	r1, r2, #5
 80079aa:	69fa      	ldr	r2, [r7, #28]
 80079ac:	440a      	add	r2, r1
 80079ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079b2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80079b6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	791b      	ldrb	r3, [r3, #4]
 80079bc:	2b01      	cmp	r3, #1
 80079be:	d015      	beq.n	80079ec <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	699b      	ldr	r3, [r3, #24]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	f000 811b 	beq.w	8007c00 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80079ca:	69fb      	ldr	r3, [r7, #28]
 80079cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	781b      	ldrb	r3, [r3, #0]
 80079d6:	f003 030f 	and.w	r3, r3, #15
 80079da:	2101      	movs	r1, #1
 80079dc:	fa01 f303 	lsl.w	r3, r1, r3
 80079e0:	69f9      	ldr	r1, [r7, #28]
 80079e2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80079e6:	4313      	orrs	r3, r2
 80079e8:	634b      	str	r3, [r1, #52]	; 0x34
 80079ea:	e109      	b.n	8007c00 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80079ec:	69fb      	ldr	r3, [r7, #28]
 80079ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079f2:	689b      	ldr	r3, [r3, #8]
 80079f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d110      	bne.n	8007a1e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	015a      	lsls	r2, r3, #5
 8007a00:	69fb      	ldr	r3, [r7, #28]
 8007a02:	4413      	add	r3, r2
 8007a04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	69ba      	ldr	r2, [r7, #24]
 8007a0c:	0151      	lsls	r1, r2, #5
 8007a0e:	69fa      	ldr	r2, [r7, #28]
 8007a10:	440a      	add	r2, r1
 8007a12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a16:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007a1a:	6013      	str	r3, [r2, #0]
 8007a1c:	e00f      	b.n	8007a3e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007a1e:	69bb      	ldr	r3, [r7, #24]
 8007a20:	015a      	lsls	r2, r3, #5
 8007a22:	69fb      	ldr	r3, [r7, #28]
 8007a24:	4413      	add	r3, r2
 8007a26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	69ba      	ldr	r2, [r7, #24]
 8007a2e:	0151      	lsls	r1, r2, #5
 8007a30:	69fa      	ldr	r2, [r7, #28]
 8007a32:	440a      	add	r2, r1
 8007a34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a3c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	6919      	ldr	r1, [r3, #16]
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	781a      	ldrb	r2, [r3, #0]
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	699b      	ldr	r3, [r3, #24]
 8007a4a:	b298      	uxth	r0, r3
 8007a4c:	79fb      	ldrb	r3, [r7, #7]
 8007a4e:	9300      	str	r3, [sp, #0]
 8007a50:	4603      	mov	r3, r0
 8007a52:	68f8      	ldr	r0, [r7, #12]
 8007a54:	f000 fade 	bl	8008014 <USB_WritePacket>
 8007a58:	e0d2      	b.n	8007c00 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007a5a:	69bb      	ldr	r3, [r7, #24]
 8007a5c:	015a      	lsls	r2, r3, #5
 8007a5e:	69fb      	ldr	r3, [r7, #28]
 8007a60:	4413      	add	r3, r2
 8007a62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a66:	691b      	ldr	r3, [r3, #16]
 8007a68:	69ba      	ldr	r2, [r7, #24]
 8007a6a:	0151      	lsls	r1, r2, #5
 8007a6c:	69fa      	ldr	r2, [r7, #28]
 8007a6e:	440a      	add	r2, r1
 8007a70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a74:	0cdb      	lsrs	r3, r3, #19
 8007a76:	04db      	lsls	r3, r3, #19
 8007a78:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007a7a:	69bb      	ldr	r3, [r7, #24]
 8007a7c:	015a      	lsls	r2, r3, #5
 8007a7e:	69fb      	ldr	r3, [r7, #28]
 8007a80:	4413      	add	r3, r2
 8007a82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a86:	691b      	ldr	r3, [r3, #16]
 8007a88:	69ba      	ldr	r2, [r7, #24]
 8007a8a:	0151      	lsls	r1, r2, #5
 8007a8c:	69fa      	ldr	r2, [r7, #28]
 8007a8e:	440a      	add	r2, r1
 8007a90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a94:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007a98:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007a9c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	699b      	ldr	r3, [r3, #24]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d126      	bne.n	8007af4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007aa6:	69bb      	ldr	r3, [r7, #24]
 8007aa8:	015a      	lsls	r2, r3, #5
 8007aaa:	69fb      	ldr	r3, [r7, #28]
 8007aac:	4413      	add	r3, r2
 8007aae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ab2:	691a      	ldr	r2, [r3, #16]
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	68db      	ldr	r3, [r3, #12]
 8007ab8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007abc:	69b9      	ldr	r1, [r7, #24]
 8007abe:	0148      	lsls	r0, r1, #5
 8007ac0:	69f9      	ldr	r1, [r7, #28]
 8007ac2:	4401      	add	r1, r0
 8007ac4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007ac8:	4313      	orrs	r3, r2
 8007aca:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007acc:	69bb      	ldr	r3, [r7, #24]
 8007ace:	015a      	lsls	r2, r3, #5
 8007ad0:	69fb      	ldr	r3, [r7, #28]
 8007ad2:	4413      	add	r3, r2
 8007ad4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ad8:	691b      	ldr	r3, [r3, #16]
 8007ada:	69ba      	ldr	r2, [r7, #24]
 8007adc:	0151      	lsls	r1, r2, #5
 8007ade:	69fa      	ldr	r2, [r7, #28]
 8007ae0:	440a      	add	r2, r1
 8007ae2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ae6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007aea:	6113      	str	r3, [r2, #16]
 8007aec:	e03a      	b.n	8007b64 <USB_EPStartXfer+0x3e4>
 8007aee:	bf00      	nop
 8007af0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	699a      	ldr	r2, [r3, #24]
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	68db      	ldr	r3, [r3, #12]
 8007afc:	4413      	add	r3, r2
 8007afe:	1e5a      	subs	r2, r3, #1
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	68db      	ldr	r3, [r3, #12]
 8007b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b08:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	68db      	ldr	r3, [r3, #12]
 8007b0e:	8afa      	ldrh	r2, [r7, #22]
 8007b10:	fb03 f202 	mul.w	r2, r3, r2
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007b18:	69bb      	ldr	r3, [r7, #24]
 8007b1a:	015a      	lsls	r2, r3, #5
 8007b1c:	69fb      	ldr	r3, [r7, #28]
 8007b1e:	4413      	add	r3, r2
 8007b20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b24:	691a      	ldr	r2, [r3, #16]
 8007b26:	8afb      	ldrh	r3, [r7, #22]
 8007b28:	04d9      	lsls	r1, r3, #19
 8007b2a:	4b38      	ldr	r3, [pc, #224]	; (8007c0c <USB_EPStartXfer+0x48c>)
 8007b2c:	400b      	ands	r3, r1
 8007b2e:	69b9      	ldr	r1, [r7, #24]
 8007b30:	0148      	lsls	r0, r1, #5
 8007b32:	69f9      	ldr	r1, [r7, #28]
 8007b34:	4401      	add	r1, r0
 8007b36:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007b3e:	69bb      	ldr	r3, [r7, #24]
 8007b40:	015a      	lsls	r2, r3, #5
 8007b42:	69fb      	ldr	r3, [r7, #28]
 8007b44:	4413      	add	r3, r2
 8007b46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b4a:	691a      	ldr	r2, [r3, #16]
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	69db      	ldr	r3, [r3, #28]
 8007b50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b54:	69b9      	ldr	r1, [r7, #24]
 8007b56:	0148      	lsls	r0, r1, #5
 8007b58:	69f9      	ldr	r1, [r7, #28]
 8007b5a:	4401      	add	r1, r0
 8007b5c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007b60:	4313      	orrs	r3, r2
 8007b62:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007b64:	79fb      	ldrb	r3, [r7, #7]
 8007b66:	2b01      	cmp	r3, #1
 8007b68:	d10d      	bne.n	8007b86 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	691b      	ldr	r3, [r3, #16]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d009      	beq.n	8007b86 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	6919      	ldr	r1, [r3, #16]
 8007b76:	69bb      	ldr	r3, [r7, #24]
 8007b78:	015a      	lsls	r2, r3, #5
 8007b7a:	69fb      	ldr	r3, [r7, #28]
 8007b7c:	4413      	add	r3, r2
 8007b7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b82:	460a      	mov	r2, r1
 8007b84:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	791b      	ldrb	r3, [r3, #4]
 8007b8a:	2b01      	cmp	r3, #1
 8007b8c:	d128      	bne.n	8007be0 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007b8e:	69fb      	ldr	r3, [r7, #28]
 8007b90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b94:	689b      	ldr	r3, [r3, #8]
 8007b96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d110      	bne.n	8007bc0 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007b9e:	69bb      	ldr	r3, [r7, #24]
 8007ba0:	015a      	lsls	r2, r3, #5
 8007ba2:	69fb      	ldr	r3, [r7, #28]
 8007ba4:	4413      	add	r3, r2
 8007ba6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	69ba      	ldr	r2, [r7, #24]
 8007bae:	0151      	lsls	r1, r2, #5
 8007bb0:	69fa      	ldr	r2, [r7, #28]
 8007bb2:	440a      	add	r2, r1
 8007bb4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007bb8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007bbc:	6013      	str	r3, [r2, #0]
 8007bbe:	e00f      	b.n	8007be0 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007bc0:	69bb      	ldr	r3, [r7, #24]
 8007bc2:	015a      	lsls	r2, r3, #5
 8007bc4:	69fb      	ldr	r3, [r7, #28]
 8007bc6:	4413      	add	r3, r2
 8007bc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	69ba      	ldr	r2, [r7, #24]
 8007bd0:	0151      	lsls	r1, r2, #5
 8007bd2:	69fa      	ldr	r2, [r7, #28]
 8007bd4:	440a      	add	r2, r1
 8007bd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007bda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007bde:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007be0:	69bb      	ldr	r3, [r7, #24]
 8007be2:	015a      	lsls	r2, r3, #5
 8007be4:	69fb      	ldr	r3, [r7, #28]
 8007be6:	4413      	add	r3, r2
 8007be8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	69ba      	ldr	r2, [r7, #24]
 8007bf0:	0151      	lsls	r1, r2, #5
 8007bf2:	69fa      	ldr	r2, [r7, #28]
 8007bf4:	440a      	add	r2, r1
 8007bf6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007bfa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007bfe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3720      	adds	r7, #32
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}
 8007c0a:	bf00      	nop
 8007c0c:	1ff80000 	.word	0x1ff80000

08007c10 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b087      	sub	sp, #28
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	4613      	mov	r3, r2
 8007c1c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	781b      	ldrb	r3, [r3, #0]
 8007c26:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	785b      	ldrb	r3, [r3, #1]
 8007c2c:	2b01      	cmp	r3, #1
 8007c2e:	f040 80ce 	bne.w	8007dce <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	699b      	ldr	r3, [r3, #24]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d132      	bne.n	8007ca0 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	015a      	lsls	r2, r3, #5
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	4413      	add	r3, r2
 8007c42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c46:	691b      	ldr	r3, [r3, #16]
 8007c48:	693a      	ldr	r2, [r7, #16]
 8007c4a:	0151      	lsls	r1, r2, #5
 8007c4c:	697a      	ldr	r2, [r7, #20]
 8007c4e:	440a      	add	r2, r1
 8007c50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c54:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007c58:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007c5c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007c5e:	693b      	ldr	r3, [r7, #16]
 8007c60:	015a      	lsls	r2, r3, #5
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	4413      	add	r3, r2
 8007c66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c6a:	691b      	ldr	r3, [r3, #16]
 8007c6c:	693a      	ldr	r2, [r7, #16]
 8007c6e:	0151      	lsls	r1, r2, #5
 8007c70:	697a      	ldr	r2, [r7, #20]
 8007c72:	440a      	add	r2, r1
 8007c74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c78:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007c7c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007c7e:	693b      	ldr	r3, [r7, #16]
 8007c80:	015a      	lsls	r2, r3, #5
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	4413      	add	r3, r2
 8007c86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c8a:	691b      	ldr	r3, [r3, #16]
 8007c8c:	693a      	ldr	r2, [r7, #16]
 8007c8e:	0151      	lsls	r1, r2, #5
 8007c90:	697a      	ldr	r2, [r7, #20]
 8007c92:	440a      	add	r2, r1
 8007c94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c98:	0cdb      	lsrs	r3, r3, #19
 8007c9a:	04db      	lsls	r3, r3, #19
 8007c9c:	6113      	str	r3, [r2, #16]
 8007c9e:	e04e      	b.n	8007d3e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007ca0:	693b      	ldr	r3, [r7, #16]
 8007ca2:	015a      	lsls	r2, r3, #5
 8007ca4:	697b      	ldr	r3, [r7, #20]
 8007ca6:	4413      	add	r3, r2
 8007ca8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cac:	691b      	ldr	r3, [r3, #16]
 8007cae:	693a      	ldr	r2, [r7, #16]
 8007cb0:	0151      	lsls	r1, r2, #5
 8007cb2:	697a      	ldr	r2, [r7, #20]
 8007cb4:	440a      	add	r2, r1
 8007cb6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007cba:	0cdb      	lsrs	r3, r3, #19
 8007cbc:	04db      	lsls	r3, r3, #19
 8007cbe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	015a      	lsls	r2, r3, #5
 8007cc4:	697b      	ldr	r3, [r7, #20]
 8007cc6:	4413      	add	r3, r2
 8007cc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ccc:	691b      	ldr	r3, [r3, #16]
 8007cce:	693a      	ldr	r2, [r7, #16]
 8007cd0:	0151      	lsls	r1, r2, #5
 8007cd2:	697a      	ldr	r2, [r7, #20]
 8007cd4:	440a      	add	r2, r1
 8007cd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007cda:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007cde:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007ce2:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	699a      	ldr	r2, [r3, #24]
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	68db      	ldr	r3, [r3, #12]
 8007cec:	429a      	cmp	r2, r3
 8007cee:	d903      	bls.n	8007cf8 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	68da      	ldr	r2, [r3, #12]
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	015a      	lsls	r2, r3, #5
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	4413      	add	r3, r2
 8007d00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d04:	691b      	ldr	r3, [r3, #16]
 8007d06:	693a      	ldr	r2, [r7, #16]
 8007d08:	0151      	lsls	r1, r2, #5
 8007d0a:	697a      	ldr	r2, [r7, #20]
 8007d0c:	440a      	add	r2, r1
 8007d0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d12:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007d16:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	015a      	lsls	r2, r3, #5
 8007d1c:	697b      	ldr	r3, [r7, #20]
 8007d1e:	4413      	add	r3, r2
 8007d20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d24:	691a      	ldr	r2, [r3, #16]
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	699b      	ldr	r3, [r3, #24]
 8007d2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d2e:	6939      	ldr	r1, [r7, #16]
 8007d30:	0148      	lsls	r0, r1, #5
 8007d32:	6979      	ldr	r1, [r7, #20]
 8007d34:	4401      	add	r1, r0
 8007d36:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007d3e:	79fb      	ldrb	r3, [r7, #7]
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d11e      	bne.n	8007d82 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	695b      	ldr	r3, [r3, #20]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d009      	beq.n	8007d60 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	015a      	lsls	r2, r3, #5
 8007d50:	697b      	ldr	r3, [r7, #20]
 8007d52:	4413      	add	r3, r2
 8007d54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d58:	461a      	mov	r2, r3
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	695b      	ldr	r3, [r3, #20]
 8007d5e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007d60:	693b      	ldr	r3, [r7, #16]
 8007d62:	015a      	lsls	r2, r3, #5
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	4413      	add	r3, r2
 8007d68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	693a      	ldr	r2, [r7, #16]
 8007d70:	0151      	lsls	r1, r2, #5
 8007d72:	697a      	ldr	r2, [r7, #20]
 8007d74:	440a      	add	r2, r1
 8007d76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d7a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007d7e:	6013      	str	r3, [r2, #0]
 8007d80:	e097      	b.n	8007eb2 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007d82:	693b      	ldr	r3, [r7, #16]
 8007d84:	015a      	lsls	r2, r3, #5
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	4413      	add	r3, r2
 8007d8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	693a      	ldr	r2, [r7, #16]
 8007d92:	0151      	lsls	r1, r2, #5
 8007d94:	697a      	ldr	r2, [r7, #20]
 8007d96:	440a      	add	r2, r1
 8007d98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d9c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007da0:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	699b      	ldr	r3, [r3, #24]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	f000 8083 	beq.w	8007eb2 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007db2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	781b      	ldrb	r3, [r3, #0]
 8007db8:	f003 030f 	and.w	r3, r3, #15
 8007dbc:	2101      	movs	r1, #1
 8007dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8007dc2:	6979      	ldr	r1, [r7, #20]
 8007dc4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	634b      	str	r3, [r1, #52]	; 0x34
 8007dcc:	e071      	b.n	8007eb2 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	015a      	lsls	r2, r3, #5
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	4413      	add	r3, r2
 8007dd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dda:	691b      	ldr	r3, [r3, #16]
 8007ddc:	693a      	ldr	r2, [r7, #16]
 8007dde:	0151      	lsls	r1, r2, #5
 8007de0:	697a      	ldr	r2, [r7, #20]
 8007de2:	440a      	add	r2, r1
 8007de4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007de8:	0cdb      	lsrs	r3, r3, #19
 8007dea:	04db      	lsls	r3, r3, #19
 8007dec:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	015a      	lsls	r2, r3, #5
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	4413      	add	r3, r2
 8007df6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dfa:	691b      	ldr	r3, [r3, #16]
 8007dfc:	693a      	ldr	r2, [r7, #16]
 8007dfe:	0151      	lsls	r1, r2, #5
 8007e00:	697a      	ldr	r2, [r7, #20]
 8007e02:	440a      	add	r2, r1
 8007e04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e08:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007e0c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007e10:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	699b      	ldr	r3, [r3, #24]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d003      	beq.n	8007e22 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	68da      	ldr	r2, [r3, #12]
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	68da      	ldr	r2, [r3, #12]
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	015a      	lsls	r2, r3, #5
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	4413      	add	r3, r2
 8007e32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e36:	691b      	ldr	r3, [r3, #16]
 8007e38:	693a      	ldr	r2, [r7, #16]
 8007e3a:	0151      	lsls	r1, r2, #5
 8007e3c:	697a      	ldr	r2, [r7, #20]
 8007e3e:	440a      	add	r2, r1
 8007e40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e44:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007e48:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	015a      	lsls	r2, r3, #5
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	4413      	add	r3, r2
 8007e52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e56:	691a      	ldr	r2, [r3, #16]
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	69db      	ldr	r3, [r3, #28]
 8007e5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e60:	6939      	ldr	r1, [r7, #16]
 8007e62:	0148      	lsls	r0, r1, #5
 8007e64:	6979      	ldr	r1, [r7, #20]
 8007e66:	4401      	add	r1, r0
 8007e68:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8007e70:	79fb      	ldrb	r3, [r7, #7]
 8007e72:	2b01      	cmp	r3, #1
 8007e74:	d10d      	bne.n	8007e92 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	691b      	ldr	r3, [r3, #16]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d009      	beq.n	8007e92 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	6919      	ldr	r1, [r3, #16]
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	015a      	lsls	r2, r3, #5
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	4413      	add	r3, r2
 8007e8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e8e:	460a      	mov	r2, r1
 8007e90:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	015a      	lsls	r2, r3, #5
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	4413      	add	r3, r2
 8007e9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	693a      	ldr	r2, [r7, #16]
 8007ea2:	0151      	lsls	r1, r2, #5
 8007ea4:	697a      	ldr	r2, [r7, #20]
 8007ea6:	440a      	add	r2, r1
 8007ea8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007eac:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007eb0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007eb2:	2300      	movs	r3, #0
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	371c      	adds	r7, #28
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebe:	4770      	bx	lr

08007ec0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b087      	sub	sp, #28
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
 8007ec8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	785b      	ldrb	r3, [r3, #1]
 8007eda:	2b01      	cmp	r3, #1
 8007edc:	d14a      	bne.n	8007f74 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	781b      	ldrb	r3, [r3, #0]
 8007ee2:	015a      	lsls	r2, r3, #5
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	4413      	add	r3, r2
 8007ee8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ef2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ef6:	f040 8086 	bne.w	8008006 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	781b      	ldrb	r3, [r3, #0]
 8007efe:	015a      	lsls	r2, r3, #5
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	4413      	add	r3, r2
 8007f04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	683a      	ldr	r2, [r7, #0]
 8007f0c:	7812      	ldrb	r2, [r2, #0]
 8007f0e:	0151      	lsls	r1, r2, #5
 8007f10:	693a      	ldr	r2, [r7, #16]
 8007f12:	440a      	add	r2, r1
 8007f14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f18:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007f1c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	781b      	ldrb	r3, [r3, #0]
 8007f22:	015a      	lsls	r2, r3, #5
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	4413      	add	r3, r2
 8007f28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	683a      	ldr	r2, [r7, #0]
 8007f30:	7812      	ldrb	r2, [r2, #0]
 8007f32:	0151      	lsls	r1, r2, #5
 8007f34:	693a      	ldr	r2, [r7, #16]
 8007f36:	440a      	add	r2, r1
 8007f38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f3c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007f40:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	3301      	adds	r3, #1
 8007f46:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	f242 7210 	movw	r2, #10000	; 0x2710
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d902      	bls.n	8007f58 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007f52:	2301      	movs	r3, #1
 8007f54:	75fb      	strb	r3, [r7, #23]
          break;
 8007f56:	e056      	b.n	8008006 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	781b      	ldrb	r3, [r3, #0]
 8007f5c:	015a      	lsls	r2, r3, #5
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	4413      	add	r3, r2
 8007f62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007f6c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f70:	d0e7      	beq.n	8007f42 <USB_EPStopXfer+0x82>
 8007f72:	e048      	b.n	8008006 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	781b      	ldrb	r3, [r3, #0]
 8007f78:	015a      	lsls	r2, r3, #5
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	4413      	add	r3, r2
 8007f7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007f88:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f8c:	d13b      	bne.n	8008006 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	015a      	lsls	r2, r3, #5
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	4413      	add	r3, r2
 8007f98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	683a      	ldr	r2, [r7, #0]
 8007fa0:	7812      	ldrb	r2, [r2, #0]
 8007fa2:	0151      	lsls	r1, r2, #5
 8007fa4:	693a      	ldr	r2, [r7, #16]
 8007fa6:	440a      	add	r2, r1
 8007fa8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007fac:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007fb0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	781b      	ldrb	r3, [r3, #0]
 8007fb6:	015a      	lsls	r2, r3, #5
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	4413      	add	r3, r2
 8007fbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	683a      	ldr	r2, [r7, #0]
 8007fc4:	7812      	ldrb	r2, [r2, #0]
 8007fc6:	0151      	lsls	r1, r2, #5
 8007fc8:	693a      	ldr	r2, [r7, #16]
 8007fca:	440a      	add	r2, r1
 8007fcc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007fd0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007fd4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	3301      	adds	r3, #1
 8007fda:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	f242 7210 	movw	r2, #10000	; 0x2710
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d902      	bls.n	8007fec <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	75fb      	strb	r3, [r7, #23]
          break;
 8007fea:	e00c      	b.n	8008006 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	781b      	ldrb	r3, [r3, #0]
 8007ff0:	015a      	lsls	r2, r3, #5
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	4413      	add	r3, r2
 8007ff6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008000:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008004:	d0e7      	beq.n	8007fd6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008006:	7dfb      	ldrb	r3, [r7, #23]
}
 8008008:	4618      	mov	r0, r3
 800800a:	371c      	adds	r7, #28
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr

08008014 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008014:	b480      	push	{r7}
 8008016:	b089      	sub	sp, #36	; 0x24
 8008018:	af00      	add	r7, sp, #0
 800801a:	60f8      	str	r0, [r7, #12]
 800801c:	60b9      	str	r1, [r7, #8]
 800801e:	4611      	mov	r1, r2
 8008020:	461a      	mov	r2, r3
 8008022:	460b      	mov	r3, r1
 8008024:	71fb      	strb	r3, [r7, #7]
 8008026:	4613      	mov	r3, r2
 8008028:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008032:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008036:	2b00      	cmp	r3, #0
 8008038:	d123      	bne.n	8008082 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800803a:	88bb      	ldrh	r3, [r7, #4]
 800803c:	3303      	adds	r3, #3
 800803e:	089b      	lsrs	r3, r3, #2
 8008040:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008042:	2300      	movs	r3, #0
 8008044:	61bb      	str	r3, [r7, #24]
 8008046:	e018      	b.n	800807a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008048:	79fb      	ldrb	r3, [r7, #7]
 800804a:	031a      	lsls	r2, r3, #12
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	4413      	add	r3, r2
 8008050:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008054:	461a      	mov	r2, r3
 8008056:	69fb      	ldr	r3, [r7, #28]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800805c:	69fb      	ldr	r3, [r7, #28]
 800805e:	3301      	adds	r3, #1
 8008060:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008062:	69fb      	ldr	r3, [r7, #28]
 8008064:	3301      	adds	r3, #1
 8008066:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008068:	69fb      	ldr	r3, [r7, #28]
 800806a:	3301      	adds	r3, #1
 800806c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800806e:	69fb      	ldr	r3, [r7, #28]
 8008070:	3301      	adds	r3, #1
 8008072:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008074:	69bb      	ldr	r3, [r7, #24]
 8008076:	3301      	adds	r3, #1
 8008078:	61bb      	str	r3, [r7, #24]
 800807a:	69ba      	ldr	r2, [r7, #24]
 800807c:	693b      	ldr	r3, [r7, #16]
 800807e:	429a      	cmp	r2, r3
 8008080:	d3e2      	bcc.n	8008048 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008082:	2300      	movs	r3, #0
}
 8008084:	4618      	mov	r0, r3
 8008086:	3724      	adds	r7, #36	; 0x24
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008090:	b480      	push	{r7}
 8008092:	b08b      	sub	sp, #44	; 0x2c
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	4613      	mov	r3, r2
 800809c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80080a6:	88fb      	ldrh	r3, [r7, #6]
 80080a8:	089b      	lsrs	r3, r3, #2
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80080ae:	88fb      	ldrh	r3, [r7, #6]
 80080b0:	f003 0303 	and.w	r3, r3, #3
 80080b4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80080b6:	2300      	movs	r3, #0
 80080b8:	623b      	str	r3, [r7, #32]
 80080ba:	e014      	b.n	80080e6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80080bc:	69bb      	ldr	r3, [r7, #24]
 80080be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80080c2:	681a      	ldr	r2, [r3, #0]
 80080c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080c6:	601a      	str	r2, [r3, #0]
    pDest++;
 80080c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ca:	3301      	adds	r3, #1
 80080cc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80080ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d0:	3301      	adds	r3, #1
 80080d2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80080d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d6:	3301      	adds	r3, #1
 80080d8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80080da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080dc:	3301      	adds	r3, #1
 80080de:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80080e0:	6a3b      	ldr	r3, [r7, #32]
 80080e2:	3301      	adds	r3, #1
 80080e4:	623b      	str	r3, [r7, #32]
 80080e6:	6a3a      	ldr	r2, [r7, #32]
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d3e6      	bcc.n	80080bc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80080ee:	8bfb      	ldrh	r3, [r7, #30]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d01e      	beq.n	8008132 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80080f4:	2300      	movs	r3, #0
 80080f6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80080f8:	69bb      	ldr	r3, [r7, #24]
 80080fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80080fe:	461a      	mov	r2, r3
 8008100:	f107 0310 	add.w	r3, r7, #16
 8008104:	6812      	ldr	r2, [r2, #0]
 8008106:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008108:	693a      	ldr	r2, [r7, #16]
 800810a:	6a3b      	ldr	r3, [r7, #32]
 800810c:	b2db      	uxtb	r3, r3
 800810e:	00db      	lsls	r3, r3, #3
 8008110:	fa22 f303 	lsr.w	r3, r2, r3
 8008114:	b2da      	uxtb	r2, r3
 8008116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008118:	701a      	strb	r2, [r3, #0]
      i++;
 800811a:	6a3b      	ldr	r3, [r7, #32]
 800811c:	3301      	adds	r3, #1
 800811e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008122:	3301      	adds	r3, #1
 8008124:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008126:	8bfb      	ldrh	r3, [r7, #30]
 8008128:	3b01      	subs	r3, #1
 800812a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800812c:	8bfb      	ldrh	r3, [r7, #30]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d1ea      	bne.n	8008108 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008134:	4618      	mov	r0, r3
 8008136:	372c      	adds	r7, #44	; 0x2c
 8008138:	46bd      	mov	sp, r7
 800813a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813e:	4770      	bx	lr

08008140 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008140:	b480      	push	{r7}
 8008142:	b085      	sub	sp, #20
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	785b      	ldrb	r3, [r3, #1]
 8008158:	2b01      	cmp	r3, #1
 800815a:	d12c      	bne.n	80081b6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	015a      	lsls	r2, r3, #5
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	4413      	add	r3, r2
 8008164:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	2b00      	cmp	r3, #0
 800816c:	db12      	blt.n	8008194 <USB_EPSetStall+0x54>
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d00f      	beq.n	8008194 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	015a      	lsls	r2, r3, #5
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	4413      	add	r3, r2
 800817c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	68ba      	ldr	r2, [r7, #8]
 8008184:	0151      	lsls	r1, r2, #5
 8008186:	68fa      	ldr	r2, [r7, #12]
 8008188:	440a      	add	r2, r1
 800818a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800818e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008192:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	015a      	lsls	r2, r3, #5
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	4413      	add	r3, r2
 800819c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	68ba      	ldr	r2, [r7, #8]
 80081a4:	0151      	lsls	r1, r2, #5
 80081a6:	68fa      	ldr	r2, [r7, #12]
 80081a8:	440a      	add	r2, r1
 80081aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081ae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80081b2:	6013      	str	r3, [r2, #0]
 80081b4:	e02b      	b.n	800820e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	015a      	lsls	r2, r3, #5
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	4413      	add	r3, r2
 80081be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	db12      	blt.n	80081ee <USB_EPSetStall+0xae>
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00f      	beq.n	80081ee <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	015a      	lsls	r2, r3, #5
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	4413      	add	r3, r2
 80081d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	68ba      	ldr	r2, [r7, #8]
 80081de:	0151      	lsls	r1, r2, #5
 80081e0:	68fa      	ldr	r2, [r7, #12]
 80081e2:	440a      	add	r2, r1
 80081e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80081e8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80081ec:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	015a      	lsls	r2, r3, #5
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	4413      	add	r3, r2
 80081f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	68ba      	ldr	r2, [r7, #8]
 80081fe:	0151      	lsls	r1, r2, #5
 8008200:	68fa      	ldr	r2, [r7, #12]
 8008202:	440a      	add	r2, r1
 8008204:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008208:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800820c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800820e:	2300      	movs	r3, #0
}
 8008210:	4618      	mov	r0, r3
 8008212:	3714      	adds	r7, #20
 8008214:	46bd      	mov	sp, r7
 8008216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821a:	4770      	bx	lr

0800821c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800821c:	b480      	push	{r7}
 800821e:	b085      	sub	sp, #20
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
 8008224:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	781b      	ldrb	r3, [r3, #0]
 800822e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	785b      	ldrb	r3, [r3, #1]
 8008234:	2b01      	cmp	r3, #1
 8008236:	d128      	bne.n	800828a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	015a      	lsls	r2, r3, #5
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	4413      	add	r3, r2
 8008240:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	68ba      	ldr	r2, [r7, #8]
 8008248:	0151      	lsls	r1, r2, #5
 800824a:	68fa      	ldr	r2, [r7, #12]
 800824c:	440a      	add	r2, r1
 800824e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008252:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008256:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	791b      	ldrb	r3, [r3, #4]
 800825c:	2b03      	cmp	r3, #3
 800825e:	d003      	beq.n	8008268 <USB_EPClearStall+0x4c>
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	791b      	ldrb	r3, [r3, #4]
 8008264:	2b02      	cmp	r3, #2
 8008266:	d138      	bne.n	80082da <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	015a      	lsls	r2, r3, #5
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	4413      	add	r3, r2
 8008270:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	68ba      	ldr	r2, [r7, #8]
 8008278:	0151      	lsls	r1, r2, #5
 800827a:	68fa      	ldr	r2, [r7, #12]
 800827c:	440a      	add	r2, r1
 800827e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008282:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008286:	6013      	str	r3, [r2, #0]
 8008288:	e027      	b.n	80082da <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	015a      	lsls	r2, r3, #5
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	4413      	add	r3, r2
 8008292:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	68ba      	ldr	r2, [r7, #8]
 800829a:	0151      	lsls	r1, r2, #5
 800829c:	68fa      	ldr	r2, [r7, #12]
 800829e:	440a      	add	r2, r1
 80082a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082a4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80082a8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	791b      	ldrb	r3, [r3, #4]
 80082ae:	2b03      	cmp	r3, #3
 80082b0:	d003      	beq.n	80082ba <USB_EPClearStall+0x9e>
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	791b      	ldrb	r3, [r3, #4]
 80082b6:	2b02      	cmp	r3, #2
 80082b8:	d10f      	bne.n	80082da <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	015a      	lsls	r2, r3, #5
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	4413      	add	r3, r2
 80082c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	68ba      	ldr	r2, [r7, #8]
 80082ca:	0151      	lsls	r1, r2, #5
 80082cc:	68fa      	ldr	r2, [r7, #12]
 80082ce:	440a      	add	r2, r1
 80082d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80082d8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80082da:	2300      	movs	r3, #0
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3714      	adds	r7, #20
 80082e0:	46bd      	mov	sp, r7
 80082e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e6:	4770      	bx	lr

080082e8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b085      	sub	sp, #20
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	460b      	mov	r3, r1
 80082f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	68fa      	ldr	r2, [r7, #12]
 8008302:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008306:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800830a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008312:	681a      	ldr	r2, [r3, #0]
 8008314:	78fb      	ldrb	r3, [r7, #3]
 8008316:	011b      	lsls	r3, r3, #4
 8008318:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800831c:	68f9      	ldr	r1, [r7, #12]
 800831e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008322:	4313      	orrs	r3, r2
 8008324:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008326:	2300      	movs	r3, #0
}
 8008328:	4618      	mov	r0, r3
 800832a:	3714      	adds	r7, #20
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr

08008334 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008334:	b480      	push	{r7}
 8008336:	b085      	sub	sp, #20
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	68fa      	ldr	r2, [r7, #12]
 800834a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800834e:	f023 0303 	bic.w	r3, r3, #3
 8008352:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	68fa      	ldr	r2, [r7, #12]
 800835e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008362:	f023 0302 	bic.w	r3, r3, #2
 8008366:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008368:	2300      	movs	r3, #0
}
 800836a:	4618      	mov	r0, r3
 800836c:	3714      	adds	r7, #20
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr

08008376 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008376:	b480      	push	{r7}
 8008378:	b085      	sub	sp, #20
 800837a:	af00      	add	r7, sp, #0
 800837c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	68fa      	ldr	r2, [r7, #12]
 800838c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008390:	f023 0303 	bic.w	r3, r3, #3
 8008394:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	68fa      	ldr	r2, [r7, #12]
 80083a0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80083a4:	f043 0302 	orr.w	r3, r3, #2
 80083a8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80083aa:	2300      	movs	r3, #0
}
 80083ac:	4618      	mov	r0, r3
 80083ae:	3714      	adds	r7, #20
 80083b0:	46bd      	mov	sp, r7
 80083b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b6:	4770      	bx	lr

080083b8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80083b8:	b480      	push	{r7}
 80083ba:	b085      	sub	sp, #20
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	695b      	ldr	r3, [r3, #20]
 80083c4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	699b      	ldr	r3, [r3, #24]
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	4013      	ands	r3, r2
 80083ce:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80083d0:	68fb      	ldr	r3, [r7, #12]
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	3714      	adds	r7, #20
 80083d6:	46bd      	mov	sp, r7
 80083d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083dc:	4770      	bx	lr

080083de <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80083de:	b480      	push	{r7}
 80083e0:	b085      	sub	sp, #20
 80083e2:	af00      	add	r7, sp, #0
 80083e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083f0:	699b      	ldr	r3, [r3, #24]
 80083f2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083fa:	69db      	ldr	r3, [r3, #28]
 80083fc:	68ba      	ldr	r2, [r7, #8]
 80083fe:	4013      	ands	r3, r2
 8008400:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	0c1b      	lsrs	r3, r3, #16
}
 8008406:	4618      	mov	r0, r3
 8008408:	3714      	adds	r7, #20
 800840a:	46bd      	mov	sp, r7
 800840c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008410:	4770      	bx	lr

08008412 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008412:	b480      	push	{r7}
 8008414:	b085      	sub	sp, #20
 8008416:	af00      	add	r7, sp, #0
 8008418:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008424:	699b      	ldr	r3, [r3, #24]
 8008426:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800842e:	69db      	ldr	r3, [r3, #28]
 8008430:	68ba      	ldr	r2, [r7, #8]
 8008432:	4013      	ands	r3, r2
 8008434:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	b29b      	uxth	r3, r3
}
 800843a:	4618      	mov	r0, r3
 800843c:	3714      	adds	r7, #20
 800843e:	46bd      	mov	sp, r7
 8008440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008444:	4770      	bx	lr

08008446 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008446:	b480      	push	{r7}
 8008448:	b085      	sub	sp, #20
 800844a:	af00      	add	r7, sp, #0
 800844c:	6078      	str	r0, [r7, #4]
 800844e:	460b      	mov	r3, r1
 8008450:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008456:	78fb      	ldrb	r3, [r7, #3]
 8008458:	015a      	lsls	r2, r3, #5
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	4413      	add	r3, r2
 800845e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008462:	689b      	ldr	r3, [r3, #8]
 8008464:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800846c:	695b      	ldr	r3, [r3, #20]
 800846e:	68ba      	ldr	r2, [r7, #8]
 8008470:	4013      	ands	r3, r2
 8008472:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008474:	68bb      	ldr	r3, [r7, #8]
}
 8008476:	4618      	mov	r0, r3
 8008478:	3714      	adds	r7, #20
 800847a:	46bd      	mov	sp, r7
 800847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008480:	4770      	bx	lr

08008482 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008482:	b480      	push	{r7}
 8008484:	b087      	sub	sp, #28
 8008486:	af00      	add	r7, sp, #0
 8008488:	6078      	str	r0, [r7, #4]
 800848a:	460b      	mov	r3, r1
 800848c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008498:	691b      	ldr	r3, [r3, #16]
 800849a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084a4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80084a6:	78fb      	ldrb	r3, [r7, #3]
 80084a8:	f003 030f 	and.w	r3, r3, #15
 80084ac:	68fa      	ldr	r2, [r7, #12]
 80084ae:	fa22 f303 	lsr.w	r3, r2, r3
 80084b2:	01db      	lsls	r3, r3, #7
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	693a      	ldr	r2, [r7, #16]
 80084b8:	4313      	orrs	r3, r2
 80084ba:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80084bc:	78fb      	ldrb	r3, [r7, #3]
 80084be:	015a      	lsls	r2, r3, #5
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	4413      	add	r3, r2
 80084c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084c8:	689b      	ldr	r3, [r3, #8]
 80084ca:	693a      	ldr	r2, [r7, #16]
 80084cc:	4013      	ands	r3, r2
 80084ce:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80084d0:	68bb      	ldr	r3, [r7, #8]
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	371c      	adds	r7, #28
 80084d6:	46bd      	mov	sp, r7
 80084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084dc:	4770      	bx	lr

080084de <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80084de:	b480      	push	{r7}
 80084e0:	b083      	sub	sp, #12
 80084e2:	af00      	add	r7, sp, #0
 80084e4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	695b      	ldr	r3, [r3, #20]
 80084ea:	f003 0301 	and.w	r3, r3, #1
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	370c      	adds	r7, #12
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr

080084fa <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80084fa:	b480      	push	{r7}
 80084fc:	b085      	sub	sp, #20
 80084fe:	af00      	add	r7, sp, #0
 8008500:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	68fa      	ldr	r2, [r7, #12]
 8008510:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008514:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008518:	f023 0307 	bic.w	r3, r3, #7
 800851c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	68fa      	ldr	r2, [r7, #12]
 8008528:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800852c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008530:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008532:	2300      	movs	r3, #0
}
 8008534:	4618      	mov	r0, r3
 8008536:	3714      	adds	r7, #20
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr

08008540 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008540:	b480      	push	{r7}
 8008542:	b087      	sub	sp, #28
 8008544:	af00      	add	r7, sp, #0
 8008546:	60f8      	str	r0, [r7, #12]
 8008548:	460b      	mov	r3, r1
 800854a:	607a      	str	r2, [r7, #4]
 800854c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	333c      	adds	r3, #60	; 0x3c
 8008556:	3304      	adds	r3, #4
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	4a26      	ldr	r2, [pc, #152]	; (80085f8 <USB_EP0_OutStart+0xb8>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d90a      	bls.n	800857a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008570:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008574:	d101      	bne.n	800857a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008576:	2300      	movs	r3, #0
 8008578:	e037      	b.n	80085ea <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008580:	461a      	mov	r2, r3
 8008582:	2300      	movs	r3, #0
 8008584:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800858c:	691b      	ldr	r3, [r3, #16]
 800858e:	697a      	ldr	r2, [r7, #20]
 8008590:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008594:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008598:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800859a:	697b      	ldr	r3, [r7, #20]
 800859c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085a0:	691b      	ldr	r3, [r3, #16]
 80085a2:	697a      	ldr	r2, [r7, #20]
 80085a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085a8:	f043 0318 	orr.w	r3, r3, #24
 80085ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085b4:	691b      	ldr	r3, [r3, #16]
 80085b6:	697a      	ldr	r2, [r7, #20]
 80085b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085bc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80085c0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80085c2:	7afb      	ldrb	r3, [r7, #11]
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d10f      	bne.n	80085e8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085ce:	461a      	mov	r2, r3
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	697a      	ldr	r2, [r7, #20]
 80085de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085e2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80085e6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80085e8:	2300      	movs	r3, #0
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	371c      	adds	r7, #28
 80085ee:	46bd      	mov	sp, r7
 80085f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f4:	4770      	bx	lr
 80085f6:	bf00      	nop
 80085f8:	4f54300a 	.word	0x4f54300a

080085fc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b085      	sub	sp, #20
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008604:	2300      	movs	r3, #0
 8008606:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	3301      	adds	r3, #1
 800860c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	4a13      	ldr	r2, [pc, #76]	; (8008660 <USB_CoreReset+0x64>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d901      	bls.n	800861a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008616:	2303      	movs	r3, #3
 8008618:	e01b      	b.n	8008652 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	691b      	ldr	r3, [r3, #16]
 800861e:	2b00      	cmp	r3, #0
 8008620:	daf2      	bge.n	8008608 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008622:	2300      	movs	r3, #0
 8008624:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	691b      	ldr	r3, [r3, #16]
 800862a:	f043 0201 	orr.w	r2, r3, #1
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	3301      	adds	r3, #1
 8008636:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	4a09      	ldr	r2, [pc, #36]	; (8008660 <USB_CoreReset+0x64>)
 800863c:	4293      	cmp	r3, r2
 800863e:	d901      	bls.n	8008644 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008640:	2303      	movs	r3, #3
 8008642:	e006      	b.n	8008652 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	691b      	ldr	r3, [r3, #16]
 8008648:	f003 0301 	and.w	r3, r3, #1
 800864c:	2b01      	cmp	r3, #1
 800864e:	d0f0      	beq.n	8008632 <USB_CoreReset+0x36>

  return HAL_OK;
 8008650:	2300      	movs	r3, #0
}
 8008652:	4618      	mov	r0, r3
 8008654:	3714      	adds	r7, #20
 8008656:	46bd      	mov	sp, r7
 8008658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865c:	4770      	bx	lr
 800865e:	bf00      	nop
 8008660:	00030d40 	.word	0x00030d40

08008664 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b084      	sub	sp, #16
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
 800866c:	460b      	mov	r3, r1
 800866e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008670:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008674:	f005 fb26 	bl	800dcc4 <USBD_static_malloc>
 8008678:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d109      	bne.n	8008694 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	32b0      	adds	r2, #176	; 0xb0
 800868a:	2100      	movs	r1, #0
 800868c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008690:	2302      	movs	r3, #2
 8008692:	e0d4      	b.n	800883e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008694:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8008698:	2100      	movs	r1, #0
 800869a:	68f8      	ldr	r0, [r7, #12]
 800869c:	f005 fb96 	bl	800ddcc <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	32b0      	adds	r2, #176	; 0xb0
 80086aa:	68f9      	ldr	r1, [r7, #12]
 80086ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	32b0      	adds	r2, #176	; 0xb0
 80086ba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	7c1b      	ldrb	r3, [r3, #16]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d138      	bne.n	800873e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80086cc:	4b5e      	ldr	r3, [pc, #376]	; (8008848 <USBD_CDC_Init+0x1e4>)
 80086ce:	7819      	ldrb	r1, [r3, #0]
 80086d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80086d4:	2202      	movs	r2, #2
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f005 f9d1 	bl	800da7e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80086dc:	4b5a      	ldr	r3, [pc, #360]	; (8008848 <USBD_CDC_Init+0x1e4>)
 80086de:	781b      	ldrb	r3, [r3, #0]
 80086e0:	f003 020f 	and.w	r2, r3, #15
 80086e4:	6879      	ldr	r1, [r7, #4]
 80086e6:	4613      	mov	r3, r2
 80086e8:	009b      	lsls	r3, r3, #2
 80086ea:	4413      	add	r3, r2
 80086ec:	009b      	lsls	r3, r3, #2
 80086ee:	440b      	add	r3, r1
 80086f0:	3324      	adds	r3, #36	; 0x24
 80086f2:	2201      	movs	r2, #1
 80086f4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80086f6:	4b55      	ldr	r3, [pc, #340]	; (800884c <USBD_CDC_Init+0x1e8>)
 80086f8:	7819      	ldrb	r1, [r3, #0]
 80086fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80086fe:	2202      	movs	r2, #2
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f005 f9bc 	bl	800da7e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008706:	4b51      	ldr	r3, [pc, #324]	; (800884c <USBD_CDC_Init+0x1e8>)
 8008708:	781b      	ldrb	r3, [r3, #0]
 800870a:	f003 020f 	and.w	r2, r3, #15
 800870e:	6879      	ldr	r1, [r7, #4]
 8008710:	4613      	mov	r3, r2
 8008712:	009b      	lsls	r3, r3, #2
 8008714:	4413      	add	r3, r2
 8008716:	009b      	lsls	r3, r3, #2
 8008718:	440b      	add	r3, r1
 800871a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800871e:	2201      	movs	r2, #1
 8008720:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008722:	4b4b      	ldr	r3, [pc, #300]	; (8008850 <USBD_CDC_Init+0x1ec>)
 8008724:	781b      	ldrb	r3, [r3, #0]
 8008726:	f003 020f 	and.w	r2, r3, #15
 800872a:	6879      	ldr	r1, [r7, #4]
 800872c:	4613      	mov	r3, r2
 800872e:	009b      	lsls	r3, r3, #2
 8008730:	4413      	add	r3, r2
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	440b      	add	r3, r1
 8008736:	3326      	adds	r3, #38	; 0x26
 8008738:	2210      	movs	r2, #16
 800873a:	801a      	strh	r2, [r3, #0]
 800873c:	e035      	b.n	80087aa <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800873e:	4b42      	ldr	r3, [pc, #264]	; (8008848 <USBD_CDC_Init+0x1e4>)
 8008740:	7819      	ldrb	r1, [r3, #0]
 8008742:	2340      	movs	r3, #64	; 0x40
 8008744:	2202      	movs	r2, #2
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f005 f999 	bl	800da7e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800874c:	4b3e      	ldr	r3, [pc, #248]	; (8008848 <USBD_CDC_Init+0x1e4>)
 800874e:	781b      	ldrb	r3, [r3, #0]
 8008750:	f003 020f 	and.w	r2, r3, #15
 8008754:	6879      	ldr	r1, [r7, #4]
 8008756:	4613      	mov	r3, r2
 8008758:	009b      	lsls	r3, r3, #2
 800875a:	4413      	add	r3, r2
 800875c:	009b      	lsls	r3, r3, #2
 800875e:	440b      	add	r3, r1
 8008760:	3324      	adds	r3, #36	; 0x24
 8008762:	2201      	movs	r2, #1
 8008764:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008766:	4b39      	ldr	r3, [pc, #228]	; (800884c <USBD_CDC_Init+0x1e8>)
 8008768:	7819      	ldrb	r1, [r3, #0]
 800876a:	2340      	movs	r3, #64	; 0x40
 800876c:	2202      	movs	r2, #2
 800876e:	6878      	ldr	r0, [r7, #4]
 8008770:	f005 f985 	bl	800da7e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008774:	4b35      	ldr	r3, [pc, #212]	; (800884c <USBD_CDC_Init+0x1e8>)
 8008776:	781b      	ldrb	r3, [r3, #0]
 8008778:	f003 020f 	and.w	r2, r3, #15
 800877c:	6879      	ldr	r1, [r7, #4]
 800877e:	4613      	mov	r3, r2
 8008780:	009b      	lsls	r3, r3, #2
 8008782:	4413      	add	r3, r2
 8008784:	009b      	lsls	r3, r3, #2
 8008786:	440b      	add	r3, r1
 8008788:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800878c:	2201      	movs	r2, #1
 800878e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008790:	4b2f      	ldr	r3, [pc, #188]	; (8008850 <USBD_CDC_Init+0x1ec>)
 8008792:	781b      	ldrb	r3, [r3, #0]
 8008794:	f003 020f 	and.w	r2, r3, #15
 8008798:	6879      	ldr	r1, [r7, #4]
 800879a:	4613      	mov	r3, r2
 800879c:	009b      	lsls	r3, r3, #2
 800879e:	4413      	add	r3, r2
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	440b      	add	r3, r1
 80087a4:	3326      	adds	r3, #38	; 0x26
 80087a6:	2210      	movs	r2, #16
 80087a8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80087aa:	4b29      	ldr	r3, [pc, #164]	; (8008850 <USBD_CDC_Init+0x1ec>)
 80087ac:	7819      	ldrb	r1, [r3, #0]
 80087ae:	2308      	movs	r3, #8
 80087b0:	2203      	movs	r2, #3
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f005 f963 	bl	800da7e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80087b8:	4b25      	ldr	r3, [pc, #148]	; (8008850 <USBD_CDC_Init+0x1ec>)
 80087ba:	781b      	ldrb	r3, [r3, #0]
 80087bc:	f003 020f 	and.w	r2, r3, #15
 80087c0:	6879      	ldr	r1, [r7, #4]
 80087c2:	4613      	mov	r3, r2
 80087c4:	009b      	lsls	r3, r3, #2
 80087c6:	4413      	add	r3, r2
 80087c8:	009b      	lsls	r3, r3, #2
 80087ca:	440b      	add	r3, r1
 80087cc:	3324      	adds	r3, #36	; 0x24
 80087ce:	2201      	movs	r2, #1
 80087d0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	2200      	movs	r2, #0
 80087d6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80087e0:	687a      	ldr	r2, [r7, #4]
 80087e2:	33b0      	adds	r3, #176	; 0xb0
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	4413      	add	r3, r2
 80087e8:	685b      	ldr	r3, [r3, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	2200      	movs	r2, #0
 80087f2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	2200      	movs	r2, #0
 80087fa:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8008804:	2b00      	cmp	r3, #0
 8008806:	d101      	bne.n	800880c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008808:	2302      	movs	r3, #2
 800880a:	e018      	b.n	800883e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	7c1b      	ldrb	r3, [r3, #16]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d10a      	bne.n	800882a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008814:	4b0d      	ldr	r3, [pc, #52]	; (800884c <USBD_CDC_Init+0x1e8>)
 8008816:	7819      	ldrb	r1, [r3, #0]
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800881e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f005 fa1a 	bl	800dc5c <USBD_LL_PrepareReceive>
 8008828:	e008      	b.n	800883c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800882a:	4b08      	ldr	r3, [pc, #32]	; (800884c <USBD_CDC_Init+0x1e8>)
 800882c:	7819      	ldrb	r1, [r3, #0]
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008834:	2340      	movs	r3, #64	; 0x40
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f005 fa10 	bl	800dc5c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800883c:	2300      	movs	r3, #0
}
 800883e:	4618      	mov	r0, r3
 8008840:	3710      	adds	r7, #16
 8008842:	46bd      	mov	sp, r7
 8008844:	bd80      	pop	{r7, pc}
 8008846:	bf00      	nop
 8008848:	2000056b 	.word	0x2000056b
 800884c:	2000056c 	.word	0x2000056c
 8008850:	2000056d 	.word	0x2000056d

08008854 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b082      	sub	sp, #8
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
 800885c:	460b      	mov	r3, r1
 800885e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008860:	4b3a      	ldr	r3, [pc, #232]	; (800894c <USBD_CDC_DeInit+0xf8>)
 8008862:	781b      	ldrb	r3, [r3, #0]
 8008864:	4619      	mov	r1, r3
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f005 f92f 	bl	800daca <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800886c:	4b37      	ldr	r3, [pc, #220]	; (800894c <USBD_CDC_DeInit+0xf8>)
 800886e:	781b      	ldrb	r3, [r3, #0]
 8008870:	f003 020f 	and.w	r2, r3, #15
 8008874:	6879      	ldr	r1, [r7, #4]
 8008876:	4613      	mov	r3, r2
 8008878:	009b      	lsls	r3, r3, #2
 800887a:	4413      	add	r3, r2
 800887c:	009b      	lsls	r3, r3, #2
 800887e:	440b      	add	r3, r1
 8008880:	3324      	adds	r3, #36	; 0x24
 8008882:	2200      	movs	r2, #0
 8008884:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008886:	4b32      	ldr	r3, [pc, #200]	; (8008950 <USBD_CDC_DeInit+0xfc>)
 8008888:	781b      	ldrb	r3, [r3, #0]
 800888a:	4619      	mov	r1, r3
 800888c:	6878      	ldr	r0, [r7, #4]
 800888e:	f005 f91c 	bl	800daca <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008892:	4b2f      	ldr	r3, [pc, #188]	; (8008950 <USBD_CDC_DeInit+0xfc>)
 8008894:	781b      	ldrb	r3, [r3, #0]
 8008896:	f003 020f 	and.w	r2, r3, #15
 800889a:	6879      	ldr	r1, [r7, #4]
 800889c:	4613      	mov	r3, r2
 800889e:	009b      	lsls	r3, r3, #2
 80088a0:	4413      	add	r3, r2
 80088a2:	009b      	lsls	r3, r3, #2
 80088a4:	440b      	add	r3, r1
 80088a6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80088aa:	2200      	movs	r2, #0
 80088ac:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80088ae:	4b29      	ldr	r3, [pc, #164]	; (8008954 <USBD_CDC_DeInit+0x100>)
 80088b0:	781b      	ldrb	r3, [r3, #0]
 80088b2:	4619      	mov	r1, r3
 80088b4:	6878      	ldr	r0, [r7, #4]
 80088b6:	f005 f908 	bl	800daca <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80088ba:	4b26      	ldr	r3, [pc, #152]	; (8008954 <USBD_CDC_DeInit+0x100>)
 80088bc:	781b      	ldrb	r3, [r3, #0]
 80088be:	f003 020f 	and.w	r2, r3, #15
 80088c2:	6879      	ldr	r1, [r7, #4]
 80088c4:	4613      	mov	r3, r2
 80088c6:	009b      	lsls	r3, r3, #2
 80088c8:	4413      	add	r3, r2
 80088ca:	009b      	lsls	r3, r3, #2
 80088cc:	440b      	add	r3, r1
 80088ce:	3324      	adds	r3, #36	; 0x24
 80088d0:	2200      	movs	r2, #0
 80088d2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80088d4:	4b1f      	ldr	r3, [pc, #124]	; (8008954 <USBD_CDC_DeInit+0x100>)
 80088d6:	781b      	ldrb	r3, [r3, #0]
 80088d8:	f003 020f 	and.w	r2, r3, #15
 80088dc:	6879      	ldr	r1, [r7, #4]
 80088de:	4613      	mov	r3, r2
 80088e0:	009b      	lsls	r3, r3, #2
 80088e2:	4413      	add	r3, r2
 80088e4:	009b      	lsls	r3, r3, #2
 80088e6:	440b      	add	r3, r1
 80088e8:	3326      	adds	r3, #38	; 0x26
 80088ea:	2200      	movs	r2, #0
 80088ec:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	32b0      	adds	r2, #176	; 0xb0
 80088f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d01f      	beq.n	8008940 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008906:	687a      	ldr	r2, [r7, #4]
 8008908:	33b0      	adds	r3, #176	; 0xb0
 800890a:	009b      	lsls	r3, r3, #2
 800890c:	4413      	add	r3, r2
 800890e:	685b      	ldr	r3, [r3, #4]
 8008910:	685b      	ldr	r3, [r3, #4]
 8008912:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	32b0      	adds	r2, #176	; 0xb0
 800891e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008922:	4618      	mov	r0, r3
 8008924:	f005 f9dc 	bl	800dce0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	32b0      	adds	r2, #176	; 0xb0
 8008932:	2100      	movs	r1, #0
 8008934:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2200      	movs	r2, #0
 800893c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008940:	2300      	movs	r3, #0
}
 8008942:	4618      	mov	r0, r3
 8008944:	3708      	adds	r7, #8
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}
 800894a:	bf00      	nop
 800894c:	2000056b 	.word	0x2000056b
 8008950:	2000056c 	.word	0x2000056c
 8008954:	2000056d 	.word	0x2000056d

08008958 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b086      	sub	sp, #24
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
 8008960:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	32b0      	adds	r2, #176	; 0xb0
 800896c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008970:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008972:	2300      	movs	r3, #0
 8008974:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008976:	2300      	movs	r3, #0
 8008978:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800897a:	2300      	movs	r3, #0
 800897c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800897e:	693b      	ldr	r3, [r7, #16]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d101      	bne.n	8008988 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008984:	2303      	movs	r3, #3
 8008986:	e0bf      	b.n	8008b08 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	781b      	ldrb	r3, [r3, #0]
 800898c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008990:	2b00      	cmp	r3, #0
 8008992:	d050      	beq.n	8008a36 <USBD_CDC_Setup+0xde>
 8008994:	2b20      	cmp	r3, #32
 8008996:	f040 80af 	bne.w	8008af8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	88db      	ldrh	r3, [r3, #6]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d03a      	beq.n	8008a18 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	781b      	ldrb	r3, [r3, #0]
 80089a6:	b25b      	sxtb	r3, r3
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	da1b      	bge.n	80089e4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80089b2:	687a      	ldr	r2, [r7, #4]
 80089b4:	33b0      	adds	r3, #176	; 0xb0
 80089b6:	009b      	lsls	r3, r3, #2
 80089b8:	4413      	add	r3, r2
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	689b      	ldr	r3, [r3, #8]
 80089be:	683a      	ldr	r2, [r7, #0]
 80089c0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80089c2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80089c4:	683a      	ldr	r2, [r7, #0]
 80089c6:	88d2      	ldrh	r2, [r2, #6]
 80089c8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	88db      	ldrh	r3, [r3, #6]
 80089ce:	2b07      	cmp	r3, #7
 80089d0:	bf28      	it	cs
 80089d2:	2307      	movcs	r3, #7
 80089d4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80089d6:	693b      	ldr	r3, [r7, #16]
 80089d8:	89fa      	ldrh	r2, [r7, #14]
 80089da:	4619      	mov	r1, r3
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f001 fd89 	bl	800a4f4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80089e2:	e090      	b.n	8008b06 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	785a      	ldrb	r2, [r3, #1]
 80089e8:	693b      	ldr	r3, [r7, #16]
 80089ea:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	88db      	ldrh	r3, [r3, #6]
 80089f2:	2b3f      	cmp	r3, #63	; 0x3f
 80089f4:	d803      	bhi.n	80089fe <USBD_CDC_Setup+0xa6>
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	88db      	ldrh	r3, [r3, #6]
 80089fa:	b2da      	uxtb	r2, r3
 80089fc:	e000      	b.n	8008a00 <USBD_CDC_Setup+0xa8>
 80089fe:	2240      	movs	r2, #64	; 0x40
 8008a00:	693b      	ldr	r3, [r7, #16]
 8008a02:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008a06:	6939      	ldr	r1, [r7, #16]
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8008a0e:	461a      	mov	r2, r3
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f001 fd9b 	bl	800a54c <USBD_CtlPrepareRx>
      break;
 8008a16:	e076      	b.n	8008b06 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	33b0      	adds	r3, #176	; 0xb0
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	4413      	add	r3, r2
 8008a26:	685b      	ldr	r3, [r3, #4]
 8008a28:	689b      	ldr	r3, [r3, #8]
 8008a2a:	683a      	ldr	r2, [r7, #0]
 8008a2c:	7850      	ldrb	r0, [r2, #1]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	6839      	ldr	r1, [r7, #0]
 8008a32:	4798      	blx	r3
      break;
 8008a34:	e067      	b.n	8008b06 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	785b      	ldrb	r3, [r3, #1]
 8008a3a:	2b0b      	cmp	r3, #11
 8008a3c:	d851      	bhi.n	8008ae2 <USBD_CDC_Setup+0x18a>
 8008a3e:	a201      	add	r2, pc, #4	; (adr r2, 8008a44 <USBD_CDC_Setup+0xec>)
 8008a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a44:	08008a75 	.word	0x08008a75
 8008a48:	08008af1 	.word	0x08008af1
 8008a4c:	08008ae3 	.word	0x08008ae3
 8008a50:	08008ae3 	.word	0x08008ae3
 8008a54:	08008ae3 	.word	0x08008ae3
 8008a58:	08008ae3 	.word	0x08008ae3
 8008a5c:	08008ae3 	.word	0x08008ae3
 8008a60:	08008ae3 	.word	0x08008ae3
 8008a64:	08008ae3 	.word	0x08008ae3
 8008a68:	08008ae3 	.word	0x08008ae3
 8008a6c:	08008a9f 	.word	0x08008a9f
 8008a70:	08008ac9 	.word	0x08008ac9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a7a:	b2db      	uxtb	r3, r3
 8008a7c:	2b03      	cmp	r3, #3
 8008a7e:	d107      	bne.n	8008a90 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008a80:	f107 030a 	add.w	r3, r7, #10
 8008a84:	2202      	movs	r2, #2
 8008a86:	4619      	mov	r1, r3
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f001 fd33 	bl	800a4f4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008a8e:	e032      	b.n	8008af6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008a90:	6839      	ldr	r1, [r7, #0]
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	f001 fcbd 	bl	800a412 <USBD_CtlError>
            ret = USBD_FAIL;
 8008a98:	2303      	movs	r3, #3
 8008a9a:	75fb      	strb	r3, [r7, #23]
          break;
 8008a9c:	e02b      	b.n	8008af6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008aa4:	b2db      	uxtb	r3, r3
 8008aa6:	2b03      	cmp	r3, #3
 8008aa8:	d107      	bne.n	8008aba <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008aaa:	f107 030d 	add.w	r3, r7, #13
 8008aae:	2201      	movs	r2, #1
 8008ab0:	4619      	mov	r1, r3
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f001 fd1e 	bl	800a4f4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008ab8:	e01d      	b.n	8008af6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008aba:	6839      	ldr	r1, [r7, #0]
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f001 fca8 	bl	800a412 <USBD_CtlError>
            ret = USBD_FAIL;
 8008ac2:	2303      	movs	r3, #3
 8008ac4:	75fb      	strb	r3, [r7, #23]
          break;
 8008ac6:	e016      	b.n	8008af6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ace:	b2db      	uxtb	r3, r3
 8008ad0:	2b03      	cmp	r3, #3
 8008ad2:	d00f      	beq.n	8008af4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008ad4:	6839      	ldr	r1, [r7, #0]
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f001 fc9b 	bl	800a412 <USBD_CtlError>
            ret = USBD_FAIL;
 8008adc:	2303      	movs	r3, #3
 8008ade:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008ae0:	e008      	b.n	8008af4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008ae2:	6839      	ldr	r1, [r7, #0]
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f001 fc94 	bl	800a412 <USBD_CtlError>
          ret = USBD_FAIL;
 8008aea:	2303      	movs	r3, #3
 8008aec:	75fb      	strb	r3, [r7, #23]
          break;
 8008aee:	e002      	b.n	8008af6 <USBD_CDC_Setup+0x19e>
          break;
 8008af0:	bf00      	nop
 8008af2:	e008      	b.n	8008b06 <USBD_CDC_Setup+0x1ae>
          break;
 8008af4:	bf00      	nop
      }
      break;
 8008af6:	e006      	b.n	8008b06 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008af8:	6839      	ldr	r1, [r7, #0]
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f001 fc89 	bl	800a412 <USBD_CtlError>
      ret = USBD_FAIL;
 8008b00:	2303      	movs	r3, #3
 8008b02:	75fb      	strb	r3, [r7, #23]
      break;
 8008b04:	bf00      	nop
  }

  return (uint8_t)ret;
 8008b06:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b08:	4618      	mov	r0, r3
 8008b0a:	3718      	adds	r7, #24
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	bd80      	pop	{r7, pc}

08008b10 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b084      	sub	sp, #16
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
 8008b18:	460b      	mov	r3, r1
 8008b1a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008b22:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	32b0      	adds	r2, #176	; 0xb0
 8008b2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d101      	bne.n	8008b3a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008b36:	2303      	movs	r3, #3
 8008b38:	e065      	b.n	8008c06 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	32b0      	adds	r2, #176	; 0xb0
 8008b44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b48:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008b4a:	78fb      	ldrb	r3, [r7, #3]
 8008b4c:	f003 020f 	and.w	r2, r3, #15
 8008b50:	6879      	ldr	r1, [r7, #4]
 8008b52:	4613      	mov	r3, r2
 8008b54:	009b      	lsls	r3, r3, #2
 8008b56:	4413      	add	r3, r2
 8008b58:	009b      	lsls	r3, r3, #2
 8008b5a:	440b      	add	r3, r1
 8008b5c:	3318      	adds	r3, #24
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d02f      	beq.n	8008bc4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008b64:	78fb      	ldrb	r3, [r7, #3]
 8008b66:	f003 020f 	and.w	r2, r3, #15
 8008b6a:	6879      	ldr	r1, [r7, #4]
 8008b6c:	4613      	mov	r3, r2
 8008b6e:	009b      	lsls	r3, r3, #2
 8008b70:	4413      	add	r3, r2
 8008b72:	009b      	lsls	r3, r3, #2
 8008b74:	440b      	add	r3, r1
 8008b76:	3318      	adds	r3, #24
 8008b78:	681a      	ldr	r2, [r3, #0]
 8008b7a:	78fb      	ldrb	r3, [r7, #3]
 8008b7c:	f003 010f 	and.w	r1, r3, #15
 8008b80:	68f8      	ldr	r0, [r7, #12]
 8008b82:	460b      	mov	r3, r1
 8008b84:	00db      	lsls	r3, r3, #3
 8008b86:	440b      	add	r3, r1
 8008b88:	009b      	lsls	r3, r3, #2
 8008b8a:	4403      	add	r3, r0
 8008b8c:	3348      	adds	r3, #72	; 0x48
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	fbb2 f1f3 	udiv	r1, r2, r3
 8008b94:	fb01 f303 	mul.w	r3, r1, r3
 8008b98:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d112      	bne.n	8008bc4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008b9e:	78fb      	ldrb	r3, [r7, #3]
 8008ba0:	f003 020f 	and.w	r2, r3, #15
 8008ba4:	6879      	ldr	r1, [r7, #4]
 8008ba6:	4613      	mov	r3, r2
 8008ba8:	009b      	lsls	r3, r3, #2
 8008baa:	4413      	add	r3, r2
 8008bac:	009b      	lsls	r3, r3, #2
 8008bae:	440b      	add	r3, r1
 8008bb0:	3318      	adds	r3, #24
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008bb6:	78f9      	ldrb	r1, [r7, #3]
 8008bb8:	2300      	movs	r3, #0
 8008bba:	2200      	movs	r2, #0
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f005 f82c 	bl	800dc1a <USBD_LL_Transmit>
 8008bc2:	e01f      	b.n	8008c04 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008bd2:	687a      	ldr	r2, [r7, #4]
 8008bd4:	33b0      	adds	r3, #176	; 0xb0
 8008bd6:	009b      	lsls	r3, r3, #2
 8008bd8:	4413      	add	r3, r2
 8008bda:	685b      	ldr	r3, [r3, #4]
 8008bdc:	691b      	ldr	r3, [r3, #16]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d010      	beq.n	8008c04 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008be8:	687a      	ldr	r2, [r7, #4]
 8008bea:	33b0      	adds	r3, #176	; 0xb0
 8008bec:	009b      	lsls	r3, r3, #2
 8008bee:	4413      	add	r3, r2
 8008bf0:	685b      	ldr	r3, [r3, #4]
 8008bf2:	691b      	ldr	r3, [r3, #16]
 8008bf4:	68ba      	ldr	r2, [r7, #8]
 8008bf6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8008bfa:	68ba      	ldr	r2, [r7, #8]
 8008bfc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8008c00:	78fa      	ldrb	r2, [r7, #3]
 8008c02:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008c04:	2300      	movs	r3, #0
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3710      	adds	r7, #16
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}

08008c0e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008c0e:	b580      	push	{r7, lr}
 8008c10:	b084      	sub	sp, #16
 8008c12:	af00      	add	r7, sp, #0
 8008c14:	6078      	str	r0, [r7, #4]
 8008c16:	460b      	mov	r3, r1
 8008c18:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	32b0      	adds	r2, #176	; 0xb0
 8008c24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c28:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	32b0      	adds	r2, #176	; 0xb0
 8008c34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d101      	bne.n	8008c40 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008c3c:	2303      	movs	r3, #3
 8008c3e:	e01a      	b.n	8008c76 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008c40:	78fb      	ldrb	r3, [r7, #3]
 8008c42:	4619      	mov	r1, r3
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f005 f82a 	bl	800dc9e <USBD_LL_GetRxDataSize>
 8008c4a:	4602      	mov	r2, r0
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008c58:	687a      	ldr	r2, [r7, #4]
 8008c5a:	33b0      	adds	r3, #176	; 0xb0
 8008c5c:	009b      	lsls	r3, r3, #2
 8008c5e:	4413      	add	r3, r2
 8008c60:	685b      	ldr	r3, [r3, #4]
 8008c62:	68db      	ldr	r3, [r3, #12]
 8008c64:	68fa      	ldr	r2, [r7, #12]
 8008c66:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008c6a:	68fa      	ldr	r2, [r7, #12]
 8008c6c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008c70:	4611      	mov	r1, r2
 8008c72:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008c74:	2300      	movs	r3, #0
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	3710      	adds	r7, #16
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}

08008c7e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008c7e:	b580      	push	{r7, lr}
 8008c80:	b084      	sub	sp, #16
 8008c82:	af00      	add	r7, sp, #0
 8008c84:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	32b0      	adds	r2, #176	; 0xb0
 8008c90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c94:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d101      	bne.n	8008ca0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008c9c:	2303      	movs	r3, #3
 8008c9e:	e025      	b.n	8008cec <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008ca6:	687a      	ldr	r2, [r7, #4]
 8008ca8:	33b0      	adds	r3, #176	; 0xb0
 8008caa:	009b      	lsls	r3, r3, #2
 8008cac:	4413      	add	r3, r2
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d01a      	beq.n	8008cea <USBD_CDC_EP0_RxReady+0x6c>
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008cba:	2bff      	cmp	r3, #255	; 0xff
 8008cbc:	d015      	beq.n	8008cea <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008cc4:	687a      	ldr	r2, [r7, #4]
 8008cc6:	33b0      	adds	r3, #176	; 0xb0
 8008cc8:	009b      	lsls	r3, r3, #2
 8008cca:	4413      	add	r3, r2
 8008ccc:	685b      	ldr	r3, [r3, #4]
 8008cce:	689b      	ldr	r3, [r3, #8]
 8008cd0:	68fa      	ldr	r2, [r7, #12]
 8008cd2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8008cd6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008cd8:	68fa      	ldr	r2, [r7, #12]
 8008cda:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008cde:	b292      	uxth	r2, r2
 8008ce0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	22ff      	movs	r2, #255	; 0xff
 8008ce6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8008cea:	2300      	movs	r3, #0
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3710      	adds	r7, #16
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}

08008cf4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b086      	sub	sp, #24
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008cfc:	2182      	movs	r1, #130	; 0x82
 8008cfe:	4818      	ldr	r0, [pc, #96]	; (8008d60 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d00:	f000 fd4f 	bl	80097a2 <USBD_GetEpDesc>
 8008d04:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008d06:	2101      	movs	r1, #1
 8008d08:	4815      	ldr	r0, [pc, #84]	; (8008d60 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d0a:	f000 fd4a 	bl	80097a2 <USBD_GetEpDesc>
 8008d0e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008d10:	2181      	movs	r1, #129	; 0x81
 8008d12:	4813      	ldr	r0, [pc, #76]	; (8008d60 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d14:	f000 fd45 	bl	80097a2 <USBD_GetEpDesc>
 8008d18:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d002      	beq.n	8008d26 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	2210      	movs	r2, #16
 8008d24:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d006      	beq.n	8008d3a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d34:	711a      	strb	r2, [r3, #4]
 8008d36:	2200      	movs	r2, #0
 8008d38:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d006      	beq.n	8008d4e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	2200      	movs	r2, #0
 8008d44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d48:	711a      	strb	r2, [r3, #4]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2243      	movs	r2, #67	; 0x43
 8008d52:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008d54:	4b02      	ldr	r3, [pc, #8]	; (8008d60 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	3718      	adds	r7, #24
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	bd80      	pop	{r7, pc}
 8008d5e:	bf00      	nop
 8008d60:	20000528 	.word	0x20000528

08008d64 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b086      	sub	sp, #24
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008d6c:	2182      	movs	r1, #130	; 0x82
 8008d6e:	4818      	ldr	r0, [pc, #96]	; (8008dd0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008d70:	f000 fd17 	bl	80097a2 <USBD_GetEpDesc>
 8008d74:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008d76:	2101      	movs	r1, #1
 8008d78:	4815      	ldr	r0, [pc, #84]	; (8008dd0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008d7a:	f000 fd12 	bl	80097a2 <USBD_GetEpDesc>
 8008d7e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008d80:	2181      	movs	r1, #129	; 0x81
 8008d82:	4813      	ldr	r0, [pc, #76]	; (8008dd0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008d84:	f000 fd0d 	bl	80097a2 <USBD_GetEpDesc>
 8008d88:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d002      	beq.n	8008d96 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	2210      	movs	r2, #16
 8008d94:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008d96:	693b      	ldr	r3, [r7, #16]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d006      	beq.n	8008daa <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008d9c:	693b      	ldr	r3, [r7, #16]
 8008d9e:	2200      	movs	r2, #0
 8008da0:	711a      	strb	r2, [r3, #4]
 8008da2:	2200      	movs	r2, #0
 8008da4:	f042 0202 	orr.w	r2, r2, #2
 8008da8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d006      	beq.n	8008dbe <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2200      	movs	r2, #0
 8008db4:	711a      	strb	r2, [r3, #4]
 8008db6:	2200      	movs	r2, #0
 8008db8:	f042 0202 	orr.w	r2, r2, #2
 8008dbc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2243      	movs	r2, #67	; 0x43
 8008dc2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008dc4:	4b02      	ldr	r3, [pc, #8]	; (8008dd0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	3718      	adds	r7, #24
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}
 8008dce:	bf00      	nop
 8008dd0:	20000528 	.word	0x20000528

08008dd4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b086      	sub	sp, #24
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008ddc:	2182      	movs	r1, #130	; 0x82
 8008dde:	4818      	ldr	r0, [pc, #96]	; (8008e40 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008de0:	f000 fcdf 	bl	80097a2 <USBD_GetEpDesc>
 8008de4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008de6:	2101      	movs	r1, #1
 8008de8:	4815      	ldr	r0, [pc, #84]	; (8008e40 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008dea:	f000 fcda 	bl	80097a2 <USBD_GetEpDesc>
 8008dee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008df0:	2181      	movs	r1, #129	; 0x81
 8008df2:	4813      	ldr	r0, [pc, #76]	; (8008e40 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008df4:	f000 fcd5 	bl	80097a2 <USBD_GetEpDesc>
 8008df8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d002      	beq.n	8008e06 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	2210      	movs	r2, #16
 8008e04:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008e06:	693b      	ldr	r3, [r7, #16]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d006      	beq.n	8008e1a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e14:	711a      	strb	r2, [r3, #4]
 8008e16:	2200      	movs	r2, #0
 8008e18:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d006      	beq.n	8008e2e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	2200      	movs	r2, #0
 8008e24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e28:	711a      	strb	r2, [r3, #4]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2243      	movs	r2, #67	; 0x43
 8008e32:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008e34:	4b02      	ldr	r3, [pc, #8]	; (8008e40 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3718      	adds	r7, #24
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}
 8008e3e:	bf00      	nop
 8008e40:	20000528 	.word	0x20000528

08008e44 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008e44:	b480      	push	{r7}
 8008e46:	b083      	sub	sp, #12
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	220a      	movs	r2, #10
 8008e50:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008e52:	4b03      	ldr	r3, [pc, #12]	; (8008e60 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	370c      	adds	r7, #12
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr
 8008e60:	200004e4 	.word	0x200004e4

08008e64 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008e64:	b480      	push	{r7}
 8008e66:	b083      	sub	sp, #12
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d101      	bne.n	8008e78 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008e74:	2303      	movs	r3, #3
 8008e76:	e009      	b.n	8008e8c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008e7e:	687a      	ldr	r2, [r7, #4]
 8008e80:	33b0      	adds	r3, #176	; 0xb0
 8008e82:	009b      	lsls	r3, r3, #2
 8008e84:	4413      	add	r3, r2
 8008e86:	683a      	ldr	r2, [r7, #0]
 8008e88:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008e8a:	2300      	movs	r3, #0
}
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	370c      	adds	r7, #12
 8008e90:	46bd      	mov	sp, r7
 8008e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e96:	4770      	bx	lr

08008e98 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008e98:	b480      	push	{r7}
 8008e9a:	b087      	sub	sp, #28
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	60f8      	str	r0, [r7, #12]
 8008ea0:	60b9      	str	r1, [r7, #8]
 8008ea2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	32b0      	adds	r2, #176	; 0xb0
 8008eae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008eb2:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8008eb4:	697b      	ldr	r3, [r7, #20]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d101      	bne.n	8008ebe <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008eba:	2303      	movs	r3, #3
 8008ebc:	e008      	b.n	8008ed0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	68ba      	ldr	r2, [r7, #8]
 8008ec2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008ec6:	697b      	ldr	r3, [r7, #20]
 8008ec8:	687a      	ldr	r2, [r7, #4]
 8008eca:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008ece:	2300      	movs	r3, #0
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	371c      	adds	r7, #28
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eda:	4770      	bx	lr

08008edc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b085      	sub	sp, #20
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	32b0      	adds	r2, #176	; 0xb0
 8008ef0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ef4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d101      	bne.n	8008f00 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008efc:	2303      	movs	r3, #3
 8008efe:	e004      	b.n	8008f0a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	683a      	ldr	r2, [r7, #0]
 8008f04:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008f08:	2300      	movs	r3, #0
}
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	3714      	adds	r7, #20
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f14:	4770      	bx	lr
	...

08008f18 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b084      	sub	sp, #16
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	32b0      	adds	r2, #176	; 0xb0
 8008f2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f2e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008f30:	2301      	movs	r3, #1
 8008f32:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	32b0      	adds	r2, #176	; 0xb0
 8008f3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d101      	bne.n	8008f4a <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008f46:	2303      	movs	r3, #3
 8008f48:	e025      	b.n	8008f96 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d11f      	bne.n	8008f94 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	2201      	movs	r2, #1
 8008f58:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008f5c:	4b10      	ldr	r3, [pc, #64]	; (8008fa0 <USBD_CDC_TransmitPacket+0x88>)
 8008f5e:	781b      	ldrb	r3, [r3, #0]
 8008f60:	f003 020f 	and.w	r2, r3, #15
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	4613      	mov	r3, r2
 8008f6e:	009b      	lsls	r3, r3, #2
 8008f70:	4413      	add	r3, r2
 8008f72:	009b      	lsls	r3, r3, #2
 8008f74:	4403      	add	r3, r0
 8008f76:	3318      	adds	r3, #24
 8008f78:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008f7a:	4b09      	ldr	r3, [pc, #36]	; (8008fa0 <USBD_CDC_TransmitPacket+0x88>)
 8008f7c:	7819      	ldrb	r1, [r3, #0]
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8008f84:	68bb      	ldr	r3, [r7, #8]
 8008f86:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	f004 fe45 	bl	800dc1a <USBD_LL_Transmit>

    ret = USBD_OK;
 8008f90:	2300      	movs	r3, #0
 8008f92:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3710      	adds	r7, #16
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bd80      	pop	{r7, pc}
 8008f9e:	bf00      	nop
 8008fa0:	2000056b 	.word	0x2000056b

08008fa4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b084      	sub	sp, #16
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	32b0      	adds	r2, #176	; 0xb0
 8008fb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fba:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	32b0      	adds	r2, #176	; 0xb0
 8008fc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d101      	bne.n	8008fd2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008fce:	2303      	movs	r3, #3
 8008fd0:	e018      	b.n	8009004 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	7c1b      	ldrb	r3, [r3, #16]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d10a      	bne.n	8008ff0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008fda:	4b0c      	ldr	r3, [pc, #48]	; (800900c <USBD_CDC_ReceivePacket+0x68>)
 8008fdc:	7819      	ldrb	r1, [r3, #0]
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008fe4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f004 fe37 	bl	800dc5c <USBD_LL_PrepareReceive>
 8008fee:	e008      	b.n	8009002 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008ff0:	4b06      	ldr	r3, [pc, #24]	; (800900c <USBD_CDC_ReceivePacket+0x68>)
 8008ff2:	7819      	ldrb	r1, [r3, #0]
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008ffa:	2340      	movs	r3, #64	; 0x40
 8008ffc:	6878      	ldr	r0, [r7, #4]
 8008ffe:	f004 fe2d 	bl	800dc5c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009002:	2300      	movs	r3, #0
}
 8009004:	4618      	mov	r0, r3
 8009006:	3710      	adds	r7, #16
 8009008:	46bd      	mov	sp, r7
 800900a:	bd80      	pop	{r7, pc}
 800900c:	2000056c 	.word	0x2000056c

08009010 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b086      	sub	sp, #24
 8009014:	af00      	add	r7, sp, #0
 8009016:	60f8      	str	r0, [r7, #12]
 8009018:	60b9      	str	r1, [r7, #8]
 800901a:	4613      	mov	r3, r2
 800901c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d101      	bne.n	8009028 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009024:	2303      	movs	r3, #3
 8009026:	e01f      	b.n	8009068 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	2200      	movs	r2, #0
 800902c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	2200      	movs	r2, #0
 8009034:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	2200      	movs	r2, #0
 800903c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009040:	68bb      	ldr	r3, [r7, #8]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d003      	beq.n	800904e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	68ba      	ldr	r2, [r7, #8]
 800904a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	2201      	movs	r2, #1
 8009052:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	79fa      	ldrb	r2, [r7, #7]
 800905a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800905c:	68f8      	ldr	r0, [r7, #12]
 800905e:	f004 fca7 	bl	800d9b0 <USBD_LL_Init>
 8009062:	4603      	mov	r3, r0
 8009064:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009066:	7dfb      	ldrb	r3, [r7, #23]
}
 8009068:	4618      	mov	r0, r3
 800906a:	3718      	adds	r7, #24
 800906c:	46bd      	mov	sp, r7
 800906e:	bd80      	pop	{r7, pc}

08009070 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b084      	sub	sp, #16
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
 8009078:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800907a:	2300      	movs	r3, #0
 800907c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d101      	bne.n	8009088 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009084:	2303      	movs	r3, #3
 8009086:	e025      	b.n	80090d4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	683a      	ldr	r2, [r7, #0]
 800908c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	32ae      	adds	r2, #174	; 0xae
 800909a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800909e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d00f      	beq.n	80090c4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	32ae      	adds	r2, #174	; 0xae
 80090ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090b4:	f107 020e 	add.w	r2, r7, #14
 80090b8:	4610      	mov	r0, r2
 80090ba:	4798      	blx	r3
 80090bc:	4602      	mov	r2, r0
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80090ca:	1c5a      	adds	r2, r3, #1
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80090d2:	2300      	movs	r3, #0
}
 80090d4:	4618      	mov	r0, r3
 80090d6:	3710      	adds	r7, #16
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}

080090dc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b082      	sub	sp, #8
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f004 fcaf 	bl	800da48 <USBD_LL_Start>
 80090ea:	4603      	mov	r3, r0
}
 80090ec:	4618      	mov	r0, r3
 80090ee:	3708      	adds	r7, #8
 80090f0:	46bd      	mov	sp, r7
 80090f2:	bd80      	pop	{r7, pc}

080090f4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80090f4:	b480      	push	{r7}
 80090f6:	b083      	sub	sp, #12
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80090fc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80090fe:	4618      	mov	r0, r3
 8009100:	370c      	adds	r7, #12
 8009102:	46bd      	mov	sp, r7
 8009104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009108:	4770      	bx	lr

0800910a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800910a:	b580      	push	{r7, lr}
 800910c:	b084      	sub	sp, #16
 800910e:	af00      	add	r7, sp, #0
 8009110:	6078      	str	r0, [r7, #4]
 8009112:	460b      	mov	r3, r1
 8009114:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009116:	2300      	movs	r3, #0
 8009118:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009120:	2b00      	cmp	r3, #0
 8009122:	d009      	beq.n	8009138 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	78fa      	ldrb	r2, [r7, #3]
 800912e:	4611      	mov	r1, r2
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	4798      	blx	r3
 8009134:	4603      	mov	r3, r0
 8009136:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009138:	7bfb      	ldrb	r3, [r7, #15]
}
 800913a:	4618      	mov	r0, r3
 800913c:	3710      	adds	r7, #16
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}

08009142 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009142:	b580      	push	{r7, lr}
 8009144:	b084      	sub	sp, #16
 8009146:	af00      	add	r7, sp, #0
 8009148:	6078      	str	r0, [r7, #4]
 800914a:	460b      	mov	r3, r1
 800914c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800914e:	2300      	movs	r3, #0
 8009150:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009158:	685b      	ldr	r3, [r3, #4]
 800915a:	78fa      	ldrb	r2, [r7, #3]
 800915c:	4611      	mov	r1, r2
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	4798      	blx	r3
 8009162:	4603      	mov	r3, r0
 8009164:	2b00      	cmp	r3, #0
 8009166:	d001      	beq.n	800916c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009168:	2303      	movs	r3, #3
 800916a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800916c:	7bfb      	ldrb	r3, [r7, #15]
}
 800916e:	4618      	mov	r0, r3
 8009170:	3710      	adds	r7, #16
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}

08009176 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009176:	b580      	push	{r7, lr}
 8009178:	b084      	sub	sp, #16
 800917a:	af00      	add	r7, sp, #0
 800917c:	6078      	str	r0, [r7, #4]
 800917e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009186:	6839      	ldr	r1, [r7, #0]
 8009188:	4618      	mov	r0, r3
 800918a:	f001 f908 	bl	800a39e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	2201      	movs	r2, #1
 8009192:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800919c:	461a      	mov	r2, r3
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80091aa:	f003 031f 	and.w	r3, r3, #31
 80091ae:	2b02      	cmp	r3, #2
 80091b0:	d01a      	beq.n	80091e8 <USBD_LL_SetupStage+0x72>
 80091b2:	2b02      	cmp	r3, #2
 80091b4:	d822      	bhi.n	80091fc <USBD_LL_SetupStage+0x86>
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d002      	beq.n	80091c0 <USBD_LL_SetupStage+0x4a>
 80091ba:	2b01      	cmp	r3, #1
 80091bc:	d00a      	beq.n	80091d4 <USBD_LL_SetupStage+0x5e>
 80091be:	e01d      	b.n	80091fc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80091c6:	4619      	mov	r1, r3
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f000 fb5f 	bl	800988c <USBD_StdDevReq>
 80091ce:	4603      	mov	r3, r0
 80091d0:	73fb      	strb	r3, [r7, #15]
      break;
 80091d2:	e020      	b.n	8009216 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80091da:	4619      	mov	r1, r3
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 fbc7 	bl	8009970 <USBD_StdItfReq>
 80091e2:	4603      	mov	r3, r0
 80091e4:	73fb      	strb	r3, [r7, #15]
      break;
 80091e6:	e016      	b.n	8009216 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80091ee:	4619      	mov	r1, r3
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f000 fc29 	bl	8009a48 <USBD_StdEPReq>
 80091f6:	4603      	mov	r3, r0
 80091f8:	73fb      	strb	r3, [r7, #15]
      break;
 80091fa:	e00c      	b.n	8009216 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009202:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009206:	b2db      	uxtb	r3, r3
 8009208:	4619      	mov	r1, r3
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f004 fc7c 	bl	800db08 <USBD_LL_StallEP>
 8009210:	4603      	mov	r3, r0
 8009212:	73fb      	strb	r3, [r7, #15]
      break;
 8009214:	bf00      	nop
  }

  return ret;
 8009216:	7bfb      	ldrb	r3, [r7, #15]
}
 8009218:	4618      	mov	r0, r3
 800921a:	3710      	adds	r7, #16
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}

08009220 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b086      	sub	sp, #24
 8009224:	af00      	add	r7, sp, #0
 8009226:	60f8      	str	r0, [r7, #12]
 8009228:	460b      	mov	r3, r1
 800922a:	607a      	str	r2, [r7, #4]
 800922c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800922e:	2300      	movs	r3, #0
 8009230:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009232:	7afb      	ldrb	r3, [r7, #11]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d16e      	bne.n	8009316 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800923e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009246:	2b03      	cmp	r3, #3
 8009248:	f040 8098 	bne.w	800937c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	689a      	ldr	r2, [r3, #8]
 8009250:	693b      	ldr	r3, [r7, #16]
 8009252:	68db      	ldr	r3, [r3, #12]
 8009254:	429a      	cmp	r2, r3
 8009256:	d913      	bls.n	8009280 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009258:	693b      	ldr	r3, [r7, #16]
 800925a:	689a      	ldr	r2, [r3, #8]
 800925c:	693b      	ldr	r3, [r7, #16]
 800925e:	68db      	ldr	r3, [r3, #12]
 8009260:	1ad2      	subs	r2, r2, r3
 8009262:	693b      	ldr	r3, [r7, #16]
 8009264:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009266:	693b      	ldr	r3, [r7, #16]
 8009268:	68da      	ldr	r2, [r3, #12]
 800926a:	693b      	ldr	r3, [r7, #16]
 800926c:	689b      	ldr	r3, [r3, #8]
 800926e:	4293      	cmp	r3, r2
 8009270:	bf28      	it	cs
 8009272:	4613      	movcs	r3, r2
 8009274:	461a      	mov	r2, r3
 8009276:	6879      	ldr	r1, [r7, #4]
 8009278:	68f8      	ldr	r0, [r7, #12]
 800927a:	f001 f984 	bl	800a586 <USBD_CtlContinueRx>
 800927e:	e07d      	b.n	800937c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009286:	f003 031f 	and.w	r3, r3, #31
 800928a:	2b02      	cmp	r3, #2
 800928c:	d014      	beq.n	80092b8 <USBD_LL_DataOutStage+0x98>
 800928e:	2b02      	cmp	r3, #2
 8009290:	d81d      	bhi.n	80092ce <USBD_LL_DataOutStage+0xae>
 8009292:	2b00      	cmp	r3, #0
 8009294:	d002      	beq.n	800929c <USBD_LL_DataOutStage+0x7c>
 8009296:	2b01      	cmp	r3, #1
 8009298:	d003      	beq.n	80092a2 <USBD_LL_DataOutStage+0x82>
 800929a:	e018      	b.n	80092ce <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800929c:	2300      	movs	r3, #0
 800929e:	75bb      	strb	r3, [r7, #22]
            break;
 80092a0:	e018      	b.n	80092d4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80092a8:	b2db      	uxtb	r3, r3
 80092aa:	4619      	mov	r1, r3
 80092ac:	68f8      	ldr	r0, [r7, #12]
 80092ae:	f000 fa5e 	bl	800976e <USBD_CoreFindIF>
 80092b2:	4603      	mov	r3, r0
 80092b4:	75bb      	strb	r3, [r7, #22]
            break;
 80092b6:	e00d      	b.n	80092d4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	4619      	mov	r1, r3
 80092c2:	68f8      	ldr	r0, [r7, #12]
 80092c4:	f000 fa60 	bl	8009788 <USBD_CoreFindEP>
 80092c8:	4603      	mov	r3, r0
 80092ca:	75bb      	strb	r3, [r7, #22]
            break;
 80092cc:	e002      	b.n	80092d4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80092ce:	2300      	movs	r3, #0
 80092d0:	75bb      	strb	r3, [r7, #22]
            break;
 80092d2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80092d4:	7dbb      	ldrb	r3, [r7, #22]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d119      	bne.n	800930e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092e0:	b2db      	uxtb	r3, r3
 80092e2:	2b03      	cmp	r3, #3
 80092e4:	d113      	bne.n	800930e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80092e6:	7dba      	ldrb	r2, [r7, #22]
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	32ae      	adds	r2, #174	; 0xae
 80092ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092f0:	691b      	ldr	r3, [r3, #16]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d00b      	beq.n	800930e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80092f6:	7dba      	ldrb	r2, [r7, #22]
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80092fe:	7dba      	ldrb	r2, [r7, #22]
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	32ae      	adds	r2, #174	; 0xae
 8009304:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009308:	691b      	ldr	r3, [r3, #16]
 800930a:	68f8      	ldr	r0, [r7, #12]
 800930c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800930e:	68f8      	ldr	r0, [r7, #12]
 8009310:	f001 f94a 	bl	800a5a8 <USBD_CtlSendStatus>
 8009314:	e032      	b.n	800937c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009316:	7afb      	ldrb	r3, [r7, #11]
 8009318:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800931c:	b2db      	uxtb	r3, r3
 800931e:	4619      	mov	r1, r3
 8009320:	68f8      	ldr	r0, [r7, #12]
 8009322:	f000 fa31 	bl	8009788 <USBD_CoreFindEP>
 8009326:	4603      	mov	r3, r0
 8009328:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800932a:	7dbb      	ldrb	r3, [r7, #22]
 800932c:	2bff      	cmp	r3, #255	; 0xff
 800932e:	d025      	beq.n	800937c <USBD_LL_DataOutStage+0x15c>
 8009330:	7dbb      	ldrb	r3, [r7, #22]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d122      	bne.n	800937c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800933c:	b2db      	uxtb	r3, r3
 800933e:	2b03      	cmp	r3, #3
 8009340:	d117      	bne.n	8009372 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009342:	7dba      	ldrb	r2, [r7, #22]
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	32ae      	adds	r2, #174	; 0xae
 8009348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800934c:	699b      	ldr	r3, [r3, #24]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d00f      	beq.n	8009372 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009352:	7dba      	ldrb	r2, [r7, #22]
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800935a:	7dba      	ldrb	r2, [r7, #22]
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	32ae      	adds	r2, #174	; 0xae
 8009360:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009364:	699b      	ldr	r3, [r3, #24]
 8009366:	7afa      	ldrb	r2, [r7, #11]
 8009368:	4611      	mov	r1, r2
 800936a:	68f8      	ldr	r0, [r7, #12]
 800936c:	4798      	blx	r3
 800936e:	4603      	mov	r3, r0
 8009370:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009372:	7dfb      	ldrb	r3, [r7, #23]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d001      	beq.n	800937c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009378:	7dfb      	ldrb	r3, [r7, #23]
 800937a:	e000      	b.n	800937e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800937c:	2300      	movs	r3, #0
}
 800937e:	4618      	mov	r0, r3
 8009380:	3718      	adds	r7, #24
 8009382:	46bd      	mov	sp, r7
 8009384:	bd80      	pop	{r7, pc}

08009386 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009386:	b580      	push	{r7, lr}
 8009388:	b086      	sub	sp, #24
 800938a:	af00      	add	r7, sp, #0
 800938c:	60f8      	str	r0, [r7, #12]
 800938e:	460b      	mov	r3, r1
 8009390:	607a      	str	r2, [r7, #4]
 8009392:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009394:	7afb      	ldrb	r3, [r7, #11]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d16f      	bne.n	800947a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	3314      	adds	r3, #20
 800939e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80093a6:	2b02      	cmp	r3, #2
 80093a8:	d15a      	bne.n	8009460 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80093aa:	693b      	ldr	r3, [r7, #16]
 80093ac:	689a      	ldr	r2, [r3, #8]
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	68db      	ldr	r3, [r3, #12]
 80093b2:	429a      	cmp	r2, r3
 80093b4:	d914      	bls.n	80093e0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80093b6:	693b      	ldr	r3, [r7, #16]
 80093b8:	689a      	ldr	r2, [r3, #8]
 80093ba:	693b      	ldr	r3, [r7, #16]
 80093bc:	68db      	ldr	r3, [r3, #12]
 80093be:	1ad2      	subs	r2, r2, r3
 80093c0:	693b      	ldr	r3, [r7, #16]
 80093c2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80093c4:	693b      	ldr	r3, [r7, #16]
 80093c6:	689b      	ldr	r3, [r3, #8]
 80093c8:	461a      	mov	r2, r3
 80093ca:	6879      	ldr	r1, [r7, #4]
 80093cc:	68f8      	ldr	r0, [r7, #12]
 80093ce:	f001 f8ac 	bl	800a52a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80093d2:	2300      	movs	r3, #0
 80093d4:	2200      	movs	r2, #0
 80093d6:	2100      	movs	r1, #0
 80093d8:	68f8      	ldr	r0, [r7, #12]
 80093da:	f004 fc3f 	bl	800dc5c <USBD_LL_PrepareReceive>
 80093de:	e03f      	b.n	8009460 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	68da      	ldr	r2, [r3, #12]
 80093e4:	693b      	ldr	r3, [r7, #16]
 80093e6:	689b      	ldr	r3, [r3, #8]
 80093e8:	429a      	cmp	r2, r3
 80093ea:	d11c      	bne.n	8009426 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	685a      	ldr	r2, [r3, #4]
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80093f4:	429a      	cmp	r2, r3
 80093f6:	d316      	bcc.n	8009426 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80093f8:	693b      	ldr	r3, [r7, #16]
 80093fa:	685a      	ldr	r2, [r3, #4]
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009402:	429a      	cmp	r2, r3
 8009404:	d20f      	bcs.n	8009426 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009406:	2200      	movs	r2, #0
 8009408:	2100      	movs	r1, #0
 800940a:	68f8      	ldr	r0, [r7, #12]
 800940c:	f001 f88d 	bl	800a52a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	2200      	movs	r2, #0
 8009414:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009418:	2300      	movs	r3, #0
 800941a:	2200      	movs	r2, #0
 800941c:	2100      	movs	r1, #0
 800941e:	68f8      	ldr	r0, [r7, #12]
 8009420:	f004 fc1c 	bl	800dc5c <USBD_LL_PrepareReceive>
 8009424:	e01c      	b.n	8009460 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800942c:	b2db      	uxtb	r3, r3
 800942e:	2b03      	cmp	r3, #3
 8009430:	d10f      	bne.n	8009452 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009438:	68db      	ldr	r3, [r3, #12]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d009      	beq.n	8009452 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	2200      	movs	r2, #0
 8009442:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800944c:	68db      	ldr	r3, [r3, #12]
 800944e:	68f8      	ldr	r0, [r7, #12]
 8009450:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009452:	2180      	movs	r1, #128	; 0x80
 8009454:	68f8      	ldr	r0, [r7, #12]
 8009456:	f004 fb57 	bl	800db08 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800945a:	68f8      	ldr	r0, [r7, #12]
 800945c:	f001 f8b7 	bl	800a5ce <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009466:	2b00      	cmp	r3, #0
 8009468:	d03a      	beq.n	80094e0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800946a:	68f8      	ldr	r0, [r7, #12]
 800946c:	f7ff fe42 	bl	80090f4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	2200      	movs	r2, #0
 8009474:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009478:	e032      	b.n	80094e0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800947a:	7afb      	ldrb	r3, [r7, #11]
 800947c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009480:	b2db      	uxtb	r3, r3
 8009482:	4619      	mov	r1, r3
 8009484:	68f8      	ldr	r0, [r7, #12]
 8009486:	f000 f97f 	bl	8009788 <USBD_CoreFindEP>
 800948a:	4603      	mov	r3, r0
 800948c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800948e:	7dfb      	ldrb	r3, [r7, #23]
 8009490:	2bff      	cmp	r3, #255	; 0xff
 8009492:	d025      	beq.n	80094e0 <USBD_LL_DataInStage+0x15a>
 8009494:	7dfb      	ldrb	r3, [r7, #23]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d122      	bne.n	80094e0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094a0:	b2db      	uxtb	r3, r3
 80094a2:	2b03      	cmp	r3, #3
 80094a4:	d11c      	bne.n	80094e0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80094a6:	7dfa      	ldrb	r2, [r7, #23]
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	32ae      	adds	r2, #174	; 0xae
 80094ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094b0:	695b      	ldr	r3, [r3, #20]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d014      	beq.n	80094e0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80094b6:	7dfa      	ldrb	r2, [r7, #23]
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80094be:	7dfa      	ldrb	r2, [r7, #23]
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	32ae      	adds	r2, #174	; 0xae
 80094c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094c8:	695b      	ldr	r3, [r3, #20]
 80094ca:	7afa      	ldrb	r2, [r7, #11]
 80094cc:	4611      	mov	r1, r2
 80094ce:	68f8      	ldr	r0, [r7, #12]
 80094d0:	4798      	blx	r3
 80094d2:	4603      	mov	r3, r0
 80094d4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80094d6:	7dbb      	ldrb	r3, [r7, #22]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d001      	beq.n	80094e0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80094dc:	7dbb      	ldrb	r3, [r7, #22]
 80094de:	e000      	b.n	80094e2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80094e0:	2300      	movs	r3, #0
}
 80094e2:	4618      	mov	r0, r3
 80094e4:	3718      	adds	r7, #24
 80094e6:	46bd      	mov	sp, r7
 80094e8:	bd80      	pop	{r7, pc}

080094ea <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80094ea:	b580      	push	{r7, lr}
 80094ec:	b084      	sub	sp, #16
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80094f2:	2300      	movs	r3, #0
 80094f4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2201      	movs	r2, #1
 80094fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2200      	movs	r2, #0
 8009502:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2200      	movs	r2, #0
 800950a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2200      	movs	r2, #0
 8009510:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2200      	movs	r2, #0
 8009518:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009522:	2b00      	cmp	r3, #0
 8009524:	d014      	beq.n	8009550 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d00e      	beq.n	8009550 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	687a      	ldr	r2, [r7, #4]
 800953c:	6852      	ldr	r2, [r2, #4]
 800953e:	b2d2      	uxtb	r2, r2
 8009540:	4611      	mov	r1, r2
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	4798      	blx	r3
 8009546:	4603      	mov	r3, r0
 8009548:	2b00      	cmp	r3, #0
 800954a:	d001      	beq.n	8009550 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800954c:	2303      	movs	r3, #3
 800954e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009550:	2340      	movs	r3, #64	; 0x40
 8009552:	2200      	movs	r2, #0
 8009554:	2100      	movs	r1, #0
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f004 fa91 	bl	800da7e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2201      	movs	r2, #1
 8009560:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2240      	movs	r2, #64	; 0x40
 8009568:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800956c:	2340      	movs	r3, #64	; 0x40
 800956e:	2200      	movs	r2, #0
 8009570:	2180      	movs	r1, #128	; 0x80
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	f004 fa83 	bl	800da7e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2201      	movs	r2, #1
 800957c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2240      	movs	r2, #64	; 0x40
 8009582:	621a      	str	r2, [r3, #32]

  return ret;
 8009584:	7bfb      	ldrb	r3, [r7, #15]
}
 8009586:	4618      	mov	r0, r3
 8009588:	3710      	adds	r7, #16
 800958a:	46bd      	mov	sp, r7
 800958c:	bd80      	pop	{r7, pc}

0800958e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800958e:	b480      	push	{r7}
 8009590:	b083      	sub	sp, #12
 8009592:	af00      	add	r7, sp, #0
 8009594:	6078      	str	r0, [r7, #4]
 8009596:	460b      	mov	r3, r1
 8009598:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	78fa      	ldrb	r2, [r7, #3]
 800959e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80095a0:	2300      	movs	r3, #0
}
 80095a2:	4618      	mov	r0, r3
 80095a4:	370c      	adds	r7, #12
 80095a6:	46bd      	mov	sp, r7
 80095a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ac:	4770      	bx	lr

080095ae <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80095ae:	b480      	push	{r7}
 80095b0:	b083      	sub	sp, #12
 80095b2:	af00      	add	r7, sp, #0
 80095b4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80095bc:	b2da      	uxtb	r2, r3
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2204      	movs	r2, #4
 80095c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80095cc:	2300      	movs	r3, #0
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	370c      	adds	r7, #12
 80095d2:	46bd      	mov	sp, r7
 80095d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d8:	4770      	bx	lr

080095da <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80095da:	b480      	push	{r7}
 80095dc:	b083      	sub	sp, #12
 80095de:	af00      	add	r7, sp, #0
 80095e0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80095e8:	b2db      	uxtb	r3, r3
 80095ea:	2b04      	cmp	r3, #4
 80095ec:	d106      	bne.n	80095fc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80095f4:	b2da      	uxtb	r2, r3
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80095fc:	2300      	movs	r3, #0
}
 80095fe:	4618      	mov	r0, r3
 8009600:	370c      	adds	r7, #12
 8009602:	46bd      	mov	sp, r7
 8009604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009608:	4770      	bx	lr

0800960a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800960a:	b580      	push	{r7, lr}
 800960c:	b082      	sub	sp, #8
 800960e:	af00      	add	r7, sp, #0
 8009610:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009618:	b2db      	uxtb	r3, r3
 800961a:	2b03      	cmp	r3, #3
 800961c:	d110      	bne.n	8009640 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009624:	2b00      	cmp	r3, #0
 8009626:	d00b      	beq.n	8009640 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800962e:	69db      	ldr	r3, [r3, #28]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d005      	beq.n	8009640 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800963a:	69db      	ldr	r3, [r3, #28]
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009640:	2300      	movs	r3, #0
}
 8009642:	4618      	mov	r0, r3
 8009644:	3708      	adds	r7, #8
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}

0800964a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800964a:	b580      	push	{r7, lr}
 800964c:	b082      	sub	sp, #8
 800964e:	af00      	add	r7, sp, #0
 8009650:	6078      	str	r0, [r7, #4]
 8009652:	460b      	mov	r3, r1
 8009654:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	32ae      	adds	r2, #174	; 0xae
 8009660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d101      	bne.n	800966c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009668:	2303      	movs	r3, #3
 800966a:	e01c      	b.n	80096a6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009672:	b2db      	uxtb	r3, r3
 8009674:	2b03      	cmp	r3, #3
 8009676:	d115      	bne.n	80096a4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	32ae      	adds	r2, #174	; 0xae
 8009682:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009686:	6a1b      	ldr	r3, [r3, #32]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d00b      	beq.n	80096a4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	32ae      	adds	r2, #174	; 0xae
 8009696:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800969a:	6a1b      	ldr	r3, [r3, #32]
 800969c:	78fa      	ldrb	r2, [r7, #3]
 800969e:	4611      	mov	r1, r2
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80096a4:	2300      	movs	r3, #0
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3708      	adds	r7, #8
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}

080096ae <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80096ae:	b580      	push	{r7, lr}
 80096b0:	b082      	sub	sp, #8
 80096b2:	af00      	add	r7, sp, #0
 80096b4:	6078      	str	r0, [r7, #4]
 80096b6:	460b      	mov	r3, r1
 80096b8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	32ae      	adds	r2, #174	; 0xae
 80096c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d101      	bne.n	80096d0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80096cc:	2303      	movs	r3, #3
 80096ce:	e01c      	b.n	800970a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80096d6:	b2db      	uxtb	r3, r3
 80096d8:	2b03      	cmp	r3, #3
 80096da:	d115      	bne.n	8009708 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	32ae      	adds	r2, #174	; 0xae
 80096e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d00b      	beq.n	8009708 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	32ae      	adds	r2, #174	; 0xae
 80096fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009700:	78fa      	ldrb	r2, [r7, #3]
 8009702:	4611      	mov	r1, r2
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009708:	2300      	movs	r3, #0
}
 800970a:	4618      	mov	r0, r3
 800970c:	3708      	adds	r7, #8
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}

08009712 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009712:	b480      	push	{r7}
 8009714:	b083      	sub	sp, #12
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800971a:	2300      	movs	r3, #0
}
 800971c:	4618      	mov	r0, r3
 800971e:	370c      	adds	r7, #12
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr

08009728 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b084      	sub	sp, #16
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009730:	2300      	movs	r3, #0
 8009732:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2201      	movs	r2, #1
 8009738:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009742:	2b00      	cmp	r3, #0
 8009744:	d00e      	beq.n	8009764 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800974c:	685b      	ldr	r3, [r3, #4]
 800974e:	687a      	ldr	r2, [r7, #4]
 8009750:	6852      	ldr	r2, [r2, #4]
 8009752:	b2d2      	uxtb	r2, r2
 8009754:	4611      	mov	r1, r2
 8009756:	6878      	ldr	r0, [r7, #4]
 8009758:	4798      	blx	r3
 800975a:	4603      	mov	r3, r0
 800975c:	2b00      	cmp	r3, #0
 800975e:	d001      	beq.n	8009764 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009760:	2303      	movs	r3, #3
 8009762:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009764:	7bfb      	ldrb	r3, [r7, #15]
}
 8009766:	4618      	mov	r0, r3
 8009768:	3710      	adds	r7, #16
 800976a:	46bd      	mov	sp, r7
 800976c:	bd80      	pop	{r7, pc}

0800976e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800976e:	b480      	push	{r7}
 8009770:	b083      	sub	sp, #12
 8009772:	af00      	add	r7, sp, #0
 8009774:	6078      	str	r0, [r7, #4]
 8009776:	460b      	mov	r3, r1
 8009778:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800977a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800977c:	4618      	mov	r0, r3
 800977e:	370c      	adds	r7, #12
 8009780:	46bd      	mov	sp, r7
 8009782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009786:	4770      	bx	lr

08009788 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009788:	b480      	push	{r7}
 800978a:	b083      	sub	sp, #12
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
 8009790:	460b      	mov	r3, r1
 8009792:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009794:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009796:	4618      	mov	r0, r3
 8009798:	370c      	adds	r7, #12
 800979a:	46bd      	mov	sp, r7
 800979c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a0:	4770      	bx	lr

080097a2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80097a2:	b580      	push	{r7, lr}
 80097a4:	b086      	sub	sp, #24
 80097a6:	af00      	add	r7, sp, #0
 80097a8:	6078      	str	r0, [r7, #4]
 80097aa:	460b      	mov	r3, r1
 80097ac:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80097b6:	2300      	movs	r3, #0
 80097b8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	885b      	ldrh	r3, [r3, #2]
 80097be:	b29a      	uxth	r2, r3
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	781b      	ldrb	r3, [r3, #0]
 80097c4:	b29b      	uxth	r3, r3
 80097c6:	429a      	cmp	r2, r3
 80097c8:	d920      	bls.n	800980c <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	781b      	ldrb	r3, [r3, #0]
 80097ce:	b29b      	uxth	r3, r3
 80097d0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80097d2:	e013      	b.n	80097fc <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80097d4:	f107 030a 	add.w	r3, r7, #10
 80097d8:	4619      	mov	r1, r3
 80097da:	6978      	ldr	r0, [r7, #20]
 80097dc:	f000 f81b 	bl	8009816 <USBD_GetNextDesc>
 80097e0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	785b      	ldrb	r3, [r3, #1]
 80097e6:	2b05      	cmp	r3, #5
 80097e8:	d108      	bne.n	80097fc <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80097ea:	697b      	ldr	r3, [r7, #20]
 80097ec:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	789b      	ldrb	r3, [r3, #2]
 80097f2:	78fa      	ldrb	r2, [r7, #3]
 80097f4:	429a      	cmp	r2, r3
 80097f6:	d008      	beq.n	800980a <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80097f8:	2300      	movs	r3, #0
 80097fa:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	885b      	ldrh	r3, [r3, #2]
 8009800:	b29a      	uxth	r2, r3
 8009802:	897b      	ldrh	r3, [r7, #10]
 8009804:	429a      	cmp	r2, r3
 8009806:	d8e5      	bhi.n	80097d4 <USBD_GetEpDesc+0x32>
 8009808:	e000      	b.n	800980c <USBD_GetEpDesc+0x6a>
          break;
 800980a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800980c:	693b      	ldr	r3, [r7, #16]
}
 800980e:	4618      	mov	r0, r3
 8009810:	3718      	adds	r7, #24
 8009812:	46bd      	mov	sp, r7
 8009814:	bd80      	pop	{r7, pc}

08009816 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009816:	b480      	push	{r7}
 8009818:	b085      	sub	sp, #20
 800981a:	af00      	add	r7, sp, #0
 800981c:	6078      	str	r0, [r7, #4]
 800981e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	881a      	ldrh	r2, [r3, #0]
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	781b      	ldrb	r3, [r3, #0]
 800982c:	b29b      	uxth	r3, r3
 800982e:	4413      	add	r3, r2
 8009830:	b29a      	uxth	r2, r3
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	781b      	ldrb	r3, [r3, #0]
 800983a:	461a      	mov	r2, r3
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	4413      	add	r3, r2
 8009840:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009842:	68fb      	ldr	r3, [r7, #12]
}
 8009844:	4618      	mov	r0, r3
 8009846:	3714      	adds	r7, #20
 8009848:	46bd      	mov	sp, r7
 800984a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984e:	4770      	bx	lr

08009850 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009850:	b480      	push	{r7}
 8009852:	b087      	sub	sp, #28
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800985c:	697b      	ldr	r3, [r7, #20]
 800985e:	781b      	ldrb	r3, [r3, #0]
 8009860:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009862:	697b      	ldr	r3, [r7, #20]
 8009864:	3301      	adds	r3, #1
 8009866:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009868:	697b      	ldr	r3, [r7, #20]
 800986a:	781b      	ldrb	r3, [r3, #0]
 800986c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800986e:	8a3b      	ldrh	r3, [r7, #16]
 8009870:	021b      	lsls	r3, r3, #8
 8009872:	b21a      	sxth	r2, r3
 8009874:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009878:	4313      	orrs	r3, r2
 800987a:	b21b      	sxth	r3, r3
 800987c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800987e:	89fb      	ldrh	r3, [r7, #14]
}
 8009880:	4618      	mov	r0, r3
 8009882:	371c      	adds	r7, #28
 8009884:	46bd      	mov	sp, r7
 8009886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988a:	4770      	bx	lr

0800988c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b084      	sub	sp, #16
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
 8009894:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009896:	2300      	movs	r3, #0
 8009898:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	781b      	ldrb	r3, [r3, #0]
 800989e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80098a2:	2b40      	cmp	r3, #64	; 0x40
 80098a4:	d005      	beq.n	80098b2 <USBD_StdDevReq+0x26>
 80098a6:	2b40      	cmp	r3, #64	; 0x40
 80098a8:	d857      	bhi.n	800995a <USBD_StdDevReq+0xce>
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d00f      	beq.n	80098ce <USBD_StdDevReq+0x42>
 80098ae:	2b20      	cmp	r3, #32
 80098b0:	d153      	bne.n	800995a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	32ae      	adds	r2, #174	; 0xae
 80098bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098c0:	689b      	ldr	r3, [r3, #8]
 80098c2:	6839      	ldr	r1, [r7, #0]
 80098c4:	6878      	ldr	r0, [r7, #4]
 80098c6:	4798      	blx	r3
 80098c8:	4603      	mov	r3, r0
 80098ca:	73fb      	strb	r3, [r7, #15]
      break;
 80098cc:	e04a      	b.n	8009964 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	785b      	ldrb	r3, [r3, #1]
 80098d2:	2b09      	cmp	r3, #9
 80098d4:	d83b      	bhi.n	800994e <USBD_StdDevReq+0xc2>
 80098d6:	a201      	add	r2, pc, #4	; (adr r2, 80098dc <USBD_StdDevReq+0x50>)
 80098d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098dc:	08009931 	.word	0x08009931
 80098e0:	08009945 	.word	0x08009945
 80098e4:	0800994f 	.word	0x0800994f
 80098e8:	0800993b 	.word	0x0800993b
 80098ec:	0800994f 	.word	0x0800994f
 80098f0:	0800990f 	.word	0x0800990f
 80098f4:	08009905 	.word	0x08009905
 80098f8:	0800994f 	.word	0x0800994f
 80098fc:	08009927 	.word	0x08009927
 8009900:	08009919 	.word	0x08009919
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009904:	6839      	ldr	r1, [r7, #0]
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	f000 fa3c 	bl	8009d84 <USBD_GetDescriptor>
          break;
 800990c:	e024      	b.n	8009958 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800990e:	6839      	ldr	r1, [r7, #0]
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f000 fba1 	bl	800a058 <USBD_SetAddress>
          break;
 8009916:	e01f      	b.n	8009958 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009918:	6839      	ldr	r1, [r7, #0]
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f000 fbe0 	bl	800a0e0 <USBD_SetConfig>
 8009920:	4603      	mov	r3, r0
 8009922:	73fb      	strb	r3, [r7, #15]
          break;
 8009924:	e018      	b.n	8009958 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009926:	6839      	ldr	r1, [r7, #0]
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f000 fc83 	bl	800a234 <USBD_GetConfig>
          break;
 800992e:	e013      	b.n	8009958 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009930:	6839      	ldr	r1, [r7, #0]
 8009932:	6878      	ldr	r0, [r7, #4]
 8009934:	f000 fcb4 	bl	800a2a0 <USBD_GetStatus>
          break;
 8009938:	e00e      	b.n	8009958 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800993a:	6839      	ldr	r1, [r7, #0]
 800993c:	6878      	ldr	r0, [r7, #4]
 800993e:	f000 fce3 	bl	800a308 <USBD_SetFeature>
          break;
 8009942:	e009      	b.n	8009958 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009944:	6839      	ldr	r1, [r7, #0]
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f000 fd07 	bl	800a35a <USBD_ClrFeature>
          break;
 800994c:	e004      	b.n	8009958 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800994e:	6839      	ldr	r1, [r7, #0]
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f000 fd5e 	bl	800a412 <USBD_CtlError>
          break;
 8009956:	bf00      	nop
      }
      break;
 8009958:	e004      	b.n	8009964 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800995a:	6839      	ldr	r1, [r7, #0]
 800995c:	6878      	ldr	r0, [r7, #4]
 800995e:	f000 fd58 	bl	800a412 <USBD_CtlError>
      break;
 8009962:	bf00      	nop
  }

  return ret;
 8009964:	7bfb      	ldrb	r3, [r7, #15]
}
 8009966:	4618      	mov	r0, r3
 8009968:	3710      	adds	r7, #16
 800996a:	46bd      	mov	sp, r7
 800996c:	bd80      	pop	{r7, pc}
 800996e:	bf00      	nop

08009970 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b084      	sub	sp, #16
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
 8009978:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800997a:	2300      	movs	r3, #0
 800997c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	781b      	ldrb	r3, [r3, #0]
 8009982:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009986:	2b40      	cmp	r3, #64	; 0x40
 8009988:	d005      	beq.n	8009996 <USBD_StdItfReq+0x26>
 800998a:	2b40      	cmp	r3, #64	; 0x40
 800998c:	d852      	bhi.n	8009a34 <USBD_StdItfReq+0xc4>
 800998e:	2b00      	cmp	r3, #0
 8009990:	d001      	beq.n	8009996 <USBD_StdItfReq+0x26>
 8009992:	2b20      	cmp	r3, #32
 8009994:	d14e      	bne.n	8009a34 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800999c:	b2db      	uxtb	r3, r3
 800999e:	3b01      	subs	r3, #1
 80099a0:	2b02      	cmp	r3, #2
 80099a2:	d840      	bhi.n	8009a26 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	889b      	ldrh	r3, [r3, #4]
 80099a8:	b2db      	uxtb	r3, r3
 80099aa:	2b01      	cmp	r3, #1
 80099ac:	d836      	bhi.n	8009a1c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	889b      	ldrh	r3, [r3, #4]
 80099b2:	b2db      	uxtb	r3, r3
 80099b4:	4619      	mov	r1, r3
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	f7ff fed9 	bl	800976e <USBD_CoreFindIF>
 80099bc:	4603      	mov	r3, r0
 80099be:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80099c0:	7bbb      	ldrb	r3, [r7, #14]
 80099c2:	2bff      	cmp	r3, #255	; 0xff
 80099c4:	d01d      	beq.n	8009a02 <USBD_StdItfReq+0x92>
 80099c6:	7bbb      	ldrb	r3, [r7, #14]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d11a      	bne.n	8009a02 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80099cc:	7bba      	ldrb	r2, [r7, #14]
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	32ae      	adds	r2, #174	; 0xae
 80099d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099d6:	689b      	ldr	r3, [r3, #8]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d00f      	beq.n	80099fc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80099dc:	7bba      	ldrb	r2, [r7, #14]
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80099e4:	7bba      	ldrb	r2, [r7, #14]
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	32ae      	adds	r2, #174	; 0xae
 80099ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099ee:	689b      	ldr	r3, [r3, #8]
 80099f0:	6839      	ldr	r1, [r7, #0]
 80099f2:	6878      	ldr	r0, [r7, #4]
 80099f4:	4798      	blx	r3
 80099f6:	4603      	mov	r3, r0
 80099f8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80099fa:	e004      	b.n	8009a06 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80099fc:	2303      	movs	r3, #3
 80099fe:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009a00:	e001      	b.n	8009a06 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009a02:	2303      	movs	r3, #3
 8009a04:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	88db      	ldrh	r3, [r3, #6]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d110      	bne.n	8009a30 <USBD_StdItfReq+0xc0>
 8009a0e:	7bfb      	ldrb	r3, [r7, #15]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d10d      	bne.n	8009a30 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009a14:	6878      	ldr	r0, [r7, #4]
 8009a16:	f000 fdc7 	bl	800a5a8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009a1a:	e009      	b.n	8009a30 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009a1c:	6839      	ldr	r1, [r7, #0]
 8009a1e:	6878      	ldr	r0, [r7, #4]
 8009a20:	f000 fcf7 	bl	800a412 <USBD_CtlError>
          break;
 8009a24:	e004      	b.n	8009a30 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009a26:	6839      	ldr	r1, [r7, #0]
 8009a28:	6878      	ldr	r0, [r7, #4]
 8009a2a:	f000 fcf2 	bl	800a412 <USBD_CtlError>
          break;
 8009a2e:	e000      	b.n	8009a32 <USBD_StdItfReq+0xc2>
          break;
 8009a30:	bf00      	nop
      }
      break;
 8009a32:	e004      	b.n	8009a3e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009a34:	6839      	ldr	r1, [r7, #0]
 8009a36:	6878      	ldr	r0, [r7, #4]
 8009a38:	f000 fceb 	bl	800a412 <USBD_CtlError>
      break;
 8009a3c:	bf00      	nop
  }

  return ret;
 8009a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	3710      	adds	r7, #16
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}

08009a48 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b084      	sub	sp, #16
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
 8009a50:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009a52:	2300      	movs	r3, #0
 8009a54:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	889b      	ldrh	r3, [r3, #4]
 8009a5a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	781b      	ldrb	r3, [r3, #0]
 8009a60:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009a64:	2b40      	cmp	r3, #64	; 0x40
 8009a66:	d007      	beq.n	8009a78 <USBD_StdEPReq+0x30>
 8009a68:	2b40      	cmp	r3, #64	; 0x40
 8009a6a:	f200 817f 	bhi.w	8009d6c <USBD_StdEPReq+0x324>
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d02a      	beq.n	8009ac8 <USBD_StdEPReq+0x80>
 8009a72:	2b20      	cmp	r3, #32
 8009a74:	f040 817a 	bne.w	8009d6c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009a78:	7bbb      	ldrb	r3, [r7, #14]
 8009a7a:	4619      	mov	r1, r3
 8009a7c:	6878      	ldr	r0, [r7, #4]
 8009a7e:	f7ff fe83 	bl	8009788 <USBD_CoreFindEP>
 8009a82:	4603      	mov	r3, r0
 8009a84:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009a86:	7b7b      	ldrb	r3, [r7, #13]
 8009a88:	2bff      	cmp	r3, #255	; 0xff
 8009a8a:	f000 8174 	beq.w	8009d76 <USBD_StdEPReq+0x32e>
 8009a8e:	7b7b      	ldrb	r3, [r7, #13]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	f040 8170 	bne.w	8009d76 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009a96:	7b7a      	ldrb	r2, [r7, #13]
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009a9e:	7b7a      	ldrb	r2, [r7, #13]
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	32ae      	adds	r2, #174	; 0xae
 8009aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009aa8:	689b      	ldr	r3, [r3, #8]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	f000 8163 	beq.w	8009d76 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009ab0:	7b7a      	ldrb	r2, [r7, #13]
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	32ae      	adds	r2, #174	; 0xae
 8009ab6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009aba:	689b      	ldr	r3, [r3, #8]
 8009abc:	6839      	ldr	r1, [r7, #0]
 8009abe:	6878      	ldr	r0, [r7, #4]
 8009ac0:	4798      	blx	r3
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009ac6:	e156      	b.n	8009d76 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	785b      	ldrb	r3, [r3, #1]
 8009acc:	2b03      	cmp	r3, #3
 8009ace:	d008      	beq.n	8009ae2 <USBD_StdEPReq+0x9a>
 8009ad0:	2b03      	cmp	r3, #3
 8009ad2:	f300 8145 	bgt.w	8009d60 <USBD_StdEPReq+0x318>
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	f000 809b 	beq.w	8009c12 <USBD_StdEPReq+0x1ca>
 8009adc:	2b01      	cmp	r3, #1
 8009ade:	d03c      	beq.n	8009b5a <USBD_StdEPReq+0x112>
 8009ae0:	e13e      	b.n	8009d60 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ae8:	b2db      	uxtb	r3, r3
 8009aea:	2b02      	cmp	r3, #2
 8009aec:	d002      	beq.n	8009af4 <USBD_StdEPReq+0xac>
 8009aee:	2b03      	cmp	r3, #3
 8009af0:	d016      	beq.n	8009b20 <USBD_StdEPReq+0xd8>
 8009af2:	e02c      	b.n	8009b4e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009af4:	7bbb      	ldrb	r3, [r7, #14]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d00d      	beq.n	8009b16 <USBD_StdEPReq+0xce>
 8009afa:	7bbb      	ldrb	r3, [r7, #14]
 8009afc:	2b80      	cmp	r3, #128	; 0x80
 8009afe:	d00a      	beq.n	8009b16 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b00:	7bbb      	ldrb	r3, [r7, #14]
 8009b02:	4619      	mov	r1, r3
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f003 ffff 	bl	800db08 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b0a:	2180      	movs	r1, #128	; 0x80
 8009b0c:	6878      	ldr	r0, [r7, #4]
 8009b0e:	f003 fffb 	bl	800db08 <USBD_LL_StallEP>
 8009b12:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009b14:	e020      	b.n	8009b58 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009b16:	6839      	ldr	r1, [r7, #0]
 8009b18:	6878      	ldr	r0, [r7, #4]
 8009b1a:	f000 fc7a 	bl	800a412 <USBD_CtlError>
              break;
 8009b1e:	e01b      	b.n	8009b58 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009b20:	683b      	ldr	r3, [r7, #0]
 8009b22:	885b      	ldrh	r3, [r3, #2]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d10e      	bne.n	8009b46 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009b28:	7bbb      	ldrb	r3, [r7, #14]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d00b      	beq.n	8009b46 <USBD_StdEPReq+0xfe>
 8009b2e:	7bbb      	ldrb	r3, [r7, #14]
 8009b30:	2b80      	cmp	r3, #128	; 0x80
 8009b32:	d008      	beq.n	8009b46 <USBD_StdEPReq+0xfe>
 8009b34:	683b      	ldr	r3, [r7, #0]
 8009b36:	88db      	ldrh	r3, [r3, #6]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d104      	bne.n	8009b46 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b3c:	7bbb      	ldrb	r3, [r7, #14]
 8009b3e:	4619      	mov	r1, r3
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f003 ffe1 	bl	800db08 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f000 fd2e 	bl	800a5a8 <USBD_CtlSendStatus>

              break;
 8009b4c:	e004      	b.n	8009b58 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009b4e:	6839      	ldr	r1, [r7, #0]
 8009b50:	6878      	ldr	r0, [r7, #4]
 8009b52:	f000 fc5e 	bl	800a412 <USBD_CtlError>
              break;
 8009b56:	bf00      	nop
          }
          break;
 8009b58:	e107      	b.n	8009d6a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b60:	b2db      	uxtb	r3, r3
 8009b62:	2b02      	cmp	r3, #2
 8009b64:	d002      	beq.n	8009b6c <USBD_StdEPReq+0x124>
 8009b66:	2b03      	cmp	r3, #3
 8009b68:	d016      	beq.n	8009b98 <USBD_StdEPReq+0x150>
 8009b6a:	e04b      	b.n	8009c04 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009b6c:	7bbb      	ldrb	r3, [r7, #14]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d00d      	beq.n	8009b8e <USBD_StdEPReq+0x146>
 8009b72:	7bbb      	ldrb	r3, [r7, #14]
 8009b74:	2b80      	cmp	r3, #128	; 0x80
 8009b76:	d00a      	beq.n	8009b8e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b78:	7bbb      	ldrb	r3, [r7, #14]
 8009b7a:	4619      	mov	r1, r3
 8009b7c:	6878      	ldr	r0, [r7, #4]
 8009b7e:	f003 ffc3 	bl	800db08 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b82:	2180      	movs	r1, #128	; 0x80
 8009b84:	6878      	ldr	r0, [r7, #4]
 8009b86:	f003 ffbf 	bl	800db08 <USBD_LL_StallEP>
 8009b8a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009b8c:	e040      	b.n	8009c10 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009b8e:	6839      	ldr	r1, [r7, #0]
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f000 fc3e 	bl	800a412 <USBD_CtlError>
              break;
 8009b96:	e03b      	b.n	8009c10 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	885b      	ldrh	r3, [r3, #2]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d136      	bne.n	8009c0e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009ba0:	7bbb      	ldrb	r3, [r7, #14]
 8009ba2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d004      	beq.n	8009bb4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009baa:	7bbb      	ldrb	r3, [r7, #14]
 8009bac:	4619      	mov	r1, r3
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f003 ffc9 	bl	800db46 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009bb4:	6878      	ldr	r0, [r7, #4]
 8009bb6:	f000 fcf7 	bl	800a5a8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009bba:	7bbb      	ldrb	r3, [r7, #14]
 8009bbc:	4619      	mov	r1, r3
 8009bbe:	6878      	ldr	r0, [r7, #4]
 8009bc0:	f7ff fde2 	bl	8009788 <USBD_CoreFindEP>
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009bc8:	7b7b      	ldrb	r3, [r7, #13]
 8009bca:	2bff      	cmp	r3, #255	; 0xff
 8009bcc:	d01f      	beq.n	8009c0e <USBD_StdEPReq+0x1c6>
 8009bce:	7b7b      	ldrb	r3, [r7, #13]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d11c      	bne.n	8009c0e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009bd4:	7b7a      	ldrb	r2, [r7, #13]
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009bdc:	7b7a      	ldrb	r2, [r7, #13]
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	32ae      	adds	r2, #174	; 0xae
 8009be2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009be6:	689b      	ldr	r3, [r3, #8]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d010      	beq.n	8009c0e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009bec:	7b7a      	ldrb	r2, [r7, #13]
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	32ae      	adds	r2, #174	; 0xae
 8009bf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bf6:	689b      	ldr	r3, [r3, #8]
 8009bf8:	6839      	ldr	r1, [r7, #0]
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	4798      	blx	r3
 8009bfe:	4603      	mov	r3, r0
 8009c00:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009c02:	e004      	b.n	8009c0e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009c04:	6839      	ldr	r1, [r7, #0]
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f000 fc03 	bl	800a412 <USBD_CtlError>
              break;
 8009c0c:	e000      	b.n	8009c10 <USBD_StdEPReq+0x1c8>
              break;
 8009c0e:	bf00      	nop
          }
          break;
 8009c10:	e0ab      	b.n	8009d6a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c18:	b2db      	uxtb	r3, r3
 8009c1a:	2b02      	cmp	r3, #2
 8009c1c:	d002      	beq.n	8009c24 <USBD_StdEPReq+0x1dc>
 8009c1e:	2b03      	cmp	r3, #3
 8009c20:	d032      	beq.n	8009c88 <USBD_StdEPReq+0x240>
 8009c22:	e097      	b.n	8009d54 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009c24:	7bbb      	ldrb	r3, [r7, #14]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d007      	beq.n	8009c3a <USBD_StdEPReq+0x1f2>
 8009c2a:	7bbb      	ldrb	r3, [r7, #14]
 8009c2c:	2b80      	cmp	r3, #128	; 0x80
 8009c2e:	d004      	beq.n	8009c3a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009c30:	6839      	ldr	r1, [r7, #0]
 8009c32:	6878      	ldr	r0, [r7, #4]
 8009c34:	f000 fbed 	bl	800a412 <USBD_CtlError>
                break;
 8009c38:	e091      	b.n	8009d5e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c3a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	da0b      	bge.n	8009c5a <USBD_StdEPReq+0x212>
 8009c42:	7bbb      	ldrb	r3, [r7, #14]
 8009c44:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009c48:	4613      	mov	r3, r2
 8009c4a:	009b      	lsls	r3, r3, #2
 8009c4c:	4413      	add	r3, r2
 8009c4e:	009b      	lsls	r3, r3, #2
 8009c50:	3310      	adds	r3, #16
 8009c52:	687a      	ldr	r2, [r7, #4]
 8009c54:	4413      	add	r3, r2
 8009c56:	3304      	adds	r3, #4
 8009c58:	e00b      	b.n	8009c72 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009c5a:	7bbb      	ldrb	r3, [r7, #14]
 8009c5c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c60:	4613      	mov	r3, r2
 8009c62:	009b      	lsls	r3, r3, #2
 8009c64:	4413      	add	r3, r2
 8009c66:	009b      	lsls	r3, r3, #2
 8009c68:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009c6c:	687a      	ldr	r2, [r7, #4]
 8009c6e:	4413      	add	r3, r2
 8009c70:	3304      	adds	r3, #4
 8009c72:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	2200      	movs	r2, #0
 8009c78:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	2202      	movs	r2, #2
 8009c7e:	4619      	mov	r1, r3
 8009c80:	6878      	ldr	r0, [r7, #4]
 8009c82:	f000 fc37 	bl	800a4f4 <USBD_CtlSendData>
              break;
 8009c86:	e06a      	b.n	8009d5e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009c88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	da11      	bge.n	8009cb4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009c90:	7bbb      	ldrb	r3, [r7, #14]
 8009c92:	f003 020f 	and.w	r2, r3, #15
 8009c96:	6879      	ldr	r1, [r7, #4]
 8009c98:	4613      	mov	r3, r2
 8009c9a:	009b      	lsls	r3, r3, #2
 8009c9c:	4413      	add	r3, r2
 8009c9e:	009b      	lsls	r3, r3, #2
 8009ca0:	440b      	add	r3, r1
 8009ca2:	3324      	adds	r3, #36	; 0x24
 8009ca4:	881b      	ldrh	r3, [r3, #0]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d117      	bne.n	8009cda <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009caa:	6839      	ldr	r1, [r7, #0]
 8009cac:	6878      	ldr	r0, [r7, #4]
 8009cae:	f000 fbb0 	bl	800a412 <USBD_CtlError>
                  break;
 8009cb2:	e054      	b.n	8009d5e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009cb4:	7bbb      	ldrb	r3, [r7, #14]
 8009cb6:	f003 020f 	and.w	r2, r3, #15
 8009cba:	6879      	ldr	r1, [r7, #4]
 8009cbc:	4613      	mov	r3, r2
 8009cbe:	009b      	lsls	r3, r3, #2
 8009cc0:	4413      	add	r3, r2
 8009cc2:	009b      	lsls	r3, r3, #2
 8009cc4:	440b      	add	r3, r1
 8009cc6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009cca:	881b      	ldrh	r3, [r3, #0]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d104      	bne.n	8009cda <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009cd0:	6839      	ldr	r1, [r7, #0]
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f000 fb9d 	bl	800a412 <USBD_CtlError>
                  break;
 8009cd8:	e041      	b.n	8009d5e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009cda:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	da0b      	bge.n	8009cfa <USBD_StdEPReq+0x2b2>
 8009ce2:	7bbb      	ldrb	r3, [r7, #14]
 8009ce4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009ce8:	4613      	mov	r3, r2
 8009cea:	009b      	lsls	r3, r3, #2
 8009cec:	4413      	add	r3, r2
 8009cee:	009b      	lsls	r3, r3, #2
 8009cf0:	3310      	adds	r3, #16
 8009cf2:	687a      	ldr	r2, [r7, #4]
 8009cf4:	4413      	add	r3, r2
 8009cf6:	3304      	adds	r3, #4
 8009cf8:	e00b      	b.n	8009d12 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009cfa:	7bbb      	ldrb	r3, [r7, #14]
 8009cfc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d00:	4613      	mov	r3, r2
 8009d02:	009b      	lsls	r3, r3, #2
 8009d04:	4413      	add	r3, r2
 8009d06:	009b      	lsls	r3, r3, #2
 8009d08:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009d0c:	687a      	ldr	r2, [r7, #4]
 8009d0e:	4413      	add	r3, r2
 8009d10:	3304      	adds	r3, #4
 8009d12:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009d14:	7bbb      	ldrb	r3, [r7, #14]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d002      	beq.n	8009d20 <USBD_StdEPReq+0x2d8>
 8009d1a:	7bbb      	ldrb	r3, [r7, #14]
 8009d1c:	2b80      	cmp	r3, #128	; 0x80
 8009d1e:	d103      	bne.n	8009d28 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	2200      	movs	r2, #0
 8009d24:	601a      	str	r2, [r3, #0]
 8009d26:	e00e      	b.n	8009d46 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009d28:	7bbb      	ldrb	r3, [r7, #14]
 8009d2a:	4619      	mov	r1, r3
 8009d2c:	6878      	ldr	r0, [r7, #4]
 8009d2e:	f003 ff29 	bl	800db84 <USBD_LL_IsStallEP>
 8009d32:	4603      	mov	r3, r0
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d003      	beq.n	8009d40 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	2201      	movs	r2, #1
 8009d3c:	601a      	str	r2, [r3, #0]
 8009d3e:	e002      	b.n	8009d46 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009d40:	68bb      	ldr	r3, [r7, #8]
 8009d42:	2200      	movs	r2, #0
 8009d44:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009d46:	68bb      	ldr	r3, [r7, #8]
 8009d48:	2202      	movs	r2, #2
 8009d4a:	4619      	mov	r1, r3
 8009d4c:	6878      	ldr	r0, [r7, #4]
 8009d4e:	f000 fbd1 	bl	800a4f4 <USBD_CtlSendData>
              break;
 8009d52:	e004      	b.n	8009d5e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009d54:	6839      	ldr	r1, [r7, #0]
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	f000 fb5b 	bl	800a412 <USBD_CtlError>
              break;
 8009d5c:	bf00      	nop
          }
          break;
 8009d5e:	e004      	b.n	8009d6a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009d60:	6839      	ldr	r1, [r7, #0]
 8009d62:	6878      	ldr	r0, [r7, #4]
 8009d64:	f000 fb55 	bl	800a412 <USBD_CtlError>
          break;
 8009d68:	bf00      	nop
      }
      break;
 8009d6a:	e005      	b.n	8009d78 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8009d6c:	6839      	ldr	r1, [r7, #0]
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f000 fb4f 	bl	800a412 <USBD_CtlError>
      break;
 8009d74:	e000      	b.n	8009d78 <USBD_StdEPReq+0x330>
      break;
 8009d76:	bf00      	nop
  }

  return ret;
 8009d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	3710      	adds	r7, #16
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}
	...

08009d84 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b084      	sub	sp, #16
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
 8009d8c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009d8e:	2300      	movs	r3, #0
 8009d90:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009d92:	2300      	movs	r3, #0
 8009d94:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009d96:	2300      	movs	r3, #0
 8009d98:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	885b      	ldrh	r3, [r3, #2]
 8009d9e:	0a1b      	lsrs	r3, r3, #8
 8009da0:	b29b      	uxth	r3, r3
 8009da2:	3b01      	subs	r3, #1
 8009da4:	2b06      	cmp	r3, #6
 8009da6:	f200 8128 	bhi.w	8009ffa <USBD_GetDescriptor+0x276>
 8009daa:	a201      	add	r2, pc, #4	; (adr r2, 8009db0 <USBD_GetDescriptor+0x2c>)
 8009dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009db0:	08009dcd 	.word	0x08009dcd
 8009db4:	08009de5 	.word	0x08009de5
 8009db8:	08009e25 	.word	0x08009e25
 8009dbc:	08009ffb 	.word	0x08009ffb
 8009dc0:	08009ffb 	.word	0x08009ffb
 8009dc4:	08009f9b 	.word	0x08009f9b
 8009dc8:	08009fc7 	.word	0x08009fc7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	687a      	ldr	r2, [r7, #4]
 8009dd6:	7c12      	ldrb	r2, [r2, #16]
 8009dd8:	f107 0108 	add.w	r1, r7, #8
 8009ddc:	4610      	mov	r0, r2
 8009dde:	4798      	blx	r3
 8009de0:	60f8      	str	r0, [r7, #12]
      break;
 8009de2:	e112      	b.n	800a00a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	7c1b      	ldrb	r3, [r3, #16]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d10d      	bne.n	8009e08 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009df4:	f107 0208 	add.w	r2, r7, #8
 8009df8:	4610      	mov	r0, r2
 8009dfa:	4798      	blx	r3
 8009dfc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	3301      	adds	r3, #1
 8009e02:	2202      	movs	r2, #2
 8009e04:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009e06:	e100      	b.n	800a00a <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e10:	f107 0208 	add.w	r2, r7, #8
 8009e14:	4610      	mov	r0, r2
 8009e16:	4798      	blx	r3
 8009e18:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	3301      	adds	r3, #1
 8009e1e:	2202      	movs	r2, #2
 8009e20:	701a      	strb	r2, [r3, #0]
      break;
 8009e22:	e0f2      	b.n	800a00a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009e24:	683b      	ldr	r3, [r7, #0]
 8009e26:	885b      	ldrh	r3, [r3, #2]
 8009e28:	b2db      	uxtb	r3, r3
 8009e2a:	2b05      	cmp	r3, #5
 8009e2c:	f200 80ac 	bhi.w	8009f88 <USBD_GetDescriptor+0x204>
 8009e30:	a201      	add	r2, pc, #4	; (adr r2, 8009e38 <USBD_GetDescriptor+0xb4>)
 8009e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e36:	bf00      	nop
 8009e38:	08009e51 	.word	0x08009e51
 8009e3c:	08009e85 	.word	0x08009e85
 8009e40:	08009eb9 	.word	0x08009eb9
 8009e44:	08009eed 	.word	0x08009eed
 8009e48:	08009f21 	.word	0x08009f21
 8009e4c:	08009f55 	.word	0x08009f55
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d00b      	beq.n	8009e74 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e62:	685b      	ldr	r3, [r3, #4]
 8009e64:	687a      	ldr	r2, [r7, #4]
 8009e66:	7c12      	ldrb	r2, [r2, #16]
 8009e68:	f107 0108 	add.w	r1, r7, #8
 8009e6c:	4610      	mov	r0, r2
 8009e6e:	4798      	blx	r3
 8009e70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e72:	e091      	b.n	8009f98 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009e74:	6839      	ldr	r1, [r7, #0]
 8009e76:	6878      	ldr	r0, [r7, #4]
 8009e78:	f000 facb 	bl	800a412 <USBD_CtlError>
            err++;
 8009e7c:	7afb      	ldrb	r3, [r7, #11]
 8009e7e:	3301      	adds	r3, #1
 8009e80:	72fb      	strb	r3, [r7, #11]
          break;
 8009e82:	e089      	b.n	8009f98 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e8a:	689b      	ldr	r3, [r3, #8]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d00b      	beq.n	8009ea8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e96:	689b      	ldr	r3, [r3, #8]
 8009e98:	687a      	ldr	r2, [r7, #4]
 8009e9a:	7c12      	ldrb	r2, [r2, #16]
 8009e9c:	f107 0108 	add.w	r1, r7, #8
 8009ea0:	4610      	mov	r0, r2
 8009ea2:	4798      	blx	r3
 8009ea4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ea6:	e077      	b.n	8009f98 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ea8:	6839      	ldr	r1, [r7, #0]
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f000 fab1 	bl	800a412 <USBD_CtlError>
            err++;
 8009eb0:	7afb      	ldrb	r3, [r7, #11]
 8009eb2:	3301      	adds	r3, #1
 8009eb4:	72fb      	strb	r3, [r7, #11]
          break;
 8009eb6:	e06f      	b.n	8009f98 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ebe:	68db      	ldr	r3, [r3, #12]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d00b      	beq.n	8009edc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009eca:	68db      	ldr	r3, [r3, #12]
 8009ecc:	687a      	ldr	r2, [r7, #4]
 8009ece:	7c12      	ldrb	r2, [r2, #16]
 8009ed0:	f107 0108 	add.w	r1, r7, #8
 8009ed4:	4610      	mov	r0, r2
 8009ed6:	4798      	blx	r3
 8009ed8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009eda:	e05d      	b.n	8009f98 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009edc:	6839      	ldr	r1, [r7, #0]
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f000 fa97 	bl	800a412 <USBD_CtlError>
            err++;
 8009ee4:	7afb      	ldrb	r3, [r7, #11]
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	72fb      	strb	r3, [r7, #11]
          break;
 8009eea:	e055      	b.n	8009f98 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ef2:	691b      	ldr	r3, [r3, #16]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d00b      	beq.n	8009f10 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009efe:	691b      	ldr	r3, [r3, #16]
 8009f00:	687a      	ldr	r2, [r7, #4]
 8009f02:	7c12      	ldrb	r2, [r2, #16]
 8009f04:	f107 0108 	add.w	r1, r7, #8
 8009f08:	4610      	mov	r0, r2
 8009f0a:	4798      	blx	r3
 8009f0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f0e:	e043      	b.n	8009f98 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f10:	6839      	ldr	r1, [r7, #0]
 8009f12:	6878      	ldr	r0, [r7, #4]
 8009f14:	f000 fa7d 	bl	800a412 <USBD_CtlError>
            err++;
 8009f18:	7afb      	ldrb	r3, [r7, #11]
 8009f1a:	3301      	adds	r3, #1
 8009f1c:	72fb      	strb	r3, [r7, #11]
          break;
 8009f1e:	e03b      	b.n	8009f98 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f26:	695b      	ldr	r3, [r3, #20]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d00b      	beq.n	8009f44 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f32:	695b      	ldr	r3, [r3, #20]
 8009f34:	687a      	ldr	r2, [r7, #4]
 8009f36:	7c12      	ldrb	r2, [r2, #16]
 8009f38:	f107 0108 	add.w	r1, r7, #8
 8009f3c:	4610      	mov	r0, r2
 8009f3e:	4798      	blx	r3
 8009f40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f42:	e029      	b.n	8009f98 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f44:	6839      	ldr	r1, [r7, #0]
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f000 fa63 	bl	800a412 <USBD_CtlError>
            err++;
 8009f4c:	7afb      	ldrb	r3, [r7, #11]
 8009f4e:	3301      	adds	r3, #1
 8009f50:	72fb      	strb	r3, [r7, #11]
          break;
 8009f52:	e021      	b.n	8009f98 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f5a:	699b      	ldr	r3, [r3, #24]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d00b      	beq.n	8009f78 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f66:	699b      	ldr	r3, [r3, #24]
 8009f68:	687a      	ldr	r2, [r7, #4]
 8009f6a:	7c12      	ldrb	r2, [r2, #16]
 8009f6c:	f107 0108 	add.w	r1, r7, #8
 8009f70:	4610      	mov	r0, r2
 8009f72:	4798      	blx	r3
 8009f74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f76:	e00f      	b.n	8009f98 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f78:	6839      	ldr	r1, [r7, #0]
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f000 fa49 	bl	800a412 <USBD_CtlError>
            err++;
 8009f80:	7afb      	ldrb	r3, [r7, #11]
 8009f82:	3301      	adds	r3, #1
 8009f84:	72fb      	strb	r3, [r7, #11]
          break;
 8009f86:	e007      	b.n	8009f98 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009f88:	6839      	ldr	r1, [r7, #0]
 8009f8a:	6878      	ldr	r0, [r7, #4]
 8009f8c:	f000 fa41 	bl	800a412 <USBD_CtlError>
          err++;
 8009f90:	7afb      	ldrb	r3, [r7, #11]
 8009f92:	3301      	adds	r3, #1
 8009f94:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009f96:	bf00      	nop
      }
      break;
 8009f98:	e037      	b.n	800a00a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	7c1b      	ldrb	r3, [r3, #16]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d109      	bne.n	8009fb6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009faa:	f107 0208 	add.w	r2, r7, #8
 8009fae:	4610      	mov	r0, r2
 8009fb0:	4798      	blx	r3
 8009fb2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009fb4:	e029      	b.n	800a00a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009fb6:	6839      	ldr	r1, [r7, #0]
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	f000 fa2a 	bl	800a412 <USBD_CtlError>
        err++;
 8009fbe:	7afb      	ldrb	r3, [r7, #11]
 8009fc0:	3301      	adds	r3, #1
 8009fc2:	72fb      	strb	r3, [r7, #11]
      break;
 8009fc4:	e021      	b.n	800a00a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	7c1b      	ldrb	r3, [r3, #16]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d10d      	bne.n	8009fea <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fd6:	f107 0208 	add.w	r2, r7, #8
 8009fda:	4610      	mov	r0, r2
 8009fdc:	4798      	blx	r3
 8009fde:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	3301      	adds	r3, #1
 8009fe4:	2207      	movs	r2, #7
 8009fe6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009fe8:	e00f      	b.n	800a00a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009fea:	6839      	ldr	r1, [r7, #0]
 8009fec:	6878      	ldr	r0, [r7, #4]
 8009fee:	f000 fa10 	bl	800a412 <USBD_CtlError>
        err++;
 8009ff2:	7afb      	ldrb	r3, [r7, #11]
 8009ff4:	3301      	adds	r3, #1
 8009ff6:	72fb      	strb	r3, [r7, #11]
      break;
 8009ff8:	e007      	b.n	800a00a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009ffa:	6839      	ldr	r1, [r7, #0]
 8009ffc:	6878      	ldr	r0, [r7, #4]
 8009ffe:	f000 fa08 	bl	800a412 <USBD_CtlError>
      err++;
 800a002:	7afb      	ldrb	r3, [r7, #11]
 800a004:	3301      	adds	r3, #1
 800a006:	72fb      	strb	r3, [r7, #11]
      break;
 800a008:	bf00      	nop
  }

  if (err != 0U)
 800a00a:	7afb      	ldrb	r3, [r7, #11]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d11e      	bne.n	800a04e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	88db      	ldrh	r3, [r3, #6]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d016      	beq.n	800a046 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a018:	893b      	ldrh	r3, [r7, #8]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d00e      	beq.n	800a03c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	88da      	ldrh	r2, [r3, #6]
 800a022:	893b      	ldrh	r3, [r7, #8]
 800a024:	4293      	cmp	r3, r2
 800a026:	bf28      	it	cs
 800a028:	4613      	movcs	r3, r2
 800a02a:	b29b      	uxth	r3, r3
 800a02c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a02e:	893b      	ldrh	r3, [r7, #8]
 800a030:	461a      	mov	r2, r3
 800a032:	68f9      	ldr	r1, [r7, #12]
 800a034:	6878      	ldr	r0, [r7, #4]
 800a036:	f000 fa5d 	bl	800a4f4 <USBD_CtlSendData>
 800a03a:	e009      	b.n	800a050 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a03c:	6839      	ldr	r1, [r7, #0]
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	f000 f9e7 	bl	800a412 <USBD_CtlError>
 800a044:	e004      	b.n	800a050 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a046:	6878      	ldr	r0, [r7, #4]
 800a048:	f000 faae 	bl	800a5a8 <USBD_CtlSendStatus>
 800a04c:	e000      	b.n	800a050 <USBD_GetDescriptor+0x2cc>
    return;
 800a04e:	bf00      	nop
  }
}
 800a050:	3710      	adds	r7, #16
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}
 800a056:	bf00      	nop

0800a058 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b084      	sub	sp, #16
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
 800a060:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	889b      	ldrh	r3, [r3, #4]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d131      	bne.n	800a0ce <USBD_SetAddress+0x76>
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	88db      	ldrh	r3, [r3, #6]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d12d      	bne.n	800a0ce <USBD_SetAddress+0x76>
 800a072:	683b      	ldr	r3, [r7, #0]
 800a074:	885b      	ldrh	r3, [r3, #2]
 800a076:	2b7f      	cmp	r3, #127	; 0x7f
 800a078:	d829      	bhi.n	800a0ce <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	885b      	ldrh	r3, [r3, #2]
 800a07e:	b2db      	uxtb	r3, r3
 800a080:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a084:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a08c:	b2db      	uxtb	r3, r3
 800a08e:	2b03      	cmp	r3, #3
 800a090:	d104      	bne.n	800a09c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a092:	6839      	ldr	r1, [r7, #0]
 800a094:	6878      	ldr	r0, [r7, #4]
 800a096:	f000 f9bc 	bl	800a412 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a09a:	e01d      	b.n	800a0d8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	7bfa      	ldrb	r2, [r7, #15]
 800a0a0:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a0a4:	7bfb      	ldrb	r3, [r7, #15]
 800a0a6:	4619      	mov	r1, r3
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	f003 fd97 	bl	800dbdc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f000 fa7a 	bl	800a5a8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a0b4:	7bfb      	ldrb	r3, [r7, #15]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d004      	beq.n	800a0c4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2202      	movs	r2, #2
 800a0be:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0c2:	e009      	b.n	800a0d8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	2201      	movs	r2, #1
 800a0c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0cc:	e004      	b.n	800a0d8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a0ce:	6839      	ldr	r1, [r7, #0]
 800a0d0:	6878      	ldr	r0, [r7, #4]
 800a0d2:	f000 f99e 	bl	800a412 <USBD_CtlError>
  }
}
 800a0d6:	bf00      	nop
 800a0d8:	bf00      	nop
 800a0da:	3710      	adds	r7, #16
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bd80      	pop	{r7, pc}

0800a0e0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b084      	sub	sp, #16
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
 800a0e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	885b      	ldrh	r3, [r3, #2]
 800a0f2:	b2da      	uxtb	r2, r3
 800a0f4:	4b4e      	ldr	r3, [pc, #312]	; (800a230 <USBD_SetConfig+0x150>)
 800a0f6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a0f8:	4b4d      	ldr	r3, [pc, #308]	; (800a230 <USBD_SetConfig+0x150>)
 800a0fa:	781b      	ldrb	r3, [r3, #0]
 800a0fc:	2b01      	cmp	r3, #1
 800a0fe:	d905      	bls.n	800a10c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a100:	6839      	ldr	r1, [r7, #0]
 800a102:	6878      	ldr	r0, [r7, #4]
 800a104:	f000 f985 	bl	800a412 <USBD_CtlError>
    return USBD_FAIL;
 800a108:	2303      	movs	r3, #3
 800a10a:	e08c      	b.n	800a226 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a112:	b2db      	uxtb	r3, r3
 800a114:	2b02      	cmp	r3, #2
 800a116:	d002      	beq.n	800a11e <USBD_SetConfig+0x3e>
 800a118:	2b03      	cmp	r3, #3
 800a11a:	d029      	beq.n	800a170 <USBD_SetConfig+0x90>
 800a11c:	e075      	b.n	800a20a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a11e:	4b44      	ldr	r3, [pc, #272]	; (800a230 <USBD_SetConfig+0x150>)
 800a120:	781b      	ldrb	r3, [r3, #0]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d020      	beq.n	800a168 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a126:	4b42      	ldr	r3, [pc, #264]	; (800a230 <USBD_SetConfig+0x150>)
 800a128:	781b      	ldrb	r3, [r3, #0]
 800a12a:	461a      	mov	r2, r3
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a130:	4b3f      	ldr	r3, [pc, #252]	; (800a230 <USBD_SetConfig+0x150>)
 800a132:	781b      	ldrb	r3, [r3, #0]
 800a134:	4619      	mov	r1, r3
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	f7fe ffe7 	bl	800910a <USBD_SetClassConfig>
 800a13c:	4603      	mov	r3, r0
 800a13e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a140:	7bfb      	ldrb	r3, [r7, #15]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d008      	beq.n	800a158 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a146:	6839      	ldr	r1, [r7, #0]
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	f000 f962 	bl	800a412 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2202      	movs	r2, #2
 800a152:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a156:	e065      	b.n	800a224 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a158:	6878      	ldr	r0, [r7, #4]
 800a15a:	f000 fa25 	bl	800a5a8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	2203      	movs	r2, #3
 800a162:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a166:	e05d      	b.n	800a224 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	f000 fa1d 	bl	800a5a8 <USBD_CtlSendStatus>
      break;
 800a16e:	e059      	b.n	800a224 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a170:	4b2f      	ldr	r3, [pc, #188]	; (800a230 <USBD_SetConfig+0x150>)
 800a172:	781b      	ldrb	r3, [r3, #0]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d112      	bne.n	800a19e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	2202      	movs	r2, #2
 800a17c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800a180:	4b2b      	ldr	r3, [pc, #172]	; (800a230 <USBD_SetConfig+0x150>)
 800a182:	781b      	ldrb	r3, [r3, #0]
 800a184:	461a      	mov	r2, r3
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a18a:	4b29      	ldr	r3, [pc, #164]	; (800a230 <USBD_SetConfig+0x150>)
 800a18c:	781b      	ldrb	r3, [r3, #0]
 800a18e:	4619      	mov	r1, r3
 800a190:	6878      	ldr	r0, [r7, #4]
 800a192:	f7fe ffd6 	bl	8009142 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f000 fa06 	bl	800a5a8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a19c:	e042      	b.n	800a224 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a19e:	4b24      	ldr	r3, [pc, #144]	; (800a230 <USBD_SetConfig+0x150>)
 800a1a0:	781b      	ldrb	r3, [r3, #0]
 800a1a2:	461a      	mov	r2, r3
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	685b      	ldr	r3, [r3, #4]
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d02a      	beq.n	800a202 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	685b      	ldr	r3, [r3, #4]
 800a1b0:	b2db      	uxtb	r3, r3
 800a1b2:	4619      	mov	r1, r3
 800a1b4:	6878      	ldr	r0, [r7, #4]
 800a1b6:	f7fe ffc4 	bl	8009142 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a1ba:	4b1d      	ldr	r3, [pc, #116]	; (800a230 <USBD_SetConfig+0x150>)
 800a1bc:	781b      	ldrb	r3, [r3, #0]
 800a1be:	461a      	mov	r2, r3
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a1c4:	4b1a      	ldr	r3, [pc, #104]	; (800a230 <USBD_SetConfig+0x150>)
 800a1c6:	781b      	ldrb	r3, [r3, #0]
 800a1c8:	4619      	mov	r1, r3
 800a1ca:	6878      	ldr	r0, [r7, #4]
 800a1cc:	f7fe ff9d 	bl	800910a <USBD_SetClassConfig>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a1d4:	7bfb      	ldrb	r3, [r7, #15]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d00f      	beq.n	800a1fa <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a1da:	6839      	ldr	r1, [r7, #0]
 800a1dc:	6878      	ldr	r0, [r7, #4]
 800a1de:	f000 f918 	bl	800a412 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	685b      	ldr	r3, [r3, #4]
 800a1e6:	b2db      	uxtb	r3, r3
 800a1e8:	4619      	mov	r1, r3
 800a1ea:	6878      	ldr	r0, [r7, #4]
 800a1ec:	f7fe ffa9 	bl	8009142 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2202      	movs	r2, #2
 800a1f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a1f8:	e014      	b.n	800a224 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f000 f9d4 	bl	800a5a8 <USBD_CtlSendStatus>
      break;
 800a200:	e010      	b.n	800a224 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f000 f9d0 	bl	800a5a8 <USBD_CtlSendStatus>
      break;
 800a208:	e00c      	b.n	800a224 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a20a:	6839      	ldr	r1, [r7, #0]
 800a20c:	6878      	ldr	r0, [r7, #4]
 800a20e:	f000 f900 	bl	800a412 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a212:	4b07      	ldr	r3, [pc, #28]	; (800a230 <USBD_SetConfig+0x150>)
 800a214:	781b      	ldrb	r3, [r3, #0]
 800a216:	4619      	mov	r1, r3
 800a218:	6878      	ldr	r0, [r7, #4]
 800a21a:	f7fe ff92 	bl	8009142 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a21e:	2303      	movs	r3, #3
 800a220:	73fb      	strb	r3, [r7, #15]
      break;
 800a222:	bf00      	nop
  }

  return ret;
 800a224:	7bfb      	ldrb	r3, [r7, #15]
}
 800a226:	4618      	mov	r0, r3
 800a228:	3710      	adds	r7, #16
 800a22a:	46bd      	mov	sp, r7
 800a22c:	bd80      	pop	{r7, pc}
 800a22e:	bf00      	nop
 800a230:	20000890 	.word	0x20000890

0800a234 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b082      	sub	sp, #8
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
 800a23c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	88db      	ldrh	r3, [r3, #6]
 800a242:	2b01      	cmp	r3, #1
 800a244:	d004      	beq.n	800a250 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a246:	6839      	ldr	r1, [r7, #0]
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	f000 f8e2 	bl	800a412 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a24e:	e023      	b.n	800a298 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a256:	b2db      	uxtb	r3, r3
 800a258:	2b02      	cmp	r3, #2
 800a25a:	dc02      	bgt.n	800a262 <USBD_GetConfig+0x2e>
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	dc03      	bgt.n	800a268 <USBD_GetConfig+0x34>
 800a260:	e015      	b.n	800a28e <USBD_GetConfig+0x5a>
 800a262:	2b03      	cmp	r3, #3
 800a264:	d00b      	beq.n	800a27e <USBD_GetConfig+0x4a>
 800a266:	e012      	b.n	800a28e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2200      	movs	r2, #0
 800a26c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	3308      	adds	r3, #8
 800a272:	2201      	movs	r2, #1
 800a274:	4619      	mov	r1, r3
 800a276:	6878      	ldr	r0, [r7, #4]
 800a278:	f000 f93c 	bl	800a4f4 <USBD_CtlSendData>
        break;
 800a27c:	e00c      	b.n	800a298 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	3304      	adds	r3, #4
 800a282:	2201      	movs	r2, #1
 800a284:	4619      	mov	r1, r3
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f000 f934 	bl	800a4f4 <USBD_CtlSendData>
        break;
 800a28c:	e004      	b.n	800a298 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a28e:	6839      	ldr	r1, [r7, #0]
 800a290:	6878      	ldr	r0, [r7, #4]
 800a292:	f000 f8be 	bl	800a412 <USBD_CtlError>
        break;
 800a296:	bf00      	nop
}
 800a298:	bf00      	nop
 800a29a:	3708      	adds	r7, #8
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}

0800a2a0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b082      	sub	sp, #8
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
 800a2a8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2b0:	b2db      	uxtb	r3, r3
 800a2b2:	3b01      	subs	r3, #1
 800a2b4:	2b02      	cmp	r3, #2
 800a2b6:	d81e      	bhi.n	800a2f6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	88db      	ldrh	r3, [r3, #6]
 800a2bc:	2b02      	cmp	r3, #2
 800a2be:	d004      	beq.n	800a2ca <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a2c0:	6839      	ldr	r1, [r7, #0]
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f000 f8a5 	bl	800a412 <USBD_CtlError>
        break;
 800a2c8:	e01a      	b.n	800a300 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2201      	movs	r2, #1
 800a2ce:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d005      	beq.n	800a2e6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	68db      	ldr	r3, [r3, #12]
 800a2de:	f043 0202 	orr.w	r2, r3, #2
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	330c      	adds	r3, #12
 800a2ea:	2202      	movs	r2, #2
 800a2ec:	4619      	mov	r1, r3
 800a2ee:	6878      	ldr	r0, [r7, #4]
 800a2f0:	f000 f900 	bl	800a4f4 <USBD_CtlSendData>
      break;
 800a2f4:	e004      	b.n	800a300 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a2f6:	6839      	ldr	r1, [r7, #0]
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f000 f88a 	bl	800a412 <USBD_CtlError>
      break;
 800a2fe:	bf00      	nop
  }
}
 800a300:	bf00      	nop
 800a302:	3708      	adds	r7, #8
 800a304:	46bd      	mov	sp, r7
 800a306:	bd80      	pop	{r7, pc}

0800a308 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b082      	sub	sp, #8
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
 800a310:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	885b      	ldrh	r3, [r3, #2]
 800a316:	2b01      	cmp	r3, #1
 800a318:	d107      	bne.n	800a32a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2201      	movs	r2, #1
 800a31e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a322:	6878      	ldr	r0, [r7, #4]
 800a324:	f000 f940 	bl	800a5a8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a328:	e013      	b.n	800a352 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	885b      	ldrh	r3, [r3, #2]
 800a32e:	2b02      	cmp	r3, #2
 800a330:	d10b      	bne.n	800a34a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	889b      	ldrh	r3, [r3, #4]
 800a336:	0a1b      	lsrs	r3, r3, #8
 800a338:	b29b      	uxth	r3, r3
 800a33a:	b2da      	uxtb	r2, r3
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f000 f930 	bl	800a5a8 <USBD_CtlSendStatus>
}
 800a348:	e003      	b.n	800a352 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a34a:	6839      	ldr	r1, [r7, #0]
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f000 f860 	bl	800a412 <USBD_CtlError>
}
 800a352:	bf00      	nop
 800a354:	3708      	adds	r7, #8
 800a356:	46bd      	mov	sp, r7
 800a358:	bd80      	pop	{r7, pc}

0800a35a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a35a:	b580      	push	{r7, lr}
 800a35c:	b082      	sub	sp, #8
 800a35e:	af00      	add	r7, sp, #0
 800a360:	6078      	str	r0, [r7, #4]
 800a362:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a36a:	b2db      	uxtb	r3, r3
 800a36c:	3b01      	subs	r3, #1
 800a36e:	2b02      	cmp	r3, #2
 800a370:	d80b      	bhi.n	800a38a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a372:	683b      	ldr	r3, [r7, #0]
 800a374:	885b      	ldrh	r3, [r3, #2]
 800a376:	2b01      	cmp	r3, #1
 800a378:	d10c      	bne.n	800a394 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2200      	movs	r2, #0
 800a37e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f000 f910 	bl	800a5a8 <USBD_CtlSendStatus>
      }
      break;
 800a388:	e004      	b.n	800a394 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a38a:	6839      	ldr	r1, [r7, #0]
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f000 f840 	bl	800a412 <USBD_CtlError>
      break;
 800a392:	e000      	b.n	800a396 <USBD_ClrFeature+0x3c>
      break;
 800a394:	bf00      	nop
  }
}
 800a396:	bf00      	nop
 800a398:	3708      	adds	r7, #8
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}

0800a39e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a39e:	b580      	push	{r7, lr}
 800a3a0:	b084      	sub	sp, #16
 800a3a2:	af00      	add	r7, sp, #0
 800a3a4:	6078      	str	r0, [r7, #4]
 800a3a6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a3a8:	683b      	ldr	r3, [r7, #0]
 800a3aa:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	781a      	ldrb	r2, [r3, #0]
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	3301      	adds	r3, #1
 800a3b8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	781a      	ldrb	r2, [r3, #0]
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	3301      	adds	r3, #1
 800a3c6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a3c8:	68f8      	ldr	r0, [r7, #12]
 800a3ca:	f7ff fa41 	bl	8009850 <SWAPBYTE>
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	461a      	mov	r2, r3
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	3301      	adds	r3, #1
 800a3da:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	3301      	adds	r3, #1
 800a3e0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a3e2:	68f8      	ldr	r0, [r7, #12]
 800a3e4:	f7ff fa34 	bl	8009850 <SWAPBYTE>
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	461a      	mov	r2, r3
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	3301      	adds	r3, #1
 800a3f4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	3301      	adds	r3, #1
 800a3fa:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a3fc:	68f8      	ldr	r0, [r7, #12]
 800a3fe:	f7ff fa27 	bl	8009850 <SWAPBYTE>
 800a402:	4603      	mov	r3, r0
 800a404:	461a      	mov	r2, r3
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	80da      	strh	r2, [r3, #6]
}
 800a40a:	bf00      	nop
 800a40c:	3710      	adds	r7, #16
 800a40e:	46bd      	mov	sp, r7
 800a410:	bd80      	pop	{r7, pc}

0800a412 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a412:	b580      	push	{r7, lr}
 800a414:	b082      	sub	sp, #8
 800a416:	af00      	add	r7, sp, #0
 800a418:	6078      	str	r0, [r7, #4]
 800a41a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a41c:	2180      	movs	r1, #128	; 0x80
 800a41e:	6878      	ldr	r0, [r7, #4]
 800a420:	f003 fb72 	bl	800db08 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a424:	2100      	movs	r1, #0
 800a426:	6878      	ldr	r0, [r7, #4]
 800a428:	f003 fb6e 	bl	800db08 <USBD_LL_StallEP>
}
 800a42c:	bf00      	nop
 800a42e:	3708      	adds	r7, #8
 800a430:	46bd      	mov	sp, r7
 800a432:	bd80      	pop	{r7, pc}

0800a434 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b086      	sub	sp, #24
 800a438:	af00      	add	r7, sp, #0
 800a43a:	60f8      	str	r0, [r7, #12]
 800a43c:	60b9      	str	r1, [r7, #8]
 800a43e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a440:	2300      	movs	r3, #0
 800a442:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d036      	beq.n	800a4b8 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a44e:	6938      	ldr	r0, [r7, #16]
 800a450:	f000 f836 	bl	800a4c0 <USBD_GetLen>
 800a454:	4603      	mov	r3, r0
 800a456:	3301      	adds	r3, #1
 800a458:	b29b      	uxth	r3, r3
 800a45a:	005b      	lsls	r3, r3, #1
 800a45c:	b29a      	uxth	r2, r3
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a462:	7dfb      	ldrb	r3, [r7, #23]
 800a464:	68ba      	ldr	r2, [r7, #8]
 800a466:	4413      	add	r3, r2
 800a468:	687a      	ldr	r2, [r7, #4]
 800a46a:	7812      	ldrb	r2, [r2, #0]
 800a46c:	701a      	strb	r2, [r3, #0]
  idx++;
 800a46e:	7dfb      	ldrb	r3, [r7, #23]
 800a470:	3301      	adds	r3, #1
 800a472:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a474:	7dfb      	ldrb	r3, [r7, #23]
 800a476:	68ba      	ldr	r2, [r7, #8]
 800a478:	4413      	add	r3, r2
 800a47a:	2203      	movs	r2, #3
 800a47c:	701a      	strb	r2, [r3, #0]
  idx++;
 800a47e:	7dfb      	ldrb	r3, [r7, #23]
 800a480:	3301      	adds	r3, #1
 800a482:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a484:	e013      	b.n	800a4ae <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a486:	7dfb      	ldrb	r3, [r7, #23]
 800a488:	68ba      	ldr	r2, [r7, #8]
 800a48a:	4413      	add	r3, r2
 800a48c:	693a      	ldr	r2, [r7, #16]
 800a48e:	7812      	ldrb	r2, [r2, #0]
 800a490:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a492:	693b      	ldr	r3, [r7, #16]
 800a494:	3301      	adds	r3, #1
 800a496:	613b      	str	r3, [r7, #16]
    idx++;
 800a498:	7dfb      	ldrb	r3, [r7, #23]
 800a49a:	3301      	adds	r3, #1
 800a49c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a49e:	7dfb      	ldrb	r3, [r7, #23]
 800a4a0:	68ba      	ldr	r2, [r7, #8]
 800a4a2:	4413      	add	r3, r2
 800a4a4:	2200      	movs	r2, #0
 800a4a6:	701a      	strb	r2, [r3, #0]
    idx++;
 800a4a8:	7dfb      	ldrb	r3, [r7, #23]
 800a4aa:	3301      	adds	r3, #1
 800a4ac:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a4ae:	693b      	ldr	r3, [r7, #16]
 800a4b0:	781b      	ldrb	r3, [r3, #0]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d1e7      	bne.n	800a486 <USBD_GetString+0x52>
 800a4b6:	e000      	b.n	800a4ba <USBD_GetString+0x86>
    return;
 800a4b8:	bf00      	nop
  }
}
 800a4ba:	3718      	adds	r7, #24
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	bd80      	pop	{r7, pc}

0800a4c0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a4c0:	b480      	push	{r7}
 800a4c2:	b085      	sub	sp, #20
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a4d0:	e005      	b.n	800a4de <USBD_GetLen+0x1e>
  {
    len++;
 800a4d2:	7bfb      	ldrb	r3, [r7, #15]
 800a4d4:	3301      	adds	r3, #1
 800a4d6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a4d8:	68bb      	ldr	r3, [r7, #8]
 800a4da:	3301      	adds	r3, #1
 800a4dc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a4de:	68bb      	ldr	r3, [r7, #8]
 800a4e0:	781b      	ldrb	r3, [r3, #0]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d1f5      	bne.n	800a4d2 <USBD_GetLen+0x12>
  }

  return len;
 800a4e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	3714      	adds	r7, #20
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f2:	4770      	bx	lr

0800a4f4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b084      	sub	sp, #16
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	60f8      	str	r0, [r7, #12]
 800a4fc:	60b9      	str	r1, [r7, #8]
 800a4fe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	2202      	movs	r2, #2
 800a504:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	687a      	ldr	r2, [r7, #4]
 800a50c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	687a      	ldr	r2, [r7, #4]
 800a512:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	68ba      	ldr	r2, [r7, #8]
 800a518:	2100      	movs	r1, #0
 800a51a:	68f8      	ldr	r0, [r7, #12]
 800a51c:	f003 fb7d 	bl	800dc1a <USBD_LL_Transmit>

  return USBD_OK;
 800a520:	2300      	movs	r3, #0
}
 800a522:	4618      	mov	r0, r3
 800a524:	3710      	adds	r7, #16
 800a526:	46bd      	mov	sp, r7
 800a528:	bd80      	pop	{r7, pc}

0800a52a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a52a:	b580      	push	{r7, lr}
 800a52c:	b084      	sub	sp, #16
 800a52e:	af00      	add	r7, sp, #0
 800a530:	60f8      	str	r0, [r7, #12]
 800a532:	60b9      	str	r1, [r7, #8]
 800a534:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	68ba      	ldr	r2, [r7, #8]
 800a53a:	2100      	movs	r1, #0
 800a53c:	68f8      	ldr	r0, [r7, #12]
 800a53e:	f003 fb6c 	bl	800dc1a <USBD_LL_Transmit>

  return USBD_OK;
 800a542:	2300      	movs	r3, #0
}
 800a544:	4618      	mov	r0, r3
 800a546:	3710      	adds	r7, #16
 800a548:	46bd      	mov	sp, r7
 800a54a:	bd80      	pop	{r7, pc}

0800a54c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a54c:	b580      	push	{r7, lr}
 800a54e:	b084      	sub	sp, #16
 800a550:	af00      	add	r7, sp, #0
 800a552:	60f8      	str	r0, [r7, #12]
 800a554:	60b9      	str	r1, [r7, #8]
 800a556:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	2203      	movs	r2, #3
 800a55c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	687a      	ldr	r2, [r7, #4]
 800a564:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	687a      	ldr	r2, [r7, #4]
 800a56c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	68ba      	ldr	r2, [r7, #8]
 800a574:	2100      	movs	r1, #0
 800a576:	68f8      	ldr	r0, [r7, #12]
 800a578:	f003 fb70 	bl	800dc5c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a57c:	2300      	movs	r3, #0
}
 800a57e:	4618      	mov	r0, r3
 800a580:	3710      	adds	r7, #16
 800a582:	46bd      	mov	sp, r7
 800a584:	bd80      	pop	{r7, pc}

0800a586 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a586:	b580      	push	{r7, lr}
 800a588:	b084      	sub	sp, #16
 800a58a:	af00      	add	r7, sp, #0
 800a58c:	60f8      	str	r0, [r7, #12]
 800a58e:	60b9      	str	r1, [r7, #8]
 800a590:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	68ba      	ldr	r2, [r7, #8]
 800a596:	2100      	movs	r1, #0
 800a598:	68f8      	ldr	r0, [r7, #12]
 800a59a:	f003 fb5f 	bl	800dc5c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a59e:	2300      	movs	r3, #0
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3710      	adds	r7, #16
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}

0800a5a8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b082      	sub	sp, #8
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2204      	movs	r2, #4
 800a5b4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	2100      	movs	r1, #0
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f003 fb2b 	bl	800dc1a <USBD_LL_Transmit>

  return USBD_OK;
 800a5c4:	2300      	movs	r3, #0
}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	3708      	adds	r7, #8
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}

0800a5ce <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a5ce:	b580      	push	{r7, lr}
 800a5d0:	b082      	sub	sp, #8
 800a5d2:	af00      	add	r7, sp, #0
 800a5d4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	2205      	movs	r2, #5
 800a5da:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a5de:	2300      	movs	r3, #0
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	2100      	movs	r1, #0
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f003 fb39 	bl	800dc5c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a5ea:	2300      	movs	r3, #0
}
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	3708      	adds	r7, #8
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	bd80      	pop	{r7, pc}

0800a5f4 <__NVIC_SetPriority>:
{
 800a5f4:	b480      	push	{r7}
 800a5f6:	b083      	sub	sp, #12
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	4603      	mov	r3, r0
 800a5fc:	6039      	str	r1, [r7, #0]
 800a5fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a604:	2b00      	cmp	r3, #0
 800a606:	db0a      	blt.n	800a61e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	b2da      	uxtb	r2, r3
 800a60c:	490c      	ldr	r1, [pc, #48]	; (800a640 <__NVIC_SetPriority+0x4c>)
 800a60e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a612:	0112      	lsls	r2, r2, #4
 800a614:	b2d2      	uxtb	r2, r2
 800a616:	440b      	add	r3, r1
 800a618:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a61c:	e00a      	b.n	800a634 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	b2da      	uxtb	r2, r3
 800a622:	4908      	ldr	r1, [pc, #32]	; (800a644 <__NVIC_SetPriority+0x50>)
 800a624:	79fb      	ldrb	r3, [r7, #7]
 800a626:	f003 030f 	and.w	r3, r3, #15
 800a62a:	3b04      	subs	r3, #4
 800a62c:	0112      	lsls	r2, r2, #4
 800a62e:	b2d2      	uxtb	r2, r2
 800a630:	440b      	add	r3, r1
 800a632:	761a      	strb	r2, [r3, #24]
}
 800a634:	bf00      	nop
 800a636:	370c      	adds	r7, #12
 800a638:	46bd      	mov	sp, r7
 800a63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63e:	4770      	bx	lr
 800a640:	e000e100 	.word	0xe000e100
 800a644:	e000ed00 	.word	0xe000ed00

0800a648 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a648:	b580      	push	{r7, lr}
 800a64a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a64c:	4b05      	ldr	r3, [pc, #20]	; (800a664 <SysTick_Handler+0x1c>)
 800a64e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a650:	f001 fe04 	bl	800c25c <xTaskGetSchedulerState>
 800a654:	4603      	mov	r3, r0
 800a656:	2b01      	cmp	r3, #1
 800a658:	d001      	beq.n	800a65e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a65a:	f002 fbed 	bl	800ce38 <xPortSysTickHandler>
  }
}
 800a65e:	bf00      	nop
 800a660:	bd80      	pop	{r7, pc}
 800a662:	bf00      	nop
 800a664:	e000e010 	.word	0xe000e010

0800a668 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a668:	b580      	push	{r7, lr}
 800a66a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a66c:	2100      	movs	r1, #0
 800a66e:	f06f 0004 	mvn.w	r0, #4
 800a672:	f7ff ffbf 	bl	800a5f4 <__NVIC_SetPriority>
#endif
}
 800a676:	bf00      	nop
 800a678:	bd80      	pop	{r7, pc}
	...

0800a67c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a67c:	b480      	push	{r7}
 800a67e:	b083      	sub	sp, #12
 800a680:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a682:	f3ef 8305 	mrs	r3, IPSR
 800a686:	603b      	str	r3, [r7, #0]
  return(result);
 800a688:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d003      	beq.n	800a696 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a68e:	f06f 0305 	mvn.w	r3, #5
 800a692:	607b      	str	r3, [r7, #4]
 800a694:	e00c      	b.n	800a6b0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a696:	4b0a      	ldr	r3, [pc, #40]	; (800a6c0 <osKernelInitialize+0x44>)
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d105      	bne.n	800a6aa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a69e:	4b08      	ldr	r3, [pc, #32]	; (800a6c0 <osKernelInitialize+0x44>)
 800a6a0:	2201      	movs	r2, #1
 800a6a2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	607b      	str	r3, [r7, #4]
 800a6a8:	e002      	b.n	800a6b0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a6aa:	f04f 33ff 	mov.w	r3, #4294967295
 800a6ae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a6b0:	687b      	ldr	r3, [r7, #4]
}
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	370c      	adds	r7, #12
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6bc:	4770      	bx	lr
 800a6be:	bf00      	nop
 800a6c0:	20000894 	.word	0x20000894

0800a6c4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b082      	sub	sp, #8
 800a6c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a6ca:	f3ef 8305 	mrs	r3, IPSR
 800a6ce:	603b      	str	r3, [r7, #0]
  return(result);
 800a6d0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d003      	beq.n	800a6de <osKernelStart+0x1a>
    stat = osErrorISR;
 800a6d6:	f06f 0305 	mvn.w	r3, #5
 800a6da:	607b      	str	r3, [r7, #4]
 800a6dc:	e010      	b.n	800a700 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a6de:	4b0b      	ldr	r3, [pc, #44]	; (800a70c <osKernelStart+0x48>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	2b01      	cmp	r3, #1
 800a6e4:	d109      	bne.n	800a6fa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a6e6:	f7ff ffbf 	bl	800a668 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a6ea:	4b08      	ldr	r3, [pc, #32]	; (800a70c <osKernelStart+0x48>)
 800a6ec:	2202      	movs	r2, #2
 800a6ee:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a6f0:	f001 f96c 	bl	800b9cc <vTaskStartScheduler>
      stat = osOK;
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	607b      	str	r3, [r7, #4]
 800a6f8:	e002      	b.n	800a700 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a6fa:	f04f 33ff 	mov.w	r3, #4294967295
 800a6fe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a700:	687b      	ldr	r3, [r7, #4]
}
 800a702:	4618      	mov	r0, r3
 800a704:	3708      	adds	r7, #8
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}
 800a70a:	bf00      	nop
 800a70c:	20000894 	.word	0x20000894

0800a710 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a710:	b580      	push	{r7, lr}
 800a712:	b08e      	sub	sp, #56	; 0x38
 800a714:	af04      	add	r7, sp, #16
 800a716:	60f8      	str	r0, [r7, #12]
 800a718:	60b9      	str	r1, [r7, #8]
 800a71a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a71c:	2300      	movs	r3, #0
 800a71e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a720:	f3ef 8305 	mrs	r3, IPSR
 800a724:	617b      	str	r3, [r7, #20]
  return(result);
 800a726:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d17e      	bne.n	800a82a <osThreadNew+0x11a>
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d07b      	beq.n	800a82a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a732:	2380      	movs	r3, #128	; 0x80
 800a734:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a736:	2318      	movs	r3, #24
 800a738:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a73a:	2300      	movs	r3, #0
 800a73c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800a73e:	f04f 33ff 	mov.w	r3, #4294967295
 800a742:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d045      	beq.n	800a7d6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d002      	beq.n	800a758 <osThreadNew+0x48>
        name = attr->name;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	699b      	ldr	r3, [r3, #24]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d002      	beq.n	800a766 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	699b      	ldr	r3, [r3, #24]
 800a764:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a766:	69fb      	ldr	r3, [r7, #28]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d008      	beq.n	800a77e <osThreadNew+0x6e>
 800a76c:	69fb      	ldr	r3, [r7, #28]
 800a76e:	2b38      	cmp	r3, #56	; 0x38
 800a770:	d805      	bhi.n	800a77e <osThreadNew+0x6e>
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	685b      	ldr	r3, [r3, #4]
 800a776:	f003 0301 	and.w	r3, r3, #1
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d001      	beq.n	800a782 <osThreadNew+0x72>
        return (NULL);
 800a77e:	2300      	movs	r3, #0
 800a780:	e054      	b.n	800a82c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	695b      	ldr	r3, [r3, #20]
 800a786:	2b00      	cmp	r3, #0
 800a788:	d003      	beq.n	800a792 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	695b      	ldr	r3, [r3, #20]
 800a78e:	089b      	lsrs	r3, r3, #2
 800a790:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	689b      	ldr	r3, [r3, #8]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d00e      	beq.n	800a7b8 <osThreadNew+0xa8>
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	68db      	ldr	r3, [r3, #12]
 800a79e:	2b6b      	cmp	r3, #107	; 0x6b
 800a7a0:	d90a      	bls.n	800a7b8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d006      	beq.n	800a7b8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	695b      	ldr	r3, [r3, #20]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d002      	beq.n	800a7b8 <osThreadNew+0xa8>
        mem = 1;
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	61bb      	str	r3, [r7, #24]
 800a7b6:	e010      	b.n	800a7da <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	689b      	ldr	r3, [r3, #8]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d10c      	bne.n	800a7da <osThreadNew+0xca>
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	68db      	ldr	r3, [r3, #12]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d108      	bne.n	800a7da <osThreadNew+0xca>
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	691b      	ldr	r3, [r3, #16]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d104      	bne.n	800a7da <osThreadNew+0xca>
          mem = 0;
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	61bb      	str	r3, [r7, #24]
 800a7d4:	e001      	b.n	800a7da <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a7da:	69bb      	ldr	r3, [r7, #24]
 800a7dc:	2b01      	cmp	r3, #1
 800a7de:	d110      	bne.n	800a802 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a7e4:	687a      	ldr	r2, [r7, #4]
 800a7e6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a7e8:	9202      	str	r2, [sp, #8]
 800a7ea:	9301      	str	r3, [sp, #4]
 800a7ec:	69fb      	ldr	r3, [r7, #28]
 800a7ee:	9300      	str	r3, [sp, #0]
 800a7f0:	68bb      	ldr	r3, [r7, #8]
 800a7f2:	6a3a      	ldr	r2, [r7, #32]
 800a7f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a7f6:	68f8      	ldr	r0, [r7, #12]
 800a7f8:	f000 fe0c 	bl	800b414 <xTaskCreateStatic>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	613b      	str	r3, [r7, #16]
 800a800:	e013      	b.n	800a82a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a802:	69bb      	ldr	r3, [r7, #24]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d110      	bne.n	800a82a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a808:	6a3b      	ldr	r3, [r7, #32]
 800a80a:	b29a      	uxth	r2, r3
 800a80c:	f107 0310 	add.w	r3, r7, #16
 800a810:	9301      	str	r3, [sp, #4]
 800a812:	69fb      	ldr	r3, [r7, #28]
 800a814:	9300      	str	r3, [sp, #0]
 800a816:	68bb      	ldr	r3, [r7, #8]
 800a818:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a81a:	68f8      	ldr	r0, [r7, #12]
 800a81c:	f000 fe57 	bl	800b4ce <xTaskCreate>
 800a820:	4603      	mov	r3, r0
 800a822:	2b01      	cmp	r3, #1
 800a824:	d001      	beq.n	800a82a <osThreadNew+0x11a>
            hTask = NULL;
 800a826:	2300      	movs	r3, #0
 800a828:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a82a:	693b      	ldr	r3, [r7, #16]
}
 800a82c:	4618      	mov	r0, r3
 800a82e:	3728      	adds	r7, #40	; 0x28
 800a830:	46bd      	mov	sp, r7
 800a832:	bd80      	pop	{r7, pc}

0800a834 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a834:	b580      	push	{r7, lr}
 800a836:	b084      	sub	sp, #16
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a83c:	f3ef 8305 	mrs	r3, IPSR
 800a840:	60bb      	str	r3, [r7, #8]
  return(result);
 800a842:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a844:	2b00      	cmp	r3, #0
 800a846:	d003      	beq.n	800a850 <osDelay+0x1c>
    stat = osErrorISR;
 800a848:	f06f 0305 	mvn.w	r3, #5
 800a84c:	60fb      	str	r3, [r7, #12]
 800a84e:	e007      	b.n	800a860 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a850:	2300      	movs	r3, #0
 800a852:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d002      	beq.n	800a860 <osDelay+0x2c>
      vTaskDelay(ticks);
 800a85a:	6878      	ldr	r0, [r7, #4]
 800a85c:	f000 ff7c 	bl	800b758 <vTaskDelay>
    }
  }

  return (stat);
 800a860:	68fb      	ldr	r3, [r7, #12]
}
 800a862:	4618      	mov	r0, r3
 800a864:	3710      	adds	r7, #16
 800a866:	46bd      	mov	sp, r7
 800a868:	bd80      	pop	{r7, pc}
	...

0800a86c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a86c:	b480      	push	{r7}
 800a86e:	b085      	sub	sp, #20
 800a870:	af00      	add	r7, sp, #0
 800a872:	60f8      	str	r0, [r7, #12]
 800a874:	60b9      	str	r1, [r7, #8]
 800a876:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	4a07      	ldr	r2, [pc, #28]	; (800a898 <vApplicationGetIdleTaskMemory+0x2c>)
 800a87c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a87e:	68bb      	ldr	r3, [r7, #8]
 800a880:	4a06      	ldr	r2, [pc, #24]	; (800a89c <vApplicationGetIdleTaskMemory+0x30>)
 800a882:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2280      	movs	r2, #128	; 0x80
 800a888:	601a      	str	r2, [r3, #0]
}
 800a88a:	bf00      	nop
 800a88c:	3714      	adds	r7, #20
 800a88e:	46bd      	mov	sp, r7
 800a890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a894:	4770      	bx	lr
 800a896:	bf00      	nop
 800a898:	20000898 	.word	0x20000898
 800a89c:	20000904 	.word	0x20000904

0800a8a0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a8a0:	b480      	push	{r7}
 800a8a2:	b085      	sub	sp, #20
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	60f8      	str	r0, [r7, #12]
 800a8a8:	60b9      	str	r1, [r7, #8]
 800a8aa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	4a07      	ldr	r2, [pc, #28]	; (800a8cc <vApplicationGetTimerTaskMemory+0x2c>)
 800a8b0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a8b2:	68bb      	ldr	r3, [r7, #8]
 800a8b4:	4a06      	ldr	r2, [pc, #24]	; (800a8d0 <vApplicationGetTimerTaskMemory+0x30>)
 800a8b6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a8be:	601a      	str	r2, [r3, #0]
}
 800a8c0:	bf00      	nop
 800a8c2:	3714      	adds	r7, #20
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ca:	4770      	bx	lr
 800a8cc:	20000b04 	.word	0x20000b04
 800a8d0:	20000b70 	.word	0x20000b70

0800a8d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a8d4:	b480      	push	{r7}
 800a8d6:	b083      	sub	sp, #12
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	f103 0208 	add.w	r2, r3, #8
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	f04f 32ff 	mov.w	r2, #4294967295
 800a8ec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	f103 0208 	add.w	r2, r3, #8
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f103 0208 	add.w	r2, r3, #8
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2200      	movs	r2, #0
 800a906:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a908:	bf00      	nop
 800a90a:	370c      	adds	r7, #12
 800a90c:	46bd      	mov	sp, r7
 800a90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a912:	4770      	bx	lr

0800a914 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a914:	b480      	push	{r7}
 800a916:	b083      	sub	sp, #12
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2200      	movs	r2, #0
 800a920:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a922:	bf00      	nop
 800a924:	370c      	adds	r7, #12
 800a926:	46bd      	mov	sp, r7
 800a928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92c:	4770      	bx	lr

0800a92e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a92e:	b480      	push	{r7}
 800a930:	b085      	sub	sp, #20
 800a932:	af00      	add	r7, sp, #0
 800a934:	6078      	str	r0, [r7, #4]
 800a936:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	685b      	ldr	r3, [r3, #4]
 800a93c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	68fa      	ldr	r2, [r7, #12]
 800a942:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	689a      	ldr	r2, [r3, #8]
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	689b      	ldr	r3, [r3, #8]
 800a950:	683a      	ldr	r2, [r7, #0]
 800a952:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	683a      	ldr	r2, [r7, #0]
 800a958:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	687a      	ldr	r2, [r7, #4]
 800a95e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	1c5a      	adds	r2, r3, #1
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	601a      	str	r2, [r3, #0]
}
 800a96a:	bf00      	nop
 800a96c:	3714      	adds	r7, #20
 800a96e:	46bd      	mov	sp, r7
 800a970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a974:	4770      	bx	lr

0800a976 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a976:	b480      	push	{r7}
 800a978:	b085      	sub	sp, #20
 800a97a:	af00      	add	r7, sp, #0
 800a97c:	6078      	str	r0, [r7, #4]
 800a97e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a98c:	d103      	bne.n	800a996 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	691b      	ldr	r3, [r3, #16]
 800a992:	60fb      	str	r3, [r7, #12]
 800a994:	e00c      	b.n	800a9b0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	3308      	adds	r3, #8
 800a99a:	60fb      	str	r3, [r7, #12]
 800a99c:	e002      	b.n	800a9a4 <vListInsert+0x2e>
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	685b      	ldr	r3, [r3, #4]
 800a9a2:	60fb      	str	r3, [r7, #12]
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	685b      	ldr	r3, [r3, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	68ba      	ldr	r2, [r7, #8]
 800a9ac:	429a      	cmp	r2, r3
 800a9ae:	d2f6      	bcs.n	800a99e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	685a      	ldr	r2, [r3, #4]
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	685b      	ldr	r3, [r3, #4]
 800a9bc:	683a      	ldr	r2, [r7, #0]
 800a9be:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a9c0:	683b      	ldr	r3, [r7, #0]
 800a9c2:	68fa      	ldr	r2, [r7, #12]
 800a9c4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	683a      	ldr	r2, [r7, #0]
 800a9ca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	687a      	ldr	r2, [r7, #4]
 800a9d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	1c5a      	adds	r2, r3, #1
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	601a      	str	r2, [r3, #0]
}
 800a9dc:	bf00      	nop
 800a9de:	3714      	adds	r7, #20
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e6:	4770      	bx	lr

0800a9e8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b085      	sub	sp, #20
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	691b      	ldr	r3, [r3, #16]
 800a9f4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	685b      	ldr	r3, [r3, #4]
 800a9fa:	687a      	ldr	r2, [r7, #4]
 800a9fc:	6892      	ldr	r2, [r2, #8]
 800a9fe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	689b      	ldr	r3, [r3, #8]
 800aa04:	687a      	ldr	r2, [r7, #4]
 800aa06:	6852      	ldr	r2, [r2, #4]
 800aa08:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	685b      	ldr	r3, [r3, #4]
 800aa0e:	687a      	ldr	r2, [r7, #4]
 800aa10:	429a      	cmp	r2, r3
 800aa12:	d103      	bne.n	800aa1c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	689a      	ldr	r2, [r3, #8]
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	2200      	movs	r2, #0
 800aa20:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	1e5a      	subs	r2, r3, #1
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	681b      	ldr	r3, [r3, #0]
}
 800aa30:	4618      	mov	r0, r3
 800aa32:	3714      	adds	r7, #20
 800aa34:	46bd      	mov	sp, r7
 800aa36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3a:	4770      	bx	lr

0800aa3c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	b084      	sub	sp, #16
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
 800aa44:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d10a      	bne.n	800aa66 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800aa50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa54:	f383 8811 	msr	BASEPRI, r3
 800aa58:	f3bf 8f6f 	isb	sy
 800aa5c:	f3bf 8f4f 	dsb	sy
 800aa60:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800aa62:	bf00      	nop
 800aa64:	e7fe      	b.n	800aa64 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800aa66:	f002 f955 	bl	800cd14 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	681a      	ldr	r2, [r3, #0]
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa72:	68f9      	ldr	r1, [r7, #12]
 800aa74:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800aa76:	fb01 f303 	mul.w	r3, r1, r3
 800aa7a:	441a      	add	r2, r3
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	2200      	movs	r2, #0
 800aa84:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	681a      	ldr	r2, [r3, #0]
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	681a      	ldr	r2, [r3, #0]
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa96:	3b01      	subs	r3, #1
 800aa98:	68f9      	ldr	r1, [r7, #12]
 800aa9a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800aa9c:	fb01 f303 	mul.w	r3, r1, r3
 800aaa0:	441a      	add	r2, r3
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	22ff      	movs	r2, #255	; 0xff
 800aaaa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	22ff      	movs	r2, #255	; 0xff
 800aab2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d114      	bne.n	800aae6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	691b      	ldr	r3, [r3, #16]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d01a      	beq.n	800aafa <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	3310      	adds	r3, #16
 800aac8:	4618      	mov	r0, r3
 800aaca:	f001 fa09 	bl	800bee0 <xTaskRemoveFromEventList>
 800aace:	4603      	mov	r3, r0
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d012      	beq.n	800aafa <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800aad4:	4b0c      	ldr	r3, [pc, #48]	; (800ab08 <xQueueGenericReset+0xcc>)
 800aad6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aada:	601a      	str	r2, [r3, #0]
 800aadc:	f3bf 8f4f 	dsb	sy
 800aae0:	f3bf 8f6f 	isb	sy
 800aae4:	e009      	b.n	800aafa <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	3310      	adds	r3, #16
 800aaea:	4618      	mov	r0, r3
 800aaec:	f7ff fef2 	bl	800a8d4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	3324      	adds	r3, #36	; 0x24
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	f7ff feed 	bl	800a8d4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800aafa:	f002 f93b 	bl	800cd74 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800aafe:	2301      	movs	r3, #1
}
 800ab00:	4618      	mov	r0, r3
 800ab02:	3710      	adds	r7, #16
 800ab04:	46bd      	mov	sp, r7
 800ab06:	bd80      	pop	{r7, pc}
 800ab08:	e000ed04 	.word	0xe000ed04

0800ab0c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b08e      	sub	sp, #56	; 0x38
 800ab10:	af02      	add	r7, sp, #8
 800ab12:	60f8      	str	r0, [r7, #12]
 800ab14:	60b9      	str	r1, [r7, #8]
 800ab16:	607a      	str	r2, [r7, #4]
 800ab18:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d10a      	bne.n	800ab36 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800ab20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab24:	f383 8811 	msr	BASEPRI, r3
 800ab28:	f3bf 8f6f 	isb	sy
 800ab2c:	f3bf 8f4f 	dsb	sy
 800ab30:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ab32:	bf00      	nop
 800ab34:	e7fe      	b.n	800ab34 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ab36:	683b      	ldr	r3, [r7, #0]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d10a      	bne.n	800ab52 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800ab3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab40:	f383 8811 	msr	BASEPRI, r3
 800ab44:	f3bf 8f6f 	isb	sy
 800ab48:	f3bf 8f4f 	dsb	sy
 800ab4c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ab4e:	bf00      	nop
 800ab50:	e7fe      	b.n	800ab50 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d002      	beq.n	800ab5e <xQueueGenericCreateStatic+0x52>
 800ab58:	68bb      	ldr	r3, [r7, #8]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d001      	beq.n	800ab62 <xQueueGenericCreateStatic+0x56>
 800ab5e:	2301      	movs	r3, #1
 800ab60:	e000      	b.n	800ab64 <xQueueGenericCreateStatic+0x58>
 800ab62:	2300      	movs	r3, #0
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d10a      	bne.n	800ab7e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800ab68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab6c:	f383 8811 	msr	BASEPRI, r3
 800ab70:	f3bf 8f6f 	isb	sy
 800ab74:	f3bf 8f4f 	dsb	sy
 800ab78:	623b      	str	r3, [r7, #32]
}
 800ab7a:	bf00      	nop
 800ab7c:	e7fe      	b.n	800ab7c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d102      	bne.n	800ab8a <xQueueGenericCreateStatic+0x7e>
 800ab84:	68bb      	ldr	r3, [r7, #8]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d101      	bne.n	800ab8e <xQueueGenericCreateStatic+0x82>
 800ab8a:	2301      	movs	r3, #1
 800ab8c:	e000      	b.n	800ab90 <xQueueGenericCreateStatic+0x84>
 800ab8e:	2300      	movs	r3, #0
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d10a      	bne.n	800abaa <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ab94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab98:	f383 8811 	msr	BASEPRI, r3
 800ab9c:	f3bf 8f6f 	isb	sy
 800aba0:	f3bf 8f4f 	dsb	sy
 800aba4:	61fb      	str	r3, [r7, #28]
}
 800aba6:	bf00      	nop
 800aba8:	e7fe      	b.n	800aba8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800abaa:	2350      	movs	r3, #80	; 0x50
 800abac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800abae:	697b      	ldr	r3, [r7, #20]
 800abb0:	2b50      	cmp	r3, #80	; 0x50
 800abb2:	d00a      	beq.n	800abca <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800abb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abb8:	f383 8811 	msr	BASEPRI, r3
 800abbc:	f3bf 8f6f 	isb	sy
 800abc0:	f3bf 8f4f 	dsb	sy
 800abc4:	61bb      	str	r3, [r7, #24]
}
 800abc6:	bf00      	nop
 800abc8:	e7fe      	b.n	800abc8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800abca:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800abcc:	683b      	ldr	r3, [r7, #0]
 800abce:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800abd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d00d      	beq.n	800abf2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800abd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abd8:	2201      	movs	r2, #1
 800abda:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800abde:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800abe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abe4:	9300      	str	r3, [sp, #0]
 800abe6:	4613      	mov	r3, r2
 800abe8:	687a      	ldr	r2, [r7, #4]
 800abea:	68b9      	ldr	r1, [r7, #8]
 800abec:	68f8      	ldr	r0, [r7, #12]
 800abee:	f000 f805 	bl	800abfc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800abf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800abf4:	4618      	mov	r0, r3
 800abf6:	3730      	adds	r7, #48	; 0x30
 800abf8:	46bd      	mov	sp, r7
 800abfa:	bd80      	pop	{r7, pc}

0800abfc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b084      	sub	sp, #16
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	60f8      	str	r0, [r7, #12]
 800ac04:	60b9      	str	r1, [r7, #8]
 800ac06:	607a      	str	r2, [r7, #4]
 800ac08:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ac0a:	68bb      	ldr	r3, [r7, #8]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d103      	bne.n	800ac18 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ac10:	69bb      	ldr	r3, [r7, #24]
 800ac12:	69ba      	ldr	r2, [r7, #24]
 800ac14:	601a      	str	r2, [r3, #0]
 800ac16:	e002      	b.n	800ac1e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ac18:	69bb      	ldr	r3, [r7, #24]
 800ac1a:	687a      	ldr	r2, [r7, #4]
 800ac1c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ac1e:	69bb      	ldr	r3, [r7, #24]
 800ac20:	68fa      	ldr	r2, [r7, #12]
 800ac22:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ac24:	69bb      	ldr	r3, [r7, #24]
 800ac26:	68ba      	ldr	r2, [r7, #8]
 800ac28:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ac2a:	2101      	movs	r1, #1
 800ac2c:	69b8      	ldr	r0, [r7, #24]
 800ac2e:	f7ff ff05 	bl	800aa3c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ac32:	69bb      	ldr	r3, [r7, #24]
 800ac34:	78fa      	ldrb	r2, [r7, #3]
 800ac36:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ac3a:	bf00      	nop
 800ac3c:	3710      	adds	r7, #16
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bd80      	pop	{r7, pc}
	...

0800ac44 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	b08e      	sub	sp, #56	; 0x38
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	60f8      	str	r0, [r7, #12]
 800ac4c:	60b9      	str	r1, [r7, #8]
 800ac4e:	607a      	str	r2, [r7, #4]
 800ac50:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ac52:	2300      	movs	r3, #0
 800ac54:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ac5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d10a      	bne.n	800ac76 <xQueueGenericSend+0x32>
	__asm volatile
 800ac60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac64:	f383 8811 	msr	BASEPRI, r3
 800ac68:	f3bf 8f6f 	isb	sy
 800ac6c:	f3bf 8f4f 	dsb	sy
 800ac70:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ac72:	bf00      	nop
 800ac74:	e7fe      	b.n	800ac74 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ac76:	68bb      	ldr	r3, [r7, #8]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d103      	bne.n	800ac84 <xQueueGenericSend+0x40>
 800ac7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d101      	bne.n	800ac88 <xQueueGenericSend+0x44>
 800ac84:	2301      	movs	r3, #1
 800ac86:	e000      	b.n	800ac8a <xQueueGenericSend+0x46>
 800ac88:	2300      	movs	r3, #0
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d10a      	bne.n	800aca4 <xQueueGenericSend+0x60>
	__asm volatile
 800ac8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac92:	f383 8811 	msr	BASEPRI, r3
 800ac96:	f3bf 8f6f 	isb	sy
 800ac9a:	f3bf 8f4f 	dsb	sy
 800ac9e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800aca0:	bf00      	nop
 800aca2:	e7fe      	b.n	800aca2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	2b02      	cmp	r3, #2
 800aca8:	d103      	bne.n	800acb2 <xQueueGenericSend+0x6e>
 800acaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800acae:	2b01      	cmp	r3, #1
 800acb0:	d101      	bne.n	800acb6 <xQueueGenericSend+0x72>
 800acb2:	2301      	movs	r3, #1
 800acb4:	e000      	b.n	800acb8 <xQueueGenericSend+0x74>
 800acb6:	2300      	movs	r3, #0
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d10a      	bne.n	800acd2 <xQueueGenericSend+0x8e>
	__asm volatile
 800acbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acc0:	f383 8811 	msr	BASEPRI, r3
 800acc4:	f3bf 8f6f 	isb	sy
 800acc8:	f3bf 8f4f 	dsb	sy
 800accc:	623b      	str	r3, [r7, #32]
}
 800acce:	bf00      	nop
 800acd0:	e7fe      	b.n	800acd0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800acd2:	f001 fac3 	bl	800c25c <xTaskGetSchedulerState>
 800acd6:	4603      	mov	r3, r0
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d102      	bne.n	800ace2 <xQueueGenericSend+0x9e>
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d101      	bne.n	800ace6 <xQueueGenericSend+0xa2>
 800ace2:	2301      	movs	r3, #1
 800ace4:	e000      	b.n	800ace8 <xQueueGenericSend+0xa4>
 800ace6:	2300      	movs	r3, #0
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d10a      	bne.n	800ad02 <xQueueGenericSend+0xbe>
	__asm volatile
 800acec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acf0:	f383 8811 	msr	BASEPRI, r3
 800acf4:	f3bf 8f6f 	isb	sy
 800acf8:	f3bf 8f4f 	dsb	sy
 800acfc:	61fb      	str	r3, [r7, #28]
}
 800acfe:	bf00      	nop
 800ad00:	e7fe      	b.n	800ad00 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ad02:	f002 f807 	bl	800cd14 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ad06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad0e:	429a      	cmp	r2, r3
 800ad10:	d302      	bcc.n	800ad18 <xQueueGenericSend+0xd4>
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	2b02      	cmp	r3, #2
 800ad16:	d129      	bne.n	800ad6c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ad18:	683a      	ldr	r2, [r7, #0]
 800ad1a:	68b9      	ldr	r1, [r7, #8]
 800ad1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ad1e:	f000 fa0b 	bl	800b138 <prvCopyDataToQueue>
 800ad22:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ad24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d010      	beq.n	800ad4e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ad2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad2e:	3324      	adds	r3, #36	; 0x24
 800ad30:	4618      	mov	r0, r3
 800ad32:	f001 f8d5 	bl	800bee0 <xTaskRemoveFromEventList>
 800ad36:	4603      	mov	r3, r0
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d013      	beq.n	800ad64 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ad3c:	4b3f      	ldr	r3, [pc, #252]	; (800ae3c <xQueueGenericSend+0x1f8>)
 800ad3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad42:	601a      	str	r2, [r3, #0]
 800ad44:	f3bf 8f4f 	dsb	sy
 800ad48:	f3bf 8f6f 	isb	sy
 800ad4c:	e00a      	b.n	800ad64 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ad4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d007      	beq.n	800ad64 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ad54:	4b39      	ldr	r3, [pc, #228]	; (800ae3c <xQueueGenericSend+0x1f8>)
 800ad56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad5a:	601a      	str	r2, [r3, #0]
 800ad5c:	f3bf 8f4f 	dsb	sy
 800ad60:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ad64:	f002 f806 	bl	800cd74 <vPortExitCritical>
				return pdPASS;
 800ad68:	2301      	movs	r3, #1
 800ad6a:	e063      	b.n	800ae34 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d103      	bne.n	800ad7a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ad72:	f001 ffff 	bl	800cd74 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ad76:	2300      	movs	r3, #0
 800ad78:	e05c      	b.n	800ae34 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ad7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d106      	bne.n	800ad8e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ad80:	f107 0314 	add.w	r3, r7, #20
 800ad84:	4618      	mov	r0, r3
 800ad86:	f001 f90f 	bl	800bfa8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ad8a:	2301      	movs	r3, #1
 800ad8c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ad8e:	f001 fff1 	bl	800cd74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ad92:	f000 fe81 	bl	800ba98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ad96:	f001 ffbd 	bl	800cd14 <vPortEnterCritical>
 800ad9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad9c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ada0:	b25b      	sxtb	r3, r3
 800ada2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ada6:	d103      	bne.n	800adb0 <xQueueGenericSend+0x16c>
 800ada8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adaa:	2200      	movs	r2, #0
 800adac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800adb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adb2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800adb6:	b25b      	sxtb	r3, r3
 800adb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adbc:	d103      	bne.n	800adc6 <xQueueGenericSend+0x182>
 800adbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adc0:	2200      	movs	r2, #0
 800adc2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800adc6:	f001 ffd5 	bl	800cd74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800adca:	1d3a      	adds	r2, r7, #4
 800adcc:	f107 0314 	add.w	r3, r7, #20
 800add0:	4611      	mov	r1, r2
 800add2:	4618      	mov	r0, r3
 800add4:	f001 f8fe 	bl	800bfd4 <xTaskCheckForTimeOut>
 800add8:	4603      	mov	r3, r0
 800adda:	2b00      	cmp	r3, #0
 800addc:	d124      	bne.n	800ae28 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800adde:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ade0:	f000 faa2 	bl	800b328 <prvIsQueueFull>
 800ade4:	4603      	mov	r3, r0
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d018      	beq.n	800ae1c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800adea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adec:	3310      	adds	r3, #16
 800adee:	687a      	ldr	r2, [r7, #4]
 800adf0:	4611      	mov	r1, r2
 800adf2:	4618      	mov	r0, r3
 800adf4:	f001 f824 	bl	800be40 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800adf8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800adfa:	f000 fa2d 	bl	800b258 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800adfe:	f000 fe59 	bl	800bab4 <xTaskResumeAll>
 800ae02:	4603      	mov	r3, r0
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	f47f af7c 	bne.w	800ad02 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800ae0a:	4b0c      	ldr	r3, [pc, #48]	; (800ae3c <xQueueGenericSend+0x1f8>)
 800ae0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae10:	601a      	str	r2, [r3, #0]
 800ae12:	f3bf 8f4f 	dsb	sy
 800ae16:	f3bf 8f6f 	isb	sy
 800ae1a:	e772      	b.n	800ad02 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ae1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ae1e:	f000 fa1b 	bl	800b258 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ae22:	f000 fe47 	bl	800bab4 <xTaskResumeAll>
 800ae26:	e76c      	b.n	800ad02 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ae28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ae2a:	f000 fa15 	bl	800b258 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ae2e:	f000 fe41 	bl	800bab4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ae32:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ae34:	4618      	mov	r0, r3
 800ae36:	3738      	adds	r7, #56	; 0x38
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	bd80      	pop	{r7, pc}
 800ae3c:	e000ed04 	.word	0xe000ed04

0800ae40 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b090      	sub	sp, #64	; 0x40
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	60f8      	str	r0, [r7, #12]
 800ae48:	60b9      	str	r1, [r7, #8]
 800ae4a:	607a      	str	r2, [r7, #4]
 800ae4c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800ae52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d10a      	bne.n	800ae6e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800ae58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae5c:	f383 8811 	msr	BASEPRI, r3
 800ae60:	f3bf 8f6f 	isb	sy
 800ae64:	f3bf 8f4f 	dsb	sy
 800ae68:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ae6a:	bf00      	nop
 800ae6c:	e7fe      	b.n	800ae6c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ae6e:	68bb      	ldr	r3, [r7, #8]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d103      	bne.n	800ae7c <xQueueGenericSendFromISR+0x3c>
 800ae74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d101      	bne.n	800ae80 <xQueueGenericSendFromISR+0x40>
 800ae7c:	2301      	movs	r3, #1
 800ae7e:	e000      	b.n	800ae82 <xQueueGenericSendFromISR+0x42>
 800ae80:	2300      	movs	r3, #0
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d10a      	bne.n	800ae9c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800ae86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae8a:	f383 8811 	msr	BASEPRI, r3
 800ae8e:	f3bf 8f6f 	isb	sy
 800ae92:	f3bf 8f4f 	dsb	sy
 800ae96:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ae98:	bf00      	nop
 800ae9a:	e7fe      	b.n	800ae9a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	2b02      	cmp	r3, #2
 800aea0:	d103      	bne.n	800aeaa <xQueueGenericSendFromISR+0x6a>
 800aea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aea6:	2b01      	cmp	r3, #1
 800aea8:	d101      	bne.n	800aeae <xQueueGenericSendFromISR+0x6e>
 800aeaa:	2301      	movs	r3, #1
 800aeac:	e000      	b.n	800aeb0 <xQueueGenericSendFromISR+0x70>
 800aeae:	2300      	movs	r3, #0
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d10a      	bne.n	800aeca <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800aeb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeb8:	f383 8811 	msr	BASEPRI, r3
 800aebc:	f3bf 8f6f 	isb	sy
 800aec0:	f3bf 8f4f 	dsb	sy
 800aec4:	623b      	str	r3, [r7, #32]
}
 800aec6:	bf00      	nop
 800aec8:	e7fe      	b.n	800aec8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aeca:	f002 f805 	bl	800ced8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800aece:	f3ef 8211 	mrs	r2, BASEPRI
 800aed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aed6:	f383 8811 	msr	BASEPRI, r3
 800aeda:	f3bf 8f6f 	isb	sy
 800aede:	f3bf 8f4f 	dsb	sy
 800aee2:	61fa      	str	r2, [r7, #28]
 800aee4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800aee6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800aee8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800aeea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aeec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aeee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aef2:	429a      	cmp	r2, r3
 800aef4:	d302      	bcc.n	800aefc <xQueueGenericSendFromISR+0xbc>
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	2b02      	cmp	r3, #2
 800aefa:	d12f      	bne.n	800af5c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800aefc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aefe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800af02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800af06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af0a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800af0c:	683a      	ldr	r2, [r7, #0]
 800af0e:	68b9      	ldr	r1, [r7, #8]
 800af10:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800af12:	f000 f911 	bl	800b138 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800af16:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800af1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af1e:	d112      	bne.n	800af46 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800af20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af24:	2b00      	cmp	r3, #0
 800af26:	d016      	beq.n	800af56 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800af28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af2a:	3324      	adds	r3, #36	; 0x24
 800af2c:	4618      	mov	r0, r3
 800af2e:	f000 ffd7 	bl	800bee0 <xTaskRemoveFromEventList>
 800af32:	4603      	mov	r3, r0
 800af34:	2b00      	cmp	r3, #0
 800af36:	d00e      	beq.n	800af56 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d00b      	beq.n	800af56 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	2201      	movs	r2, #1
 800af42:	601a      	str	r2, [r3, #0]
 800af44:	e007      	b.n	800af56 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800af46:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800af4a:	3301      	adds	r3, #1
 800af4c:	b2db      	uxtb	r3, r3
 800af4e:	b25a      	sxtb	r2, r3
 800af50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800af56:	2301      	movs	r3, #1
 800af58:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800af5a:	e001      	b.n	800af60 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800af5c:	2300      	movs	r3, #0
 800af5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800af60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af62:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800af64:	697b      	ldr	r3, [r7, #20]
 800af66:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800af6a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800af6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800af6e:	4618      	mov	r0, r3
 800af70:	3740      	adds	r7, #64	; 0x40
 800af72:	46bd      	mov	sp, r7
 800af74:	bd80      	pop	{r7, pc}
	...

0800af78 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b08c      	sub	sp, #48	; 0x30
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	60f8      	str	r0, [r7, #12]
 800af80:	60b9      	str	r1, [r7, #8]
 800af82:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800af84:	2300      	movs	r3, #0
 800af86:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800af8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d10a      	bne.n	800afa8 <xQueueReceive+0x30>
	__asm volatile
 800af92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af96:	f383 8811 	msr	BASEPRI, r3
 800af9a:	f3bf 8f6f 	isb	sy
 800af9e:	f3bf 8f4f 	dsb	sy
 800afa2:	623b      	str	r3, [r7, #32]
}
 800afa4:	bf00      	nop
 800afa6:	e7fe      	b.n	800afa6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800afa8:	68bb      	ldr	r3, [r7, #8]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d103      	bne.n	800afb6 <xQueueReceive+0x3e>
 800afae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d101      	bne.n	800afba <xQueueReceive+0x42>
 800afb6:	2301      	movs	r3, #1
 800afb8:	e000      	b.n	800afbc <xQueueReceive+0x44>
 800afba:	2300      	movs	r3, #0
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d10a      	bne.n	800afd6 <xQueueReceive+0x5e>
	__asm volatile
 800afc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afc4:	f383 8811 	msr	BASEPRI, r3
 800afc8:	f3bf 8f6f 	isb	sy
 800afcc:	f3bf 8f4f 	dsb	sy
 800afd0:	61fb      	str	r3, [r7, #28]
}
 800afd2:	bf00      	nop
 800afd4:	e7fe      	b.n	800afd4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800afd6:	f001 f941 	bl	800c25c <xTaskGetSchedulerState>
 800afda:	4603      	mov	r3, r0
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d102      	bne.n	800afe6 <xQueueReceive+0x6e>
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d101      	bne.n	800afea <xQueueReceive+0x72>
 800afe6:	2301      	movs	r3, #1
 800afe8:	e000      	b.n	800afec <xQueueReceive+0x74>
 800afea:	2300      	movs	r3, #0
 800afec:	2b00      	cmp	r3, #0
 800afee:	d10a      	bne.n	800b006 <xQueueReceive+0x8e>
	__asm volatile
 800aff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aff4:	f383 8811 	msr	BASEPRI, r3
 800aff8:	f3bf 8f6f 	isb	sy
 800affc:	f3bf 8f4f 	dsb	sy
 800b000:	61bb      	str	r3, [r7, #24]
}
 800b002:	bf00      	nop
 800b004:	e7fe      	b.n	800b004 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b006:	f001 fe85 	bl	800cd14 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b00a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b00c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b00e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b012:	2b00      	cmp	r3, #0
 800b014:	d01f      	beq.n	800b056 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b016:	68b9      	ldr	r1, [r7, #8]
 800b018:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b01a:	f000 f8f7 	bl	800b20c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b01e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b020:	1e5a      	subs	r2, r3, #1
 800b022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b024:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b028:	691b      	ldr	r3, [r3, #16]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d00f      	beq.n	800b04e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b02e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b030:	3310      	adds	r3, #16
 800b032:	4618      	mov	r0, r3
 800b034:	f000 ff54 	bl	800bee0 <xTaskRemoveFromEventList>
 800b038:	4603      	mov	r3, r0
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d007      	beq.n	800b04e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b03e:	4b3d      	ldr	r3, [pc, #244]	; (800b134 <xQueueReceive+0x1bc>)
 800b040:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b044:	601a      	str	r2, [r3, #0]
 800b046:	f3bf 8f4f 	dsb	sy
 800b04a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b04e:	f001 fe91 	bl	800cd74 <vPortExitCritical>
				return pdPASS;
 800b052:	2301      	movs	r3, #1
 800b054:	e069      	b.n	800b12a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d103      	bne.n	800b064 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b05c:	f001 fe8a 	bl	800cd74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b060:	2300      	movs	r3, #0
 800b062:	e062      	b.n	800b12a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b066:	2b00      	cmp	r3, #0
 800b068:	d106      	bne.n	800b078 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b06a:	f107 0310 	add.w	r3, r7, #16
 800b06e:	4618      	mov	r0, r3
 800b070:	f000 ff9a 	bl	800bfa8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b074:	2301      	movs	r3, #1
 800b076:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b078:	f001 fe7c 	bl	800cd74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b07c:	f000 fd0c 	bl	800ba98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b080:	f001 fe48 	bl	800cd14 <vPortEnterCritical>
 800b084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b086:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b08a:	b25b      	sxtb	r3, r3
 800b08c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b090:	d103      	bne.n	800b09a <xQueueReceive+0x122>
 800b092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b094:	2200      	movs	r2, #0
 800b096:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b09a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b09c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b0a0:	b25b      	sxtb	r3, r3
 800b0a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0a6:	d103      	bne.n	800b0b0 <xQueueReceive+0x138>
 800b0a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b0b0:	f001 fe60 	bl	800cd74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b0b4:	1d3a      	adds	r2, r7, #4
 800b0b6:	f107 0310 	add.w	r3, r7, #16
 800b0ba:	4611      	mov	r1, r2
 800b0bc:	4618      	mov	r0, r3
 800b0be:	f000 ff89 	bl	800bfd4 <xTaskCheckForTimeOut>
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d123      	bne.n	800b110 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b0c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b0ca:	f000 f917 	bl	800b2fc <prvIsQueueEmpty>
 800b0ce:	4603      	mov	r3, r0
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d017      	beq.n	800b104 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b0d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0d6:	3324      	adds	r3, #36	; 0x24
 800b0d8:	687a      	ldr	r2, [r7, #4]
 800b0da:	4611      	mov	r1, r2
 800b0dc:	4618      	mov	r0, r3
 800b0de:	f000 feaf 	bl	800be40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b0e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b0e4:	f000 f8b8 	bl	800b258 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b0e8:	f000 fce4 	bl	800bab4 <xTaskResumeAll>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d189      	bne.n	800b006 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b0f2:	4b10      	ldr	r3, [pc, #64]	; (800b134 <xQueueReceive+0x1bc>)
 800b0f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0f8:	601a      	str	r2, [r3, #0]
 800b0fa:	f3bf 8f4f 	dsb	sy
 800b0fe:	f3bf 8f6f 	isb	sy
 800b102:	e780      	b.n	800b006 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b104:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b106:	f000 f8a7 	bl	800b258 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b10a:	f000 fcd3 	bl	800bab4 <xTaskResumeAll>
 800b10e:	e77a      	b.n	800b006 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b110:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b112:	f000 f8a1 	bl	800b258 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b116:	f000 fccd 	bl	800bab4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b11a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b11c:	f000 f8ee 	bl	800b2fc <prvIsQueueEmpty>
 800b120:	4603      	mov	r3, r0
 800b122:	2b00      	cmp	r3, #0
 800b124:	f43f af6f 	beq.w	800b006 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b128:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b12a:	4618      	mov	r0, r3
 800b12c:	3730      	adds	r7, #48	; 0x30
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}
 800b132:	bf00      	nop
 800b134:	e000ed04 	.word	0xe000ed04

0800b138 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b086      	sub	sp, #24
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	60f8      	str	r0, [r7, #12]
 800b140:	60b9      	str	r1, [r7, #8]
 800b142:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b144:	2300      	movs	r3, #0
 800b146:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b14c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b152:	2b00      	cmp	r3, #0
 800b154:	d10d      	bne.n	800b172 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d14d      	bne.n	800b1fa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	689b      	ldr	r3, [r3, #8]
 800b162:	4618      	mov	r0, r3
 800b164:	f001 f898 	bl	800c298 <xTaskPriorityDisinherit>
 800b168:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	2200      	movs	r2, #0
 800b16e:	609a      	str	r2, [r3, #8]
 800b170:	e043      	b.n	800b1fa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d119      	bne.n	800b1ac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	6858      	ldr	r0, [r3, #4]
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b180:	461a      	mov	r2, r3
 800b182:	68b9      	ldr	r1, [r7, #8]
 800b184:	f002 fe14 	bl	800ddb0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	685a      	ldr	r2, [r3, #4]
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b190:	441a      	add	r2, r3
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	685a      	ldr	r2, [r3, #4]
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	689b      	ldr	r3, [r3, #8]
 800b19e:	429a      	cmp	r2, r3
 800b1a0:	d32b      	bcc.n	800b1fa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	681a      	ldr	r2, [r3, #0]
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	605a      	str	r2, [r3, #4]
 800b1aa:	e026      	b.n	800b1fa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	68d8      	ldr	r0, [r3, #12]
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1b4:	461a      	mov	r2, r3
 800b1b6:	68b9      	ldr	r1, [r7, #8]
 800b1b8:	f002 fdfa 	bl	800ddb0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	68da      	ldr	r2, [r3, #12]
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1c4:	425b      	negs	r3, r3
 800b1c6:	441a      	add	r2, r3
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	68da      	ldr	r2, [r3, #12]
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	429a      	cmp	r2, r3
 800b1d6:	d207      	bcs.n	800b1e8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	689a      	ldr	r2, [r3, #8]
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1e0:	425b      	negs	r3, r3
 800b1e2:	441a      	add	r2, r3
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	2b02      	cmp	r3, #2
 800b1ec:	d105      	bne.n	800b1fa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b1ee:	693b      	ldr	r3, [r7, #16]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d002      	beq.n	800b1fa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b1f4:	693b      	ldr	r3, [r7, #16]
 800b1f6:	3b01      	subs	r3, #1
 800b1f8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b1fa:	693b      	ldr	r3, [r7, #16]
 800b1fc:	1c5a      	adds	r2, r3, #1
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b202:	697b      	ldr	r3, [r7, #20]
}
 800b204:	4618      	mov	r0, r3
 800b206:	3718      	adds	r7, #24
 800b208:	46bd      	mov	sp, r7
 800b20a:	bd80      	pop	{r7, pc}

0800b20c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b082      	sub	sp, #8
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
 800b214:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d018      	beq.n	800b250 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	68da      	ldr	r2, [r3, #12]
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b226:	441a      	add	r2, r3
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	68da      	ldr	r2, [r3, #12]
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	689b      	ldr	r3, [r3, #8]
 800b234:	429a      	cmp	r2, r3
 800b236:	d303      	bcc.n	800b240 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681a      	ldr	r2, [r3, #0]
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	68d9      	ldr	r1, [r3, #12]
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b248:	461a      	mov	r2, r3
 800b24a:	6838      	ldr	r0, [r7, #0]
 800b24c:	f002 fdb0 	bl	800ddb0 <memcpy>
	}
}
 800b250:	bf00      	nop
 800b252:	3708      	adds	r7, #8
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}

0800b258 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b084      	sub	sp, #16
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b260:	f001 fd58 	bl	800cd14 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b26a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b26c:	e011      	b.n	800b292 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b272:	2b00      	cmp	r3, #0
 800b274:	d012      	beq.n	800b29c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	3324      	adds	r3, #36	; 0x24
 800b27a:	4618      	mov	r0, r3
 800b27c:	f000 fe30 	bl	800bee0 <xTaskRemoveFromEventList>
 800b280:	4603      	mov	r3, r0
 800b282:	2b00      	cmp	r3, #0
 800b284:	d001      	beq.n	800b28a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b286:	f000 ff07 	bl	800c098 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b28a:	7bfb      	ldrb	r3, [r7, #15]
 800b28c:	3b01      	subs	r3, #1
 800b28e:	b2db      	uxtb	r3, r3
 800b290:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b292:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b296:	2b00      	cmp	r3, #0
 800b298:	dce9      	bgt.n	800b26e <prvUnlockQueue+0x16>
 800b29a:	e000      	b.n	800b29e <prvUnlockQueue+0x46>
					break;
 800b29c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	22ff      	movs	r2, #255	; 0xff
 800b2a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b2a6:	f001 fd65 	bl	800cd74 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b2aa:	f001 fd33 	bl	800cd14 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b2b4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b2b6:	e011      	b.n	800b2dc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	691b      	ldr	r3, [r3, #16]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d012      	beq.n	800b2e6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	3310      	adds	r3, #16
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	f000 fe0b 	bl	800bee0 <xTaskRemoveFromEventList>
 800b2ca:	4603      	mov	r3, r0
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d001      	beq.n	800b2d4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b2d0:	f000 fee2 	bl	800c098 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b2d4:	7bbb      	ldrb	r3, [r7, #14]
 800b2d6:	3b01      	subs	r3, #1
 800b2d8:	b2db      	uxtb	r3, r3
 800b2da:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b2dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	dce9      	bgt.n	800b2b8 <prvUnlockQueue+0x60>
 800b2e4:	e000      	b.n	800b2e8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b2e6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	22ff      	movs	r2, #255	; 0xff
 800b2ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b2f0:	f001 fd40 	bl	800cd74 <vPortExitCritical>
}
 800b2f4:	bf00      	nop
 800b2f6:	3710      	adds	r7, #16
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bd80      	pop	{r7, pc}

0800b2fc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b084      	sub	sp, #16
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b304:	f001 fd06 	bl	800cd14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d102      	bne.n	800b316 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b310:	2301      	movs	r3, #1
 800b312:	60fb      	str	r3, [r7, #12]
 800b314:	e001      	b.n	800b31a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b316:	2300      	movs	r3, #0
 800b318:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b31a:	f001 fd2b 	bl	800cd74 <vPortExitCritical>

	return xReturn;
 800b31e:	68fb      	ldr	r3, [r7, #12]
}
 800b320:	4618      	mov	r0, r3
 800b322:	3710      	adds	r7, #16
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}

0800b328 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b084      	sub	sp, #16
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b330:	f001 fcf0 	bl	800cd14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b33c:	429a      	cmp	r2, r3
 800b33e:	d102      	bne.n	800b346 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b340:	2301      	movs	r3, #1
 800b342:	60fb      	str	r3, [r7, #12]
 800b344:	e001      	b.n	800b34a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b346:	2300      	movs	r3, #0
 800b348:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b34a:	f001 fd13 	bl	800cd74 <vPortExitCritical>

	return xReturn;
 800b34e:	68fb      	ldr	r3, [r7, #12]
}
 800b350:	4618      	mov	r0, r3
 800b352:	3710      	adds	r7, #16
 800b354:	46bd      	mov	sp, r7
 800b356:	bd80      	pop	{r7, pc}

0800b358 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b358:	b480      	push	{r7}
 800b35a:	b085      	sub	sp, #20
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
 800b360:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b362:	2300      	movs	r3, #0
 800b364:	60fb      	str	r3, [r7, #12]
 800b366:	e014      	b.n	800b392 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b368:	4a0f      	ldr	r2, [pc, #60]	; (800b3a8 <vQueueAddToRegistry+0x50>)
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d10b      	bne.n	800b38c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b374:	490c      	ldr	r1, [pc, #48]	; (800b3a8 <vQueueAddToRegistry+0x50>)
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	683a      	ldr	r2, [r7, #0]
 800b37a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b37e:	4a0a      	ldr	r2, [pc, #40]	; (800b3a8 <vQueueAddToRegistry+0x50>)
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	00db      	lsls	r3, r3, #3
 800b384:	4413      	add	r3, r2
 800b386:	687a      	ldr	r2, [r7, #4]
 800b388:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b38a:	e006      	b.n	800b39a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	3301      	adds	r3, #1
 800b390:	60fb      	str	r3, [r7, #12]
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	2b07      	cmp	r3, #7
 800b396:	d9e7      	bls.n	800b368 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b398:	bf00      	nop
 800b39a:	bf00      	nop
 800b39c:	3714      	adds	r7, #20
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a4:	4770      	bx	lr
 800b3a6:	bf00      	nop
 800b3a8:	20000f70 	.word	0x20000f70

0800b3ac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b086      	sub	sp, #24
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	60f8      	str	r0, [r7, #12]
 800b3b4:	60b9      	str	r1, [r7, #8]
 800b3b6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b3bc:	f001 fcaa 	bl	800cd14 <vPortEnterCritical>
 800b3c0:	697b      	ldr	r3, [r7, #20]
 800b3c2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b3c6:	b25b      	sxtb	r3, r3
 800b3c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3cc:	d103      	bne.n	800b3d6 <vQueueWaitForMessageRestricted+0x2a>
 800b3ce:	697b      	ldr	r3, [r7, #20]
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b3d6:	697b      	ldr	r3, [r7, #20]
 800b3d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b3dc:	b25b      	sxtb	r3, r3
 800b3de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3e2:	d103      	bne.n	800b3ec <vQueueWaitForMessageRestricted+0x40>
 800b3e4:	697b      	ldr	r3, [r7, #20]
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b3ec:	f001 fcc2 	bl	800cd74 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b3f0:	697b      	ldr	r3, [r7, #20]
 800b3f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d106      	bne.n	800b406 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b3f8:	697b      	ldr	r3, [r7, #20]
 800b3fa:	3324      	adds	r3, #36	; 0x24
 800b3fc:	687a      	ldr	r2, [r7, #4]
 800b3fe:	68b9      	ldr	r1, [r7, #8]
 800b400:	4618      	mov	r0, r3
 800b402:	f000 fd41 	bl	800be88 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b406:	6978      	ldr	r0, [r7, #20]
 800b408:	f7ff ff26 	bl	800b258 <prvUnlockQueue>
	}
 800b40c:	bf00      	nop
 800b40e:	3718      	adds	r7, #24
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}

0800b414 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b414:	b580      	push	{r7, lr}
 800b416:	b08e      	sub	sp, #56	; 0x38
 800b418:	af04      	add	r7, sp, #16
 800b41a:	60f8      	str	r0, [r7, #12]
 800b41c:	60b9      	str	r1, [r7, #8]
 800b41e:	607a      	str	r2, [r7, #4]
 800b420:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b422:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b424:	2b00      	cmp	r3, #0
 800b426:	d10a      	bne.n	800b43e <xTaskCreateStatic+0x2a>
	__asm volatile
 800b428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b42c:	f383 8811 	msr	BASEPRI, r3
 800b430:	f3bf 8f6f 	isb	sy
 800b434:	f3bf 8f4f 	dsb	sy
 800b438:	623b      	str	r3, [r7, #32]
}
 800b43a:	bf00      	nop
 800b43c:	e7fe      	b.n	800b43c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b43e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b440:	2b00      	cmp	r3, #0
 800b442:	d10a      	bne.n	800b45a <xTaskCreateStatic+0x46>
	__asm volatile
 800b444:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b448:	f383 8811 	msr	BASEPRI, r3
 800b44c:	f3bf 8f6f 	isb	sy
 800b450:	f3bf 8f4f 	dsb	sy
 800b454:	61fb      	str	r3, [r7, #28]
}
 800b456:	bf00      	nop
 800b458:	e7fe      	b.n	800b458 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b45a:	236c      	movs	r3, #108	; 0x6c
 800b45c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b45e:	693b      	ldr	r3, [r7, #16]
 800b460:	2b6c      	cmp	r3, #108	; 0x6c
 800b462:	d00a      	beq.n	800b47a <xTaskCreateStatic+0x66>
	__asm volatile
 800b464:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b468:	f383 8811 	msr	BASEPRI, r3
 800b46c:	f3bf 8f6f 	isb	sy
 800b470:	f3bf 8f4f 	dsb	sy
 800b474:	61bb      	str	r3, [r7, #24]
}
 800b476:	bf00      	nop
 800b478:	e7fe      	b.n	800b478 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b47a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b47c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d01e      	beq.n	800b4c0 <xTaskCreateStatic+0xac>
 800b482:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b484:	2b00      	cmp	r3, #0
 800b486:	d01b      	beq.n	800b4c0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b48a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b48c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b48e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b490:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b494:	2202      	movs	r2, #2
 800b496:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b49a:	2300      	movs	r3, #0
 800b49c:	9303      	str	r3, [sp, #12]
 800b49e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4a0:	9302      	str	r3, [sp, #8]
 800b4a2:	f107 0314 	add.w	r3, r7, #20
 800b4a6:	9301      	str	r3, [sp, #4]
 800b4a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4aa:	9300      	str	r3, [sp, #0]
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	687a      	ldr	r2, [r7, #4]
 800b4b0:	68b9      	ldr	r1, [r7, #8]
 800b4b2:	68f8      	ldr	r0, [r7, #12]
 800b4b4:	f000 f850 	bl	800b558 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b4b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b4ba:	f000 f8dd 	bl	800b678 <prvAddNewTaskToReadyList>
 800b4be:	e001      	b.n	800b4c4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b4c4:	697b      	ldr	r3, [r7, #20]
	}
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	3728      	adds	r7, #40	; 0x28
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	bd80      	pop	{r7, pc}

0800b4ce <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b4ce:	b580      	push	{r7, lr}
 800b4d0:	b08c      	sub	sp, #48	; 0x30
 800b4d2:	af04      	add	r7, sp, #16
 800b4d4:	60f8      	str	r0, [r7, #12]
 800b4d6:	60b9      	str	r1, [r7, #8]
 800b4d8:	603b      	str	r3, [r7, #0]
 800b4da:	4613      	mov	r3, r2
 800b4dc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b4de:	88fb      	ldrh	r3, [r7, #6]
 800b4e0:	009b      	lsls	r3, r3, #2
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	f001 fd38 	bl	800cf58 <pvPortMalloc>
 800b4e8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b4ea:	697b      	ldr	r3, [r7, #20]
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d00e      	beq.n	800b50e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b4f0:	206c      	movs	r0, #108	; 0x6c
 800b4f2:	f001 fd31 	bl	800cf58 <pvPortMalloc>
 800b4f6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b4f8:	69fb      	ldr	r3, [r7, #28]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d003      	beq.n	800b506 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b4fe:	69fb      	ldr	r3, [r7, #28]
 800b500:	697a      	ldr	r2, [r7, #20]
 800b502:	631a      	str	r2, [r3, #48]	; 0x30
 800b504:	e005      	b.n	800b512 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b506:	6978      	ldr	r0, [r7, #20]
 800b508:	f001 fdf2 	bl	800d0f0 <vPortFree>
 800b50c:	e001      	b.n	800b512 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b50e:	2300      	movs	r3, #0
 800b510:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b512:	69fb      	ldr	r3, [r7, #28]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d017      	beq.n	800b548 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b518:	69fb      	ldr	r3, [r7, #28]
 800b51a:	2200      	movs	r2, #0
 800b51c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b520:	88fa      	ldrh	r2, [r7, #6]
 800b522:	2300      	movs	r3, #0
 800b524:	9303      	str	r3, [sp, #12]
 800b526:	69fb      	ldr	r3, [r7, #28]
 800b528:	9302      	str	r3, [sp, #8]
 800b52a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b52c:	9301      	str	r3, [sp, #4]
 800b52e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b530:	9300      	str	r3, [sp, #0]
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	68b9      	ldr	r1, [r7, #8]
 800b536:	68f8      	ldr	r0, [r7, #12]
 800b538:	f000 f80e 	bl	800b558 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b53c:	69f8      	ldr	r0, [r7, #28]
 800b53e:	f000 f89b 	bl	800b678 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b542:	2301      	movs	r3, #1
 800b544:	61bb      	str	r3, [r7, #24]
 800b546:	e002      	b.n	800b54e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b548:	f04f 33ff 	mov.w	r3, #4294967295
 800b54c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b54e:	69bb      	ldr	r3, [r7, #24]
	}
 800b550:	4618      	mov	r0, r3
 800b552:	3720      	adds	r7, #32
 800b554:	46bd      	mov	sp, r7
 800b556:	bd80      	pop	{r7, pc}

0800b558 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b088      	sub	sp, #32
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	60f8      	str	r0, [r7, #12]
 800b560:	60b9      	str	r1, [r7, #8]
 800b562:	607a      	str	r2, [r7, #4]
 800b564:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b568:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	009b      	lsls	r3, r3, #2
 800b56e:	461a      	mov	r2, r3
 800b570:	21a5      	movs	r1, #165	; 0xa5
 800b572:	f002 fc2b 	bl	800ddcc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b578:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b580:	3b01      	subs	r3, #1
 800b582:	009b      	lsls	r3, r3, #2
 800b584:	4413      	add	r3, r2
 800b586:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b588:	69bb      	ldr	r3, [r7, #24]
 800b58a:	f023 0307 	bic.w	r3, r3, #7
 800b58e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b590:	69bb      	ldr	r3, [r7, #24]
 800b592:	f003 0307 	and.w	r3, r3, #7
 800b596:	2b00      	cmp	r3, #0
 800b598:	d00a      	beq.n	800b5b0 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b59a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b59e:	f383 8811 	msr	BASEPRI, r3
 800b5a2:	f3bf 8f6f 	isb	sy
 800b5a6:	f3bf 8f4f 	dsb	sy
 800b5aa:	617b      	str	r3, [r7, #20]
}
 800b5ac:	bf00      	nop
 800b5ae:	e7fe      	b.n	800b5ae <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d01f      	beq.n	800b5f6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	61fb      	str	r3, [r7, #28]
 800b5ba:	e012      	b.n	800b5e2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b5bc:	68ba      	ldr	r2, [r7, #8]
 800b5be:	69fb      	ldr	r3, [r7, #28]
 800b5c0:	4413      	add	r3, r2
 800b5c2:	7819      	ldrb	r1, [r3, #0]
 800b5c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b5c6:	69fb      	ldr	r3, [r7, #28]
 800b5c8:	4413      	add	r3, r2
 800b5ca:	3334      	adds	r3, #52	; 0x34
 800b5cc:	460a      	mov	r2, r1
 800b5ce:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b5d0:	68ba      	ldr	r2, [r7, #8]
 800b5d2:	69fb      	ldr	r3, [r7, #28]
 800b5d4:	4413      	add	r3, r2
 800b5d6:	781b      	ldrb	r3, [r3, #0]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d006      	beq.n	800b5ea <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b5dc:	69fb      	ldr	r3, [r7, #28]
 800b5de:	3301      	adds	r3, #1
 800b5e0:	61fb      	str	r3, [r7, #28]
 800b5e2:	69fb      	ldr	r3, [r7, #28]
 800b5e4:	2b1d      	cmp	r3, #29
 800b5e6:	d9e9      	bls.n	800b5bc <prvInitialiseNewTask+0x64>
 800b5e8:	e000      	b.n	800b5ec <prvInitialiseNewTask+0x94>
			{
				break;
 800b5ea:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b5ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800b5f4:	e003      	b.n	800b5fe <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b5f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5f8:	2200      	movs	r2, #0
 800b5fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b5fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b600:	2b37      	cmp	r3, #55	; 0x37
 800b602:	d901      	bls.n	800b608 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b604:	2337      	movs	r3, #55	; 0x37
 800b606:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b60a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b60c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b60e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b610:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b612:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 800b614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b616:	2200      	movs	r2, #0
 800b618:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b61a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b61c:	3304      	adds	r3, #4
 800b61e:	4618      	mov	r0, r3
 800b620:	f7ff f978 	bl	800a914 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b626:	3318      	adds	r3, #24
 800b628:	4618      	mov	r0, r3
 800b62a:	f7ff f973 	bl	800a914 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b62e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b630:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b632:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b636:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b63a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b63c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b63e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b640:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b642:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b646:	2200      	movs	r2, #0
 800b648:	665a      	str	r2, [r3, #100]	; 0x64
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b64a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b64c:	2200      	movs	r2, #0
 800b64e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b652:	683a      	ldr	r2, [r7, #0]
 800b654:	68f9      	ldr	r1, [r7, #12]
 800b656:	69b8      	ldr	r0, [r7, #24]
 800b658:	f001 fa2e 	bl	800cab8 <pxPortInitialiseStack>
 800b65c:	4602      	mov	r2, r0
 800b65e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b660:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b664:	2b00      	cmp	r3, #0
 800b666:	d002      	beq.n	800b66e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b66a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b66c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b66e:	bf00      	nop
 800b670:	3720      	adds	r7, #32
 800b672:	46bd      	mov	sp, r7
 800b674:	bd80      	pop	{r7, pc}
	...

0800b678 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b082      	sub	sp, #8
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b680:	f001 fb48 	bl	800cd14 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b684:	4b2d      	ldr	r3, [pc, #180]	; (800b73c <prvAddNewTaskToReadyList+0xc4>)
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	3301      	adds	r3, #1
 800b68a:	4a2c      	ldr	r2, [pc, #176]	; (800b73c <prvAddNewTaskToReadyList+0xc4>)
 800b68c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b68e:	4b2c      	ldr	r3, [pc, #176]	; (800b740 <prvAddNewTaskToReadyList+0xc8>)
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d109      	bne.n	800b6aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b696:	4a2a      	ldr	r2, [pc, #168]	; (800b740 <prvAddNewTaskToReadyList+0xc8>)
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b69c:	4b27      	ldr	r3, [pc, #156]	; (800b73c <prvAddNewTaskToReadyList+0xc4>)
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	2b01      	cmp	r3, #1
 800b6a2:	d110      	bne.n	800b6c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b6a4:	f000 fd1c 	bl	800c0e0 <prvInitialiseTaskLists>
 800b6a8:	e00d      	b.n	800b6c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b6aa:	4b26      	ldr	r3, [pc, #152]	; (800b744 <prvAddNewTaskToReadyList+0xcc>)
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d109      	bne.n	800b6c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b6b2:	4b23      	ldr	r3, [pc, #140]	; (800b740 <prvAddNewTaskToReadyList+0xc8>)
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6bc:	429a      	cmp	r2, r3
 800b6be:	d802      	bhi.n	800b6c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b6c0:	4a1f      	ldr	r2, [pc, #124]	; (800b740 <prvAddNewTaskToReadyList+0xc8>)
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b6c6:	4b20      	ldr	r3, [pc, #128]	; (800b748 <prvAddNewTaskToReadyList+0xd0>)
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	3301      	adds	r3, #1
 800b6cc:	4a1e      	ldr	r2, [pc, #120]	; (800b748 <prvAddNewTaskToReadyList+0xd0>)
 800b6ce:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b6d0:	4b1d      	ldr	r3, [pc, #116]	; (800b748 <prvAddNewTaskToReadyList+0xd0>)
 800b6d2:	681a      	ldr	r2, [r3, #0]
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6dc:	4b1b      	ldr	r3, [pc, #108]	; (800b74c <prvAddNewTaskToReadyList+0xd4>)
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	429a      	cmp	r2, r3
 800b6e2:	d903      	bls.n	800b6ec <prvAddNewTaskToReadyList+0x74>
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6e8:	4a18      	ldr	r2, [pc, #96]	; (800b74c <prvAddNewTaskToReadyList+0xd4>)
 800b6ea:	6013      	str	r3, [r2, #0]
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6f0:	4613      	mov	r3, r2
 800b6f2:	009b      	lsls	r3, r3, #2
 800b6f4:	4413      	add	r3, r2
 800b6f6:	009b      	lsls	r3, r3, #2
 800b6f8:	4a15      	ldr	r2, [pc, #84]	; (800b750 <prvAddNewTaskToReadyList+0xd8>)
 800b6fa:	441a      	add	r2, r3
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	3304      	adds	r3, #4
 800b700:	4619      	mov	r1, r3
 800b702:	4610      	mov	r0, r2
 800b704:	f7ff f913 	bl	800a92e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b708:	f001 fb34 	bl	800cd74 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b70c:	4b0d      	ldr	r3, [pc, #52]	; (800b744 <prvAddNewTaskToReadyList+0xcc>)
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d00e      	beq.n	800b732 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b714:	4b0a      	ldr	r3, [pc, #40]	; (800b740 <prvAddNewTaskToReadyList+0xc8>)
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b71e:	429a      	cmp	r2, r3
 800b720:	d207      	bcs.n	800b732 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b722:	4b0c      	ldr	r3, [pc, #48]	; (800b754 <prvAddNewTaskToReadyList+0xdc>)
 800b724:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b728:	601a      	str	r2, [r3, #0]
 800b72a:	f3bf 8f4f 	dsb	sy
 800b72e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b732:	bf00      	nop
 800b734:	3708      	adds	r7, #8
 800b736:	46bd      	mov	sp, r7
 800b738:	bd80      	pop	{r7, pc}
 800b73a:	bf00      	nop
 800b73c:	20001484 	.word	0x20001484
 800b740:	20000fb0 	.word	0x20000fb0
 800b744:	20001490 	.word	0x20001490
 800b748:	200014a0 	.word	0x200014a0
 800b74c:	2000148c 	.word	0x2000148c
 800b750:	20000fb4 	.word	0x20000fb4
 800b754:	e000ed04 	.word	0xe000ed04

0800b758 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b084      	sub	sp, #16
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b760:	2300      	movs	r3, #0
 800b762:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d017      	beq.n	800b79a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b76a:	4b13      	ldr	r3, [pc, #76]	; (800b7b8 <vTaskDelay+0x60>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d00a      	beq.n	800b788 <vTaskDelay+0x30>
	__asm volatile
 800b772:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b776:	f383 8811 	msr	BASEPRI, r3
 800b77a:	f3bf 8f6f 	isb	sy
 800b77e:	f3bf 8f4f 	dsb	sy
 800b782:	60bb      	str	r3, [r7, #8]
}
 800b784:	bf00      	nop
 800b786:	e7fe      	b.n	800b786 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b788:	f000 f986 	bl	800ba98 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b78c:	2100      	movs	r1, #0
 800b78e:	6878      	ldr	r0, [r7, #4]
 800b790:	f000 fdf0 	bl	800c374 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b794:	f000 f98e 	bl	800bab4 <xTaskResumeAll>
 800b798:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d107      	bne.n	800b7b0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b7a0:	4b06      	ldr	r3, [pc, #24]	; (800b7bc <vTaskDelay+0x64>)
 800b7a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b7a6:	601a      	str	r2, [r3, #0]
 800b7a8:	f3bf 8f4f 	dsb	sy
 800b7ac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b7b0:	bf00      	nop
 800b7b2:	3710      	adds	r7, #16
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	bd80      	pop	{r7, pc}
 800b7b8:	200014ac 	.word	0x200014ac
 800b7bc:	e000ed04 	.word	0xe000ed04

0800b7c0 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b084      	sub	sp, #16
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800b7c8:	f001 faa4 	bl	800cd14 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d102      	bne.n	800b7d8 <vTaskSuspend+0x18>
 800b7d2:	4b30      	ldr	r3, [pc, #192]	; (800b894 <vTaskSuspend+0xd4>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	e000      	b.n	800b7da <vTaskSuspend+0x1a>
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	3304      	adds	r3, #4
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	f7ff f901 	bl	800a9e8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d004      	beq.n	800b7f8 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	3318      	adds	r3, #24
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	f7ff f8f8 	bl	800a9e8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	3304      	adds	r3, #4
 800b7fc:	4619      	mov	r1, r3
 800b7fe:	4826      	ldr	r0, [pc, #152]	; (800b898 <vTaskSuspend+0xd8>)
 800b800:	f7ff f895 	bl	800a92e <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800b80a:	b2db      	uxtb	r3, r3
 800b80c:	2b01      	cmp	r3, #1
 800b80e:	d103      	bne.n	800b818 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	2200      	movs	r2, #0
 800b814:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800b818:	f001 faac 	bl	800cd74 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800b81c:	4b1f      	ldr	r3, [pc, #124]	; (800b89c <vTaskSuspend+0xdc>)
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d005      	beq.n	800b830 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800b824:	f001 fa76 	bl	800cd14 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800b828:	f000 fcf8 	bl	800c21c <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800b82c:	f001 faa2 	bl	800cd74 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800b830:	4b18      	ldr	r3, [pc, #96]	; (800b894 <vTaskSuspend+0xd4>)
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	68fa      	ldr	r2, [r7, #12]
 800b836:	429a      	cmp	r2, r3
 800b838:	d127      	bne.n	800b88a <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 800b83a:	4b18      	ldr	r3, [pc, #96]	; (800b89c <vTaskSuspend+0xdc>)
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d017      	beq.n	800b872 <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800b842:	4b17      	ldr	r3, [pc, #92]	; (800b8a0 <vTaskSuspend+0xe0>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d00a      	beq.n	800b860 <vTaskSuspend+0xa0>
	__asm volatile
 800b84a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b84e:	f383 8811 	msr	BASEPRI, r3
 800b852:	f3bf 8f6f 	isb	sy
 800b856:	f3bf 8f4f 	dsb	sy
 800b85a:	60bb      	str	r3, [r7, #8]
}
 800b85c:	bf00      	nop
 800b85e:	e7fe      	b.n	800b85e <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 800b860:	4b10      	ldr	r3, [pc, #64]	; (800b8a4 <vTaskSuspend+0xe4>)
 800b862:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b866:	601a      	str	r2, [r3, #0]
 800b868:	f3bf 8f4f 	dsb	sy
 800b86c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b870:	e00b      	b.n	800b88a <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800b872:	4b09      	ldr	r3, [pc, #36]	; (800b898 <vTaskSuspend+0xd8>)
 800b874:	681a      	ldr	r2, [r3, #0]
 800b876:	4b0c      	ldr	r3, [pc, #48]	; (800b8a8 <vTaskSuspend+0xe8>)
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	429a      	cmp	r2, r3
 800b87c:	d103      	bne.n	800b886 <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 800b87e:	4b05      	ldr	r3, [pc, #20]	; (800b894 <vTaskSuspend+0xd4>)
 800b880:	2200      	movs	r2, #0
 800b882:	601a      	str	r2, [r3, #0]
	}
 800b884:	e001      	b.n	800b88a <vTaskSuspend+0xca>
					vTaskSwitchContext();
 800b886:	f000 fa7d 	bl	800bd84 <vTaskSwitchContext>
	}
 800b88a:	bf00      	nop
 800b88c:	3710      	adds	r7, #16
 800b88e:	46bd      	mov	sp, r7
 800b890:	bd80      	pop	{r7, pc}
 800b892:	bf00      	nop
 800b894:	20000fb0 	.word	0x20000fb0
 800b898:	20001470 	.word	0x20001470
 800b89c:	20001490 	.word	0x20001490
 800b8a0:	200014ac 	.word	0x200014ac
 800b8a4:	e000ed04 	.word	0xe000ed04
 800b8a8:	20001484 	.word	0x20001484

0800b8ac <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800b8ac:	b480      	push	{r7}
 800b8ae:	b087      	sub	sp, #28
 800b8b0:	af00      	add	r7, sp, #0
 800b8b2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d10a      	bne.n	800b8d8 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800b8c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8c6:	f383 8811 	msr	BASEPRI, r3
 800b8ca:	f3bf 8f6f 	isb	sy
 800b8ce:	f3bf 8f4f 	dsb	sy
 800b8d2:	60fb      	str	r3, [r7, #12]
}
 800b8d4:	bf00      	nop
 800b8d6:	e7fe      	b.n	800b8d6 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b8d8:	693b      	ldr	r3, [r7, #16]
 800b8da:	695b      	ldr	r3, [r3, #20]
 800b8dc:	4a0a      	ldr	r2, [pc, #40]	; (800b908 <prvTaskIsTaskSuspended+0x5c>)
 800b8de:	4293      	cmp	r3, r2
 800b8e0:	d10a      	bne.n	800b8f8 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800b8e2:	693b      	ldr	r3, [r7, #16]
 800b8e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8e6:	4a09      	ldr	r2, [pc, #36]	; (800b90c <prvTaskIsTaskSuspended+0x60>)
 800b8e8:	4293      	cmp	r3, r2
 800b8ea:	d005      	beq.n	800b8f8 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800b8ec:	693b      	ldr	r3, [r7, #16]
 800b8ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d101      	bne.n	800b8f8 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 800b8f4:	2301      	movs	r3, #1
 800b8f6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b8f8:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	371c      	adds	r7, #28
 800b8fe:	46bd      	mov	sp, r7
 800b900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b904:	4770      	bx	lr
 800b906:	bf00      	nop
 800b908:	20001470 	.word	0x20001470
 800b90c:	20001444 	.word	0x20001444

0800b910 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800b910:	b580      	push	{r7, lr}
 800b912:	b084      	sub	sp, #16
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d10a      	bne.n	800b938 <vTaskResume+0x28>
	__asm volatile
 800b922:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b926:	f383 8811 	msr	BASEPRI, r3
 800b92a:	f3bf 8f6f 	isb	sy
 800b92e:	f3bf 8f4f 	dsb	sy
 800b932:	60bb      	str	r3, [r7, #8]
}
 800b934:	bf00      	nop
 800b936:	e7fe      	b.n	800b936 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800b938:	4b20      	ldr	r3, [pc, #128]	; (800b9bc <vTaskResume+0xac>)
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	68fa      	ldr	r2, [r7, #12]
 800b93e:	429a      	cmp	r2, r3
 800b940:	d038      	beq.n	800b9b4 <vTaskResume+0xa4>
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d035      	beq.n	800b9b4 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 800b948:	f001 f9e4 	bl	800cd14 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800b94c:	68f8      	ldr	r0, [r7, #12]
 800b94e:	f7ff ffad 	bl	800b8ac <prvTaskIsTaskSuspended>
 800b952:	4603      	mov	r3, r0
 800b954:	2b00      	cmp	r3, #0
 800b956:	d02b      	beq.n	800b9b0 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	3304      	adds	r3, #4
 800b95c:	4618      	mov	r0, r3
 800b95e:	f7ff f843 	bl	800a9e8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b966:	4b16      	ldr	r3, [pc, #88]	; (800b9c0 <vTaskResume+0xb0>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	429a      	cmp	r2, r3
 800b96c:	d903      	bls.n	800b976 <vTaskResume+0x66>
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b972:	4a13      	ldr	r2, [pc, #76]	; (800b9c0 <vTaskResume+0xb0>)
 800b974:	6013      	str	r3, [r2, #0]
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b97a:	4613      	mov	r3, r2
 800b97c:	009b      	lsls	r3, r3, #2
 800b97e:	4413      	add	r3, r2
 800b980:	009b      	lsls	r3, r3, #2
 800b982:	4a10      	ldr	r2, [pc, #64]	; (800b9c4 <vTaskResume+0xb4>)
 800b984:	441a      	add	r2, r3
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	3304      	adds	r3, #4
 800b98a:	4619      	mov	r1, r3
 800b98c:	4610      	mov	r0, r2
 800b98e:	f7fe ffce 	bl	800a92e <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b996:	4b09      	ldr	r3, [pc, #36]	; (800b9bc <vTaskResume+0xac>)
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b99c:	429a      	cmp	r2, r3
 800b99e:	d307      	bcc.n	800b9b0 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800b9a0:	4b09      	ldr	r3, [pc, #36]	; (800b9c8 <vTaskResume+0xb8>)
 800b9a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9a6:	601a      	str	r2, [r3, #0]
 800b9a8:	f3bf 8f4f 	dsb	sy
 800b9ac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800b9b0:	f001 f9e0 	bl	800cd74 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b9b4:	bf00      	nop
 800b9b6:	3710      	adds	r7, #16
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	bd80      	pop	{r7, pc}
 800b9bc:	20000fb0 	.word	0x20000fb0
 800b9c0:	2000148c 	.word	0x2000148c
 800b9c4:	20000fb4 	.word	0x20000fb4
 800b9c8:	e000ed04 	.word	0xe000ed04

0800b9cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b08a      	sub	sp, #40	; 0x28
 800b9d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b9da:	463a      	mov	r2, r7
 800b9dc:	1d39      	adds	r1, r7, #4
 800b9de:	f107 0308 	add.w	r3, r7, #8
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	f7fe ff42 	bl	800a86c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b9e8:	6839      	ldr	r1, [r7, #0]
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	68ba      	ldr	r2, [r7, #8]
 800b9ee:	9202      	str	r2, [sp, #8]
 800b9f0:	9301      	str	r3, [sp, #4]
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	9300      	str	r3, [sp, #0]
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	460a      	mov	r2, r1
 800b9fa:	4921      	ldr	r1, [pc, #132]	; (800ba80 <vTaskStartScheduler+0xb4>)
 800b9fc:	4821      	ldr	r0, [pc, #132]	; (800ba84 <vTaskStartScheduler+0xb8>)
 800b9fe:	f7ff fd09 	bl	800b414 <xTaskCreateStatic>
 800ba02:	4603      	mov	r3, r0
 800ba04:	4a20      	ldr	r2, [pc, #128]	; (800ba88 <vTaskStartScheduler+0xbc>)
 800ba06:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ba08:	4b1f      	ldr	r3, [pc, #124]	; (800ba88 <vTaskStartScheduler+0xbc>)
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d002      	beq.n	800ba16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ba10:	2301      	movs	r3, #1
 800ba12:	617b      	str	r3, [r7, #20]
 800ba14:	e001      	b.n	800ba1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ba16:	2300      	movs	r3, #0
 800ba18:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ba1a:	697b      	ldr	r3, [r7, #20]
 800ba1c:	2b01      	cmp	r3, #1
 800ba1e:	d102      	bne.n	800ba26 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ba20:	f000 fcfc 	bl	800c41c <xTimerCreateTimerTask>
 800ba24:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ba26:	697b      	ldr	r3, [r7, #20]
 800ba28:	2b01      	cmp	r3, #1
 800ba2a:	d116      	bne.n	800ba5a <vTaskStartScheduler+0x8e>
	__asm volatile
 800ba2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba30:	f383 8811 	msr	BASEPRI, r3
 800ba34:	f3bf 8f6f 	isb	sy
 800ba38:	f3bf 8f4f 	dsb	sy
 800ba3c:	613b      	str	r3, [r7, #16]
}
 800ba3e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ba40:	4b12      	ldr	r3, [pc, #72]	; (800ba8c <vTaskStartScheduler+0xc0>)
 800ba42:	f04f 32ff 	mov.w	r2, #4294967295
 800ba46:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ba48:	4b11      	ldr	r3, [pc, #68]	; (800ba90 <vTaskStartScheduler+0xc4>)
 800ba4a:	2201      	movs	r2, #1
 800ba4c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ba4e:	4b11      	ldr	r3, [pc, #68]	; (800ba94 <vTaskStartScheduler+0xc8>)
 800ba50:	2200      	movs	r2, #0
 800ba52:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ba54:	f001 f8bc 	bl	800cbd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ba58:	e00e      	b.n	800ba78 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ba5a:	697b      	ldr	r3, [r7, #20]
 800ba5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba60:	d10a      	bne.n	800ba78 <vTaskStartScheduler+0xac>
	__asm volatile
 800ba62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba66:	f383 8811 	msr	BASEPRI, r3
 800ba6a:	f3bf 8f6f 	isb	sy
 800ba6e:	f3bf 8f4f 	dsb	sy
 800ba72:	60fb      	str	r3, [r7, #12]
}
 800ba74:	bf00      	nop
 800ba76:	e7fe      	b.n	800ba76 <vTaskStartScheduler+0xaa>
}
 800ba78:	bf00      	nop
 800ba7a:	3718      	adds	r7, #24
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	bd80      	pop	{r7, pc}
 800ba80:	0800ea18 	.word	0x0800ea18
 800ba84:	0800c0b1 	.word	0x0800c0b1
 800ba88:	200014a8 	.word	0x200014a8
 800ba8c:	200014a4 	.word	0x200014a4
 800ba90:	20001490 	.word	0x20001490
 800ba94:	20001488 	.word	0x20001488

0800ba98 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ba98:	b480      	push	{r7}
 800ba9a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ba9c:	4b04      	ldr	r3, [pc, #16]	; (800bab0 <vTaskSuspendAll+0x18>)
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	3301      	adds	r3, #1
 800baa2:	4a03      	ldr	r2, [pc, #12]	; (800bab0 <vTaskSuspendAll+0x18>)
 800baa4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800baa6:	bf00      	nop
 800baa8:	46bd      	mov	sp, r7
 800baaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baae:	4770      	bx	lr
 800bab0:	200014ac 	.word	0x200014ac

0800bab4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b084      	sub	sp, #16
 800bab8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800baba:	2300      	movs	r3, #0
 800babc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800babe:	2300      	movs	r3, #0
 800bac0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bac2:	4b42      	ldr	r3, [pc, #264]	; (800bbcc <xTaskResumeAll+0x118>)
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d10a      	bne.n	800bae0 <xTaskResumeAll+0x2c>
	__asm volatile
 800baca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bace:	f383 8811 	msr	BASEPRI, r3
 800bad2:	f3bf 8f6f 	isb	sy
 800bad6:	f3bf 8f4f 	dsb	sy
 800bada:	603b      	str	r3, [r7, #0]
}
 800badc:	bf00      	nop
 800bade:	e7fe      	b.n	800bade <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bae0:	f001 f918 	bl	800cd14 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bae4:	4b39      	ldr	r3, [pc, #228]	; (800bbcc <xTaskResumeAll+0x118>)
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	3b01      	subs	r3, #1
 800baea:	4a38      	ldr	r2, [pc, #224]	; (800bbcc <xTaskResumeAll+0x118>)
 800baec:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800baee:	4b37      	ldr	r3, [pc, #220]	; (800bbcc <xTaskResumeAll+0x118>)
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d162      	bne.n	800bbbc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800baf6:	4b36      	ldr	r3, [pc, #216]	; (800bbd0 <xTaskResumeAll+0x11c>)
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d05e      	beq.n	800bbbc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bafe:	e02f      	b.n	800bb60 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb00:	4b34      	ldr	r3, [pc, #208]	; (800bbd4 <xTaskResumeAll+0x120>)
 800bb02:	68db      	ldr	r3, [r3, #12]
 800bb04:	68db      	ldr	r3, [r3, #12]
 800bb06:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	3318      	adds	r3, #24
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	f7fe ff6b 	bl	800a9e8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	3304      	adds	r3, #4
 800bb16:	4618      	mov	r0, r3
 800bb18:	f7fe ff66 	bl	800a9e8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb20:	4b2d      	ldr	r3, [pc, #180]	; (800bbd8 <xTaskResumeAll+0x124>)
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	429a      	cmp	r2, r3
 800bb26:	d903      	bls.n	800bb30 <xTaskResumeAll+0x7c>
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb2c:	4a2a      	ldr	r2, [pc, #168]	; (800bbd8 <xTaskResumeAll+0x124>)
 800bb2e:	6013      	str	r3, [r2, #0]
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb34:	4613      	mov	r3, r2
 800bb36:	009b      	lsls	r3, r3, #2
 800bb38:	4413      	add	r3, r2
 800bb3a:	009b      	lsls	r3, r3, #2
 800bb3c:	4a27      	ldr	r2, [pc, #156]	; (800bbdc <xTaskResumeAll+0x128>)
 800bb3e:	441a      	add	r2, r3
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	3304      	adds	r3, #4
 800bb44:	4619      	mov	r1, r3
 800bb46:	4610      	mov	r0, r2
 800bb48:	f7fe fef1 	bl	800a92e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb50:	4b23      	ldr	r3, [pc, #140]	; (800bbe0 <xTaskResumeAll+0x12c>)
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb56:	429a      	cmp	r2, r3
 800bb58:	d302      	bcc.n	800bb60 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800bb5a:	4b22      	ldr	r3, [pc, #136]	; (800bbe4 <xTaskResumeAll+0x130>)
 800bb5c:	2201      	movs	r2, #1
 800bb5e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bb60:	4b1c      	ldr	r3, [pc, #112]	; (800bbd4 <xTaskResumeAll+0x120>)
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d1cb      	bne.n	800bb00 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d001      	beq.n	800bb72 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bb6e:	f000 fb55 	bl	800c21c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bb72:	4b1d      	ldr	r3, [pc, #116]	; (800bbe8 <xTaskResumeAll+0x134>)
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d010      	beq.n	800bba0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bb7e:	f000 f847 	bl	800bc10 <xTaskIncrementTick>
 800bb82:	4603      	mov	r3, r0
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d002      	beq.n	800bb8e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800bb88:	4b16      	ldr	r3, [pc, #88]	; (800bbe4 <xTaskResumeAll+0x130>)
 800bb8a:	2201      	movs	r2, #1
 800bb8c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	3b01      	subs	r3, #1
 800bb92:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d1f1      	bne.n	800bb7e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800bb9a:	4b13      	ldr	r3, [pc, #76]	; (800bbe8 <xTaskResumeAll+0x134>)
 800bb9c:	2200      	movs	r2, #0
 800bb9e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bba0:	4b10      	ldr	r3, [pc, #64]	; (800bbe4 <xTaskResumeAll+0x130>)
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d009      	beq.n	800bbbc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bba8:	2301      	movs	r3, #1
 800bbaa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bbac:	4b0f      	ldr	r3, [pc, #60]	; (800bbec <xTaskResumeAll+0x138>)
 800bbae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bbb2:	601a      	str	r2, [r3, #0]
 800bbb4:	f3bf 8f4f 	dsb	sy
 800bbb8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bbbc:	f001 f8da 	bl	800cd74 <vPortExitCritical>

	return xAlreadyYielded;
 800bbc0:	68bb      	ldr	r3, [r7, #8]
}
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	3710      	adds	r7, #16
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}
 800bbca:	bf00      	nop
 800bbcc:	200014ac 	.word	0x200014ac
 800bbd0:	20001484 	.word	0x20001484
 800bbd4:	20001444 	.word	0x20001444
 800bbd8:	2000148c 	.word	0x2000148c
 800bbdc:	20000fb4 	.word	0x20000fb4
 800bbe0:	20000fb0 	.word	0x20000fb0
 800bbe4:	20001498 	.word	0x20001498
 800bbe8:	20001494 	.word	0x20001494
 800bbec:	e000ed04 	.word	0xe000ed04

0800bbf0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bbf0:	b480      	push	{r7}
 800bbf2:	b083      	sub	sp, #12
 800bbf4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bbf6:	4b05      	ldr	r3, [pc, #20]	; (800bc0c <xTaskGetTickCount+0x1c>)
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bbfc:	687b      	ldr	r3, [r7, #4]
}
 800bbfe:	4618      	mov	r0, r3
 800bc00:	370c      	adds	r7, #12
 800bc02:	46bd      	mov	sp, r7
 800bc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc08:	4770      	bx	lr
 800bc0a:	bf00      	nop
 800bc0c:	20001488 	.word	0x20001488

0800bc10 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	b086      	sub	sp, #24
 800bc14:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bc16:	2300      	movs	r3, #0
 800bc18:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bc1a:	4b4f      	ldr	r3, [pc, #316]	; (800bd58 <xTaskIncrementTick+0x148>)
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	f040 808f 	bne.w	800bd42 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bc24:	4b4d      	ldr	r3, [pc, #308]	; (800bd5c <xTaskIncrementTick+0x14c>)
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	3301      	adds	r3, #1
 800bc2a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bc2c:	4a4b      	ldr	r2, [pc, #300]	; (800bd5c <xTaskIncrementTick+0x14c>)
 800bc2e:	693b      	ldr	r3, [r7, #16]
 800bc30:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bc32:	693b      	ldr	r3, [r7, #16]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d120      	bne.n	800bc7a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800bc38:	4b49      	ldr	r3, [pc, #292]	; (800bd60 <xTaskIncrementTick+0x150>)
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d00a      	beq.n	800bc58 <xTaskIncrementTick+0x48>
	__asm volatile
 800bc42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc46:	f383 8811 	msr	BASEPRI, r3
 800bc4a:	f3bf 8f6f 	isb	sy
 800bc4e:	f3bf 8f4f 	dsb	sy
 800bc52:	603b      	str	r3, [r7, #0]
}
 800bc54:	bf00      	nop
 800bc56:	e7fe      	b.n	800bc56 <xTaskIncrementTick+0x46>
 800bc58:	4b41      	ldr	r3, [pc, #260]	; (800bd60 <xTaskIncrementTick+0x150>)
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	60fb      	str	r3, [r7, #12]
 800bc5e:	4b41      	ldr	r3, [pc, #260]	; (800bd64 <xTaskIncrementTick+0x154>)
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	4a3f      	ldr	r2, [pc, #252]	; (800bd60 <xTaskIncrementTick+0x150>)
 800bc64:	6013      	str	r3, [r2, #0]
 800bc66:	4a3f      	ldr	r2, [pc, #252]	; (800bd64 <xTaskIncrementTick+0x154>)
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	6013      	str	r3, [r2, #0]
 800bc6c:	4b3e      	ldr	r3, [pc, #248]	; (800bd68 <xTaskIncrementTick+0x158>)
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	3301      	adds	r3, #1
 800bc72:	4a3d      	ldr	r2, [pc, #244]	; (800bd68 <xTaskIncrementTick+0x158>)
 800bc74:	6013      	str	r3, [r2, #0]
 800bc76:	f000 fad1 	bl	800c21c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bc7a:	4b3c      	ldr	r3, [pc, #240]	; (800bd6c <xTaskIncrementTick+0x15c>)
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	693a      	ldr	r2, [r7, #16]
 800bc80:	429a      	cmp	r2, r3
 800bc82:	d349      	bcc.n	800bd18 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bc84:	4b36      	ldr	r3, [pc, #216]	; (800bd60 <xTaskIncrementTick+0x150>)
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d104      	bne.n	800bc98 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bc8e:	4b37      	ldr	r3, [pc, #220]	; (800bd6c <xTaskIncrementTick+0x15c>)
 800bc90:	f04f 32ff 	mov.w	r2, #4294967295
 800bc94:	601a      	str	r2, [r3, #0]
					break;
 800bc96:	e03f      	b.n	800bd18 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc98:	4b31      	ldr	r3, [pc, #196]	; (800bd60 <xTaskIncrementTick+0x150>)
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	68db      	ldr	r3, [r3, #12]
 800bc9e:	68db      	ldr	r3, [r3, #12]
 800bca0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bca2:	68bb      	ldr	r3, [r7, #8]
 800bca4:	685b      	ldr	r3, [r3, #4]
 800bca6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bca8:	693a      	ldr	r2, [r7, #16]
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	429a      	cmp	r2, r3
 800bcae:	d203      	bcs.n	800bcb8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bcb0:	4a2e      	ldr	r2, [pc, #184]	; (800bd6c <xTaskIncrementTick+0x15c>)
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bcb6:	e02f      	b.n	800bd18 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bcb8:	68bb      	ldr	r3, [r7, #8]
 800bcba:	3304      	adds	r3, #4
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	f7fe fe93 	bl	800a9e8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bcc2:	68bb      	ldr	r3, [r7, #8]
 800bcc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d004      	beq.n	800bcd4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bcca:	68bb      	ldr	r3, [r7, #8]
 800bccc:	3318      	adds	r3, #24
 800bcce:	4618      	mov	r0, r3
 800bcd0:	f7fe fe8a 	bl	800a9e8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bcd4:	68bb      	ldr	r3, [r7, #8]
 800bcd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcd8:	4b25      	ldr	r3, [pc, #148]	; (800bd70 <xTaskIncrementTick+0x160>)
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	429a      	cmp	r2, r3
 800bcde:	d903      	bls.n	800bce8 <xTaskIncrementTick+0xd8>
 800bce0:	68bb      	ldr	r3, [r7, #8]
 800bce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bce4:	4a22      	ldr	r2, [pc, #136]	; (800bd70 <xTaskIncrementTick+0x160>)
 800bce6:	6013      	str	r3, [r2, #0]
 800bce8:	68bb      	ldr	r3, [r7, #8]
 800bcea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcec:	4613      	mov	r3, r2
 800bcee:	009b      	lsls	r3, r3, #2
 800bcf0:	4413      	add	r3, r2
 800bcf2:	009b      	lsls	r3, r3, #2
 800bcf4:	4a1f      	ldr	r2, [pc, #124]	; (800bd74 <xTaskIncrementTick+0x164>)
 800bcf6:	441a      	add	r2, r3
 800bcf8:	68bb      	ldr	r3, [r7, #8]
 800bcfa:	3304      	adds	r3, #4
 800bcfc:	4619      	mov	r1, r3
 800bcfe:	4610      	mov	r0, r2
 800bd00:	f7fe fe15 	bl	800a92e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bd04:	68bb      	ldr	r3, [r7, #8]
 800bd06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd08:	4b1b      	ldr	r3, [pc, #108]	; (800bd78 <xTaskIncrementTick+0x168>)
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd0e:	429a      	cmp	r2, r3
 800bd10:	d3b8      	bcc.n	800bc84 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800bd12:	2301      	movs	r3, #1
 800bd14:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bd16:	e7b5      	b.n	800bc84 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bd18:	4b17      	ldr	r3, [pc, #92]	; (800bd78 <xTaskIncrementTick+0x168>)
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd1e:	4915      	ldr	r1, [pc, #84]	; (800bd74 <xTaskIncrementTick+0x164>)
 800bd20:	4613      	mov	r3, r2
 800bd22:	009b      	lsls	r3, r3, #2
 800bd24:	4413      	add	r3, r2
 800bd26:	009b      	lsls	r3, r3, #2
 800bd28:	440b      	add	r3, r1
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	2b01      	cmp	r3, #1
 800bd2e:	d901      	bls.n	800bd34 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800bd30:	2301      	movs	r3, #1
 800bd32:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bd34:	4b11      	ldr	r3, [pc, #68]	; (800bd7c <xTaskIncrementTick+0x16c>)
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d007      	beq.n	800bd4c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800bd3c:	2301      	movs	r3, #1
 800bd3e:	617b      	str	r3, [r7, #20]
 800bd40:	e004      	b.n	800bd4c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bd42:	4b0f      	ldr	r3, [pc, #60]	; (800bd80 <xTaskIncrementTick+0x170>)
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	3301      	adds	r3, #1
 800bd48:	4a0d      	ldr	r2, [pc, #52]	; (800bd80 <xTaskIncrementTick+0x170>)
 800bd4a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bd4c:	697b      	ldr	r3, [r7, #20]
}
 800bd4e:	4618      	mov	r0, r3
 800bd50:	3718      	adds	r7, #24
 800bd52:	46bd      	mov	sp, r7
 800bd54:	bd80      	pop	{r7, pc}
 800bd56:	bf00      	nop
 800bd58:	200014ac 	.word	0x200014ac
 800bd5c:	20001488 	.word	0x20001488
 800bd60:	2000143c 	.word	0x2000143c
 800bd64:	20001440 	.word	0x20001440
 800bd68:	2000149c 	.word	0x2000149c
 800bd6c:	200014a4 	.word	0x200014a4
 800bd70:	2000148c 	.word	0x2000148c
 800bd74:	20000fb4 	.word	0x20000fb4
 800bd78:	20000fb0 	.word	0x20000fb0
 800bd7c:	20001498 	.word	0x20001498
 800bd80:	20001494 	.word	0x20001494

0800bd84 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bd84:	b480      	push	{r7}
 800bd86:	b085      	sub	sp, #20
 800bd88:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bd8a:	4b28      	ldr	r3, [pc, #160]	; (800be2c <vTaskSwitchContext+0xa8>)
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d003      	beq.n	800bd9a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bd92:	4b27      	ldr	r3, [pc, #156]	; (800be30 <vTaskSwitchContext+0xac>)
 800bd94:	2201      	movs	r2, #1
 800bd96:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bd98:	e041      	b.n	800be1e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800bd9a:	4b25      	ldr	r3, [pc, #148]	; (800be30 <vTaskSwitchContext+0xac>)
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bda0:	4b24      	ldr	r3, [pc, #144]	; (800be34 <vTaskSwitchContext+0xb0>)
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	60fb      	str	r3, [r7, #12]
 800bda6:	e010      	b.n	800bdca <vTaskSwitchContext+0x46>
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d10a      	bne.n	800bdc4 <vTaskSwitchContext+0x40>
	__asm volatile
 800bdae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdb2:	f383 8811 	msr	BASEPRI, r3
 800bdb6:	f3bf 8f6f 	isb	sy
 800bdba:	f3bf 8f4f 	dsb	sy
 800bdbe:	607b      	str	r3, [r7, #4]
}
 800bdc0:	bf00      	nop
 800bdc2:	e7fe      	b.n	800bdc2 <vTaskSwitchContext+0x3e>
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	3b01      	subs	r3, #1
 800bdc8:	60fb      	str	r3, [r7, #12]
 800bdca:	491b      	ldr	r1, [pc, #108]	; (800be38 <vTaskSwitchContext+0xb4>)
 800bdcc:	68fa      	ldr	r2, [r7, #12]
 800bdce:	4613      	mov	r3, r2
 800bdd0:	009b      	lsls	r3, r3, #2
 800bdd2:	4413      	add	r3, r2
 800bdd4:	009b      	lsls	r3, r3, #2
 800bdd6:	440b      	add	r3, r1
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d0e4      	beq.n	800bda8 <vTaskSwitchContext+0x24>
 800bdde:	68fa      	ldr	r2, [r7, #12]
 800bde0:	4613      	mov	r3, r2
 800bde2:	009b      	lsls	r3, r3, #2
 800bde4:	4413      	add	r3, r2
 800bde6:	009b      	lsls	r3, r3, #2
 800bde8:	4a13      	ldr	r2, [pc, #76]	; (800be38 <vTaskSwitchContext+0xb4>)
 800bdea:	4413      	add	r3, r2
 800bdec:	60bb      	str	r3, [r7, #8]
 800bdee:	68bb      	ldr	r3, [r7, #8]
 800bdf0:	685b      	ldr	r3, [r3, #4]
 800bdf2:	685a      	ldr	r2, [r3, #4]
 800bdf4:	68bb      	ldr	r3, [r7, #8]
 800bdf6:	605a      	str	r2, [r3, #4]
 800bdf8:	68bb      	ldr	r3, [r7, #8]
 800bdfa:	685a      	ldr	r2, [r3, #4]
 800bdfc:	68bb      	ldr	r3, [r7, #8]
 800bdfe:	3308      	adds	r3, #8
 800be00:	429a      	cmp	r2, r3
 800be02:	d104      	bne.n	800be0e <vTaskSwitchContext+0x8a>
 800be04:	68bb      	ldr	r3, [r7, #8]
 800be06:	685b      	ldr	r3, [r3, #4]
 800be08:	685a      	ldr	r2, [r3, #4]
 800be0a:	68bb      	ldr	r3, [r7, #8]
 800be0c:	605a      	str	r2, [r3, #4]
 800be0e:	68bb      	ldr	r3, [r7, #8]
 800be10:	685b      	ldr	r3, [r3, #4]
 800be12:	68db      	ldr	r3, [r3, #12]
 800be14:	4a09      	ldr	r2, [pc, #36]	; (800be3c <vTaskSwitchContext+0xb8>)
 800be16:	6013      	str	r3, [r2, #0]
 800be18:	4a06      	ldr	r2, [pc, #24]	; (800be34 <vTaskSwitchContext+0xb0>)
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	6013      	str	r3, [r2, #0]
}
 800be1e:	bf00      	nop
 800be20:	3714      	adds	r7, #20
 800be22:	46bd      	mov	sp, r7
 800be24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be28:	4770      	bx	lr
 800be2a:	bf00      	nop
 800be2c:	200014ac 	.word	0x200014ac
 800be30:	20001498 	.word	0x20001498
 800be34:	2000148c 	.word	0x2000148c
 800be38:	20000fb4 	.word	0x20000fb4
 800be3c:	20000fb0 	.word	0x20000fb0

0800be40 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800be40:	b580      	push	{r7, lr}
 800be42:	b084      	sub	sp, #16
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
 800be48:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d10a      	bne.n	800be66 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800be50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be54:	f383 8811 	msr	BASEPRI, r3
 800be58:	f3bf 8f6f 	isb	sy
 800be5c:	f3bf 8f4f 	dsb	sy
 800be60:	60fb      	str	r3, [r7, #12]
}
 800be62:	bf00      	nop
 800be64:	e7fe      	b.n	800be64 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800be66:	4b07      	ldr	r3, [pc, #28]	; (800be84 <vTaskPlaceOnEventList+0x44>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	3318      	adds	r3, #24
 800be6c:	4619      	mov	r1, r3
 800be6e:	6878      	ldr	r0, [r7, #4]
 800be70:	f7fe fd81 	bl	800a976 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800be74:	2101      	movs	r1, #1
 800be76:	6838      	ldr	r0, [r7, #0]
 800be78:	f000 fa7c 	bl	800c374 <prvAddCurrentTaskToDelayedList>
}
 800be7c:	bf00      	nop
 800be7e:	3710      	adds	r7, #16
 800be80:	46bd      	mov	sp, r7
 800be82:	bd80      	pop	{r7, pc}
 800be84:	20000fb0 	.word	0x20000fb0

0800be88 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b086      	sub	sp, #24
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	60f8      	str	r0, [r7, #12]
 800be90:	60b9      	str	r1, [r7, #8]
 800be92:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	2b00      	cmp	r3, #0
 800be98:	d10a      	bne.n	800beb0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800be9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be9e:	f383 8811 	msr	BASEPRI, r3
 800bea2:	f3bf 8f6f 	isb	sy
 800bea6:	f3bf 8f4f 	dsb	sy
 800beaa:	617b      	str	r3, [r7, #20]
}
 800beac:	bf00      	nop
 800beae:	e7fe      	b.n	800beae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800beb0:	4b0a      	ldr	r3, [pc, #40]	; (800bedc <vTaskPlaceOnEventListRestricted+0x54>)
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	3318      	adds	r3, #24
 800beb6:	4619      	mov	r1, r3
 800beb8:	68f8      	ldr	r0, [r7, #12]
 800beba:	f7fe fd38 	bl	800a92e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d002      	beq.n	800beca <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800bec4:	f04f 33ff 	mov.w	r3, #4294967295
 800bec8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800beca:	6879      	ldr	r1, [r7, #4]
 800becc:	68b8      	ldr	r0, [r7, #8]
 800bece:	f000 fa51 	bl	800c374 <prvAddCurrentTaskToDelayedList>
	}
 800bed2:	bf00      	nop
 800bed4:	3718      	adds	r7, #24
 800bed6:	46bd      	mov	sp, r7
 800bed8:	bd80      	pop	{r7, pc}
 800beda:	bf00      	nop
 800bedc:	20000fb0 	.word	0x20000fb0

0800bee0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b086      	sub	sp, #24
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	68db      	ldr	r3, [r3, #12]
 800beec:	68db      	ldr	r3, [r3, #12]
 800beee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bef0:	693b      	ldr	r3, [r7, #16]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d10a      	bne.n	800bf0c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800bef6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800befa:	f383 8811 	msr	BASEPRI, r3
 800befe:	f3bf 8f6f 	isb	sy
 800bf02:	f3bf 8f4f 	dsb	sy
 800bf06:	60fb      	str	r3, [r7, #12]
}
 800bf08:	bf00      	nop
 800bf0a:	e7fe      	b.n	800bf0a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bf0c:	693b      	ldr	r3, [r7, #16]
 800bf0e:	3318      	adds	r3, #24
 800bf10:	4618      	mov	r0, r3
 800bf12:	f7fe fd69 	bl	800a9e8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bf16:	4b1e      	ldr	r3, [pc, #120]	; (800bf90 <xTaskRemoveFromEventList+0xb0>)
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d11d      	bne.n	800bf5a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bf1e:	693b      	ldr	r3, [r7, #16]
 800bf20:	3304      	adds	r3, #4
 800bf22:	4618      	mov	r0, r3
 800bf24:	f7fe fd60 	bl	800a9e8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bf28:	693b      	ldr	r3, [r7, #16]
 800bf2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf2c:	4b19      	ldr	r3, [pc, #100]	; (800bf94 <xTaskRemoveFromEventList+0xb4>)
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	429a      	cmp	r2, r3
 800bf32:	d903      	bls.n	800bf3c <xTaskRemoveFromEventList+0x5c>
 800bf34:	693b      	ldr	r3, [r7, #16]
 800bf36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf38:	4a16      	ldr	r2, [pc, #88]	; (800bf94 <xTaskRemoveFromEventList+0xb4>)
 800bf3a:	6013      	str	r3, [r2, #0]
 800bf3c:	693b      	ldr	r3, [r7, #16]
 800bf3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf40:	4613      	mov	r3, r2
 800bf42:	009b      	lsls	r3, r3, #2
 800bf44:	4413      	add	r3, r2
 800bf46:	009b      	lsls	r3, r3, #2
 800bf48:	4a13      	ldr	r2, [pc, #76]	; (800bf98 <xTaskRemoveFromEventList+0xb8>)
 800bf4a:	441a      	add	r2, r3
 800bf4c:	693b      	ldr	r3, [r7, #16]
 800bf4e:	3304      	adds	r3, #4
 800bf50:	4619      	mov	r1, r3
 800bf52:	4610      	mov	r0, r2
 800bf54:	f7fe fceb 	bl	800a92e <vListInsertEnd>
 800bf58:	e005      	b.n	800bf66 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bf5a:	693b      	ldr	r3, [r7, #16]
 800bf5c:	3318      	adds	r3, #24
 800bf5e:	4619      	mov	r1, r3
 800bf60:	480e      	ldr	r0, [pc, #56]	; (800bf9c <xTaskRemoveFromEventList+0xbc>)
 800bf62:	f7fe fce4 	bl	800a92e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bf66:	693b      	ldr	r3, [r7, #16]
 800bf68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf6a:	4b0d      	ldr	r3, [pc, #52]	; (800bfa0 <xTaskRemoveFromEventList+0xc0>)
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf70:	429a      	cmp	r2, r3
 800bf72:	d905      	bls.n	800bf80 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bf74:	2301      	movs	r3, #1
 800bf76:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bf78:	4b0a      	ldr	r3, [pc, #40]	; (800bfa4 <xTaskRemoveFromEventList+0xc4>)
 800bf7a:	2201      	movs	r2, #1
 800bf7c:	601a      	str	r2, [r3, #0]
 800bf7e:	e001      	b.n	800bf84 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800bf80:	2300      	movs	r3, #0
 800bf82:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bf84:	697b      	ldr	r3, [r7, #20]
}
 800bf86:	4618      	mov	r0, r3
 800bf88:	3718      	adds	r7, #24
 800bf8a:	46bd      	mov	sp, r7
 800bf8c:	bd80      	pop	{r7, pc}
 800bf8e:	bf00      	nop
 800bf90:	200014ac 	.word	0x200014ac
 800bf94:	2000148c 	.word	0x2000148c
 800bf98:	20000fb4 	.word	0x20000fb4
 800bf9c:	20001444 	.word	0x20001444
 800bfa0:	20000fb0 	.word	0x20000fb0
 800bfa4:	20001498 	.word	0x20001498

0800bfa8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bfa8:	b480      	push	{r7}
 800bfaa:	b083      	sub	sp, #12
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bfb0:	4b06      	ldr	r3, [pc, #24]	; (800bfcc <vTaskInternalSetTimeOutState+0x24>)
 800bfb2:	681a      	ldr	r2, [r3, #0]
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bfb8:	4b05      	ldr	r3, [pc, #20]	; (800bfd0 <vTaskInternalSetTimeOutState+0x28>)
 800bfba:	681a      	ldr	r2, [r3, #0]
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	605a      	str	r2, [r3, #4]
}
 800bfc0:	bf00      	nop
 800bfc2:	370c      	adds	r7, #12
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfca:	4770      	bx	lr
 800bfcc:	2000149c 	.word	0x2000149c
 800bfd0:	20001488 	.word	0x20001488

0800bfd4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b088      	sub	sp, #32
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	6078      	str	r0, [r7, #4]
 800bfdc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d10a      	bne.n	800bffa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800bfe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfe8:	f383 8811 	msr	BASEPRI, r3
 800bfec:	f3bf 8f6f 	isb	sy
 800bff0:	f3bf 8f4f 	dsb	sy
 800bff4:	613b      	str	r3, [r7, #16]
}
 800bff6:	bf00      	nop
 800bff8:	e7fe      	b.n	800bff8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bffa:	683b      	ldr	r3, [r7, #0]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d10a      	bne.n	800c016 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c000:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c004:	f383 8811 	msr	BASEPRI, r3
 800c008:	f3bf 8f6f 	isb	sy
 800c00c:	f3bf 8f4f 	dsb	sy
 800c010:	60fb      	str	r3, [r7, #12]
}
 800c012:	bf00      	nop
 800c014:	e7fe      	b.n	800c014 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c016:	f000 fe7d 	bl	800cd14 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c01a:	4b1d      	ldr	r3, [pc, #116]	; (800c090 <xTaskCheckForTimeOut+0xbc>)
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	685b      	ldr	r3, [r3, #4]
 800c024:	69ba      	ldr	r2, [r7, #24]
 800c026:	1ad3      	subs	r3, r2, r3
 800c028:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c02a:	683b      	ldr	r3, [r7, #0]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c032:	d102      	bne.n	800c03a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c034:	2300      	movs	r3, #0
 800c036:	61fb      	str	r3, [r7, #28]
 800c038:	e023      	b.n	800c082 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681a      	ldr	r2, [r3, #0]
 800c03e:	4b15      	ldr	r3, [pc, #84]	; (800c094 <xTaskCheckForTimeOut+0xc0>)
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	429a      	cmp	r2, r3
 800c044:	d007      	beq.n	800c056 <xTaskCheckForTimeOut+0x82>
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	685b      	ldr	r3, [r3, #4]
 800c04a:	69ba      	ldr	r2, [r7, #24]
 800c04c:	429a      	cmp	r2, r3
 800c04e:	d302      	bcc.n	800c056 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c050:	2301      	movs	r3, #1
 800c052:	61fb      	str	r3, [r7, #28]
 800c054:	e015      	b.n	800c082 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c056:	683b      	ldr	r3, [r7, #0]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	697a      	ldr	r2, [r7, #20]
 800c05c:	429a      	cmp	r2, r3
 800c05e:	d20b      	bcs.n	800c078 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c060:	683b      	ldr	r3, [r7, #0]
 800c062:	681a      	ldr	r2, [r3, #0]
 800c064:	697b      	ldr	r3, [r7, #20]
 800c066:	1ad2      	subs	r2, r2, r3
 800c068:	683b      	ldr	r3, [r7, #0]
 800c06a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c06c:	6878      	ldr	r0, [r7, #4]
 800c06e:	f7ff ff9b 	bl	800bfa8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c072:	2300      	movs	r3, #0
 800c074:	61fb      	str	r3, [r7, #28]
 800c076:	e004      	b.n	800c082 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c078:	683b      	ldr	r3, [r7, #0]
 800c07a:	2200      	movs	r2, #0
 800c07c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c07e:	2301      	movs	r3, #1
 800c080:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c082:	f000 fe77 	bl	800cd74 <vPortExitCritical>

	return xReturn;
 800c086:	69fb      	ldr	r3, [r7, #28]
}
 800c088:	4618      	mov	r0, r3
 800c08a:	3720      	adds	r7, #32
 800c08c:	46bd      	mov	sp, r7
 800c08e:	bd80      	pop	{r7, pc}
 800c090:	20001488 	.word	0x20001488
 800c094:	2000149c 	.word	0x2000149c

0800c098 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c098:	b480      	push	{r7}
 800c09a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c09c:	4b03      	ldr	r3, [pc, #12]	; (800c0ac <vTaskMissedYield+0x14>)
 800c09e:	2201      	movs	r2, #1
 800c0a0:	601a      	str	r2, [r3, #0]
}
 800c0a2:	bf00      	nop
 800c0a4:	46bd      	mov	sp, r7
 800c0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0aa:	4770      	bx	lr
 800c0ac:	20001498 	.word	0x20001498

0800c0b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b082      	sub	sp, #8
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c0b8:	f000 f852 	bl	800c160 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c0bc:	4b06      	ldr	r3, [pc, #24]	; (800c0d8 <prvIdleTask+0x28>)
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	2b01      	cmp	r3, #1
 800c0c2:	d9f9      	bls.n	800c0b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c0c4:	4b05      	ldr	r3, [pc, #20]	; (800c0dc <prvIdleTask+0x2c>)
 800c0c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0ca:	601a      	str	r2, [r3, #0]
 800c0cc:	f3bf 8f4f 	dsb	sy
 800c0d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c0d4:	e7f0      	b.n	800c0b8 <prvIdleTask+0x8>
 800c0d6:	bf00      	nop
 800c0d8:	20000fb4 	.word	0x20000fb4
 800c0dc:	e000ed04 	.word	0xe000ed04

0800c0e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b082      	sub	sp, #8
 800c0e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	607b      	str	r3, [r7, #4]
 800c0ea:	e00c      	b.n	800c106 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c0ec:	687a      	ldr	r2, [r7, #4]
 800c0ee:	4613      	mov	r3, r2
 800c0f0:	009b      	lsls	r3, r3, #2
 800c0f2:	4413      	add	r3, r2
 800c0f4:	009b      	lsls	r3, r3, #2
 800c0f6:	4a12      	ldr	r2, [pc, #72]	; (800c140 <prvInitialiseTaskLists+0x60>)
 800c0f8:	4413      	add	r3, r2
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	f7fe fbea 	bl	800a8d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	3301      	adds	r3, #1
 800c104:	607b      	str	r3, [r7, #4]
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	2b37      	cmp	r3, #55	; 0x37
 800c10a:	d9ef      	bls.n	800c0ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c10c:	480d      	ldr	r0, [pc, #52]	; (800c144 <prvInitialiseTaskLists+0x64>)
 800c10e:	f7fe fbe1 	bl	800a8d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c112:	480d      	ldr	r0, [pc, #52]	; (800c148 <prvInitialiseTaskLists+0x68>)
 800c114:	f7fe fbde 	bl	800a8d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c118:	480c      	ldr	r0, [pc, #48]	; (800c14c <prvInitialiseTaskLists+0x6c>)
 800c11a:	f7fe fbdb 	bl	800a8d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c11e:	480c      	ldr	r0, [pc, #48]	; (800c150 <prvInitialiseTaskLists+0x70>)
 800c120:	f7fe fbd8 	bl	800a8d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c124:	480b      	ldr	r0, [pc, #44]	; (800c154 <prvInitialiseTaskLists+0x74>)
 800c126:	f7fe fbd5 	bl	800a8d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c12a:	4b0b      	ldr	r3, [pc, #44]	; (800c158 <prvInitialiseTaskLists+0x78>)
 800c12c:	4a05      	ldr	r2, [pc, #20]	; (800c144 <prvInitialiseTaskLists+0x64>)
 800c12e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c130:	4b0a      	ldr	r3, [pc, #40]	; (800c15c <prvInitialiseTaskLists+0x7c>)
 800c132:	4a05      	ldr	r2, [pc, #20]	; (800c148 <prvInitialiseTaskLists+0x68>)
 800c134:	601a      	str	r2, [r3, #0]
}
 800c136:	bf00      	nop
 800c138:	3708      	adds	r7, #8
 800c13a:	46bd      	mov	sp, r7
 800c13c:	bd80      	pop	{r7, pc}
 800c13e:	bf00      	nop
 800c140:	20000fb4 	.word	0x20000fb4
 800c144:	20001414 	.word	0x20001414
 800c148:	20001428 	.word	0x20001428
 800c14c:	20001444 	.word	0x20001444
 800c150:	20001458 	.word	0x20001458
 800c154:	20001470 	.word	0x20001470
 800c158:	2000143c 	.word	0x2000143c
 800c15c:	20001440 	.word	0x20001440

0800c160 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b082      	sub	sp, #8
 800c164:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c166:	e019      	b.n	800c19c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c168:	f000 fdd4 	bl	800cd14 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c16c:	4b10      	ldr	r3, [pc, #64]	; (800c1b0 <prvCheckTasksWaitingTermination+0x50>)
 800c16e:	68db      	ldr	r3, [r3, #12]
 800c170:	68db      	ldr	r3, [r3, #12]
 800c172:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	3304      	adds	r3, #4
 800c178:	4618      	mov	r0, r3
 800c17a:	f7fe fc35 	bl	800a9e8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c17e:	4b0d      	ldr	r3, [pc, #52]	; (800c1b4 <prvCheckTasksWaitingTermination+0x54>)
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	3b01      	subs	r3, #1
 800c184:	4a0b      	ldr	r2, [pc, #44]	; (800c1b4 <prvCheckTasksWaitingTermination+0x54>)
 800c186:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c188:	4b0b      	ldr	r3, [pc, #44]	; (800c1b8 <prvCheckTasksWaitingTermination+0x58>)
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	3b01      	subs	r3, #1
 800c18e:	4a0a      	ldr	r2, [pc, #40]	; (800c1b8 <prvCheckTasksWaitingTermination+0x58>)
 800c190:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c192:	f000 fdef 	bl	800cd74 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c196:	6878      	ldr	r0, [r7, #4]
 800c198:	f000 f810 	bl	800c1bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c19c:	4b06      	ldr	r3, [pc, #24]	; (800c1b8 <prvCheckTasksWaitingTermination+0x58>)
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d1e1      	bne.n	800c168 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c1a4:	bf00      	nop
 800c1a6:	bf00      	nop
 800c1a8:	3708      	adds	r7, #8
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bd80      	pop	{r7, pc}
 800c1ae:	bf00      	nop
 800c1b0:	20001458 	.word	0x20001458
 800c1b4:	20001484 	.word	0x20001484
 800c1b8:	2000146c 	.word	0x2000146c

0800c1bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	b084      	sub	sp, #16
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d108      	bne.n	800c1e0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	f000 ff8c 	bl	800d0f0 <vPortFree>
				vPortFree( pxTCB );
 800c1d8:	6878      	ldr	r0, [r7, #4]
 800c1da:	f000 ff89 	bl	800d0f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c1de:	e018      	b.n	800c212 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800c1e6:	2b01      	cmp	r3, #1
 800c1e8:	d103      	bne.n	800c1f2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c1ea:	6878      	ldr	r0, [r7, #4]
 800c1ec:	f000 ff80 	bl	800d0f0 <vPortFree>
	}
 800c1f0:	e00f      	b.n	800c212 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800c1f8:	2b02      	cmp	r3, #2
 800c1fa:	d00a      	beq.n	800c212 <prvDeleteTCB+0x56>
	__asm volatile
 800c1fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c200:	f383 8811 	msr	BASEPRI, r3
 800c204:	f3bf 8f6f 	isb	sy
 800c208:	f3bf 8f4f 	dsb	sy
 800c20c:	60fb      	str	r3, [r7, #12]
}
 800c20e:	bf00      	nop
 800c210:	e7fe      	b.n	800c210 <prvDeleteTCB+0x54>
	}
 800c212:	bf00      	nop
 800c214:	3710      	adds	r7, #16
 800c216:	46bd      	mov	sp, r7
 800c218:	bd80      	pop	{r7, pc}
	...

0800c21c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c21c:	b480      	push	{r7}
 800c21e:	b083      	sub	sp, #12
 800c220:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c222:	4b0c      	ldr	r3, [pc, #48]	; (800c254 <prvResetNextTaskUnblockTime+0x38>)
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d104      	bne.n	800c236 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c22c:	4b0a      	ldr	r3, [pc, #40]	; (800c258 <prvResetNextTaskUnblockTime+0x3c>)
 800c22e:	f04f 32ff 	mov.w	r2, #4294967295
 800c232:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c234:	e008      	b.n	800c248 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c236:	4b07      	ldr	r3, [pc, #28]	; (800c254 <prvResetNextTaskUnblockTime+0x38>)
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	68db      	ldr	r3, [r3, #12]
 800c23c:	68db      	ldr	r3, [r3, #12]
 800c23e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	685b      	ldr	r3, [r3, #4]
 800c244:	4a04      	ldr	r2, [pc, #16]	; (800c258 <prvResetNextTaskUnblockTime+0x3c>)
 800c246:	6013      	str	r3, [r2, #0]
}
 800c248:	bf00      	nop
 800c24a:	370c      	adds	r7, #12
 800c24c:	46bd      	mov	sp, r7
 800c24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c252:	4770      	bx	lr
 800c254:	2000143c 	.word	0x2000143c
 800c258:	200014a4 	.word	0x200014a4

0800c25c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c25c:	b480      	push	{r7}
 800c25e:	b083      	sub	sp, #12
 800c260:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c262:	4b0b      	ldr	r3, [pc, #44]	; (800c290 <xTaskGetSchedulerState+0x34>)
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d102      	bne.n	800c270 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c26a:	2301      	movs	r3, #1
 800c26c:	607b      	str	r3, [r7, #4]
 800c26e:	e008      	b.n	800c282 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c270:	4b08      	ldr	r3, [pc, #32]	; (800c294 <xTaskGetSchedulerState+0x38>)
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	2b00      	cmp	r3, #0
 800c276:	d102      	bne.n	800c27e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c278:	2302      	movs	r3, #2
 800c27a:	607b      	str	r3, [r7, #4]
 800c27c:	e001      	b.n	800c282 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c27e:	2300      	movs	r3, #0
 800c280:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c282:	687b      	ldr	r3, [r7, #4]
	}
 800c284:	4618      	mov	r0, r3
 800c286:	370c      	adds	r7, #12
 800c288:	46bd      	mov	sp, r7
 800c28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c28e:	4770      	bx	lr
 800c290:	20001490 	.word	0x20001490
 800c294:	200014ac 	.word	0x200014ac

0800c298 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b086      	sub	sp, #24
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d056      	beq.n	800c35c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c2ae:	4b2e      	ldr	r3, [pc, #184]	; (800c368 <xTaskPriorityDisinherit+0xd0>)
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	693a      	ldr	r2, [r7, #16]
 800c2b4:	429a      	cmp	r2, r3
 800c2b6:	d00a      	beq.n	800c2ce <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c2b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2bc:	f383 8811 	msr	BASEPRI, r3
 800c2c0:	f3bf 8f6f 	isb	sy
 800c2c4:	f3bf 8f4f 	dsb	sy
 800c2c8:	60fb      	str	r3, [r7, #12]
}
 800c2ca:	bf00      	nop
 800c2cc:	e7fe      	b.n	800c2cc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c2ce:	693b      	ldr	r3, [r7, #16]
 800c2d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d10a      	bne.n	800c2ec <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c2d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2da:	f383 8811 	msr	BASEPRI, r3
 800c2de:	f3bf 8f6f 	isb	sy
 800c2e2:	f3bf 8f4f 	dsb	sy
 800c2e6:	60bb      	str	r3, [r7, #8]
}
 800c2e8:	bf00      	nop
 800c2ea:	e7fe      	b.n	800c2ea <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c2ec:	693b      	ldr	r3, [r7, #16]
 800c2ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c2f0:	1e5a      	subs	r2, r3, #1
 800c2f2:	693b      	ldr	r3, [r7, #16]
 800c2f4:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c2f6:	693b      	ldr	r3, [r7, #16]
 800c2f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2fa:	693b      	ldr	r3, [r7, #16]
 800c2fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c2fe:	429a      	cmp	r2, r3
 800c300:	d02c      	beq.n	800c35c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c302:	693b      	ldr	r3, [r7, #16]
 800c304:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c306:	2b00      	cmp	r3, #0
 800c308:	d128      	bne.n	800c35c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c30a:	693b      	ldr	r3, [r7, #16]
 800c30c:	3304      	adds	r3, #4
 800c30e:	4618      	mov	r0, r3
 800c310:	f7fe fb6a 	bl	800a9e8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c314:	693b      	ldr	r3, [r7, #16]
 800c316:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c318:	693b      	ldr	r3, [r7, #16]
 800c31a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c31c:	693b      	ldr	r3, [r7, #16]
 800c31e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c320:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c324:	693b      	ldr	r3, [r7, #16]
 800c326:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c328:	693b      	ldr	r3, [r7, #16]
 800c32a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c32c:	4b0f      	ldr	r3, [pc, #60]	; (800c36c <xTaskPriorityDisinherit+0xd4>)
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	429a      	cmp	r2, r3
 800c332:	d903      	bls.n	800c33c <xTaskPriorityDisinherit+0xa4>
 800c334:	693b      	ldr	r3, [r7, #16]
 800c336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c338:	4a0c      	ldr	r2, [pc, #48]	; (800c36c <xTaskPriorityDisinherit+0xd4>)
 800c33a:	6013      	str	r3, [r2, #0]
 800c33c:	693b      	ldr	r3, [r7, #16]
 800c33e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c340:	4613      	mov	r3, r2
 800c342:	009b      	lsls	r3, r3, #2
 800c344:	4413      	add	r3, r2
 800c346:	009b      	lsls	r3, r3, #2
 800c348:	4a09      	ldr	r2, [pc, #36]	; (800c370 <xTaskPriorityDisinherit+0xd8>)
 800c34a:	441a      	add	r2, r3
 800c34c:	693b      	ldr	r3, [r7, #16]
 800c34e:	3304      	adds	r3, #4
 800c350:	4619      	mov	r1, r3
 800c352:	4610      	mov	r0, r2
 800c354:	f7fe faeb 	bl	800a92e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c358:	2301      	movs	r3, #1
 800c35a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c35c:	697b      	ldr	r3, [r7, #20]
	}
 800c35e:	4618      	mov	r0, r3
 800c360:	3718      	adds	r7, #24
 800c362:	46bd      	mov	sp, r7
 800c364:	bd80      	pop	{r7, pc}
 800c366:	bf00      	nop
 800c368:	20000fb0 	.word	0x20000fb0
 800c36c:	2000148c 	.word	0x2000148c
 800c370:	20000fb4 	.word	0x20000fb4

0800c374 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c374:	b580      	push	{r7, lr}
 800c376:	b084      	sub	sp, #16
 800c378:	af00      	add	r7, sp, #0
 800c37a:	6078      	str	r0, [r7, #4]
 800c37c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c37e:	4b21      	ldr	r3, [pc, #132]	; (800c404 <prvAddCurrentTaskToDelayedList+0x90>)
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c384:	4b20      	ldr	r3, [pc, #128]	; (800c408 <prvAddCurrentTaskToDelayedList+0x94>)
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	3304      	adds	r3, #4
 800c38a:	4618      	mov	r0, r3
 800c38c:	f7fe fb2c 	bl	800a9e8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c396:	d10a      	bne.n	800c3ae <prvAddCurrentTaskToDelayedList+0x3a>
 800c398:	683b      	ldr	r3, [r7, #0]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d007      	beq.n	800c3ae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c39e:	4b1a      	ldr	r3, [pc, #104]	; (800c408 <prvAddCurrentTaskToDelayedList+0x94>)
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	3304      	adds	r3, #4
 800c3a4:	4619      	mov	r1, r3
 800c3a6:	4819      	ldr	r0, [pc, #100]	; (800c40c <prvAddCurrentTaskToDelayedList+0x98>)
 800c3a8:	f7fe fac1 	bl	800a92e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c3ac:	e026      	b.n	800c3fc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c3ae:	68fa      	ldr	r2, [r7, #12]
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	4413      	add	r3, r2
 800c3b4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c3b6:	4b14      	ldr	r3, [pc, #80]	; (800c408 <prvAddCurrentTaskToDelayedList+0x94>)
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	68ba      	ldr	r2, [r7, #8]
 800c3bc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c3be:	68ba      	ldr	r2, [r7, #8]
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	429a      	cmp	r2, r3
 800c3c4:	d209      	bcs.n	800c3da <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c3c6:	4b12      	ldr	r3, [pc, #72]	; (800c410 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c3c8:	681a      	ldr	r2, [r3, #0]
 800c3ca:	4b0f      	ldr	r3, [pc, #60]	; (800c408 <prvAddCurrentTaskToDelayedList+0x94>)
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	3304      	adds	r3, #4
 800c3d0:	4619      	mov	r1, r3
 800c3d2:	4610      	mov	r0, r2
 800c3d4:	f7fe facf 	bl	800a976 <vListInsert>
}
 800c3d8:	e010      	b.n	800c3fc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c3da:	4b0e      	ldr	r3, [pc, #56]	; (800c414 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c3dc:	681a      	ldr	r2, [r3, #0]
 800c3de:	4b0a      	ldr	r3, [pc, #40]	; (800c408 <prvAddCurrentTaskToDelayedList+0x94>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	3304      	adds	r3, #4
 800c3e4:	4619      	mov	r1, r3
 800c3e6:	4610      	mov	r0, r2
 800c3e8:	f7fe fac5 	bl	800a976 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c3ec:	4b0a      	ldr	r3, [pc, #40]	; (800c418 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	68ba      	ldr	r2, [r7, #8]
 800c3f2:	429a      	cmp	r2, r3
 800c3f4:	d202      	bcs.n	800c3fc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c3f6:	4a08      	ldr	r2, [pc, #32]	; (800c418 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c3f8:	68bb      	ldr	r3, [r7, #8]
 800c3fa:	6013      	str	r3, [r2, #0]
}
 800c3fc:	bf00      	nop
 800c3fe:	3710      	adds	r7, #16
 800c400:	46bd      	mov	sp, r7
 800c402:	bd80      	pop	{r7, pc}
 800c404:	20001488 	.word	0x20001488
 800c408:	20000fb0 	.word	0x20000fb0
 800c40c:	20001470 	.word	0x20001470
 800c410:	20001440 	.word	0x20001440
 800c414:	2000143c 	.word	0x2000143c
 800c418:	200014a4 	.word	0x200014a4

0800c41c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c41c:	b580      	push	{r7, lr}
 800c41e:	b08a      	sub	sp, #40	; 0x28
 800c420:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c422:	2300      	movs	r3, #0
 800c424:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c426:	f000 fb07 	bl	800ca38 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c42a:	4b1c      	ldr	r3, [pc, #112]	; (800c49c <xTimerCreateTimerTask+0x80>)
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d021      	beq.n	800c476 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c432:	2300      	movs	r3, #0
 800c434:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c436:	2300      	movs	r3, #0
 800c438:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c43a:	1d3a      	adds	r2, r7, #4
 800c43c:	f107 0108 	add.w	r1, r7, #8
 800c440:	f107 030c 	add.w	r3, r7, #12
 800c444:	4618      	mov	r0, r3
 800c446:	f7fe fa2b 	bl	800a8a0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c44a:	6879      	ldr	r1, [r7, #4]
 800c44c:	68bb      	ldr	r3, [r7, #8]
 800c44e:	68fa      	ldr	r2, [r7, #12]
 800c450:	9202      	str	r2, [sp, #8]
 800c452:	9301      	str	r3, [sp, #4]
 800c454:	2302      	movs	r3, #2
 800c456:	9300      	str	r3, [sp, #0]
 800c458:	2300      	movs	r3, #0
 800c45a:	460a      	mov	r2, r1
 800c45c:	4910      	ldr	r1, [pc, #64]	; (800c4a0 <xTimerCreateTimerTask+0x84>)
 800c45e:	4811      	ldr	r0, [pc, #68]	; (800c4a4 <xTimerCreateTimerTask+0x88>)
 800c460:	f7fe ffd8 	bl	800b414 <xTaskCreateStatic>
 800c464:	4603      	mov	r3, r0
 800c466:	4a10      	ldr	r2, [pc, #64]	; (800c4a8 <xTimerCreateTimerTask+0x8c>)
 800c468:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c46a:	4b0f      	ldr	r3, [pc, #60]	; (800c4a8 <xTimerCreateTimerTask+0x8c>)
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d001      	beq.n	800c476 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c472:	2301      	movs	r3, #1
 800c474:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c476:	697b      	ldr	r3, [r7, #20]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d10a      	bne.n	800c492 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c47c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c480:	f383 8811 	msr	BASEPRI, r3
 800c484:	f3bf 8f6f 	isb	sy
 800c488:	f3bf 8f4f 	dsb	sy
 800c48c:	613b      	str	r3, [r7, #16]
}
 800c48e:	bf00      	nop
 800c490:	e7fe      	b.n	800c490 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c492:	697b      	ldr	r3, [r7, #20]
}
 800c494:	4618      	mov	r0, r3
 800c496:	3718      	adds	r7, #24
 800c498:	46bd      	mov	sp, r7
 800c49a:	bd80      	pop	{r7, pc}
 800c49c:	200014e0 	.word	0x200014e0
 800c4a0:	0800ea20 	.word	0x0800ea20
 800c4a4:	0800c5e1 	.word	0x0800c5e1
 800c4a8:	200014e4 	.word	0x200014e4

0800c4ac <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c4ac:	b580      	push	{r7, lr}
 800c4ae:	b08a      	sub	sp, #40	; 0x28
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	60f8      	str	r0, [r7, #12]
 800c4b4:	60b9      	str	r1, [r7, #8]
 800c4b6:	607a      	str	r2, [r7, #4]
 800c4b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d10a      	bne.n	800c4da <xTimerGenericCommand+0x2e>
	__asm volatile
 800c4c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4c8:	f383 8811 	msr	BASEPRI, r3
 800c4cc:	f3bf 8f6f 	isb	sy
 800c4d0:	f3bf 8f4f 	dsb	sy
 800c4d4:	623b      	str	r3, [r7, #32]
}
 800c4d6:	bf00      	nop
 800c4d8:	e7fe      	b.n	800c4d8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c4da:	4b1a      	ldr	r3, [pc, #104]	; (800c544 <xTimerGenericCommand+0x98>)
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d02a      	beq.n	800c538 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c4e2:	68bb      	ldr	r3, [r7, #8]
 800c4e4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c4ee:	68bb      	ldr	r3, [r7, #8]
 800c4f0:	2b05      	cmp	r3, #5
 800c4f2:	dc18      	bgt.n	800c526 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c4f4:	f7ff feb2 	bl	800c25c <xTaskGetSchedulerState>
 800c4f8:	4603      	mov	r3, r0
 800c4fa:	2b02      	cmp	r3, #2
 800c4fc:	d109      	bne.n	800c512 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c4fe:	4b11      	ldr	r3, [pc, #68]	; (800c544 <xTimerGenericCommand+0x98>)
 800c500:	6818      	ldr	r0, [r3, #0]
 800c502:	f107 0110 	add.w	r1, r7, #16
 800c506:	2300      	movs	r3, #0
 800c508:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c50a:	f7fe fb9b 	bl	800ac44 <xQueueGenericSend>
 800c50e:	6278      	str	r0, [r7, #36]	; 0x24
 800c510:	e012      	b.n	800c538 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c512:	4b0c      	ldr	r3, [pc, #48]	; (800c544 <xTimerGenericCommand+0x98>)
 800c514:	6818      	ldr	r0, [r3, #0]
 800c516:	f107 0110 	add.w	r1, r7, #16
 800c51a:	2300      	movs	r3, #0
 800c51c:	2200      	movs	r2, #0
 800c51e:	f7fe fb91 	bl	800ac44 <xQueueGenericSend>
 800c522:	6278      	str	r0, [r7, #36]	; 0x24
 800c524:	e008      	b.n	800c538 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c526:	4b07      	ldr	r3, [pc, #28]	; (800c544 <xTimerGenericCommand+0x98>)
 800c528:	6818      	ldr	r0, [r3, #0]
 800c52a:	f107 0110 	add.w	r1, r7, #16
 800c52e:	2300      	movs	r3, #0
 800c530:	683a      	ldr	r2, [r7, #0]
 800c532:	f7fe fc85 	bl	800ae40 <xQueueGenericSendFromISR>
 800c536:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c53a:	4618      	mov	r0, r3
 800c53c:	3728      	adds	r7, #40	; 0x28
 800c53e:	46bd      	mov	sp, r7
 800c540:	bd80      	pop	{r7, pc}
 800c542:	bf00      	nop
 800c544:	200014e0 	.word	0x200014e0

0800c548 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b088      	sub	sp, #32
 800c54c:	af02      	add	r7, sp, #8
 800c54e:	6078      	str	r0, [r7, #4]
 800c550:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c552:	4b22      	ldr	r3, [pc, #136]	; (800c5dc <prvProcessExpiredTimer+0x94>)
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	68db      	ldr	r3, [r3, #12]
 800c558:	68db      	ldr	r3, [r3, #12]
 800c55a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c55c:	697b      	ldr	r3, [r7, #20]
 800c55e:	3304      	adds	r3, #4
 800c560:	4618      	mov	r0, r3
 800c562:	f7fe fa41 	bl	800a9e8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c566:	697b      	ldr	r3, [r7, #20]
 800c568:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c56c:	f003 0304 	and.w	r3, r3, #4
 800c570:	2b00      	cmp	r3, #0
 800c572:	d022      	beq.n	800c5ba <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c574:	697b      	ldr	r3, [r7, #20]
 800c576:	699a      	ldr	r2, [r3, #24]
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	18d1      	adds	r1, r2, r3
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	683a      	ldr	r2, [r7, #0]
 800c580:	6978      	ldr	r0, [r7, #20]
 800c582:	f000 f8d1 	bl	800c728 <prvInsertTimerInActiveList>
 800c586:	4603      	mov	r3, r0
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d01f      	beq.n	800c5cc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c58c:	2300      	movs	r3, #0
 800c58e:	9300      	str	r3, [sp, #0]
 800c590:	2300      	movs	r3, #0
 800c592:	687a      	ldr	r2, [r7, #4]
 800c594:	2100      	movs	r1, #0
 800c596:	6978      	ldr	r0, [r7, #20]
 800c598:	f7ff ff88 	bl	800c4ac <xTimerGenericCommand>
 800c59c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c59e:	693b      	ldr	r3, [r7, #16]
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d113      	bne.n	800c5cc <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c5a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5a8:	f383 8811 	msr	BASEPRI, r3
 800c5ac:	f3bf 8f6f 	isb	sy
 800c5b0:	f3bf 8f4f 	dsb	sy
 800c5b4:	60fb      	str	r3, [r7, #12]
}
 800c5b6:	bf00      	nop
 800c5b8:	e7fe      	b.n	800c5b8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c5ba:	697b      	ldr	r3, [r7, #20]
 800c5bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c5c0:	f023 0301 	bic.w	r3, r3, #1
 800c5c4:	b2da      	uxtb	r2, r3
 800c5c6:	697b      	ldr	r3, [r7, #20]
 800c5c8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c5cc:	697b      	ldr	r3, [r7, #20]
 800c5ce:	6a1b      	ldr	r3, [r3, #32]
 800c5d0:	6978      	ldr	r0, [r7, #20]
 800c5d2:	4798      	blx	r3
}
 800c5d4:	bf00      	nop
 800c5d6:	3718      	adds	r7, #24
 800c5d8:	46bd      	mov	sp, r7
 800c5da:	bd80      	pop	{r7, pc}
 800c5dc:	200014d8 	.word	0x200014d8

0800c5e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b084      	sub	sp, #16
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c5e8:	f107 0308 	add.w	r3, r7, #8
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	f000 f857 	bl	800c6a0 <prvGetNextExpireTime>
 800c5f2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c5f4:	68bb      	ldr	r3, [r7, #8]
 800c5f6:	4619      	mov	r1, r3
 800c5f8:	68f8      	ldr	r0, [r7, #12]
 800c5fa:	f000 f803 	bl	800c604 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c5fe:	f000 f8d5 	bl	800c7ac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c602:	e7f1      	b.n	800c5e8 <prvTimerTask+0x8>

0800c604 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c604:	b580      	push	{r7, lr}
 800c606:	b084      	sub	sp, #16
 800c608:	af00      	add	r7, sp, #0
 800c60a:	6078      	str	r0, [r7, #4]
 800c60c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c60e:	f7ff fa43 	bl	800ba98 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c612:	f107 0308 	add.w	r3, r7, #8
 800c616:	4618      	mov	r0, r3
 800c618:	f000 f866 	bl	800c6e8 <prvSampleTimeNow>
 800c61c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c61e:	68bb      	ldr	r3, [r7, #8]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d130      	bne.n	800c686 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c624:	683b      	ldr	r3, [r7, #0]
 800c626:	2b00      	cmp	r3, #0
 800c628:	d10a      	bne.n	800c640 <prvProcessTimerOrBlockTask+0x3c>
 800c62a:	687a      	ldr	r2, [r7, #4]
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	429a      	cmp	r2, r3
 800c630:	d806      	bhi.n	800c640 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c632:	f7ff fa3f 	bl	800bab4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c636:	68f9      	ldr	r1, [r7, #12]
 800c638:	6878      	ldr	r0, [r7, #4]
 800c63a:	f7ff ff85 	bl	800c548 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c63e:	e024      	b.n	800c68a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d008      	beq.n	800c658 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c646:	4b13      	ldr	r3, [pc, #76]	; (800c694 <prvProcessTimerOrBlockTask+0x90>)
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d101      	bne.n	800c654 <prvProcessTimerOrBlockTask+0x50>
 800c650:	2301      	movs	r3, #1
 800c652:	e000      	b.n	800c656 <prvProcessTimerOrBlockTask+0x52>
 800c654:	2300      	movs	r3, #0
 800c656:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c658:	4b0f      	ldr	r3, [pc, #60]	; (800c698 <prvProcessTimerOrBlockTask+0x94>)
 800c65a:	6818      	ldr	r0, [r3, #0]
 800c65c:	687a      	ldr	r2, [r7, #4]
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	1ad3      	subs	r3, r2, r3
 800c662:	683a      	ldr	r2, [r7, #0]
 800c664:	4619      	mov	r1, r3
 800c666:	f7fe fea1 	bl	800b3ac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c66a:	f7ff fa23 	bl	800bab4 <xTaskResumeAll>
 800c66e:	4603      	mov	r3, r0
 800c670:	2b00      	cmp	r3, #0
 800c672:	d10a      	bne.n	800c68a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c674:	4b09      	ldr	r3, [pc, #36]	; (800c69c <prvProcessTimerOrBlockTask+0x98>)
 800c676:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c67a:	601a      	str	r2, [r3, #0]
 800c67c:	f3bf 8f4f 	dsb	sy
 800c680:	f3bf 8f6f 	isb	sy
}
 800c684:	e001      	b.n	800c68a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c686:	f7ff fa15 	bl	800bab4 <xTaskResumeAll>
}
 800c68a:	bf00      	nop
 800c68c:	3710      	adds	r7, #16
 800c68e:	46bd      	mov	sp, r7
 800c690:	bd80      	pop	{r7, pc}
 800c692:	bf00      	nop
 800c694:	200014dc 	.word	0x200014dc
 800c698:	200014e0 	.word	0x200014e0
 800c69c:	e000ed04 	.word	0xe000ed04

0800c6a0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c6a0:	b480      	push	{r7}
 800c6a2:	b085      	sub	sp, #20
 800c6a4:	af00      	add	r7, sp, #0
 800c6a6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c6a8:	4b0e      	ldr	r3, [pc, #56]	; (800c6e4 <prvGetNextExpireTime+0x44>)
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d101      	bne.n	800c6b6 <prvGetNextExpireTime+0x16>
 800c6b2:	2201      	movs	r2, #1
 800c6b4:	e000      	b.n	800c6b8 <prvGetNextExpireTime+0x18>
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d105      	bne.n	800c6d0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c6c4:	4b07      	ldr	r3, [pc, #28]	; (800c6e4 <prvGetNextExpireTime+0x44>)
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	68db      	ldr	r3, [r3, #12]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	60fb      	str	r3, [r7, #12]
 800c6ce:	e001      	b.n	800c6d4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c6d4:	68fb      	ldr	r3, [r7, #12]
}
 800c6d6:	4618      	mov	r0, r3
 800c6d8:	3714      	adds	r7, #20
 800c6da:	46bd      	mov	sp, r7
 800c6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e0:	4770      	bx	lr
 800c6e2:	bf00      	nop
 800c6e4:	200014d8 	.word	0x200014d8

0800c6e8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b084      	sub	sp, #16
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c6f0:	f7ff fa7e 	bl	800bbf0 <xTaskGetTickCount>
 800c6f4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c6f6:	4b0b      	ldr	r3, [pc, #44]	; (800c724 <prvSampleTimeNow+0x3c>)
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	68fa      	ldr	r2, [r7, #12]
 800c6fc:	429a      	cmp	r2, r3
 800c6fe:	d205      	bcs.n	800c70c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c700:	f000 f936 	bl	800c970 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	2201      	movs	r2, #1
 800c708:	601a      	str	r2, [r3, #0]
 800c70a:	e002      	b.n	800c712 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	2200      	movs	r2, #0
 800c710:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c712:	4a04      	ldr	r2, [pc, #16]	; (800c724 <prvSampleTimeNow+0x3c>)
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c718:	68fb      	ldr	r3, [r7, #12]
}
 800c71a:	4618      	mov	r0, r3
 800c71c:	3710      	adds	r7, #16
 800c71e:	46bd      	mov	sp, r7
 800c720:	bd80      	pop	{r7, pc}
 800c722:	bf00      	nop
 800c724:	200014e8 	.word	0x200014e8

0800c728 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c728:	b580      	push	{r7, lr}
 800c72a:	b086      	sub	sp, #24
 800c72c:	af00      	add	r7, sp, #0
 800c72e:	60f8      	str	r0, [r7, #12]
 800c730:	60b9      	str	r1, [r7, #8]
 800c732:	607a      	str	r2, [r7, #4]
 800c734:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c736:	2300      	movs	r3, #0
 800c738:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	68ba      	ldr	r2, [r7, #8]
 800c73e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	68fa      	ldr	r2, [r7, #12]
 800c744:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c746:	68ba      	ldr	r2, [r7, #8]
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	429a      	cmp	r2, r3
 800c74c:	d812      	bhi.n	800c774 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c74e:	687a      	ldr	r2, [r7, #4]
 800c750:	683b      	ldr	r3, [r7, #0]
 800c752:	1ad2      	subs	r2, r2, r3
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	699b      	ldr	r3, [r3, #24]
 800c758:	429a      	cmp	r2, r3
 800c75a:	d302      	bcc.n	800c762 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c75c:	2301      	movs	r3, #1
 800c75e:	617b      	str	r3, [r7, #20]
 800c760:	e01b      	b.n	800c79a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c762:	4b10      	ldr	r3, [pc, #64]	; (800c7a4 <prvInsertTimerInActiveList+0x7c>)
 800c764:	681a      	ldr	r2, [r3, #0]
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	3304      	adds	r3, #4
 800c76a:	4619      	mov	r1, r3
 800c76c:	4610      	mov	r0, r2
 800c76e:	f7fe f902 	bl	800a976 <vListInsert>
 800c772:	e012      	b.n	800c79a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c774:	687a      	ldr	r2, [r7, #4]
 800c776:	683b      	ldr	r3, [r7, #0]
 800c778:	429a      	cmp	r2, r3
 800c77a:	d206      	bcs.n	800c78a <prvInsertTimerInActiveList+0x62>
 800c77c:	68ba      	ldr	r2, [r7, #8]
 800c77e:	683b      	ldr	r3, [r7, #0]
 800c780:	429a      	cmp	r2, r3
 800c782:	d302      	bcc.n	800c78a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c784:	2301      	movs	r3, #1
 800c786:	617b      	str	r3, [r7, #20]
 800c788:	e007      	b.n	800c79a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c78a:	4b07      	ldr	r3, [pc, #28]	; (800c7a8 <prvInsertTimerInActiveList+0x80>)
 800c78c:	681a      	ldr	r2, [r3, #0]
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	3304      	adds	r3, #4
 800c792:	4619      	mov	r1, r3
 800c794:	4610      	mov	r0, r2
 800c796:	f7fe f8ee 	bl	800a976 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c79a:	697b      	ldr	r3, [r7, #20]
}
 800c79c:	4618      	mov	r0, r3
 800c79e:	3718      	adds	r7, #24
 800c7a0:	46bd      	mov	sp, r7
 800c7a2:	bd80      	pop	{r7, pc}
 800c7a4:	200014dc 	.word	0x200014dc
 800c7a8:	200014d8 	.word	0x200014d8

0800c7ac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c7ac:	b580      	push	{r7, lr}
 800c7ae:	b08e      	sub	sp, #56	; 0x38
 800c7b0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c7b2:	e0ca      	b.n	800c94a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	da18      	bge.n	800c7ec <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c7ba:	1d3b      	adds	r3, r7, #4
 800c7bc:	3304      	adds	r3, #4
 800c7be:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c7c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d10a      	bne.n	800c7dc <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c7c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7ca:	f383 8811 	msr	BASEPRI, r3
 800c7ce:	f3bf 8f6f 	isb	sy
 800c7d2:	f3bf 8f4f 	dsb	sy
 800c7d6:	61fb      	str	r3, [r7, #28]
}
 800c7d8:	bf00      	nop
 800c7da:	e7fe      	b.n	800c7da <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c7dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c7e2:	6850      	ldr	r0, [r2, #4]
 800c7e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c7e6:	6892      	ldr	r2, [r2, #8]
 800c7e8:	4611      	mov	r1, r2
 800c7ea:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	f2c0 80aa 	blt.w	800c948 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c7f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7fa:	695b      	ldr	r3, [r3, #20]
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d004      	beq.n	800c80a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c802:	3304      	adds	r3, #4
 800c804:	4618      	mov	r0, r3
 800c806:	f7fe f8ef 	bl	800a9e8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c80a:	463b      	mov	r3, r7
 800c80c:	4618      	mov	r0, r3
 800c80e:	f7ff ff6b 	bl	800c6e8 <prvSampleTimeNow>
 800c812:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	2b09      	cmp	r3, #9
 800c818:	f200 8097 	bhi.w	800c94a <prvProcessReceivedCommands+0x19e>
 800c81c:	a201      	add	r2, pc, #4	; (adr r2, 800c824 <prvProcessReceivedCommands+0x78>)
 800c81e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c822:	bf00      	nop
 800c824:	0800c84d 	.word	0x0800c84d
 800c828:	0800c84d 	.word	0x0800c84d
 800c82c:	0800c84d 	.word	0x0800c84d
 800c830:	0800c8c1 	.word	0x0800c8c1
 800c834:	0800c8d5 	.word	0x0800c8d5
 800c838:	0800c91f 	.word	0x0800c91f
 800c83c:	0800c84d 	.word	0x0800c84d
 800c840:	0800c84d 	.word	0x0800c84d
 800c844:	0800c8c1 	.word	0x0800c8c1
 800c848:	0800c8d5 	.word	0x0800c8d5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c84c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c84e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c852:	f043 0301 	orr.w	r3, r3, #1
 800c856:	b2da      	uxtb	r2, r3
 800c858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c85a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c85e:	68ba      	ldr	r2, [r7, #8]
 800c860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c862:	699b      	ldr	r3, [r3, #24]
 800c864:	18d1      	adds	r1, r2, r3
 800c866:	68bb      	ldr	r3, [r7, #8]
 800c868:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c86a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c86c:	f7ff ff5c 	bl	800c728 <prvInsertTimerInActiveList>
 800c870:	4603      	mov	r3, r0
 800c872:	2b00      	cmp	r3, #0
 800c874:	d069      	beq.n	800c94a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c878:	6a1b      	ldr	r3, [r3, #32]
 800c87a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c87c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c87e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c880:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c884:	f003 0304 	and.w	r3, r3, #4
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d05e      	beq.n	800c94a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c88c:	68ba      	ldr	r2, [r7, #8]
 800c88e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c890:	699b      	ldr	r3, [r3, #24]
 800c892:	441a      	add	r2, r3
 800c894:	2300      	movs	r3, #0
 800c896:	9300      	str	r3, [sp, #0]
 800c898:	2300      	movs	r3, #0
 800c89a:	2100      	movs	r1, #0
 800c89c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c89e:	f7ff fe05 	bl	800c4ac <xTimerGenericCommand>
 800c8a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c8a4:	6a3b      	ldr	r3, [r7, #32]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d14f      	bne.n	800c94a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800c8aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8ae:	f383 8811 	msr	BASEPRI, r3
 800c8b2:	f3bf 8f6f 	isb	sy
 800c8b6:	f3bf 8f4f 	dsb	sy
 800c8ba:	61bb      	str	r3, [r7, #24]
}
 800c8bc:	bf00      	nop
 800c8be:	e7fe      	b.n	800c8be <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c8c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c8c6:	f023 0301 	bic.w	r3, r3, #1
 800c8ca:	b2da      	uxtb	r2, r3
 800c8cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c8d2:	e03a      	b.n	800c94a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c8d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c8da:	f043 0301 	orr.w	r3, r3, #1
 800c8de:	b2da      	uxtb	r2, r3
 800c8e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c8e6:	68ba      	ldr	r2, [r7, #8]
 800c8e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8ea:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c8ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8ee:	699b      	ldr	r3, [r3, #24]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d10a      	bne.n	800c90a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800c8f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8f8:	f383 8811 	msr	BASEPRI, r3
 800c8fc:	f3bf 8f6f 	isb	sy
 800c900:	f3bf 8f4f 	dsb	sy
 800c904:	617b      	str	r3, [r7, #20]
}
 800c906:	bf00      	nop
 800c908:	e7fe      	b.n	800c908 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c90a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c90c:	699a      	ldr	r2, [r3, #24]
 800c90e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c910:	18d1      	adds	r1, r2, r3
 800c912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c914:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c916:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c918:	f7ff ff06 	bl	800c728 <prvInsertTimerInActiveList>
					break;
 800c91c:	e015      	b.n	800c94a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c91e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c920:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c924:	f003 0302 	and.w	r3, r3, #2
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d103      	bne.n	800c934 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800c92c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c92e:	f000 fbdf 	bl	800d0f0 <vPortFree>
 800c932:	e00a      	b.n	800c94a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c936:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c93a:	f023 0301 	bic.w	r3, r3, #1
 800c93e:	b2da      	uxtb	r2, r3
 800c940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c942:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c946:	e000      	b.n	800c94a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c948:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c94a:	4b08      	ldr	r3, [pc, #32]	; (800c96c <prvProcessReceivedCommands+0x1c0>)
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	1d39      	adds	r1, r7, #4
 800c950:	2200      	movs	r2, #0
 800c952:	4618      	mov	r0, r3
 800c954:	f7fe fb10 	bl	800af78 <xQueueReceive>
 800c958:	4603      	mov	r3, r0
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	f47f af2a 	bne.w	800c7b4 <prvProcessReceivedCommands+0x8>
	}
}
 800c960:	bf00      	nop
 800c962:	bf00      	nop
 800c964:	3730      	adds	r7, #48	; 0x30
 800c966:	46bd      	mov	sp, r7
 800c968:	bd80      	pop	{r7, pc}
 800c96a:	bf00      	nop
 800c96c:	200014e0 	.word	0x200014e0

0800c970 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c970:	b580      	push	{r7, lr}
 800c972:	b088      	sub	sp, #32
 800c974:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c976:	e048      	b.n	800ca0a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c978:	4b2d      	ldr	r3, [pc, #180]	; (800ca30 <prvSwitchTimerLists+0xc0>)
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	68db      	ldr	r3, [r3, #12]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c982:	4b2b      	ldr	r3, [pc, #172]	; (800ca30 <prvSwitchTimerLists+0xc0>)
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	68db      	ldr	r3, [r3, #12]
 800c988:	68db      	ldr	r3, [r3, #12]
 800c98a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	3304      	adds	r3, #4
 800c990:	4618      	mov	r0, r3
 800c992:	f7fe f829 	bl	800a9e8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	6a1b      	ldr	r3, [r3, #32]
 800c99a:	68f8      	ldr	r0, [r7, #12]
 800c99c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9a4:	f003 0304 	and.w	r3, r3, #4
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d02e      	beq.n	800ca0a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	699b      	ldr	r3, [r3, #24]
 800c9b0:	693a      	ldr	r2, [r7, #16]
 800c9b2:	4413      	add	r3, r2
 800c9b4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c9b6:	68ba      	ldr	r2, [r7, #8]
 800c9b8:	693b      	ldr	r3, [r7, #16]
 800c9ba:	429a      	cmp	r2, r3
 800c9bc:	d90e      	bls.n	800c9dc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	68ba      	ldr	r2, [r7, #8]
 800c9c2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	68fa      	ldr	r2, [r7, #12]
 800c9c8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c9ca:	4b19      	ldr	r3, [pc, #100]	; (800ca30 <prvSwitchTimerLists+0xc0>)
 800c9cc:	681a      	ldr	r2, [r3, #0]
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	3304      	adds	r3, #4
 800c9d2:	4619      	mov	r1, r3
 800c9d4:	4610      	mov	r0, r2
 800c9d6:	f7fd ffce 	bl	800a976 <vListInsert>
 800c9da:	e016      	b.n	800ca0a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c9dc:	2300      	movs	r3, #0
 800c9de:	9300      	str	r3, [sp, #0]
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	693a      	ldr	r2, [r7, #16]
 800c9e4:	2100      	movs	r1, #0
 800c9e6:	68f8      	ldr	r0, [r7, #12]
 800c9e8:	f7ff fd60 	bl	800c4ac <xTimerGenericCommand>
 800c9ec:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d10a      	bne.n	800ca0a <prvSwitchTimerLists+0x9a>
	__asm volatile
 800c9f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9f8:	f383 8811 	msr	BASEPRI, r3
 800c9fc:	f3bf 8f6f 	isb	sy
 800ca00:	f3bf 8f4f 	dsb	sy
 800ca04:	603b      	str	r3, [r7, #0]
}
 800ca06:	bf00      	nop
 800ca08:	e7fe      	b.n	800ca08 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ca0a:	4b09      	ldr	r3, [pc, #36]	; (800ca30 <prvSwitchTimerLists+0xc0>)
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d1b1      	bne.n	800c978 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ca14:	4b06      	ldr	r3, [pc, #24]	; (800ca30 <prvSwitchTimerLists+0xc0>)
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ca1a:	4b06      	ldr	r3, [pc, #24]	; (800ca34 <prvSwitchTimerLists+0xc4>)
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	4a04      	ldr	r2, [pc, #16]	; (800ca30 <prvSwitchTimerLists+0xc0>)
 800ca20:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ca22:	4a04      	ldr	r2, [pc, #16]	; (800ca34 <prvSwitchTimerLists+0xc4>)
 800ca24:	697b      	ldr	r3, [r7, #20]
 800ca26:	6013      	str	r3, [r2, #0]
}
 800ca28:	bf00      	nop
 800ca2a:	3718      	adds	r7, #24
 800ca2c:	46bd      	mov	sp, r7
 800ca2e:	bd80      	pop	{r7, pc}
 800ca30:	200014d8 	.word	0x200014d8
 800ca34:	200014dc 	.word	0x200014dc

0800ca38 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b082      	sub	sp, #8
 800ca3c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ca3e:	f000 f969 	bl	800cd14 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ca42:	4b15      	ldr	r3, [pc, #84]	; (800ca98 <prvCheckForValidListAndQueue+0x60>)
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d120      	bne.n	800ca8c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ca4a:	4814      	ldr	r0, [pc, #80]	; (800ca9c <prvCheckForValidListAndQueue+0x64>)
 800ca4c:	f7fd ff42 	bl	800a8d4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ca50:	4813      	ldr	r0, [pc, #76]	; (800caa0 <prvCheckForValidListAndQueue+0x68>)
 800ca52:	f7fd ff3f 	bl	800a8d4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ca56:	4b13      	ldr	r3, [pc, #76]	; (800caa4 <prvCheckForValidListAndQueue+0x6c>)
 800ca58:	4a10      	ldr	r2, [pc, #64]	; (800ca9c <prvCheckForValidListAndQueue+0x64>)
 800ca5a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ca5c:	4b12      	ldr	r3, [pc, #72]	; (800caa8 <prvCheckForValidListAndQueue+0x70>)
 800ca5e:	4a10      	ldr	r2, [pc, #64]	; (800caa0 <prvCheckForValidListAndQueue+0x68>)
 800ca60:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ca62:	2300      	movs	r3, #0
 800ca64:	9300      	str	r3, [sp, #0]
 800ca66:	4b11      	ldr	r3, [pc, #68]	; (800caac <prvCheckForValidListAndQueue+0x74>)
 800ca68:	4a11      	ldr	r2, [pc, #68]	; (800cab0 <prvCheckForValidListAndQueue+0x78>)
 800ca6a:	2110      	movs	r1, #16
 800ca6c:	200a      	movs	r0, #10
 800ca6e:	f7fe f84d 	bl	800ab0c <xQueueGenericCreateStatic>
 800ca72:	4603      	mov	r3, r0
 800ca74:	4a08      	ldr	r2, [pc, #32]	; (800ca98 <prvCheckForValidListAndQueue+0x60>)
 800ca76:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ca78:	4b07      	ldr	r3, [pc, #28]	; (800ca98 <prvCheckForValidListAndQueue+0x60>)
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d005      	beq.n	800ca8c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ca80:	4b05      	ldr	r3, [pc, #20]	; (800ca98 <prvCheckForValidListAndQueue+0x60>)
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	490b      	ldr	r1, [pc, #44]	; (800cab4 <prvCheckForValidListAndQueue+0x7c>)
 800ca86:	4618      	mov	r0, r3
 800ca88:	f7fe fc66 	bl	800b358 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ca8c:	f000 f972 	bl	800cd74 <vPortExitCritical>
}
 800ca90:	bf00      	nop
 800ca92:	46bd      	mov	sp, r7
 800ca94:	bd80      	pop	{r7, pc}
 800ca96:	bf00      	nop
 800ca98:	200014e0 	.word	0x200014e0
 800ca9c:	200014b0 	.word	0x200014b0
 800caa0:	200014c4 	.word	0x200014c4
 800caa4:	200014d8 	.word	0x200014d8
 800caa8:	200014dc 	.word	0x200014dc
 800caac:	2000158c 	.word	0x2000158c
 800cab0:	200014ec 	.word	0x200014ec
 800cab4:	0800ea28 	.word	0x0800ea28

0800cab8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cab8:	b480      	push	{r7}
 800caba:	b085      	sub	sp, #20
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	60f8      	str	r0, [r7, #12]
 800cac0:	60b9      	str	r1, [r7, #8]
 800cac2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	3b04      	subs	r3, #4
 800cac8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cad0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	3b04      	subs	r3, #4
 800cad6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cad8:	68bb      	ldr	r3, [r7, #8]
 800cada:	f023 0201 	bic.w	r2, r3, #1
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	3b04      	subs	r3, #4
 800cae6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cae8:	4a0c      	ldr	r2, [pc, #48]	; (800cb1c <pxPortInitialiseStack+0x64>)
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	3b14      	subs	r3, #20
 800caf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800caf4:	687a      	ldr	r2, [r7, #4]
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	3b04      	subs	r3, #4
 800cafe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	f06f 0202 	mvn.w	r2, #2
 800cb06:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	3b20      	subs	r3, #32
 800cb0c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cb0e:	68fb      	ldr	r3, [r7, #12]
}
 800cb10:	4618      	mov	r0, r3
 800cb12:	3714      	adds	r7, #20
 800cb14:	46bd      	mov	sp, r7
 800cb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb1a:	4770      	bx	lr
 800cb1c:	0800cb21 	.word	0x0800cb21

0800cb20 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cb20:	b480      	push	{r7}
 800cb22:	b085      	sub	sp, #20
 800cb24:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cb26:	2300      	movs	r3, #0
 800cb28:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cb2a:	4b12      	ldr	r3, [pc, #72]	; (800cb74 <prvTaskExitError+0x54>)
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb32:	d00a      	beq.n	800cb4a <prvTaskExitError+0x2a>
	__asm volatile
 800cb34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb38:	f383 8811 	msr	BASEPRI, r3
 800cb3c:	f3bf 8f6f 	isb	sy
 800cb40:	f3bf 8f4f 	dsb	sy
 800cb44:	60fb      	str	r3, [r7, #12]
}
 800cb46:	bf00      	nop
 800cb48:	e7fe      	b.n	800cb48 <prvTaskExitError+0x28>
	__asm volatile
 800cb4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb4e:	f383 8811 	msr	BASEPRI, r3
 800cb52:	f3bf 8f6f 	isb	sy
 800cb56:	f3bf 8f4f 	dsb	sy
 800cb5a:	60bb      	str	r3, [r7, #8]
}
 800cb5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cb5e:	bf00      	nop
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d0fc      	beq.n	800cb60 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cb66:	bf00      	nop
 800cb68:	bf00      	nop
 800cb6a:	3714      	adds	r7, #20
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb72:	4770      	bx	lr
 800cb74:	20000570 	.word	0x20000570
	...

0800cb80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cb80:	4b07      	ldr	r3, [pc, #28]	; (800cba0 <pxCurrentTCBConst2>)
 800cb82:	6819      	ldr	r1, [r3, #0]
 800cb84:	6808      	ldr	r0, [r1, #0]
 800cb86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb8a:	f380 8809 	msr	PSP, r0
 800cb8e:	f3bf 8f6f 	isb	sy
 800cb92:	f04f 0000 	mov.w	r0, #0
 800cb96:	f380 8811 	msr	BASEPRI, r0
 800cb9a:	4770      	bx	lr
 800cb9c:	f3af 8000 	nop.w

0800cba0 <pxCurrentTCBConst2>:
 800cba0:	20000fb0 	.word	0x20000fb0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cba4:	bf00      	nop
 800cba6:	bf00      	nop

0800cba8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cba8:	4808      	ldr	r0, [pc, #32]	; (800cbcc <prvPortStartFirstTask+0x24>)
 800cbaa:	6800      	ldr	r0, [r0, #0]
 800cbac:	6800      	ldr	r0, [r0, #0]
 800cbae:	f380 8808 	msr	MSP, r0
 800cbb2:	f04f 0000 	mov.w	r0, #0
 800cbb6:	f380 8814 	msr	CONTROL, r0
 800cbba:	b662      	cpsie	i
 800cbbc:	b661      	cpsie	f
 800cbbe:	f3bf 8f4f 	dsb	sy
 800cbc2:	f3bf 8f6f 	isb	sy
 800cbc6:	df00      	svc	0
 800cbc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cbca:	bf00      	nop
 800cbcc:	e000ed08 	.word	0xe000ed08

0800cbd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b086      	sub	sp, #24
 800cbd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cbd6:	4b46      	ldr	r3, [pc, #280]	; (800ccf0 <xPortStartScheduler+0x120>)
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	4a46      	ldr	r2, [pc, #280]	; (800ccf4 <xPortStartScheduler+0x124>)
 800cbdc:	4293      	cmp	r3, r2
 800cbde:	d10a      	bne.n	800cbf6 <xPortStartScheduler+0x26>
	__asm volatile
 800cbe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbe4:	f383 8811 	msr	BASEPRI, r3
 800cbe8:	f3bf 8f6f 	isb	sy
 800cbec:	f3bf 8f4f 	dsb	sy
 800cbf0:	613b      	str	r3, [r7, #16]
}
 800cbf2:	bf00      	nop
 800cbf4:	e7fe      	b.n	800cbf4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cbf6:	4b3e      	ldr	r3, [pc, #248]	; (800ccf0 <xPortStartScheduler+0x120>)
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	4a3f      	ldr	r2, [pc, #252]	; (800ccf8 <xPortStartScheduler+0x128>)
 800cbfc:	4293      	cmp	r3, r2
 800cbfe:	d10a      	bne.n	800cc16 <xPortStartScheduler+0x46>
	__asm volatile
 800cc00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc04:	f383 8811 	msr	BASEPRI, r3
 800cc08:	f3bf 8f6f 	isb	sy
 800cc0c:	f3bf 8f4f 	dsb	sy
 800cc10:	60fb      	str	r3, [r7, #12]
}
 800cc12:	bf00      	nop
 800cc14:	e7fe      	b.n	800cc14 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cc16:	4b39      	ldr	r3, [pc, #228]	; (800ccfc <xPortStartScheduler+0x12c>)
 800cc18:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cc1a:	697b      	ldr	r3, [r7, #20]
 800cc1c:	781b      	ldrb	r3, [r3, #0]
 800cc1e:	b2db      	uxtb	r3, r3
 800cc20:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cc22:	697b      	ldr	r3, [r7, #20]
 800cc24:	22ff      	movs	r2, #255	; 0xff
 800cc26:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cc28:	697b      	ldr	r3, [r7, #20]
 800cc2a:	781b      	ldrb	r3, [r3, #0]
 800cc2c:	b2db      	uxtb	r3, r3
 800cc2e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cc30:	78fb      	ldrb	r3, [r7, #3]
 800cc32:	b2db      	uxtb	r3, r3
 800cc34:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cc38:	b2da      	uxtb	r2, r3
 800cc3a:	4b31      	ldr	r3, [pc, #196]	; (800cd00 <xPortStartScheduler+0x130>)
 800cc3c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cc3e:	4b31      	ldr	r3, [pc, #196]	; (800cd04 <xPortStartScheduler+0x134>)
 800cc40:	2207      	movs	r2, #7
 800cc42:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cc44:	e009      	b.n	800cc5a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800cc46:	4b2f      	ldr	r3, [pc, #188]	; (800cd04 <xPortStartScheduler+0x134>)
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	3b01      	subs	r3, #1
 800cc4c:	4a2d      	ldr	r2, [pc, #180]	; (800cd04 <xPortStartScheduler+0x134>)
 800cc4e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cc50:	78fb      	ldrb	r3, [r7, #3]
 800cc52:	b2db      	uxtb	r3, r3
 800cc54:	005b      	lsls	r3, r3, #1
 800cc56:	b2db      	uxtb	r3, r3
 800cc58:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cc5a:	78fb      	ldrb	r3, [r7, #3]
 800cc5c:	b2db      	uxtb	r3, r3
 800cc5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc62:	2b80      	cmp	r3, #128	; 0x80
 800cc64:	d0ef      	beq.n	800cc46 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cc66:	4b27      	ldr	r3, [pc, #156]	; (800cd04 <xPortStartScheduler+0x134>)
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	f1c3 0307 	rsb	r3, r3, #7
 800cc6e:	2b04      	cmp	r3, #4
 800cc70:	d00a      	beq.n	800cc88 <xPortStartScheduler+0xb8>
	__asm volatile
 800cc72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc76:	f383 8811 	msr	BASEPRI, r3
 800cc7a:	f3bf 8f6f 	isb	sy
 800cc7e:	f3bf 8f4f 	dsb	sy
 800cc82:	60bb      	str	r3, [r7, #8]
}
 800cc84:	bf00      	nop
 800cc86:	e7fe      	b.n	800cc86 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cc88:	4b1e      	ldr	r3, [pc, #120]	; (800cd04 <xPortStartScheduler+0x134>)
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	021b      	lsls	r3, r3, #8
 800cc8e:	4a1d      	ldr	r2, [pc, #116]	; (800cd04 <xPortStartScheduler+0x134>)
 800cc90:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cc92:	4b1c      	ldr	r3, [pc, #112]	; (800cd04 <xPortStartScheduler+0x134>)
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cc9a:	4a1a      	ldr	r2, [pc, #104]	; (800cd04 <xPortStartScheduler+0x134>)
 800cc9c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	b2da      	uxtb	r2, r3
 800cca2:	697b      	ldr	r3, [r7, #20]
 800cca4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cca6:	4b18      	ldr	r3, [pc, #96]	; (800cd08 <xPortStartScheduler+0x138>)
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	4a17      	ldr	r2, [pc, #92]	; (800cd08 <xPortStartScheduler+0x138>)
 800ccac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ccb0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ccb2:	4b15      	ldr	r3, [pc, #84]	; (800cd08 <xPortStartScheduler+0x138>)
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	4a14      	ldr	r2, [pc, #80]	; (800cd08 <xPortStartScheduler+0x138>)
 800ccb8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ccbc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ccbe:	f000 f8dd 	bl	800ce7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ccc2:	4b12      	ldr	r3, [pc, #72]	; (800cd0c <xPortStartScheduler+0x13c>)
 800ccc4:	2200      	movs	r2, #0
 800ccc6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ccc8:	f000 f8fc 	bl	800cec4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cccc:	4b10      	ldr	r3, [pc, #64]	; (800cd10 <xPortStartScheduler+0x140>)
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	4a0f      	ldr	r2, [pc, #60]	; (800cd10 <xPortStartScheduler+0x140>)
 800ccd2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ccd6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ccd8:	f7ff ff66 	bl	800cba8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ccdc:	f7ff f852 	bl	800bd84 <vTaskSwitchContext>
	prvTaskExitError();
 800cce0:	f7ff ff1e 	bl	800cb20 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cce4:	2300      	movs	r3, #0
}
 800cce6:	4618      	mov	r0, r3
 800cce8:	3718      	adds	r7, #24
 800ccea:	46bd      	mov	sp, r7
 800ccec:	bd80      	pop	{r7, pc}
 800ccee:	bf00      	nop
 800ccf0:	e000ed00 	.word	0xe000ed00
 800ccf4:	410fc271 	.word	0x410fc271
 800ccf8:	410fc270 	.word	0x410fc270
 800ccfc:	e000e400 	.word	0xe000e400
 800cd00:	200015dc 	.word	0x200015dc
 800cd04:	200015e0 	.word	0x200015e0
 800cd08:	e000ed20 	.word	0xe000ed20
 800cd0c:	20000570 	.word	0x20000570
 800cd10:	e000ef34 	.word	0xe000ef34

0800cd14 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cd14:	b480      	push	{r7}
 800cd16:	b083      	sub	sp, #12
 800cd18:	af00      	add	r7, sp, #0
	__asm volatile
 800cd1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd1e:	f383 8811 	msr	BASEPRI, r3
 800cd22:	f3bf 8f6f 	isb	sy
 800cd26:	f3bf 8f4f 	dsb	sy
 800cd2a:	607b      	str	r3, [r7, #4]
}
 800cd2c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cd2e:	4b0f      	ldr	r3, [pc, #60]	; (800cd6c <vPortEnterCritical+0x58>)
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	3301      	adds	r3, #1
 800cd34:	4a0d      	ldr	r2, [pc, #52]	; (800cd6c <vPortEnterCritical+0x58>)
 800cd36:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cd38:	4b0c      	ldr	r3, [pc, #48]	; (800cd6c <vPortEnterCritical+0x58>)
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	2b01      	cmp	r3, #1
 800cd3e:	d10f      	bne.n	800cd60 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cd40:	4b0b      	ldr	r3, [pc, #44]	; (800cd70 <vPortEnterCritical+0x5c>)
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	b2db      	uxtb	r3, r3
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d00a      	beq.n	800cd60 <vPortEnterCritical+0x4c>
	__asm volatile
 800cd4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd4e:	f383 8811 	msr	BASEPRI, r3
 800cd52:	f3bf 8f6f 	isb	sy
 800cd56:	f3bf 8f4f 	dsb	sy
 800cd5a:	603b      	str	r3, [r7, #0]
}
 800cd5c:	bf00      	nop
 800cd5e:	e7fe      	b.n	800cd5e <vPortEnterCritical+0x4a>
	}
}
 800cd60:	bf00      	nop
 800cd62:	370c      	adds	r7, #12
 800cd64:	46bd      	mov	sp, r7
 800cd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6a:	4770      	bx	lr
 800cd6c:	20000570 	.word	0x20000570
 800cd70:	e000ed04 	.word	0xe000ed04

0800cd74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cd74:	b480      	push	{r7}
 800cd76:	b083      	sub	sp, #12
 800cd78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cd7a:	4b12      	ldr	r3, [pc, #72]	; (800cdc4 <vPortExitCritical+0x50>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d10a      	bne.n	800cd98 <vPortExitCritical+0x24>
	__asm volatile
 800cd82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd86:	f383 8811 	msr	BASEPRI, r3
 800cd8a:	f3bf 8f6f 	isb	sy
 800cd8e:	f3bf 8f4f 	dsb	sy
 800cd92:	607b      	str	r3, [r7, #4]
}
 800cd94:	bf00      	nop
 800cd96:	e7fe      	b.n	800cd96 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cd98:	4b0a      	ldr	r3, [pc, #40]	; (800cdc4 <vPortExitCritical+0x50>)
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	3b01      	subs	r3, #1
 800cd9e:	4a09      	ldr	r2, [pc, #36]	; (800cdc4 <vPortExitCritical+0x50>)
 800cda0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cda2:	4b08      	ldr	r3, [pc, #32]	; (800cdc4 <vPortExitCritical+0x50>)
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d105      	bne.n	800cdb6 <vPortExitCritical+0x42>
 800cdaa:	2300      	movs	r3, #0
 800cdac:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cdae:	683b      	ldr	r3, [r7, #0]
 800cdb0:	f383 8811 	msr	BASEPRI, r3
}
 800cdb4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cdb6:	bf00      	nop
 800cdb8:	370c      	adds	r7, #12
 800cdba:	46bd      	mov	sp, r7
 800cdbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc0:	4770      	bx	lr
 800cdc2:	bf00      	nop
 800cdc4:	20000570 	.word	0x20000570
	...

0800cdd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cdd0:	f3ef 8009 	mrs	r0, PSP
 800cdd4:	f3bf 8f6f 	isb	sy
 800cdd8:	4b15      	ldr	r3, [pc, #84]	; (800ce30 <pxCurrentTCBConst>)
 800cdda:	681a      	ldr	r2, [r3, #0]
 800cddc:	f01e 0f10 	tst.w	lr, #16
 800cde0:	bf08      	it	eq
 800cde2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cde6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdea:	6010      	str	r0, [r2, #0]
 800cdec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cdf0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cdf4:	f380 8811 	msr	BASEPRI, r0
 800cdf8:	f3bf 8f4f 	dsb	sy
 800cdfc:	f3bf 8f6f 	isb	sy
 800ce00:	f7fe ffc0 	bl	800bd84 <vTaskSwitchContext>
 800ce04:	f04f 0000 	mov.w	r0, #0
 800ce08:	f380 8811 	msr	BASEPRI, r0
 800ce0c:	bc09      	pop	{r0, r3}
 800ce0e:	6819      	ldr	r1, [r3, #0]
 800ce10:	6808      	ldr	r0, [r1, #0]
 800ce12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce16:	f01e 0f10 	tst.w	lr, #16
 800ce1a:	bf08      	it	eq
 800ce1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ce20:	f380 8809 	msr	PSP, r0
 800ce24:	f3bf 8f6f 	isb	sy
 800ce28:	4770      	bx	lr
 800ce2a:	bf00      	nop
 800ce2c:	f3af 8000 	nop.w

0800ce30 <pxCurrentTCBConst>:
 800ce30:	20000fb0 	.word	0x20000fb0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ce34:	bf00      	nop
 800ce36:	bf00      	nop

0800ce38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ce38:	b580      	push	{r7, lr}
 800ce3a:	b082      	sub	sp, #8
 800ce3c:	af00      	add	r7, sp, #0
	__asm volatile
 800ce3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce42:	f383 8811 	msr	BASEPRI, r3
 800ce46:	f3bf 8f6f 	isb	sy
 800ce4a:	f3bf 8f4f 	dsb	sy
 800ce4e:	607b      	str	r3, [r7, #4]
}
 800ce50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ce52:	f7fe fedd 	bl	800bc10 <xTaskIncrementTick>
 800ce56:	4603      	mov	r3, r0
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d003      	beq.n	800ce64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ce5c:	4b06      	ldr	r3, [pc, #24]	; (800ce78 <xPortSysTickHandler+0x40>)
 800ce5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce62:	601a      	str	r2, [r3, #0]
 800ce64:	2300      	movs	r3, #0
 800ce66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ce68:	683b      	ldr	r3, [r7, #0]
 800ce6a:	f383 8811 	msr	BASEPRI, r3
}
 800ce6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ce70:	bf00      	nop
 800ce72:	3708      	adds	r7, #8
 800ce74:	46bd      	mov	sp, r7
 800ce76:	bd80      	pop	{r7, pc}
 800ce78:	e000ed04 	.word	0xe000ed04

0800ce7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ce7c:	b480      	push	{r7}
 800ce7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ce80:	4b0b      	ldr	r3, [pc, #44]	; (800ceb0 <vPortSetupTimerInterrupt+0x34>)
 800ce82:	2200      	movs	r2, #0
 800ce84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ce86:	4b0b      	ldr	r3, [pc, #44]	; (800ceb4 <vPortSetupTimerInterrupt+0x38>)
 800ce88:	2200      	movs	r2, #0
 800ce8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ce8c:	4b0a      	ldr	r3, [pc, #40]	; (800ceb8 <vPortSetupTimerInterrupt+0x3c>)
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	4a0a      	ldr	r2, [pc, #40]	; (800cebc <vPortSetupTimerInterrupt+0x40>)
 800ce92:	fba2 2303 	umull	r2, r3, r2, r3
 800ce96:	099b      	lsrs	r3, r3, #6
 800ce98:	4a09      	ldr	r2, [pc, #36]	; (800cec0 <vPortSetupTimerInterrupt+0x44>)
 800ce9a:	3b01      	subs	r3, #1
 800ce9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ce9e:	4b04      	ldr	r3, [pc, #16]	; (800ceb0 <vPortSetupTimerInterrupt+0x34>)
 800cea0:	2207      	movs	r2, #7
 800cea2:	601a      	str	r2, [r3, #0]
}
 800cea4:	bf00      	nop
 800cea6:	46bd      	mov	sp, r7
 800cea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceac:	4770      	bx	lr
 800ceae:	bf00      	nop
 800ceb0:	e000e010 	.word	0xe000e010
 800ceb4:	e000e018 	.word	0xe000e018
 800ceb8:	200004d8 	.word	0x200004d8
 800cebc:	10624dd3 	.word	0x10624dd3
 800cec0:	e000e014 	.word	0xe000e014

0800cec4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cec4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ced4 <vPortEnableVFP+0x10>
 800cec8:	6801      	ldr	r1, [r0, #0]
 800ceca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cece:	6001      	str	r1, [r0, #0]
 800ced0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ced2:	bf00      	nop
 800ced4:	e000ed88 	.word	0xe000ed88

0800ced8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ced8:	b480      	push	{r7}
 800ceda:	b085      	sub	sp, #20
 800cedc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cede:	f3ef 8305 	mrs	r3, IPSR
 800cee2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	2b0f      	cmp	r3, #15
 800cee8:	d914      	bls.n	800cf14 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ceea:	4a17      	ldr	r2, [pc, #92]	; (800cf48 <vPortValidateInterruptPriority+0x70>)
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	4413      	add	r3, r2
 800cef0:	781b      	ldrb	r3, [r3, #0]
 800cef2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cef4:	4b15      	ldr	r3, [pc, #84]	; (800cf4c <vPortValidateInterruptPriority+0x74>)
 800cef6:	781b      	ldrb	r3, [r3, #0]
 800cef8:	7afa      	ldrb	r2, [r7, #11]
 800cefa:	429a      	cmp	r2, r3
 800cefc:	d20a      	bcs.n	800cf14 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800cefe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf02:	f383 8811 	msr	BASEPRI, r3
 800cf06:	f3bf 8f6f 	isb	sy
 800cf0a:	f3bf 8f4f 	dsb	sy
 800cf0e:	607b      	str	r3, [r7, #4]
}
 800cf10:	bf00      	nop
 800cf12:	e7fe      	b.n	800cf12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cf14:	4b0e      	ldr	r3, [pc, #56]	; (800cf50 <vPortValidateInterruptPriority+0x78>)
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800cf1c:	4b0d      	ldr	r3, [pc, #52]	; (800cf54 <vPortValidateInterruptPriority+0x7c>)
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	429a      	cmp	r2, r3
 800cf22:	d90a      	bls.n	800cf3a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800cf24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf28:	f383 8811 	msr	BASEPRI, r3
 800cf2c:	f3bf 8f6f 	isb	sy
 800cf30:	f3bf 8f4f 	dsb	sy
 800cf34:	603b      	str	r3, [r7, #0]
}
 800cf36:	bf00      	nop
 800cf38:	e7fe      	b.n	800cf38 <vPortValidateInterruptPriority+0x60>
	}
 800cf3a:	bf00      	nop
 800cf3c:	3714      	adds	r7, #20
 800cf3e:	46bd      	mov	sp, r7
 800cf40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf44:	4770      	bx	lr
 800cf46:	bf00      	nop
 800cf48:	e000e3f0 	.word	0xe000e3f0
 800cf4c:	200015dc 	.word	0x200015dc
 800cf50:	e000ed0c 	.word	0xe000ed0c
 800cf54:	200015e0 	.word	0x200015e0

0800cf58 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cf58:	b580      	push	{r7, lr}
 800cf5a:	b08a      	sub	sp, #40	; 0x28
 800cf5c:	af00      	add	r7, sp, #0
 800cf5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cf60:	2300      	movs	r3, #0
 800cf62:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cf64:	f7fe fd98 	bl	800ba98 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cf68:	4b5b      	ldr	r3, [pc, #364]	; (800d0d8 <pvPortMalloc+0x180>)
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d101      	bne.n	800cf74 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cf70:	f000 f920 	bl	800d1b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cf74:	4b59      	ldr	r3, [pc, #356]	; (800d0dc <pvPortMalloc+0x184>)
 800cf76:	681a      	ldr	r2, [r3, #0]
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	4013      	ands	r3, r2
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	f040 8093 	bne.w	800d0a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d01d      	beq.n	800cfc4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800cf88:	2208      	movs	r2, #8
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	4413      	add	r3, r2
 800cf8e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	f003 0307 	and.w	r3, r3, #7
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d014      	beq.n	800cfc4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	f023 0307 	bic.w	r3, r3, #7
 800cfa0:	3308      	adds	r3, #8
 800cfa2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	f003 0307 	and.w	r3, r3, #7
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d00a      	beq.n	800cfc4 <pvPortMalloc+0x6c>
	__asm volatile
 800cfae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfb2:	f383 8811 	msr	BASEPRI, r3
 800cfb6:	f3bf 8f6f 	isb	sy
 800cfba:	f3bf 8f4f 	dsb	sy
 800cfbe:	617b      	str	r3, [r7, #20]
}
 800cfc0:	bf00      	nop
 800cfc2:	e7fe      	b.n	800cfc2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d06e      	beq.n	800d0a8 <pvPortMalloc+0x150>
 800cfca:	4b45      	ldr	r3, [pc, #276]	; (800d0e0 <pvPortMalloc+0x188>)
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	687a      	ldr	r2, [r7, #4]
 800cfd0:	429a      	cmp	r2, r3
 800cfd2:	d869      	bhi.n	800d0a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cfd4:	4b43      	ldr	r3, [pc, #268]	; (800d0e4 <pvPortMalloc+0x18c>)
 800cfd6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cfd8:	4b42      	ldr	r3, [pc, #264]	; (800d0e4 <pvPortMalloc+0x18c>)
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cfde:	e004      	b.n	800cfea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800cfe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfe2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cfe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cfea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfec:	685b      	ldr	r3, [r3, #4]
 800cfee:	687a      	ldr	r2, [r7, #4]
 800cff0:	429a      	cmp	r2, r3
 800cff2:	d903      	bls.n	800cffc <pvPortMalloc+0xa4>
 800cff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d1f1      	bne.n	800cfe0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cffc:	4b36      	ldr	r3, [pc, #216]	; (800d0d8 <pvPortMalloc+0x180>)
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d002:	429a      	cmp	r2, r3
 800d004:	d050      	beq.n	800d0a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d006:	6a3b      	ldr	r3, [r7, #32]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	2208      	movs	r2, #8
 800d00c:	4413      	add	r3, r2
 800d00e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d012:	681a      	ldr	r2, [r3, #0]
 800d014:	6a3b      	ldr	r3, [r7, #32]
 800d016:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d01a:	685a      	ldr	r2, [r3, #4]
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	1ad2      	subs	r2, r2, r3
 800d020:	2308      	movs	r3, #8
 800d022:	005b      	lsls	r3, r3, #1
 800d024:	429a      	cmp	r2, r3
 800d026:	d91f      	bls.n	800d068 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d028:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	4413      	add	r3, r2
 800d02e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d030:	69bb      	ldr	r3, [r7, #24]
 800d032:	f003 0307 	and.w	r3, r3, #7
 800d036:	2b00      	cmp	r3, #0
 800d038:	d00a      	beq.n	800d050 <pvPortMalloc+0xf8>
	__asm volatile
 800d03a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d03e:	f383 8811 	msr	BASEPRI, r3
 800d042:	f3bf 8f6f 	isb	sy
 800d046:	f3bf 8f4f 	dsb	sy
 800d04a:	613b      	str	r3, [r7, #16]
}
 800d04c:	bf00      	nop
 800d04e:	e7fe      	b.n	800d04e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d052:	685a      	ldr	r2, [r3, #4]
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	1ad2      	subs	r2, r2, r3
 800d058:	69bb      	ldr	r3, [r7, #24]
 800d05a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d05c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d05e:	687a      	ldr	r2, [r7, #4]
 800d060:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d062:	69b8      	ldr	r0, [r7, #24]
 800d064:	f000 f908 	bl	800d278 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d068:	4b1d      	ldr	r3, [pc, #116]	; (800d0e0 <pvPortMalloc+0x188>)
 800d06a:	681a      	ldr	r2, [r3, #0]
 800d06c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d06e:	685b      	ldr	r3, [r3, #4]
 800d070:	1ad3      	subs	r3, r2, r3
 800d072:	4a1b      	ldr	r2, [pc, #108]	; (800d0e0 <pvPortMalloc+0x188>)
 800d074:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d076:	4b1a      	ldr	r3, [pc, #104]	; (800d0e0 <pvPortMalloc+0x188>)
 800d078:	681a      	ldr	r2, [r3, #0]
 800d07a:	4b1b      	ldr	r3, [pc, #108]	; (800d0e8 <pvPortMalloc+0x190>)
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	429a      	cmp	r2, r3
 800d080:	d203      	bcs.n	800d08a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d082:	4b17      	ldr	r3, [pc, #92]	; (800d0e0 <pvPortMalloc+0x188>)
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	4a18      	ldr	r2, [pc, #96]	; (800d0e8 <pvPortMalloc+0x190>)
 800d088:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d08a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d08c:	685a      	ldr	r2, [r3, #4]
 800d08e:	4b13      	ldr	r3, [pc, #76]	; (800d0dc <pvPortMalloc+0x184>)
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	431a      	orrs	r2, r3
 800d094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d096:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d09a:	2200      	movs	r2, #0
 800d09c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d09e:	4b13      	ldr	r3, [pc, #76]	; (800d0ec <pvPortMalloc+0x194>)
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	3301      	adds	r3, #1
 800d0a4:	4a11      	ldr	r2, [pc, #68]	; (800d0ec <pvPortMalloc+0x194>)
 800d0a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d0a8:	f7fe fd04 	bl	800bab4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d0ac:	69fb      	ldr	r3, [r7, #28]
 800d0ae:	f003 0307 	and.w	r3, r3, #7
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d00a      	beq.n	800d0cc <pvPortMalloc+0x174>
	__asm volatile
 800d0b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0ba:	f383 8811 	msr	BASEPRI, r3
 800d0be:	f3bf 8f6f 	isb	sy
 800d0c2:	f3bf 8f4f 	dsb	sy
 800d0c6:	60fb      	str	r3, [r7, #12]
}
 800d0c8:	bf00      	nop
 800d0ca:	e7fe      	b.n	800d0ca <pvPortMalloc+0x172>
	return pvReturn;
 800d0cc:	69fb      	ldr	r3, [r7, #28]
}
 800d0ce:	4618      	mov	r0, r3
 800d0d0:	3728      	adds	r7, #40	; 0x28
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	bd80      	pop	{r7, pc}
 800d0d6:	bf00      	nop
 800d0d8:	200051ec 	.word	0x200051ec
 800d0dc:	20005200 	.word	0x20005200
 800d0e0:	200051f0 	.word	0x200051f0
 800d0e4:	200051e4 	.word	0x200051e4
 800d0e8:	200051f4 	.word	0x200051f4
 800d0ec:	200051f8 	.word	0x200051f8

0800d0f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d0f0:	b580      	push	{r7, lr}
 800d0f2:	b086      	sub	sp, #24
 800d0f4:	af00      	add	r7, sp, #0
 800d0f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d04d      	beq.n	800d19e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d102:	2308      	movs	r3, #8
 800d104:	425b      	negs	r3, r3
 800d106:	697a      	ldr	r2, [r7, #20]
 800d108:	4413      	add	r3, r2
 800d10a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d10c:	697b      	ldr	r3, [r7, #20]
 800d10e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d110:	693b      	ldr	r3, [r7, #16]
 800d112:	685a      	ldr	r2, [r3, #4]
 800d114:	4b24      	ldr	r3, [pc, #144]	; (800d1a8 <vPortFree+0xb8>)
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	4013      	ands	r3, r2
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d10a      	bne.n	800d134 <vPortFree+0x44>
	__asm volatile
 800d11e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d122:	f383 8811 	msr	BASEPRI, r3
 800d126:	f3bf 8f6f 	isb	sy
 800d12a:	f3bf 8f4f 	dsb	sy
 800d12e:	60fb      	str	r3, [r7, #12]
}
 800d130:	bf00      	nop
 800d132:	e7fe      	b.n	800d132 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d134:	693b      	ldr	r3, [r7, #16]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d00a      	beq.n	800d152 <vPortFree+0x62>
	__asm volatile
 800d13c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d140:	f383 8811 	msr	BASEPRI, r3
 800d144:	f3bf 8f6f 	isb	sy
 800d148:	f3bf 8f4f 	dsb	sy
 800d14c:	60bb      	str	r3, [r7, #8]
}
 800d14e:	bf00      	nop
 800d150:	e7fe      	b.n	800d150 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d152:	693b      	ldr	r3, [r7, #16]
 800d154:	685a      	ldr	r2, [r3, #4]
 800d156:	4b14      	ldr	r3, [pc, #80]	; (800d1a8 <vPortFree+0xb8>)
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	4013      	ands	r3, r2
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d01e      	beq.n	800d19e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d160:	693b      	ldr	r3, [r7, #16]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	2b00      	cmp	r3, #0
 800d166:	d11a      	bne.n	800d19e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d168:	693b      	ldr	r3, [r7, #16]
 800d16a:	685a      	ldr	r2, [r3, #4]
 800d16c:	4b0e      	ldr	r3, [pc, #56]	; (800d1a8 <vPortFree+0xb8>)
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	43db      	mvns	r3, r3
 800d172:	401a      	ands	r2, r3
 800d174:	693b      	ldr	r3, [r7, #16]
 800d176:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d178:	f7fe fc8e 	bl	800ba98 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d17c:	693b      	ldr	r3, [r7, #16]
 800d17e:	685a      	ldr	r2, [r3, #4]
 800d180:	4b0a      	ldr	r3, [pc, #40]	; (800d1ac <vPortFree+0xbc>)
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	4413      	add	r3, r2
 800d186:	4a09      	ldr	r2, [pc, #36]	; (800d1ac <vPortFree+0xbc>)
 800d188:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d18a:	6938      	ldr	r0, [r7, #16]
 800d18c:	f000 f874 	bl	800d278 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d190:	4b07      	ldr	r3, [pc, #28]	; (800d1b0 <vPortFree+0xc0>)
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	3301      	adds	r3, #1
 800d196:	4a06      	ldr	r2, [pc, #24]	; (800d1b0 <vPortFree+0xc0>)
 800d198:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d19a:	f7fe fc8b 	bl	800bab4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d19e:	bf00      	nop
 800d1a0:	3718      	adds	r7, #24
 800d1a2:	46bd      	mov	sp, r7
 800d1a4:	bd80      	pop	{r7, pc}
 800d1a6:	bf00      	nop
 800d1a8:	20005200 	.word	0x20005200
 800d1ac:	200051f0 	.word	0x200051f0
 800d1b0:	200051fc 	.word	0x200051fc

0800d1b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d1b4:	b480      	push	{r7}
 800d1b6:	b085      	sub	sp, #20
 800d1b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d1ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d1be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d1c0:	4b27      	ldr	r3, [pc, #156]	; (800d260 <prvHeapInit+0xac>)
 800d1c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	f003 0307 	and.w	r3, r3, #7
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d00c      	beq.n	800d1e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	3307      	adds	r3, #7
 800d1d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	f023 0307 	bic.w	r3, r3, #7
 800d1da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d1dc:	68ba      	ldr	r2, [r7, #8]
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	1ad3      	subs	r3, r2, r3
 800d1e2:	4a1f      	ldr	r2, [pc, #124]	; (800d260 <prvHeapInit+0xac>)
 800d1e4:	4413      	add	r3, r2
 800d1e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d1ec:	4a1d      	ldr	r2, [pc, #116]	; (800d264 <prvHeapInit+0xb0>)
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d1f2:	4b1c      	ldr	r3, [pc, #112]	; (800d264 <prvHeapInit+0xb0>)
 800d1f4:	2200      	movs	r2, #0
 800d1f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	68ba      	ldr	r2, [r7, #8]
 800d1fc:	4413      	add	r3, r2
 800d1fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d200:	2208      	movs	r2, #8
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	1a9b      	subs	r3, r3, r2
 800d206:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	f023 0307 	bic.w	r3, r3, #7
 800d20e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	4a15      	ldr	r2, [pc, #84]	; (800d268 <prvHeapInit+0xb4>)
 800d214:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d216:	4b14      	ldr	r3, [pc, #80]	; (800d268 <prvHeapInit+0xb4>)
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	2200      	movs	r2, #0
 800d21c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d21e:	4b12      	ldr	r3, [pc, #72]	; (800d268 <prvHeapInit+0xb4>)
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	2200      	movs	r2, #0
 800d224:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d22a:	683b      	ldr	r3, [r7, #0]
 800d22c:	68fa      	ldr	r2, [r7, #12]
 800d22e:	1ad2      	subs	r2, r2, r3
 800d230:	683b      	ldr	r3, [r7, #0]
 800d232:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d234:	4b0c      	ldr	r3, [pc, #48]	; (800d268 <prvHeapInit+0xb4>)
 800d236:	681a      	ldr	r2, [r3, #0]
 800d238:	683b      	ldr	r3, [r7, #0]
 800d23a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d23c:	683b      	ldr	r3, [r7, #0]
 800d23e:	685b      	ldr	r3, [r3, #4]
 800d240:	4a0a      	ldr	r2, [pc, #40]	; (800d26c <prvHeapInit+0xb8>)
 800d242:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d244:	683b      	ldr	r3, [r7, #0]
 800d246:	685b      	ldr	r3, [r3, #4]
 800d248:	4a09      	ldr	r2, [pc, #36]	; (800d270 <prvHeapInit+0xbc>)
 800d24a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d24c:	4b09      	ldr	r3, [pc, #36]	; (800d274 <prvHeapInit+0xc0>)
 800d24e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d252:	601a      	str	r2, [r3, #0]
}
 800d254:	bf00      	nop
 800d256:	3714      	adds	r7, #20
 800d258:	46bd      	mov	sp, r7
 800d25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d25e:	4770      	bx	lr
 800d260:	200015e4 	.word	0x200015e4
 800d264:	200051e4 	.word	0x200051e4
 800d268:	200051ec 	.word	0x200051ec
 800d26c:	200051f4 	.word	0x200051f4
 800d270:	200051f0 	.word	0x200051f0
 800d274:	20005200 	.word	0x20005200

0800d278 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d278:	b480      	push	{r7}
 800d27a:	b085      	sub	sp, #20
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d280:	4b28      	ldr	r3, [pc, #160]	; (800d324 <prvInsertBlockIntoFreeList+0xac>)
 800d282:	60fb      	str	r3, [r7, #12]
 800d284:	e002      	b.n	800d28c <prvInsertBlockIntoFreeList+0x14>
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	60fb      	str	r3, [r7, #12]
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	687a      	ldr	r2, [r7, #4]
 800d292:	429a      	cmp	r2, r3
 800d294:	d8f7      	bhi.n	800d286 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	685b      	ldr	r3, [r3, #4]
 800d29e:	68ba      	ldr	r2, [r7, #8]
 800d2a0:	4413      	add	r3, r2
 800d2a2:	687a      	ldr	r2, [r7, #4]
 800d2a4:	429a      	cmp	r2, r3
 800d2a6:	d108      	bne.n	800d2ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	685a      	ldr	r2, [r3, #4]
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	685b      	ldr	r3, [r3, #4]
 800d2b0:	441a      	add	r2, r3
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	685b      	ldr	r3, [r3, #4]
 800d2c2:	68ba      	ldr	r2, [r7, #8]
 800d2c4:	441a      	add	r2, r3
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	429a      	cmp	r2, r3
 800d2cc:	d118      	bne.n	800d300 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	681a      	ldr	r2, [r3, #0]
 800d2d2:	4b15      	ldr	r3, [pc, #84]	; (800d328 <prvInsertBlockIntoFreeList+0xb0>)
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	429a      	cmp	r2, r3
 800d2d8:	d00d      	beq.n	800d2f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	685a      	ldr	r2, [r3, #4]
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	685b      	ldr	r3, [r3, #4]
 800d2e4:	441a      	add	r2, r3
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	681a      	ldr	r2, [r3, #0]
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	601a      	str	r2, [r3, #0]
 800d2f4:	e008      	b.n	800d308 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d2f6:	4b0c      	ldr	r3, [pc, #48]	; (800d328 <prvInsertBlockIntoFreeList+0xb0>)
 800d2f8:	681a      	ldr	r2, [r3, #0]
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	601a      	str	r2, [r3, #0]
 800d2fe:	e003      	b.n	800d308 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	681a      	ldr	r2, [r3, #0]
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d308:	68fa      	ldr	r2, [r7, #12]
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	429a      	cmp	r2, r3
 800d30e:	d002      	beq.n	800d316 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	687a      	ldr	r2, [r7, #4]
 800d314:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d316:	bf00      	nop
 800d318:	3714      	adds	r7, #20
 800d31a:	46bd      	mov	sp, r7
 800d31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d320:	4770      	bx	lr
 800d322:	bf00      	nop
 800d324:	200051e4 	.word	0x200051e4
 800d328:	200051ec 	.word	0x200051ec

0800d32c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d32c:	b580      	push	{r7, lr}
 800d32e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d330:	2200      	movs	r2, #0
 800d332:	4912      	ldr	r1, [pc, #72]	; (800d37c <MX_USB_DEVICE_Init+0x50>)
 800d334:	4812      	ldr	r0, [pc, #72]	; (800d380 <MX_USB_DEVICE_Init+0x54>)
 800d336:	f7fb fe6b 	bl	8009010 <USBD_Init>
 800d33a:	4603      	mov	r3, r0
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d001      	beq.n	800d344 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d340:	f7f4 fd9c 	bl	8001e7c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d344:	490f      	ldr	r1, [pc, #60]	; (800d384 <MX_USB_DEVICE_Init+0x58>)
 800d346:	480e      	ldr	r0, [pc, #56]	; (800d380 <MX_USB_DEVICE_Init+0x54>)
 800d348:	f7fb fe92 	bl	8009070 <USBD_RegisterClass>
 800d34c:	4603      	mov	r3, r0
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d001      	beq.n	800d356 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d352:	f7f4 fd93 	bl	8001e7c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d356:	490c      	ldr	r1, [pc, #48]	; (800d388 <MX_USB_DEVICE_Init+0x5c>)
 800d358:	4809      	ldr	r0, [pc, #36]	; (800d380 <MX_USB_DEVICE_Init+0x54>)
 800d35a:	f7fb fd83 	bl	8008e64 <USBD_CDC_RegisterInterface>
 800d35e:	4603      	mov	r3, r0
 800d360:	2b00      	cmp	r3, #0
 800d362:	d001      	beq.n	800d368 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d364:	f7f4 fd8a 	bl	8001e7c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d368:	4805      	ldr	r0, [pc, #20]	; (800d380 <MX_USB_DEVICE_Init+0x54>)
 800d36a:	f7fb feb7 	bl	80090dc <USBD_Start>
 800d36e:	4603      	mov	r3, r0
 800d370:	2b00      	cmp	r3, #0
 800d372:	d001      	beq.n	800d378 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d374:	f7f4 fd82 	bl	8001e7c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d378:	bf00      	nop
 800d37a:	bd80      	pop	{r7, pc}
 800d37c:	20000588 	.word	0x20000588
 800d380:	20005204 	.word	0x20005204
 800d384:	200004f0 	.word	0x200004f0
 800d388:	20000574 	.word	0x20000574

0800d38c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d38c:	b580      	push	{r7, lr}
 800d38e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d390:	2200      	movs	r2, #0
 800d392:	4905      	ldr	r1, [pc, #20]	; (800d3a8 <CDC_Init_FS+0x1c>)
 800d394:	4805      	ldr	r0, [pc, #20]	; (800d3ac <CDC_Init_FS+0x20>)
 800d396:	f7fb fd7f 	bl	8008e98 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d39a:	4905      	ldr	r1, [pc, #20]	; (800d3b0 <CDC_Init_FS+0x24>)
 800d39c:	4803      	ldr	r0, [pc, #12]	; (800d3ac <CDC_Init_FS+0x20>)
 800d39e:	f7fb fd9d 	bl	8008edc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d3a2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d3a4:	4618      	mov	r0, r3
 800d3a6:	bd80      	pop	{r7, pc}
 800d3a8:	200058e0 	.word	0x200058e0
 800d3ac:	20005204 	.word	0x20005204
 800d3b0:	200054e0 	.word	0x200054e0

0800d3b4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d3b4:	b480      	push	{r7}
 800d3b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d3b8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d3ba:	4618      	mov	r0, r3
 800d3bc:	46bd      	mov	sp, r7
 800d3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c2:	4770      	bx	lr

0800d3c4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d3c4:	b480      	push	{r7}
 800d3c6:	b083      	sub	sp, #12
 800d3c8:	af00      	add	r7, sp, #0
 800d3ca:	4603      	mov	r3, r0
 800d3cc:	6039      	str	r1, [r7, #0]
 800d3ce:	71fb      	strb	r3, [r7, #7]
 800d3d0:	4613      	mov	r3, r2
 800d3d2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d3d4:	79fb      	ldrb	r3, [r7, #7]
 800d3d6:	2b23      	cmp	r3, #35	; 0x23
 800d3d8:	d84a      	bhi.n	800d470 <CDC_Control_FS+0xac>
 800d3da:	a201      	add	r2, pc, #4	; (adr r2, 800d3e0 <CDC_Control_FS+0x1c>)
 800d3dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3e0:	0800d471 	.word	0x0800d471
 800d3e4:	0800d471 	.word	0x0800d471
 800d3e8:	0800d471 	.word	0x0800d471
 800d3ec:	0800d471 	.word	0x0800d471
 800d3f0:	0800d471 	.word	0x0800d471
 800d3f4:	0800d471 	.word	0x0800d471
 800d3f8:	0800d471 	.word	0x0800d471
 800d3fc:	0800d471 	.word	0x0800d471
 800d400:	0800d471 	.word	0x0800d471
 800d404:	0800d471 	.word	0x0800d471
 800d408:	0800d471 	.word	0x0800d471
 800d40c:	0800d471 	.word	0x0800d471
 800d410:	0800d471 	.word	0x0800d471
 800d414:	0800d471 	.word	0x0800d471
 800d418:	0800d471 	.word	0x0800d471
 800d41c:	0800d471 	.word	0x0800d471
 800d420:	0800d471 	.word	0x0800d471
 800d424:	0800d471 	.word	0x0800d471
 800d428:	0800d471 	.word	0x0800d471
 800d42c:	0800d471 	.word	0x0800d471
 800d430:	0800d471 	.word	0x0800d471
 800d434:	0800d471 	.word	0x0800d471
 800d438:	0800d471 	.word	0x0800d471
 800d43c:	0800d471 	.word	0x0800d471
 800d440:	0800d471 	.word	0x0800d471
 800d444:	0800d471 	.word	0x0800d471
 800d448:	0800d471 	.word	0x0800d471
 800d44c:	0800d471 	.word	0x0800d471
 800d450:	0800d471 	.word	0x0800d471
 800d454:	0800d471 	.word	0x0800d471
 800d458:	0800d471 	.word	0x0800d471
 800d45c:	0800d471 	.word	0x0800d471
 800d460:	0800d471 	.word	0x0800d471
 800d464:	0800d471 	.word	0x0800d471
 800d468:	0800d471 	.word	0x0800d471
 800d46c:	0800d471 	.word	0x0800d471
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d470:	bf00      	nop
  }

  return (USBD_OK);
 800d472:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d474:	4618      	mov	r0, r3
 800d476:	370c      	adds	r7, #12
 800d478:	46bd      	mov	sp, r7
 800d47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47e:	4770      	bx	lr

0800d480 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d480:	b580      	push	{r7, lr}
 800d482:	b082      	sub	sp, #8
 800d484:	af00      	add	r7, sp, #0
 800d486:	6078      	str	r0, [r7, #4]
 800d488:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d48a:	6879      	ldr	r1, [r7, #4]
 800d48c:	4805      	ldr	r0, [pc, #20]	; (800d4a4 <CDC_Receive_FS+0x24>)
 800d48e:	f7fb fd25 	bl	8008edc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d492:	4804      	ldr	r0, [pc, #16]	; (800d4a4 <CDC_Receive_FS+0x24>)
 800d494:	f7fb fd86 	bl	8008fa4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d498:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d49a:	4618      	mov	r0, r3
 800d49c:	3708      	adds	r7, #8
 800d49e:	46bd      	mov	sp, r7
 800d4a0:	bd80      	pop	{r7, pc}
 800d4a2:	bf00      	nop
 800d4a4:	20005204 	.word	0x20005204

0800d4a8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d4a8:	b580      	push	{r7, lr}
 800d4aa:	b084      	sub	sp, #16
 800d4ac:	af00      	add	r7, sp, #0
 800d4ae:	6078      	str	r0, [r7, #4]
 800d4b0:	460b      	mov	r3, r1
 800d4b2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d4b8:	4b0d      	ldr	r3, [pc, #52]	; (800d4f0 <CDC_Transmit_FS+0x48>)
 800d4ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d4be:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d4c0:	68bb      	ldr	r3, [r7, #8]
 800d4c2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d001      	beq.n	800d4ce <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d4ca:	2301      	movs	r3, #1
 800d4cc:	e00b      	b.n	800d4e6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d4ce:	887b      	ldrh	r3, [r7, #2]
 800d4d0:	461a      	mov	r2, r3
 800d4d2:	6879      	ldr	r1, [r7, #4]
 800d4d4:	4806      	ldr	r0, [pc, #24]	; (800d4f0 <CDC_Transmit_FS+0x48>)
 800d4d6:	f7fb fcdf 	bl	8008e98 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d4da:	4805      	ldr	r0, [pc, #20]	; (800d4f0 <CDC_Transmit_FS+0x48>)
 800d4dc:	f7fb fd1c 	bl	8008f18 <USBD_CDC_TransmitPacket>
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d4e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	3710      	adds	r7, #16
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	bd80      	pop	{r7, pc}
 800d4ee:	bf00      	nop
 800d4f0:	20005204 	.word	0x20005204

0800d4f4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d4f4:	b480      	push	{r7}
 800d4f6:	b087      	sub	sp, #28
 800d4f8:	af00      	add	r7, sp, #0
 800d4fa:	60f8      	str	r0, [r7, #12]
 800d4fc:	60b9      	str	r1, [r7, #8]
 800d4fe:	4613      	mov	r3, r2
 800d500:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d502:	2300      	movs	r3, #0
 800d504:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d506:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d50a:	4618      	mov	r0, r3
 800d50c:	371c      	adds	r7, #28
 800d50e:	46bd      	mov	sp, r7
 800d510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d514:	4770      	bx	lr
	...

0800d518 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d518:	b480      	push	{r7}
 800d51a:	b083      	sub	sp, #12
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	4603      	mov	r3, r0
 800d520:	6039      	str	r1, [r7, #0]
 800d522:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d524:	683b      	ldr	r3, [r7, #0]
 800d526:	2212      	movs	r2, #18
 800d528:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d52a:	4b03      	ldr	r3, [pc, #12]	; (800d538 <USBD_FS_DeviceDescriptor+0x20>)
}
 800d52c:	4618      	mov	r0, r3
 800d52e:	370c      	adds	r7, #12
 800d530:	46bd      	mov	sp, r7
 800d532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d536:	4770      	bx	lr
 800d538:	200005a4 	.word	0x200005a4

0800d53c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d53c:	b480      	push	{r7}
 800d53e:	b083      	sub	sp, #12
 800d540:	af00      	add	r7, sp, #0
 800d542:	4603      	mov	r3, r0
 800d544:	6039      	str	r1, [r7, #0]
 800d546:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d548:	683b      	ldr	r3, [r7, #0]
 800d54a:	2204      	movs	r2, #4
 800d54c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d54e:	4b03      	ldr	r3, [pc, #12]	; (800d55c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d550:	4618      	mov	r0, r3
 800d552:	370c      	adds	r7, #12
 800d554:	46bd      	mov	sp, r7
 800d556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d55a:	4770      	bx	lr
 800d55c:	200005b8 	.word	0x200005b8

0800d560 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d560:	b580      	push	{r7, lr}
 800d562:	b082      	sub	sp, #8
 800d564:	af00      	add	r7, sp, #0
 800d566:	4603      	mov	r3, r0
 800d568:	6039      	str	r1, [r7, #0]
 800d56a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d56c:	79fb      	ldrb	r3, [r7, #7]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d105      	bne.n	800d57e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d572:	683a      	ldr	r2, [r7, #0]
 800d574:	4907      	ldr	r1, [pc, #28]	; (800d594 <USBD_FS_ProductStrDescriptor+0x34>)
 800d576:	4808      	ldr	r0, [pc, #32]	; (800d598 <USBD_FS_ProductStrDescriptor+0x38>)
 800d578:	f7fc ff5c 	bl	800a434 <USBD_GetString>
 800d57c:	e004      	b.n	800d588 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d57e:	683a      	ldr	r2, [r7, #0]
 800d580:	4904      	ldr	r1, [pc, #16]	; (800d594 <USBD_FS_ProductStrDescriptor+0x34>)
 800d582:	4805      	ldr	r0, [pc, #20]	; (800d598 <USBD_FS_ProductStrDescriptor+0x38>)
 800d584:	f7fc ff56 	bl	800a434 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d588:	4b02      	ldr	r3, [pc, #8]	; (800d594 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d58a:	4618      	mov	r0, r3
 800d58c:	3708      	adds	r7, #8
 800d58e:	46bd      	mov	sp, r7
 800d590:	bd80      	pop	{r7, pc}
 800d592:	bf00      	nop
 800d594:	20005ce0 	.word	0x20005ce0
 800d598:	0800ea30 	.word	0x0800ea30

0800d59c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d59c:	b580      	push	{r7, lr}
 800d59e:	b082      	sub	sp, #8
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	4603      	mov	r3, r0
 800d5a4:	6039      	str	r1, [r7, #0]
 800d5a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d5a8:	683a      	ldr	r2, [r7, #0]
 800d5aa:	4904      	ldr	r1, [pc, #16]	; (800d5bc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d5ac:	4804      	ldr	r0, [pc, #16]	; (800d5c0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d5ae:	f7fc ff41 	bl	800a434 <USBD_GetString>
  return USBD_StrDesc;
 800d5b2:	4b02      	ldr	r3, [pc, #8]	; (800d5bc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	3708      	adds	r7, #8
 800d5b8:	46bd      	mov	sp, r7
 800d5ba:	bd80      	pop	{r7, pc}
 800d5bc:	20005ce0 	.word	0x20005ce0
 800d5c0:	0800ea48 	.word	0x0800ea48

0800d5c4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b082      	sub	sp, #8
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	4603      	mov	r3, r0
 800d5cc:	6039      	str	r1, [r7, #0]
 800d5ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d5d0:	683b      	ldr	r3, [r7, #0]
 800d5d2:	221a      	movs	r2, #26
 800d5d4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d5d6:	f000 f843 	bl	800d660 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d5da:	4b02      	ldr	r3, [pc, #8]	; (800d5e4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d5dc:	4618      	mov	r0, r3
 800d5de:	3708      	adds	r7, #8
 800d5e0:	46bd      	mov	sp, r7
 800d5e2:	bd80      	pop	{r7, pc}
 800d5e4:	200005bc 	.word	0x200005bc

0800d5e8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d5e8:	b580      	push	{r7, lr}
 800d5ea:	b082      	sub	sp, #8
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	6039      	str	r1, [r7, #0]
 800d5f2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d5f4:	79fb      	ldrb	r3, [r7, #7]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d105      	bne.n	800d606 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d5fa:	683a      	ldr	r2, [r7, #0]
 800d5fc:	4907      	ldr	r1, [pc, #28]	; (800d61c <USBD_FS_ConfigStrDescriptor+0x34>)
 800d5fe:	4808      	ldr	r0, [pc, #32]	; (800d620 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d600:	f7fc ff18 	bl	800a434 <USBD_GetString>
 800d604:	e004      	b.n	800d610 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d606:	683a      	ldr	r2, [r7, #0]
 800d608:	4904      	ldr	r1, [pc, #16]	; (800d61c <USBD_FS_ConfigStrDescriptor+0x34>)
 800d60a:	4805      	ldr	r0, [pc, #20]	; (800d620 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d60c:	f7fc ff12 	bl	800a434 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d610:	4b02      	ldr	r3, [pc, #8]	; (800d61c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d612:	4618      	mov	r0, r3
 800d614:	3708      	adds	r7, #8
 800d616:	46bd      	mov	sp, r7
 800d618:	bd80      	pop	{r7, pc}
 800d61a:	bf00      	nop
 800d61c:	20005ce0 	.word	0x20005ce0
 800d620:	0800ea5c 	.word	0x0800ea5c

0800d624 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d624:	b580      	push	{r7, lr}
 800d626:	b082      	sub	sp, #8
 800d628:	af00      	add	r7, sp, #0
 800d62a:	4603      	mov	r3, r0
 800d62c:	6039      	str	r1, [r7, #0]
 800d62e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d630:	79fb      	ldrb	r3, [r7, #7]
 800d632:	2b00      	cmp	r3, #0
 800d634:	d105      	bne.n	800d642 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d636:	683a      	ldr	r2, [r7, #0]
 800d638:	4907      	ldr	r1, [pc, #28]	; (800d658 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d63a:	4808      	ldr	r0, [pc, #32]	; (800d65c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d63c:	f7fc fefa 	bl	800a434 <USBD_GetString>
 800d640:	e004      	b.n	800d64c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d642:	683a      	ldr	r2, [r7, #0]
 800d644:	4904      	ldr	r1, [pc, #16]	; (800d658 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d646:	4805      	ldr	r0, [pc, #20]	; (800d65c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d648:	f7fc fef4 	bl	800a434 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d64c:	4b02      	ldr	r3, [pc, #8]	; (800d658 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d64e:	4618      	mov	r0, r3
 800d650:	3708      	adds	r7, #8
 800d652:	46bd      	mov	sp, r7
 800d654:	bd80      	pop	{r7, pc}
 800d656:	bf00      	nop
 800d658:	20005ce0 	.word	0x20005ce0
 800d65c:	0800ea68 	.word	0x0800ea68

0800d660 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b084      	sub	sp, #16
 800d664:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d666:	4b0f      	ldr	r3, [pc, #60]	; (800d6a4 <Get_SerialNum+0x44>)
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d66c:	4b0e      	ldr	r3, [pc, #56]	; (800d6a8 <Get_SerialNum+0x48>)
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d672:	4b0e      	ldr	r3, [pc, #56]	; (800d6ac <Get_SerialNum+0x4c>)
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d678:	68fa      	ldr	r2, [r7, #12]
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	4413      	add	r3, r2
 800d67e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	2b00      	cmp	r3, #0
 800d684:	d009      	beq.n	800d69a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d686:	2208      	movs	r2, #8
 800d688:	4909      	ldr	r1, [pc, #36]	; (800d6b0 <Get_SerialNum+0x50>)
 800d68a:	68f8      	ldr	r0, [r7, #12]
 800d68c:	f000 f814 	bl	800d6b8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d690:	2204      	movs	r2, #4
 800d692:	4908      	ldr	r1, [pc, #32]	; (800d6b4 <Get_SerialNum+0x54>)
 800d694:	68b8      	ldr	r0, [r7, #8]
 800d696:	f000 f80f 	bl	800d6b8 <IntToUnicode>
  }
}
 800d69a:	bf00      	nop
 800d69c:	3710      	adds	r7, #16
 800d69e:	46bd      	mov	sp, r7
 800d6a0:	bd80      	pop	{r7, pc}
 800d6a2:	bf00      	nop
 800d6a4:	1fff7a10 	.word	0x1fff7a10
 800d6a8:	1fff7a14 	.word	0x1fff7a14
 800d6ac:	1fff7a18 	.word	0x1fff7a18
 800d6b0:	200005be 	.word	0x200005be
 800d6b4:	200005ce 	.word	0x200005ce

0800d6b8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d6b8:	b480      	push	{r7}
 800d6ba:	b087      	sub	sp, #28
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	60f8      	str	r0, [r7, #12]
 800d6c0:	60b9      	str	r1, [r7, #8]
 800d6c2:	4613      	mov	r3, r2
 800d6c4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d6c6:	2300      	movs	r3, #0
 800d6c8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d6ca:	2300      	movs	r3, #0
 800d6cc:	75fb      	strb	r3, [r7, #23]
 800d6ce:	e027      	b.n	800d720 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	0f1b      	lsrs	r3, r3, #28
 800d6d4:	2b09      	cmp	r3, #9
 800d6d6:	d80b      	bhi.n	800d6f0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	0f1b      	lsrs	r3, r3, #28
 800d6dc:	b2da      	uxtb	r2, r3
 800d6de:	7dfb      	ldrb	r3, [r7, #23]
 800d6e0:	005b      	lsls	r3, r3, #1
 800d6e2:	4619      	mov	r1, r3
 800d6e4:	68bb      	ldr	r3, [r7, #8]
 800d6e6:	440b      	add	r3, r1
 800d6e8:	3230      	adds	r2, #48	; 0x30
 800d6ea:	b2d2      	uxtb	r2, r2
 800d6ec:	701a      	strb	r2, [r3, #0]
 800d6ee:	e00a      	b.n	800d706 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	0f1b      	lsrs	r3, r3, #28
 800d6f4:	b2da      	uxtb	r2, r3
 800d6f6:	7dfb      	ldrb	r3, [r7, #23]
 800d6f8:	005b      	lsls	r3, r3, #1
 800d6fa:	4619      	mov	r1, r3
 800d6fc:	68bb      	ldr	r3, [r7, #8]
 800d6fe:	440b      	add	r3, r1
 800d700:	3237      	adds	r2, #55	; 0x37
 800d702:	b2d2      	uxtb	r2, r2
 800d704:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	011b      	lsls	r3, r3, #4
 800d70a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d70c:	7dfb      	ldrb	r3, [r7, #23]
 800d70e:	005b      	lsls	r3, r3, #1
 800d710:	3301      	adds	r3, #1
 800d712:	68ba      	ldr	r2, [r7, #8]
 800d714:	4413      	add	r3, r2
 800d716:	2200      	movs	r2, #0
 800d718:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d71a:	7dfb      	ldrb	r3, [r7, #23]
 800d71c:	3301      	adds	r3, #1
 800d71e:	75fb      	strb	r3, [r7, #23]
 800d720:	7dfa      	ldrb	r2, [r7, #23]
 800d722:	79fb      	ldrb	r3, [r7, #7]
 800d724:	429a      	cmp	r2, r3
 800d726:	d3d3      	bcc.n	800d6d0 <IntToUnicode+0x18>
  }
}
 800d728:	bf00      	nop
 800d72a:	bf00      	nop
 800d72c:	371c      	adds	r7, #28
 800d72e:	46bd      	mov	sp, r7
 800d730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d734:	4770      	bx	lr
	...

0800d738 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d738:	b580      	push	{r7, lr}
 800d73a:	b08a      	sub	sp, #40	; 0x28
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d740:	f107 0314 	add.w	r3, r7, #20
 800d744:	2200      	movs	r2, #0
 800d746:	601a      	str	r2, [r3, #0]
 800d748:	605a      	str	r2, [r3, #4]
 800d74a:	609a      	str	r2, [r3, #8]
 800d74c:	60da      	str	r2, [r3, #12]
 800d74e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d758:	d13a      	bne.n	800d7d0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d75a:	2300      	movs	r3, #0
 800d75c:	613b      	str	r3, [r7, #16]
 800d75e:	4b1e      	ldr	r3, [pc, #120]	; (800d7d8 <HAL_PCD_MspInit+0xa0>)
 800d760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d762:	4a1d      	ldr	r2, [pc, #116]	; (800d7d8 <HAL_PCD_MspInit+0xa0>)
 800d764:	f043 0301 	orr.w	r3, r3, #1
 800d768:	6313      	str	r3, [r2, #48]	; 0x30
 800d76a:	4b1b      	ldr	r3, [pc, #108]	; (800d7d8 <HAL_PCD_MspInit+0xa0>)
 800d76c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d76e:	f003 0301 	and.w	r3, r3, #1
 800d772:	613b      	str	r3, [r7, #16]
 800d774:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d776:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800d77a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d77c:	2302      	movs	r3, #2
 800d77e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d780:	2300      	movs	r3, #0
 800d782:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d784:	2303      	movs	r3, #3
 800d786:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d788:	230a      	movs	r3, #10
 800d78a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d78c:	f107 0314 	add.w	r3, r7, #20
 800d790:	4619      	mov	r1, r3
 800d792:	4812      	ldr	r0, [pc, #72]	; (800d7dc <HAL_PCD_MspInit+0xa4>)
 800d794:	f7f4 ff38 	bl	8002608 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d798:	4b0f      	ldr	r3, [pc, #60]	; (800d7d8 <HAL_PCD_MspInit+0xa0>)
 800d79a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d79c:	4a0e      	ldr	r2, [pc, #56]	; (800d7d8 <HAL_PCD_MspInit+0xa0>)
 800d79e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d7a2:	6353      	str	r3, [r2, #52]	; 0x34
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	60fb      	str	r3, [r7, #12]
 800d7a8:	4b0b      	ldr	r3, [pc, #44]	; (800d7d8 <HAL_PCD_MspInit+0xa0>)
 800d7aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d7ac:	4a0a      	ldr	r2, [pc, #40]	; (800d7d8 <HAL_PCD_MspInit+0xa0>)
 800d7ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d7b2:	6453      	str	r3, [r2, #68]	; 0x44
 800d7b4:	4b08      	ldr	r3, [pc, #32]	; (800d7d8 <HAL_PCD_MspInit+0xa0>)
 800d7b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d7b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d7bc:	60fb      	str	r3, [r7, #12]
 800d7be:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800d7c0:	2200      	movs	r2, #0
 800d7c2:	2105      	movs	r1, #5
 800d7c4:	2043      	movs	r0, #67	; 0x43
 800d7c6:	f7f4 fef5 	bl	80025b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d7ca:	2043      	movs	r0, #67	; 0x43
 800d7cc:	f7f4 ff0e 	bl	80025ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d7d0:	bf00      	nop
 800d7d2:	3728      	adds	r7, #40	; 0x28
 800d7d4:	46bd      	mov	sp, r7
 800d7d6:	bd80      	pop	{r7, pc}
 800d7d8:	40023800 	.word	0x40023800
 800d7dc:	40020000 	.word	0x40020000

0800d7e0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d7e0:	b580      	push	{r7, lr}
 800d7e2:	b082      	sub	sp, #8
 800d7e4:	af00      	add	r7, sp, #0
 800d7e6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800d7f4:	4619      	mov	r1, r3
 800d7f6:	4610      	mov	r0, r2
 800d7f8:	f7fb fcbd 	bl	8009176 <USBD_LL_SetupStage>
}
 800d7fc:	bf00      	nop
 800d7fe:	3708      	adds	r7, #8
 800d800:	46bd      	mov	sp, r7
 800d802:	bd80      	pop	{r7, pc}

0800d804 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d804:	b580      	push	{r7, lr}
 800d806:	b082      	sub	sp, #8
 800d808:	af00      	add	r7, sp, #0
 800d80a:	6078      	str	r0, [r7, #4]
 800d80c:	460b      	mov	r3, r1
 800d80e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800d816:	78fa      	ldrb	r2, [r7, #3]
 800d818:	6879      	ldr	r1, [r7, #4]
 800d81a:	4613      	mov	r3, r2
 800d81c:	00db      	lsls	r3, r3, #3
 800d81e:	4413      	add	r3, r2
 800d820:	009b      	lsls	r3, r3, #2
 800d822:	440b      	add	r3, r1
 800d824:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800d828:	681a      	ldr	r2, [r3, #0]
 800d82a:	78fb      	ldrb	r3, [r7, #3]
 800d82c:	4619      	mov	r1, r3
 800d82e:	f7fb fcf7 	bl	8009220 <USBD_LL_DataOutStage>
}
 800d832:	bf00      	nop
 800d834:	3708      	adds	r7, #8
 800d836:	46bd      	mov	sp, r7
 800d838:	bd80      	pop	{r7, pc}

0800d83a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d83a:	b580      	push	{r7, lr}
 800d83c:	b082      	sub	sp, #8
 800d83e:	af00      	add	r7, sp, #0
 800d840:	6078      	str	r0, [r7, #4]
 800d842:	460b      	mov	r3, r1
 800d844:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800d84c:	78fa      	ldrb	r2, [r7, #3]
 800d84e:	6879      	ldr	r1, [r7, #4]
 800d850:	4613      	mov	r3, r2
 800d852:	00db      	lsls	r3, r3, #3
 800d854:	4413      	add	r3, r2
 800d856:	009b      	lsls	r3, r3, #2
 800d858:	440b      	add	r3, r1
 800d85a:	334c      	adds	r3, #76	; 0x4c
 800d85c:	681a      	ldr	r2, [r3, #0]
 800d85e:	78fb      	ldrb	r3, [r7, #3]
 800d860:	4619      	mov	r1, r3
 800d862:	f7fb fd90 	bl	8009386 <USBD_LL_DataInStage>
}
 800d866:	bf00      	nop
 800d868:	3708      	adds	r7, #8
 800d86a:	46bd      	mov	sp, r7
 800d86c:	bd80      	pop	{r7, pc}

0800d86e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d86e:	b580      	push	{r7, lr}
 800d870:	b082      	sub	sp, #8
 800d872:	af00      	add	r7, sp, #0
 800d874:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d87c:	4618      	mov	r0, r3
 800d87e:	f7fb fec4 	bl	800960a <USBD_LL_SOF>
}
 800d882:	bf00      	nop
 800d884:	3708      	adds	r7, #8
 800d886:	46bd      	mov	sp, r7
 800d888:	bd80      	pop	{r7, pc}

0800d88a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d88a:	b580      	push	{r7, lr}
 800d88c:	b084      	sub	sp, #16
 800d88e:	af00      	add	r7, sp, #0
 800d890:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d892:	2301      	movs	r3, #1
 800d894:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	68db      	ldr	r3, [r3, #12]
 800d89a:	2b02      	cmp	r3, #2
 800d89c:	d001      	beq.n	800d8a2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d89e:	f7f4 faed 	bl	8001e7c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d8a8:	7bfa      	ldrb	r2, [r7, #15]
 800d8aa:	4611      	mov	r1, r2
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	f7fb fe6e 	bl	800958e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d8b8:	4618      	mov	r0, r3
 800d8ba:	f7fb fe16 	bl	80094ea <USBD_LL_Reset>
}
 800d8be:	bf00      	nop
 800d8c0:	3710      	adds	r7, #16
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	bd80      	pop	{r7, pc}
	...

0800d8c8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8c8:	b580      	push	{r7, lr}
 800d8ca:	b082      	sub	sp, #8
 800d8cc:	af00      	add	r7, sp, #0
 800d8ce:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	f7fb fe69 	bl	80095ae <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	687a      	ldr	r2, [r7, #4]
 800d8e8:	6812      	ldr	r2, [r2, #0]
 800d8ea:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d8ee:	f043 0301 	orr.w	r3, r3, #1
 800d8f2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	6a1b      	ldr	r3, [r3, #32]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d005      	beq.n	800d908 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d8fc:	4b04      	ldr	r3, [pc, #16]	; (800d910 <HAL_PCD_SuspendCallback+0x48>)
 800d8fe:	691b      	ldr	r3, [r3, #16]
 800d900:	4a03      	ldr	r2, [pc, #12]	; (800d910 <HAL_PCD_SuspendCallback+0x48>)
 800d902:	f043 0306 	orr.w	r3, r3, #6
 800d906:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d908:	bf00      	nop
 800d90a:	3708      	adds	r7, #8
 800d90c:	46bd      	mov	sp, r7
 800d90e:	bd80      	pop	{r7, pc}
 800d910:	e000ed00 	.word	0xe000ed00

0800d914 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d914:	b580      	push	{r7, lr}
 800d916:	b082      	sub	sp, #8
 800d918:	af00      	add	r7, sp, #0
 800d91a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d922:	4618      	mov	r0, r3
 800d924:	f7fb fe59 	bl	80095da <USBD_LL_Resume>
}
 800d928:	bf00      	nop
 800d92a:	3708      	adds	r7, #8
 800d92c:	46bd      	mov	sp, r7
 800d92e:	bd80      	pop	{r7, pc}

0800d930 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d930:	b580      	push	{r7, lr}
 800d932:	b082      	sub	sp, #8
 800d934:	af00      	add	r7, sp, #0
 800d936:	6078      	str	r0, [r7, #4]
 800d938:	460b      	mov	r3, r1
 800d93a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d942:	78fa      	ldrb	r2, [r7, #3]
 800d944:	4611      	mov	r1, r2
 800d946:	4618      	mov	r0, r3
 800d948:	f7fb feb1 	bl	80096ae <USBD_LL_IsoOUTIncomplete>
}
 800d94c:	bf00      	nop
 800d94e:	3708      	adds	r7, #8
 800d950:	46bd      	mov	sp, r7
 800d952:	bd80      	pop	{r7, pc}

0800d954 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d954:	b580      	push	{r7, lr}
 800d956:	b082      	sub	sp, #8
 800d958:	af00      	add	r7, sp, #0
 800d95a:	6078      	str	r0, [r7, #4]
 800d95c:	460b      	mov	r3, r1
 800d95e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d966:	78fa      	ldrb	r2, [r7, #3]
 800d968:	4611      	mov	r1, r2
 800d96a:	4618      	mov	r0, r3
 800d96c:	f7fb fe6d 	bl	800964a <USBD_LL_IsoINIncomplete>
}
 800d970:	bf00      	nop
 800d972:	3708      	adds	r7, #8
 800d974:	46bd      	mov	sp, r7
 800d976:	bd80      	pop	{r7, pc}

0800d978 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b082      	sub	sp, #8
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d986:	4618      	mov	r0, r3
 800d988:	f7fb fec3 	bl	8009712 <USBD_LL_DevConnected>
}
 800d98c:	bf00      	nop
 800d98e:	3708      	adds	r7, #8
 800d990:	46bd      	mov	sp, r7
 800d992:	bd80      	pop	{r7, pc}

0800d994 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d994:	b580      	push	{r7, lr}
 800d996:	b082      	sub	sp, #8
 800d998:	af00      	add	r7, sp, #0
 800d99a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	f7fb fec0 	bl	8009728 <USBD_LL_DevDisconnected>
}
 800d9a8:	bf00      	nop
 800d9aa:	3708      	adds	r7, #8
 800d9ac:	46bd      	mov	sp, r7
 800d9ae:	bd80      	pop	{r7, pc}

0800d9b0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b082      	sub	sp, #8
 800d9b4:	af00      	add	r7, sp, #0
 800d9b6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	781b      	ldrb	r3, [r3, #0]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d13c      	bne.n	800da3a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d9c0:	4a20      	ldr	r2, [pc, #128]	; (800da44 <USBD_LL_Init+0x94>)
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	4a1e      	ldr	r2, [pc, #120]	; (800da44 <USBD_LL_Init+0x94>)
 800d9cc:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d9d0:	4b1c      	ldr	r3, [pc, #112]	; (800da44 <USBD_LL_Init+0x94>)
 800d9d2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800d9d6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800d9d8:	4b1a      	ldr	r3, [pc, #104]	; (800da44 <USBD_LL_Init+0x94>)
 800d9da:	2204      	movs	r2, #4
 800d9dc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d9de:	4b19      	ldr	r3, [pc, #100]	; (800da44 <USBD_LL_Init+0x94>)
 800d9e0:	2202      	movs	r2, #2
 800d9e2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d9e4:	4b17      	ldr	r3, [pc, #92]	; (800da44 <USBD_LL_Init+0x94>)
 800d9e6:	2200      	movs	r2, #0
 800d9e8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d9ea:	4b16      	ldr	r3, [pc, #88]	; (800da44 <USBD_LL_Init+0x94>)
 800d9ec:	2202      	movs	r2, #2
 800d9ee:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d9f0:	4b14      	ldr	r3, [pc, #80]	; (800da44 <USBD_LL_Init+0x94>)
 800d9f2:	2200      	movs	r2, #0
 800d9f4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d9f6:	4b13      	ldr	r3, [pc, #76]	; (800da44 <USBD_LL_Init+0x94>)
 800d9f8:	2200      	movs	r2, #0
 800d9fa:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d9fc:	4b11      	ldr	r3, [pc, #68]	; (800da44 <USBD_LL_Init+0x94>)
 800d9fe:	2200      	movs	r2, #0
 800da00:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800da02:	4b10      	ldr	r3, [pc, #64]	; (800da44 <USBD_LL_Init+0x94>)
 800da04:	2200      	movs	r2, #0
 800da06:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800da08:	4b0e      	ldr	r3, [pc, #56]	; (800da44 <USBD_LL_Init+0x94>)
 800da0a:	2200      	movs	r2, #0
 800da0c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800da0e:	480d      	ldr	r0, [pc, #52]	; (800da44 <USBD_LL_Init+0x94>)
 800da10:	f7f5 ff6f 	bl	80038f2 <HAL_PCD_Init>
 800da14:	4603      	mov	r3, r0
 800da16:	2b00      	cmp	r3, #0
 800da18:	d001      	beq.n	800da1e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800da1a:	f7f4 fa2f 	bl	8001e7c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800da1e:	2180      	movs	r1, #128	; 0x80
 800da20:	4808      	ldr	r0, [pc, #32]	; (800da44 <USBD_LL_Init+0x94>)
 800da22:	f7f7 f9c6 	bl	8004db2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800da26:	2240      	movs	r2, #64	; 0x40
 800da28:	2100      	movs	r1, #0
 800da2a:	4806      	ldr	r0, [pc, #24]	; (800da44 <USBD_LL_Init+0x94>)
 800da2c:	f7f7 f97a 	bl	8004d24 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800da30:	2280      	movs	r2, #128	; 0x80
 800da32:	2101      	movs	r1, #1
 800da34:	4803      	ldr	r0, [pc, #12]	; (800da44 <USBD_LL_Init+0x94>)
 800da36:	f7f7 f975 	bl	8004d24 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800da3a:	2300      	movs	r3, #0
}
 800da3c:	4618      	mov	r0, r3
 800da3e:	3708      	adds	r7, #8
 800da40:	46bd      	mov	sp, r7
 800da42:	bd80      	pop	{r7, pc}
 800da44:	20005ee0 	.word	0x20005ee0

0800da48 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800da48:	b580      	push	{r7, lr}
 800da4a:	b084      	sub	sp, #16
 800da4c:	af00      	add	r7, sp, #0
 800da4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da50:	2300      	movs	r3, #0
 800da52:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da54:	2300      	movs	r3, #0
 800da56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800da5e:	4618      	mov	r0, r3
 800da60:	f7f6 f864 	bl	8003b2c <HAL_PCD_Start>
 800da64:	4603      	mov	r3, r0
 800da66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800da68:	7bfb      	ldrb	r3, [r7, #15]
 800da6a:	4618      	mov	r0, r3
 800da6c:	f000 f942 	bl	800dcf4 <USBD_Get_USB_Status>
 800da70:	4603      	mov	r3, r0
 800da72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800da74:	7bbb      	ldrb	r3, [r7, #14]
}
 800da76:	4618      	mov	r0, r3
 800da78:	3710      	adds	r7, #16
 800da7a:	46bd      	mov	sp, r7
 800da7c:	bd80      	pop	{r7, pc}

0800da7e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800da7e:	b580      	push	{r7, lr}
 800da80:	b084      	sub	sp, #16
 800da82:	af00      	add	r7, sp, #0
 800da84:	6078      	str	r0, [r7, #4]
 800da86:	4608      	mov	r0, r1
 800da88:	4611      	mov	r1, r2
 800da8a:	461a      	mov	r2, r3
 800da8c:	4603      	mov	r3, r0
 800da8e:	70fb      	strb	r3, [r7, #3]
 800da90:	460b      	mov	r3, r1
 800da92:	70bb      	strb	r3, [r7, #2]
 800da94:	4613      	mov	r3, r2
 800da96:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da98:	2300      	movs	r3, #0
 800da9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da9c:	2300      	movs	r3, #0
 800da9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800daa6:	78bb      	ldrb	r3, [r7, #2]
 800daa8:	883a      	ldrh	r2, [r7, #0]
 800daaa:	78f9      	ldrb	r1, [r7, #3]
 800daac:	f7f6 fd35 	bl	800451a <HAL_PCD_EP_Open>
 800dab0:	4603      	mov	r3, r0
 800dab2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dab4:	7bfb      	ldrb	r3, [r7, #15]
 800dab6:	4618      	mov	r0, r3
 800dab8:	f000 f91c 	bl	800dcf4 <USBD_Get_USB_Status>
 800dabc:	4603      	mov	r3, r0
 800dabe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dac0:	7bbb      	ldrb	r3, [r7, #14]
}
 800dac2:	4618      	mov	r0, r3
 800dac4:	3710      	adds	r7, #16
 800dac6:	46bd      	mov	sp, r7
 800dac8:	bd80      	pop	{r7, pc}

0800daca <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800daca:	b580      	push	{r7, lr}
 800dacc:	b084      	sub	sp, #16
 800dace:	af00      	add	r7, sp, #0
 800dad0:	6078      	str	r0, [r7, #4]
 800dad2:	460b      	mov	r3, r1
 800dad4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dad6:	2300      	movs	r3, #0
 800dad8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dada:	2300      	movs	r3, #0
 800dadc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800dae4:	78fa      	ldrb	r2, [r7, #3]
 800dae6:	4611      	mov	r1, r2
 800dae8:	4618      	mov	r0, r3
 800daea:	f7f6 fd7e 	bl	80045ea <HAL_PCD_EP_Close>
 800daee:	4603      	mov	r3, r0
 800daf0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800daf2:	7bfb      	ldrb	r3, [r7, #15]
 800daf4:	4618      	mov	r0, r3
 800daf6:	f000 f8fd 	bl	800dcf4 <USBD_Get_USB_Status>
 800dafa:	4603      	mov	r3, r0
 800dafc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dafe:	7bbb      	ldrb	r3, [r7, #14]
}
 800db00:	4618      	mov	r0, r3
 800db02:	3710      	adds	r7, #16
 800db04:	46bd      	mov	sp, r7
 800db06:	bd80      	pop	{r7, pc}

0800db08 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db08:	b580      	push	{r7, lr}
 800db0a:	b084      	sub	sp, #16
 800db0c:	af00      	add	r7, sp, #0
 800db0e:	6078      	str	r0, [r7, #4]
 800db10:	460b      	mov	r3, r1
 800db12:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db14:	2300      	movs	r3, #0
 800db16:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db18:	2300      	movs	r3, #0
 800db1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800db22:	78fa      	ldrb	r2, [r7, #3]
 800db24:	4611      	mov	r1, r2
 800db26:	4618      	mov	r0, r3
 800db28:	f7f6 fe56 	bl	80047d8 <HAL_PCD_EP_SetStall>
 800db2c:	4603      	mov	r3, r0
 800db2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db30:	7bfb      	ldrb	r3, [r7, #15]
 800db32:	4618      	mov	r0, r3
 800db34:	f000 f8de 	bl	800dcf4 <USBD_Get_USB_Status>
 800db38:	4603      	mov	r3, r0
 800db3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db3c:	7bbb      	ldrb	r3, [r7, #14]
}
 800db3e:	4618      	mov	r0, r3
 800db40:	3710      	adds	r7, #16
 800db42:	46bd      	mov	sp, r7
 800db44:	bd80      	pop	{r7, pc}

0800db46 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db46:	b580      	push	{r7, lr}
 800db48:	b084      	sub	sp, #16
 800db4a:	af00      	add	r7, sp, #0
 800db4c:	6078      	str	r0, [r7, #4]
 800db4e:	460b      	mov	r3, r1
 800db50:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db52:	2300      	movs	r3, #0
 800db54:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db56:	2300      	movs	r3, #0
 800db58:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800db60:	78fa      	ldrb	r2, [r7, #3]
 800db62:	4611      	mov	r1, r2
 800db64:	4618      	mov	r0, r3
 800db66:	f7f6 fe9b 	bl	80048a0 <HAL_PCD_EP_ClrStall>
 800db6a:	4603      	mov	r3, r0
 800db6c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db6e:	7bfb      	ldrb	r3, [r7, #15]
 800db70:	4618      	mov	r0, r3
 800db72:	f000 f8bf 	bl	800dcf4 <USBD_Get_USB_Status>
 800db76:	4603      	mov	r3, r0
 800db78:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db7a:	7bbb      	ldrb	r3, [r7, #14]
}
 800db7c:	4618      	mov	r0, r3
 800db7e:	3710      	adds	r7, #16
 800db80:	46bd      	mov	sp, r7
 800db82:	bd80      	pop	{r7, pc}

0800db84 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db84:	b480      	push	{r7}
 800db86:	b085      	sub	sp, #20
 800db88:	af00      	add	r7, sp, #0
 800db8a:	6078      	str	r0, [r7, #4]
 800db8c:	460b      	mov	r3, r1
 800db8e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800db96:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800db98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	da0b      	bge.n	800dbb8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800dba0:	78fb      	ldrb	r3, [r7, #3]
 800dba2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dba6:	68f9      	ldr	r1, [r7, #12]
 800dba8:	4613      	mov	r3, r2
 800dbaa:	00db      	lsls	r3, r3, #3
 800dbac:	4413      	add	r3, r2
 800dbae:	009b      	lsls	r3, r3, #2
 800dbb0:	440b      	add	r3, r1
 800dbb2:	333e      	adds	r3, #62	; 0x3e
 800dbb4:	781b      	ldrb	r3, [r3, #0]
 800dbb6:	e00b      	b.n	800dbd0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800dbb8:	78fb      	ldrb	r3, [r7, #3]
 800dbba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dbbe:	68f9      	ldr	r1, [r7, #12]
 800dbc0:	4613      	mov	r3, r2
 800dbc2:	00db      	lsls	r3, r3, #3
 800dbc4:	4413      	add	r3, r2
 800dbc6:	009b      	lsls	r3, r3, #2
 800dbc8:	440b      	add	r3, r1
 800dbca:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800dbce:	781b      	ldrb	r3, [r3, #0]
  }
}
 800dbd0:	4618      	mov	r0, r3
 800dbd2:	3714      	adds	r7, #20
 800dbd4:	46bd      	mov	sp, r7
 800dbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbda:	4770      	bx	lr

0800dbdc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800dbdc:	b580      	push	{r7, lr}
 800dbde:	b084      	sub	sp, #16
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	6078      	str	r0, [r7, #4]
 800dbe4:	460b      	mov	r3, r1
 800dbe6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dbe8:	2300      	movs	r3, #0
 800dbea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dbec:	2300      	movs	r3, #0
 800dbee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800dbf6:	78fa      	ldrb	r2, [r7, #3]
 800dbf8:	4611      	mov	r1, r2
 800dbfa:	4618      	mov	r0, r3
 800dbfc:	f7f6 fc68 	bl	80044d0 <HAL_PCD_SetAddress>
 800dc00:	4603      	mov	r3, r0
 800dc02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc04:	7bfb      	ldrb	r3, [r7, #15]
 800dc06:	4618      	mov	r0, r3
 800dc08:	f000 f874 	bl	800dcf4 <USBD_Get_USB_Status>
 800dc0c:	4603      	mov	r3, r0
 800dc0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc10:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc12:	4618      	mov	r0, r3
 800dc14:	3710      	adds	r7, #16
 800dc16:	46bd      	mov	sp, r7
 800dc18:	bd80      	pop	{r7, pc}

0800dc1a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dc1a:	b580      	push	{r7, lr}
 800dc1c:	b086      	sub	sp, #24
 800dc1e:	af00      	add	r7, sp, #0
 800dc20:	60f8      	str	r0, [r7, #12]
 800dc22:	607a      	str	r2, [r7, #4]
 800dc24:	603b      	str	r3, [r7, #0]
 800dc26:	460b      	mov	r3, r1
 800dc28:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc2a:	2300      	movs	r3, #0
 800dc2c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc2e:	2300      	movs	r3, #0
 800dc30:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800dc38:	7af9      	ldrb	r1, [r7, #11]
 800dc3a:	683b      	ldr	r3, [r7, #0]
 800dc3c:	687a      	ldr	r2, [r7, #4]
 800dc3e:	f7f6 fd81 	bl	8004744 <HAL_PCD_EP_Transmit>
 800dc42:	4603      	mov	r3, r0
 800dc44:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc46:	7dfb      	ldrb	r3, [r7, #23]
 800dc48:	4618      	mov	r0, r3
 800dc4a:	f000 f853 	bl	800dcf4 <USBD_Get_USB_Status>
 800dc4e:	4603      	mov	r3, r0
 800dc50:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dc52:	7dbb      	ldrb	r3, [r7, #22]
}
 800dc54:	4618      	mov	r0, r3
 800dc56:	3718      	adds	r7, #24
 800dc58:	46bd      	mov	sp, r7
 800dc5a:	bd80      	pop	{r7, pc}

0800dc5c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dc5c:	b580      	push	{r7, lr}
 800dc5e:	b086      	sub	sp, #24
 800dc60:	af00      	add	r7, sp, #0
 800dc62:	60f8      	str	r0, [r7, #12]
 800dc64:	607a      	str	r2, [r7, #4]
 800dc66:	603b      	str	r3, [r7, #0]
 800dc68:	460b      	mov	r3, r1
 800dc6a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc6c:	2300      	movs	r3, #0
 800dc6e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc70:	2300      	movs	r3, #0
 800dc72:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800dc7a:	7af9      	ldrb	r1, [r7, #11]
 800dc7c:	683b      	ldr	r3, [r7, #0]
 800dc7e:	687a      	ldr	r2, [r7, #4]
 800dc80:	f7f6 fcfd 	bl	800467e <HAL_PCD_EP_Receive>
 800dc84:	4603      	mov	r3, r0
 800dc86:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc88:	7dfb      	ldrb	r3, [r7, #23]
 800dc8a:	4618      	mov	r0, r3
 800dc8c:	f000 f832 	bl	800dcf4 <USBD_Get_USB_Status>
 800dc90:	4603      	mov	r3, r0
 800dc92:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dc94:	7dbb      	ldrb	r3, [r7, #22]
}
 800dc96:	4618      	mov	r0, r3
 800dc98:	3718      	adds	r7, #24
 800dc9a:	46bd      	mov	sp, r7
 800dc9c:	bd80      	pop	{r7, pc}

0800dc9e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dc9e:	b580      	push	{r7, lr}
 800dca0:	b082      	sub	sp, #8
 800dca2:	af00      	add	r7, sp, #0
 800dca4:	6078      	str	r0, [r7, #4]
 800dca6:	460b      	mov	r3, r1
 800dca8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800dcb0:	78fa      	ldrb	r2, [r7, #3]
 800dcb2:	4611      	mov	r1, r2
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	f7f6 fd2d 	bl	8004714 <HAL_PCD_EP_GetRxCount>
 800dcba:	4603      	mov	r3, r0
}
 800dcbc:	4618      	mov	r0, r3
 800dcbe:	3708      	adds	r7, #8
 800dcc0:	46bd      	mov	sp, r7
 800dcc2:	bd80      	pop	{r7, pc}

0800dcc4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800dcc4:	b480      	push	{r7}
 800dcc6:	b083      	sub	sp, #12
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800dccc:	4b03      	ldr	r3, [pc, #12]	; (800dcdc <USBD_static_malloc+0x18>)
}
 800dcce:	4618      	mov	r0, r3
 800dcd0:	370c      	adds	r7, #12
 800dcd2:	46bd      	mov	sp, r7
 800dcd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd8:	4770      	bx	lr
 800dcda:	bf00      	nop
 800dcdc:	200063ec 	.word	0x200063ec

0800dce0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800dce0:	b480      	push	{r7}
 800dce2:	b083      	sub	sp, #12
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	6078      	str	r0, [r7, #4]

}
 800dce8:	bf00      	nop
 800dcea:	370c      	adds	r7, #12
 800dcec:	46bd      	mov	sp, r7
 800dcee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf2:	4770      	bx	lr

0800dcf4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800dcf4:	b480      	push	{r7}
 800dcf6:	b085      	sub	sp, #20
 800dcf8:	af00      	add	r7, sp, #0
 800dcfa:	4603      	mov	r3, r0
 800dcfc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dcfe:	2300      	movs	r3, #0
 800dd00:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800dd02:	79fb      	ldrb	r3, [r7, #7]
 800dd04:	2b03      	cmp	r3, #3
 800dd06:	d817      	bhi.n	800dd38 <USBD_Get_USB_Status+0x44>
 800dd08:	a201      	add	r2, pc, #4	; (adr r2, 800dd10 <USBD_Get_USB_Status+0x1c>)
 800dd0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd0e:	bf00      	nop
 800dd10:	0800dd21 	.word	0x0800dd21
 800dd14:	0800dd27 	.word	0x0800dd27
 800dd18:	0800dd2d 	.word	0x0800dd2d
 800dd1c:	0800dd33 	.word	0x0800dd33
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800dd20:	2300      	movs	r3, #0
 800dd22:	73fb      	strb	r3, [r7, #15]
    break;
 800dd24:	e00b      	b.n	800dd3e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dd26:	2303      	movs	r3, #3
 800dd28:	73fb      	strb	r3, [r7, #15]
    break;
 800dd2a:	e008      	b.n	800dd3e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dd2c:	2301      	movs	r3, #1
 800dd2e:	73fb      	strb	r3, [r7, #15]
    break;
 800dd30:	e005      	b.n	800dd3e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800dd32:	2303      	movs	r3, #3
 800dd34:	73fb      	strb	r3, [r7, #15]
    break;
 800dd36:	e002      	b.n	800dd3e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800dd38:	2303      	movs	r3, #3
 800dd3a:	73fb      	strb	r3, [r7, #15]
    break;
 800dd3c:	bf00      	nop
  }
  return usb_status;
 800dd3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd40:	4618      	mov	r0, r3
 800dd42:	3714      	adds	r7, #20
 800dd44:	46bd      	mov	sp, r7
 800dd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd4a:	4770      	bx	lr

0800dd4c <__errno>:
 800dd4c:	4b01      	ldr	r3, [pc, #4]	; (800dd54 <__errno+0x8>)
 800dd4e:	6818      	ldr	r0, [r3, #0]
 800dd50:	4770      	bx	lr
 800dd52:	bf00      	nop
 800dd54:	200005d8 	.word	0x200005d8

0800dd58 <__libc_init_array>:
 800dd58:	b570      	push	{r4, r5, r6, lr}
 800dd5a:	4d0d      	ldr	r5, [pc, #52]	; (800dd90 <__libc_init_array+0x38>)
 800dd5c:	4c0d      	ldr	r4, [pc, #52]	; (800dd94 <__libc_init_array+0x3c>)
 800dd5e:	1b64      	subs	r4, r4, r5
 800dd60:	10a4      	asrs	r4, r4, #2
 800dd62:	2600      	movs	r6, #0
 800dd64:	42a6      	cmp	r6, r4
 800dd66:	d109      	bne.n	800dd7c <__libc_init_array+0x24>
 800dd68:	4d0b      	ldr	r5, [pc, #44]	; (800dd98 <__libc_init_array+0x40>)
 800dd6a:	4c0c      	ldr	r4, [pc, #48]	; (800dd9c <__libc_init_array+0x44>)
 800dd6c:	f000 fcb2 	bl	800e6d4 <_init>
 800dd70:	1b64      	subs	r4, r4, r5
 800dd72:	10a4      	asrs	r4, r4, #2
 800dd74:	2600      	movs	r6, #0
 800dd76:	42a6      	cmp	r6, r4
 800dd78:	d105      	bne.n	800dd86 <__libc_init_array+0x2e>
 800dd7a:	bd70      	pop	{r4, r5, r6, pc}
 800dd7c:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd80:	4798      	blx	r3
 800dd82:	3601      	adds	r6, #1
 800dd84:	e7ee      	b.n	800dd64 <__libc_init_array+0xc>
 800dd86:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd8a:	4798      	blx	r3
 800dd8c:	3601      	adds	r6, #1
 800dd8e:	e7f2      	b.n	800dd76 <__libc_init_array+0x1e>
 800dd90:	0800ed74 	.word	0x0800ed74
 800dd94:	0800ed74 	.word	0x0800ed74
 800dd98:	0800ed74 	.word	0x0800ed74
 800dd9c:	0800ed78 	.word	0x0800ed78

0800dda0 <malloc>:
 800dda0:	4b02      	ldr	r3, [pc, #8]	; (800ddac <malloc+0xc>)
 800dda2:	4601      	mov	r1, r0
 800dda4:	6818      	ldr	r0, [r3, #0]
 800dda6:	f000 b885 	b.w	800deb4 <_malloc_r>
 800ddaa:	bf00      	nop
 800ddac:	200005d8 	.word	0x200005d8

0800ddb0 <memcpy>:
 800ddb0:	440a      	add	r2, r1
 800ddb2:	4291      	cmp	r1, r2
 800ddb4:	f100 33ff 	add.w	r3, r0, #4294967295
 800ddb8:	d100      	bne.n	800ddbc <memcpy+0xc>
 800ddba:	4770      	bx	lr
 800ddbc:	b510      	push	{r4, lr}
 800ddbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ddc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ddc6:	4291      	cmp	r1, r2
 800ddc8:	d1f9      	bne.n	800ddbe <memcpy+0xe>
 800ddca:	bd10      	pop	{r4, pc}

0800ddcc <memset>:
 800ddcc:	4402      	add	r2, r0
 800ddce:	4603      	mov	r3, r0
 800ddd0:	4293      	cmp	r3, r2
 800ddd2:	d100      	bne.n	800ddd6 <memset+0xa>
 800ddd4:	4770      	bx	lr
 800ddd6:	f803 1b01 	strb.w	r1, [r3], #1
 800ddda:	e7f9      	b.n	800ddd0 <memset+0x4>

0800dddc <_free_r>:
 800dddc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ddde:	2900      	cmp	r1, #0
 800dde0:	d044      	beq.n	800de6c <_free_r+0x90>
 800dde2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dde6:	9001      	str	r0, [sp, #4]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	f1a1 0404 	sub.w	r4, r1, #4
 800ddee:	bfb8      	it	lt
 800ddf0:	18e4      	addlt	r4, r4, r3
 800ddf2:	f000 f91f 	bl	800e034 <__malloc_lock>
 800ddf6:	4a1e      	ldr	r2, [pc, #120]	; (800de70 <_free_r+0x94>)
 800ddf8:	9801      	ldr	r0, [sp, #4]
 800ddfa:	6813      	ldr	r3, [r2, #0]
 800ddfc:	b933      	cbnz	r3, 800de0c <_free_r+0x30>
 800ddfe:	6063      	str	r3, [r4, #4]
 800de00:	6014      	str	r4, [r2, #0]
 800de02:	b003      	add	sp, #12
 800de04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800de08:	f000 b91a 	b.w	800e040 <__malloc_unlock>
 800de0c:	42a3      	cmp	r3, r4
 800de0e:	d908      	bls.n	800de22 <_free_r+0x46>
 800de10:	6825      	ldr	r5, [r4, #0]
 800de12:	1961      	adds	r1, r4, r5
 800de14:	428b      	cmp	r3, r1
 800de16:	bf01      	itttt	eq
 800de18:	6819      	ldreq	r1, [r3, #0]
 800de1a:	685b      	ldreq	r3, [r3, #4]
 800de1c:	1949      	addeq	r1, r1, r5
 800de1e:	6021      	streq	r1, [r4, #0]
 800de20:	e7ed      	b.n	800ddfe <_free_r+0x22>
 800de22:	461a      	mov	r2, r3
 800de24:	685b      	ldr	r3, [r3, #4]
 800de26:	b10b      	cbz	r3, 800de2c <_free_r+0x50>
 800de28:	42a3      	cmp	r3, r4
 800de2a:	d9fa      	bls.n	800de22 <_free_r+0x46>
 800de2c:	6811      	ldr	r1, [r2, #0]
 800de2e:	1855      	adds	r5, r2, r1
 800de30:	42a5      	cmp	r5, r4
 800de32:	d10b      	bne.n	800de4c <_free_r+0x70>
 800de34:	6824      	ldr	r4, [r4, #0]
 800de36:	4421      	add	r1, r4
 800de38:	1854      	adds	r4, r2, r1
 800de3a:	42a3      	cmp	r3, r4
 800de3c:	6011      	str	r1, [r2, #0]
 800de3e:	d1e0      	bne.n	800de02 <_free_r+0x26>
 800de40:	681c      	ldr	r4, [r3, #0]
 800de42:	685b      	ldr	r3, [r3, #4]
 800de44:	6053      	str	r3, [r2, #4]
 800de46:	4421      	add	r1, r4
 800de48:	6011      	str	r1, [r2, #0]
 800de4a:	e7da      	b.n	800de02 <_free_r+0x26>
 800de4c:	d902      	bls.n	800de54 <_free_r+0x78>
 800de4e:	230c      	movs	r3, #12
 800de50:	6003      	str	r3, [r0, #0]
 800de52:	e7d6      	b.n	800de02 <_free_r+0x26>
 800de54:	6825      	ldr	r5, [r4, #0]
 800de56:	1961      	adds	r1, r4, r5
 800de58:	428b      	cmp	r3, r1
 800de5a:	bf04      	itt	eq
 800de5c:	6819      	ldreq	r1, [r3, #0]
 800de5e:	685b      	ldreq	r3, [r3, #4]
 800de60:	6063      	str	r3, [r4, #4]
 800de62:	bf04      	itt	eq
 800de64:	1949      	addeq	r1, r1, r5
 800de66:	6021      	streq	r1, [r4, #0]
 800de68:	6054      	str	r4, [r2, #4]
 800de6a:	e7ca      	b.n	800de02 <_free_r+0x26>
 800de6c:	b003      	add	sp, #12
 800de6e:	bd30      	pop	{r4, r5, pc}
 800de70:	2000660c 	.word	0x2000660c

0800de74 <sbrk_aligned>:
 800de74:	b570      	push	{r4, r5, r6, lr}
 800de76:	4e0e      	ldr	r6, [pc, #56]	; (800deb0 <sbrk_aligned+0x3c>)
 800de78:	460c      	mov	r4, r1
 800de7a:	6831      	ldr	r1, [r6, #0]
 800de7c:	4605      	mov	r5, r0
 800de7e:	b911      	cbnz	r1, 800de86 <sbrk_aligned+0x12>
 800de80:	f000 f88c 	bl	800df9c <_sbrk_r>
 800de84:	6030      	str	r0, [r6, #0]
 800de86:	4621      	mov	r1, r4
 800de88:	4628      	mov	r0, r5
 800de8a:	f000 f887 	bl	800df9c <_sbrk_r>
 800de8e:	1c43      	adds	r3, r0, #1
 800de90:	d00a      	beq.n	800dea8 <sbrk_aligned+0x34>
 800de92:	1cc4      	adds	r4, r0, #3
 800de94:	f024 0403 	bic.w	r4, r4, #3
 800de98:	42a0      	cmp	r0, r4
 800de9a:	d007      	beq.n	800deac <sbrk_aligned+0x38>
 800de9c:	1a21      	subs	r1, r4, r0
 800de9e:	4628      	mov	r0, r5
 800dea0:	f000 f87c 	bl	800df9c <_sbrk_r>
 800dea4:	3001      	adds	r0, #1
 800dea6:	d101      	bne.n	800deac <sbrk_aligned+0x38>
 800dea8:	f04f 34ff 	mov.w	r4, #4294967295
 800deac:	4620      	mov	r0, r4
 800deae:	bd70      	pop	{r4, r5, r6, pc}
 800deb0:	20006610 	.word	0x20006610

0800deb4 <_malloc_r>:
 800deb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800deb8:	1ccd      	adds	r5, r1, #3
 800deba:	f025 0503 	bic.w	r5, r5, #3
 800debe:	3508      	adds	r5, #8
 800dec0:	2d0c      	cmp	r5, #12
 800dec2:	bf38      	it	cc
 800dec4:	250c      	movcc	r5, #12
 800dec6:	2d00      	cmp	r5, #0
 800dec8:	4607      	mov	r7, r0
 800deca:	db01      	blt.n	800ded0 <_malloc_r+0x1c>
 800decc:	42a9      	cmp	r1, r5
 800dece:	d905      	bls.n	800dedc <_malloc_r+0x28>
 800ded0:	230c      	movs	r3, #12
 800ded2:	603b      	str	r3, [r7, #0]
 800ded4:	2600      	movs	r6, #0
 800ded6:	4630      	mov	r0, r6
 800ded8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dedc:	4e2e      	ldr	r6, [pc, #184]	; (800df98 <_malloc_r+0xe4>)
 800dede:	f000 f8a9 	bl	800e034 <__malloc_lock>
 800dee2:	6833      	ldr	r3, [r6, #0]
 800dee4:	461c      	mov	r4, r3
 800dee6:	bb34      	cbnz	r4, 800df36 <_malloc_r+0x82>
 800dee8:	4629      	mov	r1, r5
 800deea:	4638      	mov	r0, r7
 800deec:	f7ff ffc2 	bl	800de74 <sbrk_aligned>
 800def0:	1c43      	adds	r3, r0, #1
 800def2:	4604      	mov	r4, r0
 800def4:	d14d      	bne.n	800df92 <_malloc_r+0xde>
 800def6:	6834      	ldr	r4, [r6, #0]
 800def8:	4626      	mov	r6, r4
 800defa:	2e00      	cmp	r6, #0
 800defc:	d140      	bne.n	800df80 <_malloc_r+0xcc>
 800defe:	6823      	ldr	r3, [r4, #0]
 800df00:	4631      	mov	r1, r6
 800df02:	4638      	mov	r0, r7
 800df04:	eb04 0803 	add.w	r8, r4, r3
 800df08:	f000 f848 	bl	800df9c <_sbrk_r>
 800df0c:	4580      	cmp	r8, r0
 800df0e:	d13a      	bne.n	800df86 <_malloc_r+0xd2>
 800df10:	6821      	ldr	r1, [r4, #0]
 800df12:	3503      	adds	r5, #3
 800df14:	1a6d      	subs	r5, r5, r1
 800df16:	f025 0503 	bic.w	r5, r5, #3
 800df1a:	3508      	adds	r5, #8
 800df1c:	2d0c      	cmp	r5, #12
 800df1e:	bf38      	it	cc
 800df20:	250c      	movcc	r5, #12
 800df22:	4629      	mov	r1, r5
 800df24:	4638      	mov	r0, r7
 800df26:	f7ff ffa5 	bl	800de74 <sbrk_aligned>
 800df2a:	3001      	adds	r0, #1
 800df2c:	d02b      	beq.n	800df86 <_malloc_r+0xd2>
 800df2e:	6823      	ldr	r3, [r4, #0]
 800df30:	442b      	add	r3, r5
 800df32:	6023      	str	r3, [r4, #0]
 800df34:	e00e      	b.n	800df54 <_malloc_r+0xa0>
 800df36:	6822      	ldr	r2, [r4, #0]
 800df38:	1b52      	subs	r2, r2, r5
 800df3a:	d41e      	bmi.n	800df7a <_malloc_r+0xc6>
 800df3c:	2a0b      	cmp	r2, #11
 800df3e:	d916      	bls.n	800df6e <_malloc_r+0xba>
 800df40:	1961      	adds	r1, r4, r5
 800df42:	42a3      	cmp	r3, r4
 800df44:	6025      	str	r5, [r4, #0]
 800df46:	bf18      	it	ne
 800df48:	6059      	strne	r1, [r3, #4]
 800df4a:	6863      	ldr	r3, [r4, #4]
 800df4c:	bf08      	it	eq
 800df4e:	6031      	streq	r1, [r6, #0]
 800df50:	5162      	str	r2, [r4, r5]
 800df52:	604b      	str	r3, [r1, #4]
 800df54:	4638      	mov	r0, r7
 800df56:	f104 060b 	add.w	r6, r4, #11
 800df5a:	f000 f871 	bl	800e040 <__malloc_unlock>
 800df5e:	f026 0607 	bic.w	r6, r6, #7
 800df62:	1d23      	adds	r3, r4, #4
 800df64:	1af2      	subs	r2, r6, r3
 800df66:	d0b6      	beq.n	800ded6 <_malloc_r+0x22>
 800df68:	1b9b      	subs	r3, r3, r6
 800df6a:	50a3      	str	r3, [r4, r2]
 800df6c:	e7b3      	b.n	800ded6 <_malloc_r+0x22>
 800df6e:	6862      	ldr	r2, [r4, #4]
 800df70:	42a3      	cmp	r3, r4
 800df72:	bf0c      	ite	eq
 800df74:	6032      	streq	r2, [r6, #0]
 800df76:	605a      	strne	r2, [r3, #4]
 800df78:	e7ec      	b.n	800df54 <_malloc_r+0xa0>
 800df7a:	4623      	mov	r3, r4
 800df7c:	6864      	ldr	r4, [r4, #4]
 800df7e:	e7b2      	b.n	800dee6 <_malloc_r+0x32>
 800df80:	4634      	mov	r4, r6
 800df82:	6876      	ldr	r6, [r6, #4]
 800df84:	e7b9      	b.n	800defa <_malloc_r+0x46>
 800df86:	230c      	movs	r3, #12
 800df88:	603b      	str	r3, [r7, #0]
 800df8a:	4638      	mov	r0, r7
 800df8c:	f000 f858 	bl	800e040 <__malloc_unlock>
 800df90:	e7a1      	b.n	800ded6 <_malloc_r+0x22>
 800df92:	6025      	str	r5, [r4, #0]
 800df94:	e7de      	b.n	800df54 <_malloc_r+0xa0>
 800df96:	bf00      	nop
 800df98:	2000660c 	.word	0x2000660c

0800df9c <_sbrk_r>:
 800df9c:	b538      	push	{r3, r4, r5, lr}
 800df9e:	4d06      	ldr	r5, [pc, #24]	; (800dfb8 <_sbrk_r+0x1c>)
 800dfa0:	2300      	movs	r3, #0
 800dfa2:	4604      	mov	r4, r0
 800dfa4:	4608      	mov	r0, r1
 800dfa6:	602b      	str	r3, [r5, #0]
 800dfa8:	f7f4 f974 	bl	8002294 <_sbrk>
 800dfac:	1c43      	adds	r3, r0, #1
 800dfae:	d102      	bne.n	800dfb6 <_sbrk_r+0x1a>
 800dfb0:	682b      	ldr	r3, [r5, #0]
 800dfb2:	b103      	cbz	r3, 800dfb6 <_sbrk_r+0x1a>
 800dfb4:	6023      	str	r3, [r4, #0]
 800dfb6:	bd38      	pop	{r3, r4, r5, pc}
 800dfb8:	20006614 	.word	0x20006614

0800dfbc <siprintf>:
 800dfbc:	b40e      	push	{r1, r2, r3}
 800dfbe:	b500      	push	{lr}
 800dfc0:	b09c      	sub	sp, #112	; 0x70
 800dfc2:	ab1d      	add	r3, sp, #116	; 0x74
 800dfc4:	9002      	str	r0, [sp, #8]
 800dfc6:	9006      	str	r0, [sp, #24]
 800dfc8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800dfcc:	4809      	ldr	r0, [pc, #36]	; (800dff4 <siprintf+0x38>)
 800dfce:	9107      	str	r1, [sp, #28]
 800dfd0:	9104      	str	r1, [sp, #16]
 800dfd2:	4909      	ldr	r1, [pc, #36]	; (800dff8 <siprintf+0x3c>)
 800dfd4:	f853 2b04 	ldr.w	r2, [r3], #4
 800dfd8:	9105      	str	r1, [sp, #20]
 800dfda:	6800      	ldr	r0, [r0, #0]
 800dfdc:	9301      	str	r3, [sp, #4]
 800dfde:	a902      	add	r1, sp, #8
 800dfe0:	f000 f890 	bl	800e104 <_svfiprintf_r>
 800dfe4:	9b02      	ldr	r3, [sp, #8]
 800dfe6:	2200      	movs	r2, #0
 800dfe8:	701a      	strb	r2, [r3, #0]
 800dfea:	b01c      	add	sp, #112	; 0x70
 800dfec:	f85d eb04 	ldr.w	lr, [sp], #4
 800dff0:	b003      	add	sp, #12
 800dff2:	4770      	bx	lr
 800dff4:	200005d8 	.word	0x200005d8
 800dff8:	ffff0208 	.word	0xffff0208

0800dffc <strcpy>:
 800dffc:	4603      	mov	r3, r0
 800dffe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e002:	f803 2b01 	strb.w	r2, [r3], #1
 800e006:	2a00      	cmp	r2, #0
 800e008:	d1f9      	bne.n	800dffe <strcpy+0x2>
 800e00a:	4770      	bx	lr

0800e00c <strncpy>:
 800e00c:	b510      	push	{r4, lr}
 800e00e:	3901      	subs	r1, #1
 800e010:	4603      	mov	r3, r0
 800e012:	b132      	cbz	r2, 800e022 <strncpy+0x16>
 800e014:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e018:	f803 4b01 	strb.w	r4, [r3], #1
 800e01c:	3a01      	subs	r2, #1
 800e01e:	2c00      	cmp	r4, #0
 800e020:	d1f7      	bne.n	800e012 <strncpy+0x6>
 800e022:	441a      	add	r2, r3
 800e024:	2100      	movs	r1, #0
 800e026:	4293      	cmp	r3, r2
 800e028:	d100      	bne.n	800e02c <strncpy+0x20>
 800e02a:	bd10      	pop	{r4, pc}
 800e02c:	f803 1b01 	strb.w	r1, [r3], #1
 800e030:	e7f9      	b.n	800e026 <strncpy+0x1a>
	...

0800e034 <__malloc_lock>:
 800e034:	4801      	ldr	r0, [pc, #4]	; (800e03c <__malloc_lock+0x8>)
 800e036:	f000 baf9 	b.w	800e62c <__retarget_lock_acquire_recursive>
 800e03a:	bf00      	nop
 800e03c:	20006618 	.word	0x20006618

0800e040 <__malloc_unlock>:
 800e040:	4801      	ldr	r0, [pc, #4]	; (800e048 <__malloc_unlock+0x8>)
 800e042:	f000 baf4 	b.w	800e62e <__retarget_lock_release_recursive>
 800e046:	bf00      	nop
 800e048:	20006618 	.word	0x20006618

0800e04c <__ssputs_r>:
 800e04c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e050:	688e      	ldr	r6, [r1, #8]
 800e052:	429e      	cmp	r6, r3
 800e054:	4682      	mov	sl, r0
 800e056:	460c      	mov	r4, r1
 800e058:	4690      	mov	r8, r2
 800e05a:	461f      	mov	r7, r3
 800e05c:	d838      	bhi.n	800e0d0 <__ssputs_r+0x84>
 800e05e:	898a      	ldrh	r2, [r1, #12]
 800e060:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e064:	d032      	beq.n	800e0cc <__ssputs_r+0x80>
 800e066:	6825      	ldr	r5, [r4, #0]
 800e068:	6909      	ldr	r1, [r1, #16]
 800e06a:	eba5 0901 	sub.w	r9, r5, r1
 800e06e:	6965      	ldr	r5, [r4, #20]
 800e070:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e074:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e078:	3301      	adds	r3, #1
 800e07a:	444b      	add	r3, r9
 800e07c:	106d      	asrs	r5, r5, #1
 800e07e:	429d      	cmp	r5, r3
 800e080:	bf38      	it	cc
 800e082:	461d      	movcc	r5, r3
 800e084:	0553      	lsls	r3, r2, #21
 800e086:	d531      	bpl.n	800e0ec <__ssputs_r+0xa0>
 800e088:	4629      	mov	r1, r5
 800e08a:	f7ff ff13 	bl	800deb4 <_malloc_r>
 800e08e:	4606      	mov	r6, r0
 800e090:	b950      	cbnz	r0, 800e0a8 <__ssputs_r+0x5c>
 800e092:	230c      	movs	r3, #12
 800e094:	f8ca 3000 	str.w	r3, [sl]
 800e098:	89a3      	ldrh	r3, [r4, #12]
 800e09a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e09e:	81a3      	strh	r3, [r4, #12]
 800e0a0:	f04f 30ff 	mov.w	r0, #4294967295
 800e0a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0a8:	6921      	ldr	r1, [r4, #16]
 800e0aa:	464a      	mov	r2, r9
 800e0ac:	f7ff fe80 	bl	800ddb0 <memcpy>
 800e0b0:	89a3      	ldrh	r3, [r4, #12]
 800e0b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e0b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e0ba:	81a3      	strh	r3, [r4, #12]
 800e0bc:	6126      	str	r6, [r4, #16]
 800e0be:	6165      	str	r5, [r4, #20]
 800e0c0:	444e      	add	r6, r9
 800e0c2:	eba5 0509 	sub.w	r5, r5, r9
 800e0c6:	6026      	str	r6, [r4, #0]
 800e0c8:	60a5      	str	r5, [r4, #8]
 800e0ca:	463e      	mov	r6, r7
 800e0cc:	42be      	cmp	r6, r7
 800e0ce:	d900      	bls.n	800e0d2 <__ssputs_r+0x86>
 800e0d0:	463e      	mov	r6, r7
 800e0d2:	6820      	ldr	r0, [r4, #0]
 800e0d4:	4632      	mov	r2, r6
 800e0d6:	4641      	mov	r1, r8
 800e0d8:	f000 faaa 	bl	800e630 <memmove>
 800e0dc:	68a3      	ldr	r3, [r4, #8]
 800e0de:	1b9b      	subs	r3, r3, r6
 800e0e0:	60a3      	str	r3, [r4, #8]
 800e0e2:	6823      	ldr	r3, [r4, #0]
 800e0e4:	4433      	add	r3, r6
 800e0e6:	6023      	str	r3, [r4, #0]
 800e0e8:	2000      	movs	r0, #0
 800e0ea:	e7db      	b.n	800e0a4 <__ssputs_r+0x58>
 800e0ec:	462a      	mov	r2, r5
 800e0ee:	f000 fab9 	bl	800e664 <_realloc_r>
 800e0f2:	4606      	mov	r6, r0
 800e0f4:	2800      	cmp	r0, #0
 800e0f6:	d1e1      	bne.n	800e0bc <__ssputs_r+0x70>
 800e0f8:	6921      	ldr	r1, [r4, #16]
 800e0fa:	4650      	mov	r0, sl
 800e0fc:	f7ff fe6e 	bl	800dddc <_free_r>
 800e100:	e7c7      	b.n	800e092 <__ssputs_r+0x46>
	...

0800e104 <_svfiprintf_r>:
 800e104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e108:	4698      	mov	r8, r3
 800e10a:	898b      	ldrh	r3, [r1, #12]
 800e10c:	061b      	lsls	r3, r3, #24
 800e10e:	b09d      	sub	sp, #116	; 0x74
 800e110:	4607      	mov	r7, r0
 800e112:	460d      	mov	r5, r1
 800e114:	4614      	mov	r4, r2
 800e116:	d50e      	bpl.n	800e136 <_svfiprintf_r+0x32>
 800e118:	690b      	ldr	r3, [r1, #16]
 800e11a:	b963      	cbnz	r3, 800e136 <_svfiprintf_r+0x32>
 800e11c:	2140      	movs	r1, #64	; 0x40
 800e11e:	f7ff fec9 	bl	800deb4 <_malloc_r>
 800e122:	6028      	str	r0, [r5, #0]
 800e124:	6128      	str	r0, [r5, #16]
 800e126:	b920      	cbnz	r0, 800e132 <_svfiprintf_r+0x2e>
 800e128:	230c      	movs	r3, #12
 800e12a:	603b      	str	r3, [r7, #0]
 800e12c:	f04f 30ff 	mov.w	r0, #4294967295
 800e130:	e0d1      	b.n	800e2d6 <_svfiprintf_r+0x1d2>
 800e132:	2340      	movs	r3, #64	; 0x40
 800e134:	616b      	str	r3, [r5, #20]
 800e136:	2300      	movs	r3, #0
 800e138:	9309      	str	r3, [sp, #36]	; 0x24
 800e13a:	2320      	movs	r3, #32
 800e13c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e140:	f8cd 800c 	str.w	r8, [sp, #12]
 800e144:	2330      	movs	r3, #48	; 0x30
 800e146:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e2f0 <_svfiprintf_r+0x1ec>
 800e14a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e14e:	f04f 0901 	mov.w	r9, #1
 800e152:	4623      	mov	r3, r4
 800e154:	469a      	mov	sl, r3
 800e156:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e15a:	b10a      	cbz	r2, 800e160 <_svfiprintf_r+0x5c>
 800e15c:	2a25      	cmp	r2, #37	; 0x25
 800e15e:	d1f9      	bne.n	800e154 <_svfiprintf_r+0x50>
 800e160:	ebba 0b04 	subs.w	fp, sl, r4
 800e164:	d00b      	beq.n	800e17e <_svfiprintf_r+0x7a>
 800e166:	465b      	mov	r3, fp
 800e168:	4622      	mov	r2, r4
 800e16a:	4629      	mov	r1, r5
 800e16c:	4638      	mov	r0, r7
 800e16e:	f7ff ff6d 	bl	800e04c <__ssputs_r>
 800e172:	3001      	adds	r0, #1
 800e174:	f000 80aa 	beq.w	800e2cc <_svfiprintf_r+0x1c8>
 800e178:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e17a:	445a      	add	r2, fp
 800e17c:	9209      	str	r2, [sp, #36]	; 0x24
 800e17e:	f89a 3000 	ldrb.w	r3, [sl]
 800e182:	2b00      	cmp	r3, #0
 800e184:	f000 80a2 	beq.w	800e2cc <_svfiprintf_r+0x1c8>
 800e188:	2300      	movs	r3, #0
 800e18a:	f04f 32ff 	mov.w	r2, #4294967295
 800e18e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e192:	f10a 0a01 	add.w	sl, sl, #1
 800e196:	9304      	str	r3, [sp, #16]
 800e198:	9307      	str	r3, [sp, #28]
 800e19a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e19e:	931a      	str	r3, [sp, #104]	; 0x68
 800e1a0:	4654      	mov	r4, sl
 800e1a2:	2205      	movs	r2, #5
 800e1a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1a8:	4851      	ldr	r0, [pc, #324]	; (800e2f0 <_svfiprintf_r+0x1ec>)
 800e1aa:	f7f2 f821 	bl	80001f0 <memchr>
 800e1ae:	9a04      	ldr	r2, [sp, #16]
 800e1b0:	b9d8      	cbnz	r0, 800e1ea <_svfiprintf_r+0xe6>
 800e1b2:	06d0      	lsls	r0, r2, #27
 800e1b4:	bf44      	itt	mi
 800e1b6:	2320      	movmi	r3, #32
 800e1b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e1bc:	0711      	lsls	r1, r2, #28
 800e1be:	bf44      	itt	mi
 800e1c0:	232b      	movmi	r3, #43	; 0x2b
 800e1c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e1c6:	f89a 3000 	ldrb.w	r3, [sl]
 800e1ca:	2b2a      	cmp	r3, #42	; 0x2a
 800e1cc:	d015      	beq.n	800e1fa <_svfiprintf_r+0xf6>
 800e1ce:	9a07      	ldr	r2, [sp, #28]
 800e1d0:	4654      	mov	r4, sl
 800e1d2:	2000      	movs	r0, #0
 800e1d4:	f04f 0c0a 	mov.w	ip, #10
 800e1d8:	4621      	mov	r1, r4
 800e1da:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e1de:	3b30      	subs	r3, #48	; 0x30
 800e1e0:	2b09      	cmp	r3, #9
 800e1e2:	d94e      	bls.n	800e282 <_svfiprintf_r+0x17e>
 800e1e4:	b1b0      	cbz	r0, 800e214 <_svfiprintf_r+0x110>
 800e1e6:	9207      	str	r2, [sp, #28]
 800e1e8:	e014      	b.n	800e214 <_svfiprintf_r+0x110>
 800e1ea:	eba0 0308 	sub.w	r3, r0, r8
 800e1ee:	fa09 f303 	lsl.w	r3, r9, r3
 800e1f2:	4313      	orrs	r3, r2
 800e1f4:	9304      	str	r3, [sp, #16]
 800e1f6:	46a2      	mov	sl, r4
 800e1f8:	e7d2      	b.n	800e1a0 <_svfiprintf_r+0x9c>
 800e1fa:	9b03      	ldr	r3, [sp, #12]
 800e1fc:	1d19      	adds	r1, r3, #4
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	9103      	str	r1, [sp, #12]
 800e202:	2b00      	cmp	r3, #0
 800e204:	bfbb      	ittet	lt
 800e206:	425b      	neglt	r3, r3
 800e208:	f042 0202 	orrlt.w	r2, r2, #2
 800e20c:	9307      	strge	r3, [sp, #28]
 800e20e:	9307      	strlt	r3, [sp, #28]
 800e210:	bfb8      	it	lt
 800e212:	9204      	strlt	r2, [sp, #16]
 800e214:	7823      	ldrb	r3, [r4, #0]
 800e216:	2b2e      	cmp	r3, #46	; 0x2e
 800e218:	d10c      	bne.n	800e234 <_svfiprintf_r+0x130>
 800e21a:	7863      	ldrb	r3, [r4, #1]
 800e21c:	2b2a      	cmp	r3, #42	; 0x2a
 800e21e:	d135      	bne.n	800e28c <_svfiprintf_r+0x188>
 800e220:	9b03      	ldr	r3, [sp, #12]
 800e222:	1d1a      	adds	r2, r3, #4
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	9203      	str	r2, [sp, #12]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	bfb8      	it	lt
 800e22c:	f04f 33ff 	movlt.w	r3, #4294967295
 800e230:	3402      	adds	r4, #2
 800e232:	9305      	str	r3, [sp, #20]
 800e234:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e300 <_svfiprintf_r+0x1fc>
 800e238:	7821      	ldrb	r1, [r4, #0]
 800e23a:	2203      	movs	r2, #3
 800e23c:	4650      	mov	r0, sl
 800e23e:	f7f1 ffd7 	bl	80001f0 <memchr>
 800e242:	b140      	cbz	r0, 800e256 <_svfiprintf_r+0x152>
 800e244:	2340      	movs	r3, #64	; 0x40
 800e246:	eba0 000a 	sub.w	r0, r0, sl
 800e24a:	fa03 f000 	lsl.w	r0, r3, r0
 800e24e:	9b04      	ldr	r3, [sp, #16]
 800e250:	4303      	orrs	r3, r0
 800e252:	3401      	adds	r4, #1
 800e254:	9304      	str	r3, [sp, #16]
 800e256:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e25a:	4826      	ldr	r0, [pc, #152]	; (800e2f4 <_svfiprintf_r+0x1f0>)
 800e25c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e260:	2206      	movs	r2, #6
 800e262:	f7f1 ffc5 	bl	80001f0 <memchr>
 800e266:	2800      	cmp	r0, #0
 800e268:	d038      	beq.n	800e2dc <_svfiprintf_r+0x1d8>
 800e26a:	4b23      	ldr	r3, [pc, #140]	; (800e2f8 <_svfiprintf_r+0x1f4>)
 800e26c:	bb1b      	cbnz	r3, 800e2b6 <_svfiprintf_r+0x1b2>
 800e26e:	9b03      	ldr	r3, [sp, #12]
 800e270:	3307      	adds	r3, #7
 800e272:	f023 0307 	bic.w	r3, r3, #7
 800e276:	3308      	adds	r3, #8
 800e278:	9303      	str	r3, [sp, #12]
 800e27a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e27c:	4433      	add	r3, r6
 800e27e:	9309      	str	r3, [sp, #36]	; 0x24
 800e280:	e767      	b.n	800e152 <_svfiprintf_r+0x4e>
 800e282:	fb0c 3202 	mla	r2, ip, r2, r3
 800e286:	460c      	mov	r4, r1
 800e288:	2001      	movs	r0, #1
 800e28a:	e7a5      	b.n	800e1d8 <_svfiprintf_r+0xd4>
 800e28c:	2300      	movs	r3, #0
 800e28e:	3401      	adds	r4, #1
 800e290:	9305      	str	r3, [sp, #20]
 800e292:	4619      	mov	r1, r3
 800e294:	f04f 0c0a 	mov.w	ip, #10
 800e298:	4620      	mov	r0, r4
 800e29a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e29e:	3a30      	subs	r2, #48	; 0x30
 800e2a0:	2a09      	cmp	r2, #9
 800e2a2:	d903      	bls.n	800e2ac <_svfiprintf_r+0x1a8>
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d0c5      	beq.n	800e234 <_svfiprintf_r+0x130>
 800e2a8:	9105      	str	r1, [sp, #20]
 800e2aa:	e7c3      	b.n	800e234 <_svfiprintf_r+0x130>
 800e2ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800e2b0:	4604      	mov	r4, r0
 800e2b2:	2301      	movs	r3, #1
 800e2b4:	e7f0      	b.n	800e298 <_svfiprintf_r+0x194>
 800e2b6:	ab03      	add	r3, sp, #12
 800e2b8:	9300      	str	r3, [sp, #0]
 800e2ba:	462a      	mov	r2, r5
 800e2bc:	4b0f      	ldr	r3, [pc, #60]	; (800e2fc <_svfiprintf_r+0x1f8>)
 800e2be:	a904      	add	r1, sp, #16
 800e2c0:	4638      	mov	r0, r7
 800e2c2:	f3af 8000 	nop.w
 800e2c6:	1c42      	adds	r2, r0, #1
 800e2c8:	4606      	mov	r6, r0
 800e2ca:	d1d6      	bne.n	800e27a <_svfiprintf_r+0x176>
 800e2cc:	89ab      	ldrh	r3, [r5, #12]
 800e2ce:	065b      	lsls	r3, r3, #25
 800e2d0:	f53f af2c 	bmi.w	800e12c <_svfiprintf_r+0x28>
 800e2d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e2d6:	b01d      	add	sp, #116	; 0x74
 800e2d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2dc:	ab03      	add	r3, sp, #12
 800e2de:	9300      	str	r3, [sp, #0]
 800e2e0:	462a      	mov	r2, r5
 800e2e2:	4b06      	ldr	r3, [pc, #24]	; (800e2fc <_svfiprintf_r+0x1f8>)
 800e2e4:	a904      	add	r1, sp, #16
 800e2e6:	4638      	mov	r0, r7
 800e2e8:	f000 f87a 	bl	800e3e0 <_printf_i>
 800e2ec:	e7eb      	b.n	800e2c6 <_svfiprintf_r+0x1c2>
 800e2ee:	bf00      	nop
 800e2f0:	0800ed38 	.word	0x0800ed38
 800e2f4:	0800ed42 	.word	0x0800ed42
 800e2f8:	00000000 	.word	0x00000000
 800e2fc:	0800e04d 	.word	0x0800e04d
 800e300:	0800ed3e 	.word	0x0800ed3e

0800e304 <_printf_common>:
 800e304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e308:	4616      	mov	r6, r2
 800e30a:	4699      	mov	r9, r3
 800e30c:	688a      	ldr	r2, [r1, #8]
 800e30e:	690b      	ldr	r3, [r1, #16]
 800e310:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e314:	4293      	cmp	r3, r2
 800e316:	bfb8      	it	lt
 800e318:	4613      	movlt	r3, r2
 800e31a:	6033      	str	r3, [r6, #0]
 800e31c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e320:	4607      	mov	r7, r0
 800e322:	460c      	mov	r4, r1
 800e324:	b10a      	cbz	r2, 800e32a <_printf_common+0x26>
 800e326:	3301      	adds	r3, #1
 800e328:	6033      	str	r3, [r6, #0]
 800e32a:	6823      	ldr	r3, [r4, #0]
 800e32c:	0699      	lsls	r1, r3, #26
 800e32e:	bf42      	ittt	mi
 800e330:	6833      	ldrmi	r3, [r6, #0]
 800e332:	3302      	addmi	r3, #2
 800e334:	6033      	strmi	r3, [r6, #0]
 800e336:	6825      	ldr	r5, [r4, #0]
 800e338:	f015 0506 	ands.w	r5, r5, #6
 800e33c:	d106      	bne.n	800e34c <_printf_common+0x48>
 800e33e:	f104 0a19 	add.w	sl, r4, #25
 800e342:	68e3      	ldr	r3, [r4, #12]
 800e344:	6832      	ldr	r2, [r6, #0]
 800e346:	1a9b      	subs	r3, r3, r2
 800e348:	42ab      	cmp	r3, r5
 800e34a:	dc26      	bgt.n	800e39a <_printf_common+0x96>
 800e34c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e350:	1e13      	subs	r3, r2, #0
 800e352:	6822      	ldr	r2, [r4, #0]
 800e354:	bf18      	it	ne
 800e356:	2301      	movne	r3, #1
 800e358:	0692      	lsls	r2, r2, #26
 800e35a:	d42b      	bmi.n	800e3b4 <_printf_common+0xb0>
 800e35c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e360:	4649      	mov	r1, r9
 800e362:	4638      	mov	r0, r7
 800e364:	47c0      	blx	r8
 800e366:	3001      	adds	r0, #1
 800e368:	d01e      	beq.n	800e3a8 <_printf_common+0xa4>
 800e36a:	6823      	ldr	r3, [r4, #0]
 800e36c:	68e5      	ldr	r5, [r4, #12]
 800e36e:	6832      	ldr	r2, [r6, #0]
 800e370:	f003 0306 	and.w	r3, r3, #6
 800e374:	2b04      	cmp	r3, #4
 800e376:	bf08      	it	eq
 800e378:	1aad      	subeq	r5, r5, r2
 800e37a:	68a3      	ldr	r3, [r4, #8]
 800e37c:	6922      	ldr	r2, [r4, #16]
 800e37e:	bf0c      	ite	eq
 800e380:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e384:	2500      	movne	r5, #0
 800e386:	4293      	cmp	r3, r2
 800e388:	bfc4      	itt	gt
 800e38a:	1a9b      	subgt	r3, r3, r2
 800e38c:	18ed      	addgt	r5, r5, r3
 800e38e:	2600      	movs	r6, #0
 800e390:	341a      	adds	r4, #26
 800e392:	42b5      	cmp	r5, r6
 800e394:	d11a      	bne.n	800e3cc <_printf_common+0xc8>
 800e396:	2000      	movs	r0, #0
 800e398:	e008      	b.n	800e3ac <_printf_common+0xa8>
 800e39a:	2301      	movs	r3, #1
 800e39c:	4652      	mov	r2, sl
 800e39e:	4649      	mov	r1, r9
 800e3a0:	4638      	mov	r0, r7
 800e3a2:	47c0      	blx	r8
 800e3a4:	3001      	adds	r0, #1
 800e3a6:	d103      	bne.n	800e3b0 <_printf_common+0xac>
 800e3a8:	f04f 30ff 	mov.w	r0, #4294967295
 800e3ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3b0:	3501      	adds	r5, #1
 800e3b2:	e7c6      	b.n	800e342 <_printf_common+0x3e>
 800e3b4:	18e1      	adds	r1, r4, r3
 800e3b6:	1c5a      	adds	r2, r3, #1
 800e3b8:	2030      	movs	r0, #48	; 0x30
 800e3ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e3be:	4422      	add	r2, r4
 800e3c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e3c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e3c8:	3302      	adds	r3, #2
 800e3ca:	e7c7      	b.n	800e35c <_printf_common+0x58>
 800e3cc:	2301      	movs	r3, #1
 800e3ce:	4622      	mov	r2, r4
 800e3d0:	4649      	mov	r1, r9
 800e3d2:	4638      	mov	r0, r7
 800e3d4:	47c0      	blx	r8
 800e3d6:	3001      	adds	r0, #1
 800e3d8:	d0e6      	beq.n	800e3a8 <_printf_common+0xa4>
 800e3da:	3601      	adds	r6, #1
 800e3dc:	e7d9      	b.n	800e392 <_printf_common+0x8e>
	...

0800e3e0 <_printf_i>:
 800e3e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e3e4:	7e0f      	ldrb	r7, [r1, #24]
 800e3e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e3e8:	2f78      	cmp	r7, #120	; 0x78
 800e3ea:	4691      	mov	r9, r2
 800e3ec:	4680      	mov	r8, r0
 800e3ee:	460c      	mov	r4, r1
 800e3f0:	469a      	mov	sl, r3
 800e3f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e3f6:	d807      	bhi.n	800e408 <_printf_i+0x28>
 800e3f8:	2f62      	cmp	r7, #98	; 0x62
 800e3fa:	d80a      	bhi.n	800e412 <_printf_i+0x32>
 800e3fc:	2f00      	cmp	r7, #0
 800e3fe:	f000 80d8 	beq.w	800e5b2 <_printf_i+0x1d2>
 800e402:	2f58      	cmp	r7, #88	; 0x58
 800e404:	f000 80a3 	beq.w	800e54e <_printf_i+0x16e>
 800e408:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e40c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e410:	e03a      	b.n	800e488 <_printf_i+0xa8>
 800e412:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e416:	2b15      	cmp	r3, #21
 800e418:	d8f6      	bhi.n	800e408 <_printf_i+0x28>
 800e41a:	a101      	add	r1, pc, #4	; (adr r1, 800e420 <_printf_i+0x40>)
 800e41c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e420:	0800e479 	.word	0x0800e479
 800e424:	0800e48d 	.word	0x0800e48d
 800e428:	0800e409 	.word	0x0800e409
 800e42c:	0800e409 	.word	0x0800e409
 800e430:	0800e409 	.word	0x0800e409
 800e434:	0800e409 	.word	0x0800e409
 800e438:	0800e48d 	.word	0x0800e48d
 800e43c:	0800e409 	.word	0x0800e409
 800e440:	0800e409 	.word	0x0800e409
 800e444:	0800e409 	.word	0x0800e409
 800e448:	0800e409 	.word	0x0800e409
 800e44c:	0800e599 	.word	0x0800e599
 800e450:	0800e4bd 	.word	0x0800e4bd
 800e454:	0800e57b 	.word	0x0800e57b
 800e458:	0800e409 	.word	0x0800e409
 800e45c:	0800e409 	.word	0x0800e409
 800e460:	0800e5bb 	.word	0x0800e5bb
 800e464:	0800e409 	.word	0x0800e409
 800e468:	0800e4bd 	.word	0x0800e4bd
 800e46c:	0800e409 	.word	0x0800e409
 800e470:	0800e409 	.word	0x0800e409
 800e474:	0800e583 	.word	0x0800e583
 800e478:	682b      	ldr	r3, [r5, #0]
 800e47a:	1d1a      	adds	r2, r3, #4
 800e47c:	681b      	ldr	r3, [r3, #0]
 800e47e:	602a      	str	r2, [r5, #0]
 800e480:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e484:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e488:	2301      	movs	r3, #1
 800e48a:	e0a3      	b.n	800e5d4 <_printf_i+0x1f4>
 800e48c:	6820      	ldr	r0, [r4, #0]
 800e48e:	6829      	ldr	r1, [r5, #0]
 800e490:	0606      	lsls	r6, r0, #24
 800e492:	f101 0304 	add.w	r3, r1, #4
 800e496:	d50a      	bpl.n	800e4ae <_printf_i+0xce>
 800e498:	680e      	ldr	r6, [r1, #0]
 800e49a:	602b      	str	r3, [r5, #0]
 800e49c:	2e00      	cmp	r6, #0
 800e49e:	da03      	bge.n	800e4a8 <_printf_i+0xc8>
 800e4a0:	232d      	movs	r3, #45	; 0x2d
 800e4a2:	4276      	negs	r6, r6
 800e4a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e4a8:	485e      	ldr	r0, [pc, #376]	; (800e624 <_printf_i+0x244>)
 800e4aa:	230a      	movs	r3, #10
 800e4ac:	e019      	b.n	800e4e2 <_printf_i+0x102>
 800e4ae:	680e      	ldr	r6, [r1, #0]
 800e4b0:	602b      	str	r3, [r5, #0]
 800e4b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e4b6:	bf18      	it	ne
 800e4b8:	b236      	sxthne	r6, r6
 800e4ba:	e7ef      	b.n	800e49c <_printf_i+0xbc>
 800e4bc:	682b      	ldr	r3, [r5, #0]
 800e4be:	6820      	ldr	r0, [r4, #0]
 800e4c0:	1d19      	adds	r1, r3, #4
 800e4c2:	6029      	str	r1, [r5, #0]
 800e4c4:	0601      	lsls	r1, r0, #24
 800e4c6:	d501      	bpl.n	800e4cc <_printf_i+0xec>
 800e4c8:	681e      	ldr	r6, [r3, #0]
 800e4ca:	e002      	b.n	800e4d2 <_printf_i+0xf2>
 800e4cc:	0646      	lsls	r6, r0, #25
 800e4ce:	d5fb      	bpl.n	800e4c8 <_printf_i+0xe8>
 800e4d0:	881e      	ldrh	r6, [r3, #0]
 800e4d2:	4854      	ldr	r0, [pc, #336]	; (800e624 <_printf_i+0x244>)
 800e4d4:	2f6f      	cmp	r7, #111	; 0x6f
 800e4d6:	bf0c      	ite	eq
 800e4d8:	2308      	moveq	r3, #8
 800e4da:	230a      	movne	r3, #10
 800e4dc:	2100      	movs	r1, #0
 800e4de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e4e2:	6865      	ldr	r5, [r4, #4]
 800e4e4:	60a5      	str	r5, [r4, #8]
 800e4e6:	2d00      	cmp	r5, #0
 800e4e8:	bfa2      	ittt	ge
 800e4ea:	6821      	ldrge	r1, [r4, #0]
 800e4ec:	f021 0104 	bicge.w	r1, r1, #4
 800e4f0:	6021      	strge	r1, [r4, #0]
 800e4f2:	b90e      	cbnz	r6, 800e4f8 <_printf_i+0x118>
 800e4f4:	2d00      	cmp	r5, #0
 800e4f6:	d04d      	beq.n	800e594 <_printf_i+0x1b4>
 800e4f8:	4615      	mov	r5, r2
 800e4fa:	fbb6 f1f3 	udiv	r1, r6, r3
 800e4fe:	fb03 6711 	mls	r7, r3, r1, r6
 800e502:	5dc7      	ldrb	r7, [r0, r7]
 800e504:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e508:	4637      	mov	r7, r6
 800e50a:	42bb      	cmp	r3, r7
 800e50c:	460e      	mov	r6, r1
 800e50e:	d9f4      	bls.n	800e4fa <_printf_i+0x11a>
 800e510:	2b08      	cmp	r3, #8
 800e512:	d10b      	bne.n	800e52c <_printf_i+0x14c>
 800e514:	6823      	ldr	r3, [r4, #0]
 800e516:	07de      	lsls	r6, r3, #31
 800e518:	d508      	bpl.n	800e52c <_printf_i+0x14c>
 800e51a:	6923      	ldr	r3, [r4, #16]
 800e51c:	6861      	ldr	r1, [r4, #4]
 800e51e:	4299      	cmp	r1, r3
 800e520:	bfde      	ittt	le
 800e522:	2330      	movle	r3, #48	; 0x30
 800e524:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e528:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e52c:	1b52      	subs	r2, r2, r5
 800e52e:	6122      	str	r2, [r4, #16]
 800e530:	f8cd a000 	str.w	sl, [sp]
 800e534:	464b      	mov	r3, r9
 800e536:	aa03      	add	r2, sp, #12
 800e538:	4621      	mov	r1, r4
 800e53a:	4640      	mov	r0, r8
 800e53c:	f7ff fee2 	bl	800e304 <_printf_common>
 800e540:	3001      	adds	r0, #1
 800e542:	d14c      	bne.n	800e5de <_printf_i+0x1fe>
 800e544:	f04f 30ff 	mov.w	r0, #4294967295
 800e548:	b004      	add	sp, #16
 800e54a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e54e:	4835      	ldr	r0, [pc, #212]	; (800e624 <_printf_i+0x244>)
 800e550:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e554:	6829      	ldr	r1, [r5, #0]
 800e556:	6823      	ldr	r3, [r4, #0]
 800e558:	f851 6b04 	ldr.w	r6, [r1], #4
 800e55c:	6029      	str	r1, [r5, #0]
 800e55e:	061d      	lsls	r5, r3, #24
 800e560:	d514      	bpl.n	800e58c <_printf_i+0x1ac>
 800e562:	07df      	lsls	r7, r3, #31
 800e564:	bf44      	itt	mi
 800e566:	f043 0320 	orrmi.w	r3, r3, #32
 800e56a:	6023      	strmi	r3, [r4, #0]
 800e56c:	b91e      	cbnz	r6, 800e576 <_printf_i+0x196>
 800e56e:	6823      	ldr	r3, [r4, #0]
 800e570:	f023 0320 	bic.w	r3, r3, #32
 800e574:	6023      	str	r3, [r4, #0]
 800e576:	2310      	movs	r3, #16
 800e578:	e7b0      	b.n	800e4dc <_printf_i+0xfc>
 800e57a:	6823      	ldr	r3, [r4, #0]
 800e57c:	f043 0320 	orr.w	r3, r3, #32
 800e580:	6023      	str	r3, [r4, #0]
 800e582:	2378      	movs	r3, #120	; 0x78
 800e584:	4828      	ldr	r0, [pc, #160]	; (800e628 <_printf_i+0x248>)
 800e586:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e58a:	e7e3      	b.n	800e554 <_printf_i+0x174>
 800e58c:	0659      	lsls	r1, r3, #25
 800e58e:	bf48      	it	mi
 800e590:	b2b6      	uxthmi	r6, r6
 800e592:	e7e6      	b.n	800e562 <_printf_i+0x182>
 800e594:	4615      	mov	r5, r2
 800e596:	e7bb      	b.n	800e510 <_printf_i+0x130>
 800e598:	682b      	ldr	r3, [r5, #0]
 800e59a:	6826      	ldr	r6, [r4, #0]
 800e59c:	6961      	ldr	r1, [r4, #20]
 800e59e:	1d18      	adds	r0, r3, #4
 800e5a0:	6028      	str	r0, [r5, #0]
 800e5a2:	0635      	lsls	r5, r6, #24
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	d501      	bpl.n	800e5ac <_printf_i+0x1cc>
 800e5a8:	6019      	str	r1, [r3, #0]
 800e5aa:	e002      	b.n	800e5b2 <_printf_i+0x1d2>
 800e5ac:	0670      	lsls	r0, r6, #25
 800e5ae:	d5fb      	bpl.n	800e5a8 <_printf_i+0x1c8>
 800e5b0:	8019      	strh	r1, [r3, #0]
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	6123      	str	r3, [r4, #16]
 800e5b6:	4615      	mov	r5, r2
 800e5b8:	e7ba      	b.n	800e530 <_printf_i+0x150>
 800e5ba:	682b      	ldr	r3, [r5, #0]
 800e5bc:	1d1a      	adds	r2, r3, #4
 800e5be:	602a      	str	r2, [r5, #0]
 800e5c0:	681d      	ldr	r5, [r3, #0]
 800e5c2:	6862      	ldr	r2, [r4, #4]
 800e5c4:	2100      	movs	r1, #0
 800e5c6:	4628      	mov	r0, r5
 800e5c8:	f7f1 fe12 	bl	80001f0 <memchr>
 800e5cc:	b108      	cbz	r0, 800e5d2 <_printf_i+0x1f2>
 800e5ce:	1b40      	subs	r0, r0, r5
 800e5d0:	6060      	str	r0, [r4, #4]
 800e5d2:	6863      	ldr	r3, [r4, #4]
 800e5d4:	6123      	str	r3, [r4, #16]
 800e5d6:	2300      	movs	r3, #0
 800e5d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e5dc:	e7a8      	b.n	800e530 <_printf_i+0x150>
 800e5de:	6923      	ldr	r3, [r4, #16]
 800e5e0:	462a      	mov	r2, r5
 800e5e2:	4649      	mov	r1, r9
 800e5e4:	4640      	mov	r0, r8
 800e5e6:	47d0      	blx	sl
 800e5e8:	3001      	adds	r0, #1
 800e5ea:	d0ab      	beq.n	800e544 <_printf_i+0x164>
 800e5ec:	6823      	ldr	r3, [r4, #0]
 800e5ee:	079b      	lsls	r3, r3, #30
 800e5f0:	d413      	bmi.n	800e61a <_printf_i+0x23a>
 800e5f2:	68e0      	ldr	r0, [r4, #12]
 800e5f4:	9b03      	ldr	r3, [sp, #12]
 800e5f6:	4298      	cmp	r0, r3
 800e5f8:	bfb8      	it	lt
 800e5fa:	4618      	movlt	r0, r3
 800e5fc:	e7a4      	b.n	800e548 <_printf_i+0x168>
 800e5fe:	2301      	movs	r3, #1
 800e600:	4632      	mov	r2, r6
 800e602:	4649      	mov	r1, r9
 800e604:	4640      	mov	r0, r8
 800e606:	47d0      	blx	sl
 800e608:	3001      	adds	r0, #1
 800e60a:	d09b      	beq.n	800e544 <_printf_i+0x164>
 800e60c:	3501      	adds	r5, #1
 800e60e:	68e3      	ldr	r3, [r4, #12]
 800e610:	9903      	ldr	r1, [sp, #12]
 800e612:	1a5b      	subs	r3, r3, r1
 800e614:	42ab      	cmp	r3, r5
 800e616:	dcf2      	bgt.n	800e5fe <_printf_i+0x21e>
 800e618:	e7eb      	b.n	800e5f2 <_printf_i+0x212>
 800e61a:	2500      	movs	r5, #0
 800e61c:	f104 0619 	add.w	r6, r4, #25
 800e620:	e7f5      	b.n	800e60e <_printf_i+0x22e>
 800e622:	bf00      	nop
 800e624:	0800ed49 	.word	0x0800ed49
 800e628:	0800ed5a 	.word	0x0800ed5a

0800e62c <__retarget_lock_acquire_recursive>:
 800e62c:	4770      	bx	lr

0800e62e <__retarget_lock_release_recursive>:
 800e62e:	4770      	bx	lr

0800e630 <memmove>:
 800e630:	4288      	cmp	r0, r1
 800e632:	b510      	push	{r4, lr}
 800e634:	eb01 0402 	add.w	r4, r1, r2
 800e638:	d902      	bls.n	800e640 <memmove+0x10>
 800e63a:	4284      	cmp	r4, r0
 800e63c:	4623      	mov	r3, r4
 800e63e:	d807      	bhi.n	800e650 <memmove+0x20>
 800e640:	1e43      	subs	r3, r0, #1
 800e642:	42a1      	cmp	r1, r4
 800e644:	d008      	beq.n	800e658 <memmove+0x28>
 800e646:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e64a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e64e:	e7f8      	b.n	800e642 <memmove+0x12>
 800e650:	4402      	add	r2, r0
 800e652:	4601      	mov	r1, r0
 800e654:	428a      	cmp	r2, r1
 800e656:	d100      	bne.n	800e65a <memmove+0x2a>
 800e658:	bd10      	pop	{r4, pc}
 800e65a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e65e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e662:	e7f7      	b.n	800e654 <memmove+0x24>

0800e664 <_realloc_r>:
 800e664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e668:	4680      	mov	r8, r0
 800e66a:	4614      	mov	r4, r2
 800e66c:	460e      	mov	r6, r1
 800e66e:	b921      	cbnz	r1, 800e67a <_realloc_r+0x16>
 800e670:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e674:	4611      	mov	r1, r2
 800e676:	f7ff bc1d 	b.w	800deb4 <_malloc_r>
 800e67a:	b92a      	cbnz	r2, 800e688 <_realloc_r+0x24>
 800e67c:	f7ff fbae 	bl	800dddc <_free_r>
 800e680:	4625      	mov	r5, r4
 800e682:	4628      	mov	r0, r5
 800e684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e688:	f000 f81b 	bl	800e6c2 <_malloc_usable_size_r>
 800e68c:	4284      	cmp	r4, r0
 800e68e:	4607      	mov	r7, r0
 800e690:	d802      	bhi.n	800e698 <_realloc_r+0x34>
 800e692:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e696:	d812      	bhi.n	800e6be <_realloc_r+0x5a>
 800e698:	4621      	mov	r1, r4
 800e69a:	4640      	mov	r0, r8
 800e69c:	f7ff fc0a 	bl	800deb4 <_malloc_r>
 800e6a0:	4605      	mov	r5, r0
 800e6a2:	2800      	cmp	r0, #0
 800e6a4:	d0ed      	beq.n	800e682 <_realloc_r+0x1e>
 800e6a6:	42bc      	cmp	r4, r7
 800e6a8:	4622      	mov	r2, r4
 800e6aa:	4631      	mov	r1, r6
 800e6ac:	bf28      	it	cs
 800e6ae:	463a      	movcs	r2, r7
 800e6b0:	f7ff fb7e 	bl	800ddb0 <memcpy>
 800e6b4:	4631      	mov	r1, r6
 800e6b6:	4640      	mov	r0, r8
 800e6b8:	f7ff fb90 	bl	800dddc <_free_r>
 800e6bc:	e7e1      	b.n	800e682 <_realloc_r+0x1e>
 800e6be:	4635      	mov	r5, r6
 800e6c0:	e7df      	b.n	800e682 <_realloc_r+0x1e>

0800e6c2 <_malloc_usable_size_r>:
 800e6c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e6c6:	1f18      	subs	r0, r3, #4
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	bfbc      	itt	lt
 800e6cc:	580b      	ldrlt	r3, [r1, r0]
 800e6ce:	18c0      	addlt	r0, r0, r3
 800e6d0:	4770      	bx	lr
	...

0800e6d4 <_init>:
 800e6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6d6:	bf00      	nop
 800e6d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6da:	bc08      	pop	{r3}
 800e6dc:	469e      	mov	lr, r3
 800e6de:	4770      	bx	lr

0800e6e0 <_fini>:
 800e6e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6e2:	bf00      	nop
 800e6e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6e6:	bc08      	pop	{r3}
 800e6e8:	469e      	mov	lr, r3
 800e6ea:	4770      	bx	lr
