{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1740418446171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740418446171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 14:34:06 2025 " "Processing started: Mon Feb 24 14:34:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740418446171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1740418446171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc_v -c risc_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc_v -c risc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1740418446172 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1740418446408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_riscv.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_riscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RISCV " "Found entity 1: SC_RISCV" {  } { { "SC_RISCV.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/SC_RISCV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740418446447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740418446447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_tb " "Found entity 1: instruction_tb" {  } { { "instruction_tb.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/instruction_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740418446450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740418446450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740418446453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740418446453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740418446455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740418446455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740418446458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740418446458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740418446460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740418446460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740418446464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740418446464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC programcounter_tb.v(9) " "Verilog HDL Declaration information at programcounter_tb.v(9): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "programcounter_tb.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/programcounter_tb.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1740418446469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 programcounter_tb " "Found entity 1: programcounter_tb" {  } { { "programcounter_tb.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/programcounter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740418446469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740418446469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740418446476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740418446476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_target SC_RISCV.v(8) " "Verilog HDL Implicit Net warning at SC_RISCV.v(8): created implicit net for \"PC_target\"" {  } { { "SC_RISCV.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/SC_RISCV.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740418446476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrite SC_RISCV.v(58) " "Verilog HDL Implicit Net warning at SC_RISCV.v(58): created implicit net for \"RegWrite\"" {  } { { "SC_RISCV.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/SC_RISCV.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740418446476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SC_RISCV " "Elaborating entity \"SC_RISCV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1740418446561 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_target SC_RISCV.v(8) " "Verilog HDL or VHDL warning at SC_RISCV.v(8): object \"PC_target\" assigned a value but never read" {  } { { "SC_RISCV.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/SC_RISCV.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1740418446563 "|SC_RISCV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SC_RISCV.v(8) " "Verilog HDL assignment warning at SC_RISCV.v(8): truncated value with size 32 to match size of target (1)" {  } { { "SC_RISCV.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/SC_RISCV.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740418446563 "|SC_RISCV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "SC_RISCV.v" "PC" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/SC_RISCV.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:Inst_Mem " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:Inst_Mem\"" {  } { { "SC_RISCV.v" "Inst_Mem" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/SC_RISCV.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446566 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 InstructionMemory.v(6) " "Net \"mem.data_a\" at InstructionMemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/InstructionMemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740418446567 "|SC_RISCV|InstructionMemory:Inst_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 InstructionMemory.v(6) " "Net \"mem.waddr_a\" at InstructionMemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/InstructionMemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740418446567 "|SC_RISCV|InstructionMemory:Inst_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 InstructionMemory.v(6) " "Net \"mem.we_a\" at InstructionMemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/InstructionMemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740418446567 "|SC_RISCV|InstructionMemory:Inst_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RegFile\"" {  } { { "SC_RISCV.v" "RegFile" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/SC_RISCV.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "SC_RISCV.v" "ALU" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/SC_RISCV.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:Data_Mem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:Data_Mem\"" {  } { { "SC_RISCV.v" "Data_Mem" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/SC_RISCV.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit ctrl_unit:ctrl " "Elaborating entity \"ctrl_unit\" for hierarchy \"ctrl_unit:ctrl\"" {  } { { "SC_RISCV.v" "ctrl" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/SC_RISCV.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446577 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_unit.v(28) " "Verilog HDL Case Statement warning at ctrl_unit.v(28): incomplete case statement has no default case item" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1740418446578 "|ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl ctrl_unit.v(25) " "Verilog HDL Always Construct warning at ctrl_unit.v(25): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740418446578 "|ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_unit.v(49) " "Verilog HDL Case Statement warning at ctrl_unit.v(49): incomplete case statement has no default case item" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1740418446578 "|ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite ctrl_unit.v(49) " "Verilog HDL Always Construct warning at ctrl_unit.v(49): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740418446578 "|ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrc ctrl_unit.v(49) " "Verilog HDL Always Construct warning at ctrl_unit.v(49): inferring latch(es) for variable \"ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740418446578 "|ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc ctrl_unit.v(49) " "Verilog HDL Always Construct warning at ctrl_unit.v(49): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740418446578 "|ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite ctrl_unit.v(49) " "Verilog HDL Always Construct warning at ctrl_unit.v(49): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740418446579 "|ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ResultSrc ctrl_unit.v(49) " "Verilog HDL Always Construct warning at ctrl_unit.v(49): inferring latch(es) for variable \"ResultSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740418446579 "|ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch ctrl_unit.v(49) " "Verilog HDL Always Construct warning at ctrl_unit.v(49): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740418446579 "|ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jump ctrl_unit.v(49) " "Verilog HDL Always Construct warning at ctrl_unit.v(49): inferring latch(es) for variable \"Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740418446579 "|ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp ctrl_unit.v(49) " "Verilog HDL Always Construct warning at ctrl_unit.v(49): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740418446579 "|ctrl_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp.10 ctrl_unit.v(49) " "Inferred latch for \"ALUOp.10\" at ctrl_unit.v(49)" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740418446579 "|ctrl_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp.01 ctrl_unit.v(49) " "Inferred latch for \"ALUOp.01\" at ctrl_unit.v(49)" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740418446579 "|ctrl_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp.00 ctrl_unit.v(49) " "Inferred latch for \"ALUOp.00\" at ctrl_unit.v(49)" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740418446579 "|ctrl_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump ctrl_unit.v(49) " "Inferred latch for \"Jump\" at ctrl_unit.v(49)" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740418446579 "|ctrl_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch ctrl_unit.v(49) " "Inferred latch for \"Branch\" at ctrl_unit.v(49)" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740418446579 "|ctrl_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc\[0\] ctrl_unit.v(49) " "Inferred latch for \"ResultSrc\[0\]\" at ctrl_unit.v(49)" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740418446579 "|ctrl_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc\[1\] ctrl_unit.v(49) " "Inferred latch for \"ResultSrc\[1\]\" at ctrl_unit.v(49)" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740418446579 "|ctrl_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite ctrl_unit.v(49) " "Inferred latch for \"MemWrite\" at ctrl_unit.v(49)" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740418446579 "|ctrl_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc ctrl_unit.v(49) " "Inferred latch for \"ALUSrc\" at ctrl_unit.v(49)" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740418446579 "|ctrl_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] ctrl_unit.v(49) " "Inferred latch for \"ImmSrc\[0\]\" at ctrl_unit.v(49)" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740418446579 "|ctrl_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] ctrl_unit.v(49) " "Inferred latch for \"ImmSrc\[1\]\" at ctrl_unit.v(49)" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740418446579 "|ctrl_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite ctrl_unit.v(49) " "Inferred latch for \"RegWrite\" at ctrl_unit.v(49)" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740418446580 "|ctrl_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] ctrl_unit.v(25) " "Inferred latch for \"ALUControl\[0\]\" at ctrl_unit.v(25)" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740418446580 "|ctrl_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] ctrl_unit.v(25) " "Inferred latch for \"ALUControl\[1\]\" at ctrl_unit.v(25)" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740418446580 "|ctrl_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] ctrl_unit.v(25) " "Inferred latch for \"ALUControl\[2\]\" at ctrl_unit.v(25)" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740418446580 "|ctrl_unit"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DataMemory:Data_Mem\|mem_rtl_0 " "Inferred dual-clock RAM node \"DataMemory:Data_Mem\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1740418446827 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "InstructionMemory:Inst_Mem\|mem " "RAM logic \"InstructionMemory:Inst_Mem\|mem\" is uninferred due to inappropriate RAM size" {  } { { "InstructionMemory.v" "mem" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/InstructionMemory.v" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1740418446827 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1740418446827 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegisterFile:RegFile\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RegisterFile:RegFile\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/risc_v.ram0_RegisterFile_878b6b30.hdl.mif " "Parameter INIT_FILE set to db/risc_v.ram0_RegisterFile_878b6b30.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegisterFile:RegFile\|ram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"RegisterFile:RegFile\|ram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/risc_v.ram0_RegisterFile_878b6b30.hdl.mif " "Parameter INIT_FILE set to db/risc_v.ram0_RegisterFile_878b6b30.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:Data_Mem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:Data_Mem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/risc_v.ram0_DataMemory_73f28fd0.hdl.mif " "Parameter INIT_FILE set to db/risc_v.ram0_DataMemory_73f28fd0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740418446899 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1740418446899 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1740418446899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:RegFile\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RegisterFile:RegFile\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740418446947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:RegFile\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RegisterFile:RegFile\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/risc_v.ram0_RegisterFile_878b6b30.hdl.mif " "Parameter \"INIT_FILE\" = \"db/risc_v.ram0_RegisterFile_878b6b30.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418446947 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740418446947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_isl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_isl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_isl1 " "Found entity 1: altsyncram_isl1" {  } { { "db/altsyncram_isl1.tdf" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/db/altsyncram_isl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740418447003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740418447003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:RegFile\|altsyncram:ram_rtl_1 " "Elaborated megafunction instantiation \"RegisterFile:RegFile\|altsyncram:ram_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740418447015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:RegFile\|altsyncram:ram_rtl_1 " "Instantiated megafunction \"RegisterFile:RegFile\|altsyncram:ram_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/risc_v.ram0_RegisterFile_878b6b30.hdl.mif " "Parameter \"INIT_FILE\" = \"db/risc_v.ram0_RegisterFile_878b6b30.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447015 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740418447015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:Data_Mem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:Data_Mem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740418447025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:Data_Mem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DataMemory:Data_Mem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/risc_v.ram0_DataMemory_73f28fd0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/risc_v.ram0_DataMemory_73f28fd0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740418447025 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740418447025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ki1 " "Found entity 1: altsyncram_6ki1" {  } { { "db/altsyncram_6ki1.tdf" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/db/altsyncram_6ki1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740418447081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740418447081 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1740418447193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_unit:ctrl\|ALUControl\[0\] " "Latch ctrl_unit:ctrl\|ALUControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_unit:ctrl\|ALUOp.10_95 " "Ports D and ENA on the latch are fed by the same signal ctrl_unit:ctrl\|ALUOp.10_95" {  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740418447203 ""}  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740418447203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_unit:ctrl\|ALUControl\[1\] " "Latch ctrl_unit:ctrl\|ALUControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:Inst_Mem\|RD\[14\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem\|RD\[14\]" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/InstructionMemory.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740418447203 ""}  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740418447203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_unit:ctrl\|ImmSrc\[0\] " "Latch ctrl_unit:ctrl\|ImmSrc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:Inst_Mem\|RD\[0\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem\|RD\[0\]" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/InstructionMemory.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740418447203 ""}  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740418447203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_unit:ctrl\|ImmSrc\[1\] " "Latch ctrl_unit:ctrl\|ImmSrc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:Inst_Mem\|RD\[0\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem\|RD\[0\]" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/InstructionMemory.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740418447203 ""}  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740418447203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_unit:ctrl\|ALUSrc " "Latch ctrl_unit:ctrl\|ALUSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:Inst_Mem\|RD\[0\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem\|RD\[0\]" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/InstructionMemory.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740418447203 ""}  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740418447203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_unit:ctrl\|ALUControl\[2\] " "Latch ctrl_unit:ctrl\|ALUControl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:Inst_Mem\|RD\[14\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem\|RD\[14\]" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/InstructionMemory.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740418447203 ""}  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740418447203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_unit:ctrl\|ALUOp.01_103 " "Latch ctrl_unit:ctrl\|ALUOp.01_103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:Inst_Mem\|RD\[0\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem\|RD\[0\]" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/InstructionMemory.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740418447203 ""}  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740418447203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_unit:ctrl\|ALUOp.10_95 " "Latch ctrl_unit:ctrl\|ALUOp.10_95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:Inst_Mem\|RD\[0\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem\|RD\[0\]" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/InstructionMemory.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740418447204 ""}  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740418447204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_unit:ctrl\|RegWrite " "Latch ctrl_unit:ctrl\|RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:Inst_Mem\|RD\[0\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem\|RD\[0\]" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/InstructionMemory.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740418447204 ""}  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740418447204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_unit:ctrl\|ResultSrc\[0\] " "Latch ctrl_unit:ctrl\|ResultSrc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:Inst_Mem\|RD\[0\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem\|RD\[0\]" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/InstructionMemory.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740418447204 ""}  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740418447204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_unit:ctrl\|MemWrite " "Latch ctrl_unit:ctrl\|MemWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:Inst_Mem\|RD\[0\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem\|RD\[0\]" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/InstructionMemory.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740418447204 ""}  } { { "ctrl_unit.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740418447204 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1740418447493 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/output_files/risc_v.map.smsg " "Generated suppressed messages file C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/output_files/risc_v.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1740418447829 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1740418448016 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740418448016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "409 " "Implemented 409 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1740418448084 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1740418448084 ""} { "Info" "ICUT_CUT_TM_LCELLS" "279 " "Implemented 279 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1740418448084 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1740418448084 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1740418448084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740418448108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 14:34:08 2025 " "Processing ended: Mon Feb 24 14:34:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740418448108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740418448108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740418448108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740418448108 ""}
