#ifndef _S3C2440_H_
#define _S3C2440_H_

#define PAGE_TLB_DIR 0x30004000
#define PAGE_TLB_SIZE 4096
#define SDRAM_MAPVECTPHY_ADDR 0x30000000
#define KRNL_INRAM_START 0x30000000

#define PTE_SECT_AP (3<<10)
#define PTE_SECT_DOMAIN (0<<5)
#define PTE_SECT_NOCW (0<<2)
#define PTE_SECT_BIT (2)

#define TCFG0_R 0x51000000
#define TCFG1_R 0x51000004
#define TCON_R 0x51000008
#define TCNTB4_R 0x5100003c

#define ULCON0_R 0x50000000
#define ULCON1_R 0x50004000
#define ULCON2_R 0x50008000

#define UCON0_R 0x50000004
#define UCON1_R 0x50004004
#define UCON2_R 0x50008004

#define UFCON0_R 0x50000008
#define UFCON1_R 0x50004008
#define UFCON2_R 0x50008008 

#define UMCON0_R 0x5000000C
#define UMCON1_R 0x5000400C

#define UTRSTAT0_R 0x50000010
#define UTRSTAT1_R 0x50004010
#define UTRSTAT2_R 0x50008010 

#define UERSTAT0_R 0x50000014
#define UERSTAT1_R 0x50004014
#define UERSTAT2_R 0x50008014 

#define UFSTAT0_R 0x50000018
#define UFSTAT1_R 0x50004018
#define UFSTAT2_R 0x50008018

#define UMSTAT0_R 0x5000001C
#define UMSTAT1_R 0x5000401C

#define UTXH0_R 0x50000020
#define UTXH1_R 0x50004020
#define UTXH2_R 0x50008020

#define URXH0_R 0x50000024
#define URXH1_R 0x50004024
#define URXH2_R 0x50008024

#define UBRDIV0_R 0x50000028
#define UBRDIV1_R 0x50004028
#define UBRDIV2_R 0x50008028

#define INTOFFSET_R 0x4a000014
#define SRCPND_R 0x4a000000
#define SUBSRCPND_R 0x4a000018
#define EINTPEND_R 0x560000a8
#define INTMSK_R 0x4a000008
#define INTSUBMSK_R 0x4a00001c
#define EINTMASK_R 0x560000a4
#define INTPND_R 0x4a000010
void s3c2440_init_platform(void);


#endif
