Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/aerondight/COA Final Assignment/KGPminiRISC/full_tb_1_isim_beh.exe -prj /home/aerondight/COA Final Assignment/KGPminiRISC/full_tb_1_beh.prj work.full_tb_1 work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/lcu_16_bit.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/cla_4_bit.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/lcu_32_bit.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/cla_16_bit.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/mux_4x1.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/mux_2x1.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/ipcore_dir/instruction_memory_generator.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/ipcore_dir/data_memory_generator.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/diff.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/cla_32_bit.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/sign_extend_16_32.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/sign_extend_15_32.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/reg_file.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/program_counter.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/instruction_memory.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/instruction_decoder.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/data_memory.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/branch_control.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/alu.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/data_path.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/control_unit.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/KGPminiRISC.v" into library work
Analyzing Verilog file "/home/aerondight/COA Final Assignment/KGPminiRISC/full_tb_1.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 85408 KB
Fuse CPU Usage: 1040 ms
Compiling module control_unit
Compiling module reg_file
Compiling module instruction_decoder
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module instruction_memory_generator
Compiling module instruction_memory
Compiling module program_counter
Compiling module sign_extend_15_32
Compiling module sign_extend_16_32
Compiling module mux_2x1
Compiling module lcu_32bit
Compiling module lcu_16bit
Compiling module cla_4bit
Compiling module cla_16bit
Compiling module cla_32bit
Compiling module diff
Compiling module mux_4x1
Compiling module alu
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module data_memory_generator
Compiling module data_memory
Compiling module branch_control
Compiling module data_path
Compiling module KGPminiRISC
Compiling module full_tb_1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 13 sub-compilation(s) to finish...
Compiled 33 Verilog Units
Built simulation executable /home/aerondight/COA Final Assignment/KGPminiRISC/full_tb_1_isim_beh.exe
Fuse Memory Usage: 1173160 KB
Fuse CPU Usage: 1140 ms
GCC CPU Usage: 3300 ms
