{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 1.2800"
  ],
  "cts__clock__skew__hold": 0.0125,
  "cts__clock__skew__hold__post_repair": 0.0134,
  "cts__clock__skew__hold__pre_repair": 0.0134,
  "cts__clock__skew__setup": 0.0125,
  "cts__clock__skew__setup__post_repair": 0.0134,
  "cts__clock__skew__setup__pre_repair": 0.0134,
  "cts__design__instance__area": 2258.8799,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 1926.72,
  "cts__design__instance__area__pre_repair": 1926.72,
  "cts__design__instance__area__stdcell": 2258.8799,
  "cts__design__instance__area__stdcell__post_repair": 1926.72,
  "cts__design__instance__area__stdcell__pre_repair": 1926.72,
  "cts__design__instance__count": 498,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 441,
  "cts__design__instance__count__pre_repair": 441,
  "cts__design__instance__count__setup_buffer": 57.0,
  "cts__design__instance__count__stdcell": 498,
  "cts__design__instance__count__stdcell__post_repair": 441,
  "cts__design__instance__count__stdcell__pre_repair": 441,
  "cts__design__instance__displacement__max": 12.725,
  "cts__design__instance__displacement__mean": 0.7845,
  "cts__design__instance__displacement__total": 390.752,
  "cts__design__instance__utilization": 0.3565,
  "cts__design__instance__utilization__post_repair": 0.3041,
  "cts__design__instance__utilization__pre_repair": 0.3041,
  "cts__design__instance__utilization__stdcell": 0.3565,
  "cts__design__instance__utilization__stdcell__post_repair": 0.3041,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.3041,
  "cts__design__io": 54,
  "cts__design__io__post_repair": 54,
  "cts__design__io__pre_repair": 54,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0006,
  "cts__power__internal__total__post_repair": 0.0005,
  "cts__power__internal__total__pre_repair": 0.0005,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0004,
  "cts__power__switching__total__post_repair": 0.0004,
  "cts__power__switching__total__pre_repair": 0.0004,
  "cts__power__total": 0.001,
  "cts__power__total__post_repair": 0.0009,
  "cts__power__total__pre_repair": 0.0009,
  "cts__route__wirelength__estimated": 5123.464,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.9874,
  "cts__timing__drv__max_cap_limit__post_repair": 0.9766,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.9766,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.9019,
  "cts__timing__drv__max_slew_limit__post_repair": 0.9061,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.9061,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -1.18,
  "cts__timing__setup__tns__post_repair": -2.53,
  "cts__timing__setup__tns__pre_repair": -2.53,
  "cts__timing__setup__ws": -0.12,
  "cts__timing__setup__ws__post_repair": -0.41,
  "cts__timing__setup__ws__pre_repair": -0.41,
  "detailedplace__cpu__total": 3.35,
  "detailedplace__design__instance__area": 1902.72,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 1902.72,
  "detailedplace__design__instance__count": 436,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 436,
  "detailedplace__design__instance__displacement__max": 5.9,
  "detailedplace__design__instance__displacement__mean": 1.2775,
  "detailedplace__design__instance__displacement__total": 557.1395,
  "detailedplace__design__instance__utilization": 0.3003,
  "detailedplace__design__instance__utilization__stdcell": 0.3003,
  "detailedplace__design__io": 54,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 300540.0,
  "detailedplace__power__internal__total": 0.0005,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0002,
  "detailedplace__power__total": 0.0007,
  "detailedplace__route__wirelength__estimated": 4724.6135,
  "detailedplace__runtime__total": "0:03.64",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.9766,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.7675,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -0.52,
  "detailedplace__timing__setup__ws": -0.21,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 115,
  "detailedroute__route__drc_errors__iter:2": 20,
  "detailedroute__route__drc_errors__iter:3": 13,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 451,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 2175,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 2175,
  "detailedroute__route__wirelength": 6063,
  "detailedroute__route__wirelength__iter:1": 6147,
  "detailedroute__route__wirelength__iter:2": 6058,
  "detailedroute__route__wirelength__iter:3": 6063,
  "detailedroute__route__wirelength__iter:4": 6063,
  "finish__clock__skew__hold": 0.008,
  "finish__clock__skew__setup": 0.008,
  "finish__cpu__total": 4.54,
  "finish__design__instance__area": 2258.8799,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 2258.8799,
  "finish__design__instance__count": 498,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 498,
  "finish__design__instance__utilization": 0.3565,
  "finish__design__instance__utilization__stdcell": 0.3565,
  "finish__design__io": 54,
  "finish__mem__peak": 374464.0,
  "finish__power__internal__total": 0.0006,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0003,
  "finish__power__total": 0.0009,
  "finish__runtime__total": "0:05.07",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9893,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.9326,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": -0.7,
  "finish__timing__setup__ws": -0.18,
  "finish__timing__wns_percent_delay": -11.118824,
  "floorplan__cpu__total": 3.28,
  "floorplan__design__instance__area": 1702.5601,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 1702.5601,
  "floorplan__design__instance__count": 300,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 300,
  "floorplan__design__instance__utilization": 0.2687,
  "floorplan__design__instance__utilization__stdcell": 0.2687,
  "floorplan__design__io": 54,
  "floorplan__mem__peak": 296668.0,
  "floorplan__power__internal__total": 0.0004,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0003,
  "floorplan__power__total": 0.0007,
  "floorplan__runtime__total": "0:03.59",
  "floorplan__timing__setup__tns": -4.97,
  "floorplan__timing__setup__ws": -0.33,
  "globalplace__design__instance__area": 1782.24,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 1782.24,
  "globalplace__design__instance__count": 383,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 383,
  "globalplace__design__instance__utilization": 0.2813,
  "globalplace__design__instance__utilization__stdcell": 0.2813,
  "globalplace__design__io": 54,
  "globalplace__power__internal__total": 0.0004,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0002,
  "globalplace__power__total": 0.0007,
  "globalplace__timing__setup__tns": -6.38,
  "globalplace__timing__setup__ws": -0.41,
  "globalroute__clock__skew__hold": 0.012,
  "globalroute__clock__skew__setup": 0.012,
  "globalroute__design__instance__area": 2258.8799,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 2258.8799,
  "globalroute__design__instance__count": 498,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 498,
  "globalroute__design__instance__utilization": 0.3565,
  "globalroute__design__instance__utilization__stdcell": 0.3565,
  "globalroute__design__io": 54,
  "globalroute__power__internal__total": 0.0006,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0004,
  "globalroute__power__total": 0.001,
  "globalroute__timing__clock__slack": -0.288,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.9842,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.9031,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -2.4,
  "globalroute__timing__setup__ws": -0.29,
  "placeopt__cpu__total": 3.45,
  "placeopt__design__instance__area": 1902.72,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 1782.24,
  "placeopt__design__instance__area__stdcell": 1902.72,
  "placeopt__design__instance__area__stdcell__pre_opt": 1782.24,
  "placeopt__design__instance__count": 436,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 383,
  "placeopt__design__instance__count__stdcell": 436,
  "placeopt__design__instance__count__stdcell__pre_opt": 383,
  "placeopt__design__instance__utilization": 0.3003,
  "placeopt__design__instance__utilization__pre_opt": 0.2813,
  "placeopt__design__instance__utilization__stdcell": 0.3003,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.2813,
  "placeopt__design__io": 54,
  "placeopt__design__io__pre_opt": 54,
  "placeopt__mem__peak": 317784.0,
  "placeopt__power__internal__total": 0.0005,
  "placeopt__power__internal__total__pre_opt": 0.0004,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0002,
  "placeopt__power__switching__total__pre_opt": 0.0002,
  "placeopt__power__total": 0.0007,
  "placeopt__power__total__pre_opt": 0.0007,
  "placeopt__runtime__total": "0:03.77",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.9728,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.7797,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -0.39,
  "placeopt__timing__setup__tns__pre_opt": -6.38,
  "placeopt__timing__setup__ws": -0.18,
  "placeopt__timing__setup__ws__pre_opt": -0.41,
  "run__flow__design": "gcd",
  "run__flow__generate_date": "2022-09-29 20:13",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5083-ga783d1b9c",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "b25f2daf0825d34d8053a13141d30ac3424479e7",
  "run__flow__scripts_commit": "97d54ba50c9e1213757524d9bd4e1a40d26c1a17",
  "run__flow__uuid": "2d362c8c-32eb-446e-808f-29d2655488bf",
  "run__flow__variant": "base",
  "synth__cpu__total": 6.64,
  "synth__design__instance__area__stdcell": 1790.4,
  "synth__design__instance__count__stdcell": 311.0,
  "synth__mem__peak": 168712.0,
  "synth__runtime__total": "0:07.13",
  "total_time": "0:00:23.200000"
}