do uart_rx.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:21:03 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 09:21:03 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:21:03 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 09:21:03 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:21:03 on Jul 31,2020
# vlog -reportprogress 300 uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 09:21:03 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:21:03 on Jul 31,2020
# vlog -reportprogress 300 uart_rx_tb.v 
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 09:21:03 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui D:\STUDY\GitHubWork\Verilog-learning\08_uart\uart.mpf 
# Start time: 09:21:03 on Jul 31,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx_tb
# Loading work.uart_rx_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx
# Loading work.uart_rx
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 67551  Hostname: LAPTOP-E1JQUC07  ProcessID: 8792
# 
#           Attempting to use alternate WLF file "./wlft3c277v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft3c277v
# 
# ** Note: $finish    : uart_rx_tb.v(98)
#    Time: 2573 ns  Iteration: 0  Instance: /uart_rx_tb
# 1
# Break in Module uart_rx_tb at uart_rx_tb.v line 98
# .main_pane.wave.interior.cs.body.pw.wf
do uart_rx.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:27:45 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 09:27:45 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:27:45 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 09:27:45 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:27:45 on Jul 31,2020
# vlog -reportprogress 300 uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 09:27:45 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:27:45 on Jul 31,2020
# vlog -reportprogress 300 uart_rx_tb.v 
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 09:27:45 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 09:27:46 on Jul 31,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx_tb
# Loading work.uart_rx_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx
# Loading work.uart_rx
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 67551  Hostname: LAPTOP-E1JQUC07  ProcessID: 8792
# 
#           Attempting to use alternate WLF file "./wlftak5v5r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftak5v5r
# 
# ** Note: $finish    : uart_rx_tb.v(98)
#    Time: 5133 ns  Iteration: 0  Instance: /uart_rx_tb
# 1
# Break in Module uart_rx_tb at uart_rx_tb.v line 98
# .main_pane.wave.interior.cs.body.pw.wf
do uart_rx.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:28:21 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 09:28:21 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:28:21 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 09:28:21 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:28:21 on Jul 31,2020
# vlog -reportprogress 300 uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 09:28:21 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:28:21 on Jul 31,2020
# vlog -reportprogress 300 uart_rx_tb.v 
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 09:28:21 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 09:28:29 on Jul 31,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx_tb
# Loading work.uart_rx_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx
# Loading work.uart_rx
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 67551  Hostname: LAPTOP-E1JQUC07  ProcessID: 8792
# 
#           Attempting to use alternate WLF file "./wlfttrsj7z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfttrsj7z
# 
# ** Note: $finish    : uart_rx_tb.v(98)
#    Time: 5133 ns  Iteration: 0  Instance: /uart_rx_tb
# 1
# Break in Module uart_rx_tb at uart_rx_tb.v line 98
# .main_pane.wave.interior.cs.body.pw.wf
do uart_rx.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:36:15 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 09:36:15 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:36:15 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 09:36:15 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:36:15 on Jul 31,2020
# vlog -reportprogress 300 uart_rx.v 
# -- Compiling module uart_rx
# ** Error: uart_rx.v(50): (vlog-2730) Undefined variable: 'rx_d1_r'.
# 
# ** Error: uart_rx.v(51): (vlog-2730) Undefined variable: 'rx_d2_r'.
# 
# End time: 09:36:15 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: D:/STUDY/Modelsim/win64/vlog failed.
# Error in macro ./uart_rx.do line 3
# D:/STUDY/Modelsim/win64/vlog failed.
#     while executing
# "vlog uart_rx.v"
do uart_rx.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:36:45 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 09:36:45 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:36:45 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 09:36:45 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:36:45 on Jul 31,2020
# vlog -reportprogress 300 uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 09:36:45 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:36:45 on Jul 31,2020
# vlog -reportprogress 300 uart_rx_tb.v 
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 09:36:45 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 09:36:46 on Jul 31,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx_tb
# Loading work.uart_rx_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx
# Loading work.uart_rx
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 67551  Hostname: LAPTOP-E1JQUC07  ProcessID: 8792
# 
#           Attempting to use alternate WLF file "./wlft3xk134".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft3xk134
# 
# ** Error: (vish-4014) No objects found matching '/uart_rx_tb/rx_duf/rxd_d3_r'.
# Executing ONERROR command at macro ./uart_rx.do line 19
# ** Error: (vish-4014) No objects found matching '/uart_rx_tb/rx_duf/rxd_d4_r'.
# Executing ONERROR command at macro ./uart_rx.do line 20
# ** Note: $finish    : uart_rx_tb.v(98)
#    Time: 5133 ns  Iteration: 0  Instance: /uart_rx_tb
# 1
# Break in Module uart_rx_tb at uart_rx_tb.v line 98
# .main_pane.wave.interior.cs.body.pw.wf
do uart_rx.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:38:21 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 09:38:21 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:38:21 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 09:38:21 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:38:21 on Jul 31,2020
# vlog -reportprogress 300 uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 09:38:21 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:38:21 on Jul 31,2020
# vlog -reportprogress 300 uart_rx_tb.v 
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 09:38:21 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 09:38:24 on Jul 31,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx_tb
# Loading work.uart_rx_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx
# Loading work.uart_rx
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 67551  Hostname: LAPTOP-E1JQUC07  ProcessID: 8792
# 
#           Attempting to use alternate WLF file "./wlft22tb8r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft22tb8r
# 
# ** Error: (vish-4014) No objects found matching '/uart_rx_tb/rx_duf/rxd_d3_r'.
# Executing ONERROR command at macro ./uart_rx.do line 19
# ** Error: (vish-4014) No objects found matching '/uart_rx_tb/rx_duf/rxd_d4_r'.
# Executing ONERROR command at macro ./uart_rx.do line 20
# ** Note: $finish    : uart_rx_tb.v(98)
#    Time: 5133 ns  Iteration: 0  Instance: /uart_rx_tb
# 1
# Break in Module uart_rx_tb at uart_rx_tb.v line 98
# .main_pane.wave.interior.cs.body.pw.wf
do uart_rx.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:40:40 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 09:40:40 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:40:40 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 09:40:40 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:40:40 on Jul 31,2020
# vlog -reportprogress 300 uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 09:40:40 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:40:40 on Jul 31,2020
# vlog -reportprogress 300 uart_rx_tb.v 
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 09:40:40 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 09:40:42 on Jul 31,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx_tb
# Loading work.uart_rx_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx
# Loading work.uart_rx
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 67551  Hostname: LAPTOP-E1JQUC07  ProcessID: 8792
# 
#           Attempting to use alternate WLF file "./wlftnji35n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftnji35n
# 
# ** Error: (vish-4014) No objects found matching '/uart_rx_tb/rx_duf/rxd_d3_r'.
# Executing ONERROR command at macro ./uart_rx.do line 19
# ** Error: (vish-4014) No objects found matching '/uart_rx_tb/rx_duf/rxd_d4_r'.
# Executing ONERROR command at macro ./uart_rx.do line 20
# ** Note: $finish    : uart_rx_tb.v(98)
#    Time: 5133 ns  Iteration: 0  Instance: /uart_rx_tb
# 1
# Break in Module uart_rx_tb at uart_rx_tb.v line 98
# .main_pane.wave.interior.cs.body.pw.wf
do uart_rx.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:41:26 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 09:41:26 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:41:26 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 09:41:26 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:41:26 on Jul 31,2020
# vlog -reportprogress 300 uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 09:41:26 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:41:27 on Jul 31,2020
# vlog -reportprogress 300 uart_rx_tb.v 
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 09:41:27 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 09:41:29 on Jul 31,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx_tb
# Loading work.uart_rx_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx
# Loading work.uart_rx
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 67551  Hostname: LAPTOP-E1JQUC07  ProcessID: 8792
# 
#           Attempting to use alternate WLF file "./wlft5z5n7e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft5z5n7e
# 
# ** Error: (vish-4014) No objects found matching '/uart_rx_tb/rx_duf/rxd_d3_r'.
# Executing ONERROR command at macro ./uart_rx.do line 19
# ** Error: (vish-4014) No objects found matching '/uart_rx_tb/rx_duf/rxd_d4_r'.
# Executing ONERROR command at macro ./uart_rx.do line 20
# ** Note: $finish    : uart_rx_tb.v(98)
#    Time: 5133 ns  Iteration: 0  Instance: /uart_rx_tb
# 1
# Break in Module uart_rx_tb at uart_rx_tb.v line 98
# .main_pane.wave.interior.cs.body.pw.wf
do uart_rx.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:43:22 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 09:43:22 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:43:22 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 09:43:22 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:43:22 on Jul 31,2020
# vlog -reportprogress 300 uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 09:43:22 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:43:22 on Jul 31,2020
# vlog -reportprogress 300 uart_rx_tb.v 
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 09:43:22 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 09:43:23 on Jul 31,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx_tb
# Loading work.uart_rx_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx
# Loading work.uart_rx
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 67551  Hostname: LAPTOP-E1JQUC07  ProcessID: 8792
# 
#           Attempting to use alternate WLF file "./wlft3kqvmj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft3kqvmj
# 
# ** Error: (vish-4014) No objects found matching '/uart_rx_tb/rx_duf/rxd_d3_r'.
# Executing ONERROR command at macro ./uart_rx.do line 19
# ** Error: (vish-4014) No objects found matching '/uart_rx_tb/rx_duf/rxd_d4_r'.
# Executing ONERROR command at macro ./uart_rx.do line 20
# ** Note: $finish    : uart_rx_tb.v(99)
#    Time: 5213 ns  Iteration: 0  Instance: /uart_rx_tb
# 1
# Break in Module uart_rx_tb at uart_rx_tb.v line 99
# .main_pane.wave.interior.cs.body.pw.wf
do uart_rx.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:04:02 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 10:04:02 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:04:02 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 10:04:02 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:04:02 on Jul 31,2020
# vlog -reportprogress 300 uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:04:02 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:04:02 on Jul 31,2020
# vlog -reportprogress 300 uart_rx_tb.v 
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 10:04:02 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 10:04:03 on Jul 31,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx_tb
# Loading work.uart_rx_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx
# Loading work.uart_rx
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 67551  Hostname: LAPTOP-E1JQUC07  ProcessID: 8792
# 
#           Attempting to use alternate WLF file "./wlftv891gg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftv891gg
# 
# ** Error: (vish-4014) No objects found matching '/uart_rx_tb/rx_duf/rxd_d3_r'.
# Executing ONERROR command at macro ./uart_rx.do line 19
# ** Error: (vish-4014) No objects found matching '/uart_rx_tb/rx_duf/rxd_d4_r'.
# Executing ONERROR command at macro ./uart_rx.do line 20
# ** Note: $finish    : uart_rx_tb.v(99)
#    Time: 5213 ns  Iteration: 0  Instance: /uart_rx_tb
# 1
# Break in Module uart_rx_tb at uart_rx_tb.v line 99
# .main_pane.wave.interior.cs.body.pw.wf
do uart_rx.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:11:44 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 10:11:44 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:11:44 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 10:11:44 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:11:44 on Jul 31,2020
# vlog -reportprogress 300 uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:11:44 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:11:44 on Jul 31,2020
# vlog -reportprogress 300 uart_rx_tb.v 
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 10:11:44 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 10:11:45 on Jul 31,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx_tb
# Loading work.uart_rx_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx
# Loading work.uart_rx
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 67551  Hostname: LAPTOP-E1JQUC07  ProcessID: 8792
# 
#           Attempting to use alternate WLF file "./wlftwm1gdk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftwm1gdk
# 
# ** Error: (vish-4014) No objects found matching '/uart_rx_tb/rx_duf/rxd_d3_r'.
# Executing ONERROR command at macro ./uart_rx.do line 19
# ** Error: (vish-4014) No objects found matching '/uart_rx_tb/rx_duf/rxd_d4_r'.
# Executing ONERROR command at macro ./uart_rx.do line 20
# ** Note: $finish    : uart_rx_tb.v(99)
#    Time: 5213 ns  Iteration: 0  Instance: /uart_rx_tb
# 1
# Break in Module uart_rx_tb at uart_rx_tb.v line 99
# .main_pane.wave.interior.cs.body.pw.wf
do uart_rx.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:22:03 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 10:22:03 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:22:03 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 10:22:03 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:22:03 on Jul 31,2020
# vlog -reportprogress 300 uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:22:03 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:22:03 on Jul 31,2020
# vlog -reportprogress 300 uart_rx_tb.v 
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 10:22:03 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 10:22:04 on Jul 31,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx_tb
# Loading work.uart_rx_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx
# Loading work.uart_rx
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 67551  Hostname: LAPTOP-E1JQUC07  ProcessID: 8792
# 
#           Attempting to use alternate WLF file "./wlftb72r39".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftb72r39
# 
# ** Note: $finish    : uart_rx_tb.v(99)
#    Time: 5213 ns  Iteration: 0  Instance: /uart_rx_tb
# 1
# Break in Module uart_rx_tb at uart_rx_tb.v line 99
# .main_pane.wave.interior.cs.body.pw.wf
do uart_tx.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:24:41 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 10:24:41 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:24:41 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 10:24:41 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:24:41 on Jul 31,2020
# vlog -reportprogress 300 uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:24:41 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:24:41 on Jul 31,2020
# vlog -reportprogress 300 uart_tx_tb.v 
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 10:24:41 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 10:24:43 on Jul 31,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_tx_tb
# Loading work.uart_tx_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_tx
# Loading work.uart_tx
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 67551  Hostname: LAPTOP-E1JQUC07  ProcessID: 8792
# 
#           Attempting to use alternate WLF file "./wlftvgc0hq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftvgc0hq
# 
# ** Note: $finish    : uart_tx_tb.v(68)
#    Time: 4513 ns  Iteration: 0  Instance: /uart_tx_tb
# 1
# Break in Module uart_tx_tb at uart_tx_tb.v line 68
# .main_pane.wave.interior.cs.body.pw.wf
do uart_tx.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:31:34 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 10:31:34 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:31:34 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 10:31:34 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:31:34 on Jul 31,2020
# vlog -reportprogress 300 uart_tx.v 
# -- Compiling module uart_tx
# ** Error: (vlog-13069) uart_tx.v(53): near "wire": syntax error, unexpected wire.
# 
# ** Error: uart_tx.v(56): (vlog-2730) Undefined variable: 'txd_pose'.
# 
# ** Error: uart_tx.v(56): LHS in procedural continuous assignment may not be a net: txd_pose.
# ** Error: uart_tx.v(57): Declarations not allowed in unnamed block.
# ** Error: uart_tx.v(60): Illegal declaration after the statement near line '56'.  Declarations must precede statements.  Look for stray semicolons.
# End time: 10:31:34 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: D:/STUDY/Modelsim/win64/vlog failed.
# Error in macro ./uart_tx.do line 3
# D:/STUDY/Modelsim/win64/vlog failed.
#     while executing
# "vlog uart_tx.v"
do uart_tx.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:32:31 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 10:32:31 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:32:31 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 10:32:31 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:32:31 on Jul 31,2020
# vlog -reportprogress 300 uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:32:31 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:32:31 on Jul 31,2020
# vlog -reportprogress 300 uart_tx_tb.v 
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 10:32:31 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 10:32:33 on Jul 31,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_tx_tb
# Loading work.uart_tx_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_tx
# Loading work.uart_tx
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 67551  Hostname: LAPTOP-E1JQUC07  ProcessID: 8792
# 
#           Attempting to use alternate WLF file "./wlftv8dt96".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftv8dt96
# 
# ** Note: $finish    : uart_tx_tb.v(68)
#    Time: 4513 ns  Iteration: 0  Instance: /uart_tx_tb
# 1
# Break in Module uart_tx_tb at uart_tx_tb.v line 68
# .main_pane.wave.interior.cs.body.pw.wf
do uart_tx.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:44:01 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 10:44:01 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:44:01 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 10:44:01 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:44:02 on Jul 31,2020
# vlog -reportprogress 300 uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:44:02 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:44:02 on Jul 31,2020
# vlog -reportprogress 300 uart_tx_tb.v 
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 10:44:02 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 10:44:03 on Jul 31,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_tx_tb
# Loading work.uart_tx_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_tx
# Loading work.uart_tx
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 67551  Hostname: LAPTOP-E1JQUC07  ProcessID: 8792
# 
#           Attempting to use alternate WLF file "./wlftza9k5k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftza9k5k
# 
# ** Note: $finish    : uart_tx_tb.v(68)
#    Time: 4513 ns  Iteration: 0  Instance: /uart_tx_tb
# 1
# Break in Module uart_tx_tb at uart_tx_tb.v line 68
# .main_pane.wave.interior.cs.body.pw.wf
do uart_top.dp
# Cannot open macro file: uart_top.dp
do uart_top.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:55:45 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 10:55:45 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:55:45 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 10:55:45 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:55:45 on Jul 31,2020
# vlog -reportprogress 300 uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:55:45 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:55:45 on Jul 31,2020
# vlog -reportprogress 300 uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:55:45 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:55:45 on Jul 31,2020
# vlog -reportprogress 300 uart_top.v 
# -- Compiling module uart_top
# 
# Top level modules:
# 	uart_top
# End time: 10:55:45 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:55:45 on Jul 31,2020
# vlog -reportprogress 300 uart_top_tb.v 
# -- Compiling module uart_top_tb
# 
# Top level modules:
# 	uart_top_tb
# End time: 10:55:45 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 10:55:46 on Jul 31,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_top_tb
# Loading work.uart_top_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_top
# Loading work.uart_top
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_baud
# Loading work.uart_baud
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_tx
# Loading work.uart_tx
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx
# Loading work.uart_rx
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 67551  Hostname: LAPTOP-E1JQUC07  ProcessID: 8792
# 
#           Attempting to use alternate WLF file "./wlfthtyv7b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfthtyv7b
# 
# ** Note: $finish    : uart_top_tb.v(115)
#    Time: 9613 ns  Iteration: 0  Instance: /uart_top_tb
# 1
# Break in Module uart_top_tb at uart_top_tb.v line 115
# .main_pane.wave.interior.cs.body.pw.wf
do uart_top.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:56:42 on Jul 31,2020
# vlog -reportprogress 300 uart_defines.v 
# End time: 10:56:42 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:56:42 on Jul 31,2020
# vlog -reportprogress 300 uart_baud.v 
# -- Compiling module uart_baud
# 
# Top level modules:
# 	uart_baud
# End time: 10:56:42 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:56:42 on Jul 31,2020
# vlog -reportprogress 300 uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:56:42 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:56:42 on Jul 31,2020
# vlog -reportprogress 300 uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:56:42 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:56:42 on Jul 31,2020
# vlog -reportprogress 300 uart_top.v 
# -- Compiling module uart_top
# 
# Top level modules:
# 	uart_top
# End time: 10:56:42 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:56:42 on Jul 31,2020
# vlog -reportprogress 300 uart_top_tb.v 
# -- Compiling module uart_top_tb
# 
# Top level modules:
# 	uart_top_tb
# End time: 10:56:42 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 10:56:44 on Jul 31,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_top_tb
# Loading work.uart_top_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_top
# Loading work.uart_top
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_baud
# Loading work.uart_baud
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_tx
# Loading work.uart_tx
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/08_uart/work.uart_rx
# Loading work.uart_rx
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 67551  Hostname: LAPTOP-E1JQUC07  ProcessID: 8792
# 
#           Attempting to use alternate WLF file "./wlft7adxfd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft7adxfd
# 
# ** Note: $finish    : uart_top_tb.v(115)
#    Time: 9613 ns  Iteration: 0  Instance: /uart_top_tb
# 1
# Break in Module uart_top_tb at uart_top_tb.v line 115
# .main_pane.wave.interior.cs.body.pw.wf
# End time: 11:01:55 on Jul 31,2020, Elapsed time: 0:05:11
# Errors: 0, Warnings: 3
