Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 24 00:51:28 2022
| Host         : MECHREVO-BILL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2030)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7772)
5. checking no_input_delay (9)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2030)
---------------------------
 There are 2030 register/latch pins with no clock driven by root clock pin: pdu/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7772)
---------------------------------------------------
 There are 7772 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.441        0.000                      0                   57        0.097        0.000                      0                   57        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.441        0.000                      0                   57        0.097        0.000                      0                   57        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 pdu/cnt_ah_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.766ns (17.037%)  route 3.730ns (82.963%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X54Y102        FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDCE (Prop_fdce_C_Q)         0.518     5.730 r  pdu/cnt_ah_plr_reg[0]/Q
                         net (fo=70, routed)          2.737     8.467    pdu/cnt_ah_plr_reg[0]_0
    SLICE_X51Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.591 r  pdu/cnt_al_plr[2]_i_2/O
                         net (fo=1, routed)           0.993     9.584    pdu/cnt_al_plr[2]_i_2_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I2_O)        0.124     9.708 r  pdu/cnt_al_plr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.708    pdu/cnt_al_plr[2]_i_1_n_0
    SLICE_X54Y99         FDCE                                         r  pdu/cnt_al_plr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  pdu/cnt_al_plr_reg[2]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X54Y99         FDCE (Setup_fdce_C_D)        0.077    15.149    pdu/cnt_al_plr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.698ns (20.383%)  route 2.726ns (79.617%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.625     5.228    pdu/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.543     7.226    pdu/step_r
    SLICE_X54Y102        LUT2 (Prop_lut2_I0_O)        0.124     7.350 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           0.801     8.152    pdu/step_p__0
    SLICE_X55Y99         LUT4 (Prop_lut4_I1_O)        0.118     8.270 r  pdu/cnt_al_plr[1]_i_1/O
                         net (fo=1, routed)           0.382     8.652    pdu/cnt_al_plr[1]_i_1_n_0
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_al_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_al_plr_reg[1]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X55Y99         FDCE (Setup_fdce_C_D)       -0.264    14.904    pdu/cnt_al_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.549ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.704ns (21.780%)  route 2.528ns (78.220%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.625     5.228    pdu/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.543     7.226    pdu/step_r
    SLICE_X54Y102        LUT2 (Prop_lut2_I0_O)        0.124     7.350 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           0.417     7.767    pdu/step_p__0
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.124     7.891 r  pdu/cnt_m_rf[2]_i_1/O
                         net (fo=1, routed)           0.569     8.460    pdu/cnt_m_rf[2]_i_1_n_0
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.489    14.911    pdu/clk_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y102        FDCE (Setup_fdce_C_D)       -0.047    15.009    pdu/cnt_m_rf_reg[2]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  6.549    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.704ns (20.932%)  route 2.659ns (79.068%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.625     5.228    pdu/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.543     7.226    pdu/step_r
    SLICE_X54Y102        LUT2 (Prop_lut2_I0_O)        0.124     7.350 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           1.116     8.467    pdu/step_p__0
    SLICE_X55Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.591 r  pdu/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.591    pdu/check_r[1]_i_1_n_0
    SLICE_X55Y97         FDCE                                         r  pdu/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X55Y97         FDCE                                         r  pdu/check_r_reg[1]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X55Y97         FDCE (Setup_fdce_C_D)        0.029    15.197    pdu/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[0]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.704ns (21.294%)  route 2.602ns (78.706%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.625     5.228    pdu/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.543     7.226    pdu/step_r
    SLICE_X54Y102        LUT2 (Prop_lut2_I0_O)        0.124     7.350 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           1.059     8.410    pdu/step_p__0
    SLICE_X54Y99         LUT3 (Prop_lut3_I0_O)        0.124     8.534 r  pdu/cnt_al_plr[0]_rep_i_1/O
                         net (fo=1, routed)           0.000     8.534    pdu/cnt_al_plr[0]_rep_i_1_n_0
    SLICE_X54Y99         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y99         FDCE (Setup_fdce_C_D)        0.081    15.249    pdu/cnt_al_plr_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  6.716    

Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.704ns (22.979%)  route 2.360ns (77.021%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.625     5.228    pdu/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.543     7.226    pdu/step_r
    SLICE_X54Y102        LUT2 (Prop_lut2_I0_O)        0.124     7.350 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           0.438     7.788    pdu/step_p__0
    SLICE_X55Y101        LUT6 (Prop_lut6_I5_O)        0.124     7.912 r  pdu/cnt_m_rf[3]_i_1/O
                         net (fo=1, routed)           0.379     8.291    pdu/cnt_m_rf[3]_i_1_n_0
    SLICE_X55Y101        FDCE                                         r  pdu/cnt_m_rf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.489    14.911    pdu/clk_IBUF_BUFG
    SLICE_X55Y101        FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y101        FDCE (Setup_fdce_C_D)       -0.047    15.009    pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  6.717    

Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 pdu/cnt_m_rf_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 1.133ns (38.192%)  route 1.834ns (61.808%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.611     5.213    pdu/clk_IBUF_BUFG
    SLICE_X56Y102        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDCE (Prop_fdce_C_Q)         0.478     5.691 r  pdu/cnt_m_rf_reg[1]_rep/Q
                         net (fo=213, routed)         0.837     6.529    pdu/dpra[1]
    SLICE_X54Y101        LUT5 (Prop_lut5_I1_O)        0.324     6.853 r  pdu/cnt_m_rf[4]_i_3/O
                         net (fo=1, routed)           0.428     7.281    pdu/cnt_m_rf[4]_i_3_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I3_O)        0.331     7.612 r  pdu/cnt_m_rf[4]_i_2/O
                         net (fo=1, routed)           0.568     8.180    pdu/cnt_m_rf[4]_i_2_n_0
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.489    14.911    pdu/clk_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[4]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X55Y102        FDCE (Setup_fdce_C_D)       -0.062    15.073    pdu/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  6.893    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.704ns (23.067%)  route 2.348ns (76.933%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.625     5.228    pdu/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.543     7.226    pdu/step_r
    SLICE_X54Y102        LUT2 (Prop_lut2_I0_O)        0.124     7.350 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           0.805     8.156    pdu/step_p__0
    SLICE_X55Y99         LUT3 (Prop_lut3_I0_O)        0.124     8.280 r  pdu/cnt_al_plr[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     8.280    pdu/cnt_al_plr[0]_rep__0_i_1_n_0
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep__0/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X55Y99         FDCE (Setup_fdce_C_D)        0.031    15.199    pdu/cnt_al_plr_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  6.920    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.704ns (23.097%)  route 2.344ns (76.903%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.625     5.228    pdu/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.543     7.226    pdu/step_r
    SLICE_X54Y102        LUT2 (Prop_lut2_I0_O)        0.124     7.350 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           0.801     8.152    pdu/step_p__0
    SLICE_X55Y99         LUT3 (Prop_lut3_I0_O)        0.124     8.276 r  pdu/cnt_al_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.276    pdu/cnt_al_plr[0]_i_1_n_0
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_al_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_al_plr_reg[0]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X55Y99         FDCE (Setup_fdce_C_D)        0.029    15.197    pdu/cnt_al_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.704ns (23.956%)  route 2.235ns (76.044%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.625     5.228    pdu/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.543     7.226    pdu/step_r
    SLICE_X54Y102        LUT2 (Prop_lut2_I0_O)        0.124     7.350 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           0.692     8.042    pdu/step_p__0
    SLICE_X54Y101        LUT4 (Prop_lut4_I1_O)        0.124     8.166 r  pdu/cnt_al_plr[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     8.166    pdu/cnt_al_plr[1]_rep_i_1_n_0
    SLICE_X54Y101        FDCE                                         r  pdu/cnt_al_plr_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.489    14.911    pdu/clk_IBUF_BUFG
    SLICE_X54Y101        FDCE                                         r  pdu/cnt_al_plr_reg[1]_rep/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X54Y101        FDCE (Setup_fdce_C_D)        0.081    15.137    pdu/cnt_al_plr_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  6.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_ah_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.189ns (38.188%)  route 0.306ns (61.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.306     1.930    pdu/in_r_reg[4]_0[1]
    SLICE_X54Y102        LUT5 (Prop_lut5_I2_O)        0.048     1.978 r  pdu/cnt_ah_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.978    pdu/cnt_ah_plr[0]_i_1_n_0
    SLICE_X54Y102        FDCE                                         r  pdu/cnt_ah_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.994    pdu/clk_IBUF_BUFG
    SLICE_X54Y102        FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X54Y102        FDCE (Hold_fdce_C_D)         0.133     1.881    pdu/cnt_ah_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_ah_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.027%)  route 0.330ns (63.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.330     1.955    pdu/in_r_reg[4]_0[1]
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.045     2.000 r  pdu/cnt_ah_plr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.000    pdu/cnt_ah_plr[1]_i_1_n_0
    SLICE_X54Y101        FDCE                                         r  pdu/cnt_ah_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.994    pdu/clk_IBUF_BUFG
    SLICE_X54Y101        FDCE                                         r  pdu/cnt_ah_plr_reg[1]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X54Y101        FDCE (Hold_fdce_C_D)         0.120     1.868    pdu/cnt_ah_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/clk_cpu_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.471%)  route 0.324ns (63.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.559     1.478    pdu/clk_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     1.619 f  pdu/step_2r_reg/Q
                         net (fo=15, routed)          0.324     1.943    pdu/step_2r
    SLICE_X53Y97         LUT4 (Prop_lut4_I3_O)        0.045     1.988 r  pdu/clk_cpu_r_i_1/O
                         net (fo=1, routed)           0.000     1.988    pdu/clk_cpu_r_i_1_n_0
    SLICE_X53Y97         FDCE                                         r  pdu/clk_cpu_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  pdu/clk_cpu_r_reg/C
                         clock pessimism             -0.245     1.754    
    SLICE_X53Y97         FDCE (Hold_fdce_C_D)         0.091     1.845    pdu/clk_cpu_r_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/step_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.135%)  route 0.343ns (70.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  pdu/step_r_reg/Q
                         net (fo=16, routed)          0.343     1.967    pdu/step_r
    SLICE_X53Y101        FDRE                                         r  pdu/step_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.994    pdu/clk_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  pdu/step_2r_reg/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.072     1.820    pdu/step_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.681%)  route 0.321ns (63.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          0.321     1.945    pdu/step_r
    SLICE_X55Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.990 r  pdu/cnt_m_rf[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     1.990    pdu/cnt_m_rf[0]_rep__1_i_1_n_0
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.994    pdu/clk_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__1/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y102        FDCE (Hold_fdce_C_D)         0.091     1.839    pdu/cnt_m_rf_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/in_2r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.923%)  route 0.347ns (71.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.347     1.971    pdu/in_r_reg[4]_0[1]
    SLICE_X53Y101        FDRE                                         r  pdu/in_2r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.994    pdu/clk_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  pdu/in_2r_reg[1]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.066     1.814    pdu/in_2r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.559%)  route 0.339ns (59.441%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.559     1.478    pdu/clk_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pdu/in_r_reg[0]/Q
                         net (fo=10, routed)          0.188     1.808    pdu/in_r_reg[4]_0[0]
    SLICE_X54Y101        LUT2 (Prop_lut2_I1_O)        0.045     1.853 r  pdu/cnt_al_plr[2]_i_3/O
                         net (fo=7, routed)           0.150     2.003    pdu/next_pn__0
    SLICE_X55Y99         LUT3 (Prop_lut3_I1_O)        0.045     2.048 r  pdu/cnt_al_plr[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     2.048    pdu/cnt_al_plr[0]_rep__0_i_1_n_0
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep__0/C
                         clock pessimism             -0.245     1.754    
    SLICE_X55Y99         FDCE (Hold_fdce_C_D)         0.092     1.846    pdu/cnt_al_plr_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/in_2r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.669%)  route 0.137ns (49.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.559     1.478    pdu/clk_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pdu/in_r_reg[0]/Q
                         net (fo=10, routed)          0.137     1.757    pdu/in_r_reg[4]_0[0]
    SLICE_X53Y101        FDRE                                         r  pdu/in_2r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.994    pdu/clk_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  pdu/in_2r_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.070     1.548    pdu/in_2r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 pdu/run_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.273%)  route 0.145ns (43.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  pdu/run_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  pdu/run_r_reg/Q
                         net (fo=3, routed)           0.145     1.769    pdu/run_r
    SLICE_X55Y97         LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  pdu/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.814    pdu/check_r[1]_i_1_n_0
    SLICE_X55Y97         FDCE                                         r  pdu/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X55Y97         FDCE                                         r  pdu/check_r_reg[1]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X55Y97         FDCE (Hold_fdce_C_D)         0.091     1.591    pdu/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.217%)  route 0.151ns (44.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          0.151     1.775    pdu/step_r
    SLICE_X55Y97         LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  pdu/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.820    pdu/check_r[0]_i_1_n_0
    SLICE_X55Y97         FDCE                                         r  pdu/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X55Y97         FDCE                                         r  pdu/check_r_reg[0]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X55Y97         FDCE (Hold_fdce_C_D)         0.092     1.592    pdu/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y97    pdu/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y97    pdu/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    pdu/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y102   pdu/cnt_ah_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y101   pdu/cnt_ah_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y99    pdu/cnt_al_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y99    pdu/cnt_al_plr_reg[0]_rep/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y99    pdu/cnt_al_plr_reg[0]_rep__0/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y99    pdu/cnt_al_plr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    pdu/check_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    pdu/check_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    pdu/check_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    pdu/check_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    pdu/clk_cpu_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    pdu/clk_cpu_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y102   pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y102   pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y101   pdu/cnt_ah_plr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y101   pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    pdu/check_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    pdu/check_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    pdu/check_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    pdu/check_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    pdu/clk_cpu_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    pdu/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y102   pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y102   pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y101   pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y101   pdu/cnt_ah_plr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7779 Endpoints
Min Delay          7779 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.719ns  (logic 7.430ns (20.802%)  route 28.289ns (79.198%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           0.977     1.433    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.557 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.769     3.326    cpu/id_ex/p_7_in
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.450 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          2.802     6.252    cpu/id_ex/ForwardB[0]
    SLICE_X43Y103        LUT5 (Prop_lut5_I1_O)        0.124     6.376 r  cpu/id_ex/b_mem[28]_i_1/O
                         net (fo=2, routed)           1.229     7.605    cpu/id_ex/alu_result_mem_reg[31][28]
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.152     7.757 r  cpu/id_ex/alu_result_mem[28]_i_5/O
                         net (fo=5, routed)           0.824     8.581    cpu/id_ex/alu_op2[28]
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326     8.907 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.668    13.575    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I4_O)        0.124    13.699 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.602    14.302    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.426 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.426    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X30Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    14.640 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.744    15.384    cpu/id_ex/alu/result[27]
    SLICE_X33Y100        LUT4 (Prop_lut4_I2_O)        0.291    15.675 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.798    16.473    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X34Y100        LUT4 (Prop_lut4_I0_O)        0.326    16.799 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.133    17.932    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.056 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.290    21.346    cpu/id_ex/alu_z
    SLICE_X34Y103        LUT6 (Prop_lut6_I5_O)        0.124    21.470 r  cpu/id_ex/pc[29]_i_4/O
                         net (fo=1, routed)           0.958    22.428    cpu/id_ex/pc[29]_i_4_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124    22.552 r  cpu/id_ex/pc[29]_i_1/O
                         net (fo=3, routed)           0.931    23.483    cpu/if_id/D[29]
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.124    23.607 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_182/O
                         net (fo=1, routed)           1.435    25.042    pdu/hexplay_en_OBUF[6]_inst_i_18_1
    SLICE_X52Y99         LUT6 (Prop_lut6_I2_O)        0.124    25.166 r  pdu/hexplay_en_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000    25.166    pdu/data7[1]
    SLICE_X52Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    25.383 r  pdu/hexplay_en_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.981    26.364    pdu/hexplay_en_OBUF[6]_inst_i_18_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.299    26.663 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.016    27.679    pdu/seg_a__27[1]
    SLICE_X53Y94         LUT4 (Prop_lut4_I2_O)        0.152    27.831 r  pdu/hexplay_en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.131    31.962    hexplay_en_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    35.719 r  hexplay_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000    35.719    hexplay_en[1]
    R10                                                               r  hexplay_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.623ns  (logic 7.222ns (20.274%)  route 28.401ns (79.726%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           0.977     1.433    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.557 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.769     3.326    cpu/id_ex/p_7_in
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.450 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          2.802     6.252    cpu/id_ex/ForwardB[0]
    SLICE_X43Y103        LUT5 (Prop_lut5_I1_O)        0.124     6.376 r  cpu/id_ex/b_mem[28]_i_1/O
                         net (fo=2, routed)           1.229     7.605    cpu/id_ex/alu_result_mem_reg[31][28]
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.152     7.757 r  cpu/id_ex/alu_result_mem[28]_i_5/O
                         net (fo=5, routed)           0.824     8.581    cpu/id_ex/alu_op2[28]
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326     8.907 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.668    13.575    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I4_O)        0.124    13.699 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.602    14.302    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.426 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.426    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X30Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    14.640 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.744    15.384    cpu/id_ex/alu/result[27]
    SLICE_X33Y100        LUT4 (Prop_lut4_I2_O)        0.291    15.675 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.798    16.473    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X34Y100        LUT4 (Prop_lut4_I0_O)        0.326    16.799 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.133    17.932    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.056 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.290    21.346    cpu/id_ex/alu_z
    SLICE_X34Y103        LUT6 (Prop_lut6_I5_O)        0.124    21.470 r  cpu/id_ex/pc[29]_i_4/O
                         net (fo=1, routed)           0.958    22.428    cpu/id_ex/pc[29]_i_4_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124    22.552 r  cpu/id_ex/pc[29]_i_1/O
                         net (fo=3, routed)           0.931    23.483    cpu/if_id/D[29]
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.124    23.607 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_182/O
                         net (fo=1, routed)           1.435    25.042    pdu/hexplay_en_OBUF[6]_inst_i_18_1
    SLICE_X52Y99         LUT6 (Prop_lut6_I2_O)        0.124    25.166 r  pdu/hexplay_en_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000    25.166    pdu/data7[1]
    SLICE_X52Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    25.383 r  pdu/hexplay_en_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.981    26.364    pdu/hexplay_en_OBUF[6]_inst_i_18_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.299    26.663 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.016    27.679    pdu/seg_a__27[1]
    SLICE_X53Y94         LUT4 (Prop_lut4_I3_O)        0.124    27.803 r  pdu/hexplay_en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.243    32.046    hexplay_en_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    35.623 r  hexplay_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.623    hexplay_en[0]
    T10                                                               r  hexplay_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.009ns  (logic 7.442ns (21.257%)  route 27.567ns (78.743%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           0.977     1.433    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.557 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.769     3.326    cpu/id_ex/p_7_in
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.450 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          2.802     6.252    cpu/id_ex/ForwardB[0]
    SLICE_X43Y103        LUT5 (Prop_lut5_I1_O)        0.124     6.376 r  cpu/id_ex/b_mem[28]_i_1/O
                         net (fo=2, routed)           1.229     7.605    cpu/id_ex/alu_result_mem_reg[31][28]
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.152     7.757 r  cpu/id_ex/alu_result_mem[28]_i_5/O
                         net (fo=5, routed)           0.824     8.581    cpu/id_ex/alu_op2[28]
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326     8.907 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.668    13.575    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I4_O)        0.124    13.699 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.602    14.302    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.426 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.426    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X30Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    14.640 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.744    15.384    cpu/id_ex/alu/result[27]
    SLICE_X33Y100        LUT4 (Prop_lut4_I2_O)        0.291    15.675 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.798    16.473    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X34Y100        LUT4 (Prop_lut4_I0_O)        0.326    16.799 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.133    17.932    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.056 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.290    21.346    cpu/id_ex/alu_z
    SLICE_X34Y103        LUT6 (Prop_lut6_I5_O)        0.124    21.470 r  cpu/id_ex/pc[29]_i_4/O
                         net (fo=1, routed)           0.958    22.428    cpu/id_ex/pc[29]_i_4_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124    22.552 r  cpu/id_ex/pc[29]_i_1/O
                         net (fo=3, routed)           0.931    23.483    cpu/if_id/D[29]
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.124    23.607 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_182/O
                         net (fo=1, routed)           1.435    25.042    pdu/hexplay_en_OBUF[6]_inst_i_18_1
    SLICE_X52Y99         LUT6 (Prop_lut6_I2_O)        0.124    25.166 r  pdu/hexplay_en_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000    25.166    pdu/data7[1]
    SLICE_X52Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    25.383 r  pdu/hexplay_en_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.981    26.364    pdu/hexplay_en_OBUF[6]_inst_i_18_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.299    26.663 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.018    27.681    pdu/seg_a__27[1]
    SLICE_X53Y94         LUT4 (Prop_lut4_I3_O)        0.152    27.833 r  pdu/hexplay_en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.407    31.240    hexplay_en_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    35.009 r  hexplay_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000    35.009    hexplay_en[5]
    T11                                                               r  hexplay_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.894ns  (logic 7.179ns (20.572%)  route 27.715ns (79.427%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           0.977     1.433    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.557 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.769     3.326    cpu/id_ex/p_7_in
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.450 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          2.802     6.252    cpu/id_ex/ForwardB[0]
    SLICE_X43Y103        LUT5 (Prop_lut5_I1_O)        0.124     6.376 r  cpu/id_ex/b_mem[28]_i_1/O
                         net (fo=2, routed)           1.229     7.605    cpu/id_ex/alu_result_mem_reg[31][28]
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.152     7.757 r  cpu/id_ex/alu_result_mem[28]_i_5/O
                         net (fo=5, routed)           0.824     8.581    cpu/id_ex/alu_op2[28]
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326     8.907 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.668    13.575    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I4_O)        0.124    13.699 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.602    14.302    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.426 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.426    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X30Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    14.640 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.744    15.384    cpu/id_ex/alu/result[27]
    SLICE_X33Y100        LUT4 (Prop_lut4_I2_O)        0.291    15.675 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.798    16.473    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X34Y100        LUT4 (Prop_lut4_I0_O)        0.326    16.799 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.133    17.932    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.056 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.290    21.346    cpu/id_ex/alu_z
    SLICE_X34Y103        LUT6 (Prop_lut6_I5_O)        0.124    21.470 f  cpu/id_ex/pc[29]_i_4/O
                         net (fo=1, routed)           0.958    22.428    cpu/id_ex/pc[29]_i_4_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124    22.552 f  cpu/id_ex/pc[29]_i_1/O
                         net (fo=3, routed)           0.931    23.483    cpu/if_id/D[29]
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.124    23.607 f  cpu/if_id/hexplay_en_OBUF[6]_inst_i_182/O
                         net (fo=1, routed)           1.435    25.042    pdu/hexplay_en_OBUF[6]_inst_i_18_1
    SLICE_X52Y99         LUT6 (Prop_lut6_I2_O)        0.124    25.166 f  pdu/hexplay_en_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000    25.166    pdu/data7[1]
    SLICE_X52Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    25.383 f  pdu/hexplay_en_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.981    26.364    pdu/hexplay_en_OBUF[6]_inst_i_18_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.299    26.663 f  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.018    27.681    pdu/seg_a__27[1]
    SLICE_X53Y94         LUT4 (Prop_lut4_I1_O)        0.124    27.805 r  pdu/hexplay_en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.555    31.360    hexplay_en_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    34.894 r  hexplay_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000    34.894    hexplay_en[4]
    P15                                                               r  hexplay_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.861ns  (logic 7.423ns (21.294%)  route 27.438ns (78.706%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           0.977     1.433    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.557 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.769     3.326    cpu/id_ex/p_7_in
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.450 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          2.802     6.252    cpu/id_ex/ForwardB[0]
    SLICE_X43Y103        LUT5 (Prop_lut5_I1_O)        0.124     6.376 r  cpu/id_ex/b_mem[28]_i_1/O
                         net (fo=2, routed)           1.229     7.605    cpu/id_ex/alu_result_mem_reg[31][28]
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.152     7.757 r  cpu/id_ex/alu_result_mem[28]_i_5/O
                         net (fo=5, routed)           0.824     8.581    cpu/id_ex/alu_op2[28]
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326     8.907 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.668    13.575    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I4_O)        0.124    13.699 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.602    14.302    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.426 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.426    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X30Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    14.640 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.744    15.384    cpu/id_ex/alu/result[27]
    SLICE_X33Y100        LUT4 (Prop_lut4_I2_O)        0.291    15.675 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.798    16.473    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X34Y100        LUT4 (Prop_lut4_I0_O)        0.326    16.799 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.133    17.932    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.056 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.290    21.346    cpu/id_ex/alu_z
    SLICE_X34Y103        LUT6 (Prop_lut6_I5_O)        0.124    21.470 r  cpu/id_ex/pc[29]_i_4/O
                         net (fo=1, routed)           0.958    22.428    cpu/id_ex/pc[29]_i_4_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124    22.552 r  cpu/id_ex/pc[29]_i_1/O
                         net (fo=3, routed)           0.931    23.483    cpu/if_id/D[29]
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.124    23.607 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_182/O
                         net (fo=1, routed)           1.435    25.042    pdu/hexplay_en_OBUF[6]_inst_i_18_1
    SLICE_X52Y99         LUT6 (Prop_lut6_I2_O)        0.124    25.166 r  pdu/hexplay_en_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000    25.166    pdu/data7[1]
    SLICE_X52Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    25.383 r  pdu/hexplay_en_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.981    26.364    pdu/hexplay_en_OBUF[6]_inst_i_18_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.299    26.663 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.856    27.519    pdu/seg_a__27[1]
    SLICE_X53Y96         LUT4 (Prop_lut4_I3_O)        0.150    27.669 r  pdu/hexplay_en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.440    31.109    hexplay_en_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    34.861 r  hexplay_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.861    hexplay_en[3]
    K13                                                               r  hexplay_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.220ns  (logic 7.182ns (20.989%)  route 27.037ns (79.011%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           0.977     1.433    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.557 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.769     3.326    cpu/id_ex/p_7_in
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.450 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          2.802     6.252    cpu/id_ex/ForwardB[0]
    SLICE_X43Y103        LUT5 (Prop_lut5_I1_O)        0.124     6.376 r  cpu/id_ex/b_mem[28]_i_1/O
                         net (fo=2, routed)           1.229     7.605    cpu/id_ex/alu_result_mem_reg[31][28]
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.152     7.757 r  cpu/id_ex/alu_result_mem[28]_i_5/O
                         net (fo=5, routed)           0.824     8.581    cpu/id_ex/alu_op2[28]
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326     8.907 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.668    13.575    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I4_O)        0.124    13.699 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.602    14.302    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.426 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.426    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X30Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    14.640 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.744    15.384    cpu/id_ex/alu/result[27]
    SLICE_X33Y100        LUT4 (Prop_lut4_I2_O)        0.291    15.675 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.798    16.473    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X34Y100        LUT4 (Prop_lut4_I0_O)        0.326    16.799 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.133    17.932    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.056 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.290    21.346    cpu/id_ex/alu_z
    SLICE_X34Y103        LUT6 (Prop_lut6_I5_O)        0.124    21.470 r  cpu/id_ex/pc[29]_i_4/O
                         net (fo=1, routed)           0.958    22.428    cpu/id_ex/pc[29]_i_4_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124    22.552 r  cpu/id_ex/pc[29]_i_1/O
                         net (fo=3, routed)           0.931    23.483    cpu/if_id/D[29]
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.124    23.607 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_182/O
                         net (fo=1, routed)           1.435    25.042    pdu/hexplay_en_OBUF[6]_inst_i_18_1
    SLICE_X52Y99         LUT6 (Prop_lut6_I2_O)        0.124    25.166 r  pdu/hexplay_en_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000    25.166    pdu/data7[1]
    SLICE_X52Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    25.383 r  pdu/hexplay_en_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.981    26.364    pdu/hexplay_en_OBUF[6]_inst_i_18_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.299    26.663 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.808    27.471    pdu/seg_a__27[1]
    SLICE_X53Y94         LUT4 (Prop_lut4_I3_O)        0.124    27.595 r  pdu/hexplay_en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.087    30.682    hexplay_en_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    34.220 r  hexplay_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    34.220    hexplay_en[6]
    L18                                                               r  hexplay_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.036ns  (logic 7.138ns (20.972%)  route 26.898ns (79.028%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           0.977     1.433    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.557 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.769     3.326    cpu/id_ex/p_7_in
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.450 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          2.802     6.252    cpu/id_ex/ForwardB[0]
    SLICE_X43Y103        LUT5 (Prop_lut5_I1_O)        0.124     6.376 r  cpu/id_ex/b_mem[28]_i_1/O
                         net (fo=2, routed)           1.229     7.605    cpu/id_ex/alu_result_mem_reg[31][28]
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.152     7.757 r  cpu/id_ex/alu_result_mem[28]_i_5/O
                         net (fo=5, routed)           0.824     8.581    cpu/id_ex/alu_op2[28]
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326     8.907 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.668    13.575    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I4_O)        0.124    13.699 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.602    14.302    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.426 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.426    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X30Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    14.640 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.744    15.384    cpu/id_ex/alu/result[27]
    SLICE_X33Y100        LUT4 (Prop_lut4_I2_O)        0.291    15.675 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.798    16.473    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X34Y100        LUT4 (Prop_lut4_I0_O)        0.326    16.799 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.133    17.932    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.056 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.290    21.346    cpu/id_ex/alu_z
    SLICE_X34Y103        LUT6 (Prop_lut6_I5_O)        0.124    21.470 r  cpu/id_ex/pc[29]_i_4/O
                         net (fo=1, routed)           0.958    22.428    cpu/id_ex/pc[29]_i_4_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124    22.552 r  cpu/id_ex/pc[29]_i_1/O
                         net (fo=3, routed)           0.931    23.483    cpu/if_id/D[29]
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.124    23.607 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_182/O
                         net (fo=1, routed)           1.435    25.042    pdu/hexplay_en_OBUF[6]_inst_i_18_1
    SLICE_X52Y99         LUT6 (Prop_lut6_I2_O)        0.124    25.166 r  pdu/hexplay_en_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000    25.166    pdu/data7[1]
    SLICE_X52Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    25.383 r  pdu/hexplay_en_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.981    26.364    pdu/hexplay_en_OBUF[6]_inst_i_18_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.299    26.663 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.856    27.519    pdu/seg_a__27[1]
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.124    27.643 r  pdu/hexplay_en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.900    30.543    hexplay_en_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    34.036 r  hexplay_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000    34.036    hexplay_en[2]
    K16                                                               r  hexplay_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.547ns  (logic 3.689ns (13.392%)  route 23.858ns (86.608%))
  Logic Levels:           19  (FDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           0.977     1.433    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.557 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.769     3.326    cpu/id_ex/p_7_in
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.450 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          2.802     6.252    cpu/id_ex/ForwardB[0]
    SLICE_X43Y103        LUT5 (Prop_lut5_I1_O)        0.124     6.376 r  cpu/id_ex/b_mem[28]_i_1/O
                         net (fo=2, routed)           1.229     7.605    cpu/id_ex/alu_result_mem_reg[31][28]
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.152     7.757 r  cpu/id_ex/alu_result_mem[28]_i_5/O
                         net (fo=5, routed)           0.824     8.581    cpu/id_ex/alu_op2[28]
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326     8.907 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.668    13.575    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I4_O)        0.124    13.699 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.602    14.302    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.426 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.426    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X30Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    14.640 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.744    15.384    cpu/id_ex/alu/result[27]
    SLICE_X33Y100        LUT4 (Prop_lut4_I2_O)        0.291    15.675 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.798    16.473    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X34Y100        LUT4 (Prop_lut4_I0_O)        0.326    16.799 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.133    17.932    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.056 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.203    20.259    cpu/id_ex/alu_z
    SLICE_X40Y87         LUT6 (Prop_lut6_I5_O)        0.124    20.383 r  cpu/id_ex/pc[2]_i_4/O
                         net (fo=1, routed)           0.786    21.169    cpu/id_ex/pc[2]_i_4_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I3_O)        0.124    21.293 r  cpu/id_ex/pc[2]_i_1/O
                         net (fo=4, routed)           1.037    22.331    cpu/id_ex/pcin[2]
    SLICE_X37Y86         LUT3 (Prop_lut3_I0_O)        0.124    22.455 r  cpu/id_ex/inst_mem_i_8/O
                         net (fo=128, routed)         2.927    25.382    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/A0
    SLICE_X34Y80         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    25.506 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000    25.506    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/OD
    SLICE_X34Y80         MUXF7 (Prop_muxf7_I0_O)      0.241    25.747 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000    25.747    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/O0
    SLICE_X34Y80         MUXF8 (Prop_muxf8_I0_O)      0.098    25.845 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/F8/O
                         net (fo=1, routed)           0.786    26.631    cpu/inst_mem/inst[21]
    SLICE_X36Y82         LUT2 (Prop_lut2_I0_O)        0.345    26.976 r  cpu/inst_mem/inst_id[21]_i_1/O
                         net (fo=1, routed)           0.572    27.547    cpu/if_id/inst_id_reg[31]_2[21]
    SLICE_X36Y82         FDCE                                         r  cpu/if_id/inst_id_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.104ns  (logic 3.663ns (13.515%)  route 23.441ns (86.485%))
  Logic Levels:           19  (FDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           0.977     1.433    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.557 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.769     3.326    cpu/id_ex/p_7_in
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.450 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          2.802     6.252    cpu/id_ex/ForwardB[0]
    SLICE_X43Y103        LUT5 (Prop_lut5_I1_O)        0.124     6.376 r  cpu/id_ex/b_mem[28]_i_1/O
                         net (fo=2, routed)           1.229     7.605    cpu/id_ex/alu_result_mem_reg[31][28]
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.152     7.757 r  cpu/id_ex/alu_result_mem[28]_i_5/O
                         net (fo=5, routed)           0.824     8.581    cpu/id_ex/alu_op2[28]
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326     8.907 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.668    13.575    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I4_O)        0.124    13.699 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.602    14.302    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.426 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.426    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X30Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    14.640 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.744    15.384    cpu/id_ex/alu/result[27]
    SLICE_X33Y100        LUT4 (Prop_lut4_I2_O)        0.291    15.675 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.798    16.473    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X34Y100        LUT4 (Prop_lut4_I0_O)        0.326    16.799 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.133    17.932    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.056 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.203    20.259    cpu/id_ex/alu_z
    SLICE_X40Y87         LUT6 (Prop_lut6_I5_O)        0.124    20.383 r  cpu/id_ex/pc[2]_i_4/O
                         net (fo=1, routed)           0.786    21.169    cpu/id_ex/pc[2]_i_4_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I3_O)        0.124    21.293 r  cpu/id_ex/pc[2]_i_1/O
                         net (fo=4, routed)           1.037    22.331    cpu/id_ex/pcin[2]
    SLICE_X37Y86         LUT3 (Prop_lut3_I0_O)        0.124    22.455 r  cpu/id_ex/inst_mem_i_8/O
                         net (fo=128, routed)         3.073    25.528    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/A0
    SLICE_X34Y81         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    25.652 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_D/O
                         net (fo=1, routed)           0.000    25.652    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/OD
    SLICE_X34Y81         MUXF7 (Prop_muxf7_I0_O)      0.241    25.893 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/F7.B/O
                         net (fo=1, routed)           0.000    25.893    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/O0
    SLICE_X34Y81         MUXF8 (Prop_muxf8_I0_O)      0.098    25.991 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/F8/O
                         net (fo=1, routed)           0.794    26.785    cpu/inst_mem/inst[20]
    SLICE_X36Y82         LUT2 (Prop_lut2_I0_O)        0.319    27.104 r  cpu/inst_mem/inst_id[20]_i_1/O
                         net (fo=1, routed)           0.000    27.104    cpu/if_id/inst_id_reg[31]_2[20]
    SLICE_X36Y82         FDCE                                         r  cpu/if_id/inst_id_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.991ns  (logic 3.111ns (11.526%)  route 23.880ns (88.474%))
  Logic Levels:           15  (FDCE=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           0.977     1.433    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.557 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.769     3.326    cpu/id_ex/p_7_in
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.450 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          2.802     6.252    cpu/id_ex/ForwardB[0]
    SLICE_X43Y103        LUT5 (Prop_lut5_I1_O)        0.124     6.376 r  cpu/id_ex/b_mem[28]_i_1/O
                         net (fo=2, routed)           1.229     7.605    cpu/id_ex/alu_result_mem_reg[31][28]
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.152     7.757 r  cpu/id_ex/alu_result_mem[28]_i_5/O
                         net (fo=5, routed)           0.824     8.581    cpu/id_ex/alu_op2[28]
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326     8.907 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.668    13.575    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I4_O)        0.124    13.699 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.602    14.302    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.426 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.426    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X30Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    14.640 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.744    15.384    cpu/id_ex/alu/result[27]
    SLICE_X33Y100        LUT4 (Prop_lut4_I2_O)        0.291    15.675 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.798    16.473    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X34Y100        LUT4 (Prop_lut4_I0_O)        0.326    16.799 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.133    17.932    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.056 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.091    20.147    cpu/id_ex/alu_z
    SLICE_X33Y87         LUT4 (Prop_lut4_I0_O)        0.152    20.299 r  cpu/id_ex/RegWrite_ex_i_2/O
                         net (fo=4, routed)           0.605    20.903    cpu/id_ex/predict_failed
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.326    21.229 r  cpu/id_ex/pcd[31]_i_3/O
                         net (fo=65, routed)          2.348    23.577    cpu/id_ex/FSM_sequential_state_reg[1]
    SLICE_X34Y101        LUT2 (Prop_lut2_I0_O)        0.124    23.701 r  cpu/id_ex/pcd[31]_i_1/O
                         net (fo=64, routed)          3.291    26.991    cpu/if_id/E[0]
    SLICE_X42Y86         FDCE                                         r  cpu/if_id/inst_id_reg[10]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[22]/C
    SLICE_X34Y105        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/ex_mem/pc_add_4_mem_reg[22]/Q
                         net (fo=1, routed)           0.056     0.220    cpu/mem_wb/pc_add_4_wb_reg[31]_0[21]
    SLICE_X34Y105        FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[20]/C
    SLICE_X34Y105        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/ex_mem/pc_add_imm_mem_reg[20]/Q
                         net (fo=1, routed)           0.056     0.220    cpu/mem_wb/pc_add_imm_mem[20]
    SLICE_X34Y105        FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[22]/C
    SLICE_X34Y105        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/ex_mem/pc_add_imm_mem_reg[22]/Q
                         net (fo=1, routed)           0.056     0.220    cpu/mem_wb/pc_add_imm_mem[22]
    SLICE_X34Y105        FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[29]/C
    SLICE_X34Y105        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/ex_mem/pc_add_imm_mem_reg[29]/Q
                         net (fo=1, routed)           0.056     0.220    cpu/mem_wb/pc_add_imm_mem[29]
    SLICE_X34Y105        FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[8]/C
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_imm_mem_reg[8]/Q
                         net (fo=1, routed)           0.110     0.251    cpu/mem_wb/pc_add_imm_mem[8]
    SLICE_X48Y88         FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[14]/C
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[14]/Q
                         net (fo=1, routed)           0.114     0.255    cpu/mem_wb/pc_add_4_wb_reg[31]_0[13]
    SLICE_X48Y92         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[15]/C
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[15]/Q
                         net (fo=1, routed)           0.114     0.255    cpu/mem_wb/pc_add_4_wb_reg[31]_0[14]
    SLICE_X44Y98         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[24]/C
    SLICE_X36Y105        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[24]/Q
                         net (fo=1, routed)           0.114     0.255    cpu/mem_wb/pc_add_4_wb_reg[31]_0[23]
    SLICE_X36Y105        FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[8]/C
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[8]/Q
                         net (fo=1, routed)           0.114     0.255    cpu/mem_wb/pc_add_4_wb_reg[31]_0[7]
    SLICE_X48Y89         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[9]/C
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[9]/Q
                         net (fo=1, routed)           0.114     0.255    cpu/mem_wb/pc_add_4_wb_reg[31]_0[8]
    SLICE_X52Y91         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.983ns  (logic 5.951ns (27.072%)  route 16.032ns (72.928%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         6.730    12.361    cpu/regs/dpra[2]
    SLICE_X41Y109        MUXF7 (Prop_muxf7_S_O)       0.451    12.812 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_532/O
                         net (fo=1, routed)           0.000    12.812    cpu/regs/hexplay_en_OBUF[6]_inst_i_532_n_0
    SLICE_X41Y109        MUXF8 (Prop_muxf8_I1_O)      0.094    12.906 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_427/O
                         net (fo=1, routed)           1.135    14.041    cpu/regs/hexplay_en_OBUF[6]_inst_i_427_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I2_O)        0.316    14.357 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_317/O
                         net (fo=1, routed)           1.521    15.878    pdu/rf_data[22]
    SLICE_X49Y96         LUT4 (Prop_lut4_I3_O)        0.124    16.002 r  pdu/hexplay_en_OBUF[6]_inst_i_150/O
                         net (fo=1, routed)           0.798    16.800    pdu/hexplay_en_OBUF[6]_inst_i_150_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I0_O)        0.124    16.924 r  pdu/hexplay_en_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    16.924    pdu/data5[2]
    SLICE_X49Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    17.141 r  pdu/hexplay_en_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.972    18.113    pdu/hexplay_en_OBUF[6]_inst_i_15_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.299    18.412 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.745    19.157    pdu/seg_a__27[2]
    SLICE_X53Y94         LUT4 (Prop_lut4_I1_O)        0.150    19.307 r  pdu/hexplay_en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.131    23.438    hexplay_en_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    27.196 r  hexplay_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.196    hexplay_en[1]
    R10                                                               r  hexplay_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.889ns  (logic 5.745ns (26.246%)  route 16.144ns (73.754%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         6.730    12.361    cpu/regs/dpra[2]
    SLICE_X41Y109        MUXF7 (Prop_muxf7_S_O)       0.451    12.812 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_532/O
                         net (fo=1, routed)           0.000    12.812    cpu/regs/hexplay_en_OBUF[6]_inst_i_532_n_0
    SLICE_X41Y109        MUXF8 (Prop_muxf8_I1_O)      0.094    12.906 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_427/O
                         net (fo=1, routed)           1.135    14.041    cpu/regs/hexplay_en_OBUF[6]_inst_i_427_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I2_O)        0.316    14.357 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_317/O
                         net (fo=1, routed)           1.521    15.878    pdu/rf_data[22]
    SLICE_X49Y96         LUT4 (Prop_lut4_I3_O)        0.124    16.002 r  pdu/hexplay_en_OBUF[6]_inst_i_150/O
                         net (fo=1, routed)           0.798    16.800    pdu/hexplay_en_OBUF[6]_inst_i_150_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I0_O)        0.124    16.924 r  pdu/hexplay_en_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    16.924    pdu/data5[2]
    SLICE_X49Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    17.141 r  pdu/hexplay_en_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.972    18.113    pdu/hexplay_en_OBUF[6]_inst_i_15_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.299    18.412 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.745    19.157    pdu/seg_a__27[2]
    SLICE_X53Y94         LUT4 (Prop_lut4_I1_O)        0.124    19.281 r  pdu/hexplay_en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.243    23.524    hexplay_en_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    27.101 r  hexplay_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.101    hexplay_en[0]
    T10                                                               r  hexplay_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.269ns  (logic 5.963ns (28.035%)  route 15.306ns (71.965%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         6.730    12.361    cpu/regs/dpra[2]
    SLICE_X41Y109        MUXF7 (Prop_muxf7_S_O)       0.451    12.812 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_532/O
                         net (fo=1, routed)           0.000    12.812    cpu/regs/hexplay_en_OBUF[6]_inst_i_532_n_0
    SLICE_X41Y109        MUXF8 (Prop_muxf8_I1_O)      0.094    12.906 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_427/O
                         net (fo=1, routed)           1.135    14.041    cpu/regs/hexplay_en_OBUF[6]_inst_i_427_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I2_O)        0.316    14.357 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_317/O
                         net (fo=1, routed)           1.521    15.878    pdu/rf_data[22]
    SLICE_X49Y96         LUT4 (Prop_lut4_I3_O)        0.124    16.002 r  pdu/hexplay_en_OBUF[6]_inst_i_150/O
                         net (fo=1, routed)           0.798    16.800    pdu/hexplay_en_OBUF[6]_inst_i_150_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I0_O)        0.124    16.924 r  pdu/hexplay_en_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    16.924    pdu/data5[2]
    SLICE_X49Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    17.141 r  pdu/hexplay_en_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.972    18.113    pdu/hexplay_en_OBUF[6]_inst_i_15_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.299    18.412 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.743    19.155    pdu/seg_a__27[2]
    SLICE_X53Y94         LUT4 (Prop_lut4_I1_O)        0.150    19.305 r  pdu/hexplay_en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.407    22.712    hexplay_en_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    26.481 r  hexplay_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000    26.481    hexplay_en[5]
    T11                                                               r  hexplay_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.221ns  (logic 5.948ns (28.030%)  route 15.273ns (71.970%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         6.730    12.361    cpu/regs/dpra[2]
    SLICE_X41Y109        MUXF7 (Prop_muxf7_S_O)       0.451    12.812 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_532/O
                         net (fo=1, routed)           0.000    12.812    cpu/regs/hexplay_en_OBUF[6]_inst_i_532_n_0
    SLICE_X41Y109        MUXF8 (Prop_muxf8_I1_O)      0.094    12.906 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_427/O
                         net (fo=1, routed)           1.135    14.041    cpu/regs/hexplay_en_OBUF[6]_inst_i_427_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I2_O)        0.316    14.357 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_317/O
                         net (fo=1, routed)           1.521    15.878    pdu/rf_data[22]
    SLICE_X49Y96         LUT4 (Prop_lut4_I3_O)        0.124    16.002 r  pdu/hexplay_en_OBUF[6]_inst_i_150/O
                         net (fo=1, routed)           0.798    16.800    pdu/hexplay_en_OBUF[6]_inst_i_150_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I0_O)        0.124    16.924 r  pdu/hexplay_en_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    16.924    pdu/data5[2]
    SLICE_X49Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    17.141 r  pdu/hexplay_en_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.972    18.113    pdu/hexplay_en_OBUF[6]_inst_i_15_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.299    18.412 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.677    19.089    pdu/seg_a__27[2]
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.152    19.241 r  pdu/hexplay_en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.440    22.681    hexplay_en_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    26.434 r  hexplay_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.434    hexplay_en[3]
    K13                                                               r  hexplay_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.156ns  (logic 5.702ns (26.950%)  route 15.454ns (73.050%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         6.730    12.361    cpu/regs/dpra[2]
    SLICE_X41Y109        MUXF7 (Prop_muxf7_S_O)       0.451    12.812 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_532/O
                         net (fo=1, routed)           0.000    12.812    cpu/regs/hexplay_en_OBUF[6]_inst_i_532_n_0
    SLICE_X41Y109        MUXF8 (Prop_muxf8_I1_O)      0.094    12.906 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_427/O
                         net (fo=1, routed)           1.135    14.041    cpu/regs/hexplay_en_OBUF[6]_inst_i_427_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I2_O)        0.316    14.357 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_317/O
                         net (fo=1, routed)           1.521    15.878    pdu/rf_data[22]
    SLICE_X49Y96         LUT4 (Prop_lut4_I3_O)        0.124    16.002 r  pdu/hexplay_en_OBUF[6]_inst_i_150/O
                         net (fo=1, routed)           0.798    16.800    pdu/hexplay_en_OBUF[6]_inst_i_150_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I0_O)        0.124    16.924 r  pdu/hexplay_en_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    16.924    pdu/data5[2]
    SLICE_X49Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    17.141 r  pdu/hexplay_en_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.972    18.113    pdu/hexplay_en_OBUF[6]_inst_i_15_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.299    18.412 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.743    19.155    pdu/seg_a__27[2]
    SLICE_X53Y94         LUT4 (Prop_lut4_I2_O)        0.124    19.279 r  pdu/hexplay_en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.555    22.835    hexplay_en_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    26.368 r  hexplay_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.368    hexplay_en[4]
    P15                                                               r  hexplay_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.569ns  (logic 5.259ns (25.569%)  route 15.310ns (74.431%))
  Logic Levels:           8  (LUT4=2 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  pdu/cnt_m_rf_reg[4]/Q
                         net (fo=164, routed)         4.643    10.274    cpu/mem_wb/dpra[1]
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.296    10.570 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_388/O
                         net (fo=32, routed)          3.013    13.583    cpu/regs/rd22
    SLICE_X61Y102        LUT6 (Prop_lut6_I3_O)        0.124    13.707 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_269/O
                         net (fo=1, routed)           1.297    15.003    pdu/rf_data[16]
    SLICE_X47Y94         LUT4 (Prop_lut4_I3_O)        0.124    15.127 r  pdu/hexplay_en_OBUF[6]_inst_i_105/O
                         net (fo=1, routed)           1.134    16.262    pdu/hexplay_en_OBUF[6]_inst_i_105_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I0_O)        0.124    16.386 r  pdu/hexplay_en_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.000    16.386    pdu/data4[0]
    SLICE_X47Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    16.598 r  pdu/hexplay_en_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.080    17.677    pdu/hexplay_en_OBUF[6]_inst_i_11_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.299    17.976 r  pdu/hexplay_en_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.056    19.033    pdu/seg_a__27[0]
    SLICE_X53Y94         LUT4 (Prop_lut4_I1_O)        0.124    19.157 r  pdu/hexplay_en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.087    22.244    hexplay_en_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    25.781 r  hexplay_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    25.781    hexplay_en[6]
    L18                                                               r  hexplay_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.394ns  (logic 5.661ns (27.759%)  route 14.733ns (72.241%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         6.730    12.361    cpu/regs/dpra[2]
    SLICE_X41Y109        MUXF7 (Prop_muxf7_S_O)       0.451    12.812 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_532/O
                         net (fo=1, routed)           0.000    12.812    cpu/regs/hexplay_en_OBUF[6]_inst_i_532_n_0
    SLICE_X41Y109        MUXF8 (Prop_muxf8_I1_O)      0.094    12.906 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_427/O
                         net (fo=1, routed)           1.135    14.041    cpu/regs/hexplay_en_OBUF[6]_inst_i_427_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I2_O)        0.316    14.357 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_317/O
                         net (fo=1, routed)           1.521    15.878    pdu/rf_data[22]
    SLICE_X49Y96         LUT4 (Prop_lut4_I3_O)        0.124    16.002 r  pdu/hexplay_en_OBUF[6]_inst_i_150/O
                         net (fo=1, routed)           0.798    16.800    pdu/hexplay_en_OBUF[6]_inst_i_150_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I0_O)        0.124    16.924 r  pdu/hexplay_en_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    16.924    pdu/data5[2]
    SLICE_X49Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    17.141 r  pdu/hexplay_en_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.972    18.113    pdu/hexplay_en_OBUF[6]_inst_i_15_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.299    18.412 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.677    19.089    pdu/seg_a__27[2]
    SLICE_X53Y96         LUT4 (Prop_lut4_I3_O)        0.124    19.213 r  pdu/hexplay_en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.900    22.113    hexplay_en_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    25.606 r  hexplay_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.606    hexplay_en[2]
    K16                                                               r  hexplay_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.232ns  (logic 4.267ns (37.988%)  route 6.965ns (62.012%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  pdu/cnt_m_rf_reg[4]/Q
                         net (fo=164, routed)         3.664     9.295    pdu/dpra[4]
    SLICE_X56Y92         LUT5 (Prop_lut5_I4_O)        0.296     9.591 r  pdu/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.301    12.892    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    16.444 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.444    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.056ns  (logic 4.269ns (42.446%)  route 5.788ns (57.554%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X55Y101        FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  pdu/cnt_m_rf_reg[3]/Q
                         net (fo=197, routed)         2.764     8.395    pdu/dpra[3]
    SLICE_X55Y92         LUT5 (Prop_lut5_I4_O)        0.299     8.694 r  pdu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.024    11.718    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    15.269 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.269    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_se[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.473ns  (logic 4.369ns (46.126%)  route 5.103ns (53.874%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.625     5.228    pdu/clk_IBUF_BUFG
    SLICE_X57Y92         FDCE                                         r  pdu/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.456     5.684 f  pdu/cnt_reg[18]/Q
                         net (fo=13, routed)          1.164     6.848    pdu/sel0[1]
    SLICE_X55Y95         LUT3 (Prop_lut3_I2_O)        0.152     7.000 r  pdu/hexplay_se_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.939    10.939    hexplay_se_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761    14.700 r  hexplay_se_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.700    hexplay_se[7]
    U13                                                               r  hexplay_se[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.231ns (41.590%)  route 0.324ns (58.410%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.482    pdu/clk_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  pdu/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pdu/in_r_reg[4]/Q
                         net (fo=2, routed)           0.226     1.849    cpu/ex_mem/mem_rd_reg_reg[4][4]
    SLICE_X52Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.894 r  cpu/ex_mem/mem_rd_reg[4]_i_2/O
                         net (fo=1, routed)           0.099     1.993    cpu/ex_mem/mem_rd_reg[4]_i_2_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.045     2.038 r  cpu/ex_mem/mem_rd_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.038    cpu/mem_wb/mem_rd_reg_reg[31]_1[4]
    SLICE_X52Y89         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.231ns (41.115%)  route 0.331ns (58.885%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.281     1.905    cpu/ex_mem/mem_rd_reg_reg[4][1]
    SLICE_X55Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.950 r  cpu/ex_mem/mem_rd_reg[1]_i_2/O
                         net (fo=1, routed)           0.050     2.000    cpu/ex_mem/mem_rd_reg[1]_i_2_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I0_O)        0.045     2.045 r  cpu/ex_mem/mem_rd_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.045    cpu/mem_wb/mem_rd_reg_reg[31]_1[1]
    SLICE_X55Y93         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.231ns (38.867%)  route 0.363ns (61.133%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.312     1.936    cpu/ex_mem/valid_r
    SLICE_X57Y93         LUT6 (Prop_lut6_I4_O)        0.045     1.981 r  cpu/ex_mem/mem_rd_reg[0]_i_2/O
                         net (fo=1, routed)           0.051     2.033    cpu/ex_mem/mem_rd_reg[0]_i_2_n_0
    SLICE_X57Y93         LUT5 (Prop_lut5_I1_O)        0.045     2.078 r  cpu/ex_mem/mem_rd_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.078    cpu/mem_wb/mem_rd_reg_reg[31]_1[0]
    SLICE_X57Y93         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.231ns (32.411%)  route 0.482ns (67.589%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.480    pdu/clk_IBUF_BUFG
    SLICE_X55Y87         FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pdu/in_r_reg[2]/Q
                         net (fo=2, routed)           0.207     1.829    cpu/ex_mem/mem_rd_reg_reg[4][2]
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.874 r  cpu/ex_mem/mem_rd_reg[2]_i_2/O
                         net (fo=1, routed)           0.274     2.148    cpu/ex_mem/mem_rd_reg[2]_i_2_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.045     2.193 r  cpu/ex_mem/mem_rd_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.193    cpu/mem_wb/mem_rd_reg_reg[31]_1[2]
    SLICE_X55Y89         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.757ns  (logic 0.231ns (30.499%)  route 0.526ns (69.501%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.480    pdu/clk_IBUF_BUFG
    SLICE_X55Y87         FDRE                                         r  pdu/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pdu/in_r_reg[3]/Q
                         net (fo=2, routed)           0.230     1.852    cpu/ex_mem/mem_rd_reg_reg[4][3]
    SLICE_X55Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.897 r  cpu/ex_mem/mem_rd_reg[3]_i_2/O
                         net (fo=1, routed)           0.296     2.193    cpu/ex_mem/mem_rd_reg[3]_i_2_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.045     2.238 r  cpu/ex_mem/mem_rd_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.238    cpu/mem_wb/mem_rd_reg_reg[31]_1[3]
    SLICE_X55Y89         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_al_plr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.462ns (58.438%)  route 1.040ns (41.562%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_al_plr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDCE (Prop_fdce_C_Q)         0.128     1.612 r  pdu/cnt_al_plr_reg[1]/Q
                         net (fo=100, routed)         0.117     1.730    pdu/cnt_al_plr_reg[1]_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I1_O)        0.098     1.828 r  pdu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.923     2.750    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.986 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.986    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_al_plr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.599ns  (logic 1.430ns (55.027%)  route 1.169ns (44.973%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  pdu/cnt_al_plr_reg[0]_rep/Q
                         net (fo=6, routed)           0.082     1.731    pdu/cnt_al_plr_reg[0]_rep_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.776 r  pdu/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.087     2.862    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     4.084 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.084    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.666ns  (logic 1.498ns (56.208%)  route 1.167ns (43.792%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X56Y92         FDPE                                         r  pdu/out0_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDPE (Prop_fdpe_C_Q)         0.148     1.631 r  pdu/out0_r_reg[4]/Q
                         net (fo=1, routed)           0.057     1.689    pdu/out0_r[4]
    SLICE_X56Y92         LUT5 (Prop_lut5_I0_O)        0.098     1.787 r  pdu/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.110     2.897    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     4.149 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.149    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_se[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.705ns  (logic 1.437ns (53.103%)  route 1.269ns (46.897%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X57Y92         FDCE                                         r  pdu/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  pdu/cnt_reg[19]/Q
                         net (fo=13, routed)          0.220     1.844    pdu/sel0[2]
    SLICE_X53Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.889 r  pdu/hexplay_se_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.049     2.938    hexplay_se_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     4.189 r  hexplay_se_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.189    hexplay_se[4]
    P14                                                               r  hexplay_se[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.460ns (53.840%)  route 1.252ns (46.160%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X56Y92         FDPE                                         r  pdu/out0_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDPE (Prop_fdpe_C_Q)         0.164     1.647 r  pdu/out0_r_reg[3]/Q
                         net (fo=1, routed)           0.197     1.844    pdu/out0_r[3]
    SLICE_X55Y92         LUT5 (Prop_lut5_I0_O)        0.045     1.889 r  pdu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.055     2.944    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     4.195 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.195    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_ah_plr_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.266ns  (logic 1.508ns (16.273%)  route 7.758ns (83.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1726, routed)        7.758     9.266    pdu/sw_IBUF[7]
    SLICE_X54Y101        FDCE                                         f  pdu/cnt_ah_plr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.489     4.911    pdu/clk_IBUF_BUFG
    SLICE_X54Y101        FDCE                                         r  pdu/cnt_ah_plr_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_al_plr_reg[1]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.266ns  (logic 1.508ns (16.273%)  route 7.758ns (83.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1726, routed)        7.758     9.266    pdu/sw_IBUF[7]
    SLICE_X54Y101        FDCE                                         f  pdu/cnt_al_plr_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.489     4.911    pdu/clk_IBUF_BUFG
    SLICE_X54Y101        FDCE                                         r  pdu/cnt_al_plr_reg[1]_rep/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.266ns  (logic 1.508ns (16.273%)  route 7.758ns (83.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1726, routed)        7.758     9.266    pdu/sw_IBUF[7]
    SLICE_X55Y101        FDCE                                         f  pdu/cnt_m_rf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.489     4.911    pdu/clk_IBUF_BUFG
    SLICE_X55Y101        FDCE                                         r  pdu/cnt_m_rf_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.266ns  (logic 1.508ns (16.273%)  route 7.758ns (83.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1726, routed)        7.758     9.266    pdu/sw_IBUF[7]
    SLICE_X55Y101        FDCE                                         f  pdu/cnt_m_rf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.489     4.911    pdu/clk_IBUF_BUFG
    SLICE_X55Y101        FDCE                                         r  pdu/cnt_m_rf_reg[3]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_ah_plr_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.125ns  (logic 1.508ns (16.524%)  route 7.618ns (83.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1726, routed)        7.618     9.125    pdu/sw_IBUF[7]
    SLICE_X54Y102        FDCE                                         f  pdu/cnt_ah_plr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.489     4.911    pdu/clk_IBUF_BUFG
    SLICE_X54Y102        FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.125ns  (logic 1.508ns (16.524%)  route 7.618ns (83.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1726, routed)        7.618     9.125    pdu/sw_IBUF[7]
    SLICE_X55Y102        FDCE                                         f  pdu/cnt_m_rf_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.489     4.911    pdu/clk_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__1/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.125ns  (logic 1.508ns (16.524%)  route 7.618ns (83.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1726, routed)        7.618     9.125    pdu/sw_IBUF[7]
    SLICE_X55Y102        FDCE                                         f  pdu/cnt_m_rf_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.489     4.911    pdu/clk_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__0/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.125ns  (logic 1.508ns (16.524%)  route 7.618ns (83.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1726, routed)        7.618     9.125    pdu/sw_IBUF[7]
    SLICE_X55Y102        FDCE                                         f  pdu/cnt_m_rf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.489     4.911    pdu/clk_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.125ns  (logic 1.508ns (16.524%)  route 7.618ns (83.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1726, routed)        7.618     9.125    pdu/sw_IBUF[7]
    SLICE_X55Y102        FDCE                                         f  pdu/cnt_m_rf_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.489     4.911    pdu/clk_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  pdu/cnt_m_rf_reg[4]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.825ns  (logic 1.508ns (19.270%)  route 6.317ns (80.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1726, routed)        6.317     7.825    pdu/sw_IBUF[7]
    SLICE_X53Y90         FDPE                                         f  pdu/out1_r_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.502     4.925    pdu/clk_IBUF_BUFG
    SLICE_X53Y90         FDPE                                         r  pdu/out1_r_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.079%)  route 0.172ns (54.921%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[14]/C
    SLICE_X45Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[14]/Q
                         net (fo=10, routed)          0.172     0.313    pdu/D[14]
    SLICE_X49Y95         FDPE                                         r  pdu/out1_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X49Y95         FDPE                                         r  pdu/out1_r_reg[14]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.052%)  route 0.187ns (56.948%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[11]/C
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[11]/Q
                         net (fo=10, routed)          0.187     0.328    pdu/D[11]
    SLICE_X47Y95         FDCE                                         r  pdu/out1_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X47Y95         FDCE                                         r  pdu/out1_r_reg[11]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.083%)  route 0.194ns (57.917%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[15]/C
    SLICE_X45Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[15]/Q
                         net (fo=10, routed)          0.194     0.335    pdu/D[15]
    SLICE_X47Y95         FDCE                                         r  pdu/out1_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X47Y95         FDCE                                         r  pdu/out1_r_reg[15]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.617%)  route 0.198ns (58.383%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[8]/C
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[8]/Q
                         net (fo=10, routed)          0.198     0.339    pdu/D[8]
    SLICE_X47Y91         FDCE                                         r  pdu/out1_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.836     2.001    pdu/clk_IBUF_BUFG
    SLICE_X47Y91         FDCE                                         r  pdu/out1_r_reg[8]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.231%)  route 0.201ns (58.769%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[13]/C
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[13]/Q
                         net (fo=10, routed)          0.201     0.342    pdu/D[13]
    SLICE_X49Y95         FDCE                                         r  pdu/out1_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  pdu/out1_r_reg[13]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.140%)  route 0.202ns (58.860%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[7]/C
    SLICE_X51Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[7]/Q
                         net (fo=10, routed)          0.202     0.343    pdu/D[7]
    SLICE_X49Y91         FDCE                                         r  pdu/out1_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.836     2.001    pdu/clk_IBUF_BUFG
    SLICE_X49Y91         FDCE                                         r  pdu/out1_r_reg[7]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[28]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.010%)  route 0.220ns (60.990%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[28]/C
    SLICE_X45Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[28]/Q
                         net (fo=10, routed)          0.220     0.361    pdu/D[28]
    SLICE_X49Y98         FDPE                                         r  pdu/out1_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.838     2.003    pdu/clk_IBUF_BUFG
    SLICE_X49Y98         FDPE                                         r  pdu/out1_r_reg[28]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.562%)  route 0.225ns (61.438%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[5]/C
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[5]/Q
                         net (fo=10, routed)          0.225     0.366    pdu/D[5]
    SLICE_X49Y93         FDPE                                         r  pdu/out1_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X49Y93         FDPE                                         r  pdu/out1_r_reg[5]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.533%)  route 0.245ns (63.467%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[9]/C
    SLICE_X47Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[9]/Q
                         net (fo=10, routed)          0.245     0.386    pdu/D[9]
    SLICE_X49Y93         FDPE                                         r  pdu/out1_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X49Y93         FDPE                                         r  pdu/out1_r_reg[9]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.385%)  route 0.247ns (63.615%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[27]/C
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[27]/Q
                         net (fo=10, routed)          0.247     0.388    pdu/D[27]
    SLICE_X52Y99         FDCE                                         r  pdu/out1_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  pdu/out1_r_reg[27]/C





