// Seed: 2703130085
module module_0 (
    id_1,
    id_2
);
  input logic [7:0] id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd27,
    parameter id_16 = 32'd10
) (
    output tri1 id_0,
    input tri0 _id_1,
    output tri1 id_2,
    output wire id_3,
    output supply0 id_4,
    output uwire id_5,
    output tri id_6,
    output wor id_7,
    input supply1 id_8,
    input supply1 id_9,
    output wor id_10,
    input wor id_11,
    input wor id_12
);
  logic [7:0][-1  |  -1  &  -1 : id_1] id_14, id_15;
  assign id_10 = id_9;
  localparam id_16 = 1 < 1;
  assign id_15[id_16] = id_14;
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_14
  );
  wire id_18;
  ;
endmodule
