<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1044" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1044{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1044{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1044{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1044{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1044{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t6_1044{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.87px;}
#t7_1044{left:96px;bottom:996px;letter-spacing:0.09px;word-spacing:-0.43px;}
#t8_1044{left:96px;bottom:956px;letter-spacing:0.14px;}
#t9_1044{left:168px;bottom:956px;letter-spacing:0.17px;word-spacing:-0.02px;}
#ta_1044{left:96px;bottom:921px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tb_1044{left:96px;bottom:899px;letter-spacing:0.13px;word-spacing:-0.39px;}
#tc_1044{left:96px;bottom:878px;letter-spacing:0.1px;word-spacing:-0.49px;}
#td_1044{left:96px;bottom:843px;letter-spacing:0.14px;word-spacing:-0.45px;}
#te_1044{left:96px;bottom:821px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tf_1044{left:96px;bottom:800px;letter-spacing:0.11px;word-spacing:-1.03px;}
#tg_1044{left:96px;bottom:779px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_1044{left:96px;bottom:757px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ti_1044{left:96px;bottom:736px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tj_1044{left:96px;bottom:714px;letter-spacing:0.13px;word-spacing:-1.19px;}
#tk_1044{left:96px;bottom:693px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tl_1044{left:96px;bottom:672px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_1044{left:96px;bottom:636px;letter-spacing:0.1px;word-spacing:-0.45px;}
#tn_1044{left:96px;bottom:597px;letter-spacing:0.14px;}
#to_1044{left:168px;bottom:597px;letter-spacing:0.18px;word-spacing:0.05px;}
#tp_1044{left:96px;bottom:562px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tq_1044{left:96px;bottom:540px;letter-spacing:0.12px;word-spacing:-0.39px;}
#tr_1044{left:96px;bottom:519px;letter-spacing:0.11px;word-spacing:-0.47px;}
#ts_1044{left:96px;bottom:497px;letter-spacing:0.13px;word-spacing:-0.51px;}
#tt_1044{left:96px;bottom:476px;letter-spacing:0.11px;word-spacing:-0.56px;}
#tu_1044{left:96px;bottom:441px;letter-spacing:0.12px;word-spacing:-0.92px;}
#tv_1044{left:96px;bottom:419px;letter-spacing:0.11px;word-spacing:-0.52px;}
#tw_1044{left:96px;bottom:398px;letter-spacing:0.1px;word-spacing:-0.47px;}
#tx_1044{left:96px;bottom:377px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ty_1044{left:96px;bottom:355px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tz_1044{left:96px;bottom:334px;letter-spacing:0.06px;word-spacing:-0.4px;}
#t10_1044{left:96px;bottom:294px;letter-spacing:0.14px;}
#t11_1044{left:168px;bottom:294px;letter-spacing:0.17px;word-spacing:0.05px;}
#t12_1044{left:96px;bottom:259px;letter-spacing:0.14px;word-spacing:-0.49px;}
#t13_1044{left:96px;bottom:238px;letter-spacing:0.14px;word-spacing:-0.41px;}
#t14_1044{left:96px;bottom:216px;letter-spacing:0.15px;word-spacing:-1.1px;}
#t15_1044{left:157px;bottom:216px;letter-spacing:0.12px;word-spacing:-1.04px;}
#t16_1044{left:96px;bottom:195px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t17_1044{left:96px;bottom:160px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t18_1044{left:96px;bottom:138px;letter-spacing:0.21px;}
#t19_1044{left:96px;bottom:108px;}
#t1a_1044{left:124px;bottom:108px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1b_1044{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1044{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1044{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1044{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1044{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_1044{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_1044{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1044" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1044Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1044" style="-webkit-user-select: none;"><object width="935" height="1210" data="1044/1044.svg" type="image/svg+xml" id="pdf1044" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1044" class="t s1_1044">589 </span><span id="t2_1044" class="t s2_1044">Secure Virtual Machine </span>
<span id="t3_1044" class="t s1_1044">AMD64 Technology </span><span id="t4_1044" class="t s1_1044">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1044" class="t s3_1044">data. The guest page tables, managed by the guest, may mark data memory pages as either private or </span>
<span id="t6_1044" class="t s3_1044">shared, thus allowing selected pages to be shared outside the guest. Private memory is encrypted using </span>
<span id="t7_1044" class="t s3_1044">a guest-specific key, while shared memory is accessible to the hypervisor. </span>
<span id="t8_1044" class="t s4_1044">15.34.1 </span><span id="t9_1044" class="t s4_1044">Determining Support for SEV </span>
<span id="ta_1044" class="t s3_1044">Support for memory encryption features is reported in CPUID 8000_001F[EAX] as described in </span>
<span id="tb_1044" class="t s3_1044">Section 7.10.1, “Determining Support for Secure Memory Encryption,” on page 237. Bit 1 indicates </span>
<span id="tc_1044" class="t s3_1044">support for Secure Encrypted Virtualization. </span>
<span id="td_1044" class="t s3_1044">When memory encryption features are present, CPUID 8000_001F[EBX] and 8000_001F[ECX] </span>
<span id="te_1044" class="t s3_1044">supply additional information regarding the use of memory encryption, such as the number of keys </span>
<span id="tf_1044" class="t s3_1044">supported simultaneously and which page table bit is used to mark pages as encrypted. Additionally, in </span>
<span id="tg_1044" class="t s3_1044">some implementations, the physical address size of the processor may be reduced when memory </span>
<span id="th_1044" class="t s3_1044">encryption features are enabled, for example from 48 to 43 bits. In this example, physical address bits </span>
<span id="ti_1044" class="t s3_1044">47:43 would be treated as reserved except where otherwise indicated. When memory encryption is </span>
<span id="tj_1044" class="t s3_1044">supported in an implementation, CPUID 8000_001F[EBX] reports any physical address size reduction </span>
<span id="tk_1044" class="t s3_1044">present. Bits reserved in this mode are treated the same as other page table reserved bits, and will </span>
<span id="tl_1044" class="t s3_1044">generate a page fault if found to be non-zero when used for address translation. </span>
<span id="tm_1044" class="t s3_1044">Full CPUID details for memory encryption features may be found in Volume 3, section E.4.17. </span>
<span id="tn_1044" class="t s4_1044">15.34.2 </span><span id="to_1044" class="t s4_1044">Key Management </span>
<span id="tp_1044" class="t s3_1044">Under the memory encryption extensions defined here, each SEV-enabled guest virtual machine is </span>
<span id="tq_1044" class="t s3_1044">associated with a memory encryption key, and the SME mode (if used, see Section 7.10 on page 237) </span>
<span id="tr_1044" class="t s3_1044">is associated with a separate key. Key management for the SEV feature is not handled by the CPU but </span>
<span id="ts_1044" class="t s3_1044">rather by a separate processor known as the AMD Secure Processor (AMD-SP) which is present on </span>
<span id="tt_1044" class="t s3_1044">AMD SOCs. A detailed discussion of AMD-SP operation is beyond the scope of this manual. </span>
<span id="tu_1044" class="t s3_1044">CPU software is not aware of the values of these keys but the hypervisor should coordinate the loading </span>
<span id="tv_1044" class="t s3_1044">of virtual machine keys through the AMD-SP driver. This coordination will also determine which </span>
<span id="tw_1044" class="t s3_1044">ASID the hypervisor should use for a particular guest. Under SEV, the ASID is used as the key index </span>
<span id="tx_1044" class="t s3_1044">that identifies which encryption key is used to encrypt/decrypt memory traffic associated with that </span>
<span id="ty_1044" class="t s3_1044">SEV-enabled guest. Encryption keys themselves are never visible to CPU software and are never </span>
<span id="tz_1044" class="t s3_1044">stored off-chip in the clear. </span>
<span id="t10_1044" class="t s4_1044">15.34.3 </span><span id="t11_1044" class="t s4_1044">Enabling SEV </span>
<span id="t12_1044" class="t s3_1044">Prior to starting an encrypted VM, software must enable MemEncryptionModEn through MSR </span>
<span id="t13_1044" class="t s3_1044">C001_0010 (SYSCFG) as described in Section 7.10.2, “Enabling Memory Encryption Extensions,” </span>
<span id="t14_1044" class="t s3_1044">on page </span><span id="t15_1044" class="t s3_1044">237. SEV may then be enabled on a specific virtual machine during the VMRUN instruction if </span>
<span id="t16_1044" class="t s3_1044">the hypervisor sets the SEV enable (bit 1) in VMCB offset 090h. </span>
<span id="t17_1044" class="t s3_1044">When SEV is enabled in a guest, the following additional consistency checks are performed during </span>
<span id="t18_1044" class="t s3_1044">VMRUN: </span>
<span id="t19_1044" class="t s5_1044">• </span><span id="t1a_1044" class="t s3_1044">Nested paging (VMCB offset 090h, bit 0) must be enabled </span>
<span id="t1b_1044" class="t s6_1044">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
