{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713913945122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713913945122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 16:12:25 2024 " "Processing started: Tue Apr 23 16:12:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713913945122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713913945122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off canonical_farrow -c canonical_farrow " "Command: quartus_map --read_settings_files=on --write_settings_files=off canonical_farrow -c canonical_farrow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713913945122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713913945333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713913945333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "farrow1.sv 1 1 " "Found 1 design units, including 1 entities, in source file farrow1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 farrow1 " "Found entity 1: farrow1" {  } { { "farrow1.sv" "" { Text "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/farrow1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713913952110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713913952110 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "canonical_farrow_tb.sv(30) " "Verilog HDL warning at canonical_farrow_tb.sv(30): extended using \"x\" or \"z\"" {  } { { "canonical_farrow_tb.sv" "" { Text "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/canonical_farrow_tb.sv" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713913952110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "canonical_farrow_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file canonical_farrow_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 canonical_farrow_tb " "Found entity 1: canonical_farrow_tb" {  } { { "canonical_farrow_tb.sv" "" { Text "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/canonical_farrow_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713913952110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713913952110 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"foreach\";  expecting \"end\" canonical_farrow.sv(48) " "Verilog HDL syntax error at canonical_farrow.sv(48) near text: \"foreach\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "canonical_farrow.sv" "" { Text "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/canonical_farrow.sv" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1713913952110 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" canonical_farrow.sv(48) " "Verilog HDL syntax error at canonical_farrow.sv(48) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "canonical_farrow.sv" "" { Text "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/canonical_farrow.sv" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1713913952110 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"foreach\";  expecting \"end\" canonical_farrow.sv(49) " "Verilog HDL syntax error at canonical_farrow.sv(49) near text: \"foreach\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "canonical_farrow.sv" "" { Text "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/canonical_farrow.sv" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1713913952110 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" canonical_farrow.sv(49) " "Verilog HDL syntax error at canonical_farrow.sv(49) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "canonical_farrow.sv" "" { Text "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/canonical_farrow.sv" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1713913952110 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"foreach\";  expecting \"end\" canonical_farrow.sv(50) " "Verilog HDL syntax error at canonical_farrow.sv(50) near text: \"foreach\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "canonical_farrow.sv" "" { Text "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/canonical_farrow.sv" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1713913952110 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" canonical_farrow.sv(50) " "Verilog HDL syntax error at canonical_farrow.sv(50) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "canonical_farrow.sv" "" { Text "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/canonical_farrow.sv" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1713913952110 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"foreach\";  expecting \"end\" canonical_farrow.sv(60) " "Verilog HDL syntax error at canonical_farrow.sv(60) near text: \"foreach\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "canonical_farrow.sv" "" { Text "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/canonical_farrow.sv" 60 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1713913952110 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" canonical_farrow.sv(60) " "Verilog HDL syntax error at canonical_farrow.sv(60) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "canonical_farrow.sv" "" { Text "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/canonical_farrow.sv" 60 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1713913952110 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"foreach\";  expecting \"end\" canonical_farrow.sv(61) " "Verilog HDL syntax error at canonical_farrow.sv(61) near text: \"foreach\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "canonical_farrow.sv" "" { Text "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/canonical_farrow.sv" 61 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1713913952110 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" canonical_farrow.sv(61) " "Verilog HDL syntax error at canonical_farrow.sv(61) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "canonical_farrow.sv" "" { Text "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/canonical_farrow.sv" 61 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1713913952110 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"foreach\";  expecting \"end\" canonical_farrow.sv(62) " "Verilog HDL syntax error at canonical_farrow.sv(62) near text: \"foreach\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "canonical_farrow.sv" "" { Text "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/canonical_farrow.sv" 62 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1713913952110 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" canonical_farrow.sv(62) " "Verilog HDL syntax error at canonical_farrow.sv(62) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "canonical_farrow.sv" "" { Text "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/canonical_farrow.sv" 62 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1713913952110 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "canonical_farrow canonical_farrow.sv(1) " "Ignored design unit \"canonical_farrow\" at canonical_farrow.sv(1) due to previous errors" {  } { { "canonical_farrow.sv" "" { Text "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/canonical_farrow.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1713913952110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "canonical_farrow.sv 0 0 " "Found 0 design units, including 0 entities, in source file canonical_farrow.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713913952110 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/output_files/canonical_farrow.map.smsg " "Generated suppressed messages file C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/directly_coded/output_files/canonical_farrow.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713913952130 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713913952174 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 23 16:12:32 2024 " "Processing ended: Tue Apr 23 16:12:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713913952174 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713913952174 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713913952174 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713913952174 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 15 s 1  " "Quartus Prime Full Compilation was unsuccessful. 15 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713913952788 ""}
