vendor_name = ModelSim
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/handshake/handshake.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/Test.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/SPregister_tb.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/SPregister.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/proyectoGrupal_tb.v
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/proyectoGrupal.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/flipflop_tb.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/flipflop.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/recievesend.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/recievesend_tb.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/handshake_tb.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/db/test.cbx.xml
design_name = handshake
instance = comp, \start~output , start~output, handshake, 1
instance = comp, \clk~input , clk~input, handshake, 1
instance = comp, \rst_l~input , rst_l~input, handshake, 1
instance = comp, \ready~input , ready~input, handshake, 1
instance = comp, \start~0 , start~0, handshake, 1
instance = comp, \start~reg0 , start~reg0, handshake, 1
instance = comp, \done~input , done~input, handshake, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, handshake, 1
