########### 0xC5,XCH A, direct
RF(T0, WE), BUS(ROM), SR(WE)
RF(T0), ALU(SFR), RFSRCR(WE)
RF(SFR), BUS(RAM), WR(WE)
RF(T0, WE), ALU(B)  # T0 <- RAM[direct]
RF(A), ALU(A), WR(WE)
RF(SFR), RAM(WE), ALU(B)  # RAM[direct] <- A
RF(T0), ALU(A), WR(WE)
RF(A, WE), ALU(B), BR(ONE), J(INC_PC_BEFORE_CHECK_INTERRUPT)  # A <- T0
