
spi_encoder_bldc_canopen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014f98  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ad8  08015168  08015168  00016168  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015c40  08015c40  00017498  2**0
                  CONTENTS
  4 .ARM          00000008  08015c40  08015c40  00016c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015c48  08015c48  00017498  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015c48  08015c48  00016c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015c4c  08015c4c  00016c4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000498  20000000  08015c50  00017000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000610  20000498  080160e8  00017498  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000aa8  080160e8  00017aa8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00017498  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002945c  00000000  00000000  000174c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000057b8  00000000  00000000  00040924  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001988  00000000  00000000  000460e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000144e  00000000  00000000  00047a68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028c5e  00000000  00000000  00048eb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024d6e  00000000  00000000  00071b14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec565  00000000  00000000  00096882  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00182de7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007e6c  00000000  00000000  00182e2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  0018ac98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000498 	.word	0x20000498
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08015150 	.word	0x08015150

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000049c 	.word	0x2000049c
 800020c:	08015150 	.word	0x08015150

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b96a 	b.w	8000fb4 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	460c      	mov	r4, r1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d14e      	bne.n	8000da2 <__udivmoddi4+0xaa>
 8000d04:	4694      	mov	ip, r2
 8000d06:	458c      	cmp	ip, r1
 8000d08:	4686      	mov	lr, r0
 8000d0a:	fab2 f282 	clz	r2, r2
 8000d0e:	d962      	bls.n	8000dd6 <__udivmoddi4+0xde>
 8000d10:	b14a      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d12:	f1c2 0320 	rsb	r3, r2, #32
 8000d16:	4091      	lsls	r1, r2
 8000d18:	fa20 f303 	lsr.w	r3, r0, r3
 8000d1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d20:	4319      	orrs	r1, r3
 8000d22:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d2a:	fa1f f68c 	uxth.w	r6, ip
 8000d2e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d36:	fb07 1114 	mls	r1, r7, r4, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb04 f106 	mul.w	r1, r4, r6
 8000d42:	4299      	cmp	r1, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x64>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d4e:	f080 8112 	bcs.w	8000f76 <__udivmoddi4+0x27e>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 810f 	bls.w	8000f76 <__udivmoddi4+0x27e>
 8000d58:	3c02      	subs	r4, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1a59      	subs	r1, r3, r1
 8000d5e:	fa1f f38e 	uxth.w	r3, lr
 8000d62:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d66:	fb07 1110 	mls	r1, r7, r0, r1
 8000d6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6e:	fb00 f606 	mul.w	r6, r0, r6
 8000d72:	429e      	cmp	r6, r3
 8000d74:	d90a      	bls.n	8000d8c <__udivmoddi4+0x94>
 8000d76:	eb1c 0303 	adds.w	r3, ip, r3
 8000d7a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d7e:	f080 80fc 	bcs.w	8000f7a <__udivmoddi4+0x282>
 8000d82:	429e      	cmp	r6, r3
 8000d84:	f240 80f9 	bls.w	8000f7a <__udivmoddi4+0x282>
 8000d88:	4463      	add	r3, ip
 8000d8a:	3802      	subs	r0, #2
 8000d8c:	1b9b      	subs	r3, r3, r6
 8000d8e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d92:	2100      	movs	r1, #0
 8000d94:	b11d      	cbz	r5, 8000d9e <__udivmoddi4+0xa6>
 8000d96:	40d3      	lsrs	r3, r2
 8000d98:	2200      	movs	r2, #0
 8000d9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d905      	bls.n	8000db2 <__udivmoddi4+0xba>
 8000da6:	b10d      	cbz	r5, 8000dac <__udivmoddi4+0xb4>
 8000da8:	e9c5 0100 	strd	r0, r1, [r5]
 8000dac:	2100      	movs	r1, #0
 8000dae:	4608      	mov	r0, r1
 8000db0:	e7f5      	b.n	8000d9e <__udivmoddi4+0xa6>
 8000db2:	fab3 f183 	clz	r1, r3
 8000db6:	2900      	cmp	r1, #0
 8000db8:	d146      	bne.n	8000e48 <__udivmoddi4+0x150>
 8000dba:	42a3      	cmp	r3, r4
 8000dbc:	d302      	bcc.n	8000dc4 <__udivmoddi4+0xcc>
 8000dbe:	4290      	cmp	r0, r2
 8000dc0:	f0c0 80f0 	bcc.w	8000fa4 <__udivmoddi4+0x2ac>
 8000dc4:	1a86      	subs	r6, r0, r2
 8000dc6:	eb64 0303 	sbc.w	r3, r4, r3
 8000dca:	2001      	movs	r0, #1
 8000dcc:	2d00      	cmp	r5, #0
 8000dce:	d0e6      	beq.n	8000d9e <__udivmoddi4+0xa6>
 8000dd0:	e9c5 6300 	strd	r6, r3, [r5]
 8000dd4:	e7e3      	b.n	8000d9e <__udivmoddi4+0xa6>
 8000dd6:	2a00      	cmp	r2, #0
 8000dd8:	f040 8090 	bne.w	8000efc <__udivmoddi4+0x204>
 8000ddc:	eba1 040c 	sub.w	r4, r1, ip
 8000de0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000de4:	fa1f f78c 	uxth.w	r7, ip
 8000de8:	2101      	movs	r1, #1
 8000dea:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000df2:	fb08 4416 	mls	r4, r8, r6, r4
 8000df6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dfa:	fb07 f006 	mul.w	r0, r7, r6
 8000dfe:	4298      	cmp	r0, r3
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x11c>
 8000e02:	eb1c 0303 	adds.w	r3, ip, r3
 8000e06:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x11a>
 8000e0c:	4298      	cmp	r0, r3
 8000e0e:	f200 80cd 	bhi.w	8000fac <__udivmoddi4+0x2b4>
 8000e12:	4626      	mov	r6, r4
 8000e14:	1a1c      	subs	r4, r3, r0
 8000e16:	fa1f f38e 	uxth.w	r3, lr
 8000e1a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e1e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb00 f707 	mul.w	r7, r0, r7
 8000e2a:	429f      	cmp	r7, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x148>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x146>
 8000e38:	429f      	cmp	r7, r3
 8000e3a:	f200 80b0 	bhi.w	8000f9e <__udivmoddi4+0x2a6>
 8000e3e:	4620      	mov	r0, r4
 8000e40:	1bdb      	subs	r3, r3, r7
 8000e42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e46:	e7a5      	b.n	8000d94 <__udivmoddi4+0x9c>
 8000e48:	f1c1 0620 	rsb	r6, r1, #32
 8000e4c:	408b      	lsls	r3, r1
 8000e4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e52:	431f      	orrs	r7, r3
 8000e54:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e58:	fa04 f301 	lsl.w	r3, r4, r1
 8000e5c:	ea43 030c 	orr.w	r3, r3, ip
 8000e60:	40f4      	lsrs	r4, r6
 8000e62:	fa00 f801 	lsl.w	r8, r0, r1
 8000e66:	0c38      	lsrs	r0, r7, #16
 8000e68:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e6c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e70:	fa1f fc87 	uxth.w	ip, r7
 8000e74:	fb00 441e 	mls	r4, r0, lr, r4
 8000e78:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e7c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e80:	45a1      	cmp	r9, r4
 8000e82:	fa02 f201 	lsl.w	r2, r2, r1
 8000e86:	d90a      	bls.n	8000e9e <__udivmoddi4+0x1a6>
 8000e88:	193c      	adds	r4, r7, r4
 8000e8a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e8e:	f080 8084 	bcs.w	8000f9a <__udivmoddi4+0x2a2>
 8000e92:	45a1      	cmp	r9, r4
 8000e94:	f240 8081 	bls.w	8000f9a <__udivmoddi4+0x2a2>
 8000e98:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	eba4 0409 	sub.w	r4, r4, r9
 8000ea2:	fa1f f983 	uxth.w	r9, r3
 8000ea6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eaa:	fb00 4413 	mls	r4, r0, r3, r4
 8000eae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eb6:	45a4      	cmp	ip, r4
 8000eb8:	d907      	bls.n	8000eca <__udivmoddi4+0x1d2>
 8000eba:	193c      	adds	r4, r7, r4
 8000ebc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ec0:	d267      	bcs.n	8000f92 <__udivmoddi4+0x29a>
 8000ec2:	45a4      	cmp	ip, r4
 8000ec4:	d965      	bls.n	8000f92 <__udivmoddi4+0x29a>
 8000ec6:	3b02      	subs	r3, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ece:	fba0 9302 	umull	r9, r3, r0, r2
 8000ed2:	eba4 040c 	sub.w	r4, r4, ip
 8000ed6:	429c      	cmp	r4, r3
 8000ed8:	46ce      	mov	lr, r9
 8000eda:	469c      	mov	ip, r3
 8000edc:	d351      	bcc.n	8000f82 <__udivmoddi4+0x28a>
 8000ede:	d04e      	beq.n	8000f7e <__udivmoddi4+0x286>
 8000ee0:	b155      	cbz	r5, 8000ef8 <__udivmoddi4+0x200>
 8000ee2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ee6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eea:	fa04 f606 	lsl.w	r6, r4, r6
 8000eee:	40cb      	lsrs	r3, r1
 8000ef0:	431e      	orrs	r6, r3
 8000ef2:	40cc      	lsrs	r4, r1
 8000ef4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ef8:	2100      	movs	r1, #0
 8000efa:	e750      	b.n	8000d9e <__udivmoddi4+0xa6>
 8000efc:	f1c2 0320 	rsb	r3, r2, #32
 8000f00:	fa20 f103 	lsr.w	r1, r0, r3
 8000f04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f08:	fa24 f303 	lsr.w	r3, r4, r3
 8000f0c:	4094      	lsls	r4, r2
 8000f0e:	430c      	orrs	r4, r1
 8000f10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f18:	fa1f f78c 	uxth.w	r7, ip
 8000f1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f20:	fb08 3110 	mls	r1, r8, r0, r3
 8000f24:	0c23      	lsrs	r3, r4, #16
 8000f26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f2a:	fb00 f107 	mul.w	r1, r0, r7
 8000f2e:	4299      	cmp	r1, r3
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x24c>
 8000f32:	eb1c 0303 	adds.w	r3, ip, r3
 8000f36:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f3a:	d22c      	bcs.n	8000f96 <__udivmoddi4+0x29e>
 8000f3c:	4299      	cmp	r1, r3
 8000f3e:	d92a      	bls.n	8000f96 <__udivmoddi4+0x29e>
 8000f40:	3802      	subs	r0, #2
 8000f42:	4463      	add	r3, ip
 8000f44:	1a5b      	subs	r3, r3, r1
 8000f46:	b2a4      	uxth	r4, r4
 8000f48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f54:	fb01 f307 	mul.w	r3, r1, r7
 8000f58:	42a3      	cmp	r3, r4
 8000f5a:	d908      	bls.n	8000f6e <__udivmoddi4+0x276>
 8000f5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f60:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f64:	d213      	bcs.n	8000f8e <__udivmoddi4+0x296>
 8000f66:	42a3      	cmp	r3, r4
 8000f68:	d911      	bls.n	8000f8e <__udivmoddi4+0x296>
 8000f6a:	3902      	subs	r1, #2
 8000f6c:	4464      	add	r4, ip
 8000f6e:	1ae4      	subs	r4, r4, r3
 8000f70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f74:	e739      	b.n	8000dea <__udivmoddi4+0xf2>
 8000f76:	4604      	mov	r4, r0
 8000f78:	e6f0      	b.n	8000d5c <__udivmoddi4+0x64>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e706      	b.n	8000d8c <__udivmoddi4+0x94>
 8000f7e:	45c8      	cmp	r8, r9
 8000f80:	d2ae      	bcs.n	8000ee0 <__udivmoddi4+0x1e8>
 8000f82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f8a:	3801      	subs	r0, #1
 8000f8c:	e7a8      	b.n	8000ee0 <__udivmoddi4+0x1e8>
 8000f8e:	4631      	mov	r1, r6
 8000f90:	e7ed      	b.n	8000f6e <__udivmoddi4+0x276>
 8000f92:	4603      	mov	r3, r0
 8000f94:	e799      	b.n	8000eca <__udivmoddi4+0x1d2>
 8000f96:	4630      	mov	r0, r6
 8000f98:	e7d4      	b.n	8000f44 <__udivmoddi4+0x24c>
 8000f9a:	46d6      	mov	lr, sl
 8000f9c:	e77f      	b.n	8000e9e <__udivmoddi4+0x1a6>
 8000f9e:	4463      	add	r3, ip
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	e74d      	b.n	8000e40 <__udivmoddi4+0x148>
 8000fa4:	4606      	mov	r6, r0
 8000fa6:	4623      	mov	r3, r4
 8000fa8:	4608      	mov	r0, r1
 8000faa:	e70f      	b.n	8000dcc <__udivmoddi4+0xd4>
 8000fac:	3e02      	subs	r6, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	e730      	b.n	8000e14 <__udivmoddi4+0x11c>
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <CO_getUint8>:
 *
 * @param buf Memory buffer to get value from.
 *
 * @return Value
 */
static inline uint8_t CO_getUint8(const void *buf) {
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
    uint8_t value; memmove(&value, buf, sizeof(value)); return value;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	73fb      	strb	r3, [r7, #15]
 8000fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3714      	adds	r7, #20
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr

08000fd4 <CO_setUint8>:
 * @param buf Memory buffer.
 * @param value Value to be written into buf.
 *
 * @return number of bytes written.
 */
static inline uint8_t CO_setUint8(void *buf, uint8_t value) {
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	460b      	mov	r3, r1
 8000fde:	70fb      	strb	r3, [r7, #3]
    memmove(buf, &value, sizeof(value)); return sizeof(value);
 8000fe0:	78fa      	ldrb	r2, [r7, #3]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	701a      	strb	r2, [r3, #0]
 8000fe6:	2301      	movs	r3, #1
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	370c      	adds	r7, #12
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr

08000ff4 <CO_setUint32>:
/** Write uint16_t value into memory buffer, see @ref CO_setUint8 */
static inline uint8_t CO_setUint16(void *buf, uint16_t value) {
    memmove(buf, &value, sizeof(value)); return sizeof(value);
}
/** Write uint32_t value into memory buffer, see @ref CO_setUint8 */
static inline uint8_t CO_setUint32(void *buf, uint32_t value) {
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
    memmove(buf, &value, sizeof(value)); return sizeof(value);
 8000ffe:	683a      	ldr	r2, [r7, #0]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	2304      	movs	r3, #4
}
 8001006:	4618      	mov	r0, r3
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <OD_getIndex>:
 *
 * @param entry OD entry returned by @ref OD_find().
 *
 * @return OD index
 */
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 8001012:	b480      	push	{r7}
 8001014:	b083      	sub	sp, #12
 8001016:	af00      	add	r7, sp, #0
 8001018:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d002      	beq.n	8001026 <OD_getIndex+0x14>
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	881b      	ldrh	r3, [r3, #0]
 8001024:	e000      	b.n	8001028 <OD_getIndex+0x16>
 8001026:	2300      	movs	r3, #0
}
 8001028:	4618      	mov	r0, r3
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr

08001034 <OD_extension_init>:
 *
 * @return "ODR_OK" on success, "ODR_IDX_NOT_EXIST" if OD object doesn't exist.
 */
static inline ODR_t OD_extension_init(OD_entry_t *entry,
                                      OD_extension_t *extension)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d101      	bne.n	8001048 <OD_extension_init+0x14>
 8001044:	2305      	movs	r3, #5
 8001046:	e003      	b.n	8001050 <OD_extension_init+0x1c>
    entry->extension = extension;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	683a      	ldr	r2, [r7, #0]
 800104c:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 800104e:	2300      	movs	r3, #0
}
 8001050:	4618      	mov	r0, r3
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <OD_get_u32>:
}

/** Get uint32_t variable from Object Dictionary, see @ref OD_get_value */
static inline ODR_t OD_get_u32(const OD_entry_t *entry, uint8_t subIndex,
                               uint32_t *val, bool_t odOrig)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b086      	sub	sp, #24
 8001060:	af02      	add	r7, sp, #8
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	607a      	str	r2, [r7, #4]
 8001066:	603b      	str	r3, [r7, #0]
 8001068:	460b      	mov	r3, r1
 800106a:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 800106c:	7af9      	ldrb	r1, [r7, #11]
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	9300      	str	r3, [sp, #0]
 8001072:	2304      	movs	r3, #4
 8001074:	687a      	ldr	r2, [r7, #4]
 8001076:	68f8      	ldr	r0, [r7, #12]
 8001078:	f001 fb56 	bl	8002728 <OD_get_value>
 800107c:	4603      	mov	r3, r0
}
 800107e:	4618      	mov	r0, r3
 8001080:	3710      	adds	r7, #16
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}

08001086 <OD_read_1014_default>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_read_1014_default(OD_stream_t *stream, void *buf,
                                  OD_size_t count, OD_size_t *countRead)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b086      	sub	sp, #24
 800108a:	af00      	add	r7, sp, #0
 800108c:	60f8      	str	r0, [r7, #12]
 800108e:	60b9      	str	r1, [r7, #8]
 8001090:	607a      	str	r2, [r7, #4]
 8001092:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d00c      	beq.n	80010b4 <OD_read_1014_default+0x2e>
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	7c5b      	ldrb	r3, [r3, #17]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d108      	bne.n	80010b4 <OD_read_1014_default+0x2e>
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d005      	beq.n	80010b4 <OD_read_1014_default+0x2e>
        || count < sizeof(uint32_t) || countRead == NULL
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2b03      	cmp	r3, #3
 80010ac:	d902      	bls.n	80010b4 <OD_read_1014_default+0x2e>
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d101      	bne.n	80010b8 <OD_read_1014_default+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 80010b4:	2309      	movs	r3, #9
 80010b6:	e01b      	b.n	80010f0 <OD_read_1014_default+0x6a>
    }

    CO_EM_t *em = (CO_EM_t *)stream->object;
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	617b      	str	r3, [r7, #20]

    uint32_t COB_IDEmergency32 = em->producerEnabled ? 0 : 0x80000000;
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <OD_read_1014_default+0x44>
 80010c6:	2300      	movs	r3, #0
 80010c8:	e001      	b.n	80010ce <OD_read_1014_default+0x48>
 80010ca:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80010ce:	613b      	str	r3, [r7, #16]
    COB_IDEmergency32 |= CO_CAN_ID_EMERGENCY + em->nodeId;
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80010d6:	3380      	adds	r3, #128	@ 0x80
 80010d8:	461a      	mov	r2, r3
 80010da:	693b      	ldr	r3, [r7, #16]
 80010dc:	4313      	orrs	r3, r2
 80010de:	613b      	str	r3, [r7, #16]
    CO_setUint32(buf, COB_IDEmergency32);
 80010e0:	6939      	ldr	r1, [r7, #16]
 80010e2:	68b8      	ldr	r0, [r7, #8]
 80010e4:	f7ff ff86 	bl	8000ff4 <CO_setUint32>

    *countRead = sizeof(uint32_t);
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	2204      	movs	r2, #4
 80010ec:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 80010ee:	2300      	movs	r3, #0
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3718      	adds	r7, #24
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <OD_read_1003>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_read_1003(OD_stream_t *stream, void *buf,
                          OD_size_t count, OD_size_t *countRead)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b086      	sub	sp, #24
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	607a      	str	r2, [r7, #4]
 8001104:	603b      	str	r3, [r7, #0]
    if (stream == NULL || buf == NULL || countRead == NULL
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d00f      	beq.n	800112c <OD_read_1003+0x34>
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d00c      	beq.n	800112c <OD_read_1003+0x34>
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d009      	beq.n	800112c <OD_read_1003+0x34>
        || (count < 4 && stream->subIndex > 0) || count < 1
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2b03      	cmp	r3, #3
 800111c:	d803      	bhi.n	8001126 <OD_read_1003+0x2e>
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	7c5b      	ldrb	r3, [r3, #17]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d102      	bne.n	800112c <OD_read_1003+0x34>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d101      	bne.n	8001130 <OD_read_1003+0x38>
    ) {
        return ODR_DEV_INCOMPAT;
 800112c:	2309      	movs	r3, #9
 800112e:	e04c      	b.n	80011ca <OD_read_1003+0xd2>
    }

    CO_EM_t *em = (CO_EM_t *)stream->object;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	613b      	str	r3, [r7, #16]

    if (em->fifoSize < 2) {
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	7f1b      	ldrb	r3, [r3, #28]
 800113a:	2b01      	cmp	r3, #1
 800113c:	d801      	bhi.n	8001142 <OD_read_1003+0x4a>
        return ODR_DEV_INCOMPAT;
 800113e:	2309      	movs	r3, #9
 8001140:	e043      	b.n	80011ca <OD_read_1003+0xd2>
    }
    if (stream->subIndex == 0) {
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	7c5b      	ldrb	r3, [r3, #17]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d10b      	bne.n	8001162 <OD_read_1003+0x6a>
        CO_setUint8(buf, em->fifoCount);
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001150:	4619      	mov	r1, r3
 8001152:	68b8      	ldr	r0, [r7, #8]
 8001154:	f7ff ff3e 	bl	8000fd4 <CO_setUint8>

        *countRead = sizeof(uint8_t);
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	2201      	movs	r2, #1
 800115c:	601a      	str	r2, [r3, #0]
        return ODR_OK;
 800115e:	2300      	movs	r3, #0
 8001160:	e033      	b.n	80011ca <OD_read_1003+0xd2>
    }
    else if (stream->subIndex <= em->fifoCount) {
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	7c5a      	ldrb	r2, [r3, #17]
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	f893 3020 	ldrb.w	r3, [r3, #32]
 800116c:	429a      	cmp	r2, r3
 800116e:	d82b      	bhi.n	80011c8 <OD_read_1003+0xd0>
        /* newest error is reported on subIndex 1 and is stored just behind
         * fifoWrPtr. Get correct index in FIFO buffer. */
        int16_t index = (int16_t)em->fifoWrPtr - stream->subIndex;
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	7f5b      	ldrb	r3, [r3, #29]
 8001174:	461a      	mov	r2, r3
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	7c5b      	ldrb	r3, [r3, #17]
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	b29b      	uxth	r3, r3
 800117e:	82fb      	strh	r3, [r7, #22]
        if (index < 0) {
 8001180:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001184:	2b00      	cmp	r3, #0
 8001186:	da07      	bge.n	8001198 <OD_read_1003+0xa0>
            index += em->fifoSize;
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	7f1b      	ldrb	r3, [r3, #28]
 800118c:	461a      	mov	r2, r3
 800118e:	8afb      	ldrh	r3, [r7, #22]
 8001190:	4413      	add	r3, r2
 8001192:	b29b      	uxth	r3, r3
 8001194:	82fb      	strh	r3, [r7, #22]
 8001196:	e007      	b.n	80011a8 <OD_read_1003+0xb0>
        }
        else if (index >= (em->fifoSize)) {
 8001198:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	7f12      	ldrb	r2, [r2, #28]
 80011a0:	4293      	cmp	r3, r2
 80011a2:	db01      	blt.n	80011a8 <OD_read_1003+0xb0>
            return ODR_DEV_INCOMPAT;
 80011a4:	2309      	movs	r3, #9
 80011a6:	e010      	b.n	80011ca <OD_read_1003+0xd2>
        }
        CO_setUint32(buf, em->fifo[index].msg);
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	699a      	ldr	r2, [r3, #24]
 80011ac:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80011b0:	00db      	lsls	r3, r3, #3
 80011b2:	4413      	add	r3, r2
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4619      	mov	r1, r3
 80011b8:	68b8      	ldr	r0, [r7, #8]
 80011ba:	f7ff ff1b 	bl	8000ff4 <CO_setUint32>

        *countRead = sizeof(uint32_t);
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	2204      	movs	r2, #4
 80011c2:	601a      	str	r2, [r3, #0]
        return ODR_OK;
 80011c4:	2300      	movs	r3, #0
 80011c6:	e000      	b.n	80011ca <OD_read_1003+0xd2>
    }
    else {
        return ODR_NO_DATA;
 80011c8:	2319      	movs	r3, #25
    }
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <OD_write_1003>:

static ODR_t OD_write_1003(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b086      	sub	sp, #24
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	60f8      	str	r0, [r7, #12]
 80011da:	60b9      	str	r1, [r7, #8]
 80011dc:	607a      	str	r2, [r7, #4]
 80011de:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL || count != 1
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d00c      	beq.n	8001200 <OD_write_1003+0x2e>
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	7c5b      	ldrb	r3, [r3, #17]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d108      	bne.n	8001200 <OD_write_1003+0x2e>
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d005      	beq.n	8001200 <OD_write_1003+0x2e>
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	d102      	bne.n	8001200 <OD_write_1003+0x2e>
        || countWritten == NULL)
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d101      	bne.n	8001204 <OD_write_1003+0x32>
    {
        return ODR_DEV_INCOMPAT;
 8001200:	2309      	movs	r3, #9
 8001202:	e012      	b.n	800122a <OD_write_1003+0x58>
    }

    if (CO_getUint8(buf) != 0) {
 8001204:	68b8      	ldr	r0, [r7, #8]
 8001206:	f7ff fed7 	bl	8000fb8 <CO_getUint8>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <OD_write_1003+0x42>
        return ODR_INVALID_VALUE;
 8001210:	230f      	movs	r3, #15
 8001212:	e00a      	b.n	800122a <OD_write_1003+0x58>
    }

    CO_EM_t *em = (CO_EM_t *)stream->object;
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	617b      	str	r3, [r7, #20]

    /* clear error history */
    em->fifoCount = 0;
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	2200      	movs	r2, #0
 800121e:	f883 2020 	strb.w	r2, [r3, #32]

    *countWritten = sizeof(uint8_t);
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	2201      	movs	r2, #1
 8001226:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 8001228:	2300      	movs	r3, #0
}
 800122a:	4618      	mov	r0, r3
 800122c:	3718      	adds	r7, #24
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
	...

08001234 <CO_EM_init>:
                            CO_CANmodule_t *CANdevRx,
                            uint16_t CANdevRxIdx,
#endif
                            const uint8_t nodeId,
                            uint32_t *errInfo)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b088      	sub	sp, #32
 8001238:	af02      	add	r7, sp, #8
 800123a:	60f8      	str	r0, [r7, #12]
 800123c:	60b9      	str	r1, [r7, #8]
 800123e:	607a      	str	r2, [r7, #4]
 8001240:	603b      	str	r3, [r7, #0]
    (void) nodeId; /* may be unused */
    CO_ReturnError_t ret = CO_ERROR_NO;
 8001242:	2300      	movs	r3, #0
 8001244:	75fb      	strb	r3, [r7, #23]
    ODR_t odRet;

    /* verify arguments */
    if (em == NULL || OD_1001_errReg == NULL
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d01a      	beq.n	8001282 <CO_EM_init+0x4e>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d017      	beq.n	8001282 <CO_EM_init+0x4e>
#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
        || (fifo == NULL && fifoSize >= 2)
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d103      	bne.n	8001260 <CO_EM_init+0x2c>
 8001258:	f897 3020 	ldrb.w	r3, [r7, #32]
 800125c:	2b01      	cmp	r3, #1
 800125e:	d810      	bhi.n	8001282 <CO_EM_init+0x4e>
#endif
#if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
        || OD_1014_cobIdEm == NULL || CANdevTx == NULL
 8001260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001262:	2b00      	cmp	r3, #0
 8001264:	d00d      	beq.n	8001282 <CO_EM_init+0x4e>
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d00a      	beq.n	8001282 <CO_EM_init+0x4e>
        || nodeId < 1 || nodeId > 127
 800126c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001270:	2b00      	cmp	r3, #0
 8001272:	d006      	beq.n	8001282 <CO_EM_init+0x4e>
 8001274:	f997 3030 	ldrsb.w	r3, [r7, #48]	@ 0x30
 8001278:	2b00      	cmp	r3, #0
 800127a:	db02      	blt.n	8001282 <CO_EM_init+0x4e>
#endif
#if (CO_CONFIG_EM) & CO_CONFIG_EM_HISTORY
       || OD_1003_preDefErr == NULL
 800127c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800127e:	2b00      	cmp	r3, #0
 8001280:	d102      	bne.n	8001288 <CO_EM_init+0x54>
#endif
#if (CO_CONFIG_EM) & CO_CONFIG_EM_CONSUMER
       || CANdevRx == NULL
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8001282:	f04f 33ff 	mov.w	r3, #4294967295
 8001286:	e0a7      	b.n	80013d8 <CO_EM_init+0x1a4>
    }

    /* clear the object */
    memset(em, 0, sizeof(CO_EM_t));
 8001288:	2250      	movs	r2, #80	@ 0x50
 800128a:	2100      	movs	r1, #0
 800128c:	68f8      	ldr	r0, [r7, #12]
 800128e:	f011 f865 	bl	801235c <memset>

    /* set object variables */
    em->CANdevTx = CANdevTx;
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	68ba      	ldr	r2, [r7, #8]
 8001296:	615a      	str	r2, [r3, #20]

    /* get and verify "Error register" from Object Dictionary */
    em->errorRegister = OD_getPtr(OD_1001_errReg, 0, sizeof(uint8_t), NULL);
 8001298:	2300      	movs	r3, #0
 800129a:	2201      	movs	r2, #1
 800129c:	2100      	movs	r1, #0
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f001 faa9 	bl	80027f6 <OD_getPtr>
 80012a4:	4602      	mov	r2, r0
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	60da      	str	r2, [r3, #12]
    if (em->errorRegister == NULL) {
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	68db      	ldr	r3, [r3, #12]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d10c      	bne.n	80012cc <CO_EM_init+0x98>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1001_errReg);
 80012b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d006      	beq.n	80012c6 <CO_EM_init+0x92>
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f7ff feaa 	bl	8001012 <OD_getIndex>
 80012be:	4603      	mov	r3, r0
 80012c0:	461a      	mov	r2, r3
 80012c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012c4:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 80012c6:	f06f 030b 	mvn.w	r3, #11
 80012ca:	e085      	b.n	80013d8 <CO_EM_init+0x1a4>
    }
    *em->errorRegister = 0;
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	68db      	ldr	r3, [r3, #12]
 80012d0:	2200      	movs	r2, #0
 80012d2:	701a      	strb	r2, [r3, #0]

#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
    em->fifo = fifo;
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	683a      	ldr	r2, [r7, #0]
 80012d8:	619a      	str	r2, [r3, #24]
    em->fifoSize = fifoSize;
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	f897 2020 	ldrb.w	r2, [r7, #32]
 80012e0:	771a      	strb	r2, [r3, #28]
#endif
#if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
    /* get initial and verify "COB-ID EMCY" from Object Dictionary */
    uint32_t COB_IDEmergency32;
    odRet = OD_get_u32(OD_1014_cobIdEm, 0, &COB_IDEmergency32, true);
 80012e2:	f107 0210 	add.w	r2, r7, #16
 80012e6:	2301      	movs	r3, #1
 80012e8:	2100      	movs	r1, #0
 80012ea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80012ec:	f7ff feb6 	bl	800105c <OD_get_u32>
 80012f0:	4603      	mov	r3, r0
 80012f2:	75bb      	strb	r3, [r7, #22]
    if (odRet != ODR_OK || (COB_IDEmergency32 & 0x7FFFF800) != 0) {
 80012f4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d104      	bne.n	8001306 <CO_EM_init+0xd2>
 80012fc:	693a      	ldr	r2, [r7, #16]
 80012fe:	4b38      	ldr	r3, [pc, #224]	@ (80013e0 <CO_EM_init+0x1ac>)
 8001300:	4013      	ands	r3, r2
 8001302:	2b00      	cmp	r3, #0
 8001304:	d010      	beq.n	8001328 <CO_EM_init+0xf4>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1014_cobIdEm);
 8001306:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001308:	2b00      	cmp	r3, #0
 800130a:	d006      	beq.n	800131a <CO_EM_init+0xe6>
 800130c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800130e:	f7ff fe80 	bl	8001012 <OD_getIndex>
 8001312:	4603      	mov	r3, r0
 8001314:	461a      	mov	r2, r3
 8001316:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001318:	601a      	str	r2, [r3, #0]
         /* don't break a program, if only value of a parameter is wrong */
        if (odRet != ODR_OK)
 800131a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d002      	beq.n	8001328 <CO_EM_init+0xf4>
            return CO_ERROR_OD_PARAMETERS;
 8001322:	f06f 030b 	mvn.w	r3, #11
 8001326:	e057      	b.n	80013d8 <CO_EM_init+0x1a4>
    /* if default producerCanId is used, then value of CO_CAN_ID_EMERGENCY
     * (0x80) is stored into non-volatile memory. In that case it is necessary
     * to add nodeId of this node to the stored value. */
    if (producerCanId == CO_CAN_ID_EMERGENCY) producerCanId += nodeId;
 #else
    uint16_t producerCanId = CO_CAN_ID_EMERGENCY + nodeId;
 8001328:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800132c:	b29b      	uxth	r3, r3
 800132e:	3380      	adds	r3, #128	@ 0x80
 8001330:	82bb      	strh	r3, [r7, #20]
    em->producerEnabled = (COB_IDEmergency32 & 0x80000000) == 0;
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	43db      	mvns	r3, r3
 8001336:	0fdb      	lsrs	r3, r3, #31
 8001338:	b2db      	uxtb	r3, r3
 800133a:	461a      	mov	r2, r3
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	625a      	str	r2, [r3, #36]	@ 0x24

    em->OD_1014_extension.object = em;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	68fa      	ldr	r2, [r7, #12]
 8001344:	631a      	str	r2, [r3, #48]	@ 0x30
    em->OD_1014_extension.read = OD_read_1014_default;
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	4a26      	ldr	r2, [pc, #152]	@ (80013e4 <CO_EM_init+0x1b0>)
 800134a:	635a      	str	r2, [r3, #52]	@ 0x34
    em->OD_1014_extension.write = OD_writeOriginal;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	4a26      	ldr	r2, [pc, #152]	@ (80013e8 <CO_EM_init+0x1b4>)
 8001350:	639a      	str	r2, [r3, #56]	@ 0x38
    odRet = OD_extension_init(OD_1014_cobIdEm, &em->OD_1014_extension);
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	3330      	adds	r3, #48	@ 0x30
 8001356:	4619      	mov	r1, r3
 8001358:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800135a:	f7ff fe6b 	bl	8001034 <OD_extension_init>
 800135e:	4603      	mov	r3, r0
 8001360:	75bb      	strb	r3, [r7, #22]
    if (odRet != ODR_OK) {
 8001362:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d00c      	beq.n	8001384 <CO_EM_init+0x150>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1014_cobIdEm);
 800136a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800136c:	2b00      	cmp	r3, #0
 800136e:	d006      	beq.n	800137e <CO_EM_init+0x14a>
 8001370:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001372:	f7ff fe4e 	bl	8001012 <OD_getIndex>
 8001376:	4603      	mov	r3, r0
 8001378:	461a      	mov	r2, r3
 800137a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800137c:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 800137e:	f06f 030b 	mvn.w	r3, #11
 8001382:	e029      	b.n	80013d8 <CO_EM_init+0x1a4>
    }
 #endif

    /* configure parameters and emergency message CAN transmission */
    em->nodeId = nodeId;
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800138a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    em->CANtxBuff = CO_CANtxBufferInit(
 800138e:	8aba      	ldrh	r2, [r7, #20]
 8001390:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8001392:	2300      	movs	r3, #0
 8001394:	9301      	str	r3, [sp, #4]
 8001396:	2308      	movs	r3, #8
 8001398:	9300      	str	r3, [sp, #0]
 800139a:	2300      	movs	r3, #0
 800139c:	68b8      	ldr	r0, [r7, #8]
 800139e:	f006 fd31 	bl	8007e04 <CO_CANtxBufferInit>
 80013a2:	4602      	mov	r2, r0
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	62da      	str	r2, [r3, #44]	@ 0x2c
            producerCanId,      /* CAN identifier */
            0,                  /* rtr */
            8U,                 /* number of data bytes */
            0);                 /* synchronous message flag bit */

    if (em->CANtxBuff == NULL) {
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d102      	bne.n	80013b6 <CO_EM_init+0x182>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80013b0:	f04f 33ff 	mov.w	r3, #4294967295
 80013b4:	e010      	b.n	80013d8 <CO_EM_init+0x1a4>
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER */


#if (CO_CONFIG_EM) & CO_CONFIG_EM_HISTORY
    /* If OD entry available, make access to em->preDefErr */
    em->OD_1003_extension.object = em;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	68fa      	ldr	r2, [r7, #12]
 80013ba:	641a      	str	r2, [r3, #64]	@ 0x40
    em->OD_1003_extension.read = OD_read_1003;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	4a0b      	ldr	r2, [pc, #44]	@ (80013ec <CO_EM_init+0x1b8>)
 80013c0:	645a      	str	r2, [r3, #68]	@ 0x44
    em->OD_1003_extension.write = OD_write_1003;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	4a0a      	ldr	r2, [pc, #40]	@ (80013f0 <CO_EM_init+0x1bc>)
 80013c6:	649a      	str	r2, [r3, #72]	@ 0x48
    OD_extension_init(OD_1003_preDefErr, &em->OD_1003_extension);
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	3340      	adds	r3, #64	@ 0x40
 80013cc:	4619      	mov	r1, r3
 80013ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80013d0:	f7ff fe30 	bl	8001034 <OD_extension_init>
        0,                      /* rtr */
        (void*)em,              /* object passed to receive function */
        CO_EM_receive);         /* this function will process received message*/
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_CONSUMER */

    return ret;
 80013d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3718      	adds	r7, #24
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	7ffff800 	.word	0x7ffff800
 80013e4:	08001087 	.word	0x08001087
 80013e8:	0800235d 	.word	0x0800235d
 80013ec:	080010f9 	.word	0x080010f9
 80013f0:	080011d3 	.word	0x080011d3

080013f4 <CO_EM_process>:
/******************************************************************************/
void CO_EM_process(CO_EM_t *em,
                   bool_t NMTisPreOrOperational,
                   uint32_t timeDifference_us,
                   uint32_t *timerNext_us)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b088      	sub	sp, #32
 80013f8:	af02      	add	r7, sp, #8
 80013fa:	60f8      	str	r0, [r7, #12]
 80013fc:	60b9      	str	r1, [r7, #8]
 80013fe:	607a      	str	r2, [r7, #4]
 8001400:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */

    /* verify errors from driver */
    uint16_t CANerrSt = em->CANdevTx->CANerrorStatus;
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	695b      	ldr	r3, [r3, #20]
 8001406:	8a5b      	ldrh	r3, [r3, #18]
 8001408:	82bb      	strh	r3, [r7, #20]
    if (CANerrSt != em->CANerrorStatusOld) {
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	8a1b      	ldrh	r3, [r3, #16]
 800140e:	8aba      	ldrh	r2, [r7, #20]
 8001410:	429a      	cmp	r2, r3
 8001412:	f000 80a2 	beq.w	800155a <CO_EM_process+0x166>
        uint16_t CANerrStChanged = CANerrSt ^ em->CANerrorStatusOld;
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	8a1a      	ldrh	r2, [r3, #16]
 800141a:	8abb      	ldrh	r3, [r7, #20]
 800141c:	4053      	eors	r3, r2
 800141e:	827b      	strh	r3, [r7, #18]
        em->CANerrorStatusOld = CANerrSt;
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	8aba      	ldrh	r2, [r7, #20]
 8001424:	821a      	strh	r2, [r3, #16]

        if (CANerrStChanged & (CO_CAN_ERRTX_WARNING | CO_CAN_ERRRX_WARNING))
 8001426:	8a7a      	ldrh	r2, [r7, #18]
 8001428:	f240 1301 	movw	r3, #257	@ 0x101
 800142c:	4013      	ands	r3, r2
 800142e:	2b00      	cmp	r3, #0
 8001430:	d010      	beq.n	8001454 <CO_EM_process+0x60>
            CO_error(em,
                (CANerrSt & (CO_CAN_ERRTX_WARNING | CO_CAN_ERRRX_WARNING)) != 0,
 8001432:	8aba      	ldrh	r2, [r7, #20]
 8001434:	f240 1301 	movw	r3, #257	@ 0x101
 8001438:	4013      	ands	r3, r2
            CO_error(em,
 800143a:	2b00      	cmp	r3, #0
 800143c:	bf14      	ite	ne
 800143e:	2301      	movne	r3, #1
 8001440:	2300      	moveq	r3, #0
 8001442:	b2db      	uxtb	r3, r3
 8001444:	4619      	mov	r1, r3
 8001446:	2300      	movs	r3, #0
 8001448:	9300      	str	r3, [sp, #0]
 800144a:	2300      	movs	r3, #0
 800144c:	2201      	movs	r2, #1
 800144e:	68f8      	ldr	r0, [r7, #12]
 8001450:	f000 f91a 	bl	8001688 <CO_error>
                CO_EM_CAN_BUS_WARNING, CO_EMC_NO_ERROR, 0);

        if (CANerrStChanged & CO_CAN_ERRTX_PASSIVE)
 8001454:	8a7b      	ldrh	r3, [r7, #18]
 8001456:	f003 0302 	and.w	r3, r3, #2
 800145a:	2b00      	cmp	r3, #0
 800145c:	d010      	beq.n	8001480 <CO_EM_process+0x8c>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_PASSIVE) != 0,
 800145e:	8abb      	ldrh	r3, [r7, #20]
 8001460:	f003 0302 	and.w	r3, r3, #2
 8001464:	2b00      	cmp	r3, #0
 8001466:	bf14      	ite	ne
 8001468:	2301      	movne	r3, #1
 800146a:	2300      	moveq	r3, #0
 800146c:	b2db      	uxtb	r3, r3
 800146e:	4619      	mov	r1, r3
 8001470:	2300      	movs	r3, #0
 8001472:	9300      	str	r3, [sp, #0]
 8001474:	f248 1320 	movw	r3, #33056	@ 0x8120
 8001478:	2207      	movs	r2, #7
 800147a:	68f8      	ldr	r0, [r7, #12]
 800147c:	f000 f904 	bl	8001688 <CO_error>
                     CO_EM_CAN_TX_BUS_PASSIVE, CO_EMC_CAN_PASSIVE, 0);

        if (CANerrStChanged & CO_CAN_ERRTX_BUS_OFF)
 8001480:	8a7b      	ldrh	r3, [r7, #18]
 8001482:	f003 0304 	and.w	r3, r3, #4
 8001486:	2b00      	cmp	r3, #0
 8001488:	d010      	beq.n	80014ac <CO_EM_process+0xb8>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_BUS_OFF) != 0,
 800148a:	8abb      	ldrh	r3, [r7, #20]
 800148c:	f003 0304 	and.w	r3, r3, #4
 8001490:	2b00      	cmp	r3, #0
 8001492:	bf14      	ite	ne
 8001494:	2301      	movne	r3, #1
 8001496:	2300      	moveq	r3, #0
 8001498:	b2db      	uxtb	r3, r3
 800149a:	4619      	mov	r1, r3
 800149c:	2300      	movs	r3, #0
 800149e:	9300      	str	r3, [sp, #0]
 80014a0:	f248 1340 	movw	r3, #33088	@ 0x8140
 80014a4:	2212      	movs	r2, #18
 80014a6:	68f8      	ldr	r0, [r7, #12]
 80014a8:	f000 f8ee 	bl	8001688 <CO_error>
                     CO_EM_CAN_TX_BUS_OFF, CO_EMC_BUS_OFF_RECOVERED, 0);

        if (CANerrStChanged & CO_CAN_ERRTX_OVERFLOW)
 80014ac:	8a7b      	ldrh	r3, [r7, #18]
 80014ae:	f003 0308 	and.w	r3, r3, #8
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d010      	beq.n	80014d8 <CO_EM_process+0xe4>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_OVERFLOW) != 0,
 80014b6:	8abb      	ldrh	r3, [r7, #20]
 80014b8:	f003 0308 	and.w	r3, r3, #8
 80014bc:	2b00      	cmp	r3, #0
 80014be:	bf14      	ite	ne
 80014c0:	2301      	movne	r3, #1
 80014c2:	2300      	moveq	r3, #0
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	4619      	mov	r1, r3
 80014c8:	2300      	movs	r3, #0
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	f248 1310 	movw	r3, #33040	@ 0x8110
 80014d0:	2214      	movs	r2, #20
 80014d2:	68f8      	ldr	r0, [r7, #12]
 80014d4:	f000 f8d8 	bl	8001688 <CO_error>
                     CO_EM_CAN_TX_OVERFLOW, CO_EMC_CAN_OVERRUN, 0);

        if (CANerrStChanged & CO_CAN_ERRTX_PDO_LATE)
 80014d8:	8a7b      	ldrh	r3, [r7, #18]
 80014da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d010      	beq.n	8001504 <CO_EM_process+0x110>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_PDO_LATE) != 0,
 80014e2:	8abb      	ldrh	r3, [r7, #20]
 80014e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	bf14      	ite	ne
 80014ec:	2301      	movne	r3, #1
 80014ee:	2300      	moveq	r3, #0
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	4619      	mov	r1, r3
 80014f4:	2300      	movs	r3, #0
 80014f6:	9300      	str	r3, [sp, #0]
 80014f8:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 80014fc:	2215      	movs	r2, #21
 80014fe:	68f8      	ldr	r0, [r7, #12]
 8001500:	f000 f8c2 	bl	8001688 <CO_error>
                     CO_EM_TPDO_OUTSIDE_WINDOW, CO_EMC_COMMUNICATION, 0);

        if (CANerrStChanged & CO_CAN_ERRRX_PASSIVE)
 8001504:	8a7b      	ldrh	r3, [r7, #18]
 8001506:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800150a:	2b00      	cmp	r3, #0
 800150c:	d010      	beq.n	8001530 <CO_EM_process+0x13c>
            CO_error(em, (CANerrSt & CO_CAN_ERRRX_PASSIVE) != 0,
 800150e:	8abb      	ldrh	r3, [r7, #20]
 8001510:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001514:	2b00      	cmp	r3, #0
 8001516:	bf14      	ite	ne
 8001518:	2301      	movne	r3, #1
 800151a:	2300      	moveq	r3, #0
 800151c:	b2db      	uxtb	r3, r3
 800151e:	4619      	mov	r1, r3
 8001520:	2300      	movs	r3, #0
 8001522:	9300      	str	r3, [sp, #0]
 8001524:	f248 1320 	movw	r3, #33056	@ 0x8120
 8001528:	2206      	movs	r2, #6
 800152a:	68f8      	ldr	r0, [r7, #12]
 800152c:	f000 f8ac 	bl	8001688 <CO_error>
                     CO_EM_CAN_RX_BUS_PASSIVE, CO_EMC_CAN_PASSIVE, 0);

        if (CANerrStChanged & CO_CAN_ERRRX_OVERFLOW)
 8001530:	8a7b      	ldrh	r3, [r7, #18]
 8001532:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001536:	2b00      	cmp	r3, #0
 8001538:	d00f      	beq.n	800155a <CO_EM_process+0x166>
            CO_error(em, (CANerrSt & CO_CAN_ERRRX_OVERFLOW) != 0,
 800153a:	8abb      	ldrh	r3, [r7, #20]
 800153c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001540:	2b00      	cmp	r3, #0
 8001542:	bf14      	ite	ne
 8001544:	2301      	movne	r3, #1
 8001546:	2300      	moveq	r3, #0
 8001548:	b2db      	uxtb	r3, r3
 800154a:	4619      	mov	r1, r3
 800154c:	2300      	movs	r3, #0
 800154e:	9300      	str	r3, [sp, #0]
 8001550:	2313      	movs	r3, #19
 8001552:	2213      	movs	r2, #19
 8001554:	68f8      	ldr	r0, [r7, #12]
 8001556:	f000 f897 	bl	8001688 <CO_error>
                     CO_EM_CAN_RXB_OVERFLOW, CO_EM_CAN_RXB_OVERFLOW, 0);
    }

    /* calculate Error register */
    uint8_t errorRegister = 0U;
 800155a:	2300      	movs	r3, #0
 800155c:	75fb      	strb	r3, [r7, #23]
    if (CO_CONFIG_ERR_CONDITION_GENERIC)
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	795b      	ldrb	r3, [r3, #5]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d003      	beq.n	800156e <CO_EM_process+0x17a>
        errorRegister |= CO_ERR_REG_GENERIC_ERR;
 8001566:	7dfb      	ldrb	r3, [r7, #23]
 8001568:	f043 0301 	orr.w	r3, r3, #1
 800156c:	75fb      	strb	r3, [r7, #23]
#endif
#ifdef CO_CONFIG_ERR_CONDITION_TEMPERATURE
    if (CO_CONFIG_ERR_CONDITION_TEMPERATURE)
        errorRegister |= CO_ERR_REG_TEMPERATURE;
#endif
    if (CO_CONFIG_ERR_CONDITION_COMMUNICATION)
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	789b      	ldrb	r3, [r3, #2]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d103      	bne.n	800157e <CO_EM_process+0x18a>
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	78db      	ldrb	r3, [r3, #3]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d003      	beq.n	8001586 <CO_EM_process+0x192>
        errorRegister |= CO_ERR_REG_COMMUNICATION;
 800157e:	7dfb      	ldrb	r3, [r7, #23]
 8001580:	f043 0310 	orr.w	r3, r3, #16
 8001584:	75fb      	strb	r3, [r7, #23]
#ifdef CO_CONFIG_ERR_CONDITION_DEV_PROFILE
    if (CO_CONFIG_ERR_CONDITION_DEV_PROFILE)
        errorRegister |= CO_ERR_REG_DEV_PROFILE;
#endif
    if (CO_CONFIG_ERR_CONDITION_MANUFACTURER)
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	7a1b      	ldrb	r3, [r3, #8]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d103      	bne.n	8001596 <CO_EM_process+0x1a2>
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	7a5b      	ldrb	r3, [r3, #9]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d003      	beq.n	800159e <CO_EM_process+0x1aa>
        errorRegister |= CO_ERR_REG_MANUFACTURER;
 8001596:	7dfb      	ldrb	r3, [r7, #23]
 8001598:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800159c:	75fb      	strb	r3, [r7, #23]
    *em->errorRegister = errorRegister;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	68db      	ldr	r3, [r3, #12]
 80015a2:	7dfa      	ldrb	r2, [r7, #23]
 80015a4:	701a      	strb	r2, [r3, #0]

    if (!NMTisPreOrOperational) {
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d067      	beq.n	800167c <CO_EM_process+0x288>
        return;
    }

    /* post-process Emergency message in fifo buffer. */
#if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
    if (em->fifoSize >= 2) {
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	7f1b      	ldrb	r3, [r3, #28]
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d965      	bls.n	8001680 <CO_EM_process+0x28c>
        uint8_t fifoPpPtr = em->fifoPpPtr;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	7f9b      	ldrb	r3, [r3, #30]
 80015b8:	747b      	strb	r3, [r7, #17]
        if (fifoPpPtr != em->fifoWrPtr && !em->CANtxBuff->bufferFull
            && em->inhibitEmTimer >= em->inhibitEmTime_us
        ) {
            em->inhibitEmTimer = 0;
 #else
        if (fifoPpPtr != em->fifoWrPtr && !em->CANtxBuff->bufferFull) {
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	7f5b      	ldrb	r3, [r3, #29]
 80015be:	7c7a      	ldrb	r2, [r7, #17]
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d05d      	beq.n	8001680 <CO_EM_process+0x28c>
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015c8:	691b      	ldr	r3, [r3, #16]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d158      	bne.n	8001680 <CO_EM_process+0x28c>
 #endif
            /* add error register to emergency message */
            em->fifo[fifoPpPtr].msg |= (uint32_t) errorRegister << 16;
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	699a      	ldr	r2, [r3, #24]
 80015d2:	7c7b      	ldrb	r3, [r7, #17]
 80015d4:	00db      	lsls	r3, r3, #3
 80015d6:	4413      	add	r3, r2
 80015d8:	6819      	ldr	r1, [r3, #0]
 80015da:	7dfb      	ldrb	r3, [r7, #23]
 80015dc:	041a      	lsls	r2, r3, #16
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	6998      	ldr	r0, [r3, #24]
 80015e2:	7c7b      	ldrb	r3, [r7, #17]
 80015e4:	00db      	lsls	r3, r3, #3
 80015e6:	4403      	add	r3, r0
 80015e8:	430a      	orrs	r2, r1
 80015ea:	601a      	str	r2, [r3, #0]

            /* send emergency message */
            memcpy(em->CANtxBuff->data, &em->fifo[fifoPpPtr].msg,
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015f0:	1d58      	adds	r0, r3, #5
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	699a      	ldr	r2, [r3, #24]
 80015f6:	7c7b      	ldrb	r3, [r7, #17]
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	4413      	add	r3, r2
 80015fc:	2208      	movs	r2, #8
 80015fe:	4619      	mov	r1, r3
 8001600:	f010 ff3b 	bl	801247a <memcpy>
                sizeof(em->CANtxBuff->data));
            CO_CANsend(em->CANdevTx, em->CANtxBuff);
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	695a      	ldr	r2, [r3, #20]
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800160c:	4619      	mov	r1, r3
 800160e:	4610      	mov	r0, r2
 8001610:	f006 fc7e 	bl	8007f10 <CO_CANsend>
                                   CO_SWAP_32(em->fifo[fifoPpPtr].info));
            }
 #endif

            /* increment pointer */
            em->fifoPpPtr = (++fifoPpPtr < em->fifoSize) ? fifoPpPtr : 0;
 8001614:	7c7b      	ldrb	r3, [r7, #17]
 8001616:	3301      	adds	r3, #1
 8001618:	747b      	strb	r3, [r7, #17]
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	7f1b      	ldrb	r3, [r3, #28]
 800161e:	7c7a      	ldrb	r2, [r7, #17]
 8001620:	429a      	cmp	r2, r3
 8001622:	d201      	bcs.n	8001628 <CO_EM_process+0x234>
 8001624:	7c7a      	ldrb	r2, [r7, #17]
 8001626:	e000      	b.n	800162a <CO_EM_process+0x236>
 8001628:	2200      	movs	r2, #0
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	779a      	strb	r2, [r3, #30]

            /* verify message buffer overflow. Clear error condition if all
             * messages from fifo buffer are processed */
            if (em->fifoOverflow == 1) {
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	7fdb      	ldrb	r3, [r3, #31]
 8001632:	2b01      	cmp	r3, #1
 8001634:	d10c      	bne.n	8001650 <CO_EM_process+0x25c>
                em->fifoOverflow = 2;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	2202      	movs	r2, #2
 800163a:	77da      	strb	r2, [r3, #31]
                CO_errorReport(em, CO_EM_EMERGENCY_BUFFER_FULL,
 800163c:	2300      	movs	r3, #0
 800163e:	9300      	str	r3, [sp, #0]
 8001640:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001644:	2220      	movs	r2, #32
 8001646:	2101      	movs	r1, #1
 8001648:	68f8      	ldr	r0, [r7, #12]
 800164a:	f000 f81d 	bl	8001688 <CO_error>
        }
        em->fifoPpPtr = fifoPpPtr;
    }
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER, #elif CO_CONFIG_EM_HISTORY */

    return;
 800164e:	e017      	b.n	8001680 <CO_EM_process+0x28c>
            else if (em->fifoOverflow == 2 && em->fifoPpPtr == em->fifoWrPtr) {
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	7fdb      	ldrb	r3, [r3, #31]
 8001654:	2b02      	cmp	r3, #2
 8001656:	d113      	bne.n	8001680 <CO_EM_process+0x28c>
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	7f9a      	ldrb	r2, [r3, #30]
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	7f5b      	ldrb	r3, [r3, #29]
 8001660:	429a      	cmp	r2, r3
 8001662:	d10d      	bne.n	8001680 <CO_EM_process+0x28c>
                em->fifoOverflow = 0;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	2200      	movs	r2, #0
 8001668:	77da      	strb	r2, [r3, #31]
                CO_errorReset(em, CO_EM_EMERGENCY_BUFFER_FULL, 0);
 800166a:	2300      	movs	r3, #0
 800166c:	9300      	str	r3, [sp, #0]
 800166e:	2300      	movs	r3, #0
 8001670:	2220      	movs	r2, #32
 8001672:	2100      	movs	r1, #0
 8001674:	68f8      	ldr	r0, [r7, #12]
 8001676:	f000 f807 	bl	8001688 <CO_error>
    return;
 800167a:	e001      	b.n	8001680 <CO_EM_process+0x28c>
        return;
 800167c:	bf00      	nop
 800167e:	e000      	b.n	8001682 <CO_EM_process+0x28e>
    return;
 8001680:	bf00      	nop
}
 8001682:	3718      	adds	r7, #24
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <CO_error>:


/******************************************************************************/
void CO_error(CO_EM_t *em, bool_t setError, const uint8_t errorBit,
              uint16_t errorCode, uint32_t infoCode)
{
 8001688:	b480      	push	{r7}
 800168a:	b08d      	sub	sp, #52	@ 0x34
 800168c:	af00      	add	r7, sp, #0
 800168e:	60f8      	str	r0, [r7, #12]
 8001690:	60b9      	str	r1, [r7, #8]
 8001692:	4611      	mov	r1, r2
 8001694:	461a      	mov	r2, r3
 8001696:	460b      	mov	r3, r1
 8001698:	71fb      	strb	r3, [r7, #7]
 800169a:	4613      	mov	r3, r2
 800169c:	80bb      	strh	r3, [r7, #4]
    if (em == NULL) return;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	f000 80a6 	beq.w	80017f2 <CO_error+0x16a>

    uint8_t index = errorBit >> 3;
 80016a6:	79fb      	ldrb	r3, [r7, #7]
 80016a8:	08db      	lsrs	r3, r3, #3
 80016aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t bitmask = 1 << (errorBit & 0x7);
 80016ae:	79fb      	ldrb	r3, [r7, #7]
 80016b0:	f003 0307 	and.w	r3, r3, #7
 80016b4:	2201      	movs	r2, #1
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    /* if unsupported errorBit, change to 'CO_EM_WRONG_ERROR_REPORT' */
    if (index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8)) {
 80016be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016c2:	2b09      	cmp	r3, #9
 80016c4:	d90a      	bls.n	80016dc <CO_error+0x54>
        index = CO_EM_WRONG_ERROR_REPORT >> 3;
 80016c6:	2305      	movs	r3, #5
 80016c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        bitmask = 1 << (CO_EM_WRONG_ERROR_REPORT & 0x7);
 80016cc:	2301      	movs	r3, #1
 80016ce:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        errorCode = CO_EMC_SOFTWARE_INTERNAL;
 80016d2:	f44f 43c2 	mov.w	r3, #24832	@ 0x6100
 80016d6:	80bb      	strh	r3, [r7, #4]
        infoCode = errorBit;
 80016d8:	79fb      	ldrb	r3, [r7, #7]
 80016da:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    uint8_t *errorStatusBits = &em->errorStatusBits[index];
 80016dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016e0:	68fa      	ldr	r2, [r7, #12]
 80016e2:	4413      	add	r3, r2
 80016e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t errorStatusBitMasked = *errorStatusBits & bitmask;
 80016e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016e8:	781a      	ldrb	r2, [r3, #0]
 80016ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80016ee:	4013      	ands	r3, r2
 80016f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* If error is already set (or unset), return without further actions,
     * otherwise toggle bit and continue with error indication. */
    if (setError) {
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d004      	beq.n	8001704 <CO_error+0x7c>
        if (errorStatusBitMasked != 0) {
 80016fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d006      	beq.n	8001710 <CO_error+0x88>
            return;
 8001702:	e079      	b.n	80017f8 <CO_error+0x170>
        }
    }
    else {
        if (errorStatusBitMasked == 0) {
 8001704:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001708:	2b00      	cmp	r3, #0
 800170a:	d074      	beq.n	80017f6 <CO_error+0x16e>
            return;
        }
        errorCode = CO_EMC_NO_ERROR;
 800170c:	2300      	movs	r3, #0
 800170e:	80bb      	strh	r3, [r7, #4]
    }

#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
    /* prepare emergency message. Error register will be added in post-process*/
    uint32_t errMsg = (uint32_t)errorBit << 24 | CO_SWAP_16(errorCode);
 8001710:	79fb      	ldrb	r3, [r7, #7]
 8001712:	061a      	lsls	r2, r3, #24
 8001714:	88bb      	ldrh	r3, [r7, #4]
 8001716:	4313      	orrs	r3, r2
 8001718:	623b      	str	r3, [r7, #32]
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
    uint32_t infoCodeSwapped = CO_SWAP_32(infoCode);
 800171a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800171c:	61fb      	str	r3, [r7, #28]
 #endif
#endif

    /* safely write data, and increment pointers */
    CO_LOCK_EMCY(em->CANdevTx);
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	695b      	ldr	r3, [r3, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001722:	f3ef 8210 	mrs	r2, PRIMASK
 8001726:	617a      	str	r2, [r7, #20]
  return(result);
 8001728:	697a      	ldr	r2, [r7, #20]
 800172a:	631a      	str	r2, [r3, #48]	@ 0x30
  __ASM volatile ("cpsid i" : : : "memory");
 800172c:	b672      	cpsid	i
}
 800172e:	bf00      	nop
    if (setError) *errorStatusBits |= bitmask;
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d008      	beq.n	8001748 <CO_error+0xc0>
 8001736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001738:	781a      	ldrb	r2, [r3, #0]
 800173a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800173e:	4313      	orrs	r3, r2
 8001740:	b2da      	uxtb	r2, r3
 8001742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001744:	701a      	strb	r2, [r3, #0]
 8001746:	e00b      	b.n	8001760 <CO_error+0xd8>
    else          *errorStatusBits &= ~bitmask;
 8001748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	b25a      	sxtb	r2, r3
 800174e:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 8001752:	43db      	mvns	r3, r3
 8001754:	b25b      	sxtb	r3, r3
 8001756:	4013      	ands	r3, r2
 8001758:	b25b      	sxtb	r3, r3
 800175a:	b2da      	uxtb	r2, r3
 800175c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800175e:	701a      	strb	r2, [r3, #0]

#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
    if (em->fifoSize >= 2) {
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	7f1b      	ldrb	r3, [r3, #28]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d93c      	bls.n	80017e2 <CO_error+0x15a>
        uint8_t fifoWrPtr = em->fifoWrPtr;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	7f5b      	ldrb	r3, [r3, #29]
 800176c:	76fb      	strb	r3, [r7, #27]
        uint8_t fifoWrPtrNext = fifoWrPtr + 1;
 800176e:	7efb      	ldrb	r3, [r7, #27]
 8001770:	3301      	adds	r3, #1
 8001772:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        if (fifoWrPtrNext >= em->fifoSize) {
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	7f1b      	ldrb	r3, [r3, #28]
 800177a:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800177e:	429a      	cmp	r2, r3
 8001780:	d302      	bcc.n	8001788 <CO_error+0x100>
            fifoWrPtrNext = 0;
 8001782:	2300      	movs	r3, #0
 8001784:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        }

        if (fifoWrPtrNext == em->fifoPpPtr) {
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	7f9b      	ldrb	r3, [r3, #30]
 800178c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001790:	429a      	cmp	r2, r3
 8001792:	d103      	bne.n	800179c <CO_error+0x114>
            em->fifoOverflow = 1;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2201      	movs	r2, #1
 8001798:	77da      	strb	r2, [r3, #31]
 800179a:	e022      	b.n	80017e2 <CO_error+0x15a>
        }
        else {
            em->fifo[fifoWrPtr].msg = errMsg;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	699a      	ldr	r2, [r3, #24]
 80017a0:	7efb      	ldrb	r3, [r7, #27]
 80017a2:	00db      	lsls	r3, r3, #3
 80017a4:	4413      	add	r3, r2
 80017a6:	6a3a      	ldr	r2, [r7, #32]
 80017a8:	601a      	str	r2, [r3, #0]
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
            em->fifo[fifoWrPtr].info = infoCodeSwapped;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	699a      	ldr	r2, [r3, #24]
 80017ae:	7efb      	ldrb	r3, [r7, #27]
 80017b0:	00db      	lsls	r3, r3, #3
 80017b2:	4413      	add	r3, r2
 80017b4:	69fa      	ldr	r2, [r7, #28]
 80017b6:	605a      	str	r2, [r3, #4]
 #endif
            em->fifoWrPtr = fifoWrPtrNext;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80017be:	775a      	strb	r2, [r3, #29]
            if (em->fifoCount < (em->fifoSize - 1)) em->fifoCount++;
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017c6:	461a      	mov	r2, r3
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	7f1b      	ldrb	r3, [r3, #28]
 80017cc:	3b01      	subs	r3, #1
 80017ce:	429a      	cmp	r2, r3
 80017d0:	da07      	bge.n	80017e2 <CO_error+0x15a>
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017d8:	3301      	adds	r3, #1
 80017da:	b2da      	uxtb	r2, r3
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	f883 2020 	strb.w	r2, [r3, #32]
        }
    }
#endif /* (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY) */

    CO_UNLOCK_EMCY(em->CANdevTx);
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	695b      	ldr	r3, [r3, #20]
 80017e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e8:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	f383 8810 	msr	PRIMASK, r3
}
 80017f0:	e002      	b.n	80017f8 <CO_error+0x170>
    if (em == NULL) return;
 80017f2:	bf00      	nop
 80017f4:	e000      	b.n	80017f8 <CO_error+0x170>
            return;
 80017f6:	bf00      	nop
    if (em->pFunctSignalPre != NULL && em->producerEnabled) {
        em->pFunctSignalPre(em->functSignalObjectPre);
    }
 #endif
#endif
}
 80017f8:	3734      	adds	r7, #52	@ 0x34
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr

08001802 <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 8001802:	b480      	push	{r7}
 8001804:	b085      	sub	sp, #20
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
}
 8001812:	4618      	mov	r0, r3
 8001814:	3714      	adds	r7, #20
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr

0800181e <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 800181e:	b480      	push	{r7}
 8001820:	b083      	sub	sp, #12
 8001822:	af00      	add	r7, sp, #0
 8001824:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d002      	beq.n	8001832 <OD_getIndex+0x14>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	881b      	ldrh	r3, [r3, #0]
 8001830:	e000      	b.n	8001834 <OD_getIndex+0x16>
 8001832:	2300      	movs	r3, #0
}
 8001834:	4618      	mov	r0, r3
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <OD_extension_init>:
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d101      	bne.n	8001854 <OD_extension_init+0x14>
 8001850:	2305      	movs	r3, #5
 8001852:	e003      	b.n	800185c <OD_extension_init+0x1c>
    entry->extension = extension;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	683a      	ldr	r2, [r7, #0]
 8001858:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 800185a:	2300      	movs	r3, #0
}
 800185c:	4618      	mov	r0, r3
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <OD_get_u32>:
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af02      	add	r7, sp, #8
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	607a      	str	r2, [r7, #4]
 8001872:	603b      	str	r3, [r7, #0]
 8001874:	460b      	mov	r3, r1
 8001876:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8001878:	7af9      	ldrb	r1, [r7, #11]
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	9300      	str	r3, [sp, #0]
 800187e:	2304      	movs	r3, #4
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	68f8      	ldr	r0, [r7, #12]
 8001884:	f000 ff50 	bl	8002728 <OD_get_value>
 8001888:	4603      	mov	r3, r0
}
 800188a:	4618      	mov	r0, r3
 800188c:	3710      	adds	r7, #16
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}

08001892 <CO_HBcons_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_HBcons_receive(void *object, void *msg) {
 8001892:	b480      	push	{r7}
 8001894:	b087      	sub	sp, #28
 8001896:	af00      	add	r7, sp, #0
 8001898:	6078      	str	r0, [r7, #4]
 800189a:	6039      	str	r1, [r7, #0]
    CO_HBconsNode_t *HBconsNode = object;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	791b      	ldrb	r3, [r3, #4]
 80018a4:	74fb      	strb	r3, [r7, #19]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	3305      	adds	r3, #5
 80018aa:	60fb      	str	r3, [r7, #12]

    if (DLC == 1) {
 80018ac:	7cfb      	ldrb	r3, [r7, #19]
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d107      	bne.n	80018c2 <CO_HBcons_receive+0x30>
        /* copy data and set 'new message' flag. */
        HBconsNode->NMTstate = (CO_NMT_internalState_t)data[0];
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	b25a      	sxtb	r2, r3
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	705a      	strb	r2, [r3, #1]
        CO_FLAG_SET(HBconsNode->CANrxNew);
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	2201      	movs	r2, #1
 80018c0:	60da      	str	r2, [r3, #12]
        if (HBconsNode->pFunctSignalPre != NULL) {
            HBconsNode->pFunctSignalPre(HBconsNode->functSignalObjectPre);
        }
#endif
    }
}
 80018c2:	bf00      	nop
 80018c4:	371c      	adds	r7, #28
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr

080018ce <OD_write_1016>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1016(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b088      	sub	sp, #32
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	60f8      	str	r0, [r7, #12]
 80018d6:	60b9      	str	r1, [r7, #8]
 80018d8:	607a      	str	r2, [r7, #4]
 80018da:	603b      	str	r3, [r7, #0]
    CO_HBconsumer_t *HBcons = stream->object;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	61fb      	str	r3, [r7, #28]

    if (stream == NULL || buf == NULL
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d012      	beq.n	800190e <OD_write_1016+0x40>
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d00f      	beq.n	800190e <OD_write_1016+0x40>
        || stream->subIndex < 1
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	7c5b      	ldrb	r3, [r3, #17]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d00b      	beq.n	800190e <OD_write_1016+0x40>
        || stream->subIndex > HBcons->numberOfMonitoredNodes
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	7c5a      	ldrb	r2, [r3, #17]
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	7a1b      	ldrb	r3, [r3, #8]
 80018fe:	429a      	cmp	r2, r3
 8001900:	d805      	bhi.n	800190e <OD_write_1016+0x40>
        || count != sizeof(uint32_t) || countWritten == NULL
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2b04      	cmp	r3, #4
 8001906:	d102      	bne.n	800190e <OD_write_1016+0x40>
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d101      	bne.n	8001912 <OD_write_1016+0x44>
    ) {
        return ODR_DEV_INCOMPAT;
 800190e:	2309      	movs	r3, #9
 8001910:	e020      	b.n	8001954 <OD_write_1016+0x86>
    }

    uint32_t val = CO_getUint32(buf);
 8001912:	68b8      	ldr	r0, [r7, #8]
 8001914:	f7ff ff75 	bl	8001802 <CO_getUint32>
 8001918:	61b8      	str	r0, [r7, #24]
    uint8_t nodeId = (val >> 16) & 0xFF;
 800191a:	69bb      	ldr	r3, [r7, #24]
 800191c:	0c1b      	lsrs	r3, r3, #16
 800191e:	75fb      	strb	r3, [r7, #23]
    uint16_t time = val & 0xFFFF;
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	82bb      	strh	r3, [r7, #20]
    CO_ReturnError_t ret = CO_HBconsumer_initEntry(HBcons, stream->subIndex - 1,
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	7c5b      	ldrb	r3, [r3, #17]
 8001928:	3b01      	subs	r3, #1
 800192a:	b2d9      	uxtb	r1, r3
 800192c:	8abb      	ldrh	r3, [r7, #20]
 800192e:	7dfa      	ldrb	r2, [r7, #23]
 8001930:	69f8      	ldr	r0, [r7, #28]
 8001932:	f000 f8bf 	bl	8001ab4 <CO_HBconsumer_initEntry>
 8001936:	4603      	mov	r3, r0
 8001938:	74fb      	strb	r3, [r7, #19]
                                                   nodeId, time);
    if (ret != CO_ERROR_NO) {
 800193a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <OD_write_1016+0x78>
        return ODR_PAR_INCOMPAT;
 8001942:	2308      	movs	r3, #8
 8001944:	e006      	b.n	8001954 <OD_write_1016+0x86>
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	687a      	ldr	r2, [r7, #4]
 800194a:	68b9      	ldr	r1, [r7, #8]
 800194c:	68f8      	ldr	r0, [r7, #12]
 800194e:	f000 fd05 	bl	800235c <OD_writeOriginal>
 8001952:	4603      	mov	r3, r0
}
 8001954:	4618      	mov	r0, r3
 8001956:	3720      	adds	r7, #32
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}

0800195c <CO_HBconsumer_init>:
                                    uint8_t monitoredNodesCount,
                                    OD_entry_t *OD_1016_HBcons,
                                    CO_CANmodule_t *CANdevRx,
                                    uint16_t CANdevRxIdxStart,
                                    uint32_t *errInfo)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b088      	sub	sp, #32
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	607a      	str	r2, [r7, #4]
 8001968:	70fb      	strb	r3, [r7, #3]
    ODR_t odRet;

    /* verify arguments */
    if (HBcons == NULL || em == NULL || monitoredNodes == NULL
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d00b      	beq.n	8001988 <CO_HBconsumer_init+0x2c>
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d008      	beq.n	8001988 <CO_HBconsumer_init+0x2c>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d005      	beq.n	8001988 <CO_HBconsumer_init+0x2c>
        || OD_1016_HBcons == NULL || CANdevRx == NULL
 800197c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800197e:	2b00      	cmp	r3, #0
 8001980:	d002      	beq.n	8001988 <CO_HBconsumer_init+0x2c>
 8001982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001984:	2b00      	cmp	r3, #0
 8001986:	d102      	bne.n	800198e <CO_HBconsumer_init+0x32>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8001988:	f04f 33ff 	mov.w	r3, #4294967295
 800198c:	e08a      	b.n	8001aa4 <CO_HBconsumer_init+0x148>
    }

    /* Configure object variables */
    memset(HBcons, 0, sizeof(CO_HBconsumer_t));
 800198e:	2230      	movs	r2, #48	@ 0x30
 8001990:	2100      	movs	r1, #0
 8001992:	68f8      	ldr	r0, [r7, #12]
 8001994:	f010 fce2 	bl	801235c <memset>
    HBcons->em = em;
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	68ba      	ldr	r2, [r7, #8]
 800199c:	601a      	str	r2, [r3, #0]
    HBcons->monitoredNodes = monitoredNodes;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	605a      	str	r2, [r3, #4]
    HBcons->CANdevRx = CANdevRx;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80019a8:	619a      	str	r2, [r3, #24]
    HBcons->CANdevRxIdxStart = CANdevRxIdxStart;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80019ae:	839a      	strh	r2, [r3, #28]

    /* get actual number of monitored nodes */
    HBcons->numberOfMonitoredNodes =
        OD_1016_HBcons->subEntriesCount-1 < monitoredNodesCount ?
 80019b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019b2:	789b      	ldrb	r3, [r3, #2]
    HBcons->numberOfMonitoredNodes =
 80019b4:	78fa      	ldrb	r2, [r7, #3]
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d304      	bcc.n	80019c4 <CO_HBconsumer_init+0x68>
        OD_1016_HBcons->subEntriesCount-1 : monitoredNodesCount;
 80019ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019bc:	789b      	ldrb	r3, [r3, #2]
    HBcons->numberOfMonitoredNodes =
 80019be:	3b01      	subs	r3, #1
 80019c0:	b2db      	uxtb	r3, r3
 80019c2:	e000      	b.n	80019c6 <CO_HBconsumer_init+0x6a>
 80019c4:	78fb      	ldrb	r3, [r7, #3]
 80019c6:	68fa      	ldr	r2, [r7, #12]
 80019c8:	7213      	strb	r3, [r2, #8]

    for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 80019ca:	2300      	movs	r3, #0
 80019cc:	77fb      	strb	r3, [r7, #31]
 80019ce:	e041      	b.n	8001a54 <CO_HBconsumer_init+0xf8>
        uint32_t val;
        odRet = OD_get_u32(OD_1016_HBcons, i + 1, &val, true);
 80019d0:	7ffb      	ldrb	r3, [r7, #31]
 80019d2:	3301      	adds	r3, #1
 80019d4:	b2d9      	uxtb	r1, r3
 80019d6:	f107 0214 	add.w	r2, r7, #20
 80019da:	2301      	movs	r3, #1
 80019dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80019de:	f7ff ff43 	bl	8001868 <OD_get_u32>
 80019e2:	4603      	mov	r3, r0
 80019e4:	77bb      	strb	r3, [r7, #30]
        if (odRet != ODR_OK) {
 80019e6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d00c      	beq.n	8001a08 <CO_HBconsumer_init+0xac>
            if (errInfo != NULL) *errInfo = OD_getIndex(OD_1016_HBcons);
 80019ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d006      	beq.n	8001a02 <CO_HBconsumer_init+0xa6>
 80019f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80019f6:	f7ff ff12 	bl	800181e <OD_getIndex>
 80019fa:	4603      	mov	r3, r0
 80019fc:	461a      	mov	r2, r3
 80019fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a00:	601a      	str	r2, [r3, #0]
            return CO_ERROR_OD_PARAMETERS;
 8001a02:	f06f 030b 	mvn.w	r3, #11
 8001a06:	e04d      	b.n	8001aa4 <CO_HBconsumer_init+0x148>
        }

        uint8_t nodeId = (val >> 16) & 0xFF;
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	0c1b      	lsrs	r3, r3, #16
 8001a0c:	777b      	strb	r3, [r7, #29]
        uint16_t time = val & 0xFFFF;
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	837b      	strh	r3, [r7, #26]
        CO_ReturnError_t ret = CO_HBconsumer_initEntry(HBcons, i, nodeId, time);
 8001a12:	8b7b      	ldrh	r3, [r7, #26]
 8001a14:	7f7a      	ldrb	r2, [r7, #29]
 8001a16:	7ff9      	ldrb	r1, [r7, #31]
 8001a18:	68f8      	ldr	r0, [r7, #12]
 8001a1a:	f000 f84b 	bl	8001ab4 <CO_HBconsumer_initEntry>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	767b      	strb	r3, [r7, #25]
        if (ret != CO_ERROR_NO) {
 8001a22:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d011      	beq.n	8001a4e <CO_HBconsumer_init+0xf2>
            if (errInfo != NULL) *errInfo = OD_getIndex(OD_1016_HBcons);
 8001a2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d006      	beq.n	8001a3e <CO_HBconsumer_init+0xe2>
 8001a30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001a32:	f7ff fef4 	bl	800181e <OD_getIndex>
 8001a36:	4603      	mov	r3, r0
 8001a38:	461a      	mov	r2, r3
 8001a3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a3c:	601a      	str	r2, [r3, #0]
            /* don't break a program, if only value of a parameter is wrong */
            if (ret != CO_ERROR_OD_PARAMETERS)
 8001a3e:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001a42:	f113 0f0c 	cmn.w	r3, #12
 8001a46:	d002      	beq.n	8001a4e <CO_HBconsumer_init+0xf2>
                return ret;
 8001a48:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001a4c:	e02a      	b.n	8001aa4 <CO_HBconsumer_init+0x148>
    for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001a4e:	7ffb      	ldrb	r3, [r7, #31]
 8001a50:	3301      	adds	r3, #1
 8001a52:	77fb      	strb	r3, [r7, #31]
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	7a1b      	ldrb	r3, [r3, #8]
 8001a58:	7ffa      	ldrb	r2, [r7, #31]
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	d3b8      	bcc.n	80019d0 <CO_HBconsumer_init+0x74>
        }
    }

    /* configure extension for OD */
#if (CO_CONFIG_HB_CONS) & CO_CONFIG_FLAG_OD_DYNAMIC
    HBcons->OD_1016_extension.object = HBcons;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	68fa      	ldr	r2, [r7, #12]
 8001a62:	621a      	str	r2, [r3, #32]
    HBcons->OD_1016_extension.read = OD_readOriginal;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	4a11      	ldr	r2, [pc, #68]	@ (8001aac <CO_HBconsumer_init+0x150>)
 8001a68:	625a      	str	r2, [r3, #36]	@ 0x24
    HBcons->OD_1016_extension.write = OD_write_1016;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	4a10      	ldr	r2, [pc, #64]	@ (8001ab0 <CO_HBconsumer_init+0x154>)
 8001a6e:	629a      	str	r2, [r3, #40]	@ 0x28
    odRet = OD_extension_init(OD_1016_HBcons, &HBcons->OD_1016_extension);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	3320      	adds	r3, #32
 8001a74:	4619      	mov	r1, r3
 8001a76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001a78:	f7ff fee2 	bl	8001840 <OD_extension_init>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	77bb      	strb	r3, [r7, #30]
    if (odRet != ODR_OK) {
 8001a80:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d00c      	beq.n	8001aa2 <CO_HBconsumer_init+0x146>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1016_HBcons);
 8001a88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d006      	beq.n	8001a9c <CO_HBconsumer_init+0x140>
 8001a8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001a90:	f7ff fec5 	bl	800181e <OD_getIndex>
 8001a94:	4603      	mov	r3, r0
 8001a96:	461a      	mov	r2, r3
 8001a98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a9a:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8001a9c:	f06f 030b 	mvn.w	r3, #11
 8001aa0:	e000      	b.n	8001aa4 <CO_HBconsumer_init+0x148>
    }
#endif

    return CO_ERROR_NO;
 8001aa2:	2300      	movs	r3, #0
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3720      	adds	r7, #32
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	080022ad 	.word	0x080022ad
 8001ab0:	080018cf 	.word	0x080018cf

08001ab4 <CO_HBconsumer_initEntry>:
/******************************************************************************/
static CO_ReturnError_t CO_HBconsumer_initEntry(CO_HBconsumer_t *HBcons,
                                                uint8_t idx,
                                                uint8_t nodeId,
                                                uint16_t consumerTime_ms)
{
 8001ab4:	b590      	push	{r4, r7, lr}
 8001ab6:	b08d      	sub	sp, #52	@ 0x34
 8001ab8:	af04      	add	r7, sp, #16
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	4608      	mov	r0, r1
 8001abe:	4611      	mov	r1, r2
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	70fb      	strb	r3, [r7, #3]
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	70bb      	strb	r3, [r7, #2]
 8001aca:	4613      	mov	r3, r2
 8001acc:	803b      	strh	r3, [r7, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	77fb      	strb	r3, [r7, #31]

    /* verify arguments */
    if (HBcons == NULL || idx >= HBcons->numberOfMonitoredNodes) {
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d004      	beq.n	8001ae2 <CO_HBconsumer_initEntry+0x2e>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	7a1b      	ldrb	r3, [r3, #8]
 8001adc:	78fa      	ldrb	r2, [r7, #3]
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d302      	bcc.n	8001ae8 <CO_HBconsumer_initEntry+0x34>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8001ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae6:	e076      	b.n	8001bd6 <CO_HBconsumer_initEntry+0x122>
    }

    /* verify for duplicate entries */
    if(consumerTime_ms != 0 && nodeId != 0) {
 8001ae8:	883b      	ldrh	r3, [r7, #0]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d024      	beq.n	8001b38 <CO_HBconsumer_initEntry+0x84>
 8001aee:	78bb      	ldrb	r3, [r7, #2]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d021      	beq.n	8001b38 <CO_HBconsumer_initEntry+0x84>
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001af4:	2300      	movs	r3, #0
 8001af6:	77bb      	strb	r3, [r7, #30]
 8001af8:	e019      	b.n	8001b2e <CO_HBconsumer_initEntry+0x7a>
            CO_HBconsNode_t node = HBcons->monitoredNodes[i];
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685a      	ldr	r2, [r3, #4]
 8001afe:	7fbb      	ldrb	r3, [r7, #30]
 8001b00:	011b      	lsls	r3, r3, #4
 8001b02:	4413      	add	r3, r2
 8001b04:	f107 0408 	add.w	r4, r7, #8
 8001b08:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b0a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            if(idx != i && node.time_us != 0 && node.nodeId == nodeId) {
 8001b0e:	78fa      	ldrb	r2, [r7, #3]
 8001b10:	7fbb      	ldrb	r3, [r7, #30]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d008      	beq.n	8001b28 <CO_HBconsumer_initEntry+0x74>
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d005      	beq.n	8001b28 <CO_HBconsumer_initEntry+0x74>
 8001b1c:	7a3b      	ldrb	r3, [r7, #8]
 8001b1e:	78ba      	ldrb	r2, [r7, #2]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d101      	bne.n	8001b28 <CO_HBconsumer_initEntry+0x74>
                ret = CO_ERROR_OD_PARAMETERS;
 8001b24:	23f4      	movs	r3, #244	@ 0xf4
 8001b26:	77fb      	strb	r3, [r7, #31]
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001b28:	7fbb      	ldrb	r3, [r7, #30]
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	77bb      	strb	r3, [r7, #30]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	7a1b      	ldrb	r3, [r3, #8]
 8001b32:	7fba      	ldrb	r2, [r7, #30]
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d3e0      	bcc.n	8001afa <CO_HBconsumer_initEntry+0x46>
            }
        }
    }

    /* Configure one monitored node */
    if (ret == CO_ERROR_NO) {
 8001b38:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d148      	bne.n	8001bd2 <CO_HBconsumer_initEntry+0x11e>
        uint16_t COB_ID;

        CO_HBconsNode_t * monitoredNode = &HBcons->monitoredNodes[idx];
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	685a      	ldr	r2, [r3, #4]
 8001b44:	78fb      	ldrb	r3, [r7, #3]
 8001b46:	011b      	lsls	r3, r3, #4
 8001b48:	4413      	add	r3, r2
 8001b4a:	61bb      	str	r3, [r7, #24]
        monitoredNode->nodeId = nodeId;
 8001b4c:	69bb      	ldr	r3, [r7, #24]
 8001b4e:	78ba      	ldrb	r2, [r7, #2]
 8001b50:	701a      	strb	r2, [r3, #0]
        monitoredNode->time_us = (int32_t)consumerTime_ms * 1000;
 8001b52:	883b      	ldrh	r3, [r7, #0]
 8001b54:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001b58:	fb02 f303 	mul.w	r3, r2, r3
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	69bb      	ldr	r3, [r7, #24]
 8001b60:	609a      	str	r2, [r3, #8]
        monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	22ff      	movs	r2, #255	@ 0xff
 8001b66:	705a      	strb	r2, [r3, #1]
#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_CHANGE \
    || (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_MULTI
        monitoredNode->NMTstatePrev = CO_NMT_UNKNOWN;
#endif
        CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 8001b68:	69bb      	ldr	r3, [r7, #24]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	60da      	str	r2, [r3, #12]

        /* is channel used */
        if (monitoredNode->nodeId != 0 && monitoredNode->time_us != 0) {
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d00c      	beq.n	8001b90 <CO_HBconsumer_initEntry+0xdc>
 8001b76:	69bb      	ldr	r3, [r7, #24]
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d008      	beq.n	8001b90 <CO_HBconsumer_initEntry+0xdc>
            COB_ID = monitoredNode->nodeId + CO_CAN_ID_HEARTBEAT;
 8001b7e:	69bb      	ldr	r3, [r7, #24]
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	f503 63e0 	add.w	r3, r3, #1792	@ 0x700
 8001b86:	83bb      	strh	r3, [r7, #28]
            monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 8001b88:	69bb      	ldr	r3, [r7, #24]
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	709a      	strb	r2, [r3, #2]
 8001b8e:	e007      	b.n	8001ba0 <CO_HBconsumer_initEntry+0xec>
        }
        else {
            COB_ID = 0;
 8001b90:	2300      	movs	r3, #0
 8001b92:	83bb      	strh	r3, [r7, #28]
            monitoredNode->time_us = 0;
 8001b94:	69bb      	ldr	r3, [r7, #24]
 8001b96:	2200      	movs	r2, #0
 8001b98:	609a      	str	r2, [r3, #8]
            monitoredNode->HBstate = CO_HBconsumer_UNCONFIGURED;
 8001b9a:	69bb      	ldr	r3, [r7, #24]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	709a      	strb	r2, [r3, #2]
        }

        /* configure Heartbeat consumer (or disable) CAN reception */
        ret = CO_CANrxBufferInit(HBcons->CANdevRx,
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6998      	ldr	r0, [r3, #24]
                                 HBcons->CANdevRxIdxStart + idx,
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	8b9a      	ldrh	r2, [r3, #28]
        ret = CO_CANrxBufferInit(HBcons->CANdevRx,
 8001ba8:	78fb      	ldrb	r3, [r7, #3]
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	4413      	add	r3, r2
 8001bae:	b299      	uxth	r1, r3
                                 COB_ID,
                                 0x7FF,
                                 0,
                                 (void*)&HBcons->monitoredNodes[idx],
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685a      	ldr	r2, [r3, #4]
 8001bb4:	78fb      	ldrb	r3, [r7, #3]
 8001bb6:	011b      	lsls	r3, r3, #4
 8001bb8:	4413      	add	r3, r2
        ret = CO_CANrxBufferInit(HBcons->CANdevRx,
 8001bba:	8bba      	ldrh	r2, [r7, #28]
 8001bbc:	4c08      	ldr	r4, [pc, #32]	@ (8001be0 <CO_HBconsumer_initEntry+0x12c>)
 8001bbe:	9402      	str	r4, [sp, #8]
 8001bc0:	9301      	str	r3, [sp, #4]
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	9300      	str	r3, [sp, #0]
 8001bc6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001bca:	f006 f8bd 	bl	8007d48 <CO_CANrxBufferInit>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	77fb      	strb	r3, [r7, #31]
                                 CO_HBcons_receive);
    }
    return ret;
 8001bd2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3724      	adds	r7, #36	@ 0x24
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd90      	pop	{r4, r7, pc}
 8001bde:	bf00      	nop
 8001be0:	08001893 	.word	0x08001893

08001be4 <CO_HBconsumer_process>:
void CO_HBconsumer_process(
        CO_HBconsumer_t        *HBcons,
        bool_t                  NMTisPreOrOperational,
        uint32_t                timeDifference_us,
        uint32_t               *timerNext_us)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b08e      	sub	sp, #56	@ 0x38
 8001be8:	af02      	add	r7, sp, #8
 8001bea:	60f8      	str	r0, [r7, #12]
 8001bec:	60b9      	str	r1, [r7, #8]
 8001bee:	607a      	str	r2, [r7, #4]
 8001bf0:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */

    bool_t allMonitoredActiveCurrent = true;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    bool_t allMonitoredOperationalCurrent = true;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (NMTisPreOrOperational && HBcons->NMTisPreOrOperationalPrev) {
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d077      	beq.n	8001cf0 <CO_HBconsumer_process+0x10c>
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	695b      	ldr	r3, [r3, #20]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d073      	beq.n	8001cf0 <CO_HBconsumer_process+0x10c>
        for (uint8_t i=0; i<HBcons->numberOfMonitoredNodes; i++) {
 8001c08:	2300      	movs	r3, #0
 8001c0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001c0e:	e068      	b.n	8001ce2 <CO_HBconsumer_process+0xfe>
            uint32_t timeDifference_us_copy = timeDifference_us;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	623b      	str	r3, [r7, #32]
            CO_HBconsNode_t * const monitoredNode = &HBcons->monitoredNodes[i];
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	685a      	ldr	r2, [r3, #4]
 8001c18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001c1c:	011b      	lsls	r3, r3, #4
 8001c1e:	4413      	add	r3, r2
 8001c20:	61bb      	str	r3, [r7, #24]

            if (monitoredNode->HBstate == CO_HBconsumer_UNCONFIGURED) {
 8001c22:	69bb      	ldr	r3, [r7, #24]
 8001c24:	789b      	ldrb	r3, [r3, #2]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d055      	beq.n	8001cd6 <CO_HBconsumer_process+0xf2>
                /* continue, if node is not monitored */
                continue;
            }
            /* Verify if received message is heartbeat or bootup */
            if (CO_FLAG_READ(monitoredNode->CANrxNew)) {
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d022      	beq.n	8001c78 <CO_HBconsumer_process+0x94>
                if (monitoredNode->NMTstate == CO_NMT_INITIALIZING) {
 8001c32:	69bb      	ldr	r3, [r7, #24]
 8001c34:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d112      	bne.n	8001c62 <CO_HBconsumer_process+0x7e>
                        monitoredNode->pFunctSignalRemoteReset(
                            monitoredNode->nodeId, i,
                            monitoredNode->functSignalObjectRemoteReset);
                    }
#endif
                    if (monitoredNode->HBstate == CO_HBconsumer_ACTIVE) {
 8001c3c:	69bb      	ldr	r3, [r7, #24]
 8001c3e:	789b      	ldrb	r3, [r3, #2]
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d10a      	bne.n	8001c5a <CO_HBconsumer_process+0x76>
                        CO_errorReport(HBcons->em,
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	6818      	ldr	r0, [r3, #0]
 8001c48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001c4c:	9300      	str	r3, [sp, #0]
 8001c4e:	f248 1330 	movw	r3, #33072	@ 0x8130
 8001c52:	221c      	movs	r2, #28
 8001c54:	2101      	movs	r1, #1
 8001c56:	f7ff fd17 	bl	8001688 <CO_error>
                                       CO_EM_HB_CONSUMER_REMOTE_RESET,
                                       CO_EMC_HEARTBEAT, i);
                    }
                    monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 8001c5a:	69bb      	ldr	r3, [r7, #24]
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	709a      	strb	r2, [r3, #2]
 8001c60:	e007      	b.n	8001c72 <CO_HBconsumer_process+0x8e>
                        monitoredNode->pFunctSignalHbStarted(
                            monitoredNode->nodeId, i,
                            monitoredNode->functSignalObjectHbStarted);
                    }
#endif
                    monitoredNode->HBstate = CO_HBconsumer_ACTIVE;
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	2202      	movs	r2, #2
 8001c66:	709a      	strb	r2, [r3, #2]
                    /* reset timer */
                    monitoredNode->timeoutTimer = 0;
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	605a      	str	r2, [r3, #4]
                    timeDifference_us_copy = 0;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	623b      	str	r3, [r7, #32]
                }
                CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 8001c72:	69bb      	ldr	r3, [r7, #24]
 8001c74:	2200      	movs	r2, #0
 8001c76:	60da      	str	r2, [r3, #12]
            }

            /* Verify timeout */
            if (monitoredNode->HBstate == CO_HBconsumer_ACTIVE) {
 8001c78:	69bb      	ldr	r3, [r7, #24]
 8001c7a:	789b      	ldrb	r3, [r3, #2]
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d11c      	bne.n	8001cba <CO_HBconsumer_process+0xd6>
                monitoredNode->timeoutTimer += timeDifference_us_copy;
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	685a      	ldr	r2, [r3, #4]
 8001c84:	6a3b      	ldr	r3, [r7, #32]
 8001c86:	441a      	add	r2, r3
 8001c88:	69bb      	ldr	r3, [r7, #24]
 8001c8a:	605a      	str	r2, [r3, #4]

                if (monitoredNode->timeoutTimer >= monitoredNode->time_us) {
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	685a      	ldr	r2, [r3, #4]
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d310      	bcc.n	8001cba <CO_HBconsumer_process+0xd6>
                        monitoredNode->pFunctSignalTimeout(
                            monitoredNode->nodeId, i,
                            monitoredNode->functSignalObjectTimeout);
                    }
#endif
                    CO_errorReport(HBcons->em, CO_EM_HEARTBEAT_CONSUMER,
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	6818      	ldr	r0, [r3, #0]
 8001c9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ca0:	9300      	str	r3, [sp, #0]
 8001ca2:	f248 1330 	movw	r3, #33072	@ 0x8130
 8001ca6:	221b      	movs	r2, #27
 8001ca8:	2101      	movs	r1, #1
 8001caa:	f7ff fced 	bl	8001688 <CO_error>
                                   CO_EMC_HEARTBEAT, i);
                    monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	22ff      	movs	r2, #255	@ 0xff
 8001cb2:	705a      	strb	r2, [r3, #1]
                    monitoredNode->HBstate = CO_HBconsumer_TIMEOUT;
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	2203      	movs	r2, #3
 8001cb8:	709a      	strb	r2, [r3, #2]
                    }
                }
#endif
            }

            if(monitoredNode->HBstate != CO_HBconsumer_ACTIVE) {
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	789b      	ldrb	r3, [r3, #2]
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d001      	beq.n	8001cc6 <CO_HBconsumer_process+0xe2>
                allMonitoredActiveCurrent = false;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            if (monitoredNode->NMTstate != CO_NMT_OPERATIONAL) {
 8001cc6:	69bb      	ldr	r3, [r7, #24]
 8001cc8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001ccc:	2b05      	cmp	r3, #5
 8001cce:	d003      	beq.n	8001cd8 <CO_HBconsumer_process+0xf4>
                allMonitoredOperationalCurrent = false;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001cd4:	e000      	b.n	8001cd8 <CO_HBconsumer_process+0xf4>
                continue;
 8001cd6:	bf00      	nop
        for (uint8_t i=0; i<HBcons->numberOfMonitoredNodes; i++) {
 8001cd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cdc:	3301      	adds	r3, #1
 8001cde:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	7a1b      	ldrb	r3, [r3, #8]
 8001ce6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d390      	bcc.n	8001c10 <CO_HBconsumer_process+0x2c>
 8001cee:	e028      	b.n	8001d42 <CO_HBconsumer_process+0x15e>
                monitoredNode->NMTstatePrev = monitoredNode->NMTstate;
            }
#endif
        }
    }
    else if (NMTisPreOrOperational || HBcons->NMTisPreOrOperationalPrev) {
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d103      	bne.n	8001cfe <CO_HBconsumer_process+0x11a>
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	695b      	ldr	r3, [r3, #20]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d021      	beq.n	8001d42 <CO_HBconsumer_process+0x15e>
        /* (pre)operational state changed, clear variables */
        for(uint8_t i=0; i<HBcons->numberOfMonitoredNodes; i++) {
 8001cfe:	2300      	movs	r3, #0
 8001d00:	77fb      	strb	r3, [r7, #31]
 8001d02:	e015      	b.n	8001d30 <CO_HBconsumer_process+0x14c>
            CO_HBconsNode_t * const monitoredNode = &HBcons->monitoredNodes[i];
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	685a      	ldr	r2, [r3, #4]
 8001d08:	7ffb      	ldrb	r3, [r7, #31]
 8001d0a:	011b      	lsls	r3, r3, #4
 8001d0c:	4413      	add	r3, r2
 8001d0e:	617b      	str	r3, [r7, #20]
            monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	22ff      	movs	r2, #255	@ 0xff
 8001d14:	705a      	strb	r2, [r3, #1]
#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_CHANGE \
    || (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_MULTI
            monitoredNode->NMTstatePrev = CO_NMT_UNKNOWN;
#endif
            CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	60da      	str	r2, [r3, #12]
            if (monitoredNode->HBstate != CO_HBconsumer_UNCONFIGURED) {
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	789b      	ldrb	r3, [r3, #2]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d002      	beq.n	8001d2a <CO_HBconsumer_process+0x146>
                monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	2201      	movs	r2, #1
 8001d28:	709a      	strb	r2, [r3, #2]
        for(uint8_t i=0; i<HBcons->numberOfMonitoredNodes; i++) {
 8001d2a:	7ffb      	ldrb	r3, [r7, #31]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	77fb      	strb	r3, [r7, #31]
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	7a1b      	ldrb	r3, [r3, #8]
 8001d34:	7ffa      	ldrb	r2, [r7, #31]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d3e4      	bcc.n	8001d04 <CO_HBconsumer_process+0x120>
            }
        }
        allMonitoredActiveCurrent = false;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        allMonitoredOperationalCurrent = false;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Clear emergencies when all monitored nodes becomes active.
     * We only have one emergency index for all monitored nodes! */
    if (!HBcons->allMonitoredActive && allMonitoredActiveCurrent) {
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	68db      	ldr	r3, [r3, #12]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d114      	bne.n	8001d74 <CO_HBconsumer_process+0x190>
 8001d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d011      	beq.n	8001d74 <CO_HBconsumer_process+0x190>
        CO_errorReset(HBcons->em, CO_EM_HEARTBEAT_CONSUMER, 0);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	6818      	ldr	r0, [r3, #0]
 8001d54:	2300      	movs	r3, #0
 8001d56:	9300      	str	r3, [sp, #0]
 8001d58:	2300      	movs	r3, #0
 8001d5a:	221b      	movs	r2, #27
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	f7ff fc93 	bl	8001688 <CO_error>
        CO_errorReset(HBcons->em, CO_EM_HB_CONSUMER_REMOTE_RESET, 0);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	6818      	ldr	r0, [r3, #0]
 8001d66:	2300      	movs	r3, #0
 8001d68:	9300      	str	r3, [sp, #0]
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	221c      	movs	r2, #28
 8001d6e:	2100      	movs	r1, #0
 8001d70:	f7ff fc8a 	bl	8001688 <CO_error>
    }

    HBcons->allMonitoredActive = allMonitoredActiveCurrent;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d78:	60da      	str	r2, [r3, #12]
    HBcons->allMonitoredOperational = allMonitoredOperationalCurrent;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d7e:	611a      	str	r2, [r3, #16]
    HBcons->NMTisPreOrOperationalPrev = NMTisPreOrOperational;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	68ba      	ldr	r2, [r7, #8]
 8001d84:	615a      	str	r2, [r3, #20]
}
 8001d86:	bf00      	nop
 8001d88:	3730      	adds	r7, #48	@ 0x30
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <CO_getUint16>:
static inline uint16_t CO_getUint16(const void *buf) {
 8001d8e:	b480      	push	{r7}
 8001d90:	b085      	sub	sp, #20
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
    uint16_t value; memmove(&value, buf, sizeof(value)); return value;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	881b      	ldrh	r3, [r3, #0]
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	81fb      	strh	r3, [r7, #14]
 8001d9e:	89fb      	ldrh	r3, [r7, #14]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3714      	adds	r7, #20
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d002      	beq.n	8001dc0 <OD_getIndex+0x14>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	881b      	ldrh	r3, [r3, #0]
 8001dbe:	e000      	b.n	8001dc2 <OD_getIndex+0x16>
 8001dc0:	2300      	movs	r3, #0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <OD_extension_init>:
{
 8001dce:	b480      	push	{r7}
 8001dd0:	b083      	sub	sp, #12
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
 8001dd6:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d101      	bne.n	8001de2 <OD_extension_init+0x14>
 8001dde:	2305      	movs	r3, #5
 8001de0:	e003      	b.n	8001dea <OD_extension_init+0x1c>
    entry->extension = extension;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	683a      	ldr	r2, [r7, #0]
 8001de6:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr

08001df6 <OD_get_u16>:
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b086      	sub	sp, #24
 8001dfa:	af02      	add	r7, sp, #8
 8001dfc:	60f8      	str	r0, [r7, #12]
 8001dfe:	607a      	str	r2, [r7, #4]
 8001e00:	603b      	str	r3, [r7, #0]
 8001e02:	460b      	mov	r3, r1
 8001e04:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8001e06:	7af9      	ldrb	r1, [r7, #11]
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	9300      	str	r3, [sp, #0]
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	68f8      	ldr	r0, [r7, #12]
 8001e12:	f000 fc89 	bl	8002728 <OD_get_value>
 8001e16:	4603      	mov	r3, r0
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <CO_isError>:
 * @param em Emergency object.
 * @param errorBit from @ref CO_EM_errorStatusBits_t.
 *
 * @return true if Error is present.
 */
static inline bool_t CO_isError(CO_EM_t *em, const uint8_t errorBit) {
 8001e20:	b480      	push	{r7}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	460b      	mov	r3, r1
 8001e2a:	70fb      	strb	r3, [r7, #3]
    uint8_t index = errorBit >> 3;
 8001e2c:	78fb      	ldrb	r3, [r7, #3]
 8001e2e:	08db      	lsrs	r3, r3, #3
 8001e30:	73fb      	strb	r3, [r7, #15]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 8001e32:	78fb      	ldrb	r3, [r7, #3]
 8001e34:	f003 0307 	and.w	r3, r3, #7
 8001e38:	2201      	movs	r2, #1
 8001e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3e:	73bb      	strb	r3, [r7, #14]

    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8)
            || (em->errorStatusBits[index] & bitmask) != 0) ? true : false;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d00a      	beq.n	8001e5c <CO_isError+0x3c>
    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8)
 8001e46:	7bfb      	ldrb	r3, [r7, #15]
 8001e48:	2b09      	cmp	r3, #9
 8001e4a:	d807      	bhi.n	8001e5c <CO_isError+0x3c>
            || (em->errorStatusBits[index] & bitmask) != 0) ? true : false;
 8001e4c:	7bfb      	ldrb	r3, [r7, #15]
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	5cd2      	ldrb	r2, [r2, r3]
 8001e52:	7bbb      	ldrb	r3, [r7, #14]
 8001e54:	4013      	ands	r3, r2
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <CO_isError+0x40>
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e000      	b.n	8001e62 <CO_isError+0x42>
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3714      	adds	r7, #20
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr

08001e6e <CO_getErrorRegister>:
 *
 * @param em Emergency object.
 *
 * @return Error register or 0 if doesn't exist.
 */
static inline uint8_t CO_getErrorRegister(CO_EM_t *em) {
 8001e6e:	b480      	push	{r7}
 8001e70:	b083      	sub	sp, #12
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
    return (em == NULL || em->errorRegister == NULL) ? 0 : *em->errorRegister;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d007      	beq.n	8001e8c <CO_getErrorRegister+0x1e>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d003      	beq.n	8001e8c <CO_getErrorRegister+0x1e>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	e000      	b.n	8001e8e <CO_getErrorRegister+0x20>
 8001e8c:	2300      	movs	r3, #0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr

08001e9a <CO_NMT_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_NMT_receive(void *object, void *msg) {
 8001e9a:	b480      	push	{r7}
 8001e9c:	b087      	sub	sp, #28
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
 8001ea2:	6039      	str	r1, [r7, #0]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	791b      	ldrb	r3, [r3, #4]
 8001ea8:	75fb      	strb	r3, [r7, #23]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	3305      	adds	r3, #5
 8001eae:	613b      	str	r3, [r7, #16]
    CO_NMT_command_t command = (CO_NMT_command_t)data[0];
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	73fb      	strb	r3, [r7, #15]
    uint8_t nodeId = data[1];
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	785b      	ldrb	r3, [r3, #1]
 8001eba:	73bb      	strb	r3, [r7, #14]

    CO_NMT_t *NMT = (CO_NMT_t*)object;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	60bb      	str	r3, [r7, #8]

    if (DLC == 2 && (nodeId == 0 || nodeId == NMT->nodeId)) {
 8001ec0:	7dfb      	ldrb	r3, [r7, #23]
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d10a      	bne.n	8001edc <CO_NMT_receive+0x42>
 8001ec6:	7bbb      	ldrb	r3, [r7, #14]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d004      	beq.n	8001ed6 <CO_NMT_receive+0x3c>
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	78db      	ldrb	r3, [r3, #3]
 8001ed0:	7bba      	ldrb	r2, [r7, #14]
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d102      	bne.n	8001edc <CO_NMT_receive+0x42>
        NMT->internalCommand = command;
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	7bfa      	ldrb	r2, [r7, #15]
 8001eda:	709a      	strb	r2, [r3, #2]
        if (NMT->pFunctSignalPre != NULL) {
            NMT->pFunctSignalPre(NMT->functSignalObjectPre);
        }
#endif
    }
}
 8001edc:	bf00      	nop
 8001ede:	371c      	adds	r7, #28
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <OD_write_1017>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1017(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	60b9      	str	r1, [r7, #8]
 8001ef2:	607a      	str	r2, [r7, #4]
 8001ef4:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d00c      	beq.n	8001f16 <OD_write_1017+0x2e>
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	7c5b      	ldrb	r3, [r3, #17]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d108      	bne.n	8001f16 <OD_write_1017+0x2e>
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d005      	beq.n	8001f16 <OD_write_1017+0x2e>
        || count != sizeof(uint16_t) || countWritten == NULL
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d102      	bne.n	8001f16 <OD_write_1017+0x2e>
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d101      	bne.n	8001f1a <OD_write_1017+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 8001f16:	2309      	movs	r3, #9
 8001f18:	e017      	b.n	8001f4a <OD_write_1017+0x62>
    }

    CO_NMT_t *NMT = (CO_NMT_t *)stream->object;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	617b      	str	r3, [r7, #20]

    /* update object, send Heartbeat immediately */
    NMT->HBproducerTime_us = (uint32_t)CO_getUint16(buf) * 1000;
 8001f20:	68b8      	ldr	r0, [r7, #8]
 8001f22:	f7ff ff34 	bl	8001d8e <CO_getUint16>
 8001f26:	4603      	mov	r3, r0
 8001f28:	461a      	mov	r2, r3
 8001f2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f2e:	fb03 f202 	mul.w	r2, r3, r2
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	609a      	str	r2, [r3, #8]
    NMT->HBproducerTimer = 0;
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	60da      	str	r2, [r3, #12]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	68b9      	ldr	r1, [r7, #8]
 8001f42:	68f8      	ldr	r0, [r7, #12]
 8001f44:	f000 fa0a 	bl	800235c <OD_writeOriginal>
 8001f48:	4603      	mov	r3, r0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3718      	adds	r7, #24
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
	...

08001f54 <CO_NMT_init>:
#endif
                             CO_CANmodule_t *HB_CANdevTx,
                             uint16_t HB_txIdx,
                             uint16_t CANidTxHB,
                             uint32_t *errInfo)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b08a      	sub	sp, #40	@ 0x28
 8001f58:	af04      	add	r7, sp, #16
 8001f5a:	60f8      	str	r0, [r7, #12]
 8001f5c:	60b9      	str	r1, [r7, #8]
 8001f5e:	607a      	str	r2, [r7, #4]
 8001f60:	70fb      	strb	r3, [r7, #3]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8001f62:	2300      	movs	r3, #0
 8001f64:	75fb      	strb	r3, [r7, #23]

    /* verify arguments */
    if (NMT == NULL || OD_1017_ProducerHbTime == NULL || em == NULL
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d00b      	beq.n	8001f84 <CO_NMT_init+0x30>
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d008      	beq.n	8001f84 <CO_NMT_init+0x30>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d005      	beq.n	8001f84 <CO_NMT_init+0x30>
        || NMT_CANdevRx == NULL || HB_CANdevTx == NULL
 8001f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d002      	beq.n	8001f84 <CO_NMT_init+0x30>
 8001f7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d102      	bne.n	8001f8a <CO_NMT_init+0x36>
#if (CO_CONFIG_NMT) & CO_CONFIG_NMT_MASTER
        || NMT_CANdevTx == NULL
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8001f84:	f04f 33ff 	mov.w	r3, #4294967295
 8001f88:	e098      	b.n	80020bc <CO_NMT_init+0x168>
    }

    /* clear the object */
    memset(NMT, 0, sizeof(CO_NMT_t));
 8001f8a:	222c      	movs	r2, #44	@ 0x2c
 8001f8c:	2100      	movs	r1, #0
 8001f8e:	68f8      	ldr	r0, [r7, #12]
 8001f90:	f010 f9e4 	bl	801235c <memset>

    /* Configure object variables */
    NMT->operatingState = CO_NMT_INITIALIZING;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	2200      	movs	r2, #0
 8001f98:	701a      	strb	r2, [r3, #0]
    NMT->operatingStatePrev = CO_NMT_INITIALIZING;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	705a      	strb	r2, [r3, #1]
    NMT->nodeId = nodeId;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	78fa      	ldrb	r2, [r7, #3]
 8001fa4:	70da      	strb	r2, [r3, #3]
    NMT->NMTcontrol = NMTcontrol;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	8c3a      	ldrh	r2, [r7, #32]
 8001faa:	809a      	strh	r2, [r3, #4]
    NMT->em = em;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	621a      	str	r2, [r3, #32]
    NMT->HBproducerTimer = (int32_t)firstHBTime_ms * 1000;
 8001fb2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001fb4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001fb8:	fb02 f303 	mul.w	r3, r2, r3
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	60da      	str	r2, [r3, #12]

    /* get and verify required "Producer heartbeat time" from Object Dict. */
    uint16_t HBprodTime_ms;
    ODR_t odRet = OD_get_u16(OD_1017_ProducerHbTime, 0, &HBprodTime_ms, true);
 8001fc2:	f107 0214 	add.w	r2, r7, #20
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	2100      	movs	r1, #0
 8001fca:	68b8      	ldr	r0, [r7, #8]
 8001fcc:	f7ff ff13 	bl	8001df6 <OD_get_u16>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	75bb      	strb	r3, [r7, #22]
    if (odRet != ODR_OK) {
 8001fd4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d00c      	beq.n	8001ff6 <CO_NMT_init+0xa2>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1017_ProducerHbTime);
 8001fdc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d006      	beq.n	8001ff0 <CO_NMT_init+0x9c>
 8001fe2:	68b8      	ldr	r0, [r7, #8]
 8001fe4:	f7ff fee2 	bl	8001dac <OD_getIndex>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	461a      	mov	r2, r3
 8001fec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fee:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8001ff0:	f06f 030b 	mvn.w	r3, #11
 8001ff4:	e062      	b.n	80020bc <CO_NMT_init+0x168>
    }
    NMT->HBproducerTime_us = (uint32_t)HBprodTime_ms * 1000;
 8001ff6:	8abb      	ldrh	r3, [r7, #20]
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ffe:	fb03 f202 	mul.w	r2, r3, r2
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	609a      	str	r2, [r3, #8]

    NMT->OD_1017_extension.object = NMT;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	611a      	str	r2, [r3, #16]
    NMT->OD_1017_extension.read = OD_readOriginal;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	4a2d      	ldr	r2, [pc, #180]	@ (80020c4 <CO_NMT_init+0x170>)
 8002010:	615a      	str	r2, [r3, #20]
    NMT->OD_1017_extension.write = OD_write_1017;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	4a2c      	ldr	r2, [pc, #176]	@ (80020c8 <CO_NMT_init+0x174>)
 8002016:	619a      	str	r2, [r3, #24]
    odRet = OD_extension_init(OD_1017_ProducerHbTime, &NMT->OD_1017_extension);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	3310      	adds	r3, #16
 800201c:	4619      	mov	r1, r3
 800201e:	68b8      	ldr	r0, [r7, #8]
 8002020:	f7ff fed5 	bl	8001dce <OD_extension_init>
 8002024:	4603      	mov	r3, r0
 8002026:	75bb      	strb	r3, [r7, #22]
    if (odRet != ODR_OK) {
 8002028:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d00c      	beq.n	800204a <CO_NMT_init+0xf6>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1017_ProducerHbTime);
 8002030:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002032:	2b00      	cmp	r3, #0
 8002034:	d006      	beq.n	8002044 <CO_NMT_init+0xf0>
 8002036:	68b8      	ldr	r0, [r7, #8]
 8002038:	f7ff feb8 	bl	8001dac <OD_getIndex>
 800203c:	4603      	mov	r3, r0
 800203e:	461a      	mov	r2, r3
 8002040:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002042:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8002044:	f06f 030b 	mvn.w	r3, #11
 8002048:	e038      	b.n	80020bc <CO_NMT_init+0x168>
    }

    if (NMT->HBproducerTimer > NMT->HBproducerTime_us) {
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	68da      	ldr	r2, [r3, #12]
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	429a      	cmp	r2, r3
 8002054:	d903      	bls.n	800205e <CO_NMT_init+0x10a>
        NMT->HBproducerTimer = NMT->HBproducerTime_us;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	689a      	ldr	r2, [r3, #8]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	60da      	str	r2, [r3, #12]
    }

    /* configure NMT CAN reception */
    ret = CO_CANrxBufferInit(
 800205e:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002060:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8002062:	4b1a      	ldr	r3, [pc, #104]	@ (80020cc <CO_NMT_init+0x178>)
 8002064:	9302      	str	r3, [sp, #8]
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	9301      	str	r3, [sp, #4]
 800206a:	2300      	movs	r3, #0
 800206c:	9300      	str	r3, [sp, #0]
 800206e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8002072:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002074:	f005 fe68 	bl	8007d48 <CO_CANrxBufferInit>
 8002078:	4603      	mov	r3, r0
 800207a:	75fb      	strb	r3, [r7, #23]
            CANidRxNMT,         /* CAN identifier */
            0x7FF,              /* mask */
            0,                  /* rtr */
            (void*)NMT,         /* object passed to receive function */
            CO_NMT_receive);    /* this function will process received message*/
    if (ret != CO_ERROR_NO) {
 800207c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d002      	beq.n	800208a <CO_NMT_init+0x136>
        return ret;
 8002084:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002088:	e018      	b.n	80020bc <CO_NMT_init+0x168>
        return CO_ERROR_ILLEGAL_ARGUMENT;
    }
#endif

    /* configure HB CAN transmission */
    NMT->HB_CANdevTx = HB_CANdevTx;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800208e:	625a      	str	r2, [r3, #36]	@ 0x24
    NMT->HB_TXbuff = CO_CANtxBufferInit(
 8002090:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8002092:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 8002094:	2300      	movs	r3, #0
 8002096:	9301      	str	r3, [sp, #4]
 8002098:	2301      	movs	r3, #1
 800209a:	9300      	str	r3, [sp, #0]
 800209c:	2300      	movs	r3, #0
 800209e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80020a0:	f005 feb0 	bl	8007e04 <CO_CANtxBufferInit>
 80020a4:	4602      	mov	r2, r0
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	629a      	str	r2, [r3, #40]	@ 0x28
            HB_txIdx,           /* index of specific buffer inside CAN module */
            CANidTxHB,          /* CAN identifier */
            0,                  /* rtr */
            1,                  /* number of data bytes */
            0);                 /* synchronous message flag bit */
    if (NMT->HB_TXbuff == NULL) {
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d102      	bne.n	80020b8 <CO_NMT_init+0x164>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80020b2:	f04f 33ff 	mov.w	r3, #4294967295
 80020b6:	e001      	b.n	80020bc <CO_NMT_init+0x168>
    }

    return ret;
 80020b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3718      	adds	r7, #24
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	080022ad 	.word	0x080022ad
 80020c8:	08001ee9 	.word	0x08001ee9
 80020cc:	08001e9b 	.word	0x08001e9b

080020d0 <CO_NMT_process>:
/******************************************************************************/
CO_NMT_reset_cmd_t CO_NMT_process(CO_NMT_t *NMT,
                                  CO_NMT_internalState_t *NMTstate,
                                  uint32_t timeDifference_us,
                                  uint32_t *timerNext_us)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b088      	sub	sp, #32
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	60f8      	str	r0, [r7, #12]
 80020d8:	60b9      	str	r1, [r7, #8]
 80020da:	607a      	str	r2, [r7, #4]
 80020dc:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */
    CO_NMT_internalState_t NMTstateCpy = NMT->operatingState;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	77fb      	strb	r3, [r7, #31]
    CO_NMT_reset_cmd_t resetCommand = CO_RESET_NOT;
 80020e4:	2300      	movs	r3, #0
 80020e6:	77bb      	strb	r3, [r7, #30]
    bool_t NNTinit = NMTstateCpy == CO_NMT_INITIALIZING;
 80020e8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	bf0c      	ite	eq
 80020f0:	2301      	moveq	r3, #1
 80020f2:	2300      	movne	r3, #0
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	61bb      	str	r3, [r7, #24]

    NMT->HBproducerTimer = (NMT->HBproducerTimer > timeDifference_us )
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	68db      	ldr	r3, [r3, #12]
                         ? (NMT->HBproducerTimer - timeDifference_us) : 0;
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	429a      	cmp	r2, r3
 8002100:	d204      	bcs.n	800210c <CO_NMT_process+0x3c>
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	68da      	ldr	r2, [r3, #12]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	e000      	b.n	800210e <CO_NMT_process+0x3e>
 800210c:	2300      	movs	r3, #0
    NMT->HBproducerTimer = (NMT->HBproducerTimer > timeDifference_us )
 800210e:	68fa      	ldr	r2, [r7, #12]
 8002110:	60d3      	str	r3, [r2, #12]

    /* Send heartbeat producer message if:
     * - First start, send bootup message or
     * - HB producer enabled and: Timer expired or NMT->operatingState changed*/
    if (NNTinit || (NMT->HBproducerTime_us != 0
 8002112:	69bb      	ldr	r3, [r7, #24]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d10e      	bne.n	8002136 <CO_NMT_process+0x66>
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d029      	beq.n	8002174 <CO_NMT_process+0xa4>
                    && (NMT->HBproducerTimer == 0
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d006      	beq.n	8002136 <CO_NMT_process+0x66>
                        || NMTstateCpy != NMT->operatingStatePrev)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800212e:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8002132:	429a      	cmp	r2, r3
 8002134:	d01e      	beq.n	8002174 <CO_NMT_process+0xa4>
    )) {
        NMT->HB_TXbuff->data[0] = (uint8_t) NMTstateCpy;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800213a:	7ffa      	ldrb	r2, [r7, #31]
 800213c:	715a      	strb	r2, [r3, #5]
        CO_CANsend(NMT->HB_CANdevTx, NMT->HB_TXbuff);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002146:	4619      	mov	r1, r3
 8002148:	4610      	mov	r0, r2
 800214a:	f005 fee1 	bl	8007f10 <CO_CANsend>

        if (NMTstateCpy == CO_NMT_INITIALIZING) {
 800214e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d10a      	bne.n	800216c <CO_NMT_process+0x9c>
            /* NMT slave self starting */
            NMTstateCpy = (NMT->NMTcontrol & CO_NMT_STARTUP_TO_OPERATIONAL) != 0
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	889b      	ldrh	r3, [r3, #4]
 800215a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
                          ? CO_NMT_OPERATIONAL : CO_NMT_PRE_OPERATIONAL;
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <CO_NMT_process+0x96>
 8002162:	2305      	movs	r3, #5
 8002164:	e000      	b.n	8002168 <CO_NMT_process+0x98>
 8002166:	237f      	movs	r3, #127	@ 0x7f
            NMTstateCpy = (NMT->NMTcontrol & CO_NMT_STARTUP_TO_OPERATIONAL) != 0
 8002168:	77fb      	strb	r3, [r7, #31]
 800216a:	e003      	b.n	8002174 <CO_NMT_process+0xa4>
        else {
            /* Start timer from the beginning. If OS is slow, time sliding may
             * occur. However, heartbeat is not for synchronization, it is for
             * health report. In case of initializing, timer is set in the
             * CO_NMT_init() function with pre-defined value. */
            NMT->HBproducerTimer = NMT->HBproducerTime_us;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	689a      	ldr	r2, [r3, #8]
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	60da      	str	r2, [r3, #12]
        }
    }
    NMT->operatingStatePrev = NMTstateCpy;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	7ffa      	ldrb	r2, [r7, #31]
 8002178:	705a      	strb	r2, [r3, #1]

    /* process internal NMT commands, received from CO_NMT_receive() or
     * CO_NMT_sendCommand() */
    if (NMT->internalCommand != CO_NMT_NO_COMMAND) {
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	789b      	ldrb	r3, [r3, #2]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d025      	beq.n	80021ce <CO_NMT_process+0xfe>
        switch (NMT->internalCommand) {
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	789b      	ldrb	r3, [r3, #2]
 8002186:	2b82      	cmp	r3, #130	@ 0x82
 8002188:	d01a      	beq.n	80021c0 <CO_NMT_process+0xf0>
 800218a:	2b82      	cmp	r3, #130	@ 0x82
 800218c:	dc1b      	bgt.n	80021c6 <CO_NMT_process+0xf6>
 800218e:	2b81      	cmp	r3, #129	@ 0x81
 8002190:	d013      	beq.n	80021ba <CO_NMT_process+0xea>
 8002192:	2b81      	cmp	r3, #129	@ 0x81
 8002194:	dc17      	bgt.n	80021c6 <CO_NMT_process+0xf6>
 8002196:	2b80      	cmp	r3, #128	@ 0x80
 8002198:	d00c      	beq.n	80021b4 <CO_NMT_process+0xe4>
 800219a:	2b80      	cmp	r3, #128	@ 0x80
 800219c:	dc13      	bgt.n	80021c6 <CO_NMT_process+0xf6>
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d002      	beq.n	80021a8 <CO_NMT_process+0xd8>
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d003      	beq.n	80021ae <CO_NMT_process+0xde>
                break;
            case CO_NMT_RESET_COMMUNICATION:
                resetCommand = CO_RESET_COMM;
                break;
            default:
                break;
 80021a6:	e00e      	b.n	80021c6 <CO_NMT_process+0xf6>
                NMTstateCpy = CO_NMT_OPERATIONAL;
 80021a8:	2305      	movs	r3, #5
 80021aa:	77fb      	strb	r3, [r7, #31]
                break;
 80021ac:	e00c      	b.n	80021c8 <CO_NMT_process+0xf8>
                NMTstateCpy = CO_NMT_STOPPED;
 80021ae:	2304      	movs	r3, #4
 80021b0:	77fb      	strb	r3, [r7, #31]
                break;
 80021b2:	e009      	b.n	80021c8 <CO_NMT_process+0xf8>
                NMTstateCpy = CO_NMT_PRE_OPERATIONAL;
 80021b4:	237f      	movs	r3, #127	@ 0x7f
 80021b6:	77fb      	strb	r3, [r7, #31]
                break;
 80021b8:	e006      	b.n	80021c8 <CO_NMT_process+0xf8>
                resetCommand = CO_RESET_APP;
 80021ba:	2302      	movs	r3, #2
 80021bc:	77bb      	strb	r3, [r7, #30]
                break;
 80021be:	e003      	b.n	80021c8 <CO_NMT_process+0xf8>
                resetCommand = CO_RESET_COMM;
 80021c0:	2301      	movs	r3, #1
 80021c2:	77bb      	strb	r3, [r7, #30]
                break;
 80021c4:	e000      	b.n	80021c8 <CO_NMT_process+0xf8>
                break;
 80021c6:	bf00      	nop
        }
        NMT->internalCommand = CO_NMT_NO_COMMAND;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	2200      	movs	r2, #0
 80021cc:	709a      	strb	r2, [r3, #2]
    }

    /* verify NMT transitions based on error register */
    bool_t busOff_HB = (NMT->NMTcontrol & CO_NMT_ERR_ON_BUSOFF_HB) != 0
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	889b      	ldrh	r3, [r3, #4]
 80021d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
                    && (CO_isError(NMT->em, CO_EM_CAN_TX_BUS_OFF)
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d01c      	beq.n	8002214 <CO_NMT_process+0x144>
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	6a1b      	ldr	r3, [r3, #32]
 80021de:	2112      	movs	r1, #18
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7ff fe1d 	bl	8001e20 <CO_isError>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d111      	bne.n	8002210 <CO_NMT_process+0x140>
                        || CO_isError(NMT->em, CO_EM_HEARTBEAT_CONSUMER)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	6a1b      	ldr	r3, [r3, #32]
 80021f0:	211b      	movs	r1, #27
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7ff fe14 	bl	8001e20 <CO_isError>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d108      	bne.n	8002210 <CO_NMT_process+0x140>
                        || CO_isError(NMT->em, CO_EM_HB_CONSUMER_REMOTE_RESET));
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	6a1b      	ldr	r3, [r3, #32]
 8002202:	211c      	movs	r1, #28
 8002204:	4618      	mov	r0, r3
 8002206:	f7ff fe0b 	bl	8001e20 <CO_isError>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <CO_NMT_process+0x144>
                    && (CO_isError(NMT->em, CO_EM_CAN_TX_BUS_OFF)
 8002210:	2301      	movs	r3, #1
 8002212:	e000      	b.n	8002216 <CO_NMT_process+0x146>
 8002214:	2300      	movs	r3, #0
    bool_t busOff_HB = (NMT->NMTcontrol & CO_NMT_ERR_ON_BUSOFF_HB) != 0
 8002216:	617b      	str	r3, [r7, #20]
    bool_t errRegMasked = (NMT->NMTcontrol & CO_NMT_ERR_ON_ERR_REG) != 0
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	889b      	ldrh	r3, [r3, #4]
 800221c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
                    && (CO_getErrorRegister(NMT->em) & NMT->NMTcontrol) != 0;
 8002220:	2b00      	cmp	r3, #0
 8002222:	d00d      	beq.n	8002240 <CO_NMT_process+0x170>
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	6a1b      	ldr	r3, [r3, #32]
 8002228:	4618      	mov	r0, r3
 800222a:	f7ff fe20 	bl	8001e6e <CO_getErrorRegister>
 800222e:	4603      	mov	r3, r0
 8002230:	461a      	mov	r2, r3
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	889b      	ldrh	r3, [r3, #4]
 8002236:	4013      	ands	r3, r2
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <CO_NMT_process+0x170>
 800223c:	2301      	movs	r3, #1
 800223e:	e000      	b.n	8002242 <CO_NMT_process+0x172>
 8002240:	2300      	movs	r3, #0
    bool_t errRegMasked = (NMT->NMTcontrol & CO_NMT_ERR_ON_ERR_REG) != 0
 8002242:	613b      	str	r3, [r7, #16]

    if (NMTstateCpy == CO_NMT_OPERATIONAL && (busOff_HB || errRegMasked)) {
 8002244:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002248:	2b05      	cmp	r3, #5
 800224a:	d110      	bne.n	800226e <CO_NMT_process+0x19e>
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d102      	bne.n	8002258 <CO_NMT_process+0x188>
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d00a      	beq.n	800226e <CO_NMT_process+0x19e>
        NMTstateCpy = (NMT->NMTcontrol & CO_NMT_ERR_TO_STOPPED) != 0
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	889b      	ldrh	r3, [r3, #4]
 800225c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
                    ? CO_NMT_STOPPED : CO_NMT_PRE_OPERATIONAL;
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <CO_NMT_process+0x198>
 8002264:	2304      	movs	r3, #4
 8002266:	e000      	b.n	800226a <CO_NMT_process+0x19a>
 8002268:	237f      	movs	r3, #127	@ 0x7f
        NMTstateCpy = (NMT->NMTcontrol & CO_NMT_ERR_TO_STOPPED) != 0
 800226a:	77fb      	strb	r3, [r7, #31]
 800226c:	e010      	b.n	8002290 <CO_NMT_process+0x1c0>
    }
    else if ((NMT->NMTcontrol & CO_NMT_ERR_FREE_TO_OPERATIONAL) != 0
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	889b      	ldrh	r3, [r3, #4]
 8002272:	b21b      	sxth	r3, r3
 8002274:	2b00      	cmp	r3, #0
 8002276:	da0b      	bge.n	8002290 <CO_NMT_process+0x1c0>
        && NMTstateCpy == CO_NMT_PRE_OPERATIONAL && !busOff_HB && !errRegMasked
 8002278:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800227c:	2b7f      	cmp	r3, #127	@ 0x7f
 800227e:	d107      	bne.n	8002290 <CO_NMT_process+0x1c0>
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d104      	bne.n	8002290 <CO_NMT_process+0x1c0>
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d101      	bne.n	8002290 <CO_NMT_process+0x1c0>
    ) {
        NMTstateCpy = CO_NMT_OPERATIONAL;
 800228c:	2305      	movs	r3, #5
 800228e:	77fb      	strb	r3, [r7, #31]
            *timerNext_us = NMT->HBproducerTimer;
        }
    }
#endif

    NMT->operatingState = NMTstateCpy;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	7ffa      	ldrb	r2, [r7, #31]
 8002294:	701a      	strb	r2, [r3, #0]
    if (NMTstate != NULL) *NMTstate = NMTstateCpy;
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d002      	beq.n	80022a2 <CO_NMT_process+0x1d2>
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	7ffa      	ldrb	r2, [r7, #31]
 80022a0:	701a      	strb	r2, [r3, #0]

    return resetCommand;
 80022a2:	7fbb      	ldrb	r3, [r7, #30]
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3720      	adds	r7, #32
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}

080022ac <OD_readOriginal>:


/******************************************************************************/
ODR_t OD_readOriginal(OD_stream_t *stream, void *buf,
                      OD_size_t count, OD_size_t *countRead)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b088      	sub	sp, #32
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	607a      	str	r2, [r7, #4]
 80022b8:	603b      	str	r3, [r7, #0]
    if (stream == NULL || buf == NULL || countRead == NULL) {
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d005      	beq.n	80022cc <OD_readOriginal+0x20>
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d002      	beq.n	80022cc <OD_readOriginal+0x20>
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d101      	bne.n	80022d0 <OD_readOriginal+0x24>
        return ODR_DEV_INCOMPAT;
 80022cc:	2309      	movs	r3, #9
 80022ce:	e041      	b.n	8002354 <OD_readOriginal+0xa8>
    }

    OD_size_t dataLenToCopy = stream->dataLength; /* length of OD variable */
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	61fb      	str	r3, [r7, #28]
    const uint8_t *dataOrig = stream->dataOrig;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	61bb      	str	r3, [r7, #24]

    if (dataOrig == NULL) {
 80022dc:	69bb      	ldr	r3, [r7, #24]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d101      	bne.n	80022e6 <OD_readOriginal+0x3a>
        return ODR_SUB_NOT_EXIST;
 80022e2:	230e      	movs	r3, #14
 80022e4:	e036      	b.n	8002354 <OD_readOriginal+0xa8>
    }

    ODR_t returnCode = ODR_OK;
 80022e6:	2300      	movs	r3, #0
 80022e8:	75fb      	strb	r3, [r7, #23]

    /* If previous read was partial or OD variable length is larger than
     * current buffer size, then data was (will be) read in several segments */
    if (stream->dataOffset > 0 || dataLenToCopy > count) {
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	68db      	ldr	r3, [r3, #12]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d103      	bne.n	80022fa <OD_readOriginal+0x4e>
 80022f2:	69fa      	ldr	r2, [r7, #28]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d922      	bls.n	8002340 <OD_readOriginal+0x94>
        if (stream->dataOffset >= dataLenToCopy) {
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	69fa      	ldr	r2, [r7, #28]
 8002300:	429a      	cmp	r2, r3
 8002302:	d801      	bhi.n	8002308 <OD_readOriginal+0x5c>
            return ODR_DEV_INCOMPAT;
 8002304:	2309      	movs	r3, #9
 8002306:	e025      	b.n	8002354 <OD_readOriginal+0xa8>
        }
        /* Reduce for already copied data */
        dataLenToCopy -= stream->dataOffset;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	69fa      	ldr	r2, [r7, #28]
 800230e:	1ad3      	subs	r3, r2, r3
 8002310:	61fb      	str	r3, [r7, #28]
        dataOrig += stream->dataOffset;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	68db      	ldr	r3, [r3, #12]
 8002316:	69ba      	ldr	r2, [r7, #24]
 8002318:	4413      	add	r3, r2
 800231a:	61bb      	str	r3, [r7, #24]

        if (dataLenToCopy > count) {
 800231c:	69fa      	ldr	r2, [r7, #28]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	429a      	cmp	r2, r3
 8002322:	d90a      	bls.n	800233a <OD_readOriginal+0x8e>
            /* Not enough space in destination buffer */
            dataLenToCopy = count;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	61fb      	str	r3, [r7, #28]
            stream->dataOffset += dataLenToCopy;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	68da      	ldr	r2, [r3, #12]
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	441a      	add	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	60da      	str	r2, [r3, #12]
            returnCode = ODR_PARTIAL;
 8002334:	23ff      	movs	r3, #255	@ 0xff
 8002336:	75fb      	strb	r3, [r7, #23]
 8002338:	e002      	b.n	8002340 <OD_readOriginal+0x94>
        }
        else {
            stream->dataOffset = 0; /* copy finished, reset offset */
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2200      	movs	r2, #0
 800233e:	60da      	str	r2, [r3, #12]
        }
    }

    memcpy(buf, dataOrig, dataLenToCopy);
 8002340:	69fa      	ldr	r2, [r7, #28]
 8002342:	69b9      	ldr	r1, [r7, #24]
 8002344:	68b8      	ldr	r0, [r7, #8]
 8002346:	f010 f898 	bl	801247a <memcpy>

    *countRead = dataLenToCopy;
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	69fa      	ldr	r2, [r7, #28]
 800234e:	601a      	str	r2, [r3, #0]
    return returnCode;
 8002350:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002354:	4618      	mov	r0, r3
 8002356:	3720      	adds	r7, #32
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}

0800235c <OD_writeOriginal>:

/******************************************************************************/
ODR_t OD_writeOriginal(OD_stream_t *stream, const void *buf,
                       OD_size_t count, OD_size_t *countWritten)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b088      	sub	sp, #32
 8002360:	af00      	add	r7, sp, #0
 8002362:	60f8      	str	r0, [r7, #12]
 8002364:	60b9      	str	r1, [r7, #8]
 8002366:	607a      	str	r2, [r7, #4]
 8002368:	603b      	str	r3, [r7, #0]
    if (stream == NULL || buf == NULL || countWritten == NULL) {
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d005      	beq.n	800237c <OD_writeOriginal+0x20>
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d002      	beq.n	800237c <OD_writeOriginal+0x20>
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d101      	bne.n	8002380 <OD_writeOriginal+0x24>
        return ODR_DEV_INCOMPAT;
 800237c:	2309      	movs	r3, #9
 800237e:	e047      	b.n	8002410 <OD_writeOriginal+0xb4>
    }

    OD_size_t dataLenToCopy = stream->dataLength; /* length of OD variable */
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	61fb      	str	r3, [r7, #28]
    uint8_t *dataOrig = stream->dataOrig;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	61bb      	str	r3, [r7, #24]

    if (dataOrig == NULL) {
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d101      	bne.n	8002396 <OD_writeOriginal+0x3a>
        return ODR_SUB_NOT_EXIST;
 8002392:	230e      	movs	r3, #14
 8002394:	e03c      	b.n	8002410 <OD_writeOriginal+0xb4>
    }

    ODR_t returnCode = ODR_OK;
 8002396:	2300      	movs	r3, #0
 8002398:	75fb      	strb	r3, [r7, #23]

    /* If previous write was partial or OD variable length is larger than
     * current buffer size, then data was (will be) written in several
     * segments */
    if (stream->dataOffset > 0 || dataLenToCopy > count) {
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d103      	bne.n	80023aa <OD_writeOriginal+0x4e>
 80023a2:	69fa      	ldr	r2, [r7, #28]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d922      	bls.n	80023f0 <OD_writeOriginal+0x94>
        if (stream->dataOffset >= dataLenToCopy) {
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	69fa      	ldr	r2, [r7, #28]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d801      	bhi.n	80023b8 <OD_writeOriginal+0x5c>
            return ODR_DEV_INCOMPAT;
 80023b4:	2309      	movs	r3, #9
 80023b6:	e02b      	b.n	8002410 <OD_writeOriginal+0xb4>
        }
        /* reduce for already copied data */
        dataLenToCopy -= stream->dataOffset;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	69fa      	ldr	r2, [r7, #28]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	61fb      	str	r3, [r7, #28]
        dataOrig += stream->dataOffset;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	69ba      	ldr	r2, [r7, #24]
 80023c8:	4413      	add	r3, r2
 80023ca:	61bb      	str	r3, [r7, #24]

        if (dataLenToCopy > count) {
 80023cc:	69fa      	ldr	r2, [r7, #28]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d90a      	bls.n	80023ea <OD_writeOriginal+0x8e>
            /* Remaining data space in OD variable is larger than current count
             * of data, so only current count of data will be copied */
            dataLenToCopy = count;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	61fb      	str	r3, [r7, #28]
            stream->dataOffset += dataLenToCopy;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	68da      	ldr	r2, [r3, #12]
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	441a      	add	r2, r3
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	60da      	str	r2, [r3, #12]
            returnCode = ODR_PARTIAL;
 80023e4:	23ff      	movs	r3, #255	@ 0xff
 80023e6:	75fb      	strb	r3, [r7, #23]
 80023e8:	e002      	b.n	80023f0 <OD_writeOriginal+0x94>
        }
        else {
            stream->dataOffset = 0; /* copy finished, reset offset */
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2200      	movs	r2, #0
 80023ee:	60da      	str	r2, [r3, #12]
        }
    }

    if (dataLenToCopy < count) {
 80023f0:	69fa      	ldr	r2, [r7, #28]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d201      	bcs.n	80023fc <OD_writeOriginal+0xa0>
        /* OD variable is smaller than current amount of data */
        return ODR_DATA_LONG;
 80023f8:	230c      	movs	r3, #12
 80023fa:	e009      	b.n	8002410 <OD_writeOriginal+0xb4>
    }

    memcpy(dataOrig, buf, dataLenToCopy);
 80023fc:	69fa      	ldr	r2, [r7, #28]
 80023fe:	68b9      	ldr	r1, [r7, #8]
 8002400:	69b8      	ldr	r0, [r7, #24]
 8002402:	f010 f83a 	bl	801247a <memcpy>

    *countWritten = dataLenToCopy;
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	69fa      	ldr	r2, [r7, #28]
 800240a:	601a      	str	r2, [r3, #0]
    return returnCode;
 800240c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002410:	4618      	mov	r0, r3
 8002412:	3720      	adds	r7, #32
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <OD_readDisabled>:

/* Read value from variable from Object Dictionary disabled, see OD_IO_t*/
static ODR_t OD_readDisabled(OD_stream_t *stream, void *buf,
                             OD_size_t count, OD_size_t *countRead)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	60f8      	str	r0, [r7, #12]
 8002420:	60b9      	str	r1, [r7, #8]
 8002422:	607a      	str	r2, [r7, #4]
 8002424:	603b      	str	r3, [r7, #0]
    (void) stream; (void) buf; (void) count; (void) countRead;
    return ODR_UNSUPP_ACCESS;
 8002426:	2302      	movs	r3, #2
}
 8002428:	4618      	mov	r0, r3
 800242a:	3714      	adds	r7, #20
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <OD_writeDisabled>:

/* Write value to variable from Object Dictionary disabled, see OD_IO_t */
static ODR_t OD_writeDisabled(OD_stream_t *stream, const void *buf,
                              OD_size_t count, OD_size_t *countWritten)
{
 8002434:	b480      	push	{r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
 8002440:	603b      	str	r3, [r7, #0]
    (void) stream; (void) buf; (void) count; (void) countWritten;
    return ODR_UNSUPP_ACCESS;
 8002442:	2302      	movs	r3, #2
}
 8002444:	4618      	mov	r0, r3
 8002446:	3714      	adds	r7, #20
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <OD_find>:


/******************************************************************************/
OD_entry_t *OD_find(OD_t *od, uint16_t index) {
 8002450:	b480      	push	{r7}
 8002452:	b087      	sub	sp, #28
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	460b      	mov	r3, r1
 800245a:	807b      	strh	r3, [r7, #2]
    if (od == NULL || od->size == 0) {
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d003      	beq.n	800246a <OD_find+0x1a>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	881b      	ldrh	r3, [r3, #0]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d101      	bne.n	800246e <OD_find+0x1e>
        return NULL;
 800246a:	2300      	movs	r3, #0
 800246c:	e046      	b.n	80024fc <OD_find+0xac>
    }

    uint16_t min = 0;
 800246e:	2300      	movs	r3, #0
 8002470:	82fb      	strh	r3, [r7, #22]
    uint16_t max = od->size - 1;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	881b      	ldrh	r3, [r3, #0]
 8002476:	3b01      	subs	r3, #1
 8002478:	82bb      	strh	r3, [r7, #20]

    /* Fast search in ordered Object Dictionary. If indexes are mixed,
     * this won't work. If Object Dictionary has up to N entries, then the
     * max number of loop passes is log2(N) */
    while (min < max) {
 800247a:	e026      	b.n	80024ca <OD_find+0x7a>
        /* get entry between min and max */
        uint16_t cur = (min + max) >> 1;
 800247c:	8afa      	ldrh	r2, [r7, #22]
 800247e:	8abb      	ldrh	r3, [r7, #20]
 8002480:	4413      	add	r3, r2
 8002482:	105b      	asrs	r3, r3, #1
 8002484:	81fb      	strh	r3, [r7, #14]
        OD_entry_t* entry = &od->list[cur];
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6859      	ldr	r1, [r3, #4]
 800248a:	89fa      	ldrh	r2, [r7, #14]
 800248c:	4613      	mov	r3, r2
 800248e:	005b      	lsls	r3, r3, #1
 8002490:	4413      	add	r3, r2
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	440b      	add	r3, r1
 8002496:	60bb      	str	r3, [r7, #8]

        if (index == entry->index) {
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	881b      	ldrh	r3, [r3, #0]
 800249c:	887a      	ldrh	r2, [r7, #2]
 800249e:	429a      	cmp	r2, r3
 80024a0:	d101      	bne.n	80024a6 <OD_find+0x56>
            return entry;
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	e02a      	b.n	80024fc <OD_find+0xac>
        }

        if (index < entry->index) {
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	881b      	ldrh	r3, [r3, #0]
 80024aa:	887a      	ldrh	r2, [r7, #2]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d209      	bcs.n	80024c4 <OD_find+0x74>
            max = (cur > 0) ? (cur - 1) : cur;
 80024b0:	89fb      	ldrh	r3, [r7, #14]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d003      	beq.n	80024be <OD_find+0x6e>
 80024b6:	89fb      	ldrh	r3, [r7, #14]
 80024b8:	3b01      	subs	r3, #1
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	e000      	b.n	80024c0 <OD_find+0x70>
 80024be:	89fb      	ldrh	r3, [r7, #14]
 80024c0:	82bb      	strh	r3, [r7, #20]
 80024c2:	e002      	b.n	80024ca <OD_find+0x7a>
        }
        else {
            min = cur + 1;
 80024c4:	89fb      	ldrh	r3, [r7, #14]
 80024c6:	3301      	adds	r3, #1
 80024c8:	82fb      	strh	r3, [r7, #22]
    while (min < max) {
 80024ca:	8afa      	ldrh	r2, [r7, #22]
 80024cc:	8abb      	ldrh	r3, [r7, #20]
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d3d4      	bcc.n	800247c <OD_find+0x2c>
        }
    }

    if (min == max) {
 80024d2:	8afa      	ldrh	r2, [r7, #22]
 80024d4:	8abb      	ldrh	r3, [r7, #20]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d10f      	bne.n	80024fa <OD_find+0xaa>
        OD_entry_t* entry = &od->list[min];
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6859      	ldr	r1, [r3, #4]
 80024de:	8afa      	ldrh	r2, [r7, #22]
 80024e0:	4613      	mov	r3, r2
 80024e2:	005b      	lsls	r3, r3, #1
 80024e4:	4413      	add	r3, r2
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	440b      	add	r3, r1
 80024ea:	613b      	str	r3, [r7, #16]
        if (index == entry->index) {
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	881b      	ldrh	r3, [r3, #0]
 80024f0:	887a      	ldrh	r2, [r7, #2]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d101      	bne.n	80024fa <OD_find+0xaa>
            return entry;
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	e000      	b.n	80024fc <OD_find+0xac>
        }
    }

    return NULL;  /* entry does not exist in OD */
 80024fa:	2300      	movs	r3, #0
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	371c      	adds	r7, #28
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <OD_getSub>:

/******************************************************************************/
ODR_t OD_getSub(const OD_entry_t *entry, uint8_t subIndex,
                OD_IO_t *io, bool_t odOrig)
{
 8002508:	b480      	push	{r7}
 800250a:	b08d      	sub	sp, #52	@ 0x34
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	607a      	str	r2, [r7, #4]
 8002512:	603b      	str	r3, [r7, #0]
 8002514:	460b      	mov	r3, r1
 8002516:	72fb      	strb	r3, [r7, #11]
    if (entry == NULL || entry->odObject == NULL) return ODR_IDX_NOT_EXIST;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <OD_getSub+0x1e>
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d101      	bne.n	800252a <OD_getSub+0x22>
 8002526:	2305      	movs	r3, #5
 8002528:	e0d2      	b.n	80026d0 <OD_getSub+0x1c8>
    if (io == NULL) return ODR_DEV_INCOMPAT;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d101      	bne.n	8002534 <OD_getSub+0x2c>
 8002530:	2309      	movs	r3, #9
 8002532:	e0cd      	b.n	80026d0 <OD_getSub+0x1c8>

    OD_stream_t *stream = &io->stream;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	627b      	str	r3, [r7, #36]	@ 0x24

    /* attribute, dataOrig and dataLength, depends on object type */
    switch (entry->odObjectType & ODT_TYPE_MASK) {
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	78db      	ldrb	r3, [r3, #3]
 800253c:	f003 030f 	and.w	r3, r3, #15
 8002540:	2b03      	cmp	r3, #3
 8002542:	d050      	beq.n	80025e6 <OD_getSub+0xde>
 8002544:	2b03      	cmp	r3, #3
 8002546:	f300 808c 	bgt.w	8002662 <OD_getSub+0x15a>
 800254a:	2b01      	cmp	r3, #1
 800254c:	d002      	beq.n	8002554 <OD_getSub+0x4c>
 800254e:	2b02      	cmp	r3, #2
 8002550:	d015      	beq.n	800257e <OD_getSub+0x76>
 8002552:	e086      	b.n	8002662 <OD_getSub+0x15a>
    case ODT_VAR: {
        if (subIndex > 0) return ODR_SUB_NOT_EXIST;
 8002554:	7afb      	ldrb	r3, [r7, #11]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <OD_getSub+0x56>
 800255a:	230e      	movs	r3, #14
 800255c:	e0b8      	b.n	80026d0 <OD_getSub+0x1c8>
        CO_PROGMEM OD_obj_var_t *odo = entry->odObject;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	617b      	str	r3, [r7, #20]


        stream->attribute = odo->attribute;
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	791a      	ldrb	r2, [r3, #4]
 8002568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256a:	741a      	strb	r2, [r3, #16]
        stream->dataOrig = odo->dataOrig;
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002572:	601a      	str	r2, [r3, #0]
        stream->dataLength = odo->dataLength;
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	689a      	ldr	r2, [r3, #8]
 8002578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800257a:	609a      	str	r2, [r3, #8]
        break;
 800257c:	e073      	b.n	8002666 <OD_getSub+0x15e>
    }
    case ODT_ARR: {
        if (subIndex >= entry->subEntriesCount) return ODR_SUB_NOT_EXIST;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	789b      	ldrb	r3, [r3, #2]
 8002582:	7afa      	ldrb	r2, [r7, #11]
 8002584:	429a      	cmp	r2, r3
 8002586:	d301      	bcc.n	800258c <OD_getSub+0x84>
 8002588:	230e      	movs	r3, #14
 800258a:	e0a1      	b.n	80026d0 <OD_getSub+0x1c8>
        CO_PROGMEM OD_obj_array_t *odo = entry->odObject;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	61fb      	str	r3, [r7, #28]

        if (subIndex == 0) {
 8002592:	7afb      	ldrb	r3, [r7, #11]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d10b      	bne.n	80025b0 <OD_getSub+0xa8>
            stream->attribute = odo->attribute0;
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	7a1a      	ldrb	r2, [r3, #8]
 800259c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259e:	741a      	strb	r2, [r3, #16]
            stream->dataOrig = odo->dataOrig0;
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a6:	601a      	str	r2, [r3, #0]
            stream->dataLength = 1;
 80025a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025aa:	2201      	movs	r2, #1
 80025ac:	609a      	str	r2, [r3, #8]
            uint8_t *ptr = odo->dataOrig;
            stream->dataOrig = ptr == NULL ? ptr
                             : ptr + odo->dataElementSizeof * (subIndex - 1);
            stream->dataLength = odo->dataElementLength;
        }
        break;
 80025ae:	e05a      	b.n	8002666 <OD_getSub+0x15e>
            stream->attribute = odo->attribute;
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	7a5a      	ldrb	r2, [r3, #9]
 80025b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b6:	741a      	strb	r2, [r3, #16]
            uint8_t *ptr = odo->dataOrig;
 80025b8:	69fb      	ldr	r3, [r7, #28]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	61bb      	str	r3, [r7, #24]
            stream->dataOrig = ptr == NULL ? ptr
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d008      	beq.n	80025d6 <OD_getSub+0xce>
                             : ptr + odo->dataElementSizeof * (subIndex - 1);
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	691b      	ldr	r3, [r3, #16]
 80025c8:	7afa      	ldrb	r2, [r7, #11]
 80025ca:	3a01      	subs	r2, #1
 80025cc:	fb02 f303 	mul.w	r3, r2, r3
            stream->dataOrig = ptr == NULL ? ptr
 80025d0:	69ba      	ldr	r2, [r7, #24]
 80025d2:	4413      	add	r3, r2
 80025d4:	e000      	b.n	80025d8 <OD_getSub+0xd0>
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025da:	6013      	str	r3, [r2, #0]
            stream->dataLength = odo->dataElementLength;
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	68da      	ldr	r2, [r3, #12]
 80025e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e2:	609a      	str	r2, [r3, #8]
        break;
 80025e4:	e03f      	b.n	8002666 <OD_getSub+0x15e>
    }
    case ODT_REC: {
        CO_PROGMEM OD_obj_record_t *odoArr = entry->odObject;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	623b      	str	r3, [r7, #32]
        CO_PROGMEM OD_obj_record_t *odo = NULL;
 80025ec:	2300      	movs	r3, #0
 80025ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        for (uint8_t i = 0; i < entry->subEntriesCount; i++) {
 80025f0:	2300      	movs	r3, #0
 80025f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80025f6:	e01c      	b.n	8002632 <OD_getSub+0x12a>
            if (odoArr[i].subIndex == subIndex) {
 80025f8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80025fc:	4613      	mov	r3, r2
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	4413      	add	r3, r2
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	461a      	mov	r2, r3
 8002606:	6a3b      	ldr	r3, [r7, #32]
 8002608:	4413      	add	r3, r2
 800260a:	791b      	ldrb	r3, [r3, #4]
 800260c:	7afa      	ldrb	r2, [r7, #11]
 800260e:	429a      	cmp	r2, r3
 8002610:	d10a      	bne.n	8002628 <OD_getSub+0x120>
                odo = &odoArr[i];
 8002612:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8002616:	4613      	mov	r3, r2
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	4413      	add	r3, r2
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	461a      	mov	r2, r3
 8002620:	6a3b      	ldr	r3, [r7, #32]
 8002622:	4413      	add	r3, r2
 8002624:	62fb      	str	r3, [r7, #44]	@ 0x2c
                break;
 8002626:	e00a      	b.n	800263e <OD_getSub+0x136>
        for (uint8_t i = 0; i < entry->subEntriesCount; i++) {
 8002628:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800262c:	3301      	adds	r3, #1
 800262e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	789b      	ldrb	r3, [r3, #2]
 8002636:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800263a:	429a      	cmp	r2, r3
 800263c:	d3dc      	bcc.n	80025f8 <OD_getSub+0xf0>
            }
        }
        if (odo == NULL) return ODR_SUB_NOT_EXIST;
 800263e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002640:	2b00      	cmp	r3, #0
 8002642:	d101      	bne.n	8002648 <OD_getSub+0x140>
 8002644:	230e      	movs	r3, #14
 8002646:	e043      	b.n	80026d0 <OD_getSub+0x1c8>

        stream->attribute = odo->attribute;
 8002648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800264a:	795a      	ldrb	r2, [r3, #5]
 800264c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264e:	741a      	strb	r2, [r3, #16]
        stream->dataOrig = odo->dataOrig;
 8002650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002656:	601a      	str	r2, [r3, #0]
        stream->dataLength = odo->dataLength;
 8002658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265e:	609a      	str	r2, [r3, #8]
        break;
 8002660:	e001      	b.n	8002666 <OD_getSub+0x15e>
    }
    default: {
        return ODR_DEV_INCOMPAT;
 8002662:	2309      	movs	r3, #9
 8002664:	e034      	b.n	80026d0 <OD_getSub+0x1c8>
    }
    }

    /* Access data from the original OD location */
    if (entry->extension == NULL || odOrig) {
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d002      	beq.n	8002674 <OD_getSub+0x16c>
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d009      	beq.n	8002688 <OD_getSub+0x180>
        io->read = OD_readOriginal;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	4a19      	ldr	r2, [pc, #100]	@ (80026dc <OD_getSub+0x1d4>)
 8002678:	615a      	str	r2, [r3, #20]
        io->write = OD_writeOriginal;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a18      	ldr	r2, [pc, #96]	@ (80026e0 <OD_getSub+0x1d8>)
 800267e:	619a      	str	r2, [r3, #24]
        stream->object = NULL;
 8002680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002682:	2200      	movs	r2, #0
 8002684:	605a      	str	r2, [r3, #4]
 8002686:	e01c      	b.n	80026c2 <OD_getSub+0x1ba>
    }
    /* Access data from extension specified by application */
    else {
        io->read = entry->extension->read != NULL ?
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	685b      	ldr	r3, [r3, #4]
                   entry->extension->read : OD_readDisabled;
 800268e:	2b00      	cmp	r3, #0
 8002690:	d003      	beq.n	800269a <OD_getSub+0x192>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	e000      	b.n	800269c <OD_getSub+0x194>
 800269a:	4b12      	ldr	r3, [pc, #72]	@ (80026e4 <OD_getSub+0x1dc>)
        io->read = entry->extension->read != NULL ?
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	6153      	str	r3, [r2, #20]
        io->write = entry->extension->write != NULL ?
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	689b      	ldr	r3, [r3, #8]
                    entry->extension->write : OD_writeDisabled;
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d003      	beq.n	80026b2 <OD_getSub+0x1aa>
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	e000      	b.n	80026b4 <OD_getSub+0x1ac>
 80026b2:	4b0d      	ldr	r3, [pc, #52]	@ (80026e8 <OD_getSub+0x1e0>)
        io->write = entry->extension->write != NULL ?
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	6193      	str	r3, [r2, #24]
        stream->object = entry->extension->object;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c0:	605a      	str	r2, [r3, #4]
    }

    /* Reset stream data offset */
    stream->dataOffset = 0;
 80026c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c4:	2200      	movs	r2, #0
 80026c6:	60da      	str	r2, [r3, #12]
    stream->subIndex = subIndex;
 80026c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ca:	7afa      	ldrb	r2, [r7, #11]
 80026cc:	745a      	strb	r2, [r3, #17]

    return ODR_OK;
 80026ce:	2300      	movs	r3, #0
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3734      	adds	r7, #52	@ 0x34
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr
 80026dc:	080022ad 	.word	0x080022ad
 80026e0:	0800235d 	.word	0x0800235d
 80026e4:	08002419 	.word	0x08002419
 80026e8:	08002435 	.word	0x08002435

080026ec <OD_getSDOabCode>:

/******************************************************************************/
uint32_t OD_getSDOabCode(ODR_t returnCode) {
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	71fb      	strb	r3, [r7, #7]
        0x08000023UL, /* Object dict. not present or dynamic generation fails */
        0x08000024UL  /* No data available */
    };

    return (returnCode < 0 || returnCode >= ODR_COUNT) ?
        abortCodes[ODR_DEV_INCOMPAT] : abortCodes[returnCode];
 80026f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	db03      	blt.n	8002706 <OD_getSDOabCode+0x1a>
    return (returnCode < 0 || returnCode >= ODR_COUNT) ?
 80026fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002702:	2b19      	cmp	r3, #25
 8002704:	dd02      	ble.n	800270c <OD_getSDOabCode+0x20>
        abortCodes[ODR_DEV_INCOMPAT] : abortCodes[returnCode];
 8002706:	4b07      	ldr	r3, [pc, #28]	@ (8002724 <OD_getSDOabCode+0x38>)
 8002708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800270a:	e004      	b.n	8002716 <OD_getSDOabCode+0x2a>
 800270c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002710:	4a04      	ldr	r2, [pc, #16]	@ (8002724 <OD_getSDOabCode+0x38>)
 8002712:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002716:	4618      	mov	r0, r3
 8002718:	370c      	adds	r7, #12
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	08015330 	.word	0x08015330

08002728 <OD_get_value>:


/******************************************************************************/
ODR_t OD_get_value(const OD_entry_t *entry, uint8_t subIndex,
                   void *val, OD_size_t len, bool_t odOrig)
{
 8002728:	b590      	push	{r4, r7, lr}
 800272a:	b08f      	sub	sp, #60	@ 0x3c
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	607a      	str	r2, [r7, #4]
 8002732:	603b      	str	r3, [r7, #0]
 8002734:	460b      	mov	r3, r1
 8002736:	72fb      	strb	r3, [r7, #11]
    if (val == NULL) return ODR_DEV_INCOMPAT;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <OD_get_value+0x1a>
 800273e:	2309      	movs	r3, #9
 8002740:	e024      	b.n	800278c <OD_get_value+0x64>

    OD_IO_t io;
    OD_stream_t *stream = (OD_stream_t *)&io;
 8002742:	f107 0314 	add.w	r3, r7, #20
 8002746:	637b      	str	r3, [r7, #52]	@ 0x34
    OD_size_t countRd = 0;
 8002748:	2300      	movs	r3, #0
 800274a:	613b      	str	r3, [r7, #16]

    ODR_t ret = OD_getSub(entry, subIndex, &io, odOrig);
 800274c:	f107 0214 	add.w	r2, r7, #20
 8002750:	7af9      	ldrb	r1, [r7, #11]
 8002752:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002754:	68f8      	ldr	r0, [r7, #12]
 8002756:	f7ff fed7 	bl	8002508 <OD_getSub>
 800275a:	4603      	mov	r3, r0
 800275c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    if (ret != ODR_OK) return ret;
 8002760:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002764:	2b00      	cmp	r3, #0
 8002766:	d002      	beq.n	800276e <OD_get_value+0x46>
 8002768:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800276c:	e00e      	b.n	800278c <OD_get_value+0x64>
    if (stream->dataLength != len) return ODR_TYPE_MISMATCH;
 800276e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	683a      	ldr	r2, [r7, #0]
 8002774:	429a      	cmp	r2, r3
 8002776:	d001      	beq.n	800277c <OD_get_value+0x54>
 8002778:	230b      	movs	r3, #11
 800277a:	e007      	b.n	800278c <OD_get_value+0x64>

    return io.read(stream, val, len, &countRd);
 800277c:	6abc      	ldr	r4, [r7, #40]	@ 0x28
 800277e:	f107 0310 	add.w	r3, r7, #16
 8002782:	683a      	ldr	r2, [r7, #0]
 8002784:	6879      	ldr	r1, [r7, #4]
 8002786:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002788:	47a0      	blx	r4
 800278a:	4603      	mov	r3, r0
}
 800278c:	4618      	mov	r0, r3
 800278e:	373c      	adds	r7, #60	@ 0x3c
 8002790:	46bd      	mov	sp, r7
 8002792:	bd90      	pop	{r4, r7, pc}

08002794 <OD_set_value>:

ODR_t OD_set_value(const OD_entry_t *entry, uint8_t subIndex, void *val,
                   OD_size_t len, bool_t odOrig)
{
 8002794:	b590      	push	{r4, r7, lr}
 8002796:	b08f      	sub	sp, #60	@ 0x3c
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	607a      	str	r2, [r7, #4]
 800279e:	603b      	str	r3, [r7, #0]
 80027a0:	460b      	mov	r3, r1
 80027a2:	72fb      	strb	r3, [r7, #11]
    OD_IO_t io;
    OD_stream_t *stream = &io.stream;
 80027a4:	f107 0314 	add.w	r3, r7, #20
 80027a8:	637b      	str	r3, [r7, #52]	@ 0x34
    OD_size_t countWritten = 0;
 80027aa:	2300      	movs	r3, #0
 80027ac:	613b      	str	r3, [r7, #16]

    ODR_t ret = OD_getSub(entry, subIndex, &io, odOrig);
 80027ae:	f107 0214 	add.w	r2, r7, #20
 80027b2:	7af9      	ldrb	r1, [r7, #11]
 80027b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027b6:	68f8      	ldr	r0, [r7, #12]
 80027b8:	f7ff fea6 	bl	8002508 <OD_getSub>
 80027bc:	4603      	mov	r3, r0
 80027be:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    if (ret != ODR_OK) return ret;
 80027c2:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d002      	beq.n	80027d0 <OD_set_value+0x3c>
 80027ca:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80027ce:	e00e      	b.n	80027ee <OD_set_value+0x5a>
    if (stream->dataLength != len) return ODR_TYPE_MISMATCH;
 80027d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	683a      	ldr	r2, [r7, #0]
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d001      	beq.n	80027de <OD_set_value+0x4a>
 80027da:	230b      	movs	r3, #11
 80027dc:	e007      	b.n	80027ee <OD_set_value+0x5a>

    return io.write(stream, val, len, &countWritten);
 80027de:	6afc      	ldr	r4, [r7, #44]	@ 0x2c
 80027e0:	f107 0310 	add.w	r3, r7, #16
 80027e4:	683a      	ldr	r2, [r7, #0]
 80027e6:	6879      	ldr	r1, [r7, #4]
 80027e8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80027ea:	47a0      	blx	r4
 80027ec:	4603      	mov	r3, r0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	373c      	adds	r7, #60	@ 0x3c
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd90      	pop	{r4, r7, pc}

080027f6 <OD_getPtr>:

void *OD_getPtr(const OD_entry_t *entry, uint8_t subIndex, OD_size_t len,
                ODR_t *err)
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b08e      	sub	sp, #56	@ 0x38
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	60f8      	str	r0, [r7, #12]
 80027fe:	607a      	str	r2, [r7, #4]
 8002800:	603b      	str	r3, [r7, #0]
 8002802:	460b      	mov	r3, r1
 8002804:	72fb      	strb	r3, [r7, #11]
    ODR_t errCopy;
    OD_IO_t io;
    OD_stream_t *stream = &io.stream;
 8002806:	f107 0314 	add.w	r3, r7, #20
 800280a:	633b      	str	r3, [r7, #48]	@ 0x30

    errCopy = OD_getSub(entry, subIndex, &io, true);
 800280c:	f107 0214 	add.w	r2, r7, #20
 8002810:	7af9      	ldrb	r1, [r7, #11]
 8002812:	2301      	movs	r3, #1
 8002814:	68f8      	ldr	r0, [r7, #12]
 8002816:	f7ff fe77 	bl	8002508 <OD_getSub>
 800281a:	4603      	mov	r3, r0
 800281c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if (errCopy == ODR_OK) {
 8002820:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8002824:	2b00      	cmp	r3, #0
 8002826:	d116      	bne.n	8002856 <OD_getPtr+0x60>
        if (stream->dataOrig == NULL || stream->dataLength == 0) {
 8002828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d003      	beq.n	8002838 <OD_getPtr+0x42>
 8002830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d103      	bne.n	8002840 <OD_getPtr+0x4a>
            errCopy = ODR_DEV_INCOMPAT;
 8002838:	2309      	movs	r3, #9
 800283a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800283e:	e00a      	b.n	8002856 <OD_getPtr+0x60>
        }
        else if (len != 0 && len != stream->dataLength) {
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d007      	beq.n	8002856 <OD_getPtr+0x60>
 8002846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	429a      	cmp	r2, r3
 800284e:	d002      	beq.n	8002856 <OD_getPtr+0x60>
            errCopy = ODR_TYPE_MISMATCH;
 8002850:	230b      	movs	r3, #11
 8002852:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }

    if (err != NULL) *err = errCopy;
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d003      	beq.n	8002864 <OD_getPtr+0x6e>
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8002862:	701a      	strb	r2, [r3, #0]

    return errCopy == ODR_OK ? stream->dataOrig : NULL;
 8002864:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8002868:	2b00      	cmp	r3, #0
 800286a:	d102      	bne.n	8002872 <OD_getPtr+0x7c>
 800286c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	e000      	b.n	8002874 <OD_getPtr+0x7e>
 8002872:	2300      	movs	r3, #0
}
 8002874:	4618      	mov	r0, r3
 8002876:	3738      	adds	r7, #56	@ 0x38
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}

0800287c <CO_getUint8>:
static inline uint8_t CO_getUint8(const void *buf) {
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
    uint8_t value; memmove(&value, buf, sizeof(value)); return value;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	73fb      	strb	r3, [r7, #15]
 800288a:	7bfb      	ldrb	r3, [r7, #15]
}
 800288c:	4618      	mov	r0, r3
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <CO_getUint16>:
static inline uint16_t CO_getUint16(const void *buf) {
 8002898:	b480      	push	{r7}
 800289a:	b085      	sub	sp, #20
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
    uint16_t value; memmove(&value, buf, sizeof(value)); return value;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	881b      	ldrh	r3, [r3, #0]
 80028a4:	b29b      	uxth	r3, r3
 80028a6:	81fb      	strh	r3, [r7, #14]
 80028a8:	89fb      	ldrh	r3, [r7, #14]
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3714      	adds	r7, #20
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr

080028b6 <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 80028b6:	b480      	push	{r7}
 80028b8:	b085      	sub	sp, #20
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	60fb      	str	r3, [r7, #12]
 80028c4:	68fb      	ldr	r3, [r7, #12]
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3714      	adds	r7, #20
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr

080028d2 <CO_setUint32>:
static inline uint8_t CO_setUint32(void *buf, uint32_t value) {
 80028d2:	b480      	push	{r7}
 80028d4:	b083      	sub	sp, #12
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
 80028da:	6039      	str	r1, [r7, #0]
    memmove(buf, &value, sizeof(value)); return sizeof(value);
 80028dc:	683a      	ldr	r2, [r7, #0]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	601a      	str	r2, [r3, #0]
 80028e2:	2304      	movs	r3, #4
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d002      	beq.n	8002904 <OD_getIndex+0x14>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	881b      	ldrh	r3, [r3, #0]
 8002902:	e000      	b.n	8002906 <OD_getIndex+0x16>
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr

08002912 <OD_extension_init>:
{
 8002912:	b480      	push	{r7}
 8002914:	b083      	sub	sp, #12
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
 800291a:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d101      	bne.n	8002926 <OD_extension_init+0x14>
 8002922:	2305      	movs	r3, #5
 8002924:	e003      	b.n	800292e <OD_extension_init+0x1c>
    entry->extension = extension;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	683a      	ldr	r2, [r7, #0]
 800292a:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	370c      	adds	r7, #12
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr

0800293a <OD_get_u8>:
{
 800293a:	b580      	push	{r7, lr}
 800293c:	b086      	sub	sp, #24
 800293e:	af02      	add	r7, sp, #8
 8002940:	60f8      	str	r0, [r7, #12]
 8002942:	607a      	str	r2, [r7, #4]
 8002944:	603b      	str	r3, [r7, #0]
 8002946:	460b      	mov	r3, r1
 8002948:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 800294a:	7af9      	ldrb	r1, [r7, #11]
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	9300      	str	r3, [sp, #0]
 8002950:	2301      	movs	r3, #1
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	68f8      	ldr	r0, [r7, #12]
 8002956:	f7ff fee7 	bl	8002728 <OD_get_value>
 800295a:	4603      	mov	r3, r0
}
 800295c:	4618      	mov	r0, r3
 800295e:	3710      	adds	r7, #16
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <OD_get_u16>:
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b086      	sub	sp, #24
 8002968:	af02      	add	r7, sp, #8
 800296a:	60f8      	str	r0, [r7, #12]
 800296c:	607a      	str	r2, [r7, #4]
 800296e:	603b      	str	r3, [r7, #0]
 8002970:	460b      	mov	r3, r1
 8002972:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8002974:	7af9      	ldrb	r1, [r7, #11]
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	9300      	str	r3, [sp, #0]
 800297a:	2302      	movs	r3, #2
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	68f8      	ldr	r0, [r7, #12]
 8002980:	f7ff fed2 	bl	8002728 <OD_get_value>
 8002984:	4603      	mov	r3, r0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3710      	adds	r7, #16
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}

0800298e <OD_get_u32>:
{
 800298e:	b580      	push	{r7, lr}
 8002990:	b086      	sub	sp, #24
 8002992:	af02      	add	r7, sp, #8
 8002994:	60f8      	str	r0, [r7, #12]
 8002996:	607a      	str	r2, [r7, #4]
 8002998:	603b      	str	r3, [r7, #0]
 800299a:	460b      	mov	r3, r1
 800299c:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 800299e:	7af9      	ldrb	r1, [r7, #11]
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	9300      	str	r3, [sp, #0]
 80029a4:	2304      	movs	r3, #4
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	68f8      	ldr	r0, [r7, #12]
 80029aa:	f7ff febd 	bl	8002728 <OD_get_value>
 80029ae:	4603      	mov	r3, r0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <OD_write_dummy>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_dummy(OD_stream_t *stream, const void *buf,
                            OD_size_t count, OD_size_t *countWritten)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b085      	sub	sp, #20
 80029bc:	af00      	add	r7, sp, #0
 80029be:	60f8      	str	r0, [r7, #12]
 80029c0:	60b9      	str	r1, [r7, #8]
 80029c2:	607a      	str	r2, [r7, #4]
 80029c4:	603b      	str	r3, [r7, #0]
    (void) stream; (void) buf;
    if (countWritten != NULL) *countWritten = count;
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d002      	beq.n	80029d2 <OD_write_dummy+0x1a>
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 80029d2:	2300      	movs	r3, #0
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3714      	adds	r7, #20
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr

080029e0 <OD_read_dummy>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_read_dummy(OD_stream_t *stream, void *buf,
                           OD_size_t count, OD_size_t *countRead)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
 80029ec:	603b      	str	r3, [r7, #0]
    if (buf == NULL || stream == NULL || countRead == NULL) {
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d005      	beq.n	8002a00 <OD_read_dummy+0x20>
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d002      	beq.n	8002a00 <OD_read_dummy+0x20>
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d101      	bne.n	8002a04 <OD_read_dummy+0x24>
        return ODR_DEV_INCOMPAT;
 8002a00:	2309      	movs	r3, #9
 8002a02:	e010      	b.n	8002a26 <OD_read_dummy+0x46>
    }

    if (count > stream->dataLength) {
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d902      	bls.n	8002a14 <OD_read_dummy+0x34>
        count = stream->dataLength;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	607b      	str	r3, [r7, #4]
    }

    memset(buf, 0, count);
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	2100      	movs	r1, #0
 8002a18:	68b8      	ldr	r0, [r7, #8]
 8002a1a:	f00f fc9f 	bl	801235c <memset>

    *countRead = count;
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3710      	adds	r7, #16
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
	...

08002a30 <PDOconfigMap>:
static ODR_t PDOconfigMap(CO_PDO_common_t *PDO,
                          uint32_t map,
                          uint8_t mapIndex,
                          bool_t isRPDO,
                          OD_t *OD)
{
 8002a30:	b5b0      	push	{r4, r5, r7, lr}
 8002a32:	b092      	sub	sp, #72	@ 0x48
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	603b      	str	r3, [r7, #0]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	71fb      	strb	r3, [r7, #7]
    uint16_t index = (uint16_t) (map >> 16);
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	0c1b      	lsrs	r3, r3, #16
 8002a44:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    uint8_t subIndex = (uint8_t) (map >> 8);
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	0a1b      	lsrs	r3, r3, #8
 8002a4c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    uint8_t mappedLengthBits = (uint8_t) map;
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    uint8_t mappedLength = mappedLengthBits >> 3;
 8002a56:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002a5a:	08db      	lsrs	r3, r3, #3
 8002a5c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    OD_IO_t *OD_IO = &PDO->OD_IO[mapIndex];
 8002a60:	79fa      	ldrb	r2, [r7, #7]
 8002a62:	4613      	mov	r3, r2
 8002a64:	00db      	lsls	r3, r3, #3
 8002a66:	1a9b      	subs	r3, r3, r2
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	3310      	adds	r3, #16
 8002a6c:	68fa      	ldr	r2, [r7, #12]
 8002a6e:	4413      	add	r3, r2
 8002a70:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* total PDO length can not be more than CO_PDO_MAX_SIZE bytes */
    if (mappedLength > CO_PDO_MAX_SIZE) {
 8002a72:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002a76:	2b08      	cmp	r3, #8
 8002a78:	d901      	bls.n	8002a7e <PDOconfigMap+0x4e>
        return ODR_MAP_LEN; /* PDO length exceeded */
 8002a7a:	2307      	movs	r3, #7
 8002a7c:	e090      	b.n	8002ba0 <PDOconfigMap+0x170>
    }

    /* is there a reference to the dummy entry */
    if (index < 0x20 && subIndex == 0) {
 8002a7e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002a82:	2b1f      	cmp	r3, #31
 8002a84:	d81a      	bhi.n	8002abc <PDOconfigMap+0x8c>
 8002a86:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d116      	bne.n	8002abc <PDOconfigMap+0x8c>
        OD_stream_t *stream = &OD_IO->stream;
 8002a8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a90:	63bb      	str	r3, [r7, #56]	@ 0x38
        memset(stream, 0, sizeof(OD_stream_t));
 8002a92:	2214      	movs	r2, #20
 8002a94:	2100      	movs	r1, #0
 8002a96:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002a98:	f00f fc60 	bl	801235c <memset>
        stream->dataLength = stream->dataOffset = mappedLength;
 8002a9c:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8002aa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002aa2:	60da      	str	r2, [r3, #12]
 8002aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002aa6:	68da      	ldr	r2, [r3, #12]
 8002aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002aaa:	609a      	str	r2, [r3, #8]
        OD_IO->read = OD_read_dummy;
 8002aac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002aae:	4a3e      	ldr	r2, [pc, #248]	@ (8002ba8 <PDOconfigMap+0x178>)
 8002ab0:	615a      	str	r2, [r3, #20]
        OD_IO->write = OD_write_dummy;
 8002ab2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ab4:	4a3d      	ldr	r2, [pc, #244]	@ (8002bac <PDOconfigMap+0x17c>)
 8002ab6:	619a      	str	r2, [r3, #24]
        return ODR_OK;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	e071      	b.n	8002ba0 <PDOconfigMap+0x170>
    }

    /* find entry in the Object Dictionary */
    OD_IO_t OD_IOcopy;
    OD_entry_t *entry = OD_find(OD, index);
 8002abc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8002ac4:	f7ff fcc4 	bl	8002450 <OD_find>
 8002ac8:	6378      	str	r0, [r7, #52]	@ 0x34
    ODR_t odRet = OD_getSub(entry, subIndex, &OD_IOcopy, false);
 8002aca:	f107 0214 	add.w	r2, r7, #20
 8002ace:	f897 1045 	ldrb.w	r1, [r7, #69]	@ 0x45
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002ad6:	f7ff fd17 	bl	8002508 <OD_getSub>
 8002ada:	4603      	mov	r3, r0
 8002adc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (odRet != ODR_OK) {
 8002ae0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d002      	beq.n	8002aee <PDOconfigMap+0xbe>
        return odRet;
 8002ae8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002aec:	e058      	b.n	8002ba0 <PDOconfigMap+0x170>
    }

    /* verify access attributes, byte alignment and length */
    OD_attr_t testAttribute = isRPDO ? ODA_RPDO : ODA_TPDO;
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <PDOconfigMap+0xc8>
 8002af4:	2308      	movs	r3, #8
 8002af6:	e000      	b.n	8002afa <PDOconfigMap+0xca>
 8002af8:	2304      	movs	r3, #4
 8002afa:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    if ((OD_IOcopy.stream.attribute & testAttribute) == 0
 8002afe:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8002b02:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8002b06:	4013      	ands	r3, r2
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00a      	beq.n	8002b24 <PDOconfigMap+0xf4>
        || (mappedLengthBits & 0x07) != 0
 8002b0e:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002b12:	f003 0307 	and.w	r3, r3, #7
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d104      	bne.n	8002b24 <PDOconfigMap+0xf4>
        || OD_IOcopy.stream.dataLength < mappedLength
 8002b1a:	69fa      	ldr	r2, [r7, #28]
 8002b1c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d201      	bcs.n	8002b28 <PDOconfigMap+0xf8>
    ) {
        return ODR_NO_MAP; /* Object cannot be mapped to the PDO. */
 8002b24:	2306      	movs	r3, #6
 8002b26:	e03b      	b.n	8002ba0 <PDOconfigMap+0x170>
    }

    /* Copy values and store mappedLength temporary. */
    *OD_IO = OD_IOcopy;
 8002b28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b2a:	461d      	mov	r5, r3
 8002b2c:	f107 0414 	add.w	r4, r7, #20
 8002b30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b34:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002b38:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    OD_IO->stream.dataOffset = mappedLength;
 8002b3c:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8002b40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b42:	60da      	str	r2, [r3, #12]

    /* get TPDO request flag byte from extension */
#if OD_FLAGS_PDO_SIZE > 0
    if (!isRPDO) {
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d129      	bne.n	8002b9e <PDOconfigMap+0x16e>
        if (subIndex < (OD_FLAGS_PDO_SIZE * 8) && entry->extension != NULL) {
 8002b4a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002b4e:	2b1f      	cmp	r3, #31
 8002b50:	d81f      	bhi.n	8002b92 <PDOconfigMap+0x162>
 8002b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d01b      	beq.n	8002b92 <PDOconfigMap+0x162>
            PDO->flagPDObyte[mapIndex] =
                    &entry->extension->flagsPDO[subIndex >> 3];
 8002b5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b5c:	6899      	ldr	r1, [r3, #8]
 8002b5e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002b62:	08db      	lsrs	r3, r3, #3
 8002b64:	b2db      	uxtb	r3, r3
            PDO->flagPDObyte[mapIndex] =
 8002b66:	79fa      	ldrb	r2, [r7, #7]
                    &entry->extension->flagsPDO[subIndex >> 3];
 8002b68:	3308      	adds	r3, #8
 8002b6a:	440b      	add	r3, r1
 8002b6c:	1d19      	adds	r1, r3, #4
            PDO->flagPDObyte[mapIndex] =
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	323c      	adds	r2, #60	@ 0x3c
 8002b72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            PDO->flagPDObitmask[mapIndex] = 1 << (subIndex & 0x07);
 8002b76:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002b7a:	f003 0307 	and.w	r3, r3, #7
 8002b7e:	2201      	movs	r2, #1
 8002b80:	409a      	lsls	r2, r3
 8002b82:	79fb      	ldrb	r3, [r7, #7]
 8002b84:	b2d1      	uxtb	r1, r2
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	4413      	add	r3, r2
 8002b8a:	460a      	mov	r2, r1
 8002b8c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
 8002b90:	e005      	b.n	8002b9e <PDOconfigMap+0x16e>
        }
        else {
            PDO->flagPDObyte[mapIndex] = NULL;
 8002b92:	79fa      	ldrb	r2, [r7, #7]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	323c      	adds	r2, #60	@ 0x3c
 8002b98:	2100      	movs	r1, #0
 8002b9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        }
    }
#endif

    return ODR_OK;
 8002b9e:	2300      	movs	r3, #0
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3748      	adds	r7, #72	@ 0x48
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bdb0      	pop	{r4, r5, r7, pc}
 8002ba8:	080029e1 	.word	0x080029e1
 8002bac:	080029b9 	.word	0x080029b9

08002bb0 <PDO_initMapping>:
                                        OD_t *OD,
                                        OD_entry_t *OD_PDOMapPar,
                                        bool_t isRPDO,
                                        uint32_t *errInfo,
                                        uint32_t *erroneousMap)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b08c      	sub	sp, #48	@ 0x30
 8002bb4:	af02      	add	r7, sp, #8
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
 8002bbc:	603b      	str	r3, [r7, #0]
    ODR_t odRet;
    size_t pdoDataLength = 0;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t mappedObjectsCount = 0;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	76fb      	strb	r3, [r7, #27]

    /* number of mapped application objects in PDO */
    odRet = OD_get_u8(OD_PDOMapPar, 0, &mappedObjectsCount, true);
 8002bc6:	f107 021b 	add.w	r2, r7, #27
 8002bca:	2301      	movs	r3, #1
 8002bcc:	2100      	movs	r1, #0
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f7ff feb3 	bl	800293a <OD_get_u8>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (odRet != ODR_OK) {
 8002bda:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d00c      	beq.n	8002bfc <PDO_initMapping+0x4c>
        if (errInfo != NULL) {
 8002be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d006      	beq.n	8002bf6 <PDO_initMapping+0x46>
            *errInfo = ((uint32_t)OD_getIndex(OD_PDOMapPar)) << 8;
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f7ff fe81 	bl	80028f0 <OD_getIndex>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	021a      	lsls	r2, r3, #8
 8002bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bf4:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8002bf6:	f06f 030b 	mvn.w	r3, #11
 8002bfa:	e082      	b.n	8002d02 <PDO_initMapping+0x152>
    }

    for (uint8_t i = 0; i < CO_PDO_MAX_MAPPED_ENTRIES; i++) {
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c02:	e05e      	b.n	8002cc2 <PDO_initMapping+0x112>
        OD_IO_t *OD_IO = &PDO->OD_IO[i];
 8002c04:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002c08:	4613      	mov	r3, r2
 8002c0a:	00db      	lsls	r3, r3, #3
 8002c0c:	1a9b      	subs	r3, r3, r2
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	3310      	adds	r3, #16
 8002c12:	68fa      	ldr	r2, [r7, #12]
 8002c14:	4413      	add	r3, r2
 8002c16:	61fb      	str	r3, [r7, #28]
        uint32_t map = 0;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	617b      	str	r3, [r7, #20]

        odRet = OD_get_u32(OD_PDOMapPar, i + 1, &map, true);
 8002c1c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002c20:	3301      	adds	r3, #1
 8002c22:	b2d9      	uxtb	r1, r3
 8002c24:	f107 0214 	add.w	r2, r7, #20
 8002c28:	2301      	movs	r3, #1
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	f7ff feaf 	bl	800298e <OD_get_u32>
 8002c30:	4603      	mov	r3, r0
 8002c32:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if (odRet == ODR_SUB_NOT_EXIST) {
 8002c36:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8002c3a:	2b0e      	cmp	r3, #14
 8002c3c:	d03b      	beq.n	8002cb6 <PDO_initMapping+0x106>
            continue;
        }
        if (odRet != ODR_OK) {
 8002c3e:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d00f      	beq.n	8002c66 <PDO_initMapping+0xb6>
            if (errInfo != NULL) {
 8002c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d009      	beq.n	8002c60 <PDO_initMapping+0xb0>
                *errInfo = (((uint32_t)OD_getIndex(OD_PDOMapPar))<<8) | i;
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f7ff fe4f 	bl	80028f0 <OD_getIndex>
 8002c52:	4603      	mov	r3, r0
 8002c54:	021a      	lsls	r2, r3, #8
 8002c56:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002c5a:	431a      	orrs	r2, r3
 8002c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c5e:	601a      	str	r2, [r3, #0]
            }
            return CO_ERROR_OD_PARAMETERS;
 8002c60:	f06f 030b 	mvn.w	r3, #11
 8002c64:	e04d      	b.n	8002d02 <PDO_initMapping+0x152>
        }

        odRet = PDOconfigMap(PDO, map, i, isRPDO, OD);
 8002c66:	6979      	ldr	r1, [r7, #20]
 8002c68:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	9300      	str	r3, [sp, #0]
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	68f8      	ldr	r0, [r7, #12]
 8002c74:	f7ff fedc 	bl	8002a30 <PDOconfigMap>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if (odRet != ODR_OK) {
 8002c7e:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00c      	beq.n	8002ca0 <PDO_initMapping+0xf0>
            /* indicate erroneous mapping in initialization phase */
            OD_IO->stream.dataLength = 0;
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	609a      	str	r2, [r3, #8]
            OD_IO->stream.dataOffset = 0xFF;
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	22ff      	movs	r2, #255	@ 0xff
 8002c90:	60da      	str	r2, [r3, #12]
            if (*erroneousMap == 0) *erroneousMap = map;
 8002c92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d102      	bne.n	8002ca0 <PDO_initMapping+0xf0>
 8002c9a:	697a      	ldr	r2, [r7, #20]
 8002c9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c9e:	601a      	str	r2, [r3, #0]
        }

        if (i < mappedObjectsCount) {
 8002ca0:	7efb      	ldrb	r3, [r7, #27]
 8002ca2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d206      	bcs.n	8002cb8 <PDO_initMapping+0x108>
            pdoDataLength += OD_IO->stream.dataOffset;
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cb0:	4413      	add	r3, r2
 8002cb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cb4:	e000      	b.n	8002cb8 <PDO_initMapping+0x108>
            continue;
 8002cb6:	bf00      	nop
    for (uint8_t i = 0; i < CO_PDO_MAX_MAPPED_ENTRIES; i++) {
 8002cb8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cc2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002cc6:	2b07      	cmp	r3, #7
 8002cc8:	d99c      	bls.n	8002c04 <PDO_initMapping+0x54>
        }
    }
    if (pdoDataLength > CO_PDO_MAX_SIZE
 8002cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ccc:	2b08      	cmp	r3, #8
 8002cce:	d805      	bhi.n	8002cdc <PDO_initMapping+0x12c>
        || (pdoDataLength == 0 && mappedObjectsCount > 0)
 8002cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d109      	bne.n	8002cea <PDO_initMapping+0x13a>
 8002cd6:	7efb      	ldrb	r3, [r7, #27]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d006      	beq.n	8002cea <PDO_initMapping+0x13a>
    ) {
        if (*erroneousMap == 0) *erroneousMap = 1;
 8002cdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d102      	bne.n	8002cea <PDO_initMapping+0x13a>
 8002ce4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	601a      	str	r2, [r3, #0]
    }

    if (*erroneousMap == 0) {
 8002cea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d106      	bne.n	8002d00 <PDO_initMapping+0x150>
        PDO->dataLength = (CO_PDO_size_t)pdoDataLength;
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf4:	b2da      	uxtb	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	731a      	strb	r2, [r3, #12]
        PDO->mappedObjectsCount = mappedObjectsCount;
 8002cfa:	7efa      	ldrb	r2, [r7, #27]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	735a      	strb	r2, [r3, #13]
    }

    return CO_ERROR_NO;
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3728      	adds	r7, #40	@ 0x28
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <OD_write_PDO_mapping>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_PDO_mapping(OD_stream_t *stream, const void *buf,
                                  OD_size_t count, OD_size_t *countWritten)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b08e      	sub	sp, #56	@ 0x38
 8002d0e:	af02      	add	r7, sp, #8
 8002d10:	60f8      	str	r0, [r7, #12]
 8002d12:	60b9      	str	r1, [r7, #8]
 8002d14:	607a      	str	r2, [r7, #4]
 8002d16:	603b      	str	r3, [r7, #0]
    /* "count" is already verified in *_init() function */
    if (stream == NULL || buf == NULL || countWritten == NULL
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d009      	beq.n	8002d32 <OD_write_PDO_mapping+0x28>
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d006      	beq.n	8002d32 <OD_write_PDO_mapping+0x28>
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d003      	beq.n	8002d32 <OD_write_PDO_mapping+0x28>
        || stream->subIndex > CO_PDO_MAX_MAPPED_ENTRIES
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	7c5b      	ldrb	r3, [r3, #17]
 8002d2e:	2b08      	cmp	r3, #8
 8002d30:	d901      	bls.n	8002d36 <OD_write_PDO_mapping+0x2c>
    ) {
        return ODR_DEV_INCOMPAT;
 8002d32:	2309      	movs	r3, #9
 8002d34:	e086      	b.n	8002e44 <OD_write_PDO_mapping+0x13a>
    }

    /* Only common part of the CO_RPDO_t or CO_TPDO_t will be used */
    CO_PDO_common_t *PDO = stream->object;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* PDO must be disabled before mapping configuration */
    if (PDO->valid || (PDO->mappedObjectsCount != 0 && stream->subIndex > 0)) {
 8002d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d107      	bne.n	8002d54 <OD_write_PDO_mapping+0x4a>
 8002d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d46:	7b5b      	ldrb	r3, [r3, #13]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d005      	beq.n	8002d58 <OD_write_PDO_mapping+0x4e>
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	7c5b      	ldrb	r3, [r3, #17]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d001      	beq.n	8002d58 <OD_write_PDO_mapping+0x4e>
        return ODR_UNSUPP_ACCESS;
 8002d54:	2302      	movs	r3, #2
 8002d56:	e075      	b.n	8002e44 <OD_write_PDO_mapping+0x13a>
    }

    if (stream->subIndex == 0) {
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	7c5b      	ldrb	r3, [r3, #17]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d14d      	bne.n	8002dfc <OD_write_PDO_mapping+0xf2>
        uint8_t mappedObjectsCount = CO_getUint8(buf);
 8002d60:	68b8      	ldr	r0, [r7, #8]
 8002d62:	f7ff fd8b 	bl	800287c <CO_getUint8>
 8002d66:	4603      	mov	r3, r0
 8002d68:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        size_t pdoDataLength = 0;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if (mappedObjectsCount > CO_PDO_MAX_MAPPED_ENTRIES) {
 8002d70:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002d74:	2b08      	cmp	r3, #8
 8002d76:	d901      	bls.n	8002d7c <OD_write_PDO_mapping+0x72>
            return ODR_MAP_LEN;
 8002d78:	2307      	movs	r3, #7
 8002d7a:	e063      	b.n	8002e44 <OD_write_PDO_mapping+0x13a>
        }

        /* validate enabled mapping parameters */
        for (uint8_t i = 0; i < mappedObjectsCount; i++) {
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d82:	e01e      	b.n	8002dc2 <OD_write_PDO_mapping+0xb8>
            OD_IO_t *OD_IO = &PDO->OD_IO[i];
 8002d84:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8002d88:	4613      	mov	r3, r2
 8002d8a:	00db      	lsls	r3, r3, #3
 8002d8c:	1a9b      	subs	r3, r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	3310      	adds	r3, #16
 8002d92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d94:	4413      	add	r3, r2
 8002d96:	61fb      	str	r3, [r7, #28]
            size_t dataLength = (size_t) OD_IO->stream.dataLength;
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	61bb      	str	r3, [r7, #24]
            size_t mappedLength = (size_t) OD_IO->stream.dataOffset;
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	617b      	str	r3, [r7, #20]

            if (mappedLength > dataLength) {
 8002da4:	697a      	ldr	r2, [r7, #20]
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d901      	bls.n	8002db0 <OD_write_PDO_mapping+0xa6>
                /* erroneous map since device initial values */
                return ODR_NO_MAP;
 8002dac:	2306      	movs	r3, #6
 8002dae:	e049      	b.n	8002e44 <OD_write_PDO_mapping+0x13a>
            }
            pdoDataLength += mappedLength;
 8002db0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	4413      	add	r3, r2
 8002db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        for (uint8_t i = 0; i < mappedObjectsCount; i++) {
 8002db8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dc2:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8002dc6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d3da      	bcc.n	8002d84 <OD_write_PDO_mapping+0x7a>
        }

        if (pdoDataLength > CO_PDO_MAX_SIZE) {
 8002dce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dd0:	2b08      	cmp	r3, #8
 8002dd2:	d901      	bls.n	8002dd8 <OD_write_PDO_mapping+0xce>
            return ODR_MAP_LEN;
 8002dd4:	2307      	movs	r3, #7
 8002dd6:	e035      	b.n	8002e44 <OD_write_PDO_mapping+0x13a>
        }
        if (pdoDataLength == 0 && mappedObjectsCount > 0) {
 8002dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d105      	bne.n	8002dea <OD_write_PDO_mapping+0xe0>
 8002dde:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d001      	beq.n	8002dea <OD_write_PDO_mapping+0xe0>
            return ODR_INVALID_VALUE;
 8002de6:	230f      	movs	r3, #15
 8002de8:	e02c      	b.n	8002e44 <OD_write_PDO_mapping+0x13a>
        }

        /* success, update PDO */
        PDO->dataLength = (CO_PDO_size_t)pdoDataLength;
 8002dea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dec:	b2da      	uxtb	r2, r3
 8002dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df0:	731a      	strb	r2, [r3, #12]
        PDO->mappedObjectsCount = mappedObjectsCount;
 8002df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df4:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8002df8:	735a      	strb	r2, [r3, #13]
 8002dfa:	e01c      	b.n	8002e36 <OD_write_PDO_mapping+0x12c>
    }
    else {
        ODR_t odRet = PDOconfigMap(PDO, CO_getUint32(buf), stream->subIndex-1,
 8002dfc:	68b8      	ldr	r0, [r7, #8]
 8002dfe:	f7ff fd5a 	bl	80028b6 <CO_getUint32>
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	7c5b      	ldrb	r3, [r3, #17]
 8002e06:	3b01      	subs	r3, #1
 8002e08:	b2da      	uxtb	r2, r3
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0c:	f8d3 1118 	ldr.w	r1, [r3, #280]	@ 0x118
 8002e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e12:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8002e16:	9300      	str	r3, [sp, #0]
 8002e18:	460b      	mov	r3, r1
 8002e1a:	4601      	mov	r1, r0
 8002e1c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002e1e:	f7ff fe07 	bl	8002a30 <PDOconfigMap>
 8002e22:	4603      	mov	r3, r0
 8002e24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                                   PDO->isRPDO, PDO->OD);
        if (odRet != ODR_OK) {
 8002e28:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d002      	beq.n	8002e36 <OD_write_PDO_mapping+0x12c>
            return odRet;
 8002e30:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8002e34:	e006      	b.n	8002e44 <OD_write_PDO_mapping+0x13a>
        }
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	68b9      	ldr	r1, [r7, #8]
 8002e3c:	68f8      	ldr	r0, [r7, #12]
 8002e3e:	f7ff fa8d 	bl	800235c <OD_writeOriginal>
 8002e42:	4603      	mov	r3, r0
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3730      	adds	r7, #48	@ 0x30
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <OD_read_PDO_commParam>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_read_PDO_commParam(OD_stream_t *stream, void *buf,
                                   OD_size_t count, OD_size_t *countRead)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b088      	sub	sp, #32
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	60b9      	str	r1, [r7, #8]
 8002e56:	607a      	str	r2, [r7, #4]
 8002e58:	603b      	str	r3, [r7, #0]
    ODR_t returnCode = OD_readOriginal(stream, buf, count, countRead);
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	68b9      	ldr	r1, [r7, #8]
 8002e60:	68f8      	ldr	r0, [r7, #12]
 8002e62:	f7ff fa23 	bl	80022ac <OD_readOriginal>
 8002e66:	4603      	mov	r3, r0
 8002e68:	76fb      	strb	r3, [r7, #27]

    /* When reading COB_ID, add Node-Id to the read value, if necessary */
    if (returnCode == ODR_OK && stream->subIndex == 1 && *countRead == 4) {
 8002e6a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d134      	bne.n	8002edc <OD_read_PDO_commParam+0x90>
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	7c5b      	ldrb	r3, [r3, #17]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d130      	bne.n	8002edc <OD_read_PDO_commParam+0x90>
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2b04      	cmp	r3, #4
 8002e80:	d12c      	bne.n	8002edc <OD_read_PDO_commParam+0x90>
        /* Only common part of the CO_RPDO_t or CO_TPDO_t will be used */
        CO_PDO_common_t *PDO = stream->object;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	617b      	str	r3, [r7, #20]
        uint32_t COB_ID = CO_getUint32(buf);
 8002e88:	68b8      	ldr	r0, [r7, #8]
 8002e8a:	f7ff fd14 	bl	80028b6 <CO_getUint32>
 8002e8e:	61f8      	str	r0, [r7, #28]
        uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	b29b      	uxth	r3, r3
 8002e94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e98:	827b      	strh	r3, [r7, #18]

        /* If default CAN-ID is stored in OD (without Node-ID), add Node-ID */
        if (CAN_ID != 0 && CAN_ID == (PDO->preDefinedCanId & 0xFF80)) {
 8002e9a:	8a7b      	ldrh	r3, [r7, #18]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d011      	beq.n	8002ec4 <OD_read_PDO_commParam+0x78>
 8002ea0:	8a7a      	ldrh	r2, [r7, #18]
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	f8b3 3122 	ldrh.w	r3, [r3, #290]	@ 0x122
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8002eae:	400b      	ands	r3, r1
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d107      	bne.n	8002ec4 <OD_read_PDO_commParam+0x78>
            COB_ID = (COB_ID & 0xFFFF0000) | PDO->preDefinedCanId;
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	0c1b      	lsrs	r3, r3, #16
 8002eb8:	041b      	lsls	r3, r3, #16
 8002eba:	697a      	ldr	r2, [r7, #20]
 8002ebc:	f8b2 2122 	ldrh.w	r2, [r2, #290]	@ 0x122
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	61fb      	str	r3, [r7, #28]
        }

        /* If PDO is not valid, set bit 31 */
        if (!PDO->valid) COB_ID |= 0x80000000;
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d103      	bne.n	8002ed4 <OD_read_PDO_commParam+0x88>
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002ed2:	61fb      	str	r3, [r7, #28]

        CO_setUint32(buf, COB_ID);
 8002ed4:	69f9      	ldr	r1, [r7, #28]
 8002ed6:	68b8      	ldr	r0, [r7, #8]
 8002ed8:	f7ff fcfb 	bl	80028d2 <CO_setUint32>
    }

    return returnCode;
 8002edc:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3720      	adds	r7, #32
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <CO_PDO_receive>:
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 * If new message arrives and previous message wasn't processed yet, then
 * previous message will be lost and overwritten by the new message.
 */
static void CO_PDO_receive(void *object, void *msg) {
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b088      	sub	sp, #32
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	6039      	str	r1, [r7, #0]
    CO_RPDO_t *RPDO = object;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	61bb      	str	r3, [r7, #24]
    CO_PDO_common_t *PDO = &RPDO->PDO_common;
 8002ef6:	69bb      	ldr	r3, [r7, #24]
 8002ef8:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	791b      	ldrb	r3, [r3, #4]
 8002efe:	74fb      	strb	r3, [r7, #19]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	3305      	adds	r3, #5
 8002f04:	60fb      	str	r3, [r7, #12]
    uint8_t err = RPDO->receiveError;
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 8002f0c:	77fb      	strb	r3, [r7, #31]

    if (PDO->valid) {
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d03e      	beq.n	8002f94 <CO_PDO_receive+0xac>
        if (DLC >= PDO->dataLength) {
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	7b1b      	ldrb	r3, [r3, #12]
 8002f1a:	7cfa      	ldrb	r2, [r7, #19]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d334      	bcc.n	8002f8a <CO_PDO_receive+0xa2>
            /* indicate errors in PDO length */
            if (DLC == PDO->dataLength) {
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	7b1b      	ldrb	r3, [r3, #12]
 8002f24:	7cfa      	ldrb	r2, [r7, #19]
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d105      	bne.n	8002f36 <CO_PDO_receive+0x4e>
                if (err == CO_RPDO_RX_ACK_ERROR) err = CO_RPDO_RX_OK;
 8002f2a:	7ffb      	ldrb	r3, [r7, #31]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d107      	bne.n	8002f40 <CO_PDO_receive+0x58>
 8002f30:	230b      	movs	r3, #11
 8002f32:	77fb      	strb	r3, [r7, #31]
 8002f34:	e004      	b.n	8002f40 <CO_PDO_receive+0x58>
            }
            else {
                if (err == CO_RPDO_RX_ACK_NO_ERROR) err = CO_RPDO_RX_LONG;
 8002f36:	7ffb      	ldrb	r3, [r7, #31]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d101      	bne.n	8002f40 <CO_PDO_receive+0x58>
 8002f3c:	230d      	movs	r3, #13
 8002f3e:	77fb      	strb	r3, [r7, #31]
            }

            /* Determine, to which of the two rx buffers copy the message. */
            uint8_t bufNo = 0;
 8002f40:	2300      	movs	r3, #0
 8002f42:	77bb      	strb	r3, [r7, #30]
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
            if (RPDO->synchronous && RPDO->SYNC != NULL
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00c      	beq.n	8002f68 <CO_PDO_receive+0x80>
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d007      	beq.n	8002f68 <CO_PDO_receive+0x80>
                && RPDO->SYNC->CANrxToggle
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <CO_PDO_receive+0x80>
            ) {
                bufNo = 1;
 8002f64:	2301      	movs	r3, #1
 8002f66:	77bb      	strb	r3, [r7, #30]
            }
#endif

            /* copy data into appropriate buffer and set 'new message' flag */
            memcpy(RPDO->CANrxData[bufNo], data,sizeof(RPDO->CANrxData[bufNo]));
 8002f68:	7fbb      	ldrb	r3, [r7, #30]
 8002f6a:	332a      	adds	r3, #42	@ 0x2a
 8002f6c:	00db      	lsls	r3, r3, #3
 8002f6e:	69ba      	ldr	r2, [r7, #24]
 8002f70:	4413      	add	r3, r2
 8002f72:	2208      	movs	r2, #8
 8002f74:	68f9      	ldr	r1, [r7, #12]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f00f fa7f 	bl	801247a <memcpy>
            CO_FLAG_SET(RPDO->CANrxNew[bufNo]);
 8002f7c:	7fba      	ldrb	r2, [r7, #30]
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	3252      	adds	r2, #82	@ 0x52
 8002f82:	2101      	movs	r1, #1
 8002f84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002f88:	e004      	b.n	8002f94 <CO_PDO_receive+0xac>
            if (RPDO->pFunctSignalPre != NULL) {
                RPDO->pFunctSignalPre(RPDO->functSignalObjectPre);
            }
#endif
        }
        else if (err == CO_RPDO_RX_ACK_NO_ERROR) {
 8002f8a:	7ffb      	ldrb	r3, [r7, #31]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d101      	bne.n	8002f94 <CO_PDO_receive+0xac>
            err = CO_RPDO_RX_SHORT;
 8002f90:	230c      	movs	r3, #12
 8002f92:	77fb      	strb	r3, [r7, #31]
        }
    }

    RPDO->receiveError = err;
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	7ffa      	ldrb	r2, [r7, #31]
 8002f98:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160
}
 8002f9c:	bf00      	nop
 8002f9e:	3720      	adds	r7, #32
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <OD_write_14xx>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_14xx(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b092      	sub	sp, #72	@ 0x48
 8002fa8:	af04      	add	r7, sp, #16
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	607a      	str	r2, [r7, #4]
 8002fb0:	603b      	str	r3, [r7, #0]
    /* "count" is also verified in *_init() function */
    if (stream == NULL || buf == NULL || countWritten == NULL || count > 4) {
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d008      	beq.n	8002fca <OD_write_14xx+0x26>
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d005      	beq.n	8002fca <OD_write_14xx+0x26>
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d002      	beq.n	8002fca <OD_write_14xx+0x26>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2b04      	cmp	r3, #4
 8002fc8:	d901      	bls.n	8002fce <OD_write_14xx+0x2a>
        return ODR_DEV_INCOMPAT;
 8002fca:	2309      	movs	r3, #9
 8002fcc:	e0ff      	b.n	80031ce <OD_write_14xx+0x22a>
    }

    CO_RPDO_t *RPDO = stream->object;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	633b      	str	r3, [r7, #48]	@ 0x30
    CO_PDO_common_t *PDO = &RPDO->PDO_common;
 8002fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint8_t bufCopy[4];
    memcpy(bufCopy, buf, count);
 8002fd8:	f107 0310 	add.w	r3, r7, #16
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	68b9      	ldr	r1, [r7, #8]
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f00f fa4a 	bl	801247a <memcpy>

    switch (stream->subIndex) {
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	7c5b      	ldrb	r3, [r3, #17]
 8002fea:	2b05      	cmp	r3, #5
 8002fec:	f000 80d4 	beq.w	8003198 <OD_write_14xx+0x1f4>
 8002ff0:	2b05      	cmp	r3, #5
 8002ff2:	f300 80e4 	bgt.w	80031be <OD_write_14xx+0x21a>
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d003      	beq.n	8003002 <OD_write_14xx+0x5e>
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	f000 80a5 	beq.w	800314a <OD_write_14xx+0x1a6>
 8003000:	e0dd      	b.n	80031be <OD_write_14xx+0x21a>
    case 1: { /* COB-ID used by PDO */
        uint32_t COB_ID = CO_getUint32(buf);
 8003002:	68b8      	ldr	r0, [r7, #8]
 8003004:	f7ff fc57 	bl	80028b6 <CO_getUint32>
 8003008:	61f8      	str	r0, [r7, #28]
        uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	b29b      	uxth	r3, r3
 800300e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003012:	86fb      	strh	r3, [r7, #54]	@ 0x36
        bool_t valid = (COB_ID & 0x80000000) == 0;
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	43db      	mvns	r3, r3
 8003018:	0fdb      	lsrs	r3, r3, #31
 800301a:	b2db      	uxtb	r3, r3
 800301c:	61bb      	str	r3, [r7, #24]

        /* bits 11...29 must be zero, PDO must be disabled on change,
         * CAN_ID == 0 is not allowed, mapping must be configured before
         * enabling the PDO */
        if ((COB_ID & 0x3FFFF800) != 0
 800301e:	69fa      	ldr	r2, [r7, #28]
 8003020:	4b6d      	ldr	r3, [pc, #436]	@ (80031d8 <OD_write_14xx+0x234>)
 8003022:	4013      	ands	r3, r2
 8003024:	2b00      	cmp	r3, #0
 8003026:	d13d      	bne.n	80030a4 <OD_write_14xx+0x100>
            || (valid && PDO->valid && CAN_ID != PDO->configuredCanId)
 8003028:	69bb      	ldr	r3, [r7, #24]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d009      	beq.n	8003042 <OD_write_14xx+0x9e>
 800302e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d005      	beq.n	8003042 <OD_write_14xx+0x9e>
 8003036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003038:	f8b3 3124 	ldrh.w	r3, [r3, #292]	@ 0x124
 800303c:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800303e:	429a      	cmp	r2, r3
 8003040:	d130      	bne.n	80030a4 <OD_write_14xx+0x100>
            || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID))
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d026      	beq.n	8003096 <OD_write_14xx+0xf2>
 8003048:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800304a:	2b7f      	cmp	r3, #127	@ 0x7f
 800304c:	d92a      	bls.n	80030a4 <OD_write_14xx+0x100>
 800304e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003050:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003054:	d903      	bls.n	800305e <OD_write_14xx+0xba>
 8003056:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003058:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 800305c:	d922      	bls.n	80030a4 <OD_write_14xx+0x100>
 800305e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003060:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 8003064:	d903      	bls.n	800306e <OD_write_14xx+0xca>
 8003066:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003068:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800306c:	d31a      	bcc.n	80030a4 <OD_write_14xx+0x100>
 800306e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003070:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003074:	d903      	bls.n	800307e <OD_write_14xx+0xda>
 8003076:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003078:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 800307c:	d312      	bcc.n	80030a4 <OD_write_14xx+0x100>
 800307e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003080:	f5b3 6fdc 	cmp.w	r3, #1760	@ 0x6e0
 8003084:	d303      	bcc.n	800308e <OD_write_14xx+0xea>
 8003086:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003088:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800308c:	d30a      	bcc.n	80030a4 <OD_write_14xx+0x100>
 800308e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003090:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003094:	d806      	bhi.n	80030a4 <OD_write_14xx+0x100>
            || (valid && PDO->mappedObjectsCount == 0)
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d005      	beq.n	80030a8 <OD_write_14xx+0x104>
 800309c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800309e:	7b5b      	ldrb	r3, [r3, #13]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d101      	bne.n	80030a8 <OD_write_14xx+0x104>
        ) {
            return ODR_INVALID_VALUE;
 80030a4:	230f      	movs	r3, #15
 80030a6:	e092      	b.n	80031ce <OD_write_14xx+0x22a>
        }

        /* parameter changed? */
        if (valid != PDO->valid || CAN_ID != PDO->configuredCanId) {
 80030a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d105      	bne.n	80030be <OD_write_14xx+0x11a>
 80030b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030b4:	f8b3 3124 	ldrh.w	r3, [r3, #292]	@ 0x124
 80030b8:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d07e      	beq.n	80031bc <OD_write_14xx+0x218>
            /* if default CAN-ID is written, store to OD without Node-ID */
            if (CAN_ID == PDO->preDefinedCanId) {
 80030be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030c0:	f8b3 3122 	ldrh.w	r3, [r3, #290]	@ 0x122
 80030c4:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d108      	bne.n	80030dc <OD_write_14xx+0x138>
                CO_setUint32(bufCopy, COB_ID & 0xFFFFFF80);
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 80030d0:	f107 0310 	add.w	r3, r7, #16
 80030d4:	4611      	mov	r1, r2
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7ff fbfb 	bl	80028d2 <CO_setUint32>
            }
            if (!valid) {
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d101      	bne.n	80030e6 <OD_write_14xx+0x142>
                CAN_ID = 0;
 80030e2:	2300      	movs	r3, #0
 80030e4:	86fb      	strh	r3, [r7, #54]	@ 0x36
            }

            CO_ReturnError_t ret = CO_CANrxBufferInit(
 80030e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030e8:	6858      	ldr	r0, [r3, #4]
 80030ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ec:	f8b3 1120 	ldrh.w	r1, [r3, #288]	@ 0x120
 80030f0:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80030f2:	4b3a      	ldr	r3, [pc, #232]	@ (80031dc <OD_write_14xx+0x238>)
 80030f4:	9302      	str	r3, [sp, #8]
 80030f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030f8:	9301      	str	r3, [sp, #4]
 80030fa:	2300      	movs	r3, #0
 80030fc:	9300      	str	r3, [sp, #0]
 80030fe:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8003102:	f004 fe21 	bl	8007d48 <CO_CANrxBufferInit>
 8003106:	4603      	mov	r3, r0
 8003108:	75fb      	strb	r3, [r7, #23]
                    0x7FF,              /* mask */
                    0,                  /* rtr */
                    (void*)RPDO,        /* object passed to receive function */
                    CO_PDO_receive);    /* this function will process rx msg */

            if (valid && ret == CO_ERROR_NO) {
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d00b      	beq.n	8003128 <OD_write_14xx+0x184>
 8003110:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d107      	bne.n	8003128 <OD_write_14xx+0x184>
                PDO->valid = true;
 8003118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800311a:	2201      	movs	r2, #1
 800311c:	609a      	str	r2, [r3, #8]
                PDO->configuredCanId = CAN_ID;
 800311e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003120:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8003122:	f8a3 2124 	strh.w	r2, [r3, #292]	@ 0x124
                if (ret != CO_ERROR_NO) {
                    return ODR_DEV_INCOMPAT;
                }
            }
        }
        break;
 8003126:	e049      	b.n	80031bc <OD_write_14xx+0x218>
                PDO->valid = false;
 8003128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800312a:	2200      	movs	r2, #0
 800312c:	609a      	str	r2, [r3, #8]
                CO_FLAG_CLEAR(RPDO->CANrxNew[0]);
 800312e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003130:	2200      	movs	r2, #0
 8003132:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
                CO_FLAG_CLEAR(RPDO->CANrxNew[1]);
 8003136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003138:	2200      	movs	r2, #0
 800313a:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
                if (ret != CO_ERROR_NO) {
 800313e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d03a      	beq.n	80031bc <OD_write_14xx+0x218>
                    return ODR_DEV_INCOMPAT;
 8003146:	2309      	movs	r3, #9
 8003148:	e041      	b.n	80031ce <OD_write_14xx+0x22a>
    }

    case 2: { /* transmission type */
        uint8_t transmissionType = CO_getUint8(buf);
 800314a:	68b8      	ldr	r0, [r7, #8]
 800314c:	f7ff fb96 	bl	800287c <CO_getUint8>
 8003150:	4603      	mov	r3, r0
 8003152:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        if (transmissionType > CO_PDO_TRANSM_TYPE_SYNC_240
 8003156:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800315a:	2bf0      	cmp	r3, #240	@ 0xf0
 800315c:	d905      	bls.n	800316a <OD_write_14xx+0x1c6>
            && transmissionType < CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO
 800315e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003162:	2bfd      	cmp	r3, #253	@ 0xfd
 8003164:	d801      	bhi.n	800316a <OD_write_14xx+0x1c6>
        ) {
            return ODR_INVALID_VALUE;
 8003166:	230f      	movs	r3, #15
 8003168:	e031      	b.n	80031ce <OD_write_14xx+0x22a>
        }

        bool_t synchronous = transmissionType <= CO_PDO_TRANSM_TYPE_SYNC_240;
 800316a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800316e:	2bf0      	cmp	r3, #240	@ 0xf0
 8003170:	bf94      	ite	ls
 8003172:	2301      	movls	r3, #1
 8003174:	2300      	movhi	r3, #0
 8003176:	b2db      	uxtb	r3, r3
 8003178:	623b      	str	r3, [r7, #32]
        /* Remove old message from the second buffer. */
        if (RPDO->synchronous != synchronous) {
 800317a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800317c:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 8003180:	6a3a      	ldr	r2, [r7, #32]
 8003182:	429a      	cmp	r2, r3
 8003184:	d003      	beq.n	800318e <OD_write_14xx+0x1ea>
            CO_FLAG_CLEAR(RPDO->CANrxNew[1]);
 8003186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003188:	2200      	movs	r2, #0
 800318a:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
        }

        RPDO->synchronous = synchronous;
 800318e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003190:	6a3a      	ldr	r2, [r7, #32]
 8003192:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
#else
        if (transmissionType < CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
            return ODR_INVALID_VALUE;
        }
#endif
        break;
 8003196:	e012      	b.n	80031be <OD_write_14xx+0x21a>
    }

#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE
    case 5: { /* event-timer */
        uint32_t eventTime = CO_getUint16(buf);
 8003198:	68b8      	ldr	r0, [r7, #8]
 800319a:	f7ff fb7d 	bl	8002898 <CO_getUint16>
 800319e:	4603      	mov	r3, r0
 80031a0:	62bb      	str	r3, [r7, #40]	@ 0x28
        RPDO->timeoutTime_us = eventTime * 1000;
 80031a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031a4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80031a8:	fb03 f202 	mul.w	r2, r3, r2
 80031ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ae:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
        RPDO->timeoutTimer = 0;
 80031b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031b4:	2200      	movs	r2, #0
 80031b6:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
        break;
 80031ba:	e000      	b.n	80031be <OD_write_14xx+0x21a>
        break;
 80031bc:	bf00      	nop
    }
#endif
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, bufCopy, count, countWritten);
 80031be:	f107 0110 	add.w	r1, r7, #16
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	68f8      	ldr	r0, [r7, #12]
 80031c8:	f7ff f8c8 	bl	800235c <OD_writeOriginal>
 80031cc:	4603      	mov	r3, r0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3738      	adds	r7, #56	@ 0x38
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	3ffff800 	.word	0x3ffff800
 80031dc:	08002ee9 	.word	0x08002ee9

080031e0 <CO_RPDO_init>:
                              OD_entry_t *OD_14xx_RPDOCommPar,
                              OD_entry_t *OD_16xx_RPDOMapPar,
                              CO_CANmodule_t *CANdevRx,
                              uint16_t CANdevRxIdx,
                              uint32_t *errInfo)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b090      	sub	sp, #64	@ 0x40
 80031e4:	af04      	add	r7, sp, #16
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
 80031ec:	603b      	str	r3, [r7, #0]
    CO_PDO_common_t *PDO = &RPDO->PDO_common;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	627b      	str	r3, [r7, #36]	@ 0x24
    CO_ReturnError_t ret;
    ODR_t odRet;

    /* verify arguments */
    if (RPDO == NULL || OD == NULL || em == NULL || OD_14xx_RPDOCommPar == NULL
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d00e      	beq.n	8003216 <CO_RPDO_init+0x36>
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d00b      	beq.n	8003216 <CO_RPDO_init+0x36>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d008      	beq.n	8003216 <CO_RPDO_init+0x36>
 8003204:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003206:	2b00      	cmp	r3, #0
 8003208:	d005      	beq.n	8003216 <CO_RPDO_init+0x36>
        || OD_16xx_RPDOMapPar == NULL || CANdevRx == NULL
 800320a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800320c:	2b00      	cmp	r3, #0
 800320e:	d002      	beq.n	8003216 <CO_RPDO_init+0x36>
 8003210:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003212:	2b00      	cmp	r3, #0
 8003214:	d102      	bne.n	800321c <CO_RPDO_init+0x3c>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8003216:	f04f 33ff 	mov.w	r3, #4294967295
 800321a:	e118      	b.n	800344e <CO_RPDO_init+0x26e>
    }

    /* clear object */
    memset(RPDO, 0, sizeof(CO_RPDO_t));
 800321c:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 8003220:	2100      	movs	r1, #0
 8003222:	68f8      	ldr	r0, [r7, #12]
 8003224:	f00f f89a 	bl	801235c <memset>

    /* Configure object variables */
    PDO->em = em;
 8003228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	601a      	str	r2, [r3, #0]
    PDO->CANdev = CANdevRx;
 800322e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003230:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003232:	605a      	str	r2, [r3, #4]

    /* Configure mapping parameters */
    uint32_t erroneousMap = 0;
 8003234:	2300      	movs	r3, #0
 8003236:	61fb      	str	r3, [r7, #28]
    ret = PDO_initMapping(PDO,
 8003238:	f107 031c 	add.w	r3, r7, #28
 800323c:	9301      	str	r3, [sp, #4]
 800323e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003240:	9300      	str	r3, [sp, #0]
 8003242:	2301      	movs	r3, #1
 8003244:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003246:	68b9      	ldr	r1, [r7, #8]
 8003248:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800324a:	f7ff fcb1 	bl	8002bb0 <PDO_initMapping>
 800324e:	4603      	mov	r3, r0
 8003250:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                          OD,
                          OD_16xx_RPDOMapPar,
                          true,
                          errInfo,
                          &erroneousMap);
    if (ret != CO_ERROR_NO) {
 8003254:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8003258:	2b00      	cmp	r3, #0
 800325a:	d002      	beq.n	8003262 <CO_RPDO_init+0x82>
        return ret;
 800325c:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8003260:	e0f5      	b.n	800344e <CO_RPDO_init+0x26e>
    }


    /* Configure communication parameter - COB-ID */
    uint32_t COB_ID = 0;
 8003262:	2300      	movs	r3, #0
 8003264:	61bb      	str	r3, [r7, #24]
    odRet = OD_get_u32(OD_14xx_RPDOCommPar, 1, &COB_ID, true);
 8003266:	f107 0218 	add.w	r2, r7, #24
 800326a:	2301      	movs	r3, #1
 800326c:	2101      	movs	r1, #1
 800326e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003270:	f7ff fb8d 	bl	800298e <OD_get_u32>
 8003274:	4603      	mov	r3, r0
 8003276:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (odRet != ODR_OK) {
 800327a:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00e      	beq.n	80032a0 <CO_RPDO_init+0xc0>
        if (errInfo != NULL) {
 8003282:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003284:	2b00      	cmp	r3, #0
 8003286:	d008      	beq.n	800329a <CO_RPDO_init+0xba>
            *errInfo = (((uint32_t)OD_getIndex(OD_14xx_RPDOCommPar)) << 8) | 1;
 8003288:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800328a:	f7ff fb31 	bl	80028f0 <OD_getIndex>
 800328e:	4603      	mov	r3, r0
 8003290:	021b      	lsls	r3, r3, #8
 8003292:	f043 0201 	orr.w	r2, r3, #1
 8003296:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003298:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 800329a:	f06f 030b 	mvn.w	r3, #11
 800329e:	e0d6      	b.n	800344e <CO_RPDO_init+0x26e>
    }

    bool_t valid = (COB_ID & 0x80000000) == 0;
 80032a0:	69bb      	ldr	r3, [r7, #24]
 80032a2:	43db      	mvns	r3, r3
 80032a4:	0fdb      	lsrs	r3, r3, #31
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80032b2:	857b      	strh	r3, [r7, #42]	@ 0x2a
    if (valid && (PDO->mappedObjectsCount == 0 || CAN_ID == 0)) {
 80032b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00d      	beq.n	80032d6 <CO_RPDO_init+0xf6>
 80032ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032bc:	7b5b      	ldrb	r3, [r3, #13]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d002      	beq.n	80032c8 <CO_RPDO_init+0xe8>
 80032c2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d106      	bne.n	80032d6 <CO_RPDO_init+0xf6>
        valid = false;
 80032c8:	2300      	movs	r3, #0
 80032ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (erroneousMap == 0) erroneousMap = 1;
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d101      	bne.n	80032d6 <CO_RPDO_init+0xf6>
 80032d2:	2301      	movs	r3, #1
 80032d4:	61fb      	str	r3, [r7, #28]
    }

    if (erroneousMap != 0) {
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d00e      	beq.n	80032fa <CO_RPDO_init+0x11a>
        CO_errorReport(PDO->em,
 80032dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032de:	6818      	ldr	r0, [r3, #0]
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d001      	beq.n	80032ea <CO_RPDO_init+0x10a>
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	e000      	b.n	80032ec <CO_RPDO_init+0x10c>
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	9300      	str	r3, [sp, #0]
 80032ee:	f44f 4302 	mov.w	r3, #33280	@ 0x8200
 80032f2:	221a      	movs	r2, #26
 80032f4:	2101      	movs	r1, #1
 80032f6:	f7fe f9c7 	bl	8001688 <CO_error>
                       CO_EM_PDO_WRONG_MAPPING, CO_EMC_PROTOCOL_ERROR,
                       erroneousMap != 1 ? erroneousMap : COB_ID);
    }
    if (!valid) {
 80032fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d101      	bne.n	8003304 <CO_RPDO_init+0x124>
        CAN_ID = 0;
 8003300:	2300      	movs	r3, #0
 8003302:	857b      	strh	r3, [r7, #42]	@ 0x2a
    }

    /* If default CAN-ID is stored in OD (without Node-ID), add Node-ID */
    if (CAN_ID != 0 && CAN_ID == (preDefinedCanId & 0xFF80)) {
 8003304:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003306:	2b00      	cmp	r3, #0
 8003308:	d008      	beq.n	800331c <CO_RPDO_init+0x13c>
 800330a:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800330c:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 800330e:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8003312:	400b      	ands	r3, r1
 8003314:	429a      	cmp	r2, r3
 8003316:	d101      	bne.n	800331c <CO_RPDO_init+0x13c>
        CAN_ID = preDefinedCanId;
 8003318:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800331a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    }

    ret = CO_CANrxBufferInit(
 800331c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800331e:	f8b7 1048 	ldrh.w	r1, [r7, #72]	@ 0x48
 8003322:	4b4d      	ldr	r3, [pc, #308]	@ (8003458 <CO_RPDO_init+0x278>)
 8003324:	9302      	str	r3, [sp, #8]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	9301      	str	r3, [sp, #4]
 800332a:	2300      	movs	r3, #0
 800332c:	9300      	str	r3, [sp, #0]
 800332e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8003332:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003334:	f004 fd08 	bl	8007d48 <CO_CANrxBufferInit>
 8003338:	4603      	mov	r3, r0
 800333a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            CAN_ID,             /* CAN identifier */
            0x7FF,              /* mask */
            0,                  /* rtr */
            (void*)RPDO,        /* object passed to receive function */
            CO_PDO_receive);    /* this function will process received message*/
    if (ret != CO_ERROR_NO) {
 800333e:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8003342:	2b00      	cmp	r3, #0
 8003344:	d002      	beq.n	800334c <CO_RPDO_init+0x16c>
        return ret;
 8003346:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 800334a:	e080      	b.n	800344e <CO_RPDO_init+0x26e>
    }

    PDO->valid = valid;
 800334c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003350:	609a      	str	r2, [r3, #8]


    /* Configure communication parameter - transmission type */
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
    uint8_t transmissionType = CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO;
 8003352:	23fe      	movs	r3, #254	@ 0xfe
 8003354:	75fb      	strb	r3, [r7, #23]
    odRet = OD_get_u8(OD_14xx_RPDOCommPar, 2, &transmissionType, true);
 8003356:	f107 0217 	add.w	r2, r7, #23
 800335a:	2301      	movs	r3, #1
 800335c:	2102      	movs	r1, #2
 800335e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003360:	f7ff faeb 	bl	800293a <OD_get_u8>
 8003364:	4603      	mov	r3, r0
 8003366:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (odRet != ODR_OK) {
 800336a:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 800336e:	2b00      	cmp	r3, #0
 8003370:	d00e      	beq.n	8003390 <CO_RPDO_init+0x1b0>
        if (errInfo != NULL) {
 8003372:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003374:	2b00      	cmp	r3, #0
 8003376:	d008      	beq.n	800338a <CO_RPDO_init+0x1aa>
            *errInfo = (((uint32_t)OD_getIndex(OD_14xx_RPDOCommPar)) << 8) | 2;
 8003378:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800337a:	f7ff fab9 	bl	80028f0 <OD_getIndex>
 800337e:	4603      	mov	r3, r0
 8003380:	021b      	lsls	r3, r3, #8
 8003382:	f043 0202 	orr.w	r2, r3, #2
 8003386:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003388:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 800338a:	f06f 030b 	mvn.w	r3, #11
 800338e:	e05e      	b.n	800344e <CO_RPDO_init+0x26e>
    }

    RPDO->SYNC = SYNC;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	683a      	ldr	r2, [r7, #0]
 8003394:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
    RPDO->synchronous = transmissionType <= CO_PDO_TRANSM_TYPE_SYNC_240;
 8003398:	7dfb      	ldrb	r3, [r7, #23]
 800339a:	2bf0      	cmp	r3, #240	@ 0xf0
 800339c:	bf94      	ite	ls
 800339e:	2301      	movls	r3, #1
 80033a0:	2300      	movhi	r3, #0
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	461a      	mov	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
#endif


    /* Configure communication parameter - event-timer (optional) */
#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE
    uint16_t eventTime = 0;
 80033ac:	2300      	movs	r3, #0
 80033ae:	82bb      	strh	r3, [r7, #20]
    odRet = OD_get_u16(OD_14xx_RPDOCommPar, 5, &eventTime, true);
 80033b0:	f107 0214 	add.w	r2, r7, #20
 80033b4:	2301      	movs	r3, #1
 80033b6:	2105      	movs	r1, #5
 80033b8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80033ba:	f7ff fad3 	bl	8002964 <OD_get_u16>
 80033be:	4603      	mov	r3, r0
 80033c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    RPDO->timeoutTime_us = (uint32_t)eventTime * 1000;
 80033c4:	8abb      	ldrh	r3, [r7, #20]
 80033c6:	461a      	mov	r2, r3
 80033c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80033cc:	fb03 f202 	mul.w	r2, r3, r2
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
#endif


    /* Configure OD extensions */
#if (CO_CONFIG_PDO) & CO_CONFIG_FLAG_OD_DYNAMIC
    PDO->isRPDO = true;
 80033d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d8:	2201      	movs	r2, #1
 80033da:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
    PDO->OD = OD;
 80033de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e0:	68ba      	ldr	r2, [r7, #8]
 80033e2:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
    PDO->CANdevIdx = CANdevRxIdx;
 80033e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e8:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 80033ec:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
    PDO->preDefinedCanId = preDefinedCanId;
 80033f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f2:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80033f4:	f8a3 2122 	strh.w	r2, [r3, #290]	@ 0x122
    PDO->configuredCanId = CAN_ID;
 80033f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fa:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80033fc:	f8a3 2124 	strh.w	r2, [r3, #292]	@ 0x124
    PDO->OD_communicationParam_ext.object = RPDO;
 8003400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003402:	68fa      	ldr	r2, [r7, #12]
 8003404:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
    PDO->OD_communicationParam_ext.read = OD_read_PDO_commParam;
 8003408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800340a:	4a14      	ldr	r2, [pc, #80]	@ (800345c <CO_RPDO_init+0x27c>)
 800340c:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    PDO->OD_communicationParam_ext.write = OD_write_14xx;
 8003410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003412:	4a13      	ldr	r2, [pc, #76]	@ (8003460 <CO_RPDO_init+0x280>)
 8003414:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
    PDO->OD_mappingParam_extension.object = RPDO;
 8003418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800341a:	68fa      	ldr	r2, [r7, #12]
 800341c:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    PDO->OD_mappingParam_extension.read = OD_readOriginal;
 8003420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003422:	4a10      	ldr	r2, [pc, #64]	@ (8003464 <CO_RPDO_init+0x284>)
 8003424:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    PDO->OD_mappingParam_extension.write = OD_write_PDO_mapping;
 8003428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800342a:	4a0f      	ldr	r2, [pc, #60]	@ (8003468 <CO_RPDO_init+0x288>)
 800342c:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    OD_extension_init(OD_14xx_RPDOCommPar, &PDO->OD_communicationParam_ext);
 8003430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003432:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003436:	4619      	mov	r1, r3
 8003438:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800343a:	f7ff fa6a 	bl	8002912 <OD_extension_init>
    OD_extension_init(OD_16xx_RPDOMapPar, &PDO->OD_mappingParam_extension);
 800343e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003440:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8003444:	4619      	mov	r1, r3
 8003446:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003448:	f7ff fa63 	bl	8002912 <OD_extension_init>
#endif

    return CO_ERROR_NO;
 800344c:	2300      	movs	r3, #0
}
 800344e:	4618      	mov	r0, r3
 8003450:	3730      	adds	r7, #48	@ 0x30
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	08002ee9 	.word	0x08002ee9
 800345c:	08002e4d 	.word	0x08002e4d
 8003460:	08002fa5 	.word	0x08002fa5
 8003464:	080022ad 	.word	0x080022ad
 8003468:	08002d0b 	.word	0x08002d0b

0800346c <CO_RPDO_process>:
                     uint32_t timeDifference_us,
                     uint32_t *timerNext_us,
#endif
                     bool_t NMTisOperational,
                     bool_t syncWas)
{
 800346c:	b590      	push	{r4, r7, lr}
 800346e:	b097      	sub	sp, #92	@ 0x5c
 8003470:	af02      	add	r7, sp, #8
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	607a      	str	r2, [r7, #4]
 8003478:	603b      	str	r3, [r7, #0]
    (void) syncWas;
    CO_PDO_common_t *PDO = &RPDO->PDO_common;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	637b      	str	r3, [r7, #52]	@ 0x34

    if (PDO->valid && NMTisOperational
 800347e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	2b00      	cmp	r3, #0
 8003484:	f000 810c 	beq.w	80036a0 <CO_RPDO_process+0x234>
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	2b00      	cmp	r3, #0
 800348c:	f000 8108 	beq.w	80036a0 <CO_RPDO_process+0x234>
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        && (syncWas || !RPDO->synchronous)
 8003490:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003492:	2b00      	cmp	r3, #0
 8003494:	d105      	bne.n	80034a2 <CO_RPDO_process+0x36>
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 800349c:	2b00      	cmp	r3, #0
 800349e:	f040 80ff 	bne.w	80036a0 <CO_RPDO_process+0x234>
#endif
    ) {
        /* Verify errors in length of received RPDO CAN message */
        if (RPDO->receiveError > CO_RPDO_RX_ACK) {
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 80034a8:	2b0a      	cmp	r3, #10
 80034aa:	d928      	bls.n	80034fe <CO_RPDO_process+0x92>
            bool_t setError = RPDO->receiveError != CO_RPDO_RX_OK;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 80034b2:	2b0b      	cmp	r3, #11
 80034b4:	bf14      	ite	ne
 80034b6:	2301      	movne	r3, #1
 80034b8:	2300      	moveq	r3, #0
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	633b      	str	r3, [r7, #48]	@ 0x30
            uint16_t code = RPDO->receiveError == CO_RPDO_RX_SHORT
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 80034c4:	2b0c      	cmp	r3, #12
 80034c6:	d102      	bne.n	80034ce <CO_RPDO_process+0x62>
 80034c8:	f248 2310 	movw	r3, #33296	@ 0x8210
 80034cc:	e001      	b.n	80034d2 <CO_RPDO_process+0x66>
 80034ce:	f248 2320 	movw	r3, #33312	@ 0x8220
 80034d2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                          ? CO_EMC_PDO_LENGTH : CO_EMC_PDO_LENGTH_EXC;
            CO_error(PDO->em, setError, CO_EM_RPDO_WRONG_LENGTH,
 80034d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034d6:	6818      	ldr	r0, [r3, #0]
                     code, PDO->dataLength);
 80034d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034da:	7b1b      	ldrb	r3, [r3, #12]
            CO_error(PDO->em, setError, CO_EM_RPDO_WRONG_LENGTH,
 80034dc:	461a      	mov	r2, r3
 80034de:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80034e0:	9200      	str	r2, [sp, #0]
 80034e2:	2204      	movs	r2, #4
 80034e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80034e6:	f7fe f8cf 	bl	8001688 <CO_error>
            RPDO->receiveError = setError
                              ? CO_RPDO_RX_ACK_ERROR : CO_RPDO_RX_ACK_NO_ERROR;
 80034ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	bf14      	ite	ne
 80034f0:	2301      	movne	r3, #1
 80034f2:	2300      	moveq	r3, #0
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	461a      	mov	r2, r3
            RPDO->receiveError = setError
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160
        }

        /* Determine, which of the two rx buffers contains relevant message. */
        uint8_t bufNo = 0;
 80034fe:	2300      	movs	r3, #0
 8003500:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        if (RPDO->synchronous && RPDO->SYNC != NULL && !RPDO->SYNC->CANrxToggle)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 800350a:	2b00      	cmp	r3, #0
 800350c:	d00d      	beq.n	800352a <CO_RPDO_process+0xbe>
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 8003514:	2b00      	cmp	r3, #0
 8003516:	d008      	beq.n	800352a <CO_RPDO_process+0xbe>
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d102      	bne.n	800352a <CO_RPDO_process+0xbe>
            bufNo = 1;
 8003524:	2301      	movs	r3, #1
 8003526:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
#endif

        /* copy RPDO into OD variables according to mappings */
        bool_t rpdoReceived = false;
 800352a:	2300      	movs	r3, #0
 800352c:	64bb      	str	r3, [r7, #72]	@ 0x48
        while (CO_FLAG_READ(RPDO->CANrxNew[bufNo])) {
 800352e:	e065      	b.n	80035fc <CO_RPDO_process+0x190>
            rpdoReceived = true;
 8003530:	2301      	movs	r3, #1
 8003532:	64bb      	str	r3, [r7, #72]	@ 0x48
            uint8_t *dataRPDO = RPDO->CANrxData[bufNo];
 8003534:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003538:	332a      	adds	r3, #42	@ 0x2a
 800353a:	00db      	lsls	r3, r3, #3
 800353c:	68fa      	ldr	r2, [r7, #12]
 800353e:	4413      	add	r3, r2
 8003540:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Clear the flag. If between the copy operation CANrxNew is set
             * by receive thread, then copy the latest data again. */
            CO_FLAG_CLEAR(RPDO->CANrxNew[bufNo]);
 8003542:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	3252      	adds	r2, #82	@ 0x52
 800354a:	2100      	movs	r1, #0
 800354c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_OD_IO_ACCESS
            for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8003550:	2300      	movs	r3, #0
 8003552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003556:	e04b      	b.n	80035f0 <CO_RPDO_process+0x184>
                OD_IO_t *OD_IO = &PDO->OD_IO[i];
 8003558:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800355c:	4613      	mov	r3, r2
 800355e:	00db      	lsls	r3, r3, #3
 8003560:	1a9b      	subs	r3, r3, r2
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	3310      	adds	r3, #16
 8003566:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003568:	4413      	add	r3, r2
 800356a:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* get mappedLength from temporary storage */
                OD_size_t *dataOffset = &OD_IO->stream.dataOffset;
 800356c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800356e:	330c      	adds	r3, #12
 8003570:	627b      	str	r3, [r7, #36]	@ 0x24
                uint8_t mappedLength = (uint8_t) (*dataOffset);
 8003572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

                /* length of OD variable may be larger than mappedLength */
                OD_size_t ODdataLength = OD_IO->stream.dataLength;
 800357a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	63fb      	str	r3, [r7, #60]	@ 0x3c
                if (ODdataLength > CO_PDO_MAX_SIZE)
 8003580:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003582:	2b08      	cmp	r3, #8
 8003584:	d901      	bls.n	800358a <CO_RPDO_process+0x11e>
                    ODdataLength = CO_PDO_MAX_SIZE;
 8003586:	2308      	movs	r3, #8
 8003588:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Prepare data for writing into OD variable. If mappedLength
                 * is smaller than ODdataLength, then use auxiliary buffer */
                uint8_t buf[CO_PDO_MAX_SIZE];
                uint8_t *dataOD;
                if (ODdataLength > mappedLength) {
 800358a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800358e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003590:	429a      	cmp	r2, r3
 8003592:	d912      	bls.n	80035ba <CO_RPDO_process+0x14e>
                    memset(buf, 0, sizeof(buf));
 8003594:	f107 0318 	add.w	r3, r7, #24
 8003598:	2208      	movs	r2, #8
 800359a:	2100      	movs	r1, #0
 800359c:	4618      	mov	r0, r3
 800359e:	f00e fedd 	bl	801235c <memset>
                    memcpy(buf, dataRPDO, mappedLength);
 80035a2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80035a6:	f107 0318 	add.w	r3, r7, #24
 80035aa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80035ac:	4618      	mov	r0, r3
 80035ae:	f00e ff64 	bl	801247a <memcpy>
                    dataOD = buf;
 80035b2:	f107 0318 	add.w	r3, r7, #24
 80035b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80035b8:	e001      	b.n	80035be <CO_RPDO_process+0x152>
                }
                else {
                    dataOD = dataRPDO;
 80035ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035bc:	63bb      	str	r3, [r7, #56]	@ 0x38
                }
 #endif

                /* Set stream.dataOffset to zero, perform OD_IO.write()
                 * and store mappedLength back to stream.dataOffset */
                *dataOffset = 0;
 80035be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c0:	2200      	movs	r2, #0
 80035c2:	601a      	str	r2, [r3, #0]
                OD_size_t countWritten;
                OD_IO->write(&OD_IO->stream, dataOD,
 80035c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035c6:	699c      	ldr	r4, [r3, #24]
 80035c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80035ca:	f107 0314 	add.w	r3, r7, #20
 80035ce:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80035d0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80035d2:	47a0      	blx	r4
                             ODdataLength, &countWritten);
                *dataOffset = mappedLength;
 80035d4:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80035d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035da:	601a      	str	r2, [r3, #0]

                dataRPDO += mappedLength;
 80035dc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80035e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80035e2:	4413      	add	r3, r2
 80035e4:	647b      	str	r3, [r7, #68]	@ 0x44
            for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 80035e6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80035ea:	3301      	adds	r3, #1
 80035ec:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80035f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035f2:	7b5b      	ldrb	r3, [r3, #13]
 80035f4:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d3ad      	bcc.n	8003558 <CO_RPDO_process+0xec>
        while (CO_FLAG_READ(RPDO->CANrxNew[bufNo])) {
 80035fc:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	3252      	adds	r2, #82	@ 0x52
 8003604:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d191      	bne.n	8003530 <CO_RPDO_process+0xc4>
        } /* while (CO_FLAG_READ(RPDO->CANrxNew[bufNo])) */

        /* verify RPDO timeout */
        (void) rpdoReceived;
#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE
        if (RPDO->timeoutTime_us > 0) {
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
 8003612:	2b00      	cmp	r3, #0
 8003614:	d058      	beq.n	80036c8 <CO_RPDO_process+0x25c>
            if (rpdoReceived) {
 8003616:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003618:	2b00      	cmp	r3, #0
 800361a:	d017      	beq.n	800364c <CO_RPDO_process+0x1e0>
                if (RPDO->timeoutTimer > RPDO->timeoutTime_us) {
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	f8d3 2170 	ldr.w	r2, [r3, #368]	@ 0x170
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
 8003628:	429a      	cmp	r2, r3
 800362a:	d90a      	bls.n	8003642 <CO_RPDO_process+0x1d6>
                    CO_errorReset(PDO->em, CO_EM_RPDO_TIME_OUT,
 800362c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800362e:	6818      	ldr	r0, [r3, #0]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	2300      	movs	r3, #0
 800363a:	2217      	movs	r2, #23
 800363c:	2100      	movs	r1, #0
 800363e:	f7fe f823 	bl	8001688 <CO_error>
                                RPDO->timeoutTimer);
                }
                /* enable monitoring */
                RPDO->timeoutTimer = 1;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2201      	movs	r2, #1
 8003646:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
    ) {
 800364a:	e03d      	b.n	80036c8 <CO_RPDO_process+0x25c>
            }
            else if (RPDO->timeoutTimer > 0
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
 8003652:	2b00      	cmp	r3, #0
 8003654:	d038      	beq.n	80036c8 <CO_RPDO_process+0x25c>
                    && RPDO->timeoutTimer < RPDO->timeoutTime_us
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	f8d3 2170 	ldr.w	r2, [r3, #368]	@ 0x170
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
 8003662:	429a      	cmp	r2, r3
 8003664:	d230      	bcs.n	80036c8 <CO_RPDO_process+0x25c>
            ) {
                RPDO->timeoutTimer += timeDifference_us;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	f8d3 2170 	ldr.w	r2, [r3, #368]	@ 0x170
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	441a      	add	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170

                if (RPDO->timeoutTimer > RPDO->timeoutTime_us) {
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	f8d3 2170 	ldr.w	r2, [r3, #368]	@ 0x170
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
 8003682:	429a      	cmp	r2, r3
 8003684:	d920      	bls.n	80036c8 <CO_RPDO_process+0x25c>
                    CO_errorReport(PDO->em, CO_EM_RPDO_TIME_OUT,
 8003686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003688:	6818      	ldr	r0, [r3, #0]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
 8003690:	9300      	str	r3, [sp, #0]
 8003692:	f248 2350 	movw	r3, #33360	@ 0x8250
 8003696:	2217      	movs	r2, #23
 8003698:	2101      	movs	r1, #1
 800369a:	f7fd fff5 	bl	8001688 <CO_error>
    ) {
 800369e:	e013      	b.n	80036c8 <CO_RPDO_process+0x25c>
#endif /* (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE */
    } /* if (PDO->valid && NMTisOperational) */
    else {
        /* not valid and operational, clear CAN receive flags and timeoutTimer*/
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        if (!PDO->valid || !NMTisOperational) {
 80036a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d002      	beq.n	80036ae <CO_RPDO_process+0x242>
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d10d      	bne.n	80036ca <CO_RPDO_process+0x25e>
            CO_FLAG_CLEAR(RPDO->CANrxNew[0]);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
            CO_FLAG_CLEAR(RPDO->CANrxNew[1]);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
 #if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE
            RPDO->timeoutTimer = 0;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
 #if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE
        RPDO->timeoutTimer = 0;
 #endif
#endif
    }
}
 80036c6:	e000      	b.n	80036ca <CO_RPDO_process+0x25e>
    ) {
 80036c8:	bf00      	nop
}
 80036ca:	bf00      	nop
 80036cc:	3754      	adds	r7, #84	@ 0x54
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd90      	pop	{r4, r7, pc}
	...

080036d4 <OD_write_18xx>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_18xx(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 80036d4:	b590      	push	{r4, r7, lr}
 80036d6:	b093      	sub	sp, #76	@ 0x4c
 80036d8:	af02      	add	r7, sp, #8
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	607a      	str	r2, [r7, #4]
 80036e0:	603b      	str	r3, [r7, #0]
    /* "count" is also verified in *_init() function */
    if (stream == NULL || buf == NULL || countWritten == NULL || count > 4) {
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d008      	beq.n	80036fa <OD_write_18xx+0x26>
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d005      	beq.n	80036fa <OD_write_18xx+0x26>
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d002      	beq.n	80036fa <OD_write_18xx+0x26>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2b04      	cmp	r3, #4
 80036f8:	d901      	bls.n	80036fe <OD_write_18xx+0x2a>
        return ODR_DEV_INCOMPAT;
 80036fa:	2309      	movs	r3, #9
 80036fc:	e136      	b.n	800396c <OD_write_18xx+0x298>
    }

    CO_TPDO_t *TPDO = stream->object;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	63bb      	str	r3, [r7, #56]	@ 0x38
    CO_PDO_common_t *PDO = &TPDO->PDO_common;
 8003704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003706:	637b      	str	r3, [r7, #52]	@ 0x34
    uint8_t bufCopy[4];
    memcpy(bufCopy, buf, count);
 8003708:	f107 0314 	add.w	r3, r7, #20
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	68b9      	ldr	r1, [r7, #8]
 8003710:	4618      	mov	r0, r3
 8003712:	f00e feb2 	bl	801247a <memcpy>

    switch (stream->subIndex) {
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	7c5b      	ldrb	r3, [r3, #17]
 800371a:	3b01      	subs	r3, #1
 800371c:	2b05      	cmp	r3, #5
 800371e:	f200 811d 	bhi.w	800395c <OD_write_18xx+0x288>
 8003722:	a201      	add	r2, pc, #4	@ (adr r2, 8003728 <OD_write_18xx+0x54>)
 8003724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003728:	08003741 	.word	0x08003741
 800372c:	08003877 	.word	0x08003877
 8003730:	080038dd 	.word	0x080038dd
 8003734:	0800395d 	.word	0x0800395d
 8003738:	0800390b 	.word	0x0800390b
 800373c:	0800392f 	.word	0x0800392f
    case 1: { /* COB-ID used by PDO */
        uint32_t COB_ID = CO_getUint32(buf);
 8003740:	68b8      	ldr	r0, [r7, #8]
 8003742:	f7ff f8b8 	bl	80028b6 <CO_getUint32>
 8003746:	6238      	str	r0, [r7, #32]
        uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 8003748:	6a3b      	ldr	r3, [r7, #32]
 800374a:	b29b      	uxth	r3, r3
 800374c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003750:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        bool_t valid = (COB_ID & 0x80000000) == 0;
 8003752:	6a3b      	ldr	r3, [r7, #32]
 8003754:	43db      	mvns	r3, r3
 8003756:	0fdb      	lsrs	r3, r3, #31
 8003758:	b2db      	uxtb	r3, r3
 800375a:	61fb      	str	r3, [r7, #28]

        /* bits 11...29 must be zero, PDO must be disabled on change,
         * CAN_ID == 0 is not allowed, mapping must be configured before
         * enabling the PDO */
        if ((COB_ID & 0x3FFFF800) != 0
 800375c:	6a3a      	ldr	r2, [r7, #32]
 800375e:	4b85      	ldr	r3, [pc, #532]	@ (8003974 <OD_write_18xx+0x2a0>)
 8003760:	4013      	ands	r3, r2
 8003762:	2b00      	cmp	r3, #0
 8003764:	d13d      	bne.n	80037e2 <OD_write_18xx+0x10e>
            || (valid && PDO->valid && CAN_ID != PDO->configuredCanId)
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d009      	beq.n	8003780 <OD_write_18xx+0xac>
 800376c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d005      	beq.n	8003780 <OD_write_18xx+0xac>
 8003774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003776:	f8b3 3124 	ldrh.w	r3, [r3, #292]	@ 0x124
 800377a:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800377c:	429a      	cmp	r2, r3
 800377e:	d130      	bne.n	80037e2 <OD_write_18xx+0x10e>
            || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID))
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d026      	beq.n	80037d4 <OD_write_18xx+0x100>
 8003786:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003788:	2b7f      	cmp	r3, #127	@ 0x7f
 800378a:	d92a      	bls.n	80037e2 <OD_write_18xx+0x10e>
 800378c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800378e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003792:	d903      	bls.n	800379c <OD_write_18xx+0xc8>
 8003794:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003796:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 800379a:	d922      	bls.n	80037e2 <OD_write_18xx+0x10e>
 800379c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800379e:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 80037a2:	d903      	bls.n	80037ac <OD_write_18xx+0xd8>
 80037a4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80037a6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80037aa:	d31a      	bcc.n	80037e2 <OD_write_18xx+0x10e>
 80037ac:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80037ae:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80037b2:	d903      	bls.n	80037bc <OD_write_18xx+0xe8>
 80037b4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80037b6:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 80037ba:	d312      	bcc.n	80037e2 <OD_write_18xx+0x10e>
 80037bc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80037be:	f5b3 6fdc 	cmp.w	r3, #1760	@ 0x6e0
 80037c2:	d303      	bcc.n	80037cc <OD_write_18xx+0xf8>
 80037c4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80037c6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80037ca:	d30a      	bcc.n	80037e2 <OD_write_18xx+0x10e>
 80037cc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80037ce:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80037d2:	d806      	bhi.n	80037e2 <OD_write_18xx+0x10e>
            || (valid && PDO->mappedObjectsCount == 0)
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d005      	beq.n	80037e6 <OD_write_18xx+0x112>
 80037da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037dc:	7b5b      	ldrb	r3, [r3, #13]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <OD_write_18xx+0x112>
        ) {
            return ODR_INVALID_VALUE;
 80037e2:	230f      	movs	r3, #15
 80037e4:	e0c2      	b.n	800396c <OD_write_18xx+0x298>
        }

        /* parameter changed? */
        if (valid != PDO->valid || CAN_ID != PDO->configuredCanId) {
 80037e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	69fa      	ldr	r2, [r7, #28]
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d106      	bne.n	80037fe <OD_write_18xx+0x12a>
 80037f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037f2:	f8b3 3124 	ldrh.w	r3, [r3, #292]	@ 0x124
 80037f6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80037f8:	429a      	cmp	r2, r3
 80037fa:	f000 80ae 	beq.w	800395a <OD_write_18xx+0x286>
            /* if default CAN-ID is written, store to OD without Node-ID */
            if (CAN_ID == PDO->preDefinedCanId) {
 80037fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003800:	f8b3 3122 	ldrh.w	r3, [r3, #290]	@ 0x122
 8003804:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8003806:	429a      	cmp	r2, r3
 8003808:	d108      	bne.n	800381c <OD_write_18xx+0x148>
                CO_setUint32(bufCopy, COB_ID & 0xFFFFFF80);
 800380a:	6a3b      	ldr	r3, [r7, #32]
 800380c:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 8003810:	f107 0314 	add.w	r3, r7, #20
 8003814:	4611      	mov	r1, r2
 8003816:	4618      	mov	r0, r3
 8003818:	f7ff f85b 	bl	80028d2 <CO_setUint32>
            }
            if (!valid) {
 800381c:	69fb      	ldr	r3, [r7, #28]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <OD_write_18xx+0x152>
                CAN_ID = 0;
 8003822:	2300      	movs	r3, #0
 8003824:	87fb      	strh	r3, [r7, #62]	@ 0x3e
            }

            CO_CANtx_t *CANtxBuff = CO_CANtxBufferInit(
 8003826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003828:	6858      	ldr	r0, [r3, #4]
 800382a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800382c:	f8b3 1120 	ldrh.w	r1, [r3, #288]	@ 0x120
 8003830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003832:	7b1b      	ldrb	r3, [r3, #12]
                PDO->CANdev,      /* CAN device */
                PDO->CANdevIdx,   /* index of specific buffer inside CAN mod. */
                CAN_ID,           /* CAN identifier */
                0,                /* rtr */
                PDO->dataLength,  /* number of data bytes */
                TPDO->transmissionType <= CO_PDO_TRANSM_TYPE_SYNC_240);
 8003834:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003836:	f892 214c 	ldrb.w	r2, [r2, #332]	@ 0x14c
            CO_CANtx_t *CANtxBuff = CO_CANtxBufferInit(
 800383a:	2af0      	cmp	r2, #240	@ 0xf0
 800383c:	bf94      	ite	ls
 800383e:	2201      	movls	r2, #1
 8003840:	2200      	movhi	r2, #0
 8003842:	b2d2      	uxtb	r2, r2
 8003844:	4614      	mov	r4, r2
 8003846:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8003848:	9401      	str	r4, [sp, #4]
 800384a:	9300      	str	r3, [sp, #0]
 800384c:	2300      	movs	r3, #0
 800384e:	f004 fad9 	bl	8007e04 <CO_CANtxBufferInit>
 8003852:	61b8      	str	r0, [r7, #24]
                                  /* synchronous message flag */

            if (CANtxBuff == NULL) {
 8003854:	69bb      	ldr	r3, [r7, #24]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <OD_write_18xx+0x18a>
                return ODR_DEV_INCOMPAT;
 800385a:	2309      	movs	r3, #9
 800385c:	e086      	b.n	800396c <OD_write_18xx+0x298>
            }

            TPDO->CANtxBuff = CANtxBuff;
 800385e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003860:	69ba      	ldr	r2, [r7, #24]
 8003862:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
            PDO->valid = valid;
 8003866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003868:	69fa      	ldr	r2, [r7, #28]
 800386a:	609a      	str	r2, [r3, #8]
            PDO->configuredCanId = CAN_ID;
 800386c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800386e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8003870:	f8a3 2124 	strh.w	r2, [r3, #292]	@ 0x124
        }
        break;
 8003874:	e071      	b.n	800395a <OD_write_18xx+0x286>
    }

    case 2: { /* transmission type */
        uint8_t transmissionType = CO_getUint8(buf);
 8003876:	68b8      	ldr	r0, [r7, #8]
 8003878:	f7ff f800 	bl	800287c <CO_getUint8>
 800387c:	4603      	mov	r3, r0
 800387e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        if (transmissionType > CO_PDO_TRANSM_TYPE_SYNC_240
 8003882:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003886:	2bf0      	cmp	r3, #240	@ 0xf0
 8003888:	d905      	bls.n	8003896 <OD_write_18xx+0x1c2>
            && transmissionType < CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO
 800388a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800388e:	2bfd      	cmp	r3, #253	@ 0xfd
 8003890:	d801      	bhi.n	8003896 <OD_write_18xx+0x1c2>
        ) {
            return ODR_INVALID_VALUE;
 8003892:	230f      	movs	r3, #15
 8003894:	e06a      	b.n	800396c <OD_write_18xx+0x298>
        }
        TPDO->CANtxBuff->syncFlag =
            transmissionType <= CO_PDO_TRANSM_TYPE_SYNC_240;
 8003896:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800389a:	2bf0      	cmp	r3, #240	@ 0xf0
 800389c:	bf94      	ite	ls
 800389e:	2301      	movls	r3, #1
 80038a0:	2300      	movhi	r3, #0
 80038a2:	b2da      	uxtb	r2, r3
        TPDO->CANtxBuff->syncFlag =
 80038a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038a6:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80038aa:	615a      	str	r2, [r3, #20]
        TPDO->syncCounter = 255;
 80038ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038ae:	22ff      	movs	r2, #255	@ 0xff
 80038b0:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
#else
        if (transmissionType < CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
            return ODR_INVALID_VALUE;
        }
#endif
        TPDO->transmissionType = transmissionType;
 80038b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038b6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80038ba:	f883 214c 	strb.w	r2, [r3, #332]	@ 0x14c
        TPDO->sendRequest = true;
 80038be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038c0:	2201      	movs	r2, #1
 80038c2:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
        TPDO->inhibitTimer = TPDO->eventTimer = 0;
 80038c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038c8:	2200      	movs	r2, #0
 80038ca:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
 80038ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038d0:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
 80038d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038d6:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
#endif
        break;
 80038da:	e03f      	b.n	800395c <OD_write_18xx+0x288>
    }

#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
    case 3: { /* inhibit time */
        if (PDO->valid) {
 80038dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d001      	beq.n	80038e8 <OD_write_18xx+0x214>
            return ODR_INVALID_VALUE;
 80038e4:	230f      	movs	r3, #15
 80038e6:	e041      	b.n	800396c <OD_write_18xx+0x298>
        }
        uint32_t inhibitTime = CO_getUint16(buf);
 80038e8:	68b8      	ldr	r0, [r7, #8]
 80038ea:	f7fe ffd5 	bl	8002898 <CO_getUint16>
 80038ee:	4603      	mov	r3, r0
 80038f0:	62bb      	str	r3, [r7, #40]	@ 0x28
        TPDO->inhibitTime_us = inhibitTime * 100;
 80038f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038f4:	2264      	movs	r2, #100	@ 0x64
 80038f6:	fb03 f202 	mul.w	r2, r3, r2
 80038fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038fc:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
        TPDO->inhibitTimer = 0;
 8003900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003902:	2200      	movs	r2, #0
 8003904:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
        break;
 8003908:	e028      	b.n	800395c <OD_write_18xx+0x288>
    }

    case 5: { /* event-timer */
        uint32_t eventTime = CO_getUint16(buf);
 800390a:	68b8      	ldr	r0, [r7, #8]
 800390c:	f7fe ffc4 	bl	8002898 <CO_getUint16>
 8003910:	4603      	mov	r3, r0
 8003912:	62fb      	str	r3, [r7, #44]	@ 0x2c
        TPDO->eventTime_us = eventTime * 1000;
 8003914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003916:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800391a:	fb03 f202 	mul.w	r2, r3, r2
 800391e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003920:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
        TPDO->eventTimer = 0;
 8003924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003926:	2200      	movs	r2, #0
 8003928:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
        break;
 800392c:	e016      	b.n	800395c <OD_write_18xx+0x288>
    }
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
    case 6: { /* SYNC start value */
        uint8_t syncStartValue = CO_getUint8(buf);
 800392e:	68b8      	ldr	r0, [r7, #8]
 8003930:	f7fe ffa4 	bl	800287c <CO_getUint8>
 8003934:	4603      	mov	r3, r0
 8003936:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

        if (PDO->valid || syncStartValue > 240) {
 800393a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d103      	bne.n	800394a <OD_write_18xx+0x276>
 8003942:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003946:	2bf0      	cmp	r3, #240	@ 0xf0
 8003948:	d901      	bls.n	800394e <OD_write_18xx+0x27a>
            return ODR_INVALID_VALUE;
 800394a:	230f      	movs	r3, #15
 800394c:	e00e      	b.n	800396c <OD_write_18xx+0x298>
        }
        TPDO->syncStartValue = syncStartValue;
 800394e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003950:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8003954:	f883 2158 	strb.w	r2, [r3, #344]	@ 0x158
        break;
 8003958:	e000      	b.n	800395c <OD_write_18xx+0x288>
        break;
 800395a:	bf00      	nop
    }
#endif
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, bufCopy, count, countWritten);
 800395c:	f107 0114 	add.w	r1, r7, #20
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	68f8      	ldr	r0, [r7, #12]
 8003966:	f7fe fcf9 	bl	800235c <OD_writeOriginal>
 800396a:	4603      	mov	r3, r0
}
 800396c:	4618      	mov	r0, r3
 800396e:	3744      	adds	r7, #68	@ 0x44
 8003970:	46bd      	mov	sp, r7
 8003972:	bd90      	pop	{r4, r7, pc}
 8003974:	3ffff800 	.word	0x3ffff800

08003978 <CO_TPDO_init>:
                              OD_entry_t *OD_18xx_TPDOCommPar,
                              OD_entry_t *OD_1Axx_TPDOMapPar,
                              CO_CANmodule_t *CANdevTx,
                              uint16_t CANdevTxIdx,
                              uint32_t *errInfo)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b08e      	sub	sp, #56	@ 0x38
 800397c:	af02      	add	r7, sp, #8
 800397e:	60f8      	str	r0, [r7, #12]
 8003980:	60b9      	str	r1, [r7, #8]
 8003982:	607a      	str	r2, [r7, #4]
 8003984:	603b      	str	r3, [r7, #0]
    CO_PDO_common_t *PDO = &TPDO->PDO_common;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	627b      	str	r3, [r7, #36]	@ 0x24
    ODR_t odRet;

    /* verify arguments */
    if (TPDO == NULL || OD == NULL || em == NULL || OD_18xx_TPDOCommPar == NULL
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d00e      	beq.n	80039ae <CO_TPDO_init+0x36>
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00b      	beq.n	80039ae <CO_TPDO_init+0x36>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d008      	beq.n	80039ae <CO_TPDO_init+0x36>
 800399c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d005      	beq.n	80039ae <CO_TPDO_init+0x36>
        || OD_1Axx_TPDOMapPar == NULL || CANdevTx == NULL
 80039a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d002      	beq.n	80039ae <CO_TPDO_init+0x36>
 80039a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d102      	bne.n	80039b4 <CO_TPDO_init+0x3c>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80039ae:	f04f 33ff 	mov.w	r3, #4294967295
 80039b2:	e14f      	b.n	8003c54 <CO_TPDO_init+0x2dc>
    }

    /* clear object */
    memset(TPDO, 0, sizeof(CO_TPDO_t));
 80039b4:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 80039b8:	2100      	movs	r1, #0
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	f00e fcce 	bl	801235c <memset>

    /* Configure object variables */
    PDO->em = em;
 80039c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	601a      	str	r2, [r3, #0]
    PDO->CANdev = CANdevTx;
 80039c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80039ca:	605a      	str	r2, [r3, #4]

    /* Configure mapping parameters */
    uint32_t erroneousMap = 0;
 80039cc:	2300      	movs	r3, #0
 80039ce:	61fb      	str	r3, [r7, #28]
    CO_ReturnError_t ret = PDO_initMapping(PDO,
 80039d0:	f107 031c 	add.w	r3, r7, #28
 80039d4:	9301      	str	r3, [sp, #4]
 80039d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039d8:	9300      	str	r3, [sp, #0]
 80039da:	2300      	movs	r3, #0
 80039dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80039de:	68b9      	ldr	r1, [r7, #8]
 80039e0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80039e2:	f7ff f8e5 	bl	8002bb0 <PDO_initMapping>
 80039e6:	4603      	mov	r3, r0
 80039e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                                           OD,
                                           OD_1Axx_TPDOMapPar,
                                           false,
                                           errInfo,
                                           &erroneousMap);
    if (ret != CO_ERROR_NO) {
 80039ec:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d002      	beq.n	80039fa <CO_TPDO_init+0x82>
        return ret;
 80039f4:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 80039f8:	e12c      	b.n	8003c54 <CO_TPDO_init+0x2dc>
    }


    /* Configure communication parameter - transmission type */
    uint8_t transmissionType = CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO;
 80039fa:	23fe      	movs	r3, #254	@ 0xfe
 80039fc:	76fb      	strb	r3, [r7, #27]
    odRet = OD_get_u8(OD_18xx_TPDOCommPar, 2, &transmissionType, true);
 80039fe:	f107 021b 	add.w	r2, r7, #27
 8003a02:	2301      	movs	r3, #1
 8003a04:	2102      	movs	r1, #2
 8003a06:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003a08:	f7fe ff97 	bl	800293a <OD_get_u8>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (odRet != ODR_OK) {
 8003a12:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00e      	beq.n	8003a38 <CO_TPDO_init+0xc0>
        if (errInfo != NULL) {
 8003a1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d008      	beq.n	8003a32 <CO_TPDO_init+0xba>
            *errInfo = (((uint32_t)OD_getIndex(OD_18xx_TPDOCommPar)) << 8) | 2;
 8003a20:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003a22:	f7fe ff65 	bl	80028f0 <OD_getIndex>
 8003a26:	4603      	mov	r3, r0
 8003a28:	021b      	lsls	r3, r3, #8
 8003a2a:	f043 0202 	orr.w	r2, r3, #2
 8003a2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a30:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8003a32:	f06f 030b 	mvn.w	r3, #11
 8003a36:	e10d      	b.n	8003c54 <CO_TPDO_init+0x2dc>
    }
    if (transmissionType < CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO
 8003a38:	7efb      	ldrb	r3, [r7, #27]
 8003a3a:	2bfd      	cmp	r3, #253	@ 0xfd
 8003a3c:	d804      	bhi.n	8003a48 <CO_TPDO_init+0xd0>
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        && transmissionType > CO_PDO_TRANSM_TYPE_SYNC_240
 8003a3e:	7efb      	ldrb	r3, [r7, #27]
 8003a40:	2bf0      	cmp	r3, #240	@ 0xf0
 8003a42:	d901      	bls.n	8003a48 <CO_TPDO_init+0xd0>
#endif
    ) {
        transmissionType = CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO;
 8003a44:	23fe      	movs	r3, #254	@ 0xfe
 8003a46:	76fb      	strb	r3, [r7, #27]
    }
    TPDO->transmissionType = transmissionType;
 8003a48:	7efa      	ldrb	r2, [r7, #27]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f883 214c 	strb.w	r2, [r3, #332]	@ 0x14c
    TPDO->sendRequest = true;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150

    /* Configure communication parameter - COB-ID */
    uint32_t COB_ID = 0;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	617b      	str	r3, [r7, #20]
    odRet = OD_get_u32(OD_18xx_TPDOCommPar, 1, &COB_ID, true);
 8003a5c:	f107 0214 	add.w	r2, r7, #20
 8003a60:	2301      	movs	r3, #1
 8003a62:	2101      	movs	r1, #1
 8003a64:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003a66:	f7fe ff92 	bl	800298e <OD_get_u32>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (odRet != ODR_OK) {
 8003a70:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00e      	beq.n	8003a96 <CO_TPDO_init+0x11e>
        if (errInfo != NULL) {
 8003a78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d008      	beq.n	8003a90 <CO_TPDO_init+0x118>
            *errInfo = (((uint32_t)OD_getIndex(OD_18xx_TPDOCommPar)) << 8) | 1;
 8003a7e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003a80:	f7fe ff36 	bl	80028f0 <OD_getIndex>
 8003a84:	4603      	mov	r3, r0
 8003a86:	021b      	lsls	r3, r3, #8
 8003a88:	f043 0201 	orr.w	r2, r3, #1
 8003a8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a8e:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8003a90:	f06f 030b 	mvn.w	r3, #11
 8003a94:	e0de      	b.n	8003c54 <CO_TPDO_init+0x2dc>
    }

    bool_t valid = (COB_ID & 0x80000000) == 0;
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	43db      	mvns	r3, r3
 8003a9a:	0fdb      	lsrs	r3, r3, #31
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003aa8:	857b      	strh	r3, [r7, #42]	@ 0x2a
    if (valid && (PDO->mappedObjectsCount == 0 || CAN_ID == 0)) {
 8003aaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d00d      	beq.n	8003acc <CO_TPDO_init+0x154>
 8003ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab2:	7b5b      	ldrb	r3, [r3, #13]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d002      	beq.n	8003abe <CO_TPDO_init+0x146>
 8003ab8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d106      	bne.n	8003acc <CO_TPDO_init+0x154>
        valid = false;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (erroneousMap == 0) erroneousMap = 1;
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d101      	bne.n	8003acc <CO_TPDO_init+0x154>
 8003ac8:	2301      	movs	r3, #1
 8003aca:	61fb      	str	r3, [r7, #28]
    }

    if (erroneousMap != 0) {
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d00e      	beq.n	8003af0 <CO_TPDO_init+0x178>
        CO_errorReport(PDO->em,
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad4:	6818      	ldr	r0, [r3, #0]
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d001      	beq.n	8003ae0 <CO_TPDO_init+0x168>
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	e000      	b.n	8003ae2 <CO_TPDO_init+0x16a>
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	9300      	str	r3, [sp, #0]
 8003ae4:	f44f 4302 	mov.w	r3, #33280	@ 0x8200
 8003ae8:	221a      	movs	r2, #26
 8003aea:	2101      	movs	r1, #1
 8003aec:	f7fd fdcc 	bl	8001688 <CO_error>
                       CO_EM_PDO_WRONG_MAPPING, CO_EMC_PROTOCOL_ERROR,
                       erroneousMap != 1 ? erroneousMap : COB_ID);
    }
    if (!valid) {
 8003af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d101      	bne.n	8003afa <CO_TPDO_init+0x182>
        CAN_ID = 0;
 8003af6:	2300      	movs	r3, #0
 8003af8:	857b      	strh	r3, [r7, #42]	@ 0x2a
    }

    /* If default CAN-ID is stored in OD (without Node-ID), add Node-ID */
    if (CAN_ID != 0 && CAN_ID == (preDefinedCanId & 0xFF80)) {
 8003afa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d008      	beq.n	8003b12 <CO_TPDO_init+0x19a>
 8003b00:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8003b02:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 8003b04:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8003b08:	400b      	ands	r3, r1
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d101      	bne.n	8003b12 <CO_TPDO_init+0x19a>
        CAN_ID = preDefinedCanId;
 8003b0e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8003b10:	857b      	strh	r3, [r7, #42]	@ 0x2a
    }

    TPDO->CANtxBuff = CO_CANtxBufferInit(
 8003b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b14:	7b1b      	ldrb	r3, [r3, #12]
            CANdevTx,           /* CAN device */
            CANdevTxIdx,        /* index of specific buffer inside CAN module */
            CAN_ID,             /* CAN identifier */
            0,                  /* rtr */
            PDO->dataLength,    /* number of data bytes */
            TPDO->transmissionType <= CO_PDO_TRANSM_TYPE_SYNC_240);
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	f892 214c 	ldrb.w	r2, [r2, #332]	@ 0x14c
    TPDO->CANtxBuff = CO_CANtxBufferInit(
 8003b1c:	2af0      	cmp	r2, #240	@ 0xf0
 8003b1e:	bf94      	ite	ls
 8003b20:	2201      	movls	r2, #1
 8003b22:	2200      	movhi	r2, #0
 8003b24:	b2d2      	uxtb	r2, r2
 8003b26:	4610      	mov	r0, r2
 8003b28:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8003b2a:	f8b7 1048 	ldrh.w	r1, [r7, #72]	@ 0x48
 8003b2e:	9001      	str	r0, [sp, #4]
 8003b30:	9300      	str	r3, [sp, #0]
 8003b32:	2300      	movs	r3, #0
 8003b34:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003b36:	f004 f965 	bl	8007e04 <CO_CANtxBufferInit>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
                                /* synchronous message flag bit */
    if (TPDO->CANtxBuff == NULL) {
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d102      	bne.n	8003b52 <CO_TPDO_init+0x1da>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8003b4c:	f04f 33ff 	mov.w	r3, #4294967295
 8003b50:	e080      	b.n	8003c54 <CO_TPDO_init+0x2dc>
    }

    PDO->valid = valid;
 8003b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b56:	609a      	str	r2, [r3, #8]


    /* Configure communication parameter - inhibit time and event-timer (opt) */
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
    uint16_t inhibitTime = 0;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	827b      	strh	r3, [r7, #18]
    uint16_t eventTime = 0;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	823b      	strh	r3, [r7, #16]
    odRet = OD_get_u16(OD_18xx_TPDOCommPar, 3, &inhibitTime, true);
 8003b60:	f107 0212 	add.w	r2, r7, #18
 8003b64:	2301      	movs	r3, #1
 8003b66:	2103      	movs	r1, #3
 8003b68:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003b6a:	f7fe fefb 	bl	8002964 <OD_get_u16>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    odRet = OD_get_u16(OD_18xx_TPDOCommPar, 5, &eventTime, true);
 8003b74:	f107 0210 	add.w	r2, r7, #16
 8003b78:	2301      	movs	r3, #1
 8003b7a:	2105      	movs	r1, #5
 8003b7c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003b7e:	f7fe fef1 	bl	8002964 <OD_get_u16>
 8003b82:	4603      	mov	r3, r0
 8003b84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    TPDO->inhibitTime_us = inhibitTime * 100;
 8003b88:	8a7b      	ldrh	r3, [r7, #18]
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	2364      	movs	r3, #100	@ 0x64
 8003b8e:	fb02 f303 	mul.w	r3, r2, r3
 8003b92:	461a      	mov	r2, r3
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
    TPDO->eventTime_us = eventTime * 1000;
 8003b9a:	8a3b      	ldrh	r3, [r7, #16]
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ba2:	fb02 f303 	mul.w	r3, r2, r3
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
#endif


    /* Configure communication parameter - SYNC start value (optional) */
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
    TPDO->syncStartValue = 0;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	f883 2158 	strb.w	r2, [r3, #344]	@ 0x158
    odRet = OD_get_u8(OD_18xx_TPDOCommPar, 6, &TPDO->syncStartValue, true);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	f503 72ac 	add.w	r2, r3, #344	@ 0x158
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	2106      	movs	r1, #6
 8003bc0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003bc2:	f7fe feba 	bl	800293a <OD_get_u8>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    TPDO->SYNC = SYNC;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	683a      	ldr	r2, [r7, #0]
 8003bd0:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
    TPDO->syncCounter = 255;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	22ff      	movs	r2, #255	@ 0xff
 8003bd8:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
#endif


    /* Configure OD extensions */
#if (CO_CONFIG_PDO) & CO_CONFIG_FLAG_OD_DYNAMIC
    PDO->isRPDO = false;
 8003bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bde:	2200      	movs	r2, #0
 8003be0:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
    PDO->OD = OD;
 8003be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be6:	68ba      	ldr	r2, [r7, #8]
 8003be8:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
    PDO->CANdevIdx = CANdevTxIdx;
 8003bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bee:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8003bf2:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
    PDO->preDefinedCanId = preDefinedCanId;
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf8:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8003bfa:	f8a3 2122 	strh.w	r2, [r3, #290]	@ 0x122
    PDO->configuredCanId = CAN_ID;
 8003bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c00:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8003c02:	f8a3 2124 	strh.w	r2, [r3, #292]	@ 0x124
    PDO->OD_communicationParam_ext.object = TPDO;
 8003c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c08:	68fa      	ldr	r2, [r7, #12]
 8003c0a:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
    PDO->OD_communicationParam_ext.read = OD_read_PDO_commParam;
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c10:	4a12      	ldr	r2, [pc, #72]	@ (8003c5c <CO_TPDO_init+0x2e4>)
 8003c12:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    PDO->OD_communicationParam_ext.write = OD_write_18xx;
 8003c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c18:	4a11      	ldr	r2, [pc, #68]	@ (8003c60 <CO_TPDO_init+0x2e8>)
 8003c1a:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
    PDO->OD_mappingParam_extension.object = TPDO;
 8003c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    PDO->OD_mappingParam_extension.read = OD_readOriginal;
 8003c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c28:	4a0e      	ldr	r2, [pc, #56]	@ (8003c64 <CO_TPDO_init+0x2ec>)
 8003c2a:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    PDO->OD_mappingParam_extension.write = OD_write_PDO_mapping;
 8003c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c30:	4a0d      	ldr	r2, [pc, #52]	@ (8003c68 <CO_TPDO_init+0x2f0>)
 8003c32:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    OD_extension_init(OD_18xx_TPDOCommPar, &PDO->OD_communicationParam_ext);
 8003c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c38:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003c40:	f7fe fe67 	bl	8002912 <OD_extension_init>
    OD_extension_init(OD_1Axx_TPDOMapPar, &PDO->OD_mappingParam_extension);
 8003c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c46:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003c4e:	f7fe fe60 	bl	8002912 <OD_extension_init>
#endif

    return CO_ERROR_NO;
 8003c52:	2300      	movs	r3, #0
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3730      	adds	r7, #48	@ 0x30
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	08002e4d 	.word	0x08002e4d
 8003c60:	080036d5 	.word	0x080036d5
 8003c64:	080022ad 	.word	0x080022ad
 8003c68:	08002d0b 	.word	0x08002d0b

08003c6c <CO_TPDOsend>:
 *
 * @param TPDO TPDO object.
 *
 * @return Same as CO_CANsend().
 */
static CO_ReturnError_t CO_TPDOsend(CO_TPDO_t *TPDO) {
 8003c6c:	b590      	push	{r4, r7, lr}
 8003c6e:	b091      	sub	sp, #68	@ 0x44
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
    CO_PDO_common_t *PDO = &TPDO->PDO_common;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint8_t *dataTPDO = &TPDO->CANtxBuff->data[0];
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8003c7e:	3305      	adds	r3, #5
 8003c80:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if OD_FLAGS_PDO_SIZE > 0
    bool_t eventDriven =
            (TPDO->transmissionType == CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f893 314c 	ldrb.w	r3, [r3, #332]	@ 0x14c
            || TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO);
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d004      	beq.n	8003c96 <CO_TPDOsend+0x2a>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f893 314c 	ldrb.w	r3, [r3, #332]	@ 0x14c
 8003c92:	2bfd      	cmp	r3, #253	@ 0xfd
 8003c94:	d901      	bls.n	8003c9a <CO_TPDOsend+0x2e>
 8003c96:	2301      	movs	r3, #1
 8003c98:	e000      	b.n	8003c9c <CO_TPDOsend+0x30>
 8003c9a:	2300      	movs	r3, #0
    bool_t eventDriven =
 8003c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_OD_IO_ACCESS
    for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8003ca4:	e062      	b.n	8003d6c <CO_TPDOsend+0x100>
        OD_IO_t *OD_IO = &PDO->OD_IO[i];
 8003ca6:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8003caa:	4613      	mov	r3, r2
 8003cac:	00db      	lsls	r3, r3, #3
 8003cae:	1a9b      	subs	r3, r3, r2
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	3310      	adds	r3, #16
 8003cb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cb6:	4413      	add	r3, r2
 8003cb8:	627b      	str	r3, [r7, #36]	@ 0x24
        OD_stream_t *stream = &OD_IO->stream;
 8003cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cbc:	623b      	str	r3, [r7, #32]

        /* get mappedLength from temporary storage */
        uint8_t mappedLength = (uint8_t) stream->dataOffset;
 8003cbe:	6a3b      	ldr	r3, [r7, #32]
 8003cc0:	68db      	ldr	r3, [r3, #12]
 8003cc2:	77fb      	strb	r3, [r7, #31]

        /* length of OD variable may be larger than mappedLength */
        OD_size_t ODdataLength = stream->dataLength;
 8003cc4:	6a3b      	ldr	r3, [r7, #32]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	637b      	str	r3, [r7, #52]	@ 0x34
        if (ODdataLength > CO_PDO_MAX_SIZE)
 8003cca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ccc:	2b08      	cmp	r3, #8
 8003cce:	d901      	bls.n	8003cd4 <CO_TPDOsend+0x68>
            ODdataLength = CO_PDO_MAX_SIZE;
 8003cd0:	2308      	movs	r3, #8
 8003cd2:	637b      	str	r3, [r7, #52]	@ 0x34

        /* If mappedLength is smaller than ODdataLength, use auxiliary buffer */
        uint8_t buf[CO_PDO_MAX_SIZE];
        uint8_t *dataTPDOCopy;
        if (ODdataLength > mappedLength) {
 8003cd4:	7ffb      	ldrb	r3, [r7, #31]
 8003cd6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d90a      	bls.n	8003cf2 <CO_TPDOsend+0x86>
            memset(buf, 0, sizeof(buf));
 8003cdc:	f107 0310 	add.w	r3, r7, #16
 8003ce0:	2208      	movs	r2, #8
 8003ce2:	2100      	movs	r1, #0
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f00e fb39 	bl	801235c <memset>
            dataTPDOCopy = buf;
 8003cea:	f107 0310 	add.w	r3, r7, #16
 8003cee:	633b      	str	r3, [r7, #48]	@ 0x30
 8003cf0:	e001      	b.n	8003cf6 <CO_TPDOsend+0x8a>
        }
        else {
            dataTPDOCopy = dataTPDO;
 8003cf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cf4:	633b      	str	r3, [r7, #48]	@ 0x30
        }

        /* Set stream.dataOffset to zero, perform OD_IO.read()
         * and store mappedLength back to stream.dataOffset */
        stream->dataOffset= 0;
 8003cf6:	6a3b      	ldr	r3, [r7, #32]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	60da      	str	r2, [r3, #12]
        OD_size_t countRd;
        OD_IO->read(stream, dataTPDOCopy, ODdataLength, &countRd);
 8003cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cfe:	695c      	ldr	r4, [r3, #20]
 8003d00:	f107 030c 	add.w	r3, r7, #12
 8003d04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003d06:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003d08:	6a38      	ldr	r0, [r7, #32]
 8003d0a:	47a0      	blx	r4
        stream->dataOffset = mappedLength;
 8003d0c:	7ffa      	ldrb	r2, [r7, #31]
 8003d0e:	6a3b      	ldr	r3, [r7, #32]
 8003d10:	60da      	str	r2, [r3, #12]
            }
        }
 #endif

        /* If auxiliary buffer, copy it to the TPDO */
        if (ODdataLength > mappedLength) {
 8003d12:	7ffb      	ldrb	r3, [r7, #31]
 8003d14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d906      	bls.n	8003d28 <CO_TPDOsend+0xbc>
            memcpy(dataTPDO, buf, mappedLength);
 8003d1a:	7ffa      	ldrb	r2, [r7, #31]
 8003d1c:	f107 0310 	add.w	r3, r7, #16
 8003d20:	4619      	mov	r1, r3
 8003d22:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003d24:	f00e fba9 	bl	801247a <memcpy>
        }

        /* In event driven TPDO indicate transmission of OD variable */
 #if OD_FLAGS_PDO_SIZE > 0
        uint8_t *flagPDObyte = PDO->flagPDObyte[i];
 8003d28:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8003d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d2e:	323c      	adds	r2, #60	@ 0x3c
 8003d30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d34:	61bb      	str	r3, [r7, #24]
        if (flagPDObyte != NULL && eventDriven) {
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00e      	beq.n	8003d5a <CO_TPDOsend+0xee>
 8003d3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d00b      	beq.n	8003d5a <CO_TPDOsend+0xee>
           *flagPDObyte |= PDO->flagPDObitmask[i];
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	781a      	ldrb	r2, [r3, #0]
 8003d46:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003d4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d4c:	440b      	add	r3, r1
 8003d4e:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8003d52:	4313      	orrs	r3, r2
 8003d54:	b2da      	uxtb	r2, r3
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	701a      	strb	r2, [r3, #0]
        }
 #endif

        dataTPDO += mappedLength;
 8003d5a:	7ffb      	ldrb	r3, [r7, #31]
 8003d5c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003d5e:	4413      	add	r3, r2
 8003d60:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8003d62:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003d66:	3301      	adds	r3, #1
 8003d68:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8003d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d6e:	7b5b      	ldrb	r3, [r3, #13]
 8003d70:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d396      	bcc.n	8003ca6 <CO_TPDOsend+0x3a>
        }
 #endif
    }
#endif /* (CO_CONFIG_PDO) & CO_CONFIG_PDO_OD_IO_ACCESS */

    TPDO->sendRequest = false;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
    TPDO->eventTimer = TPDO->eventTime_us;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
    TPDO->inhibitTimer = TPDO->inhibitTime_us;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
#endif
    return CO_CANsend(PDO->CANdev, TPDO->CANtxBuff);
 8003d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d9a:	685a      	ldr	r2, [r3, #4]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8003da2:	4619      	mov	r1, r3
 8003da4:	4610      	mov	r0, r2
 8003da6:	f004 f8b3 	bl	8007f10 <CO_CANsend>
 8003daa:	4603      	mov	r3, r0
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3744      	adds	r7, #68	@ 0x44
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd90      	pop	{r4, r7, pc}

08003db4 <CO_TPDO_process>:
                     uint32_t timeDifference_us,
                     uint32_t *timerNext_us,
#endif
                     bool_t NMTisOperational,
                     bool_t syncWas)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b088      	sub	sp, #32
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	60f8      	str	r0, [r7, #12]
 8003dbc:	60b9      	str	r1, [r7, #8]
 8003dbe:	607a      	str	r2, [r7, #4]
 8003dc0:	603b      	str	r3, [r7, #0]
    CO_PDO_common_t *PDO = &TPDO->PDO_common;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	61bb      	str	r3, [r7, #24]
#if ((CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE)
    (void) timerNext_us;
#endif
    (void) syncWas;

    if (PDO->valid && NMTisOperational) {
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	f000 80dc 	beq.w	8003f88 <CO_TPDO_process+0x1d4>
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	f000 80d8 	beq.w	8003f88 <CO_TPDO_process+0x1d4>

        /* check for event timer or application event */
#if ((CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE) || (OD_FLAGS_PDO_SIZE > 0)
        if (TPDO->transmissionType == CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f893 314c 	ldrb.w	r3, [r3, #332]	@ 0x14c
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d004      	beq.n	8003dec <CO_TPDO_process+0x38>
            || TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f893 314c 	ldrb.w	r3, [r3, #332]	@ 0x14c
 8003de8:	2bfd      	cmp	r3, #253	@ 0xfd
 8003dea:	d946      	bls.n	8003e7a <CO_TPDO_process+0xc6>
        ) {
            /* event timer */
 #if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
            if (TPDO->eventTime_us != 0) {
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d018      	beq.n	8003e28 <CO_TPDO_process+0x74>
                TPDO->eventTimer = (TPDO->eventTimer > timeDifference_us)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
                                ? (TPDO->eventTimer - timeDifference_us) : 0;
 8003dfc:	68ba      	ldr	r2, [r7, #8]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d205      	bcs.n	8003e0e <CO_TPDO_process+0x5a>
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	e000      	b.n	8003e10 <CO_TPDO_process+0x5c>
 8003e0e:	2300      	movs	r3, #0
                TPDO->eventTimer = (TPDO->eventTimer > timeDifference_us)
 8003e10:	68fa      	ldr	r2, [r7, #12]
 8003e12:	f8c2 3168 	str.w	r3, [r2, #360]	@ 0x168
                if (TPDO->eventTimer == 0) {
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d103      	bne.n	8003e28 <CO_TPDO_process+0x74>
                    TPDO->sendRequest = true;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2201      	movs	r2, #1
 8003e24:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
   #endif
            }
 #endif
            /* check for any OD_requestTPDO() */
 #if OD_FLAGS_PDO_SIZE > 0
            if (!TPDO->sendRequest) {
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d123      	bne.n	8003e7a <CO_TPDO_process+0xc6>
                for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8003e32:	2300      	movs	r3, #0
 8003e34:	77fb      	strb	r3, [r7, #31]
 8003e36:	e01b      	b.n	8003e70 <CO_TPDO_process+0xbc>
                    uint8_t *flagPDObyte = PDO->flagPDObyte[i];
 8003e38:	7ffa      	ldrb	r2, [r7, #31]
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	323c      	adds	r2, #60	@ 0x3c
 8003e3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e42:	617b      	str	r3, [r7, #20]
                    if (flagPDObyte != NULL) {
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d00f      	beq.n	8003e6a <CO_TPDO_process+0xb6>
                        if ((*flagPDObyte & PDO->flagPDObitmask[i]) == 0) {
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	781a      	ldrb	r2, [r3, #0]
 8003e4e:	7ffb      	ldrb	r3, [r7, #31]
 8003e50:	69b9      	ldr	r1, [r7, #24]
 8003e52:	440b      	add	r3, r1
 8003e54:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8003e58:	4013      	ands	r3, r2
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d104      	bne.n	8003e6a <CO_TPDO_process+0xb6>
                            TPDO->sendRequest = true;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2201      	movs	r2, #1
 8003e64:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
                            break;
 8003e68:	e007      	b.n	8003e7a <CO_TPDO_process+0xc6>
                for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8003e6a:	7ffb      	ldrb	r3, [r7, #31]
 8003e6c:	3301      	adds	r3, #1
 8003e6e:	77fb      	strb	r3, [r7, #31]
 8003e70:	69bb      	ldr	r3, [r7, #24]
 8003e72:	7b5b      	ldrb	r3, [r3, #13]
 8003e74:	7ffa      	ldrb	r2, [r7, #31]
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d3de      	bcc.n	8003e38 <CO_TPDO_process+0x84>
        }
#endif /*((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE)||(OD_FLAGS_PDO_SIZE>0)*/


        /* Send PDO by application request or by Event timer */
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f893 314c 	ldrb.w	r3, [r3, #332]	@ 0x14c
 8003e80:	2bfd      	cmp	r3, #253	@ 0xfd
 8003e82:	d91d      	bls.n	8003ec0 <CO_TPDO_process+0x10c>
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
            TPDO->inhibitTimer = (TPDO->inhibitTimer > timeDifference_us)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
                               ? (TPDO->inhibitTimer - timeDifference_us) : 0;
 8003e8a:	68ba      	ldr	r2, [r7, #8]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d205      	bcs.n	8003e9c <CO_TPDO_process+0xe8>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	e000      	b.n	8003e9e <CO_TPDO_process+0xea>
 8003e9c:	2300      	movs	r3, #0
            TPDO->inhibitTimer = (TPDO->inhibitTimer > timeDifference_us)
 8003e9e:	68fa      	ldr	r2, [r7, #12]
 8003ea0:	f8c2 3164 	str.w	r3, [r2, #356]	@ 0x164

            /* send TPDO */
            if (TPDO->sendRequest && TPDO->inhibitTimer == 0) {
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d07f      	beq.n	8003fae <CO_TPDO_process+0x1fa>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d17a      	bne.n	8003fae <CO_TPDO_process+0x1fa>
                CO_TPDOsend(TPDO);
 8003eb8:	68f8      	ldr	r0, [r7, #12]
 8003eba:	f7ff fed7 	bl	8003c6c <CO_TPDOsend>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003ebe:	e076      	b.n	8003fae <CO_TPDO_process+0x1fa>
#endif
        } /* if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) */

        /* Synchronous PDOs */
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        else if (TPDO->SYNC != NULL && syncWas) {
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d071      	beq.n	8003fae <CO_TPDO_process+0x1fa>
 8003eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d06e      	beq.n	8003fae <CO_TPDO_process+0x1fa>
            /* send synchronous acyclic TPDO */
            if (TPDO->transmissionType == CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC) {
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f893 314c 	ldrb.w	r3, [r3, #332]	@ 0x14c
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d108      	bne.n	8003eec <CO_TPDO_process+0x138>
                if (TPDO->sendRequest) CO_TPDOsend(TPDO);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d064      	beq.n	8003fae <CO_TPDO_process+0x1fa>
 8003ee4:	68f8      	ldr	r0, [r7, #12]
 8003ee6:	f7ff fec1 	bl	8003c6c <CO_TPDOsend>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003eea:	e060      	b.n	8003fae <CO_TPDO_process+0x1fa>
            }
            /* send synchronous cyclic TPDO */
            else {
                /* is the start of synchronous TPDO transmission */
                if (TPDO->syncCounter == 255) {
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f893 3159 	ldrb.w	r3, [r3, #345]	@ 0x159
 8003ef2:	2bff      	cmp	r3, #255	@ 0xff
 8003ef4:	d119      	bne.n	8003f2a <CO_TPDO_process+0x176>
                    if (TPDO->SYNC->counterOverflowValue != 0
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8003efc:	7c5b      	ldrb	r3, [r3, #17]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d009      	beq.n	8003f16 <CO_TPDO_process+0x162>
                        && TPDO->syncStartValue != 0
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f893 3158 	ldrb.w	r3, [r3, #344]	@ 0x158
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d004      	beq.n	8003f16 <CO_TPDO_process+0x162>
                    ) {
                        /* syncStartValue is in use */
                        TPDO->syncCounter = 254;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	22fe      	movs	r2, #254	@ 0xfe
 8003f10:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
 8003f14:	e009      	b.n	8003f2a <CO_TPDO_process+0x176>
                    }
                    else {
                        /* Send first TPDO somewhere in the middle */
                        TPDO->syncCounter = TPDO->transmissionType / 2 + 1;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	f893 314c 	ldrb.w	r3, [r3, #332]	@ 0x14c
 8003f1c:	085b      	lsrs	r3, r3, #1
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	3301      	adds	r3, #1
 8003f22:	b2da      	uxtb	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
                    }
                }
                /* If the syncStartValue is in use, start first TPDO after SYNC
                 * with matched syncStartValue. */
                if (TPDO->syncCounter == 254) {
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	f893 3159 	ldrb.w	r3, [r3, #345]	@ 0x159
 8003f30:	2bfe      	cmp	r3, #254	@ 0xfe
 8003f32:	d112      	bne.n	8003f5a <CO_TPDO_process+0x1a6>
                    if (TPDO->SYNC->counter == TPDO->syncStartValue) {
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8003f3a:	7c9a      	ldrb	r2, [r3, #18]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f893 3158 	ldrb.w	r3, [r3, #344]	@ 0x158
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d133      	bne.n	8003fae <CO_TPDO_process+0x1fa>
                        TPDO->syncCounter = TPDO->transmissionType;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	f893 214c 	ldrb.w	r2, [r3, #332]	@ 0x14c
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
                        CO_TPDOsend(TPDO);
 8003f52:	68f8      	ldr	r0, [r7, #12]
 8003f54:	f7ff fe8a 	bl	8003c6c <CO_TPDOsend>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003f58:	e029      	b.n	8003fae <CO_TPDO_process+0x1fa>
                    }
                }
                /* Send TPDO after every N-th Sync */
                else if (--TPDO->syncCounter == 0) {
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f893 3159 	ldrb.w	r3, [r3, #345]	@ 0x159
 8003f60:	3b01      	subs	r3, #1
 8003f62:	b2da      	uxtb	r2, r3
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	f893 3159 	ldrb.w	r3, [r3, #345]	@ 0x159
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d11c      	bne.n	8003fae <CO_TPDO_process+0x1fa>
                    TPDO->syncCounter = TPDO->transmissionType;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f893 214c 	ldrb.w	r2, [r3, #332]	@ 0x14c
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
                    CO_TPDOsend(TPDO);
 8003f80:	68f8      	ldr	r0, [r7, #12]
 8003f82:	f7ff fe73 	bl	8003c6c <CO_TPDOsend>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003f86:	e012      	b.n	8003fae <CO_TPDO_process+0x1fa>
#endif

    }
    else {
        /* Not operational or valid, reset triggers */
        TPDO->sendRequest = true;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
        TPDO->inhibitTimer = TPDO->eventTimer = 0;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
#endif
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        TPDO->syncCounter = 255;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	22ff      	movs	r2, #255	@ 0xff
 8003fa8:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
#endif
    }
}
 8003fac:	e000      	b.n	8003fb0 <CO_TPDO_process+0x1fc>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003fae:	bf00      	nop
}
 8003fb0:	bf00      	nop
 8003fb2:	3720      	adds	r7, #32
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}

08003fb8 <CO_getUint8>:
static inline uint8_t CO_getUint8(const void *buf) {
 8003fb8:	b480      	push	{r7}
 8003fba:	b085      	sub	sp, #20
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
    uint8_t value; memmove(&value, buf, sizeof(value)); return value;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	73fb      	strb	r3, [r7, #15]
 8003fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3714      	adds	r7, #20
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 8003fd4:	b480      	push	{r7}
 8003fd6:	b085      	sub	sp, #20
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	60fb      	str	r3, [r7, #12]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3714      	adds	r7, #20
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fee:	4770      	bx	lr

08003ff0 <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d002      	beq.n	8004004 <OD_getIndex+0x14>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	881b      	ldrh	r3, [r3, #0]
 8004002:	e000      	b.n	8004006 <OD_getIndex+0x16>
 8004004:	2300      	movs	r3, #0
}
 8004006:	4618      	mov	r0, r3
 8004008:	370c      	adds	r7, #12
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr

08004012 <OD_mappable>:
static inline bool_t OD_mappable(OD_stream_t *stream) {
 8004012:	b480      	push	{r7}
 8004014:	b083      	sub	sp, #12
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
         ? (stream->attribute & (ODA_TRPDO | ODA_TRSRDO)) != 0 : false;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d007      	beq.n	8004030 <OD_mappable+0x1e>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	7c1b      	ldrb	r3, [r3, #16]
 8004024:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8004028:	2b00      	cmp	r3, #0
 800402a:	d001      	beq.n	8004030 <OD_mappable+0x1e>
 800402c:	2301      	movs	r3, #1
 800402e:	e000      	b.n	8004032 <OD_mappable+0x20>
 8004030:	2300      	movs	r3, #0
}
 8004032:	4618      	mov	r0, r3
 8004034:	370c      	adds	r7, #12
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr

0800403e <OD_extension_init>:
{
 800403e:	b480      	push	{r7}
 8004040:	b083      	sub	sp, #12
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]
 8004046:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d101      	bne.n	8004052 <OD_extension_init+0x14>
 800404e:	2305      	movs	r3, #5
 8004050:	e003      	b.n	800405a <OD_extension_init+0x1c>
    entry->extension = extension;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	683a      	ldr	r2, [r7, #0]
 8004056:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	370c      	adds	r7, #12
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr

08004066 <OD_get_u8>:
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b086      	sub	sp, #24
 800406a:	af02      	add	r7, sp, #8
 800406c:	60f8      	str	r0, [r7, #12]
 800406e:	607a      	str	r2, [r7, #4]
 8004070:	603b      	str	r3, [r7, #0]
 8004072:	460b      	mov	r3, r1
 8004074:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8004076:	7af9      	ldrb	r1, [r7, #11]
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	9300      	str	r3, [sp, #0]
 800407c:	2301      	movs	r3, #1
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	68f8      	ldr	r0, [r7, #12]
 8004082:	f7fe fb51 	bl	8002728 <OD_get_value>
 8004086:	4603      	mov	r3, r0
}
 8004088:	4618      	mov	r0, r3
 800408a:	3710      	adds	r7, #16
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}

08004090 <OD_get_u32>:
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b086      	sub	sp, #24
 8004094:	af02      	add	r7, sp, #8
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	607a      	str	r2, [r7, #4]
 800409a:	603b      	str	r3, [r7, #0]
 800409c:	460b      	mov	r3, r1
 800409e:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80040a0:	7af9      	ldrb	r1, [r7, #11]
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	9300      	str	r3, [sp, #0]
 80040a6:	2304      	movs	r3, #4
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	68f8      	ldr	r0, [r7, #12]
 80040ac:	f7fe fb3c 	bl	8002728 <OD_get_value>
 80040b0:	4603      	mov	r3, r0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3710      	adds	r7, #16
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <OD_set_u32>:
}

/** Set uint32_t variable in Object Dictionary, see @ref OD_set_value */
static inline ODR_t OD_set_u32(const OD_entry_t *entry, uint8_t subIndex,
                               uint32_t val, bool_t odOrig)
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b086      	sub	sp, #24
 80040be:	af02      	add	r7, sp, #8
 80040c0:	60f8      	str	r0, [r7, #12]
 80040c2:	607a      	str	r2, [r7, #4]
 80040c4:	603b      	str	r3, [r7, #0]
 80040c6:	460b      	mov	r3, r1
 80040c8:	72fb      	strb	r3, [r7, #11]
    return OD_set_value(entry, subIndex, &val, sizeof(val), odOrig);
 80040ca:	1d3a      	adds	r2, r7, #4
 80040cc:	7af9      	ldrb	r1, [r7, #11]
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	9300      	str	r3, [sp, #0]
 80040d2:	2304      	movs	r3, #4
 80040d4:	68f8      	ldr	r0, [r7, #12]
 80040d6:	f7fe fb5d 	bl	8002794 <OD_set_value>
 80040da:	4603      	mov	r3, r0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3710      	adds	r7, #16
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <CO_SDO_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_SDO_receive(void *object, void *msg) {
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b086      	sub	sp, #24
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	6039      	str	r1, [r7, #0]
    CO_SDOserver_t *SDO = (CO_SDOserver_t *)object;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	791b      	ldrb	r3, [r3, #4]
 80040f6:	74fb      	strb	r3, [r7, #19]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	3305      	adds	r3, #5
 80040fc:	60fb      	str	r3, [r7, #12]

    /* ignore messages with wrong length */
    if (DLC == 8) {
 80040fe:	7cfb      	ldrb	r3, [r7, #19]
 8004100:	2b08      	cmp	r3, #8
 8004102:	d115      	bne.n	8004130 <CO_SDO_receive+0x4c>
        if (data[0] == 0x80) {
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	2b80      	cmp	r3, #128	@ 0x80
 800410a:	d103      	bne.n	8004114 <CO_SDO_receive+0x30>
            /* abort from client, just make idle */
            SDO->state = CO_SDO_ST_IDLE;
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	2200      	movs	r2, #0
 8004110:	751a      	strb	r2, [r3, #20]
                SDO->pFunctSignalPre(SDO->functSignalObjectPre);
            }
#endif
        }
    }
}
 8004112:	e00d      	b.n	8004130 <CO_SDO_receive+0x4c>
        else if (CO_FLAG_READ(SDO->CANrxNew)) {
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004118:	2b00      	cmp	r3, #0
 800411a:	d109      	bne.n	8004130 <CO_SDO_receive+0x4c>
            memcpy(SDO->CANrxData, data, DLC);
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	333c      	adds	r3, #60	@ 0x3c
 8004120:	7cfa      	ldrb	r2, [r7, #19]
 8004122:	68f9      	ldr	r1, [r7, #12]
 8004124:	4618      	mov	r0, r3
 8004126:	f00e f9a8 	bl	801247a <memcpy>
            CO_FLAG_SET(SDO->CANrxNew);
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	2201      	movs	r2, #1
 800412e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8004130:	bf00      	nop
 8004132:	3718      	adds	r7, #24
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}

08004138 <CO_SDOserver_init_canRxTx>:
                                                  CO_CANmodule_t *CANdevRx,
                                                  uint16_t CANdevRxIdx,
                                                  uint16_t CANdevTxIdx,
                                                  uint32_t COB_IDClientToServer,
                                                  uint32_t COB_IDServerToClient)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b08a      	sub	sp, #40	@ 0x28
 800413c:	af04      	add	r7, sp, #16
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	4611      	mov	r1, r2
 8004144:	461a      	mov	r2, r3
 8004146:	460b      	mov	r3, r1
 8004148:	80fb      	strh	r3, [r7, #6]
 800414a:	4613      	mov	r3, r2
 800414c:	80bb      	strh	r3, [r7, #4]
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_FLAG_OD_DYNAMIC
    /* proceed only, if parameters change */
    if (COB_IDClientToServer == SDO->COB_IDClientToServer
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004152:	6a3a      	ldr	r2, [r7, #32]
 8004154:	429a      	cmp	r2, r3
 8004156:	d106      	bne.n	8004166 <CO_SDOserver_init_canRxTx+0x2e>
        && COB_IDServerToClient == SDO->COB_IDServerToClient
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800415c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800415e:	429a      	cmp	r2, r3
 8004160:	d101      	bne.n	8004166 <CO_SDOserver_init_canRxTx+0x2e>
    ) {
        return CO_ERROR_NO;
 8004162:	2300      	movs	r3, #0
 8004164:	e04e      	b.n	8004204 <CO_SDOserver_init_canRxTx+0xcc>
    }
    /* store variables */
    SDO->COB_IDClientToServer = COB_IDClientToServer;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6a3a      	ldr	r2, [r7, #32]
 800416a:	64da      	str	r2, [r3, #76]	@ 0x4c
    SDO->COB_IDServerToClient = COB_IDServerToClient;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004170:	651a      	str	r2, [r3, #80]	@ 0x50
#endif

    /* verify valid bit */
    uint16_t idC2S = ((COB_IDClientToServer & 0x80000000L) == 0) ?
 8004172:	6a3b      	ldr	r3, [r7, #32]
 8004174:	2b00      	cmp	r3, #0
 8004176:	db02      	blt.n	800417e <CO_SDOserver_init_canRxTx+0x46>
 8004178:	6a3b      	ldr	r3, [r7, #32]
 800417a:	b29b      	uxth	r3, r3
 800417c:	e000      	b.n	8004180 <CO_SDOserver_init_canRxTx+0x48>
 800417e:	2300      	movs	r3, #0
 8004180:	82fb      	strh	r3, [r7, #22]
                     (uint16_t)COB_IDClientToServer : 0;
    uint16_t idS2C = ((COB_IDServerToClient & 0x80000000L) == 0) ?
 8004182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004184:	2b00      	cmp	r3, #0
 8004186:	db02      	blt.n	800418e <CO_SDOserver_init_canRxTx+0x56>
 8004188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800418a:	b29b      	uxth	r3, r3
 800418c:	e000      	b.n	8004190 <CO_SDOserver_init_canRxTx+0x58>
 800418e:	2300      	movs	r3, #0
 8004190:	82bb      	strh	r3, [r7, #20]
                     (uint16_t)COB_IDServerToClient : 0;
    if (idC2S != 0 && idS2C != 0) {
 8004192:	8afb      	ldrh	r3, [r7, #22]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d006      	beq.n	80041a6 <CO_SDOserver_init_canRxTx+0x6e>
 8004198:	8abb      	ldrh	r3, [r7, #20]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d003      	beq.n	80041a6 <CO_SDOserver_init_canRxTx+0x6e>
        SDO->valid = true;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2201      	movs	r2, #1
 80041a2:	611a      	str	r2, [r3, #16]
 80041a4:	e006      	b.n	80041b4 <CO_SDOserver_init_canRxTx+0x7c>
    }
    else {
        idC2S = 0;
 80041a6:	2300      	movs	r3, #0
 80041a8:	82fb      	strh	r3, [r7, #22]
        idS2C = 0;
 80041aa:	2300      	movs	r3, #0
 80041ac:	82bb      	strh	r3, [r7, #20]
        SDO->valid = false;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2200      	movs	r2, #0
 80041b2:	611a      	str	r2, [r3, #16]
    }

    /* configure SDO server CAN reception */
    CO_ReturnError_t ret = CO_CANrxBufferInit(
 80041b4:	8afa      	ldrh	r2, [r7, #22]
 80041b6:	88f9      	ldrh	r1, [r7, #6]
 80041b8:	4b14      	ldr	r3, [pc, #80]	@ (800420c <CO_SDOserver_init_canRxTx+0xd4>)
 80041ba:	9302      	str	r3, [sp, #8]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	9301      	str	r3, [sp, #4]
 80041c0:	2300      	movs	r3, #0
 80041c2:	9300      	str	r3, [sp, #0]
 80041c4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80041c8:	68b8      	ldr	r0, [r7, #8]
 80041ca:	f003 fdbd 	bl	8007d48 <CO_CANrxBufferInit>
 80041ce:	4603      	mov	r3, r0
 80041d0:	74fb      	strb	r3, [r7, #19]
            0,                      /* rtr */
            (void*)SDO,             /* object passed to receive function */
            CO_SDO_receive);        /* this function will process rx msg */

    /* configure SDO server CAN transmission */
    SDO->CANtxBuff = CO_CANtxBufferInit(
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6818      	ldr	r0, [r3, #0]
 80041d6:	8aba      	ldrh	r2, [r7, #20]
 80041d8:	88b9      	ldrh	r1, [r7, #4]
 80041da:	2300      	movs	r3, #0
 80041dc:	9301      	str	r3, [sp, #4]
 80041de:	2308      	movs	r3, #8
 80041e0:	9300      	str	r3, [sp, #0]
 80041e2:	2300      	movs	r3, #0
 80041e4:	f003 fe0e 	bl	8007e04 <CO_CANtxBufferInit>
 80041e8:	4602      	mov	r2, r0
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	605a      	str	r2, [r3, #4]
            idS2C,                  /* CAN identifier */
            0,                      /* rtr */
            8,                      /* number of data bytes */
            0);                     /* synchronous message flag bit */

    if (SDO->CANtxBuff == NULL) {
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d104      	bne.n	8004200 <CO_SDOserver_init_canRxTx+0xc8>
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 80041f6:	23ff      	movs	r3, #255	@ 0xff
 80041f8:	74fb      	strb	r3, [r7, #19]
        SDO->valid = false;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	611a      	str	r2, [r3, #16]
    }

    return ret;
 8004200:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8004204:	4618      	mov	r0, r3
 8004206:	3718      	adds	r7, #24
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	080040e5 	.word	0x080040e5

08004210 <OD_write_1201_additional>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1201_additional(OD_stream_t *stream, const void *buf,
                                      OD_size_t count, OD_size_t *countWritten)
{
 8004210:	b590      	push	{r4, r7, lr}
 8004212:	b08f      	sub	sp, #60	@ 0x3c
 8004214:	af02      	add	r7, sp, #8
 8004216:	60f8      	str	r0, [r7, #12]
 8004218:	60b9      	str	r1, [r7, #8]
 800421a:	607a      	str	r2, [r7, #4]
 800421c:	603b      	str	r3, [r7, #0]
    /* "count" is already verified in *_init() function */
    if (stream == NULL || buf == NULL || countWritten == NULL) {
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d005      	beq.n	8004230 <OD_write_1201_additional+0x20>
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d002      	beq.n	8004230 <OD_write_1201_additional+0x20>
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d101      	bne.n	8004234 <OD_write_1201_additional+0x24>
        return ODR_DEV_INCOMPAT;
 8004230:	2309      	movs	r3, #9
 8004232:	e0f9      	b.n	8004428 <OD_write_1201_additional+0x218>
    }

    CO_SDOserver_t *SDO = (CO_SDOserver_t *)stream->object;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	62fb      	str	r3, [r7, #44]	@ 0x2c

    switch (stream->subIndex) {
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	7c5b      	ldrb	r3, [r3, #17]
 800423e:	2b03      	cmp	r3, #3
 8004240:	f200 80e8 	bhi.w	8004414 <OD_write_1201_additional+0x204>
 8004244:	a201      	add	r2, pc, #4	@ (adr r2, 800424c <OD_write_1201_additional+0x3c>)
 8004246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800424a:	bf00      	nop
 800424c:	0800425d 	.word	0x0800425d
 8004250:	08004261 	.word	0x08004261
 8004254:	08004325 	.word	0x08004325
 8004258:	080043eb 	.word	0x080043eb
        case 0: /* Highest sub-index supported */
            return ODR_READONLY;
 800425c:	2304      	movs	r3, #4
 800425e:	e0e3      	b.n	8004428 <OD_write_1201_additional+0x218>

        case 1: { /* COB-ID client -> server */
            uint32_t COB_ID = CO_getUint32(buf);
 8004260:	68b8      	ldr	r0, [r7, #8]
 8004262:	f7ff feb7 	bl	8003fd4 <CO_getUint32>
 8004266:	61b8      	str	r0, [r7, #24]
            uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	b29b      	uxth	r3, r3
 800426c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004270:	82fb      	strh	r3, [r7, #22]
            uint16_t CAN_ID_cur = (uint16_t)(SDO->COB_IDClientToServer & 0x7FF);
 8004272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004276:	b29b      	uxth	r3, r3
 8004278:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800427c:	82bb      	strh	r3, [r7, #20]
            bool_t valid = (COB_ID & 0x80000000) == 0;
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	43db      	mvns	r3, r3
 8004282:	0fdb      	lsrs	r3, r3, #31
 8004284:	b2db      	uxtb	r3, r3
 8004286:	613b      	str	r3, [r7, #16]

            /* SDO client must not be valid when changing COB_ID */
            if ((COB_ID & 0x3FFFF800) != 0
 8004288:	69ba      	ldr	r2, [r7, #24]
 800428a:	4b69      	ldr	r3, [pc, #420]	@ (8004430 <OD_write_1201_additional+0x220>)
 800428c:	4013      	ands	r3, r2
 800428e:	2b00      	cmp	r3, #0
 8004290:	d134      	bne.n	80042fc <OD_write_1201_additional+0xec>
                || (valid && SDO->valid && CAN_ID != CAN_ID_cur)
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d007      	beq.n	80042a8 <OD_write_1201_additional+0x98>
 8004298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800429a:	691b      	ldr	r3, [r3, #16]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d003      	beq.n	80042a8 <OD_write_1201_additional+0x98>
 80042a0:	8afa      	ldrh	r2, [r7, #22]
 80042a2:	8abb      	ldrh	r3, [r7, #20]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d129      	bne.n	80042fc <OD_write_1201_additional+0xec>
                || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID))
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d028      	beq.n	8004300 <OD_write_1201_additional+0xf0>
 80042ae:	8afb      	ldrh	r3, [r7, #22]
 80042b0:	2b7f      	cmp	r3, #127	@ 0x7f
 80042b2:	d923      	bls.n	80042fc <OD_write_1201_additional+0xec>
 80042b4:	8afb      	ldrh	r3, [r7, #22]
 80042b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042ba:	d903      	bls.n	80042c4 <OD_write_1201_additional+0xb4>
 80042bc:	8afb      	ldrh	r3, [r7, #22]
 80042be:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 80042c2:	d91b      	bls.n	80042fc <OD_write_1201_additional+0xec>
 80042c4:	8afb      	ldrh	r3, [r7, #22]
 80042c6:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 80042ca:	d903      	bls.n	80042d4 <OD_write_1201_additional+0xc4>
 80042cc:	8afb      	ldrh	r3, [r7, #22]
 80042ce:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80042d2:	d313      	bcc.n	80042fc <OD_write_1201_additional+0xec>
 80042d4:	8afb      	ldrh	r3, [r7, #22]
 80042d6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80042da:	d903      	bls.n	80042e4 <OD_write_1201_additional+0xd4>
 80042dc:	8afb      	ldrh	r3, [r7, #22]
 80042de:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 80042e2:	d30b      	bcc.n	80042fc <OD_write_1201_additional+0xec>
 80042e4:	8afb      	ldrh	r3, [r7, #22]
 80042e6:	f5b3 6fdc 	cmp.w	r3, #1760	@ 0x6e0
 80042ea:	d303      	bcc.n	80042f4 <OD_write_1201_additional+0xe4>
 80042ec:	8afb      	ldrh	r3, [r7, #22]
 80042ee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80042f2:	d303      	bcc.n	80042fc <OD_write_1201_additional+0xec>
 80042f4:	8afb      	ldrh	r3, [r7, #22]
 80042f6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80042fa:	d901      	bls.n	8004300 <OD_write_1201_additional+0xf0>
            ) {
                return ODR_INVALID_VALUE;
 80042fc:	230f      	movs	r3, #15
 80042fe:	e093      	b.n	8004428 <OD_write_1201_additional+0x218>
            }
            CO_SDOserver_init_canRxTx(SDO,
 8004300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004302:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8004304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004306:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800430a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800430c:	f8b3 004a 	ldrh.w	r0, [r3, #74]	@ 0x4a
 8004310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004312:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004314:	9301      	str	r3, [sp, #4]
 8004316:	69bb      	ldr	r3, [r7, #24]
 8004318:	9300      	str	r3, [sp, #0]
 800431a:	4603      	mov	r3, r0
 800431c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800431e:	f7ff ff0b 	bl	8004138 <CO_SDOserver_init_canRxTx>
                                      SDO->CANdevRx,
                                      SDO->CANdevRxIdx,
                                      SDO->CANdevTxIdx,
                                      COB_ID,
                                      SDO->COB_IDServerToClient);
            break;
 8004322:	e07a      	b.n	800441a <OD_write_1201_additional+0x20a>
        }

        case 2: { /* COB-ID server -> client */
            uint32_t COB_ID = CO_getUint32(buf);
 8004324:	68b8      	ldr	r0, [r7, #8]
 8004326:	f7ff fe55 	bl	8003fd4 <CO_getUint32>
 800432a:	6278      	str	r0, [r7, #36]	@ 0x24
            uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 800432c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800432e:	b29b      	uxth	r3, r3
 8004330:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004334:	847b      	strh	r3, [r7, #34]	@ 0x22
            uint16_t CAN_ID_cur = (uint16_t)(SDO->COB_IDServerToClient & 0x7FF);
 8004336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004338:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800433a:	b29b      	uxth	r3, r3
 800433c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004340:	843b      	strh	r3, [r7, #32]
            bool_t valid = (COB_ID & 0x80000000) == 0;
 8004342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004344:	43db      	mvns	r3, r3
 8004346:	0fdb      	lsrs	r3, r3, #31
 8004348:	b2db      	uxtb	r3, r3
 800434a:	61fb      	str	r3, [r7, #28]

            /* SDO client must not be valid when changing COB_ID */
            if ((COB_ID & 0x3FFFF800) != 0
 800434c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800434e:	4b38      	ldr	r3, [pc, #224]	@ (8004430 <OD_write_1201_additional+0x220>)
 8004350:	4013      	ands	r3, r2
 8004352:	2b00      	cmp	r3, #0
 8004354:	d134      	bne.n	80043c0 <OD_write_1201_additional+0x1b0>
                || (valid && SDO->valid && CAN_ID != CAN_ID_cur)
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d007      	beq.n	800436c <OD_write_1201_additional+0x15c>
 800435c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800435e:	691b      	ldr	r3, [r3, #16]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d003      	beq.n	800436c <OD_write_1201_additional+0x15c>
 8004364:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8004366:	8c3b      	ldrh	r3, [r7, #32]
 8004368:	429a      	cmp	r2, r3
 800436a:	d129      	bne.n	80043c0 <OD_write_1201_additional+0x1b0>
                || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID))
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d028      	beq.n	80043c4 <OD_write_1201_additional+0x1b4>
 8004372:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004374:	2b7f      	cmp	r3, #127	@ 0x7f
 8004376:	d923      	bls.n	80043c0 <OD_write_1201_additional+0x1b0>
 8004378:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800437a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800437e:	d903      	bls.n	8004388 <OD_write_1201_additional+0x178>
 8004380:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004382:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8004386:	d91b      	bls.n	80043c0 <OD_write_1201_additional+0x1b0>
 8004388:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800438a:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 800438e:	d903      	bls.n	8004398 <OD_write_1201_additional+0x188>
 8004390:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004392:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004396:	d313      	bcc.n	80043c0 <OD_write_1201_additional+0x1b0>
 8004398:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800439a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800439e:	d903      	bls.n	80043a8 <OD_write_1201_additional+0x198>
 80043a0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80043a2:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 80043a6:	d30b      	bcc.n	80043c0 <OD_write_1201_additional+0x1b0>
 80043a8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80043aa:	f5b3 6fdc 	cmp.w	r3, #1760	@ 0x6e0
 80043ae:	d303      	bcc.n	80043b8 <OD_write_1201_additional+0x1a8>
 80043b0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80043b2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80043b6:	d303      	bcc.n	80043c0 <OD_write_1201_additional+0x1b0>
 80043b8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80043ba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80043be:	d901      	bls.n	80043c4 <OD_write_1201_additional+0x1b4>
            ) {
                return ODR_INVALID_VALUE;
 80043c0:	230f      	movs	r3, #15
 80043c2:	e031      	b.n	8004428 <OD_write_1201_additional+0x218>
            }
            CO_SDOserver_init_canRxTx(SDO,
 80043c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043c6:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80043c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043ca:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 80043ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043d0:	f8b3 404a 	ldrh.w	r4, [r3, #74]	@ 0x4a
 80043d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043da:	9201      	str	r2, [sp, #4]
 80043dc:	9300      	str	r3, [sp, #0]
 80043de:	4623      	mov	r3, r4
 80043e0:	4602      	mov	r2, r0
 80043e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80043e4:	f7ff fea8 	bl	8004138 <CO_SDOserver_init_canRxTx>
                                      SDO->CANdevRx,
                                      SDO->CANdevRxIdx,
                                      SDO->CANdevTxIdx,
                                      SDO->COB_IDClientToServer,
                                      COB_ID);
            break;
 80043e8:	e017      	b.n	800441a <OD_write_1201_additional+0x20a>
        }

        case 3: { /* Node-ID of the SDO server */
            if (count != 1) {
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d001      	beq.n	80043f4 <OD_write_1201_additional+0x1e4>
                return ODR_TYPE_MISMATCH;
 80043f0:	230b      	movs	r3, #11
 80043f2:	e019      	b.n	8004428 <OD_write_1201_additional+0x218>
            }
            uint8_t nodeId = CO_getUint8(buf);
 80043f4:	68b8      	ldr	r0, [r7, #8]
 80043f6:	f7ff fddf 	bl	8003fb8 <CO_getUint8>
 80043fa:	4603      	mov	r3, r0
 80043fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            if (nodeId < 1 || nodeId > 127) {
 8004400:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004404:	2b00      	cmp	r3, #0
 8004406:	d003      	beq.n	8004410 <OD_write_1201_additional+0x200>
 8004408:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800440c:	2b00      	cmp	r3, #0
 800440e:	da03      	bge.n	8004418 <OD_write_1201_additional+0x208>
                return ODR_INVALID_VALUE;
 8004410:	230f      	movs	r3, #15
 8004412:	e009      	b.n	8004428 <OD_write_1201_additional+0x218>
            }
            break;
        }

        default:
            return ODR_SUB_NOT_EXIST;
 8004414:	230e      	movs	r3, #14
 8004416:	e007      	b.n	8004428 <OD_write_1201_additional+0x218>
            break;
 8004418:	bf00      	nop
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	68b9      	ldr	r1, [r7, #8]
 8004420:	68f8      	ldr	r0, [r7, #12]
 8004422:	f7fd ff9b 	bl	800235c <OD_writeOriginal>
 8004426:	4603      	mov	r3, r0
}
 8004428:	4618      	mov	r0, r3
 800442a:	3734      	adds	r7, #52	@ 0x34
 800442c:	46bd      	mov	sp, r7
 800442e:	bd90      	pop	{r4, r7, pc}
 8004430:	3ffff800 	.word	0x3ffff800

08004434 <CO_SDOserver_init>:
                                   CO_CANmodule_t *CANdevRx,
                                   uint16_t CANdevRxIdx,
                                   CO_CANmodule_t *CANdevTx,
                                   uint16_t CANdevTxIdx,
                                   uint32_t *errInfo)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b08c      	sub	sp, #48	@ 0x30
 8004438:	af02      	add	r7, sp, #8
 800443a:	60f8      	str	r0, [r7, #12]
 800443c:	60b9      	str	r1, [r7, #8]
 800443e:	607a      	str	r2, [r7, #4]
 8004440:	70fb      	strb	r3, [r7, #3]
    /* verify arguments */
    if (SDO == NULL || OD == NULL || CANdevRx == NULL || CANdevTx == NULL) {
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d008      	beq.n	800445a <CO_SDOserver_init+0x26>
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d005      	beq.n	800445a <CO_SDOserver_init+0x26>
 800444e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004450:	2b00      	cmp	r3, #0
 8004452:	d002      	beq.n	800445a <CO_SDOserver_init+0x26>
 8004454:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004456:	2b00      	cmp	r3, #0
 8004458:	d102      	bne.n	8004460 <CO_SDOserver_init+0x2c>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800445a:	f04f 33ff 	mov.w	r3, #4294967295
 800445e:	e0f5      	b.n	800464c <CO_SDOserver_init+0x218>
    }

    /* Configure object variables */
    SDO->OD = OD;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	68ba      	ldr	r2, [r7, #8]
 8004464:	609a      	str	r2, [r3, #8]
    SDO->nodeId = nodeId;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	78fa      	ldrb	r2, [r7, #3]
 800446a:	731a      	strb	r2, [r3, #12]
#if ((CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED)
    SDO->SDOtimeoutTime_us = (uint32_t)SDOtimeoutTime_ms * 1000;
 800446c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800446e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004472:	fb03 f202 	mul.w	r2, r3, r2
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	675a      	str	r2, [r3, #116]	@ 0x74
#endif
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK
    SDO->block_SDOtimeoutTime_us = (uint32_t)SDOtimeoutTime_ms * 700;
#endif
    SDO->state = CO_SDO_ST_IDLE;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2200      	movs	r2, #0
 800447e:	751a      	strb	r2, [r3, #20]
#endif

    /* configure CAN identifiers and SDO server parameters if available */
    uint16_t CanId_ClientToServer, CanId_ServerToClient;

    if (OD_1200_SDOsrvPar == NULL) {
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d117      	bne.n	80044b6 <CO_SDOserver_init+0x82>
        /* configure default SDO channel */
        if (nodeId < 1 || nodeId > 127) return CO_ERROR_ILLEGAL_ARGUMENT;
 8004486:	78fb      	ldrb	r3, [r7, #3]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d003      	beq.n	8004494 <CO_SDOserver_init+0x60>
 800448c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004490:	2b00      	cmp	r3, #0
 8004492:	da02      	bge.n	800449a <CO_SDOserver_init+0x66>
 8004494:	f04f 33ff 	mov.w	r3, #4294967295
 8004498:	e0d8      	b.n	800464c <CO_SDOserver_init+0x218>

        CanId_ClientToServer = CO_CAN_ID_SDO_CLI + nodeId;
 800449a:	78fb      	ldrb	r3, [r7, #3]
 800449c:	b29b      	uxth	r3, r3
 800449e:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 80044a2:	84fb      	strh	r3, [r7, #38]	@ 0x26
        CanId_ServerToClient = CO_CAN_ID_SDO_SRV + nodeId;
 80044a4:	78fb      	ldrb	r3, [r7, #3]
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	f503 63b0 	add.w	r3, r3, #1408	@ 0x580
 80044ac:	84bb      	strh	r3, [r7, #36]	@ 0x24
        SDO->valid = true;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2201      	movs	r2, #1
 80044b2:	611a      	str	r2, [r3, #16]
 80044b4:	e0a4      	b.n	8004600 <CO_SDOserver_init+0x1cc>
    }
    else {
        uint16_t OD_SDOsrvParIdx = OD_getIndex(OD_1200_SDOsrvPar);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f7ff fd9a 	bl	8003ff0 <OD_getIndex>
 80044bc:	4603      	mov	r3, r0
 80044be:	847b      	strh	r3, [r7, #34]	@ 0x22

        if (OD_SDOsrvParIdx == OD_H1200_SDO_SERVER_1_PARAM) {
 80044c0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80044c2:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 80044c6:	d123      	bne.n	8004510 <CO_SDOserver_init+0xdc>
            /* configure default SDO channel and SDO server parameters for it */
            if (nodeId < 1 || nodeId > 127) return CO_ERROR_ILLEGAL_ARGUMENT;
 80044c8:	78fb      	ldrb	r3, [r7, #3]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d003      	beq.n	80044d6 <CO_SDOserver_init+0xa2>
 80044ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	da02      	bge.n	80044dc <CO_SDOserver_init+0xa8>
 80044d6:	f04f 33ff 	mov.w	r3, #4294967295
 80044da:	e0b7      	b.n	800464c <CO_SDOserver_init+0x218>

            CanId_ClientToServer = CO_CAN_ID_SDO_CLI + nodeId;
 80044dc:	78fb      	ldrb	r3, [r7, #3]
 80044de:	b29b      	uxth	r3, r3
 80044e0:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 80044e4:	84fb      	strh	r3, [r7, #38]	@ 0x26
            CanId_ServerToClient = CO_CAN_ID_SDO_SRV + nodeId;
 80044e6:	78fb      	ldrb	r3, [r7, #3]
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	f503 63b0 	add.w	r3, r3, #1408	@ 0x580
 80044ee:	84bb      	strh	r3, [r7, #36]	@ 0x24
            SDO->valid = true;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2201      	movs	r2, #1
 80044f4:	611a      	str	r2, [r3, #16]

            OD_set_u32(OD_1200_SDOsrvPar, 1, CanId_ClientToServer, true);
 80044f6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80044f8:	2301      	movs	r3, #1
 80044fa:	2101      	movs	r1, #1
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f7ff fddc 	bl	80040ba <OD_set_u32>
            OD_set_u32(OD_1200_SDOsrvPar, 2, CanId_ServerToClient, true);
 8004502:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004504:	2301      	movs	r3, #1
 8004506:	2102      	movs	r1, #2
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f7ff fdd6 	bl	80040ba <OD_set_u32>
 800450e:	e077      	b.n	8004600 <CO_SDOserver_init+0x1cc>
        }
        else if (OD_SDOsrvParIdx > OD_H1200_SDO_SERVER_1_PARAM
 8004510:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004512:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 8004516:	d96f      	bls.n	80045f8 <CO_SDOserver_init+0x1c4>
                && OD_SDOsrvParIdx <= (OD_H1200_SDO_SERVER_1_PARAM + 0x7F)
 8004518:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800451a:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 800451e:	d26b      	bcs.n	80045f8 <CO_SDOserver_init+0x1c4>
            /* configure additional SDO channel and SDO server parameters for it */
            uint8_t maxSubIndex;
            uint32_t COB_IDClientToServer32, COB_IDServerToClient32;

            /* get and verify parameters from Object Dictionary (initial values) */
            ODR_t odRet0 = OD_get_u8(OD_1200_SDOsrvPar, 0, &maxSubIndex, true);
 8004520:	f107 021d 	add.w	r2, r7, #29
 8004524:	2301      	movs	r3, #1
 8004526:	2100      	movs	r1, #0
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f7ff fd9c 	bl	8004066 <OD_get_u8>
 800452e:	4603      	mov	r3, r0
 8004530:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
            ODR_t odRet1 = OD_get_u32(OD_1200_SDOsrvPar, 1,
 8004534:	f107 0218 	add.w	r2, r7, #24
 8004538:	2301      	movs	r3, #1
 800453a:	2101      	movs	r1, #1
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f7ff fda7 	bl	8004090 <OD_get_u32>
 8004542:	4603      	mov	r3, r0
 8004544:	f887 3020 	strb.w	r3, [r7, #32]
                                    &COB_IDClientToServer32, true);
            ODR_t odRet2 = OD_get_u32(OD_1200_SDOsrvPar, 2,
 8004548:	f107 0214 	add.w	r2, r7, #20
 800454c:	2301      	movs	r3, #1
 800454e:	2102      	movs	r1, #2
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f7ff fd9d 	bl	8004090 <OD_get_u32>
 8004556:	4603      	mov	r3, r0
 8004558:	77fb      	strb	r3, [r7, #31]
                                    &COB_IDServerToClient32, true);

            if (odRet0 != ODR_OK || (maxSubIndex != 2 && maxSubIndex != 3)
 800455a:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800455e:	2b00      	cmp	r3, #0
 8004560:	d10d      	bne.n	800457e <CO_SDOserver_init+0x14a>
 8004562:	7f7b      	ldrb	r3, [r7, #29]
 8004564:	2b02      	cmp	r3, #2
 8004566:	d002      	beq.n	800456e <CO_SDOserver_init+0x13a>
 8004568:	7f7b      	ldrb	r3, [r7, #29]
 800456a:	2b03      	cmp	r3, #3
 800456c:	d107      	bne.n	800457e <CO_SDOserver_init+0x14a>
                || odRet1 != ODR_OK || odRet2 != ODR_OK
 800456e:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d103      	bne.n	800457e <CO_SDOserver_init+0x14a>
 8004576:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d008      	beq.n	8004590 <CO_SDOserver_init+0x15c>
            ) {
                if (errInfo != NULL) *errInfo = OD_SDOsrvParIdx;
 800457e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004580:	2b00      	cmp	r3, #0
 8004582:	d002      	beq.n	800458a <CO_SDOserver_init+0x156>
 8004584:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8004586:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004588:	601a      	str	r2, [r3, #0]
                return CO_ERROR_OD_PARAMETERS;
 800458a:	f06f 030b 	mvn.w	r3, #11
 800458e:	e05d      	b.n	800464c <CO_SDOserver_init+0x218>
            }


            CanId_ClientToServer = ((COB_IDClientToServer32 & 0x80000000) == 0)
 8004590:	69bb      	ldr	r3, [r7, #24]
 8004592:	2b00      	cmp	r3, #0
 8004594:	db05      	blt.n	80045a2 <CO_SDOserver_init+0x16e>
                                ? (uint16_t)(COB_IDClientToServer32 & 0x7FF) : 0;
 8004596:	69bb      	ldr	r3, [r7, #24]
 8004598:	b29b      	uxth	r3, r3
            CanId_ClientToServer = ((COB_IDClientToServer32 & 0x80000000) == 0)
 800459a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800459e:	b29b      	uxth	r3, r3
 80045a0:	e000      	b.n	80045a4 <CO_SDOserver_init+0x170>
 80045a2:	2300      	movs	r3, #0
 80045a4:	84fb      	strh	r3, [r7, #38]	@ 0x26
            CanId_ServerToClient = ((COB_IDServerToClient32 & 0x80000000) == 0)
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	db05      	blt.n	80045b8 <CO_SDOserver_init+0x184>
                                ? (uint16_t)(COB_IDServerToClient32 & 0x7FF) : 0;
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	b29b      	uxth	r3, r3
            CanId_ServerToClient = ((COB_IDServerToClient32 & 0x80000000) == 0)
 80045b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	e000      	b.n	80045ba <CO_SDOserver_init+0x186>
 80045b8:	2300      	movs	r3, #0
 80045ba:	84bb      	strh	r3, [r7, #36]	@ 0x24

    #if (CO_CONFIG_SDO_SRV) & CO_CONFIG_FLAG_OD_DYNAMIC
            SDO->OD_1200_extension.object = SDO;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	68fa      	ldr	r2, [r7, #12]
 80045c0:	655a      	str	r2, [r3, #84]	@ 0x54
            SDO->OD_1200_extension.read = OD_readOriginal;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	4a23      	ldr	r2, [pc, #140]	@ (8004654 <CO_SDOserver_init+0x220>)
 80045c6:	659a      	str	r2, [r3, #88]	@ 0x58
            SDO->OD_1200_extension.write = OD_write_1201_additional;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	4a23      	ldr	r2, [pc, #140]	@ (8004658 <CO_SDOserver_init+0x224>)
 80045cc:	65da      	str	r2, [r3, #92]	@ 0x5c
            ODR_t odRetE = OD_extension_init(OD_1200_SDOsrvPar,
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	3354      	adds	r3, #84	@ 0x54
 80045d2:	4619      	mov	r1, r3
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f7ff fd32 	bl	800403e <OD_extension_init>
 80045da:	4603      	mov	r3, r0
 80045dc:	77bb      	strb	r3, [r7, #30]
                                            &SDO->OD_1200_extension);
            if (odRetE != ODR_OK) {
 80045de:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d00b      	beq.n	80045fe <CO_SDOserver_init+0x1ca>
                if (errInfo != NULL) *errInfo = OD_SDOsrvParIdx;
 80045e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d002      	beq.n	80045f2 <CO_SDOserver_init+0x1be>
 80045ec:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80045ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045f0:	601a      	str	r2, [r3, #0]
                return CO_ERROR_OD_PARAMETERS;
 80045f2:	f06f 030b 	mvn.w	r3, #11
 80045f6:	e029      	b.n	800464c <CO_SDOserver_init+0x218>
            }
    #endif
        }
        else {
            return CO_ERROR_ILLEGAL_ARGUMENT;
 80045f8:	f04f 33ff 	mov.w	r3, #4294967295
 80045fc:	e026      	b.n	800464c <CO_SDOserver_init+0x218>
        ) {
 80045fe:	bf00      	nop
        }
    }
    CO_FLAG_CLEAR(SDO->CANrxNew);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2200      	movs	r2, #0
 8004604:	639a      	str	r2, [r3, #56]	@ 0x38

    /* store the parameters and configure CANrx and CANtx */
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_FLAG_OD_DYNAMIC
    SDO->CANdevRx = CANdevRx;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800460a:	645a      	str	r2, [r3, #68]	@ 0x44
    SDO->CANdevRxIdx = CANdevRxIdx;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8004610:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    SDO->CANdevTxIdx = CANdevTxIdx;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800461a:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    /* set to zero to make sure CO_SDOserver_init_canRxTx() will reconfig CAN */
    SDO->COB_IDClientToServer = 0;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2200      	movs	r2, #0
 8004622:	64da      	str	r2, [r3, #76]	@ 0x4c
    SDO->COB_IDServerToClient = 0;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2200      	movs	r2, #0
 8004628:	651a      	str	r2, [r3, #80]	@ 0x50
#endif
    SDO->CANdevTx = CANdevTx;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800462e:	601a      	str	r2, [r3, #0]

    return CO_SDOserver_init_canRxTx(SDO,
 8004630:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004632:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004634:	f8b7 0040 	ldrh.w	r0, [r7, #64]	@ 0x40
 8004638:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 800463a:	9201      	str	r2, [sp, #4]
 800463c:	9300      	str	r3, [sp, #0]
 800463e:	4603      	mov	r3, r0
 8004640:	460a      	mov	r2, r1
 8004642:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	f7ff fd77 	bl	8004138 <CO_SDOserver_init_canRxTx>
 800464a:	4603      	mov	r3, r0
                                     CANdevRx,
                                     CANdevRxIdx,
                                     CANdevTxIdx,
                                     CanId_ClientToServer,
                                     CanId_ServerToClient);
}
 800464c:	4618      	mov	r0, r3
 800464e:	3728      	adds	r7, #40	@ 0x28
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}
 8004654:	080022ad 	.word	0x080022ad
 8004658:	08004211 	.word	0x08004211

0800465c <validateAndWriteToOD>:
 * CO_SDO_ST_ABORT */
static bool_t validateAndWriteToOD(CO_SDOserver_t *SDO,
                                   CO_SDO_abortCode_t *abortCode,
                                   uint8_t crcOperation,
                                   uint16_t crcClient)
{
 800465c:	b590      	push	{r4, r7, lr}
 800465e:	b08d      	sub	sp, #52	@ 0x34
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	4611      	mov	r1, r2
 8004668:	461a      	mov	r2, r3
 800466a:	460b      	mov	r3, r1
 800466c:	71fb      	strb	r3, [r7, #7]
 800466e:	4613      	mov	r3, r2
 8004670:	80bb      	strh	r3, [r7, #4]
    OD_size_t bufOffsetWrOrig = SDO->bufOffsetWr;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004678:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (SDO->finished) {
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800467e:	2b00      	cmp	r3, #0
 8004680:	d07b      	beq.n	800477a <validateAndWriteToOD+0x11e>
        /* Verify if size of data downloaded matches size indicated. */
        if (SDO->sizeInd > 0 && SDO->sizeTran != SDO->sizeInd) {
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004686:	2b00      	cmp	r3, #0
 8004688:	d015      	beq.n	80046b6 <validateAndWriteToOD+0x5a>
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004692:	429a      	cmp	r2, r3
 8004694:	d00f      	beq.n	80046b6 <validateAndWriteToOD+0x5a>
            *abortCode = (SDO->sizeTran > SDO->sizeInd) ?
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
                         CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 800469e:	429a      	cmp	r2, r3
 80046a0:	d901      	bls.n	80046a6 <validateAndWriteToOD+0x4a>
 80046a2:	4a77      	ldr	r2, [pc, #476]	@ (8004880 <validateAndWriteToOD+0x224>)
 80046a4:	e000      	b.n	80046a8 <validateAndWriteToOD+0x4c>
 80046a6:	4a77      	ldr	r2, [pc, #476]	@ (8004884 <validateAndWriteToOD+0x228>)
            *abortCode = (SDO->sizeTran > SDO->sizeInd) ?
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2201      	movs	r2, #1
 80046b0:	751a      	strb	r2, [r3, #20]
            return false;
 80046b2:	2300      	movs	r3, #0
 80046b4:	e0df      	b.n	8004876 <validateAndWriteToOD+0x21a>
        if ((SDO->OD_IO.stream.attribute & ODA_MB) != 0) {
            reverseBytes(SDO->buf, SDO->bufOffsetWr);
        }
#endif

        OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	6a1b      	ldr	r3, [r3, #32]
 80046ba:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* If dataType is string, then size of data downloaded may be
         * shorter than size of OD data buffer. If so, add two zero bytes
         * to terminate (unicode) string. Shorten also OD data size,
         * (temporary, send information about EOF into OD_IO.write) */
        if ((SDO->OD_IO.stream.attribute & ODA_STR) != 0
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80046c2:	b25b      	sxtb	r3, r3
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	da3c      	bge.n	8004742 <validateAndWriteToOD+0xe6>
            && (sizeInOd == 0 || SDO->sizeTran < sizeInOd)
 80046c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d004      	beq.n	80046d8 <validateAndWriteToOD+0x7c>
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d934      	bls.n	8004742 <validateAndWriteToOD+0xe6>
            && (SDO->bufOffsetWr + 2) <= CO_CONFIG_SDO_SRV_BUFFER_SIZE
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80046de:	3302      	adds	r3, #2
 80046e0:	2b20      	cmp	r3, #32
 80046e2:	d82e      	bhi.n	8004742 <validateAndWriteToOD+0xe6>
        ) {
            SDO->buf[SDO->bufOffsetWr++] = 0;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80046ea:	1c59      	adds	r1, r3, #1
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	f8c2 10a0 	str.w	r1, [r2, #160]	@ 0xa0
 80046f2:	68fa      	ldr	r2, [r7, #12]
 80046f4:	4413      	add	r3, r2
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            SDO->sizeTran++;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004700:	1c5a      	adds	r2, r3, #1
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	669a      	str	r2, [r3, #104]	@ 0x68
            if (sizeInOd == 0 || SDO->sizeTran < sizeInOd) {
 8004706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004708:	2b00      	cmp	r3, #0
 800470a:	d004      	beq.n	8004716 <validateAndWriteToOD+0xba>
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004710:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004712:	429a      	cmp	r2, r3
 8004714:	d910      	bls.n	8004738 <validateAndWriteToOD+0xdc>
                SDO->buf[SDO->bufOffsetWr++] = 0;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800471c:	1c59      	adds	r1, r3, #1
 800471e:	68fa      	ldr	r2, [r7, #12]
 8004720:	f8c2 10a0 	str.w	r1, [r2, #160]	@ 0xa0
 8004724:	68fa      	ldr	r2, [r7, #12]
 8004726:	4413      	add	r3, r2
 8004728:	2200      	movs	r2, #0
 800472a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                SDO->sizeTran++;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004732:	1c5a      	adds	r2, r3, #1
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	669a      	str	r2, [r3, #104]	@ 0x68
            }
            SDO->OD_IO.stream.dataLength = SDO->sizeTran;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	621a      	str	r2, [r3, #32]
 8004740:	e02d      	b.n	800479e <validateAndWriteToOD+0x142>
        }
        /* Indicate OD data size, if not indicated. Can be used for EOF check.*/
        else if (sizeInOd == 0) {
 8004742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004744:	2b00      	cmp	r3, #0
 8004746:	d104      	bne.n	8004752 <validateAndWriteToOD+0xf6>
            SDO->OD_IO.stream.dataLength = SDO->sizeTran;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	621a      	str	r2, [r3, #32]
 8004750:	e025      	b.n	800479e <validateAndWriteToOD+0x142>
        }
        /* Verify if size of data downloaded matches data size in OD. */
        else if (SDO->sizeTran != sizeInOd) {
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004756:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004758:	429a      	cmp	r2, r3
 800475a:	d020      	beq.n	800479e <validateAndWriteToOD+0x142>
            *abortCode = (SDO->sizeTran > sizeInOd) ?
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                         CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 8004760:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004762:	429a      	cmp	r2, r3
 8004764:	d201      	bcs.n	800476a <validateAndWriteToOD+0x10e>
 8004766:	4a46      	ldr	r2, [pc, #280]	@ (8004880 <validateAndWriteToOD+0x224>)
 8004768:	e000      	b.n	800476c <validateAndWriteToOD+0x110>
 800476a:	4a46      	ldr	r2, [pc, #280]	@ (8004884 <validateAndWriteToOD+0x228>)
            *abortCode = (SDO->sizeTran > sizeInOd) ?
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2201      	movs	r2, #1
 8004774:	751a      	strb	r2, [r3, #20]
            return false;
 8004776:	2300      	movs	r3, #0
 8004778:	e07d      	b.n	8004876 <validateAndWriteToOD+0x21a>
        }
    }
    else {
        /* Verify if size of data downloaded is not too large. */
        if (SDO->sizeInd > 0 && SDO->sizeTran > SDO->sizeInd) {
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800477e:	2b00      	cmp	r3, #0
 8004780:	d00d      	beq.n	800479e <validateAndWriteToOD+0x142>
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800478a:	429a      	cmp	r2, r3
 800478c:	d907      	bls.n	800479e <validateAndWriteToOD+0x142>
            *abortCode = CO_SDO_AB_DATA_LONG;
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	4a3b      	ldr	r2, [pc, #236]	@ (8004880 <validateAndWriteToOD+0x224>)
 8004792:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2201      	movs	r2, #1
 8004798:	751a      	strb	r2, [r3, #20]
            return false;
 800479a:	2300      	movs	r3, #0
 800479c:	e06b      	b.n	8004876 <validateAndWriteToOD+0x21a>
#endif
    /* may be unused */
    (void) crcOperation; (void) crcClient; (void) bufOffsetWrOrig;

    /* write data */
    OD_size_t countWritten = 0;
 800479e:	2300      	movs	r3, #0
 80047a0:	617b      	str	r3, [r7, #20]
    bool_t lock = OD_mappable(&SDO->OD_IO.stream);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	3318      	adds	r3, #24
 80047a6:	4618      	mov	r0, r3
 80047a8:	f7ff fc33 	bl	8004012 <OD_mappable>
 80047ac:	6278      	str	r0, [r7, #36]	@ 0x24

    if (lock) { CO_LOCK_OD(SDO->CANdevTx); }
 80047ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d008      	beq.n	80047c6 <validateAndWriteToOD+0x16a>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80047b8:	f3ef 8210 	mrs	r2, PRIMASK
 80047bc:	61fa      	str	r2, [r7, #28]
  return(result);
 80047be:	69fa      	ldr	r2, [r7, #28]
 80047c0:	635a      	str	r2, [r3, #52]	@ 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 80047c2:	b672      	cpsid	i
}
 80047c4:	bf00      	nop
    ODR_t odRet = SDO->OD_IO.write(&SDO->OD_IO.stream, SDO->buf,
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f103 0018 	add.w	r0, r3, #24
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f103 017c 	add.w	r1, r3, #124	@ 0x7c
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80047dc:	f107 0314 	add.w	r3, r7, #20
 80047e0:	47a0      	blx	r4
 80047e2:	4603      	mov	r3, r0
 80047e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                                   SDO->bufOffsetWr, &countWritten);
    if (lock) { CO_UNLOCK_OD(SDO->CANdevTx); }
 80047e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d007      	beq.n	80047fe <validateAndWriteToOD+0x1a2>
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047f4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047f6:	69bb      	ldr	r3, [r7, #24]
 80047f8:	f383 8810 	msr	PRIMASK, r3
}
 80047fc:	bf00      	nop

    SDO->bufOffsetWr = 0;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2200      	movs	r2, #0
 8004802:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

    /* verify write error value */
    if (odRet != ODR_OK && odRet != ODR_PARTIAL) {
 8004806:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 800480a:	2b00      	cmp	r3, #0
 800480c:	d011      	beq.n	8004832 <validateAndWriteToOD+0x1d6>
 800480e:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8004812:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004816:	d00c      	beq.n	8004832 <validateAndWriteToOD+0x1d6>
        *abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8004818:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 800481c:	4618      	mov	r0, r3
 800481e:	f7fd ff65 	bl	80026ec <OD_getSDOabCode>
 8004822:	4602      	mov	r2, r0
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2201      	movs	r2, #1
 800482c:	751a      	strb	r2, [r3, #20]
        return false;
 800482e:	2300      	movs	r3, #0
 8004830:	e021      	b.n	8004876 <validateAndWriteToOD+0x21a>
    }
    else if (SDO->finished && odRet == ODR_PARTIAL) {
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00c      	beq.n	8004854 <validateAndWriteToOD+0x1f8>
 800483a:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 800483e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004842:	d107      	bne.n	8004854 <validateAndWriteToOD+0x1f8>
        /* OD variable was not written completely, but SDO download finished */
        *abortCode = CO_SDO_AB_DATA_SHORT;
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	4a0f      	ldr	r2, [pc, #60]	@ (8004884 <validateAndWriteToOD+0x228>)
 8004848:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2201      	movs	r2, #1
 800484e:	751a      	strb	r2, [r3, #20]
        return false;
 8004850:	2300      	movs	r3, #0
 8004852:	e010      	b.n	8004876 <validateAndWriteToOD+0x21a>
    }
    else if (!SDO->finished && odRet == ODR_OK) {
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004858:	2b00      	cmp	r3, #0
 800485a:	d10b      	bne.n	8004874 <validateAndWriteToOD+0x218>
 800485c:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8004860:	2b00      	cmp	r3, #0
 8004862:	d107      	bne.n	8004874 <validateAndWriteToOD+0x218>
        /* OD variable was written completely, but SDO download still has data*/
        *abortCode = CO_SDO_AB_DATA_LONG;
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	4a06      	ldr	r2, [pc, #24]	@ (8004880 <validateAndWriteToOD+0x224>)
 8004868:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2201      	movs	r2, #1
 800486e:	751a      	strb	r2, [r3, #20]
        return false;
 8004870:	2300      	movs	r3, #0
 8004872:	e000      	b.n	8004876 <validateAndWriteToOD+0x21a>
    }

    return true;
 8004874:	2301      	movs	r3, #1
}
 8004876:	4618      	mov	r0, r3
 8004878:	3734      	adds	r7, #52	@ 0x34
 800487a:	46bd      	mov	sp, r7
 800487c:	bd90      	pop	{r4, r7, pc}
 800487e:	bf00      	nop
 8004880:	06070012 	.word	0x06070012
 8004884:	06070013 	.word	0x06070013

08004888 <readFromOd>:
 * CO_SDO_ST_ABORT */
static bool_t readFromOd(CO_SDOserver_t *SDO,
                         CO_SDO_abortCode_t *abortCode,
                         OD_size_t countMinimum,
                         bool_t calculateCrc)
{
 8004888:	b590      	push	{r4, r7, lr}
 800488a:	b08f      	sub	sp, #60	@ 0x3c
 800488c:	af00      	add	r7, sp, #0
 800488e:	60f8      	str	r0, [r7, #12]
 8004890:	60b9      	str	r1, [r7, #8]
 8004892:	607a      	str	r2, [r7, #4]
 8004894:	603b      	str	r3, [r7, #0]
    OD_size_t countRemain = SDO->bufOffsetWr - SDO->bufOffsetRd;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (!SDO->finished && countRemain < countMinimum) {
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	f040 80b1 	bne.w	8004a12 <readFromOd+0x18a>
 80048b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	f080 80ac 	bcs.w	8004a12 <readFromOd+0x18a>
        /* first move remaining data to the start of the buffer */
        memmove(SDO->buf, SDO->buf + SDO->bufOffsetRd, countRemain);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f103 027c 	add.w	r2, r3, #124	@ 0x7c
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80048cc:	4413      	add	r3, r2
 80048ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048d0:	4619      	mov	r1, r3
 80048d2:	f00d fd29 	bl	8012328 <memmove>
        SDO->bufOffsetRd = 0;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2200      	movs	r2, #0
 80048da:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        SDO->bufOffsetWr = countRemain;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048e2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

        /* Get size of free data buffer */
        OD_size_t countRdRequest = CO_CONFIG_SDO_SRV_BUFFER_SIZE - countRemain;
 80048e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048e8:	f1c3 0320 	rsb	r3, r3, #32
 80048ec:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* load data from OD variable into the buffer */
        OD_size_t countRd = 0;
 80048ee:	2300      	movs	r3, #0
 80048f0:	617b      	str	r3, [r7, #20]
        uint8_t *bufShifted = SDO->buf + countRemain;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	f103 027c 	add.w	r2, r3, #124	@ 0x7c
 80048f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048fa:	4413      	add	r3, r2
 80048fc:	627b      	str	r3, [r7, #36]	@ 0x24
        bool_t lock = OD_mappable(&SDO->OD_IO.stream);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	3318      	adds	r3, #24
 8004902:	4618      	mov	r0, r3
 8004904:	f7ff fb85 	bl	8004012 <OD_mappable>
 8004908:	6238      	str	r0, [r7, #32]

        if (lock) { CO_LOCK_OD(SDO->CANdevTx); }
 800490a:	6a3b      	ldr	r3, [r7, #32]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d008      	beq.n	8004922 <readFromOd+0x9a>
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004914:	f3ef 8210 	mrs	r2, PRIMASK
 8004918:	61fa      	str	r2, [r7, #28]
  return(result);
 800491a:	69fa      	ldr	r2, [r7, #28]
 800491c:	635a      	str	r2, [r3, #52]	@ 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 800491e:	b672      	cpsid	i
}
 8004920:	bf00      	nop
        ODR_t odRet = SDO->OD_IO.read(&SDO->OD_IO.stream, bufShifted,
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	f103 0018 	add.w	r0, r3, #24
 800492c:	f107 0314 	add.w	r3, r7, #20
 8004930:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004932:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004934:	47a0      	blx	r4
 8004936:	4603      	mov	r3, r0
 8004938:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                                      countRdRequest, &countRd);
        if (lock) { CO_UNLOCK_OD(SDO->CANdevTx); }
 800493c:	6a3b      	ldr	r3, [r7, #32]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d007      	beq.n	8004952 <readFromOd+0xca>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004948:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800494a:	69bb      	ldr	r3, [r7, #24]
 800494c:	f383 8810 	msr	PRIMASK, r3
}
 8004950:	bf00      	nop

        if (odRet != ODR_OK && odRet != ODR_PARTIAL) {
 8004952:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8004956:	2b00      	cmp	r3, #0
 8004958:	d011      	beq.n	800497e <readFromOd+0xf6>
 800495a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800495e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004962:	d00c      	beq.n	800497e <readFromOd+0xf6>
            *abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8004964:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8004968:	4618      	mov	r0, r3
 800496a:	f7fd febf 	bl	80026ec <OD_getSDOabCode>
 800496e:	4602      	mov	r2, r0
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2201      	movs	r2, #1
 8004978:	751a      	strb	r2, [r3, #20]
            return false;
 800497a:	2300      	movs	r3, #0
 800497c:	e04a      	b.n	8004a14 <readFromOd+0x18c>
        }

        /* if data is string, send only data up to null termination */
        if (countRd > 0 && (SDO->OD_IO.stream.attribute & ODA_STR) != 0) {
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d022      	beq.n	80049ca <readFromOd+0x142>
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800498a:	b25b      	sxtb	r3, r3
 800498c:	2b00      	cmp	r3, #0
 800498e:	da1c      	bge.n	80049ca <readFromOd+0x142>
            bufShifted[countRd] = 0; /* (SDO->buf is one byte larger) */
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004994:	4413      	add	r3, r2
 8004996:	2200      	movs	r2, #0
 8004998:	701a      	strb	r2, [r3, #0]
            OD_size_t countStr = (OD_size_t)strlen((char *)bufShifted);
 800499a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800499c:	f7fb fc88 	bl	80002b0 <strlen>
 80049a0:	6338      	str	r0, [r7, #48]	@ 0x30
            if (countStr == 0) countStr = 1; /* zero length is not allowed */
 80049a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d101      	bne.n	80049ac <readFromOd+0x124>
 80049a8:	2301      	movs	r3, #1
 80049aa:	633b      	str	r3, [r7, #48]	@ 0x30
            if (countStr < countRd) {
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d20a      	bcs.n	80049ca <readFromOd+0x142>
                /* string terminator found, read is finished, shorten data */
                countRd = countStr;
 80049b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b6:	617b      	str	r3, [r7, #20]
                odRet = ODR_OK;
 80049b8:	2300      	movs	r3, #0
 80049ba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                SDO->OD_IO.stream.dataLength = SDO->sizeTran + countRd;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	441a      	add	r2, r3
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	621a      	str	r2, [r3, #32]
            }
        }

        /* partial or finished read */
        SDO->bufOffsetWr = countRemain + countRd;
 80049ca:	697a      	ldr	r2, [r7, #20]
 80049cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049ce:	441a      	add	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        if (SDO->bufOffsetWr == 0 || odRet == ODR_PARTIAL) {
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d004      	beq.n	80049ea <readFromOd+0x162>
 80049e0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80049e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049e8:	d110      	bne.n	8004a0c <readFromOd+0x184>
            SDO->finished = false;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2200      	movs	r2, #0
 80049ee:	671a      	str	r2, [r3, #112]	@ 0x70
            if (SDO->bufOffsetWr < countMinimum) {
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d90a      	bls.n	8004a12 <readFromOd+0x18a>
                *abortCode = CO_SDO_AB_DEVICE_INCOMPAT;
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	4a07      	ldr	r2, [pc, #28]	@ (8004a1c <readFromOd+0x194>)
 8004a00:	601a      	str	r2, [r3, #0]
                SDO->state = CO_SDO_ST_ABORT;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2201      	movs	r2, #1
 8004a06:	751a      	strb	r2, [r3, #20]
                return false;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	e003      	b.n	8004a14 <readFromOd+0x18c>
            }
        }
        else {
            SDO->finished = true;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	671a      	str	r2, [r3, #112]	@ 0x70
            SDO->block_crc = crc16_ccitt(bufShifted, countRd, SDO->block_crc);
        }
#endif

    }
    return true;
 8004a12:	2301      	movs	r3, #1
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	373c      	adds	r7, #60	@ 0x3c
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd90      	pop	{r4, r7, pc}
 8004a1c:	06040047 	.word	0x06040047

08004a20 <CO_SDOserver_process>:
/******************************************************************************/
CO_SDO_return_t CO_SDOserver_process(CO_SDOserver_t *SDO,
                                     bool_t NMTisPreOrOperational,
                                     uint32_t timeDifference_us,
                                     uint32_t *timerNext_us)
{
 8004a20:	b590      	push	{r4, r7, lr}
 8004a22:	b09b      	sub	sp, #108	@ 0x6c
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	60f8      	str	r0, [r7, #12]
 8004a28:	60b9      	str	r1, [r7, #8]
 8004a2a:	607a      	str	r2, [r7, #4]
 8004a2c:	603b      	str	r3, [r7, #0]
    if (SDO == NULL) {
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d103      	bne.n	8004a3c <CO_SDOserver_process+0x1c>
        return CO_SDO_RT_wrongArguments;
 8004a34:	f06f 0301 	mvn.w	r3, #1
 8004a38:	f000 bcfa 	b.w	8005430 <CO_SDOserver_process+0xa10>
    }

    (void)timerNext_us; /* may be unused */

    CO_SDO_return_t ret = CO_SDO_RT_waitingResponse;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    CO_SDO_abortCode_t abortCode = CO_SDO_AB_NONE;
 8004a42:	2300      	movs	r3, #0
 8004a44:	62bb      	str	r3, [r7, #40]	@ 0x28
    bool_t isNew = CO_FLAG_READ(SDO->CANrxNew);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	bf14      	ite	ne
 8004a4e:	2301      	movne	r3, #1
 8004a50:	2300      	moveq	r3, #0
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	657b      	str	r3, [r7, #84]	@ 0x54


    if (SDO->valid && SDO->state == CO_SDO_ST_IDLE && !isNew) {
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00b      	beq.n	8004a76 <CO_SDOserver_process+0x56>
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	7d1b      	ldrb	r3, [r3, #20]
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d106      	bne.n	8004a76 <CO_SDOserver_process+0x56>
 8004a68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d103      	bne.n	8004a76 <CO_SDOserver_process+0x56>
        /* Idle and nothing new */
        ret = CO_SDO_RT_ok_communicationEnd;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004a74:	e2d1      	b.n	800501a <CO_SDOserver_process+0x5fa>
    }
    else if (!NMTisPreOrOperational || !SDO->valid) {
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d003      	beq.n	8004a84 <CO_SDOserver_process+0x64>
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d109      	bne.n	8004a98 <CO_SDOserver_process+0x78>
        /* SDO is allowed only in operational or pre-operational NMT state
         * and must be valid */
        SDO->state = CO_SDO_ST_IDLE;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2200      	movs	r2, #0
 8004a88:	751a      	strb	r2, [r3, #20]
        CO_FLAG_CLEAR(SDO->CANrxNew);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	639a      	str	r2, [r3, #56]	@ 0x38
        ret = CO_SDO_RT_ok_communicationEnd;
 8004a90:	2300      	movs	r3, #0
 8004a92:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004a96:	e2c0      	b.n	800501a <CO_SDOserver_process+0x5fa>
    }
    /* CAN data received ******************************************************/
    else if (isNew) {
 8004a98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	f000 82bd 	beq.w	800501a <CO_SDOserver_process+0x5fa>
        if (SDO->state == CO_SDO_ST_IDLE) { /* new SDO communication? */
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	7d1b      	ldrb	r3, [r3, #20]
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	f040 80ce 	bne.w	8004c48 <CO_SDOserver_process+0x228>
            bool_t upload = false;
 8004aac:	2300      	movs	r3, #0
 8004aae:	663b      	str	r3, [r7, #96]	@ 0x60

            if ((SDO->CANrxData[0] & 0xF0) == 0x20) {
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ab6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004aba:	2b20      	cmp	r3, #32
 8004abc:	d103      	bne.n	8004ac6 <CO_SDOserver_process+0xa6>
                SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_REQ;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2211      	movs	r2, #17
 8004ac2:	751a      	strb	r2, [r3, #20]
 8004ac4:	e00f      	b.n	8004ae6 <CO_SDOserver_process+0xc6>
            }
            else if (SDO->CANrxData[0] == 0x40) {
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004acc:	2b40      	cmp	r3, #64	@ 0x40
 8004ace:	d105      	bne.n	8004adc <CO_SDOserver_process+0xbc>
                upload = true;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	663b      	str	r3, [r7, #96]	@ 0x60
                SDO->state = CO_SDO_ST_UPLOAD_INITIATE_REQ;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2221      	movs	r2, #33	@ 0x21
 8004ad8:	751a      	strb	r2, [r3, #20]
 8004ada:	e004      	b.n	8004ae6 <CO_SDOserver_process+0xc6>
                upload = true;
                SDO->state = CO_SDO_ST_UPLOAD_BLK_INITIATE_REQ;
            }
#endif
            else {
                abortCode = CO_SDO_AB_CMD;
 8004adc:	4ba5      	ldr	r3, [pc, #660]	@ (8004d74 <CO_SDOserver_process+0x354>)
 8004ade:	62bb      	str	r3, [r7, #40]	@ 0x28
                SDO->state = CO_SDO_ST_ABORT;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	751a      	strb	r2, [r3, #20]
            }

            /* if no error search object dictionary for new SDO request */
            if (abortCode == CO_SDO_AB_NONE) {
 8004ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d162      	bne.n	8004bb2 <CO_SDOserver_process+0x192>
                ODR_t odRet;
                SDO->index = ((uint16_t)SDO->CANrxData[2]) << 8
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004af2:	021b      	lsls	r3, r3, #8
                             | SDO->CANrxData[1];
 8004af4:	b21a      	sxth	r2, r3
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004afc:	b21b      	sxth	r3, r3
 8004afe:	4313      	orrs	r3, r2
 8004b00:	b21b      	sxth	r3, r3
 8004b02:	b29a      	uxth	r2, r3
                SDO->index = ((uint16_t)SDO->CANrxData[2]) << 8
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	869a      	strh	r2, [r3, #52]	@ 0x34
                SDO->subIndex = SDO->CANrxData[3];
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f893 203f 	ldrb.w	r2, [r3, #63]	@ 0x3f
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
                odRet = OD_getSub(OD_find(SDO->OD, SDO->index), SDO->subIndex,
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	689a      	ldr	r2, [r3, #8]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8004b1c:	4619      	mov	r1, r3
 8004b1e:	4610      	mov	r0, r2
 8004b20:	f7fd fc96 	bl	8002450 <OD_find>
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f893 1036 	ldrb.w	r1, [r3, #54]	@ 0x36
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	f103 0218 	add.w	r2, r3, #24
 8004b30:	2300      	movs	r3, #0
 8004b32:	f7fd fce9 	bl	8002508 <OD_getSub>
 8004b36:	4603      	mov	r3, r0
 8004b38:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
                                  &SDO->OD_IO, false);
                if (odRet != ODR_OK) {
 8004b3c:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d00a      	beq.n	8004b5a <CO_SDOserver_process+0x13a>
                    abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8004b44:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f7fd fdcf 	bl	80026ec <OD_getSDOabCode>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	62bb      	str	r3, [r7, #40]	@ 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2201      	movs	r2, #1
 8004b56:	751a      	strb	r2, [r3, #20]
 8004b58:	e02b      	b.n	8004bb2 <CO_SDOserver_process+0x192>
                }
                else {
                    /* verify read/write attributes */
                    if ((SDO->OD_IO.stream.attribute & ODA_SDO_RW) == 0) {
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b60:	f003 0303 	and.w	r3, r3, #3
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d105      	bne.n	8004b74 <CO_SDOserver_process+0x154>
                        abortCode = CO_SDO_AB_UNSUPPORTED_ACCESS;
 8004b68:	4b83      	ldr	r3, [pc, #524]	@ (8004d78 <CO_SDOserver_process+0x358>)
 8004b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
                        SDO->state = CO_SDO_ST_ABORT;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	751a      	strb	r2, [r3, #20]
 8004b72:	e01e      	b.n	8004bb2 <CO_SDOserver_process+0x192>
                    }
                    else if (upload
 8004b74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00c      	beq.n	8004b94 <CO_SDOserver_process+0x174>
                             && (SDO->OD_IO.stream.attribute & ODA_SDO_R) == 0
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b80:	f003 0301 	and.w	r3, r3, #1
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d105      	bne.n	8004b94 <CO_SDOserver_process+0x174>
                    ) {
                        abortCode = CO_SDO_AB_WRITEONLY;
 8004b88:	4b7c      	ldr	r3, [pc, #496]	@ (8004d7c <CO_SDOserver_process+0x35c>)
 8004b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
                        SDO->state = CO_SDO_ST_ABORT;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	751a      	strb	r2, [r3, #20]
 8004b92:	e00e      	b.n	8004bb2 <CO_SDOserver_process+0x192>
                    }
                    else if (!upload
 8004b94:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d10b      	bne.n	8004bb2 <CO_SDOserver_process+0x192>
                             && (SDO->OD_IO.stream.attribute & ODA_SDO_W) == 0
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ba0:	f003 0302 	and.w	r3, r3, #2
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d104      	bne.n	8004bb2 <CO_SDOserver_process+0x192>
                    ) {
                        abortCode = CO_SDO_AB_READONLY;
 8004ba8:	4b75      	ldr	r3, [pc, #468]	@ (8004d80 <CO_SDOserver_process+0x360>)
 8004baa:	62bb      	str	r3, [r7, #40]	@ 0x28
                        SDO->state = CO_SDO_ST_ABORT;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	751a      	strb	r2, [r3, #20]
                }
            }

#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
            /* load data from object dictionary, if upload and no error */
            if (upload && abortCode == CO_SDO_AB_NONE) {
 8004bb2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d047      	beq.n	8004c48 <CO_SDOserver_process+0x228>
 8004bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d144      	bne.n	8004c48 <CO_SDOserver_process+0x228>
                SDO->bufOffsetRd = SDO->bufOffsetWr = 0;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                SDO->sizeTran = 0;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	669a      	str	r2, [r3, #104]	@ 0x68
                SDO->finished = false;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	671a      	str	r2, [r3, #112]	@ 0x70

                if (readFromOd(SDO, &abortCode, 7, false)) {
 8004bde:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8004be2:	2300      	movs	r3, #0
 8004be4:	2207      	movs	r2, #7
 8004be6:	68f8      	ldr	r0, [r7, #12]
 8004be8:	f7ff fe4e 	bl	8004888 <readFromOd>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d02a      	beq.n	8004c48 <CO_SDOserver_process+0x228>
                    /* Size of variable in OD (may not be known yet) */
                    if (SDO->finished) {
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d01a      	beq.n	8004c30 <CO_SDOserver_process+0x210>
                        /* OD variable was completely read, its size is known */

                        SDO->sizeInd = SDO->OD_IO.stream.dataLength;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	6a1a      	ldr	r2, [r3, #32]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	665a      	str	r2, [r3, #100]	@ 0x64

                        if (SDO->sizeInd == 0) {
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d105      	bne.n	8004c16 <CO_SDOserver_process+0x1f6>
                            SDO->sizeInd = SDO->bufOffsetWr;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	665a      	str	r2, [r3, #100]	@ 0x64
 8004c14:	e018      	b.n	8004c48 <CO_SDOserver_process+0x228>
                        }
                        else if (SDO->sizeInd != SDO->bufOffsetWr) {
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d011      	beq.n	8004c48 <CO_SDOserver_process+0x228>
                            abortCode = CO_SDO_AB_DEVICE_INCOMPAT;
 8004c24:	4b57      	ldr	r3, [pc, #348]	@ (8004d84 <CO_SDOserver_process+0x364>)
 8004c26:	62bb      	str	r3, [r7, #40]	@ 0x28
                            SDO->state = CO_SDO_ST_ABORT;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	751a      	strb	r2, [r3, #20]
 8004c2e:	e00b      	b.n	8004c48 <CO_SDOserver_process+0x228>
                        }
                    }
                    else {
                        /* If data type is string, size is not known */
                        SDO->sizeInd = (SDO->OD_IO.stream.attribute&ODA_STR)==0
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004c36:	b25b      	sxtb	r3, r3
                                     ? SDO->OD_IO.stream.dataLength
                                     : 0;
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	db02      	blt.n	8004c42 <CO_SDOserver_process+0x222>
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6a1b      	ldr	r3, [r3, #32]
 8004c40:	e000      	b.n	8004c44 <CO_SDOserver_process+0x224>
 8004c42:	2300      	movs	r3, #0
                        SDO->sizeInd = (SDO->OD_IO.stream.attribute&ODA_STR)==0
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	6653      	str	r3, [r2, #100]	@ 0x64
                }
            }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */
        } /* (SDO->state == CO_SDO_ST_IDLE) */

        if (SDO->state != CO_SDO_ST_IDLE && SDO->state != CO_SDO_ST_ABORT)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	7d1b      	ldrb	r3, [r3, #20]
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	f000 81db 	beq.w	800500a <CO_SDOserver_process+0x5ea>
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	7d1b      	ldrb	r3, [r3, #20]
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	f000 81d5 	beq.w	800500a <CO_SDOserver_process+0x5ea>
        switch (SDO->state) {
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	7d1b      	ldrb	r3, [r3, #20]
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	3b11      	subs	r3, #17
 8004c68:	2b12      	cmp	r3, #18
 8004c6a:	f200 81be 	bhi.w	8004fea <CO_SDOserver_process+0x5ca>
 8004c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8004c74 <CO_SDOserver_process+0x254>)
 8004c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c74:	08004cc1 	.word	0x08004cc1
 8004c78:	08004feb 	.word	0x08004feb
 8004c7c:	08004ea3 	.word	0x08004ea3
 8004c80:	08004feb 	.word	0x08004feb
 8004c84:	08004feb 	.word	0x08004feb
 8004c88:	08004feb 	.word	0x08004feb
 8004c8c:	08004feb 	.word	0x08004feb
 8004c90:	08004feb 	.word	0x08004feb
 8004c94:	08004feb 	.word	0x08004feb
 8004c98:	08004feb 	.word	0x08004feb
 8004c9c:	08004feb 	.word	0x08004feb
 8004ca0:	08004feb 	.word	0x08004feb
 8004ca4:	08004feb 	.word	0x08004feb
 8004ca8:	08004feb 	.word	0x08004feb
 8004cac:	08004feb 	.word	0x08004feb
 8004cb0:	08004feb 	.word	0x08004feb
 8004cb4:	08004f99 	.word	0x08004f99
 8004cb8:	08004feb 	.word	0x08004feb
 8004cbc:	08004fa1 	.word	0x08004fa1
        case CO_SDO_ST_DOWNLOAD_INITIATE_REQ: {
            if (SDO->CANrxData[0] & 0x02) {
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cc6:	f003 0302 	and.w	r3, r3, #2
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	f000 80af 	beq.w	8004e2e <CO_SDOserver_process+0x40e>
                /* Expedited transfer, max 4 bytes of data */

                /* Size of OD variable (>0 if indicated) */
                OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6a1b      	ldr	r3, [r3, #32]
 8004cd4:	647b      	str	r3, [r7, #68]	@ 0x44

                /* Get SDO data size (indicated by SDO client or get from OD) */
                OD_size_t dataSizeToWrite = 4;
 8004cd6:	2304      	movs	r3, #4
 8004cd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
                if (SDO->CANrxData[0] & 0x01)
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ce0:	f003 0301 	and.w	r3, r3, #1
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d00a      	beq.n	8004cfe <CO_SDOserver_process+0x2de>
                    dataSizeToWrite -= (SDO->CANrxData[0] >> 2) & 0x03;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cee:	089b      	lsrs	r3, r3, #2
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	f003 0303 	and.w	r3, r3, #3
 8004cf6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004cfc:	e007      	b.n	8004d0e <CO_SDOserver_process+0x2ee>
                else if (sizeInOd > 0 && sizeInOd < 4)
 8004cfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d004      	beq.n	8004d0e <CO_SDOserver_process+0x2ee>
 8004d04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d06:	2b03      	cmp	r3, #3
 8004d08:	d801      	bhi.n	8004d0e <CO_SDOserver_process+0x2ee>
                    dataSizeToWrite = sizeInOd;
 8004d0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d0c:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* copy data to the temp buffer, swap data if necessary */
                uint8_t buf[6] = {0};
 8004d0e:	2300      	movs	r3, #0
 8004d10:	623b      	str	r3, [r7, #32]
 8004d12:	2300      	movs	r3, #0
 8004d14:	84bb      	strh	r3, [r7, #36]	@ 0x24
                memcpy(buf, &SDO->CANrxData[4], dataSizeToWrite);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8004d1c:	f107 0320 	add.w	r3, r7, #32
 8004d20:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004d22:	4618      	mov	r0, r3
 8004d24:	f00d fba9 	bl	801247a <memcpy>

                /* If dataType is string, then size of data downloaded may be
                 * shorter as size of OD data buffer. If so, add two zero bytes
                 * to terminate (unicode) string. Shorten also OD data size,
                 * (temporary, send information about EOF into OD_IO.write) */
                if ((SDO->OD_IO.stream.attribute & ODA_STR) != 0
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004d2e:	b25b      	sxtb	r3, r3
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	da17      	bge.n	8004d64 <CO_SDOserver_process+0x344>
                    && (sizeInOd == 0 || dataSizeToWrite < sizeInOd)
 8004d34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d003      	beq.n	8004d42 <CO_SDOserver_process+0x322>
 8004d3a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004d3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d210      	bcs.n	8004d64 <CO_SDOserver_process+0x344>
                ) {
                    OD_size_t delta = sizeInOd - dataSizeToWrite;
 8004d42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d44:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	643b      	str	r3, [r7, #64]	@ 0x40
                    dataSizeToWrite += delta == 1 ? 1 : 2;
 8004d4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d101      	bne.n	8004d54 <CO_SDOserver_process+0x334>
 8004d50:	2301      	movs	r3, #1
 8004d52:	e000      	b.n	8004d56 <CO_SDOserver_process+0x336>
 8004d54:	2302      	movs	r3, #2
 8004d56:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004d58:	4413      	add	r3, r2
 8004d5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    SDO->OD_IO.stream.dataLength = dataSizeToWrite;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004d60:	621a      	str	r2, [r3, #32]
                ) {
 8004d62:	e021      	b.n	8004da8 <CO_SDOserver_process+0x388>
                }
                else if (sizeInOd == 0) {
 8004d64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d10e      	bne.n	8004d88 <CO_SDOserver_process+0x368>
                    SDO->OD_IO.stream.dataLength = dataSizeToWrite;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004d6e:	621a      	str	r2, [r3, #32]
 8004d70:	e01a      	b.n	8004da8 <CO_SDOserver_process+0x388>
 8004d72:	bf00      	nop
 8004d74:	05040001 	.word	0x05040001
 8004d78:	06010000 	.word	0x06010000
 8004d7c:	06010001 	.word	0x06010001
 8004d80:	06010002 	.word	0x06010002
 8004d84:	06040047 	.word	0x06040047
                }
                /* Verify if size of data downloaded matches data size in OD. */
                else if (dataSizeToWrite != sizeInOd) {
 8004d88:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004d8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d00b      	beq.n	8004da8 <CO_SDOserver_process+0x388>
                    abortCode = (dataSizeToWrite > sizeInOd) ?
                                CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 8004d90:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004d92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d901      	bls.n	8004d9c <CO_SDOserver_process+0x37c>
 8004d98:	4b97      	ldr	r3, [pc, #604]	@ (8004ff8 <CO_SDOserver_process+0x5d8>)
 8004d9a:	e000      	b.n	8004d9e <CO_SDOserver_process+0x37e>
 8004d9c:	4b97      	ldr	r3, [pc, #604]	@ (8004ffc <CO_SDOserver_process+0x5dc>)
                    abortCode = (dataSizeToWrite > sizeInOd) ?
 8004d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2201      	movs	r2, #1
 8004da4:	751a      	strb	r2, [r3, #20]
                    break;
 8004da6:	e130      	b.n	800500a <CO_SDOserver_process+0x5ea>
                }

                /* Copy data */
                OD_size_t countWritten = 0;
 8004da8:	2300      	movs	r3, #0
 8004daa:	61fb      	str	r3, [r7, #28]
                bool_t lock = OD_mappable(&SDO->OD_IO.stream);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	3318      	adds	r3, #24
 8004db0:	4618      	mov	r0, r3
 8004db2:	f7ff f92e 	bl	8004012 <OD_mappable>
 8004db6:	63f8      	str	r0, [r7, #60]	@ 0x3c

                if (lock) { CO_LOCK_OD(SDO->CANdevTx); }
 8004db8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d008      	beq.n	8004dd0 <CO_SDOserver_process+0x3b0>
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004dc2:	f3ef 8210 	mrs	r2, PRIMASK
 8004dc6:	633a      	str	r2, [r7, #48]	@ 0x30
  return(result);
 8004dc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dca:	635a      	str	r2, [r3, #52]	@ 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8004dcc:	b672      	cpsid	i
}
 8004dce:	bf00      	nop
                ODR_t odRet = SDO->OD_IO.write(&SDO->OD_IO.stream, buf,
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f103 0018 	add.w	r0, r3, #24
 8004dda:	f107 031c 	add.w	r3, r7, #28
 8004dde:	f107 0120 	add.w	r1, r7, #32
 8004de2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004de4:	47a0      	blx	r4
 8004de6:	4603      	mov	r3, r0
 8004de8:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
                                               dataSizeToWrite, &countWritten);
                if (lock) { CO_UNLOCK_OD(SDO->CANdevTx); }
 8004dec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d007      	beq.n	8004e02 <CO_SDOserver_process+0x3e2>
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dfc:	f383 8810 	msr	PRIMASK, r3
}
 8004e00:	bf00      	nop

                if (odRet != ODR_OK) {
 8004e02:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00a      	beq.n	8004e20 <CO_SDOserver_process+0x400>
                    abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8004e0a:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f7fd fc6c 	bl	80026ec <OD_getSDOabCode>
 8004e14:	4603      	mov	r3, r0
 8004e16:	62bb      	str	r3, [r7, #40]	@ 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	751a      	strb	r2, [r3, #20]
                    break;
 8004e1e:	e0f4      	b.n	800500a <CO_SDOserver_process+0x5ea>
                }
                else {
                    SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_RSP;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2212      	movs	r2, #18
 8004e24:	751a      	strb	r2, [r3, #20]
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
                    SDO->finished = true;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	671a      	str	r2, [r3, #112]	@ 0x70
#else
                abortCode = CO_SDO_AB_UNSUPPORTED_ACCESS;
                SDO->state = CO_SDO_ST_ABORT;
#endif
            }
            break;
 8004e2c:	e0ed      	b.n	800500a <CO_SDOserver_process+0x5ea>
                if (SDO->CANrxData[0] & 0x01) {
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d028      	beq.n	8004e8e <CO_SDOserver_process+0x46e>
                    OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6a1b      	ldr	r3, [r3, #32]
 8004e40:	64bb      	str	r3, [r7, #72]	@ 0x48
                    memcpy(&size, &SDO->CANrxData[4], sizeof(size));
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	3340      	adds	r3, #64	@ 0x40
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	61bb      	str	r3, [r7, #24]
                    SDO->sizeInd = CO_SWAP_32(size);
 8004e4a:	69ba      	ldr	r2, [r7, #24]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	665a      	str	r2, [r3, #100]	@ 0x64
                    if (sizeInOd > 0) {
 8004e50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d01e      	beq.n	8004e94 <CO_SDOserver_process+0x474>
                        if (SDO->sizeInd > sizeInOd) {
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d205      	bcs.n	8004e6c <CO_SDOserver_process+0x44c>
                            abortCode = CO_SDO_AB_DATA_LONG;
 8004e60:	4b65      	ldr	r3, [pc, #404]	@ (8004ff8 <CO_SDOserver_process+0x5d8>)
 8004e62:	62bb      	str	r3, [r7, #40]	@ 0x28
                            SDO->state = CO_SDO_ST_ABORT;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2201      	movs	r2, #1
 8004e68:	751a      	strb	r2, [r3, #20]
                            break;
 8004e6a:	e0ce      	b.n	800500a <CO_SDOserver_process+0x5ea>
                        else if (SDO->sizeInd < sizeInOd
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d90e      	bls.n	8004e94 <CO_SDOserver_process+0x474>
                                 && (SDO->OD_IO.stream.attribute & ODA_STR) == 0
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004e7c:	b25b      	sxtb	r3, r3
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	db08      	blt.n	8004e94 <CO_SDOserver_process+0x474>
                            abortCode = CO_SDO_AB_DATA_SHORT;
 8004e82:	4b5e      	ldr	r3, [pc, #376]	@ (8004ffc <CO_SDOserver_process+0x5dc>)
 8004e84:	62bb      	str	r3, [r7, #40]	@ 0x28
                            SDO->state = CO_SDO_ST_ABORT;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	751a      	strb	r2, [r3, #20]
                            break;
 8004e8c:	e0bd      	b.n	800500a <CO_SDOserver_process+0x5ea>
                    SDO->sizeInd = 0;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2200      	movs	r2, #0
 8004e92:	665a      	str	r2, [r3, #100]	@ 0x64
                SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_RSP;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2212      	movs	r2, #18
 8004e98:	751a      	strb	r2, [r3, #20]
                SDO->finished = false;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	671a      	str	r2, [r3, #112]	@ 0x70
            break;
 8004ea0:	e0b3      	b.n	800500a <CO_SDOserver_process+0x5ea>
        }

#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
        case CO_SDO_ST_DOWNLOAD_SEGMENT_REQ: {
            if ((SDO->CANrxData[0] & 0xE0) == 0x00) {
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ea8:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d16d      	bne.n	8004f8c <CO_SDOserver_process+0x56c>
                SDO->finished = (SDO->CANrxData[0] & 0x01) != 0;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	bf14      	ite	ne
 8004ebe:	2301      	movne	r3, #1
 8004ec0:	2300      	moveq	r3, #0
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	461a      	mov	r2, r3
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	671a      	str	r2, [r3, #112]	@ 0x70

                /* verify and alternate toggle bit */
                uint8_t toggle = SDO->CANrxData[0] & 0x10;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ed0:	f003 0310 	and.w	r3, r3, #16
 8004ed4:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
                if (toggle != SDO->toggle) {
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8004ede:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d005      	beq.n	8004ef2 <CO_SDOserver_process+0x4d2>
                    abortCode = CO_SDO_AB_TOGGLE_BIT;
 8004ee6:	4b46      	ldr	r3, [pc, #280]	@ (8005000 <CO_SDOserver_process+0x5e0>)
 8004ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2201      	movs	r2, #1
 8004eee:	751a      	strb	r2, [r3, #20]
                    break;
 8004ef0:	e08b      	b.n	800500a <CO_SDOserver_process+0x5ea>
                }

                /* get data size and write data to the buffer */
                OD_size_t count = 7 - ((SDO->CANrxData[0] >> 1) & 0x07);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ef8:	085b      	lsrs	r3, r3, #1
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	43db      	mvns	r3, r3
 8004efe:	f003 0307 	and.w	r3, r3, #7
 8004f02:	64fb      	str	r3, [r7, #76]	@ 0x4c
                memcpy(SDO->buf + SDO->bufOffsetWr, &SDO->CANrxData[1], count);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f103 027c 	add.w	r2, r3, #124	@ 0x7c
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004f10:	18d0      	adds	r0, r2, r3
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	333d      	adds	r3, #61	@ 0x3d
 8004f16:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f18:	4619      	mov	r1, r3
 8004f1a:	f00d faae 	bl	801247a <memcpy>
                SDO->bufOffsetWr += count;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8004f24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f26:	441a      	add	r2, r3
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
                SDO->sizeTran += count;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004f32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f34:	441a      	add	r2, r3
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	669a      	str	r2, [r3, #104]	@ 0x68

                /* if data size exceeds variable size, abort */
                if (SDO->OD_IO.stream.dataLength > 0
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6a1b      	ldr	r3, [r3, #32]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00b      	beq.n	8004f5a <CO_SDOserver_process+0x53a>
                    && SDO->sizeTran > SDO->OD_IO.stream.dataLength
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	6a1b      	ldr	r3, [r3, #32]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d905      	bls.n	8004f5a <CO_SDOserver_process+0x53a>
                ) {
                    abortCode = CO_SDO_AB_DATA_LONG;
 8004f4e:	4b2a      	ldr	r3, [pc, #168]	@ (8004ff8 <CO_SDOserver_process+0x5d8>)
 8004f50:	62bb      	str	r3, [r7, #40]	@ 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2201      	movs	r2, #1
 8004f56:	751a      	strb	r2, [r3, #20]
                    break;
 8004f58:	e057      	b.n	800500a <CO_SDOserver_process+0x5ea>
                }

                /* if necessary, empty the buffer */
                if (SDO->finished
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d106      	bne.n	8004f70 <CO_SDOserver_process+0x550>
                    || (CO_CONFIG_SDO_SRV_BUFFER_SIZE - SDO->bufOffsetWr)<(7+2)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004f68:	f1c3 0320 	rsb	r3, r3, #32
 8004f6c:	2b08      	cmp	r3, #8
 8004f6e:	d809      	bhi.n	8004f84 <CO_SDOserver_process+0x564>
                ) {
                    if (!validateAndWriteToOD(SDO, &abortCode, 0, 0))
 8004f70:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8004f74:	2300      	movs	r3, #0
 8004f76:	2200      	movs	r2, #0
 8004f78:	68f8      	ldr	r0, [r7, #12]
 8004f7a:	f7ff fb6f 	bl	800465c <validateAndWriteToOD>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d041      	beq.n	8005008 <CO_SDOserver_process+0x5e8>
                        break;
                }

                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_RSP;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2214      	movs	r2, #20
 8004f88:	751a      	strb	r2, [r3, #20]
            }
            else {
                abortCode = CO_SDO_AB_CMD;
                SDO->state = CO_SDO_ST_ABORT;
            }
            break;
 8004f8a:	e03e      	b.n	800500a <CO_SDOserver_process+0x5ea>
                abortCode = CO_SDO_AB_CMD;
 8004f8c:	4b1d      	ldr	r3, [pc, #116]	@ (8005004 <CO_SDOserver_process+0x5e4>)
 8004f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
                SDO->state = CO_SDO_ST_ABORT;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2201      	movs	r2, #1
 8004f94:	751a      	strb	r2, [r3, #20]
            break;
 8004f96:	e038      	b.n	800500a <CO_SDOserver_process+0x5ea>
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */

        case CO_SDO_ST_UPLOAD_INITIATE_REQ: {
            SDO->state = CO_SDO_ST_UPLOAD_INITIATE_RSP;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2222      	movs	r2, #34	@ 0x22
 8004f9c:	751a      	strb	r2, [r3, #20]
            break;
 8004f9e:	e034      	b.n	800500a <CO_SDOserver_process+0x5ea>
        }

#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
        case CO_SDO_ST_UPLOAD_SEGMENT_REQ: {
            if ((SDO->CANrxData[0] & 0xEF) == 0x60) {
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fa6:	f003 03ef 	and.w	r3, r3, #239	@ 0xef
 8004faa:	2b60      	cmp	r3, #96	@ 0x60
 8004fac:	d117      	bne.n	8004fde <CO_SDOserver_process+0x5be>
                /* verify and alternate toggle bit */
                uint8_t toggle = SDO->CANrxData[0] & 0x10;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fb4:	f003 0310 	and.w	r3, r3, #16
 8004fb8:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
                if (toggle != SDO->toggle) {
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8004fc2:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d005      	beq.n	8004fd6 <CO_SDOserver_process+0x5b6>
                    abortCode = CO_SDO_AB_TOGGLE_BIT;
 8004fca:	4b0d      	ldr	r3, [pc, #52]	@ (8005000 <CO_SDOserver_process+0x5e0>)
 8004fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	751a      	strb	r2, [r3, #20]
                    break;
 8004fd4:	e019      	b.n	800500a <CO_SDOserver_process+0x5ea>
                }
                SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_RSP;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2224      	movs	r2, #36	@ 0x24
 8004fda:	751a      	strb	r2, [r3, #20]
            }
            else {
                abortCode = CO_SDO_AB_CMD;
                SDO->state = CO_SDO_ST_ABORT;
            }
            break;
 8004fdc:	e015      	b.n	800500a <CO_SDOserver_process+0x5ea>
                abortCode = CO_SDO_AB_CMD;
 8004fde:	4b09      	ldr	r3, [pc, #36]	@ (8005004 <CO_SDOserver_process+0x5e4>)
 8004fe0:	62bb      	str	r3, [r7, #40]	@ 0x28
                SDO->state = CO_SDO_ST_ABORT;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	751a      	strb	r2, [r3, #20]
            break;
 8004fe8:	e00f      	b.n	800500a <CO_SDOserver_process+0x5ea>
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK */

        default: {
            /* unknown message received */
            abortCode = CO_SDO_AB_CMD;
 8004fea:	4b06      	ldr	r3, [pc, #24]	@ (8005004 <CO_SDOserver_process+0x5e4>)
 8004fec:	62bb      	str	r3, [r7, #40]	@ 0x28
            SDO->state = CO_SDO_ST_ABORT;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	751a      	strb	r2, [r3, #20]
 8004ff4:	e009      	b.n	800500a <CO_SDOserver_process+0x5ea>
 8004ff6:	bf00      	nop
 8004ff8:	06070012 	.word	0x06070012
 8004ffc:	06070013 	.word	0x06070013
 8005000:	05030000 	.word	0x05030000
 8005004:	05040001 	.word	0x05040001
                        break;
 8005008:	bf00      	nop
        }
        } /* switch (SDO->state) */
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
        SDO->timeoutTimer = 0;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2200      	movs	r2, #0
 800500e:	679a      	str	r2, [r3, #120]	@ 0x78
#endif
        timeDifference_us = 0;
 8005010:	2300      	movs	r3, #0
 8005012:	607b      	str	r3, [r7, #4]
        CO_FLAG_CLEAR(SDO->CANrxNew);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2200      	movs	r2, #0
 8005018:	639a      	str	r2, [r3, #56]	@ 0x38
    } /* if (isNew) */

    /* Timeout timers and transmit bufferFull flag ****************************/
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
    if (ret == CO_SDO_RT_waitingResponse) {
 800501a:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 800501e:	2b01      	cmp	r3, #1
 8005020:	d11e      	bne.n	8005060 <CO_SDOserver_process+0x640>
        if (SDO->timeoutTimer < SDO->SDOtimeoutTime_us) {
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800502a:	429a      	cmp	r2, r3
 800502c:	d205      	bcs.n	800503a <CO_SDOserver_process+0x61a>
            SDO->timeoutTimer += timeDifference_us;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	441a      	add	r2, r3
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	679a      	str	r2, [r3, #120]	@ 0x78
        }
        if (SDO->timeoutTimer >= SDO->SDOtimeoutTime_us) {
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005042:	429a      	cmp	r2, r3
 8005044:	d304      	bcc.n	8005050 <CO_SDOserver_process+0x630>
            abortCode = CO_SDO_AB_TIMEOUT;
 8005046:	4b9c      	ldr	r3, [pc, #624]	@ (80052b8 <CO_SDOserver_process+0x898>)
 8005048:	62bb      	str	r3, [r7, #40]	@ 0x28
            SDO->state = CO_SDO_ST_ABORT;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2201      	movs	r2, #1
 800504e:	751a      	strb	r2, [r3, #20]
            }
#endif
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK */

        if (SDO->CANtxBuff->bufferFull) {
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	691b      	ldr	r3, [r3, #16]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d002      	beq.n	8005060 <CO_SDOserver_process+0x640>
            ret = CO_SDO_RT_transmittBufferFull;
 800505a:	2304      	movs	r3, #4
 800505c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        }
    }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */

    /* Transmit CAN data ******************************************************/
    if (ret == CO_SDO_RT_waitingResponse) {
 8005060:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8005064:	2b01      	cmp	r3, #1
 8005066:	f040 81ab 	bne.w	80053c0 <CO_SDOserver_process+0x9a0>
        /* clear response buffer */
        memset(SDO->CANtxBuff->data, 0, sizeof(SDO->CANtxBuff->data));
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	3305      	adds	r3, #5
 8005070:	2208      	movs	r2, #8
 8005072:	2100      	movs	r1, #0
 8005074:	4618      	mov	r0, r3
 8005076:	f00d f971 	bl	801235c <memset>

        switch (SDO->state) {
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	7d1b      	ldrb	r3, [r3, #20]
 800507e:	b2db      	uxtb	r3, r3
 8005080:	3b12      	subs	r3, #18
 8005082:	2b12      	cmp	r3, #18
 8005084:	f200 8199 	bhi.w	80053ba <CO_SDOserver_process+0x99a>
 8005088:	a201      	add	r2, pc, #4	@ (adr r2, 8005090 <CO_SDOserver_process+0x670>)
 800508a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800508e:	bf00      	nop
 8005090:	080050dd 	.word	0x080050dd
 8005094:	080053bb 	.word	0x080053bb
 8005098:	0800515f 	.word	0x0800515f
 800509c:	080053bb 	.word	0x080053bb
 80050a0:	080053bb 	.word	0x080053bb
 80050a4:	080053bb 	.word	0x080053bb
 80050a8:	080053bb 	.word	0x080053bb
 80050ac:	080053bb 	.word	0x080053bb
 80050b0:	080053bb 	.word	0x080053bb
 80050b4:	080053bb 	.word	0x080053bb
 80050b8:	080053bb 	.word	0x080053bb
 80050bc:	080053bb 	.word	0x080053bb
 80050c0:	080053bb 	.word	0x080053bb
 80050c4:	080053bb 	.word	0x080053bb
 80050c8:	080053bb 	.word	0x080053bb
 80050cc:	080053bb 	.word	0x080053bb
 80050d0:	080051bb 	.word	0x080051bb
 80050d4:	080053bb 	.word	0x080053bb
 80050d8:	08005289 	.word	0x08005289
        case CO_SDO_ST_DOWNLOAD_INITIATE_RSP: {
            SDO->CANtxBuff->data[0] = 0x60;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	2260      	movs	r2, #96	@ 0x60
 80050e2:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	b2d2      	uxtb	r2, r2
 80050ee:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80050f4:	0a1b      	lsrs	r3, r3, #8
 80050f6:	b29a      	uxth	r2, r3
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	b2d2      	uxtb	r2, r2
 80050fe:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->subIndex;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	68fa      	ldr	r2, [r7, #12]
 8005106:	f892 2036 	ldrb.w	r2, [r2, #54]	@ 0x36
 800510a:	721a      	strb	r2, [r3, #8]

            /* reset timeout timer and send message */
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
            SDO->timeoutTimer = 0;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2200      	movs	r2, #0
 8005110:	679a      	str	r2, [r3, #120]	@ 0x78
#endif
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	4619      	mov	r1, r3
 800511c:	4610      	mov	r0, r2
 800511e:	f002 fef7 	bl	8007f10 <CO_CANsend>
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
            if (SDO->finished) {
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005126:	2b00      	cmp	r3, #0
 8005128:	d006      	beq.n	8005138 <CO_SDOserver_process+0x718>
                SDO->state = CO_SDO_ST_IDLE;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2200      	movs	r2, #0
 800512e:	751a      	strb	r2, [r3, #20]
                ret = CO_SDO_RT_ok_communicationEnd;
 8005130:	2300      	movs	r3, #0
 8005132:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            }
#else
            SDO->state = CO_SDO_ST_IDLE;
            ret = CO_SDO_RT_ok_communicationEnd;
#endif
            break;
 8005136:	e143      	b.n	80053c0 <CO_SDOserver_process+0x9a0>
                SDO->toggle = 0x00;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
                SDO->sizeTran = 0;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2200      	movs	r2, #0
 8005144:	669a      	str	r2, [r3, #104]	@ 0x68
                SDO->bufOffsetWr = 0;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
                SDO->bufOffsetRd = 0;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2200      	movs	r2, #0
 8005152:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_REQ;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2213      	movs	r2, #19
 800515a:	751a      	strb	r2, [r3, #20]
            break;
 800515c:	e130      	b.n	80053c0 <CO_SDOserver_process+0x9a0>
        }

#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
        case CO_SDO_ST_DOWNLOAD_SEGMENT_RSP: {
            SDO->CANtxBuff->data[0] = 0x20 | SDO->toggle;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f893 206c 	ldrb.w	r2, [r3, #108]	@ 0x6c
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	f042 0220 	orr.w	r2, r2, #32
 800516c:	b2d2      	uxtb	r2, r2
 800516e:	715a      	strb	r2, [r3, #5]
            SDO->toggle = (SDO->toggle == 0x00) ? 0x10 : 0x00;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8005176:	2b00      	cmp	r3, #0
 8005178:	d101      	bne.n	800517e <CO_SDOserver_process+0x75e>
 800517a:	2210      	movs	r2, #16
 800517c:	e000      	b.n	8005180 <CO_SDOserver_process+0x760>
 800517e:	2200      	movs	r2, #0
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c

            /* reset timeout timer and send message */
            SDO->timeoutTimer = 0;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	679a      	str	r2, [r3, #120]	@ 0x78
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681a      	ldr	r2, [r3, #0]
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	4619      	mov	r1, r3
 8005196:	4610      	mov	r0, r2
 8005198:	f002 feba 	bl	8007f10 <CO_CANsend>
            if (SDO->finished) {
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d006      	beq.n	80051b2 <CO_SDOserver_process+0x792>
                SDO->state = CO_SDO_ST_IDLE;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2200      	movs	r2, #0
 80051a8:	751a      	strb	r2, [r3, #20]
                ret = CO_SDO_RT_ok_communicationEnd;
 80051aa:	2300      	movs	r3, #0
 80051ac:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            }
            else {
                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_REQ;
            }
            break;
 80051b0:	e106      	b.n	80053c0 <CO_SDOserver_process+0x9a0>
                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_REQ;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2213      	movs	r2, #19
 80051b6:	751a      	strb	r2, [r3, #20]
            break;
 80051b8:	e102      	b.n	80053c0 <CO_SDOserver_process+0x9a0>
#endif

        case CO_SDO_ST_UPLOAD_INITIATE_RSP: {
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
            /* data were already loaded from OD variable */
            if (SDO->sizeInd > 0 && SDO->sizeInd <= 4) {
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d024      	beq.n	800520c <CO_SDOserver_process+0x7ec>
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051c6:	2b04      	cmp	r3, #4
 80051c8:	d820      	bhi.n	800520c <CO_SDOserver_process+0x7ec>
                /* expedited transfer */
                SDO->CANtxBuff->data[0] = (uint8_t)(0x43|((4-SDO->sizeInd)<<2));
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	f1c3 0304 	rsb	r3, r3, #4
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	b2da      	uxtb	r2, r3
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	f042 0243 	orr.w	r2, r2, #67	@ 0x43
 80051e2:	b2d2      	uxtb	r2, r2
 80051e4:	715a      	strb	r2, [r3, #5]
                memcpy(&SDO->CANtxBuff->data[4], &SDO->buf, SDO->sizeInd);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	f103 0009 	add.w	r0, r3, #9
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f103 017c 	add.w	r1, r3, #124	@ 0x7c
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051f8:	461a      	mov	r2, r3
 80051fa:	f00d f93e 	bl	801247a <memcpy>
                SDO->state = CO_SDO_ST_IDLE;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2200      	movs	r2, #0
 8005202:	751a      	strb	r2, [r3, #20]
                ret = CO_SDO_RT_ok_communicationEnd;
 8005204:	2300      	movs	r3, #0
 8005206:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800520a:	e020      	b.n	800524e <CO_SDOserver_process+0x82e>
            }
            else {
                /* data will be transferred with segmented transfer */
                if (SDO->sizeInd > 0) {
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005210:	2b00      	cmp	r3, #0
 8005212:	d00e      	beq.n	8005232 <CO_SDOserver_process+0x812>
                    /* indicate data size, if known */
                    uint32_t sizeInd = SDO->sizeInd;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005218:	637b      	str	r3, [r7, #52]	@ 0x34
                    uint32_t sizeIndSw = CO_SWAP_32(sizeInd);
 800521a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800521c:	617b      	str	r3, [r7, #20]
                    SDO->CANtxBuff->data[0] = 0x41;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	2241      	movs	r2, #65	@ 0x41
 8005224:	715a      	strb	r2, [r3, #5]
                    memcpy(&SDO->CANtxBuff->data[4],
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	3309      	adds	r3, #9
 800522c:	697a      	ldr	r2, [r7, #20]
 800522e:	601a      	str	r2, [r3, #0]
 8005230:	e003      	b.n	800523a <CO_SDOserver_process+0x81a>
                           &sizeIndSw, sizeof(sizeIndSw));
                }
                else {
                    SDO->CANtxBuff->data[0] = 0x40;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	2240      	movs	r2, #64	@ 0x40
 8005238:	715a      	strb	r2, [r3, #5]
                }
                SDO->toggle = 0x00;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2200      	movs	r2, #0
 800523e:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
                SDO->timeoutTimer = 0;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	679a      	str	r2, [r3, #120]	@ 0x78
                SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_REQ;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2223      	movs	r2, #35	@ 0x23
 800524c:	751a      	strb	r2, [r3, #20]
            SDO->state = CO_SDO_ST_IDLE;
            ret = CO_SDO_RT_ok_communicationEnd;
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */

            /* send message */
            SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	b2d2      	uxtb	r2, r2
 8005258:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800525e:	0a1b      	lsrs	r3, r3, #8
 8005260:	b29a      	uxth	r2, r3
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	b2d2      	uxtb	r2, r2
 8005268:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->subIndex;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	68fa      	ldr	r2, [r7, #12]
 8005270:	f892 2036 	ldrb.w	r2, [r2, #54]	@ 0x36
 8005274:	721a      	strb	r2, [r3, #8]
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	4619      	mov	r1, r3
 8005280:	4610      	mov	r0, r2
 8005282:	f002 fe45 	bl	8007f10 <CO_CANsend>
            break;
 8005286:	e09b      	b.n	80053c0 <CO_SDOserver_process+0x9a0>
        }

#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
        case CO_SDO_ST_UPLOAD_SEGMENT_RSP: {
            /* refill the data buffer if necessary */
            if (!readFromOd(SDO, &abortCode, 7, false))
 8005288:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800528c:	2300      	movs	r3, #0
 800528e:	2207      	movs	r2, #7
 8005290:	68f8      	ldr	r0, [r7, #12]
 8005292:	f7ff faf9 	bl	8004888 <readFromOd>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	f000 8090 	beq.w	80053be <CO_SDOserver_process+0x99e>
                break;

            /* SDO command specifier with toggle bit */
            SDO->CANtxBuff->data[0] = SDO->toggle;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	f892 206c 	ldrb.w	r2, [r2, #108]	@ 0x6c
 80052a8:	715a      	strb	r2, [r3, #5]
            SDO->toggle = (SDO->toggle == 0x00) ? 0x10 : 0x00;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d103      	bne.n	80052bc <CO_SDOserver_process+0x89c>
 80052b4:	2210      	movs	r2, #16
 80052b6:	e002      	b.n	80052be <CO_SDOserver_process+0x89e>
 80052b8:	05040000 	.word	0x05040000
 80052bc:	2200      	movs	r2, #0
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c

            OD_size_t count = SDO->bufOffsetWr - SDO->bufOffsetRd;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	65bb      	str	r3, [r7, #88]	@ 0x58
            /* verify, if this is the last segment */
            if (count < 7 || (SDO->finished && count == 7)) {
 80052d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80052d6:	2b06      	cmp	r3, #6
 80052d8:	d906      	bls.n	80052e8 <CO_SDOserver_process+0x8c8>
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d01b      	beq.n	800531a <CO_SDOserver_process+0x8fa>
 80052e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80052e4:	2b07      	cmp	r3, #7
 80052e6:	d118      	bne.n	800531a <CO_SDOserver_process+0x8fa>
                /* indicate last segment and nnn */
                SDO->CANtxBuff->data[0] |= ((7 - count) << 1) | 0x01;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	795a      	ldrb	r2, [r3, #5]
 80052ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	f1c3 0307 	rsb	r3, r3, #7
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	005b      	lsls	r3, r3, #1
 80052fa:	b2db      	uxtb	r3, r3
 80052fc:	4313      	orrs	r3, r2
 80052fe:	b2da      	uxtb	r2, r3
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	f042 0201 	orr.w	r2, r2, #1
 8005308:	b2d2      	uxtb	r2, r2
 800530a:	715a      	strb	r2, [r3, #5]
                SDO->state = CO_SDO_ST_IDLE;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2200      	movs	r2, #0
 8005310:	751a      	strb	r2, [r3, #20]
                ret = CO_SDO_RT_ok_communicationEnd;
 8005312:	2300      	movs	r3, #0
 8005314:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8005318:	e007      	b.n	800532a <CO_SDOserver_process+0x90a>
            }
            else {
                SDO->timeoutTimer = 0;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2200      	movs	r2, #0
 800531e:	679a      	str	r2, [r3, #120]	@ 0x78
                SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_REQ;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2223      	movs	r2, #35	@ 0x23
 8005324:	751a      	strb	r2, [r3, #20]
                count = 7;
 8005326:	2307      	movs	r3, #7
 8005328:	65bb      	str	r3, [r7, #88]	@ 0x58
            }

            /* copy data segment to CAN message */
            memcpy(&SDO->CANtxBuff->data[1], SDO->buf + SDO->bufOffsetRd,
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	1d98      	adds	r0, r3, #6
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	f103 027c 	add.w	r2, r3, #124	@ 0x7c
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800533c:	4413      	add	r3, r2
 800533e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005340:	4619      	mov	r1, r3
 8005342:	f00d f89a 	bl	801247a <memcpy>
                   count);
            SDO->bufOffsetRd += count;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800534c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800534e:	441a      	add	r2, r3
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
            SDO->sizeTran += count;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800535a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800535c:	441a      	add	r2, r3
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	669a      	str	r2, [r3, #104]	@ 0x68

            /* verify if sizeTran is too large or too short if last segment */
            if (SDO->sizeInd > 0) {
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005366:	2b00      	cmp	r3, #0
 8005368:	d01e      	beq.n	80053a8 <CO_SDOserver_process+0x988>
                if (SDO->sizeTran > SDO->sizeInd) {
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005372:	429a      	cmp	r2, r3
 8005374:	d905      	bls.n	8005382 <CO_SDOserver_process+0x962>
                    abortCode = CO_SDO_AB_DATA_LONG;
 8005376:	4b30      	ldr	r3, [pc, #192]	@ (8005438 <CO_SDOserver_process+0xa18>)
 8005378:	62bb      	str	r3, [r7, #40]	@ 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2201      	movs	r2, #1
 800537e:	751a      	strb	r2, [r3, #20]
                    break;
 8005380:	e01e      	b.n	80053c0 <CO_SDOserver_process+0x9a0>
                }
                else if (ret == CO_SDO_RT_ok_communicationEnd
 8005382:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8005386:	2b00      	cmp	r3, #0
 8005388:	d10e      	bne.n	80053a8 <CO_SDOserver_process+0x988>
                         && SDO->sizeTran < SDO->sizeInd
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005392:	429a      	cmp	r2, r3
 8005394:	d208      	bcs.n	80053a8 <CO_SDOserver_process+0x988>
                ) {
                    abortCode = CO_SDO_AB_DATA_SHORT;
 8005396:	4b29      	ldr	r3, [pc, #164]	@ (800543c <CO_SDOserver_process+0xa1c>)
 8005398:	62bb      	str	r3, [r7, #40]	@ 0x28
                    ret = CO_SDO_RT_waitingResponse;
 800539a:	2301      	movs	r3, #1
 800539c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
                    SDO->state = CO_SDO_ST_ABORT;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2201      	movs	r2, #1
 80053a4:	751a      	strb	r2, [r3, #20]
                    break;
 80053a6:	e00b      	b.n	80053c0 <CO_SDOserver_process+0x9a0>
                }
            }

            /* send message */
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	4619      	mov	r1, r3
 80053b2:	4610      	mov	r0, r2
 80053b4:	f002 fdac 	bl	8007f10 <CO_CANsend>
            break;
 80053b8:	e002      	b.n	80053c0 <CO_SDOserver_process+0x9a0>
            break;
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK */

        default: {
            break;
 80053ba:	bf00      	nop
 80053bc:	e000      	b.n	80053c0 <CO_SDOserver_process+0x9a0>
                break;
 80053be:	bf00      	nop
        }
        } /* switch (SDO->state) */
    }

    if (ret == CO_SDO_RT_waitingResponse) {
 80053c0:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d131      	bne.n	800542c <CO_SDOserver_process+0xa0c>
        if (SDO->state == CO_SDO_ST_ABORT) {
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	7d1b      	ldrb	r3, [r3, #20]
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d12c      	bne.n	800542c <CO_SDOserver_process+0xa0c>
            uint32_t code = CO_SWAP_32((uint32_t)abortCode);
 80053d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053d4:	613b      	str	r3, [r7, #16]
            /* Send SDO abort message */
            SDO->CANtxBuff->data[0] = 0x80;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	2280      	movs	r2, #128	@ 0x80
 80053dc:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	b2d2      	uxtb	r2, r2
 80053e8:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80053ee:	0a1b      	lsrs	r3, r3, #8
 80053f0:	b29a      	uxth	r2, r3
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	b2d2      	uxtb	r2, r2
 80053f8:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->subIndex;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	68fa      	ldr	r2, [r7, #12]
 8005400:	f892 2036 	ldrb.w	r2, [r2, #54]	@ 0x36
 8005404:	721a      	strb	r2, [r3, #8]

            memcpy(&SDO->CANtxBuff->data[4], &code, sizeof(code));
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	3309      	adds	r3, #9
 800540c:	693a      	ldr	r2, [r7, #16]
 800540e:	601a      	str	r2, [r3, #0]
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	4619      	mov	r1, r3
 800541a:	4610      	mov	r0, r2
 800541c:	f002 fd78 	bl	8007f10 <CO_CANsend>
            SDO->state = CO_SDO_ST_IDLE;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2200      	movs	r2, #0
 8005424:	751a      	strb	r2, [r3, #20]
            ret = CO_SDO_RT_endedWithServerAbort;
 8005426:	23f6      	movs	r3, #246	@ 0xf6
 8005428:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            ret = CO_SDO_RT_blockUploadInProgress;
        }
#endif
    }

    return ret;
 800542c:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
}
 8005430:	4618      	mov	r0, r3
 8005432:	376c      	adds	r7, #108	@ 0x6c
 8005434:	46bd      	mov	sp, r7
 8005436:	bd90      	pop	{r4, r7, pc}
 8005438:	06070012 	.word	0x06070012
 800543c:	06070013 	.word	0x06070013

08005440 <CO_getUint8>:
static inline uint8_t CO_getUint8(const void *buf) {
 8005440:	b480      	push	{r7}
 8005442:	b085      	sub	sp, #20
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
    uint8_t value; memmove(&value, buf, sizeof(value)); return value;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	73fb      	strb	r3, [r7, #15]
 800544e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005450:	4618      	mov	r0, r3
 8005452:	3714      	adds	r7, #20
 8005454:	46bd      	mov	sp, r7
 8005456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545a:	4770      	bx	lr

0800545c <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 800545c:	b480      	push	{r7}
 800545e:	b085      	sub	sp, #20
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	60fb      	str	r3, [r7, #12]
 800546a:	68fb      	ldr	r3, [r7, #12]
}
 800546c:	4618      	mov	r0, r3
 800546e:	3714      	adds	r7, #20
 8005470:	46bd      	mov	sp, r7
 8005472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005476:	4770      	bx	lr

08005478 <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d002      	beq.n	800548c <OD_getIndex+0x14>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	881b      	ldrh	r3, [r3, #0]
 800548a:	e000      	b.n	800548e <OD_getIndex+0x16>
 800548c:	2300      	movs	r3, #0
}
 800548e:	4618      	mov	r0, r3
 8005490:	370c      	adds	r7, #12
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr

0800549a <OD_extension_init>:
{
 800549a:	b480      	push	{r7}
 800549c:	b083      	sub	sp, #12
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
 80054a2:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d101      	bne.n	80054ae <OD_extension_init+0x14>
 80054aa:	2305      	movs	r3, #5
 80054ac:	e003      	b.n	80054b6 <OD_extension_init+0x1c>
    entry->extension = extension;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	683a      	ldr	r2, [r7, #0]
 80054b2:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 80054b4:	2300      	movs	r3, #0
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	370c      	adds	r7, #12
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr

080054c2 <OD_get_u8>:
{
 80054c2:	b580      	push	{r7, lr}
 80054c4:	b086      	sub	sp, #24
 80054c6:	af02      	add	r7, sp, #8
 80054c8:	60f8      	str	r0, [r7, #12]
 80054ca:	607a      	str	r2, [r7, #4]
 80054cc:	603b      	str	r3, [r7, #0]
 80054ce:	460b      	mov	r3, r1
 80054d0:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80054d2:	7af9      	ldrb	r1, [r7, #11]
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	9300      	str	r3, [sp, #0]
 80054d8:	2301      	movs	r3, #1
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	68f8      	ldr	r0, [r7, #12]
 80054de:	f7fd f923 	bl	8002728 <OD_get_value>
 80054e2:	4603      	mov	r3, r0
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3710      	adds	r7, #16
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}

080054ec <OD_get_u32>:
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b086      	sub	sp, #24
 80054f0:	af02      	add	r7, sp, #8
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	607a      	str	r2, [r7, #4]
 80054f6:	603b      	str	r3, [r7, #0]
 80054f8:	460b      	mov	r3, r1
 80054fa:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80054fc:	7af9      	ldrb	r1, [r7, #11]
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	9300      	str	r3, [sp, #0]
 8005502:	2304      	movs	r3, #4
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	68f8      	ldr	r0, [r7, #12]
 8005508:	f7fd f90e 	bl	8002728 <OD_get_value>
 800550c:	4603      	mov	r3, r0
}
 800550e:	4618      	mov	r0, r3
 8005510:	3710      	adds	r7, #16
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}

08005516 <CO_SYNCsend>:
 *
 * @param SYNC SYNC object.
 *
 * @return Same as CO_CANsend().
 */
static inline CO_ReturnError_t CO_SYNCsend(CO_SYNC_t *SYNC) {
 8005516:	b580      	push	{r7, lr}
 8005518:	b082      	sub	sp, #8
 800551a:	af00      	add	r7, sp, #0
 800551c:	6078      	str	r0, [r7, #4]
    if (++SYNC->counter > SYNC->counterOverflowValue) SYNC->counter = 1;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	7c9b      	ldrb	r3, [r3, #18]
 8005522:	3301      	adds	r3, #1
 8005524:	b2da      	uxtb	r2, r3
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	749a      	strb	r2, [r3, #18]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	7c9a      	ldrb	r2, [r3, #18]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	7c5b      	ldrb	r3, [r3, #17]
 8005532:	429a      	cmp	r2, r3
 8005534:	d902      	bls.n	800553c <CO_SYNCsend+0x26>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2201      	movs	r2, #1
 800553a:	749a      	strb	r2, [r3, #18]
    SYNC->timer = 0;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2200      	movs	r2, #0
 8005540:	619a      	str	r2, [r3, #24]
    SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	2b00      	cmp	r3, #0
 8005548:	bf0c      	ite	eq
 800554a:	2301      	moveq	r3, #1
 800554c:	2300      	movne	r3, #0
 800554e:	b2db      	uxtb	r3, r3
 8005550:	461a      	mov	r2, r3
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	60da      	str	r2, [r3, #12]
    SYNC->CANtxBuff->data[0] = SYNC->counter;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800555a:	687a      	ldr	r2, [r7, #4]
 800555c:	7c92      	ldrb	r2, [r2, #18]
 800555e:	715a      	strb	r2, [r3, #5]
    return CO_CANsend(SYNC->CANdevTx, SYNC->CANtxBuff);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005568:	4619      	mov	r1, r3
 800556a:	4610      	mov	r0, r2
 800556c:	f002 fcd0 	bl	8007f10 <CO_CANsend>
 8005570:	4603      	mov	r3, r0
}
 8005572:	4618      	mov	r0, r3
 8005574:	3708      	adds	r7, #8
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}

0800557a <CO_SYNC_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_SYNC_receive(void *object, void *msg) {
 800557a:	b480      	push	{r7}
 800557c:	b087      	sub	sp, #28
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
 8005582:	6039      	str	r1, [r7, #0]
    CO_SYNC_t *SYNC = object;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	613b      	str	r3, [r7, #16]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	791b      	ldrb	r3, [r3, #4]
 800558c:	73fb      	strb	r3, [r7, #15]
    bool_t syncReceived = false;
 800558e:	2300      	movs	r3, #0
 8005590:	617b      	str	r3, [r7, #20]

    if (SYNC->counterOverflowValue == 0) {
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	7c5b      	ldrb	r3, [r3, #17]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d10c      	bne.n	80055b4 <CO_SYNC_receive+0x3a>
        if (DLC == 0) {
 800559a:	7bfb      	ldrb	r3, [r7, #15]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d102      	bne.n	80055a6 <CO_SYNC_receive+0x2c>
            syncReceived = true;
 80055a0:	2301      	movs	r3, #1
 80055a2:	617b      	str	r3, [r7, #20]
 80055a4:	e019      	b.n	80055da <CO_SYNC_receive+0x60>
        }
        else {
            SYNC->receiveError = DLC | 0x40;
 80055a6:	7bfb      	ldrb	r3, [r7, #15]
 80055a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055ac:	b2da      	uxtb	r2, r3
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	721a      	strb	r2, [r3, #8]
 80055b2:	e012      	b.n	80055da <CO_SYNC_receive+0x60>
        }
    }
    else {
        if (DLC == 1) {
 80055b4:	7bfb      	ldrb	r3, [r7, #15]
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d109      	bne.n	80055ce <CO_SYNC_receive+0x54>
            uint8_t *data = CO_CANrxMsg_readData(msg);
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	3305      	adds	r3, #5
 80055be:	60bb      	str	r3, [r7, #8]
            SYNC->counter = data[0];
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	781a      	ldrb	r2, [r3, #0]
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	749a      	strb	r2, [r3, #18]
            syncReceived = true;
 80055c8:	2301      	movs	r3, #1
 80055ca:	617b      	str	r3, [r7, #20]
 80055cc:	e005      	b.n	80055da <CO_SYNC_receive+0x60>
        }
        else {
            SYNC->receiveError = DLC | 0x80;
 80055ce:	7bfb      	ldrb	r3, [r7, #15]
 80055d0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80055d4:	b2da      	uxtb	r2, r3
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	721a      	strb	r2, [r3, #8]
        }
    }

    if (syncReceived) {
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d00c      	beq.n	80055fa <CO_SYNC_receive+0x80>
        /* toggle PDO receive buffer */
        SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	bf0c      	ite	eq
 80055e8:	2301      	moveq	r3, #1
 80055ea:	2300      	movne	r3, #0
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	461a      	mov	r2, r3
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	60da      	str	r2, [r3, #12]

        CO_FLAG_SET(SYNC->CANrxNew);
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	2201      	movs	r2, #1
 80055f8:	605a      	str	r2, [r3, #4]
        if (SYNC->pFunctSignalPre != NULL) {
            SYNC->pFunctSignalPre(SYNC->functSignalObjectPre);
        }
#endif
    }
}
 80055fa:	bf00      	nop
 80055fc:	371c      	adds	r7, #28
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr
	...

08005608 <OD_write_1005>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1005(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8005608:	b590      	push	{r4, r7, lr}
 800560a:	b08f      	sub	sp, #60	@ 0x3c
 800560c:	af04      	add	r7, sp, #16
 800560e:	60f8      	str	r0, [r7, #12]
 8005610:	60b9      	str	r1, [r7, #8]
 8005612:	607a      	str	r2, [r7, #4]
 8005614:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d00c      	beq.n	8005636 <OD_write_1005+0x2e>
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	7c5b      	ldrb	r3, [r3, #17]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d108      	bne.n	8005636 <OD_write_1005+0x2e>
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d005      	beq.n	8005636 <OD_write_1005+0x2e>
        || count != sizeof(uint32_t) || countWritten == NULL
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2b04      	cmp	r3, #4
 800562e:	d102      	bne.n	8005636 <OD_write_1005+0x2e>
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d101      	bne.n	800563a <OD_write_1005+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 8005636:	2309      	movs	r3, #9
 8005638:	e0a3      	b.n	8005782 <OD_write_1005+0x17a>
    }

    CO_SYNC_t *SYNC = stream->object;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t cobIdSync = CO_getUint32(buf);
 8005640:	68b8      	ldr	r0, [r7, #8]
 8005642:	f7ff ff0b 	bl	800545c <CO_getUint32>
 8005646:	6238      	str	r0, [r7, #32]
    uint16_t CAN_ID = (uint16_t)(cobIdSync & 0x7FF);
 8005648:	6a3b      	ldr	r3, [r7, #32]
 800564a:	b29b      	uxth	r3, r3
 800564c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005650:	83fb      	strh	r3, [r7, #30]

    /* verify written value */
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    bool_t isProducer = (cobIdSync & 0x40000000) != 0;
 8005652:	6a3b      	ldr	r3, [r7, #32]
 8005654:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005658:	2b00      	cmp	r3, #0
 800565a:	bf14      	ite	ne
 800565c:	2301      	movne	r3, #1
 800565e:	2300      	moveq	r3, #0
 8005660:	b2db      	uxtb	r3, r3
 8005662:	61bb      	str	r3, [r7, #24]
    if ((cobIdSync & 0xBFFFF800) != 0 || CO_IS_RESTRICTED_CAN_ID(CAN_ID)
 8005664:	6a3a      	ldr	r2, [r7, #32]
 8005666:	4b49      	ldr	r3, [pc, #292]	@ (800578c <OD_write_1005+0x184>)
 8005668:	4013      	ands	r3, r2
 800566a:	2b00      	cmp	r3, #0
 800566c:	d133      	bne.n	80056d6 <OD_write_1005+0xce>
 800566e:	8bfb      	ldrh	r3, [r7, #30]
 8005670:	2b7f      	cmp	r3, #127	@ 0x7f
 8005672:	d930      	bls.n	80056d6 <OD_write_1005+0xce>
 8005674:	8bfb      	ldrh	r3, [r7, #30]
 8005676:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800567a:	d903      	bls.n	8005684 <OD_write_1005+0x7c>
 800567c:	8bfb      	ldrh	r3, [r7, #30]
 800567e:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8005682:	d928      	bls.n	80056d6 <OD_write_1005+0xce>
 8005684:	8bfb      	ldrh	r3, [r7, #30]
 8005686:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 800568a:	d903      	bls.n	8005694 <OD_write_1005+0x8c>
 800568c:	8bfb      	ldrh	r3, [r7, #30]
 800568e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005692:	d320      	bcc.n	80056d6 <OD_write_1005+0xce>
 8005694:	8bfb      	ldrh	r3, [r7, #30]
 8005696:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800569a:	d903      	bls.n	80056a4 <OD_write_1005+0x9c>
 800569c:	8bfb      	ldrh	r3, [r7, #30]
 800569e:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 80056a2:	d318      	bcc.n	80056d6 <OD_write_1005+0xce>
 80056a4:	8bfb      	ldrh	r3, [r7, #30]
 80056a6:	f5b3 6fdc 	cmp.w	r3, #1760	@ 0x6e0
 80056aa:	d303      	bcc.n	80056b4 <OD_write_1005+0xac>
 80056ac:	8bfb      	ldrh	r3, [r7, #30]
 80056ae:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056b2:	d310      	bcc.n	80056d6 <OD_write_1005+0xce>
 80056b4:	8bfb      	ldrh	r3, [r7, #30]
 80056b6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056ba:	d80c      	bhi.n	80056d6 <OD_write_1005+0xce>
        || (SYNC->isProducer && isProducer && CAN_ID != SYNC->CAN_ID)
 80056bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d00a      	beq.n	80056da <OD_write_1005+0xd2>
 80056c4:	69bb      	ldr	r3, [r7, #24]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d007      	beq.n	80056da <OD_write_1005+0xd2>
 80056ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80056d0:	8bfa      	ldrh	r2, [r7, #30]
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d001      	beq.n	80056da <OD_write_1005+0xd2>
    ) {
        return ODR_INVALID_VALUE;
 80056d6:	230f      	movs	r3, #15
 80056d8:	e053      	b.n	8005782 <OD_write_1005+0x17a>
        return ODR_INVALID_VALUE;
    }
#endif

    /* Configure CAN receive and transmit buffers */
    if (CAN_ID != SYNC->CAN_ID) {
 80056da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80056e0:	8bfa      	ldrh	r2, [r7, #30]
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d03a      	beq.n	800575c <OD_write_1005+0x154>
        CO_ReturnError_t CANret = CO_CANrxBufferInit(
 80056e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e8:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80056ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ec:	8e19      	ldrh	r1, [r3, #48]	@ 0x30
 80056ee:	8bfa      	ldrh	r2, [r7, #30]
 80056f0:	4b27      	ldr	r3, [pc, #156]	@ (8005790 <OD_write_1005+0x188>)
 80056f2:	9302      	str	r3, [sp, #8]
 80056f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f6:	9301      	str	r3, [sp, #4]
 80056f8:	2300      	movs	r3, #0
 80056fa:	9300      	str	r3, [sp, #0]
 80056fc:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8005700:	f002 fb22 	bl	8007d48 <CO_CANrxBufferInit>
 8005704:	4603      	mov	r3, r0
 8005706:	75fb      	strb	r3, [r7, #23]
            0x7FF,              /* mask */
            0,                  /* rtr */
            (void*)SYNC,        /* object passed to receive function */
            CO_SYNC_receive);   /* this function will process received message*/

        if (CANret != CO_ERROR_NO) {
 8005708:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d001      	beq.n	8005714 <OD_write_1005+0x10c>
            return ODR_DEV_INCOMPAT;
 8005710:	2309      	movs	r3, #9
 8005712:	e036      	b.n	8005782 <OD_write_1005+0x17a>
        }

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
        SYNC->CANtxBuff = CO_CANtxBufferInit(
 8005714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005716:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800571a:	f8b3 104c 	ldrh.w	r1, [r3, #76]	@ 0x4c
            SYNC->CANdevTx,     /* CAN device */
            SYNC->CANdevTxIdx,  /* index of specific buffer inside CAN module */
            CAN_ID,             /* CAN identifier */
            0,                  /* rtr */
            SYNC->counterOverflowValue != 0 ? 1 : 0, /* number of data bytes */
 800571e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005720:	7c5b      	ldrb	r3, [r3, #17]
        SYNC->CANtxBuff = CO_CANtxBufferInit(
 8005722:	2b00      	cmp	r3, #0
 8005724:	bf14      	ite	ne
 8005726:	2301      	movne	r3, #1
 8005728:	2300      	moveq	r3, #0
 800572a:	b2db      	uxtb	r3, r3
 800572c:	461c      	mov	r4, r3
 800572e:	8bfa      	ldrh	r2, [r7, #30]
 8005730:	2300      	movs	r3, #0
 8005732:	9301      	str	r3, [sp, #4]
 8005734:	9400      	str	r4, [sp, #0]
 8005736:	2300      	movs	r3, #0
 8005738:	f002 fb64 	bl	8007e04 <CO_CANtxBufferInit>
 800573c:	4602      	mov	r2, r0
 800573e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005740:	629a      	str	r2, [r3, #40]	@ 0x28
            0);                 /* synchronous message flag bit */

        if (SYNC->CANtxBuff == NULL) {
 8005742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005746:	2b00      	cmp	r3, #0
 8005748:	d104      	bne.n	8005754 <OD_write_1005+0x14c>
            SYNC->isProducer = false;
 800574a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574c:	2200      	movs	r2, #0
 800574e:	625a      	str	r2, [r3, #36]	@ 0x24
            return ODR_DEV_INCOMPAT;
 8005750:	2309      	movs	r3, #9
 8005752:	e016      	b.n	8005782 <OD_write_1005+0x17a>
        }
#endif

        SYNC->CAN_ID = CAN_ID;
 8005754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005756:	8bfa      	ldrh	r2, [r7, #30]
 8005758:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    }

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    SYNC->isProducer = isProducer;
 800575c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800575e:	69ba      	ldr	r2, [r7, #24]
 8005760:	625a      	str	r2, [r3, #36]	@ 0x24
    if (isProducer) {
 8005762:	69bb      	ldr	r3, [r7, #24]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d005      	beq.n	8005774 <OD_write_1005+0x16c>
        SYNC->counter = 0;
 8005768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576a:	2200      	movs	r2, #0
 800576c:	749a      	strb	r2, [r3, #18]
        SYNC->timer = 0;
 800576e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005770:	2200      	movs	r2, #0
 8005772:	619a      	str	r2, [r3, #24]
    }
#endif /* CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER */

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	68b9      	ldr	r1, [r7, #8]
 800577a:	68f8      	ldr	r0, [r7, #12]
 800577c:	f7fc fdee 	bl	800235c <OD_writeOriginal>
 8005780:	4603      	mov	r3, r0
}
 8005782:	4618      	mov	r0, r3
 8005784:	372c      	adds	r7, #44	@ 0x2c
 8005786:	46bd      	mov	sp, r7
 8005788:	bd90      	pop	{r4, r7, pc}
 800578a:	bf00      	nop
 800578c:	bffff800 	.word	0xbffff800
 8005790:	0800557b 	.word	0x0800557b

08005794 <OD_write_1019>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1019(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8005794:	b590      	push	{r4, r7, lr}
 8005796:	b089      	sub	sp, #36	@ 0x24
 8005798:	af02      	add	r7, sp, #8
 800579a:	60f8      	str	r0, [r7, #12]
 800579c:	60b9      	str	r1, [r7, #8]
 800579e:	607a      	str	r2, [r7, #4]
 80057a0:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d00c      	beq.n	80057c2 <OD_write_1019+0x2e>
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	7c5b      	ldrb	r3, [r3, #17]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d108      	bne.n	80057c2 <OD_write_1019+0x2e>
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d005      	beq.n	80057c2 <OD_write_1019+0x2e>
        || count != sizeof(uint8_t) || countWritten == NULL
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d102      	bne.n	80057c2 <OD_write_1019+0x2e>
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d101      	bne.n	80057c6 <OD_write_1019+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 80057c2:	2309      	movs	r3, #9
 80057c4:	e041      	b.n	800584a <OD_write_1019+0xb6>
    }

    CO_SYNC_t *SYNC = stream->object;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	617b      	str	r3, [r7, #20]
    uint8_t syncCounterOvf = CO_getUint8(buf);
 80057cc:	68b8      	ldr	r0, [r7, #8]
 80057ce:	f7ff fe37 	bl	8005440 <CO_getUint8>
 80057d2:	4603      	mov	r3, r0
 80057d4:	74fb      	strb	r3, [r7, #19]

    /* verify written value */
    if (syncCounterOvf == 1 || syncCounterOvf > 240) {
 80057d6:	7cfb      	ldrb	r3, [r7, #19]
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d002      	beq.n	80057e2 <OD_write_1019+0x4e>
 80057dc:	7cfb      	ldrb	r3, [r7, #19]
 80057de:	2bf0      	cmp	r3, #240	@ 0xf0
 80057e0:	d901      	bls.n	80057e6 <OD_write_1019+0x52>
        return ODR_INVALID_VALUE;
 80057e2:	230f      	movs	r3, #15
 80057e4:	e031      	b.n	800584a <OD_write_1019+0xb6>
    }
    if (*SYNC->OD_1006_period != 0) {
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	69db      	ldr	r3, [r3, #28]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d001      	beq.n	80057f4 <OD_write_1019+0x60>
        return ODR_DATA_DEV_STATE;
 80057f0:	2317      	movs	r3, #23
 80057f2:	e02a      	b.n	800584a <OD_write_1019+0xb6>
    }

    /* Configure CAN transmit buffer */
    SYNC->CANtxBuff = CO_CANtxBufferInit(
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	f8b3 104c 	ldrh.w	r1, [r3, #76]	@ 0x4c
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8005804:	7cfb      	ldrb	r3, [r7, #19]
 8005806:	2b00      	cmp	r3, #0
 8005808:	bf14      	ite	ne
 800580a:	2301      	movne	r3, #1
 800580c:	2300      	moveq	r3, #0
 800580e:	b2db      	uxtb	r3, r3
 8005810:	461c      	mov	r4, r3
 8005812:	2300      	movs	r3, #0
 8005814:	9301      	str	r3, [sp, #4]
 8005816:	9400      	str	r4, [sp, #0]
 8005818:	2300      	movs	r3, #0
 800581a:	f002 faf3 	bl	8007e04 <CO_CANtxBufferInit>
 800581e:	4602      	mov	r2, r0
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	629a      	str	r2, [r3, #40]	@ 0x28
        SYNC->CAN_ID,       /* CAN identifier */
        0,                  /* rtr */
        syncCounterOvf != 0 ? 1 : 0, /* number of data bytes */
        0);                 /* synchronous message flag bit */

    if (SYNC->CANtxBuff == NULL) {
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005828:	2b00      	cmp	r3, #0
 800582a:	d104      	bne.n	8005836 <OD_write_1019+0xa2>
        SYNC->isProducer = false;
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	2200      	movs	r2, #0
 8005830:	625a      	str	r2, [r3, #36]	@ 0x24
        return ODR_DEV_INCOMPAT;
 8005832:	2309      	movs	r3, #9
 8005834:	e009      	b.n	800584a <OD_write_1019+0xb6>
    }

    SYNC->counterOverflowValue = syncCounterOvf;
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	7cfa      	ldrb	r2, [r7, #19]
 800583a:	745a      	strb	r2, [r3, #17]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	68b9      	ldr	r1, [r7, #8]
 8005842:	68f8      	ldr	r0, [r7, #12]
 8005844:	f7fc fd8a 	bl	800235c <OD_writeOriginal>
 8005848:	4603      	mov	r3, r0
}
 800584a:	4618      	mov	r0, r3
 800584c:	371c      	adds	r7, #28
 800584e:	46bd      	mov	sp, r7
 8005850:	bd90      	pop	{r4, r7, pc}
	...

08005854 <CO_SYNC_init>:
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
                              CO_CANmodule_t *CANdevTx,
                              uint16_t CANdevTxIdx,
#endif
                              uint32_t *errInfo)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b08c      	sub	sp, #48	@ 0x30
 8005858:	af04      	add	r7, sp, #16
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	60b9      	str	r1, [r7, #8]
 800585e:	607a      	str	r2, [r7, #4]
 8005860:	603b      	str	r3, [r7, #0]
    ODR_t odRet;

    /* verify arguments */
    if (SYNC == NULL || em == NULL || OD_1005_cobIdSync == NULL
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d00e      	beq.n	8005886 <CO_SYNC_init+0x32>
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d00b      	beq.n	8005886 <CO_SYNC_init+0x32>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d008      	beq.n	8005886 <CO_SYNC_init+0x32>
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
        || OD_1006_commCyclePeriod == NULL || CANdevTx == NULL
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d005      	beq.n	8005886 <CO_SYNC_init+0x32>
 800587a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800587c:	2b00      	cmp	r3, #0
 800587e:	d002      	beq.n	8005886 <CO_SYNC_init+0x32>
#endif
        || CANdevRx == NULL
 8005880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005882:	2b00      	cmp	r3, #0
 8005884:	d102      	bne.n	800588c <CO_SYNC_init+0x38>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005886:	f04f 33ff 	mov.w	r3, #4294967295
 800588a:	e0fe      	b.n	8005a8a <CO_SYNC_init+0x236>
    }

    /* clear object */
    memset(SYNC, 0, sizeof(CO_SYNC_t));
 800588c:	2260      	movs	r2, #96	@ 0x60
 800588e:	2100      	movs	r1, #0
 8005890:	68f8      	ldr	r0, [r7, #12]
 8005892:	f00c fd63 	bl	801235c <memset>

    /* get and verify "COB-ID SYNC message" from OD and configure extension */
    uint32_t cobIdSync = 0x00000080;
 8005896:	2380      	movs	r3, #128	@ 0x80
 8005898:	61bb      	str	r3, [r7, #24]

    odRet = OD_get_u32(OD_1005_cobIdSync, 0, &cobIdSync, true);
 800589a:	f107 0218 	add.w	r2, r7, #24
 800589e:	2301      	movs	r3, #1
 80058a0:	2100      	movs	r1, #0
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f7ff fe22 	bl	80054ec <OD_get_u32>
 80058a8:	4603      	mov	r3, r0
 80058aa:	77fb      	strb	r3, [r7, #31]
    if (odRet != ODR_OK) {
 80058ac:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d00c      	beq.n	80058ce <CO_SYNC_init+0x7a>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1005_cobIdSync);
 80058b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d006      	beq.n	80058c8 <CO_SYNC_init+0x74>
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f7ff fddc 	bl	8005478 <OD_getIndex>
 80058c0:	4603      	mov	r3, r0
 80058c2:	461a      	mov	r2, r3
 80058c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058c6:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 80058c8:	f06f 030b 	mvn.w	r3, #11
 80058cc:	e0dd      	b.n	8005a8a <CO_SYNC_init+0x236>
    }
#if (CO_CONFIG_SYNC) & CO_CONFIG_FLAG_OD_DYNAMIC
    SYNC->OD_1005_extension.object = SYNC;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	68fa      	ldr	r2, [r7, #12]
 80058d2:	635a      	str	r2, [r3, #52]	@ 0x34
    SYNC->OD_1005_extension.read = OD_readOriginal;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	4a6f      	ldr	r2, [pc, #444]	@ (8005a94 <CO_SYNC_init+0x240>)
 80058d8:	639a      	str	r2, [r3, #56]	@ 0x38
    SYNC->OD_1005_extension.write = OD_write_1005;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	4a6e      	ldr	r2, [pc, #440]	@ (8005a98 <CO_SYNC_init+0x244>)
 80058de:	63da      	str	r2, [r3, #60]	@ 0x3c
    OD_extension_init(OD_1005_cobIdSync, &SYNC->OD_1005_extension);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	3334      	adds	r3, #52	@ 0x34
 80058e4:	4619      	mov	r1, r3
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f7ff fdd7 	bl	800549a <OD_extension_init>
#endif

    /* get and verify "Communication cycle period" from OD */
    SYNC->OD_1006_period = OD_getPtr(OD_1006_commCyclePeriod, 0,
 80058ec:	2300      	movs	r3, #0
 80058ee:	2204      	movs	r2, #4
 80058f0:	2100      	movs	r1, #0
 80058f2:	6838      	ldr	r0, [r7, #0]
 80058f4:	f7fc ff7f 	bl	80027f6 <OD_getPtr>
 80058f8:	4602      	mov	r2, r0
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	61da      	str	r2, [r3, #28]
                                     sizeof(uint32_t), NULL);
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    if (SYNC->OD_1006_period == NULL) {
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	69db      	ldr	r3, [r3, #28]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d10c      	bne.n	8005920 <CO_SYNC_init+0xcc>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1006_commCyclePeriod);
 8005906:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005908:	2b00      	cmp	r3, #0
 800590a:	d006      	beq.n	800591a <CO_SYNC_init+0xc6>
 800590c:	6838      	ldr	r0, [r7, #0]
 800590e:	f7ff fdb3 	bl	8005478 <OD_getIndex>
 8005912:	4603      	mov	r3, r0
 8005914:	461a      	mov	r2, r3
 8005916:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005918:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 800591a:	f06f 030b 	mvn.w	r3, #11
 800591e:	e0b4      	b.n	8005a8a <CO_SYNC_init+0x236>
        return CO_ERROR_OD_PARAMETERS;
    }
#endif

    /* get "Synchronous window length" from OD (optional parameter) */
    SYNC->OD_1007_window = OD_getPtr(OD_1007_syncWindowLen, 0,
 8005920:	2300      	movs	r3, #0
 8005922:	2204      	movs	r2, #4
 8005924:	2100      	movs	r1, #0
 8005926:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005928:	f7fc ff65 	bl	80027f6 <OD_getPtr>
 800592c:	4602      	mov	r2, r0
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	621a      	str	r2, [r3, #32]
                                     sizeof(uint32_t), NULL);
    if (OD_1007_syncWindowLen != NULL && SYNC->OD_1007_window == NULL) {
 8005932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005934:	2b00      	cmp	r3, #0
 8005936:	d010      	beq.n	800595a <CO_SYNC_init+0x106>
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6a1b      	ldr	r3, [r3, #32]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d10c      	bne.n	800595a <CO_SYNC_init+0x106>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1007_syncWindowLen);
 8005940:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005942:	2b00      	cmp	r3, #0
 8005944:	d006      	beq.n	8005954 <CO_SYNC_init+0x100>
 8005946:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005948:	f7ff fd96 	bl	8005478 <OD_getIndex>
 800594c:	4603      	mov	r3, r0
 800594e:	461a      	mov	r2, r3
 8005950:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005952:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8005954:	f06f 030b 	mvn.w	r3, #11
 8005958:	e097      	b.n	8005a8a <CO_SYNC_init+0x236>
    }

    /* get and verify optional "Synchronous counter overflow value" from OD and
     * configure extension */
    uint8_t syncCounterOvf = 0;
 800595a:	2300      	movs	r3, #0
 800595c:	75fb      	strb	r3, [r7, #23]

    if (OD_1019_syncCounterOvf != NULL) {
 800595e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005960:	2b00      	cmp	r3, #0
 8005962:	d033      	beq.n	80059cc <CO_SYNC_init+0x178>
        odRet = OD_get_u8(OD_1019_syncCounterOvf, 0, &syncCounterOvf, true);
 8005964:	f107 0217 	add.w	r2, r7, #23
 8005968:	2301      	movs	r3, #1
 800596a:	2100      	movs	r1, #0
 800596c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800596e:	f7ff fda8 	bl	80054c2 <OD_get_u8>
 8005972:	4603      	mov	r3, r0
 8005974:	77fb      	strb	r3, [r7, #31]
        if (odRet != ODR_OK) {
 8005976:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d00c      	beq.n	8005998 <CO_SYNC_init+0x144>
            if (errInfo != NULL) *errInfo = OD_getIndex(OD_1019_syncCounterOvf);
 800597e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005980:	2b00      	cmp	r3, #0
 8005982:	d006      	beq.n	8005992 <CO_SYNC_init+0x13e>
 8005984:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005986:	f7ff fd77 	bl	8005478 <OD_getIndex>
 800598a:	4603      	mov	r3, r0
 800598c:	461a      	mov	r2, r3
 800598e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005990:	601a      	str	r2, [r3, #0]
            return CO_ERROR_OD_PARAMETERS;
 8005992:	f06f 030b 	mvn.w	r3, #11
 8005996:	e078      	b.n	8005a8a <CO_SYNC_init+0x236>
        }
        if (syncCounterOvf == 1) syncCounterOvf = 2;
 8005998:	7dfb      	ldrb	r3, [r7, #23]
 800599a:	2b01      	cmp	r3, #1
 800599c:	d102      	bne.n	80059a4 <CO_SYNC_init+0x150>
 800599e:	2302      	movs	r3, #2
 80059a0:	75fb      	strb	r3, [r7, #23]
 80059a2:	e004      	b.n	80059ae <CO_SYNC_init+0x15a>
        else if (syncCounterOvf > 240) syncCounterOvf = 240;
 80059a4:	7dfb      	ldrb	r3, [r7, #23]
 80059a6:	2bf0      	cmp	r3, #240	@ 0xf0
 80059a8:	d901      	bls.n	80059ae <CO_SYNC_init+0x15a>
 80059aa:	23f0      	movs	r3, #240	@ 0xf0
 80059ac:	75fb      	strb	r3, [r7, #23]

#if (CO_CONFIG_SYNC) & CO_CONFIG_FLAG_OD_DYNAMIC
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
        SYNC->OD_1019_extension.object = SYNC;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	68fa      	ldr	r2, [r7, #12]
 80059b2:	651a      	str	r2, [r3, #80]	@ 0x50
        SYNC->OD_1019_extension.read = OD_readOriginal;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	4a37      	ldr	r2, [pc, #220]	@ (8005a94 <CO_SYNC_init+0x240>)
 80059b8:	655a      	str	r2, [r3, #84]	@ 0x54
        SYNC->OD_1019_extension.write = OD_write_1019;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	4a37      	ldr	r2, [pc, #220]	@ (8005a9c <CO_SYNC_init+0x248>)
 80059be:	659a      	str	r2, [r3, #88]	@ 0x58
        OD_extension_init(OD_1019_syncCounterOvf, &SYNC->OD_1019_extension);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	3350      	adds	r3, #80	@ 0x50
 80059c4:	4619      	mov	r1, r3
 80059c6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80059c8:	f7ff fd67 	bl	800549a <OD_extension_init>
#endif
#endif
    }
    SYNC->counterOverflowValue = syncCounterOvf;
 80059cc:	7dfa      	ldrb	r2, [r7, #23]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	745a      	strb	r2, [r3, #17]

    /* Configure object variables */
    SYNC->em = em;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	68ba      	ldr	r2, [r7, #8]
 80059d6:	601a      	str	r2, [r3, #0]
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    SYNC->isProducer = (cobIdSync & 0x40000000) != 0;
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80059de:	2b00      	cmp	r3, #0
 80059e0:	bf14      	ite	ne
 80059e2:	2301      	movne	r3, #1
 80059e4:	2300      	moveq	r3, #0
 80059e6:	b2db      	uxtb	r3, r3
 80059e8:	461a      	mov	r2, r3
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	625a      	str	r2, [r3, #36]	@ 0x24
#endif
#if (CO_CONFIG_SYNC) & CO_CONFIG_FLAG_OD_DYNAMIC
    SYNC->CAN_ID = cobIdSync & 0x7FF;
 80059ee:	69bb      	ldr	r3, [r7, #24]
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80059f6:	b29a      	uxth	r2, r3
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    SYNC->CANdevRx = CANdevRx;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a02:	62da      	str	r2, [r3, #44]	@ 0x2c
    SYNC->CANdevRxIdx = CANdevRxIdx;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005a08:	861a      	strh	r2, [r3, #48]	@ 0x30
 #if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    SYNC->CANdevTx = CANdevTx;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005a0e:	649a      	str	r2, [r3, #72]	@ 0x48
    SYNC->CANdevTxIdx = CANdevTxIdx;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8005a14:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
 #endif
#endif

    /* configure SYNC CAN reception and transmission */
    CO_ReturnError_t ret = CO_CANrxBufferInit(
 8005a18:	69bb      	ldr	r3, [r7, #24]
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005a20:	b29a      	uxth	r2, r3
 8005a22:	8eb9      	ldrh	r1, [r7, #52]	@ 0x34
 8005a24:	4b1e      	ldr	r3, [pc, #120]	@ (8005aa0 <CO_SYNC_init+0x24c>)
 8005a26:	9302      	str	r3, [sp, #8]
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	9301      	str	r3, [sp, #4]
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	9300      	str	r3, [sp, #0]
 8005a30:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8005a34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a36:	f002 f987 	bl	8007d48 <CO_CANrxBufferInit>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	77bb      	strb	r3, [r7, #30]
            cobIdSync & 0x7FF,  /* CAN identifier */
            0x7FF,              /* mask */
            0,                  /* rtr */
            (void*)SYNC,        /* object passed to receive function */
            CO_SYNC_receive);   /* this function will process received message*/
    if (ret != CO_ERROR_NO)
 8005a3e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d002      	beq.n	8005a4c <CO_SYNC_init+0x1f8>
        return ret;
 8005a46:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005a4a:	e01e      	b.n	8005a8a <CO_SYNC_init+0x236>

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    SYNC->CANtxBuff = CO_CANtxBufferInit(
 8005a4c:	69bb      	ldr	r3, [r7, #24]
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005a54:	b29a      	uxth	r2, r3
 8005a56:	7dfb      	ldrb	r3, [r7, #23]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	bf14      	ite	ne
 8005a5c:	2301      	movne	r3, #1
 8005a5e:	2300      	moveq	r3, #0
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	4618      	mov	r0, r3
 8005a64:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 8005a66:	2300      	movs	r3, #0
 8005a68:	9301      	str	r3, [sp, #4]
 8005a6a:	9000      	str	r0, [sp, #0]
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005a70:	f002 f9c8 	bl	8007e04 <CO_CANtxBufferInit>
 8005a74:	4602      	mov	r2, r0
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	629a      	str	r2, [r3, #40]	@ 0x28
            cobIdSync & 0x7FF,  /* CAN identifier */
            0,                  /* rtr */
            syncCounterOvf != 0 ? 1 : 0, /* number of data bytes */
            0);                 /* synchronous message flag bit */

    if (SYNC->CANtxBuff == NULL)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d102      	bne.n	8005a88 <CO_SYNC_init+0x234>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005a82:	f04f 33ff 	mov.w	r3, #4294967295
 8005a86:	e000      	b.n	8005a8a <CO_SYNC_init+0x236>
#endif

    return CO_ERROR_NO;
 8005a88:	2300      	movs	r3, #0
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3720      	adds	r7, #32
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	bf00      	nop
 8005a94:	080022ad 	.word	0x080022ad
 8005a98:	08005609 	.word	0x08005609
 8005a9c:	08005795 	.word	0x08005795
 8005aa0:	0800557b 	.word	0x0800557b

08005aa4 <CO_SYNC_process>:
/******************************************************************************/
CO_SYNC_status_t CO_SYNC_process(CO_SYNC_t *SYNC,
                                 bool_t NMTisPreOrOperational,
                                 uint32_t timeDifference_us,
                                 uint32_t *timerNext_us)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b08a      	sub	sp, #40	@ 0x28
 8005aa8:	af02      	add	r7, sp, #8
 8005aaa:	60f8      	str	r0, [r7, #12]
 8005aac:	60b9      	str	r1, [r7, #8]
 8005aae:	607a      	str	r2, [r7, #4]
 8005ab0:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */

    CO_SYNC_status_t syncStatus = CO_SYNC_NONE;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	77fb      	strb	r3, [r7, #31]

    if (NMTisPreOrOperational) {
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	f000 8088 	beq.w	8005bce <CO_SYNC_process+0x12a>
        /* update sync timer, no overflow */
        uint32_t timerNew = SYNC->timer + timeDifference_us;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	699b      	ldr	r3, [r3, #24]
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	4413      	add	r3, r2
 8005ac6:	617b      	str	r3, [r7, #20]
        if (timerNew > SYNC->timer) SYNC->timer = timerNew;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	697a      	ldr	r2, [r7, #20]
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d902      	bls.n	8005ad8 <CO_SYNC_process+0x34>
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	697a      	ldr	r2, [r7, #20]
 8005ad6:	619a      	str	r2, [r3, #24]

        /* was SYNC just received */
        if (CO_FLAG_READ(SYNC->CANrxNew)) {
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d007      	beq.n	8005af0 <CO_SYNC_process+0x4c>
            SYNC->timer = 0;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	619a      	str	r2, [r3, #24]
            syncStatus = CO_SYNC_RX_TX;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	77fb      	strb	r3, [r7, #31]
            CO_FLAG_CLEAR(SYNC->CANrxNew);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	605a      	str	r2, [r3, #4]
        }

        uint32_t OD_1006_period = SYNC->OD_1006_period != NULL
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	69db      	ldr	r3, [r3, #28]
                                ? *SYNC->OD_1006_period : 0;
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d003      	beq.n	8005b00 <CO_SYNC_process+0x5c>
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	69db      	ldr	r3, [r3, #28]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	e000      	b.n	8005b02 <CO_SYNC_process+0x5e>
 8005b00:	2300      	movs	r3, #0
        uint32_t OD_1006_period = SYNC->OD_1006_period != NULL
 8005b02:	613b      	str	r3, [r7, #16]

        if (OD_1006_period > 0) {
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d031      	beq.n	8005b6e <CO_SYNC_process+0xca>
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
            if (SYNC->isProducer) {
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00a      	beq.n	8005b28 <CO_SYNC_process+0x84>
                if (SYNC->timer >= OD_1006_period) {
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	699b      	ldr	r3, [r3, #24]
 8005b16:	693a      	ldr	r2, [r7, #16]
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d828      	bhi.n	8005b6e <CO_SYNC_process+0xca>
                    syncStatus = CO_SYNC_RX_TX;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	77fb      	strb	r3, [r7, #31]
                    CO_SYNCsend(SYNC);
 8005b20:	68f8      	ldr	r0, [r7, #12]
 8005b22:	f7ff fcf8 	bl	8005516 <CO_SYNCsend>
 8005b26:	e022      	b.n	8005b6e <CO_SYNC_process+0xca>
            }
            else
#endif /* (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER */

            /* Verify timeout of SYNC */
            if (SYNC->timeoutError == 1) {
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	7c1b      	ldrb	r3, [r3, #16]
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d11e      	bne.n	8005b6e <CO_SYNC_process+0xca>
                /* periodTimeout is 1,5 * OD_1006_period, no overflow */
                uint32_t periodTimeout = OD_1006_period + (OD_1006_period >> 1);
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	085b      	lsrs	r3, r3, #1
 8005b34:	693a      	ldr	r2, [r7, #16]
 8005b36:	4413      	add	r3, r2
 8005b38:	61bb      	str	r3, [r7, #24]
                if (periodTimeout < OD_1006_period) periodTimeout = 0xFFFFFFFF;
 8005b3a:	69ba      	ldr	r2, [r7, #24]
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d202      	bcs.n	8005b48 <CO_SYNC_process+0xa4>
 8005b42:	f04f 33ff 	mov.w	r3, #4294967295
 8005b46:	61bb      	str	r3, [r7, #24]

                if (SYNC->timer > periodTimeout) {
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	699b      	ldr	r3, [r3, #24]
 8005b4c:	69ba      	ldr	r2, [r7, #24]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d20d      	bcs.n	8005b6e <CO_SYNC_process+0xca>
                    CO_errorReport(SYNC->em, CO_EM_SYNC_TIME_OUT,
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	6818      	ldr	r0, [r3, #0]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	699b      	ldr	r3, [r3, #24]
 8005b5a:	9300      	str	r3, [sp, #0]
 8005b5c:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8005b60:	2218      	movs	r2, #24
 8005b62:	2101      	movs	r1, #1
 8005b64:	f7fb fd90 	bl	8001688 <CO_error>
                                   CO_EMC_COMMUNICATION, SYNC->timer);
                    SYNC->timeoutError = 2;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2202      	movs	r2, #2
 8005b6c:	741a      	strb	r2, [r3, #16]
#endif
            }
        } /* if (OD_1006_period > 0) */

        /* Synchronous PDOs are allowed only inside time window */
        if (SYNC->OD_1007_window != NULL && *SYNC->OD_1007_window > 0
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6a1b      	ldr	r3, [r3, #32]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d015      	beq.n	8005ba2 <CO_SYNC_process+0xfe>
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	6a1b      	ldr	r3, [r3, #32]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d010      	beq.n	8005ba2 <CO_SYNC_process+0xfe>
            && SYNC->timer > *SYNC->OD_1007_window
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	699a      	ldr	r2, [r3, #24]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6a1b      	ldr	r3, [r3, #32]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d909      	bls.n	8005ba2 <CO_SYNC_process+0xfe>
        ) {
            if (!SYNC->syncIsOutsideWindow) {
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	695b      	ldr	r3, [r3, #20]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d101      	bne.n	8005b9a <CO_SYNC_process+0xf6>
                syncStatus = CO_SYNC_PASSED_WINDOW;
 8005b96:	2302      	movs	r3, #2
 8005b98:	77fb      	strb	r3, [r7, #31]
            }
            SYNC->syncIsOutsideWindow = true;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	615a      	str	r2, [r3, #20]
 8005ba0:	e002      	b.n	8005ba8 <CO_SYNC_process+0x104>
        }
        else {
            SYNC->syncIsOutsideWindow = false;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	615a      	str	r2, [r3, #20]
        }

        /* verify error from receive function */
        if (SYNC->receiveError != 0) {
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	7a1b      	ldrb	r3, [r3, #8]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d01a      	beq.n	8005be6 <CO_SYNC_process+0x142>
            CO_errorReport(SYNC->em, CO_EM_SYNC_LENGTH,
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6818      	ldr	r0, [r3, #0]
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	7a1b      	ldrb	r3, [r3, #8]
 8005bb8:	9300      	str	r3, [sp, #0]
 8005bba:	f248 2340 	movw	r3, #33344	@ 0x8240
 8005bbe:	2219      	movs	r2, #25
 8005bc0:	2101      	movs	r1, #1
 8005bc2:	f7fb fd61 	bl	8001688 <CO_error>
                           CO_EMC_SYNC_DATA_LENGTH, SYNC->receiveError);
            SYNC->receiveError = 0;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	721a      	strb	r2, [r3, #8]
 8005bcc:	e00b      	b.n	8005be6 <CO_SYNC_process+0x142>
        }
    } /* if (NMTisPreOrOperational) */
    else {
        CO_FLAG_CLEAR(SYNC->CANrxNew);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	605a      	str	r2, [r3, #4]
        SYNC->receiveError = 0;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	721a      	strb	r2, [r3, #8]
        SYNC->counter = 0;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	749a      	strb	r2, [r3, #18]
        SYNC->timer = 0;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2200      	movs	r2, #0
 8005be4:	619a      	str	r2, [r3, #24]
    }

    if (syncStatus == CO_SYNC_RX_TX) {
 8005be6:	7ffb      	ldrb	r3, [r7, #31]
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d10f      	bne.n	8005c0c <CO_SYNC_process+0x168>
        if (SYNC->timeoutError == 2) {
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	7c1b      	ldrb	r3, [r3, #16]
 8005bf0:	2b02      	cmp	r3, #2
 8005bf2:	d108      	bne.n	8005c06 <CO_SYNC_process+0x162>
            CO_errorReset(SYNC->em, CO_EM_SYNC_TIME_OUT, 0);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6818      	ldr	r0, [r3, #0]
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	9300      	str	r3, [sp, #0]
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	2218      	movs	r2, #24
 8005c00:	2100      	movs	r1, #0
 8005c02:	f7fb fd41 	bl	8001688 <CO_error>
        }
        SYNC->timeoutError = 1;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2201      	movs	r2, #1
 8005c0a:	741a      	strb	r2, [r3, #16]
    }

    return syncStatus;
 8005c0c:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3720      	adds	r7, #32
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}

08005c16 <CO_getUint16>:
static inline uint16_t CO_getUint16(const void *buf) {
 8005c16:	b480      	push	{r7}
 8005c18:	b085      	sub	sp, #20
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	6078      	str	r0, [r7, #4]
    uint16_t value; memmove(&value, buf, sizeof(value)); return value;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	881b      	ldrh	r3, [r3, #0]
 8005c22:	b29b      	uxth	r3, r3
 8005c24:	81fb      	strh	r3, [r7, #14]
 8005c26:	89fb      	ldrh	r3, [r7, #14]
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3714      	adds	r7, #20
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr

08005c34 <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 8005c34:	b480      	push	{r7}
 8005c36:	b085      	sub	sp, #20
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	60fb      	str	r3, [r7, #12]
 8005c42:	68fb      	ldr	r3, [r7, #12]
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	3714      	adds	r7, #20
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 8005c50:	b480      	push	{r7}
 8005c52:	b083      	sub	sp, #12
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d002      	beq.n	8005c64 <OD_getIndex+0x14>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	881b      	ldrh	r3, [r3, #0]
 8005c62:	e000      	b.n	8005c66 <OD_getIndex+0x16>
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	370c      	adds	r7, #12
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr

08005c72 <OD_extension_init>:
{
 8005c72:	b480      	push	{r7}
 8005c74:	b083      	sub	sp, #12
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
 8005c7a:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d101      	bne.n	8005c86 <OD_extension_init+0x14>
 8005c82:	2305      	movs	r3, #5
 8005c84:	e003      	b.n	8005c8e <OD_extension_init+0x1c>
    entry->extension = extension;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	683a      	ldr	r2, [r7, #0]
 8005c8a:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	370c      	adds	r7, #12
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr

08005c9a <OD_get_u32>:
{
 8005c9a:	b580      	push	{r7, lr}
 8005c9c:	b086      	sub	sp, #24
 8005c9e:	af02      	add	r7, sp, #8
 8005ca0:	60f8      	str	r0, [r7, #12]
 8005ca2:	607a      	str	r2, [r7, #4]
 8005ca4:	603b      	str	r3, [r7, #0]
 8005ca6:	460b      	mov	r3, r1
 8005ca8:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8005caa:	7af9      	ldrb	r1, [r7, #11]
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	9300      	str	r3, [sp, #0]
 8005cb0:	2304      	movs	r3, #4
 8005cb2:	687a      	ldr	r2, [r7, #4]
 8005cb4:	68f8      	ldr	r0, [r7, #12]
 8005cb6:	f7fc fd37 	bl	8002728 <OD_get_value>
 8005cba:	4603      	mov	r3, r0
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3710      	adds	r7, #16
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <CO_TIME_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_TIME_receive(void *object, void *msg) {
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b086      	sub	sp, #24
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
    CO_TIME_t *TIME = object;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	791b      	ldrb	r3, [r3, #4]
 8005cd6:	74fb      	strb	r3, [r7, #19]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	3305      	adds	r3, #5
 8005cdc:	60fb      	str	r3, [r7, #12]

    if (DLC == CO_TIME_MSG_LENGTH) {
 8005cde:	7cfb      	ldrb	r3, [r7, #19]
 8005ce0:	2b06      	cmp	r3, #6
 8005ce2:	d108      	bne.n	8005cf6 <CO_TIME_receive+0x32>
        memcpy(TIME->timeStamp, data, sizeof(TIME->timeStamp));
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	2206      	movs	r2, #6
 8005ce8:	68f9      	ldr	r1, [r7, #12]
 8005cea:	4618      	mov	r0, r3
 8005cec:	f00c fbc5 	bl	801247a <memcpy>
        CO_FLAG_SET(TIME->CANrxNew);
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	619a      	str	r2, [r3, #24]
        if (TIME->pFunctSignalPre != NULL) {
            TIME->pFunctSignalPre(TIME->functSignalObjectPre);
        }
#endif
    }
}
 8005cf6:	bf00      	nop
 8005cf8:	3718      	adds	r7, #24
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
	...

08005d00 <OD_write_1012>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1012(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b088      	sub	sp, #32
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	60b9      	str	r1, [r7, #8]
 8005d0a:	607a      	str	r2, [r7, #4]
 8005d0c:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d00c      	beq.n	8005d2e <OD_write_1012+0x2e>
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	7c5b      	ldrb	r3, [r3, #17]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d108      	bne.n	8005d2e <OD_write_1012+0x2e>
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d005      	beq.n	8005d2e <OD_write_1012+0x2e>
        || count != sizeof(uint32_t) || countWritten == NULL
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2b04      	cmp	r3, #4
 8005d26:	d102      	bne.n	8005d2e <OD_write_1012+0x2e>
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d101      	bne.n	8005d32 <OD_write_1012+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 8005d2e:	2309      	movs	r3, #9
 8005d30:	e051      	b.n	8005dd6 <OD_write_1012+0xd6>
    }

    CO_TIME_t *TIME = stream->object;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	61fb      	str	r3, [r7, #28]

    /* verify written value */
    uint32_t cobIdTimeStamp = CO_getUint32(buf);
 8005d38:	68b8      	ldr	r0, [r7, #8]
 8005d3a:	f7ff ff7b 	bl	8005c34 <CO_getUint32>
 8005d3e:	61b8      	str	r0, [r7, #24]
    uint16_t CAN_ID = cobIdTimeStamp & 0x7FF;
 8005d40:	69bb      	ldr	r3, [r7, #24]
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d48:	82fb      	strh	r3, [r7, #22]
    if ((cobIdTimeStamp & 0x3FFFF800) != 0 || CO_IS_RESTRICTED_CAN_ID(CAN_ID)) {
 8005d4a:	69ba      	ldr	r2, [r7, #24]
 8005d4c:	4b24      	ldr	r3, [pc, #144]	@ (8005de0 <OD_write_1012+0xe0>)
 8005d4e:	4013      	ands	r3, r2
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d126      	bne.n	8005da2 <OD_write_1012+0xa2>
 8005d54:	8afb      	ldrh	r3, [r7, #22]
 8005d56:	2b7f      	cmp	r3, #127	@ 0x7f
 8005d58:	d923      	bls.n	8005da2 <OD_write_1012+0xa2>
 8005d5a:	8afb      	ldrh	r3, [r7, #22]
 8005d5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d60:	d903      	bls.n	8005d6a <OD_write_1012+0x6a>
 8005d62:	8afb      	ldrh	r3, [r7, #22]
 8005d64:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8005d68:	d91b      	bls.n	8005da2 <OD_write_1012+0xa2>
 8005d6a:	8afb      	ldrh	r3, [r7, #22]
 8005d6c:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 8005d70:	d903      	bls.n	8005d7a <OD_write_1012+0x7a>
 8005d72:	8afb      	ldrh	r3, [r7, #22]
 8005d74:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005d78:	d313      	bcc.n	8005da2 <OD_write_1012+0xa2>
 8005d7a:	8afb      	ldrh	r3, [r7, #22]
 8005d7c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005d80:	d903      	bls.n	8005d8a <OD_write_1012+0x8a>
 8005d82:	8afb      	ldrh	r3, [r7, #22]
 8005d84:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 8005d88:	d30b      	bcc.n	8005da2 <OD_write_1012+0xa2>
 8005d8a:	8afb      	ldrh	r3, [r7, #22]
 8005d8c:	f5b3 6fdc 	cmp.w	r3, #1760	@ 0x6e0
 8005d90:	d303      	bcc.n	8005d9a <OD_write_1012+0x9a>
 8005d92:	8afb      	ldrh	r3, [r7, #22]
 8005d94:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d98:	d303      	bcc.n	8005da2 <OD_write_1012+0xa2>
 8005d9a:	8afb      	ldrh	r3, [r7, #22]
 8005d9c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005da0:	d901      	bls.n	8005da6 <OD_write_1012+0xa6>
        return ODR_INVALID_VALUE;
 8005da2:	230f      	movs	r3, #15
 8005da4:	e017      	b.n	8005dd6 <OD_write_1012+0xd6>
    }

    /* update object */
    TIME->isConsumer = (cobIdTimeStamp & 0x80000000L) != 0;
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	0fdb      	lsrs	r3, r3, #31
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	461a      	mov	r2, r3
 8005dae:	69fb      	ldr	r3, [r7, #28]
 8005db0:	611a      	str	r2, [r3, #16]
    TIME->isProducer = (cobIdTimeStamp & 0x40000000L) != 0;
 8005db2:	69bb      	ldr	r3, [r7, #24]
 8005db4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	bf14      	ite	ne
 8005dbc:	2301      	movne	r3, #1
 8005dbe:	2300      	moveq	r3, #0
 8005dc0:	b2db      	uxtb	r3, r3
 8005dc2:	461a      	mov	r2, r3
 8005dc4:	69fb      	ldr	r3, [r7, #28]
 8005dc6:	615a      	str	r2, [r3, #20]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	68b9      	ldr	r1, [r7, #8]
 8005dce:	68f8      	ldr	r0, [r7, #12]
 8005dd0:	f7fc fac4 	bl	800235c <OD_writeOriginal>
 8005dd4:	4603      	mov	r3, r0
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3720      	adds	r7, #32
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}
 8005dde:	bf00      	nop
 8005de0:	3ffff800 	.word	0x3ffff800

08005de4 <CO_TIME_init>:
#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_PRODUCER
                              CO_CANmodule_t *CANdevTx,
                              uint16_t CANdevTxIdx,
#endif
                              uint32_t *errInfo)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b08c      	sub	sp, #48	@ 0x30
 8005de8:	af04      	add	r7, sp, #16
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	60b9      	str	r1, [r7, #8]
 8005dee:	607a      	str	r2, [r7, #4]
 8005df0:	807b      	strh	r3, [r7, #2]
    /* verify arguments */
    if (TIME == NULL || OD_1012_cobIdTimeStamp == NULL || CANdevRx == NULL
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d005      	beq.n	8005e04 <CO_TIME_init+0x20>
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d002      	beq.n	8005e04 <CO_TIME_init+0x20>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d102      	bne.n	8005e0a <CO_TIME_init+0x26>
#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_PRODUCER
        || CANdevTx == NULL
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005e04:	f04f 33ff 	mov.w	r3, #4294967295
 8005e08:	e061      	b.n	8005ece <CO_TIME_init+0xea>
    }

    memset(TIME, 0, sizeof(CO_TIME_t));
 8005e0a:	222c      	movs	r2, #44	@ 0x2c
 8005e0c:	2100      	movs	r1, #0
 8005e0e:	68f8      	ldr	r0, [r7, #12]
 8005e10:	f00c faa4 	bl	801235c <memset>

    /* get parameters from object dictionary and configure extension */
    uint32_t cobIdTimeStamp;
    ODR_t odRet = OD_get_u32(OD_1012_cobIdTimeStamp, 0, &cobIdTimeStamp, true);
 8005e14:	f107 0214 	add.w	r2, r7, #20
 8005e18:	2301      	movs	r3, #1
 8005e1a:	2100      	movs	r1, #0
 8005e1c:	68b8      	ldr	r0, [r7, #8]
 8005e1e:	f7ff ff3c 	bl	8005c9a <OD_get_u32>
 8005e22:	4603      	mov	r3, r0
 8005e24:	77fb      	strb	r3, [r7, #31]
    if (odRet != ODR_OK) {
 8005e26:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d00c      	beq.n	8005e48 <CO_TIME_init+0x64>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1012_cobIdTimeStamp);
 8005e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d006      	beq.n	8005e42 <CO_TIME_init+0x5e>
 8005e34:	68b8      	ldr	r0, [r7, #8]
 8005e36:	f7ff ff0b 	bl	8005c50 <OD_getIndex>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	461a      	mov	r2, r3
 8005e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e40:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8005e42:	f06f 030b 	mvn.w	r3, #11
 8005e46:	e042      	b.n	8005ece <CO_TIME_init+0xea>
    }
#if (CO_CONFIG_TIME) & CO_CONFIG_FLAG_OD_DYNAMIC
    TIME->OD_1012_extension.object = TIME;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	61da      	str	r2, [r3, #28]
    TIME->OD_1012_extension.read = OD_readOriginal;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	4a21      	ldr	r2, [pc, #132]	@ (8005ed8 <CO_TIME_init+0xf4>)
 8005e52:	621a      	str	r2, [r3, #32]
    TIME->OD_1012_extension.write = OD_write_1012;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	4a21      	ldr	r2, [pc, #132]	@ (8005edc <CO_TIME_init+0xf8>)
 8005e58:	625a      	str	r2, [r3, #36]	@ 0x24
    OD_extension_init(OD_1012_cobIdTimeStamp, &TIME->OD_1012_extension);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	331c      	adds	r3, #28
 8005e5e:	4619      	mov	r1, r3
 8005e60:	68b8      	ldr	r0, [r7, #8]
 8005e62:	f7ff ff06 	bl	8005c72 <OD_extension_init>
#endif

    /* Configure object variables */
    uint16_t cobId = cobIdTimeStamp & 0x7FF;
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e6e:	83bb      	strh	r3, [r7, #28]
    TIME->isConsumer = (cobIdTimeStamp & 0x80000000L) != 0;
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	0fdb      	lsrs	r3, r3, #31
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	461a      	mov	r2, r3
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	611a      	str	r2, [r3, #16]
    TIME->isProducer = (cobIdTimeStamp & 0x40000000L) != 0;
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	bf14      	ite	ne
 8005e86:	2301      	movne	r3, #1
 8005e88:	2300      	moveq	r3, #0
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	615a      	str	r2, [r3, #20]
    CO_FLAG_CLEAR(TIME->CANrxNew);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2200      	movs	r2, #0
 8005e96:	619a      	str	r2, [r3, #24]

    /* configure TIME consumer message reception */
	if (TIME->isConsumer) {
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	691b      	ldr	r3, [r3, #16]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d015      	beq.n	8005ecc <CO_TIME_init+0xe8>
        CO_ReturnError_t ret = CO_CANrxBufferInit(
 8005ea0:	8bba      	ldrh	r2, [r7, #28]
 8005ea2:	8879      	ldrh	r1, [r7, #2]
 8005ea4:	4b0e      	ldr	r3, [pc, #56]	@ (8005ee0 <CO_TIME_init+0xfc>)
 8005ea6:	9302      	str	r3, [sp, #8]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	9301      	str	r3, [sp, #4]
 8005eac:	2300      	movs	r3, #0
 8005eae:	9300      	str	r3, [sp, #0]
 8005eb0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f001 ff47 	bl	8007d48 <CO_CANrxBufferInit>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	76fb      	strb	r3, [r7, #27]
                cobId,          /* CAN identifier */
                0x7FF,          /* mask */
                0,              /* rtr */
                (void*)TIME,    /* object passed to receive function */
                CO_TIME_receive);/*this function will process received message*/
        if (ret != CO_ERROR_NO)
 8005ebe:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d002      	beq.n	8005ecc <CO_TIME_init+0xe8>
            return ret;
 8005ec6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005eca:	e000      	b.n	8005ece <CO_TIME_init+0xea>
    if (TIME->CANtxBuff == NULL) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
    }
#endif

    return CO_ERROR_NO;
 8005ecc:	2300      	movs	r3, #0
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	3720      	adds	r7, #32
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}
 8005ed6:	bf00      	nop
 8005ed8:	080022ad 	.word	0x080022ad
 8005edc:	08005d01 	.word	0x08005d01
 8005ee0:	08005cc5 	.word	0x08005cc5

08005ee4 <CO_TIME_process>:


bool_t CO_TIME_process(CO_TIME_t *TIME,
                       bool_t NMTisPreOrOperational,
                       uint32_t timeDifference_us)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b08a      	sub	sp, #40	@ 0x28
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	607a      	str	r2, [r7, #4]
    bool_t timestampReceived = false;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Was TIME stamp message just received */
    if (NMTisPreOrOperational && TIME->isConsumer) {
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d024      	beq.n	8005f44 <CO_TIME_process+0x60>
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	691b      	ldr	r3, [r3, #16]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d020      	beq.n	8005f44 <CO_TIME_process+0x60>
        if(CO_FLAG_READ(TIME->CANrxNew)) {
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	699b      	ldr	r3, [r3, #24]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d01f      	beq.n	8005f4a <CO_TIME_process+0x66>
            uint32_t ms_swapped = CO_getUint32(&TIME->timeStamp[0]);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f7ff fe91 	bl	8005c34 <CO_getUint32>
 8005f12:	6238      	str	r0, [r7, #32]
            uint16_t days_swapped = CO_getUint16(&TIME->timeStamp[4]);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	3304      	adds	r3, #4
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f7ff fe7c 	bl	8005c16 <CO_getUint16>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	83fb      	strh	r3, [r7, #30]
            TIME->ms = CO_SWAP_32(ms_swapped) & 0x0FFFFFFF;
 8005f22:	6a3b      	ldr	r3, [r7, #32]
 8005f24:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	609a      	str	r2, [r3, #8]
            TIME->days = CO_SWAP_16(days_swapped);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	8bfa      	ldrh	r2, [r7, #30]
 8005f30:	819a      	strh	r2, [r3, #12]
            TIME->residual_us = 0;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	2200      	movs	r2, #0
 8005f36:	81da      	strh	r2, [r3, #14]
            timestampReceived = true;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	627b      	str	r3, [r7, #36]	@ 0x24

            CO_FLAG_CLEAR(TIME->CANrxNew);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	619a      	str	r2, [r3, #24]
        if(CO_FLAG_READ(TIME->CANrxNew)) {
 8005f42:	e002      	b.n	8005f4a <CO_TIME_process+0x66>
        }
    }
    else {
        CO_FLAG_CLEAR(TIME->CANrxNew);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2200      	movs	r2, #0
 8005f48:	619a      	str	r2, [r3, #24]
    }

    /* Update time */
    uint32_t ms = 0;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	61bb      	str	r3, [r7, #24]
    if (!timestampReceived && timeDifference_us > 0) {
 8005f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d132      	bne.n	8005fba <CO_TIME_process+0xd6>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d02f      	beq.n	8005fba <CO_TIME_process+0xd6>
        uint32_t us = timeDifference_us + TIME->residual_us;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	89db      	ldrh	r3, [r3, #14]
 8005f5e:	461a      	mov	r2, r3
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4413      	add	r3, r2
 8005f64:	617b      	str	r3, [r7, #20]
        ms = us / 1000;
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	4a16      	ldr	r2, [pc, #88]	@ (8005fc4 <CO_TIME_process+0xe0>)
 8005f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f6e:	099b      	lsrs	r3, r3, #6
 8005f70:	61bb      	str	r3, [r7, #24]
        TIME->residual_us = us % 1000;
 8005f72:	697a      	ldr	r2, [r7, #20]
 8005f74:	4b13      	ldr	r3, [pc, #76]	@ (8005fc4 <CO_TIME_process+0xe0>)
 8005f76:	fba3 1302 	umull	r1, r3, r3, r2
 8005f7a:	099b      	lsrs	r3, r3, #6
 8005f7c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005f80:	fb01 f303 	mul.w	r3, r1, r3
 8005f84:	1ad3      	subs	r3, r2, r3
 8005f86:	b29a      	uxth	r2, r3
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	81da      	strh	r2, [r3, #14]
        TIME->ms += ms;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	689a      	ldr	r2, [r3, #8]
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	441a      	add	r2, r3
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	609a      	str	r2, [r3, #8]
        if (TIME->ms >= ((uint32_t)1000*60*60*24)) {
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	4a0a      	ldr	r2, [pc, #40]	@ (8005fc8 <CO_TIME_process+0xe4>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d90b      	bls.n	8005fba <CO_TIME_process+0xd6>
            TIME->ms -= ((uint32_t)1000*60*60*24);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	689a      	ldr	r2, [r3, #8]
 8005fa6:	4b09      	ldr	r3, [pc, #36]	@ (8005fcc <CO_TIME_process+0xe8>)
 8005fa8:	4413      	add	r3, r2
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	6093      	str	r3, [r2, #8]
            TIME->days += 1;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	899b      	ldrh	r3, [r3, #12]
 8005fb2:	3301      	adds	r3, #1
 8005fb4:	b29a      	uxth	r2, r3
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	819a      	strh	r2, [r3, #12]
    else {
        TIME->producerTimer_ms = TIME->producerInterval_ms;
    }
#endif

    return timestampReceived;
 8005fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3728      	adds	r7, #40	@ 0x28
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}
 8005fc4:	10624dd3 	.word	0x10624dd3
 8005fc8:	05265bff 	.word	0x05265bff
 8005fcc:	fad9a400 	.word	0xfad9a400

08005fd0 <CO_LEDs_init>:
#include "303/CO_LEDs.h"

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE

/******************************************************************************/
CO_ReturnError_t CO_LEDs_init(CO_LEDs_t *LEDs) {
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	73fb      	strb	r3, [r7, #15]

    /* verify arguments */
    if (LEDs == NULL) {
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d102      	bne.n	8005fe8 <CO_LEDs_init+0x18>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8005fe6:	e006      	b.n	8005ff6 <CO_LEDs_init+0x26>
    }

    /* clear the object */
    memset(LEDs, 0, sizeof(CO_LEDs_t));
 8005fe8:	220c      	movs	r2, #12
 8005fea:	2100      	movs	r1, #0
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f00c f9b5 	bl	801235c <memset>

    return ret;
 8005ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3710      	adds	r7, #16
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}
	...

08006000 <CO_LEDs_process>:
                     bool_t ErrSync,
                     bool_t ErrHbCons,
                     bool_t ErrOther,
                     bool_t firmwareDownload,
                     uint32_t *timerNext_us)
{
 8006000:	b480      	push	{r7}
 8006002:	b089      	sub	sp, #36	@ 0x24
 8006004:	af00      	add	r7, sp, #0
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	603b      	str	r3, [r7, #0]
 800600c:	4613      	mov	r3, r2
 800600e:	71fb      	strb	r3, [r7, #7]
    (void)timerNext_us; /* may be unused */

    uint8_t rd = 0;
 8006010:	2300      	movs	r3, #0
 8006012:	77fb      	strb	r3, [r7, #31]
    uint8_t gr = 0;
 8006014:	2300      	movs	r3, #0
 8006016:	77bb      	strb	r3, [r7, #30]
    bool_t tick = false;
 8006018:	2300      	movs	r3, #0
 800601a:	61bb      	str	r3, [r7, #24]

    LEDs->LEDtmr50ms += timeDifference_us;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	441a      	add	r2, r3
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	601a      	str	r2, [r3, #0]
    while (LEDs->LEDtmr50ms >= 50000) {
 8006028:	e112      	b.n	8006250 <CO_LEDs_process+0x250>
        bool_t rdFlickerNext = (LEDs->LEDred & CO_LED_flicker) == 0;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	7a5b      	ldrb	r3, [r3, #9]
 800602e:	f003 0301 	and.w	r3, r3, #1
 8006032:	2b00      	cmp	r3, #0
 8006034:	bf0c      	ite	eq
 8006036:	2301      	moveq	r3, #1
 8006038:	2300      	movne	r3, #0
 800603a:	b2db      	uxtb	r3, r3
 800603c:	613b      	str	r3, [r7, #16]

        tick = true;
 800603e:	2301      	movs	r3, #1
 8006040:	61bb      	str	r3, [r7, #24]
        LEDs->LEDtmr50ms -= 50000;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f5a3 4343 	sub.w	r3, r3, #49920	@ 0xc300
 800604a:	3b50      	subs	r3, #80	@ 0x50
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	6013      	str	r3, [r2, #0]

        if (++LEDs->LEDtmr200ms > 3) {
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	791b      	ldrb	r3, [r3, #4]
 8006054:	3301      	adds	r3, #1
 8006056:	b2da      	uxtb	r2, r3
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	711a      	strb	r2, [r3, #4]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	791b      	ldrb	r3, [r3, #4]
 8006060:	2b03      	cmp	r3, #3
 8006062:	f240 80dd 	bls.w	8006220 <CO_LEDs_process+0x220>
            /* calculate 2,5Hz blinking and flashing */
            LEDs->LEDtmr200ms = 0;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2200      	movs	r2, #0
 800606a:	711a      	strb	r2, [r3, #4]
            rd = gr = 0;
 800606c:	2300      	movs	r3, #0
 800606e:	77bb      	strb	r3, [r7, #30]
 8006070:	7fbb      	ldrb	r3, [r7, #30]
 8006072:	77fb      	strb	r3, [r7, #31]

            if ((LEDs->LEDred & CO_LED_blink) == 0) rd |= CO_LED_blink;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	7a5b      	ldrb	r3, [r3, #9]
 8006078:	f003 0302 	and.w	r3, r3, #2
 800607c:	2b00      	cmp	r3, #0
 800607e:	d104      	bne.n	800608a <CO_LEDs_process+0x8a>
 8006080:	7ffb      	ldrb	r3, [r7, #31]
 8006082:	f043 0302 	orr.w	r3, r3, #2
 8006086:	77fb      	strb	r3, [r7, #31]
 8006088:	e003      	b.n	8006092 <CO_LEDs_process+0x92>
            else                                    gr |= CO_LED_blink;
 800608a:	7fbb      	ldrb	r3, [r7, #30]
 800608c:	f043 0302 	orr.w	r3, r3, #2
 8006090:	77bb      	strb	r3, [r7, #30]

            switch (++LEDs->LEDtmrflash_1) {
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	795b      	ldrb	r3, [r3, #5]
 8006096:	3301      	adds	r3, #1
 8006098:	b2da      	uxtb	r2, r3
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	715a      	strb	r2, [r3, #5]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	795b      	ldrb	r3, [r3, #5]
 80060a2:	2b06      	cmp	r3, #6
 80060a4:	d010      	beq.n	80060c8 <CO_LEDs_process+0xc8>
 80060a6:	2b06      	cmp	r3, #6
 80060a8:	dc12      	bgt.n	80060d0 <CO_LEDs_process+0xd0>
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d002      	beq.n	80060b4 <CO_LEDs_process+0xb4>
 80060ae:	2b02      	cmp	r3, #2
 80060b0:	d005      	beq.n	80060be <CO_LEDs_process+0xbe>
                case 1: rd |= CO_LED_flash_1; break;
                case 2: gr |= CO_LED_flash_1; break;
                case 6: LEDs->LEDtmrflash_1 = 0; break;
                default: break;
 80060b2:	e00d      	b.n	80060d0 <CO_LEDs_process+0xd0>
                case 1: rd |= CO_LED_flash_1; break;
 80060b4:	7ffb      	ldrb	r3, [r7, #31]
 80060b6:	f043 0304 	orr.w	r3, r3, #4
 80060ba:	77fb      	strb	r3, [r7, #31]
 80060bc:	e009      	b.n	80060d2 <CO_LEDs_process+0xd2>
                case 2: gr |= CO_LED_flash_1; break;
 80060be:	7fbb      	ldrb	r3, [r7, #30]
 80060c0:	f043 0304 	orr.w	r3, r3, #4
 80060c4:	77bb      	strb	r3, [r7, #30]
 80060c6:	e004      	b.n	80060d2 <CO_LEDs_process+0xd2>
                case 6: LEDs->LEDtmrflash_1 = 0; break;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	715a      	strb	r2, [r3, #5]
 80060ce:	e000      	b.n	80060d2 <CO_LEDs_process+0xd2>
                default: break;
 80060d0:	bf00      	nop
            }
            switch (++LEDs->LEDtmrflash_2) {
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	799b      	ldrb	r3, [r3, #6]
 80060d6:	3301      	adds	r3, #1
 80060d8:	b2da      	uxtb	r2, r3
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	719a      	strb	r2, [r3, #6]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	799b      	ldrb	r3, [r3, #6]
 80060e2:	3b01      	subs	r3, #1
 80060e4:	2b07      	cmp	r3, #7
 80060e6:	d821      	bhi.n	800612c <CO_LEDs_process+0x12c>
 80060e8:	a201      	add	r2, pc, #4	@ (adr r2, 80060f0 <CO_LEDs_process+0xf0>)
 80060ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ee:	bf00      	nop
 80060f0:	08006111 	.word	0x08006111
 80060f4:	0800611b 	.word	0x0800611b
 80060f8:	08006111 	.word	0x08006111
 80060fc:	0800611b 	.word	0x0800611b
 8006100:	0800612d 	.word	0x0800612d
 8006104:	0800612d 	.word	0x0800612d
 8006108:	0800612d 	.word	0x0800612d
 800610c:	08006125 	.word	0x08006125
                case 1: case 3: rd |= CO_LED_flash_2; break;
 8006110:	7ffb      	ldrb	r3, [r7, #31]
 8006112:	f043 0308 	orr.w	r3, r3, #8
 8006116:	77fb      	strb	r3, [r7, #31]
 8006118:	e009      	b.n	800612e <CO_LEDs_process+0x12e>
                case 2: case 4: gr |= CO_LED_flash_2; break;
 800611a:	7fbb      	ldrb	r3, [r7, #30]
 800611c:	f043 0308 	orr.w	r3, r3, #8
 8006120:	77bb      	strb	r3, [r7, #30]
 8006122:	e004      	b.n	800612e <CO_LEDs_process+0x12e>
                case 8: LEDs->LEDtmrflash_2 = 0; break;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	2200      	movs	r2, #0
 8006128:	719a      	strb	r2, [r3, #6]
 800612a:	e000      	b.n	800612e <CO_LEDs_process+0x12e>
                default: break;
 800612c:	bf00      	nop
            }
            switch (++LEDs->LEDtmrflash_3) {
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	79db      	ldrb	r3, [r3, #7]
 8006132:	3301      	adds	r3, #1
 8006134:	b2da      	uxtb	r2, r3
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	71da      	strb	r2, [r3, #7]
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	79db      	ldrb	r3, [r3, #7]
 800613e:	2b0a      	cmp	r3, #10
 8006140:	bf8c      	ite	hi
 8006142:	2201      	movhi	r2, #1
 8006144:	2200      	movls	r2, #0
 8006146:	b2d2      	uxtb	r2, r2
 8006148:	2a00      	cmp	r2, #0
 800614a:	d12c      	bne.n	80061a6 <CO_LEDs_process+0x1a6>
 800614c:	2201      	movs	r2, #1
 800614e:	fa02 f303 	lsl.w	r3, r2, r3
 8006152:	f003 0254 	and.w	r2, r3, #84	@ 0x54
 8006156:	2a00      	cmp	r2, #0
 8006158:	bf14      	ite	ne
 800615a:	2201      	movne	r2, #1
 800615c:	2200      	moveq	r2, #0
 800615e:	b2d2      	uxtb	r2, r2
 8006160:	2a00      	cmp	r2, #0
 8006162:	d117      	bne.n	8006194 <CO_LEDs_process+0x194>
 8006164:	f003 022a 	and.w	r2, r3, #42	@ 0x2a
 8006168:	2a00      	cmp	r2, #0
 800616a:	bf14      	ite	ne
 800616c:	2201      	movne	r2, #1
 800616e:	2200      	moveq	r2, #0
 8006170:	b2d2      	uxtb	r2, r2
 8006172:	2a00      	cmp	r2, #0
 8006174:	d109      	bne.n	800618a <CO_LEDs_process+0x18a>
 8006176:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800617a:	2b00      	cmp	r3, #0
 800617c:	bf14      	ite	ne
 800617e:	2301      	movne	r3, #1
 8006180:	2300      	moveq	r3, #0
 8006182:	b2db      	uxtb	r3, r3
 8006184:	2b00      	cmp	r3, #0
 8006186:	d10a      	bne.n	800619e <CO_LEDs_process+0x19e>
                case 1: case 3: case 5: rd |= CO_LED_flash_3; break;
                case 2: case 4: case 6: gr |= CO_LED_flash_3; break;
                case 10: LEDs->LEDtmrflash_3 = 0; break;
                default: break;
 8006188:	e00d      	b.n	80061a6 <CO_LEDs_process+0x1a6>
                case 1: case 3: case 5: rd |= CO_LED_flash_3; break;
 800618a:	7ffb      	ldrb	r3, [r7, #31]
 800618c:	f043 0310 	orr.w	r3, r3, #16
 8006190:	77fb      	strb	r3, [r7, #31]
 8006192:	e009      	b.n	80061a8 <CO_LEDs_process+0x1a8>
                case 2: case 4: case 6: gr |= CO_LED_flash_3; break;
 8006194:	7fbb      	ldrb	r3, [r7, #30]
 8006196:	f043 0310 	orr.w	r3, r3, #16
 800619a:	77bb      	strb	r3, [r7, #30]
 800619c:	e004      	b.n	80061a8 <CO_LEDs_process+0x1a8>
                case 10: LEDs->LEDtmrflash_3 = 0; break;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2200      	movs	r2, #0
 80061a2:	71da      	strb	r2, [r3, #7]
 80061a4:	e000      	b.n	80061a8 <CO_LEDs_process+0x1a8>
                default: break;
 80061a6:	bf00      	nop
            }
            switch (++LEDs->LEDtmrflash_4) {
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	7a1b      	ldrb	r3, [r3, #8]
 80061ac:	3301      	adds	r3, #1
 80061ae:	b2da      	uxtb	r2, r3
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	721a      	strb	r2, [r3, #8]
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	7a1b      	ldrb	r3, [r3, #8]
 80061b8:	2b0c      	cmp	r3, #12
 80061ba:	bf8c      	ite	hi
 80061bc:	2201      	movhi	r2, #1
 80061be:	2200      	movls	r2, #0
 80061c0:	b2d2      	uxtb	r2, r2
 80061c2:	2a00      	cmp	r2, #0
 80061c4:	d137      	bne.n	8006236 <CO_LEDs_process+0x236>
 80061c6:	2201      	movs	r2, #1
 80061c8:	fa02 f303 	lsl.w	r3, r2, r3
 80061cc:	f403 72aa 	and.w	r2, r3, #340	@ 0x154
 80061d0:	2a00      	cmp	r2, #0
 80061d2:	bf14      	ite	ne
 80061d4:	2201      	movne	r2, #1
 80061d6:	2200      	moveq	r2, #0
 80061d8:	b2d2      	uxtb	r2, r2
 80061da:	2a00      	cmp	r2, #0
 80061dc:	d117      	bne.n	800620e <CO_LEDs_process+0x20e>
 80061de:	f003 02aa 	and.w	r2, r3, #170	@ 0xaa
 80061e2:	2a00      	cmp	r2, #0
 80061e4:	bf14      	ite	ne
 80061e6:	2201      	movne	r2, #1
 80061e8:	2200      	moveq	r2, #0
 80061ea:	b2d2      	uxtb	r2, r2
 80061ec:	2a00      	cmp	r2, #0
 80061ee:	d109      	bne.n	8006204 <CO_LEDs_process+0x204>
 80061f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	bf14      	ite	ne
 80061f8:	2301      	movne	r3, #1
 80061fa:	2300      	moveq	r3, #0
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d10a      	bne.n	8006218 <CO_LEDs_process+0x218>
                case 1: case 3: case 5: case 7: rd |= CO_LED_flash_4; break;
                case 2: case 4: case 6: case 8: gr |= CO_LED_flash_4; break;
                case 12: LEDs->LEDtmrflash_4 = 0; break;
                default: break;
 8006202:	e018      	b.n	8006236 <CO_LEDs_process+0x236>
                case 1: case 3: case 5: case 7: rd |= CO_LED_flash_4; break;
 8006204:	7ffb      	ldrb	r3, [r7, #31]
 8006206:	f043 0320 	orr.w	r3, r3, #32
 800620a:	77fb      	strb	r3, [r7, #31]
 800620c:	e014      	b.n	8006238 <CO_LEDs_process+0x238>
                case 2: case 4: case 6: case 8: gr |= CO_LED_flash_4; break;
 800620e:	7fbb      	ldrb	r3, [r7, #30]
 8006210:	f043 0320 	orr.w	r3, r3, #32
 8006214:	77bb      	strb	r3, [r7, #30]
 8006216:	e00f      	b.n	8006238 <CO_LEDs_process+0x238>
                case 12: LEDs->LEDtmrflash_4 = 0; break;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2200      	movs	r2, #0
 800621c:	721a      	strb	r2, [r3, #8]
 800621e:	e00b      	b.n	8006238 <CO_LEDs_process+0x238>
            }
        }
        else {
            /* clear flicker and CANopen bits, keep others */
            rd = LEDs->LEDred & (0xFF ^ (CO_LED_flicker | CO_LED_CANopen));
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	7a5b      	ldrb	r3, [r3, #9]
 8006224:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8006228:	77fb      	strb	r3, [r7, #31]
            gr = LEDs->LEDgreen & (0xFF ^ (CO_LED_flicker | CO_LED_CANopen));
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	7a9b      	ldrb	r3, [r3, #10]
 800622e:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8006232:	77bb      	strb	r3, [r7, #30]
 8006234:	e000      	b.n	8006238 <CO_LEDs_process+0x238>
                default: break;
 8006236:	bf00      	nop
        }

        /* calculate 10Hz flickering */
        if (rdFlickerNext) rd |= CO_LED_flicker;
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d004      	beq.n	8006248 <CO_LEDs_process+0x248>
 800623e:	7ffb      	ldrb	r3, [r7, #31]
 8006240:	f043 0301 	orr.w	r3, r3, #1
 8006244:	77fb      	strb	r3, [r7, #31]
 8006246:	e003      	b.n	8006250 <CO_LEDs_process+0x250>
        else               gr |= CO_LED_flicker;
 8006248:	7fbb      	ldrb	r3, [r7, #30]
 800624a:	f043 0301 	orr.w	r3, r3, #1
 800624e:	77bb      	strb	r3, [r7, #30]
    while (LEDs->LEDtmr50ms >= 50000) {
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8006258:	4293      	cmp	r3, r2
 800625a:	f63f aee6 	bhi.w	800602a <CO_LEDs_process+0x2a>

    } /* while (LEDs->LEDtmr50ms >= 50000) */

    if (tick) {
 800625e:	69bb      	ldr	r3, [r7, #24]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d077      	beq.n	8006354 <CO_LEDs_process+0x354>
        uint8_t rd_co, gr_co;

        /* CANopen red ERROR LED */
        if      (ErrCANbusOff)                      rd_co = 1;
 8006264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006266:	2b00      	cmp	r3, #0
 8006268:	d002      	beq.n	8006270 <CO_LEDs_process+0x270>
 800626a:	2301      	movs	r3, #1
 800626c:	75fb      	strb	r3, [r7, #23]
 800626e:	e032      	b.n	80062d6 <CO_LEDs_process+0x2d6>
        else if (NMTstate == CO_NMT_INITIALIZING)   rd_co = rd & CO_LED_flicker;
 8006270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d104      	bne.n	8006282 <CO_LEDs_process+0x282>
 8006278:	7ffb      	ldrb	r3, [r7, #31]
 800627a:	f003 0301 	and.w	r3, r3, #1
 800627e:	75fb      	strb	r3, [r7, #23]
 8006280:	e029      	b.n	80062d6 <CO_LEDs_process+0x2d6>
        else if (ErrRpdo)                           rd_co = rd & CO_LED_flash_4;
 8006282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006284:	2b00      	cmp	r3, #0
 8006286:	d004      	beq.n	8006292 <CO_LEDs_process+0x292>
 8006288:	7ffb      	ldrb	r3, [r7, #31]
 800628a:	f003 0320 	and.w	r3, r3, #32
 800628e:	75fb      	strb	r3, [r7, #23]
 8006290:	e021      	b.n	80062d6 <CO_LEDs_process+0x2d6>
        else if (ErrSync)                           rd_co = rd & CO_LED_flash_3;
 8006292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006294:	2b00      	cmp	r3, #0
 8006296:	d004      	beq.n	80062a2 <CO_LEDs_process+0x2a2>
 8006298:	7ffb      	ldrb	r3, [r7, #31]
 800629a:	f003 0310 	and.w	r3, r3, #16
 800629e:	75fb      	strb	r3, [r7, #23]
 80062a0:	e019      	b.n	80062d6 <CO_LEDs_process+0x2d6>
        else if (ErrHbCons)                         rd_co = rd & CO_LED_flash_2;
 80062a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d004      	beq.n	80062b2 <CO_LEDs_process+0x2b2>
 80062a8:	7ffb      	ldrb	r3, [r7, #31]
 80062aa:	f003 0308 	and.w	r3, r3, #8
 80062ae:	75fb      	strb	r3, [r7, #23]
 80062b0:	e011      	b.n	80062d6 <CO_LEDs_process+0x2d6>
        else if (ErrCANbusWarn)                     rd_co = rd & CO_LED_flash_1;
 80062b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d004      	beq.n	80062c2 <CO_LEDs_process+0x2c2>
 80062b8:	7ffb      	ldrb	r3, [r7, #31]
 80062ba:	f003 0304 	and.w	r3, r3, #4
 80062be:	75fb      	strb	r3, [r7, #23]
 80062c0:	e009      	b.n	80062d6 <CO_LEDs_process+0x2d6>
        else if (ErrOther)                          rd_co = rd & CO_LED_blink;
 80062c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d004      	beq.n	80062d2 <CO_LEDs_process+0x2d2>
 80062c8:	7ffb      	ldrb	r3, [r7, #31]
 80062ca:	f003 0302 	and.w	r3, r3, #2
 80062ce:	75fb      	strb	r3, [r7, #23]
 80062d0:	e001      	b.n	80062d6 <CO_LEDs_process+0x2d6>
        else                                        rd_co = 0;
 80062d2:	2300      	movs	r3, #0
 80062d4:	75fb      	strb	r3, [r7, #23]

        /* CANopen green RUN LED */
        if      (LSSconfig)                         gr_co = gr & CO_LED_flicker;
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d004      	beq.n	80062e6 <CO_LEDs_process+0x2e6>
 80062dc:	7fbb      	ldrb	r3, [r7, #30]
 80062de:	f003 0301 	and.w	r3, r3, #1
 80062e2:	75bb      	strb	r3, [r7, #22]
 80062e4:	e022      	b.n	800632c <CO_LEDs_process+0x32c>
        else if (firmwareDownload)                  gr_co = gr & CO_LED_flash_3;
 80062e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d004      	beq.n	80062f6 <CO_LEDs_process+0x2f6>
 80062ec:	7fbb      	ldrb	r3, [r7, #30]
 80062ee:	f003 0310 	and.w	r3, r3, #16
 80062f2:	75bb      	strb	r3, [r7, #22]
 80062f4:	e01a      	b.n	800632c <CO_LEDs_process+0x32c>
        else if (NMTstate == CO_NMT_STOPPED)        gr_co = gr & CO_LED_flash_1;
 80062f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062fa:	2b04      	cmp	r3, #4
 80062fc:	d104      	bne.n	8006308 <CO_LEDs_process+0x308>
 80062fe:	7fbb      	ldrb	r3, [r7, #30]
 8006300:	f003 0304 	and.w	r3, r3, #4
 8006304:	75bb      	strb	r3, [r7, #22]
 8006306:	e011      	b.n	800632c <CO_LEDs_process+0x32c>
        else if (NMTstate == CO_NMT_PRE_OPERATIONAL)gr_co = gr & CO_LED_blink;
 8006308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800630c:	2b7f      	cmp	r3, #127	@ 0x7f
 800630e:	d104      	bne.n	800631a <CO_LEDs_process+0x31a>
 8006310:	7fbb      	ldrb	r3, [r7, #30]
 8006312:	f003 0302 	and.w	r3, r3, #2
 8006316:	75bb      	strb	r3, [r7, #22]
 8006318:	e008      	b.n	800632c <CO_LEDs_process+0x32c>
        else if (NMTstate == CO_NMT_OPERATIONAL)    gr_co = 1;
 800631a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800631e:	2b05      	cmp	r3, #5
 8006320:	d102      	bne.n	8006328 <CO_LEDs_process+0x328>
 8006322:	2301      	movs	r3, #1
 8006324:	75bb      	strb	r3, [r7, #22]
 8006326:	e001      	b.n	800632c <CO_LEDs_process+0x32c>
        else                                        gr_co = 0;
 8006328:	2300      	movs	r3, #0
 800632a:	75bb      	strb	r3, [r7, #22]

        if (rd_co != 0) rd |= CO_LED_CANopen;
 800632c:	7dfb      	ldrb	r3, [r7, #23]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d003      	beq.n	800633a <CO_LEDs_process+0x33a>
 8006332:	7ffb      	ldrb	r3, [r7, #31]
 8006334:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006338:	77fb      	strb	r3, [r7, #31]
        if (gr_co != 0) gr |= CO_LED_CANopen;
 800633a:	7dbb      	ldrb	r3, [r7, #22]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d003      	beq.n	8006348 <CO_LEDs_process+0x348>
 8006340:	7fbb      	ldrb	r3, [r7, #30]
 8006342:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006346:	77bb      	strb	r3, [r7, #30]
        LEDs->LEDred = rd;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	7ffa      	ldrb	r2, [r7, #31]
 800634c:	725a      	strb	r2, [r3, #9]
        LEDs->LEDgreen = gr;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	7fba      	ldrb	r2, [r7, #30]
 8006352:	729a      	strb	r2, [r3, #10]
        if (*timerNext_us > diff) {
            *timerNext_us = diff;
        }
    }
#endif
}
 8006354:	bf00      	nop
 8006356:	3724      	adds	r7, #36	@ 0x24
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <CO_LSSslave_receive>:
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_LSSslave_receive(void *object, void *msg)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b090      	sub	sp, #64	@ 0x40
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	6039      	str	r1, [r7, #0]
    CO_LSSslave_t *LSSslave = (CO_LSSslave_t*)object;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	637b      	str	r3, [r7, #52]	@ 0x34
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	791b      	ldrb	r3, [r3, #4]
 8006372:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    if(DLC == 8U && !CO_FLAG_READ(LSSslave->sendResponse)) {
 8006376:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800637a:	2b08      	cmp	r3, #8
 800637c:	f040 814c 	bne.w	8006618 <CO_LSSslave_receive+0x2b8>
 8006380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006382:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006384:	2b00      	cmp	r3, #0
 8006386:	f040 8147 	bne.w	8006618 <CO_LSSslave_receive+0x2b8>
        bool_t request_LSSslave_process = false;
 800638a:	2300      	movs	r3, #0
 800638c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        uint8_t *data = CO_CANrxMsg_readData(msg);
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	3305      	adds	r3, #5
 8006392:	62fb      	str	r3, [r7, #44]	@ 0x2c
        CO_LSS_cs_t cs = (CO_LSS_cs_t) data[0];
 8006394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006396:	781b      	ldrb	r3, [r3, #0]
 8006398:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        if (cs == CO_LSS_SWITCH_STATE_GLOBAL) {
 800639c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80063a0:	2b04      	cmp	r3, #4
 80063a2:	d12c      	bne.n	80063fe <CO_LSSslave_receive+0x9e>
            uint8_t mode = data[1];
 80063a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063a6:	785b      	ldrb	r3, [r3, #1]
 80063a8:	77fb      	strb	r3, [r7, #31]

            switch (mode) {
 80063aa:	7ffb      	ldrb	r3, [r7, #31]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d002      	beq.n	80063b6 <CO_LSSslave_receive+0x56>
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d020      	beq.n	80063f6 <CO_LSSslave_receive+0x96>
                    break;
                case CO_LSS_STATE_CONFIGURATION:
                    LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
                    break;
                default:
                    break;
 80063b4:	e12a      	b.n	800660c <CO_LSSslave_receive+0x2ac>
                    if (LSSslave->lssState == CO_LSS_STATE_CONFIGURATION &&
 80063b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063b8:	7c1b      	ldrb	r3, [r3, #16]
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d110      	bne.n	80063e0 <CO_LSSslave_receive+0x80>
                        LSSslave->activeNodeID == CO_LSS_NODE_ID_ASSIGNMENT &&
 80063be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                    if (LSSslave->lssState == CO_LSS_STATE_CONFIGURATION &&
 80063c4:	2bff      	cmp	r3, #255	@ 0xff
 80063c6:	d10b      	bne.n	80063e0 <CO_LSSslave_receive+0x80>
                        *LSSslave->pendingNodeID != CO_LSS_NODE_ID_ASSIGNMENT)
 80063c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063cc:	781b      	ldrb	r3, [r3, #0]
                        LSSslave->activeNodeID == CO_LSS_NODE_ID_ASSIGNMENT &&
 80063ce:	2bff      	cmp	r3, #255	@ 0xff
 80063d0:	d006      	beq.n	80063e0 <CO_LSSslave_receive+0x80>
                        LSSslave->service = cs;
 80063d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063d4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80063d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
                        request_LSSslave_process = true;
 80063dc:	2301      	movs	r3, #1
 80063de:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    LSSslave->lssState = CO_LSS_STATE_WAITING;
 80063e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063e2:	2200      	movs	r2, #0
 80063e4:	741a      	strb	r2, [r3, #16]
                    memset(&LSSslave->lssSelect, 0,
 80063e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063e8:	3314      	adds	r3, #20
 80063ea:	2210      	movs	r2, #16
 80063ec:	2100      	movs	r1, #0
 80063ee:	4618      	mov	r0, r3
 80063f0:	f00b ffb4 	bl	801235c <memset>
                    break;
 80063f4:	e10a      	b.n	800660c <CO_LSSslave_receive+0x2ac>
                    LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
 80063f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063f8:	2201      	movs	r2, #1
 80063fa:	741a      	strb	r2, [r3, #16]
                    break;
 80063fc:	e106      	b.n	800660c <CO_LSSslave_receive+0x2ac>
            }
        }
        else if(LSSslave->lssState == CO_LSS_STATE_WAITING) {
 80063fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006400:	7c1b      	ldrb	r3, [r3, #16]
 8006402:	2b00      	cmp	r3, #0
 8006404:	f040 80ee 	bne.w	80065e4 <CO_LSSslave_receive+0x284>
            switch (cs) {
 8006408:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800640c:	3b40      	subs	r3, #64	@ 0x40
 800640e:	2b11      	cmp	r3, #17
 8006410:	f200 80f7 	bhi.w	8006602 <CO_LSSslave_receive+0x2a2>
 8006414:	a201      	add	r2, pc, #4	@ (adr r2, 800641c <CO_LSSslave_receive+0xbc>)
 8006416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800641a:	bf00      	nop
 800641c:	08006465 	.word	0x08006465
 8006420:	08006475 	.word	0x08006475
 8006424:	08006485 	.word	0x08006485
 8006428:	08006495 	.word	0x08006495
 800642c:	08006603 	.word	0x08006603
 8006430:	08006603 	.word	0x08006603
 8006434:	08006603 	.word	0x08006603
 8006438:	08006603 	.word	0x08006603
 800643c:	08006603 	.word	0x08006603
 8006440:	08006603 	.word	0x08006603
 8006444:	08006603 	.word	0x08006603
 8006448:	08006603 	.word	0x08006603
 800644c:	08006603 	.word	0x08006603
 8006450:	08006603 	.word	0x08006603
 8006454:	08006603 	.word	0x08006603
 8006458:	08006603 	.word	0x08006603
 800645c:	08006603 	.word	0x08006603
 8006460:	080064f1 	.word	0x080064f1
            case CO_LSS_SWITCH_STATE_SEL_VENDOR: {
                uint32_t valSw;
                memcpy(&valSw, &data[1], sizeof(valSw));
 8006464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006466:	3301      	adds	r3, #1
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	61bb      	str	r3, [r7, #24]
                LSSslave->lssSelect.identity.vendorID = CO_SWAP_32(valSw);
 800646c:	69ba      	ldr	r2, [r7, #24]
 800646e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006470:	615a      	str	r2, [r3, #20]
                break;
 8006472:	e0cb      	b.n	800660c <CO_LSSslave_receive+0x2ac>
            }
            case CO_LSS_SWITCH_STATE_SEL_PRODUCT: {
                uint32_t valSw;
                memcpy(&valSw, &data[1], sizeof(valSw));
 8006474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006476:	3301      	adds	r3, #1
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	617b      	str	r3, [r7, #20]
                LSSslave->lssSelect.identity.productCode = CO_SWAP_32(valSw);
 800647c:	697a      	ldr	r2, [r7, #20]
 800647e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006480:	619a      	str	r2, [r3, #24]
                break;
 8006482:	e0c3      	b.n	800660c <CO_LSSslave_receive+0x2ac>
            }
            case CO_LSS_SWITCH_STATE_SEL_REV: {
                uint32_t valSw;
                memcpy(&valSw, &data[1], sizeof(valSw));
 8006484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006486:	3301      	adds	r3, #1
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	613b      	str	r3, [r7, #16]
                LSSslave->lssSelect.identity.revisionNumber = CO_SWAP_32(valSw);
 800648c:	693a      	ldr	r2, [r7, #16]
 800648e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006490:	61da      	str	r2, [r3, #28]
                break;
 8006492:	e0bb      	b.n	800660c <CO_LSSslave_receive+0x2ac>
            }
            case CO_LSS_SWITCH_STATE_SEL_SERIAL: {
                uint32_t valSw;
                memcpy(&valSw, &data[1], sizeof(valSw));
 8006494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006496:	3301      	adds	r3, #1
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	60fb      	str	r3, [r7, #12]
                LSSslave->lssSelect.identity.serialNumber = CO_SWAP_32(valSw);
 800649c:	68fa      	ldr	r2, [r7, #12]
 800649e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064a0:	621a      	str	r2, [r3, #32]

                if (CO_LSS_ADDRESS_EQUAL(LSSslave->lssAddress,
 80064a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064a4:	685a      	ldr	r2, [r3, #4]
 80064a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064a8:	699b      	ldr	r3, [r3, #24]
 80064aa:	429a      	cmp	r2, r3
 80064ac:	f040 80ab 	bne.w	8006606 <CO_LSSslave_receive+0x2a6>
 80064b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064b2:	689a      	ldr	r2, [r3, #8]
 80064b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064b6:	69db      	ldr	r3, [r3, #28]
 80064b8:	429a      	cmp	r2, r3
 80064ba:	f040 80a4 	bne.w	8006606 <CO_LSSslave_receive+0x2a6>
 80064be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064c0:	68da      	ldr	r2, [r3, #12]
 80064c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064c4:	6a1b      	ldr	r3, [r3, #32]
 80064c6:	429a      	cmp	r2, r3
 80064c8:	f040 809d 	bne.w	8006606 <CO_LSSslave_receive+0x2a6>
 80064cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064d2:	695b      	ldr	r3, [r3, #20]
 80064d4:	429a      	cmp	r2, r3
 80064d6:	f040 8096 	bne.w	8006606 <CO_LSSslave_receive+0x2a6>
                                         LSSslave->lssSelect)
                ) {
                    LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
 80064da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064dc:	2201      	movs	r2, #1
 80064de:	741a      	strb	r2, [r3, #16]
                    LSSslave->service = cs;
 80064e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064e2:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80064e6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
                    request_LSSslave_process = true;
 80064ea:	2301      	movs	r3, #1
 80064ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
                }
                break;
 80064ee:	e08a      	b.n	8006606 <CO_LSSslave_receive+0x2a6>
            }
            case CO_LSS_IDENT_FASTSCAN: {
                /* fastscan is only active on unconfigured nodes */
                if (*LSSslave->pendingNodeID == CO_LSS_NODE_ID_ASSIGNMENT &&
 80064f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064f4:	781b      	ldrb	r3, [r3, #0]
 80064f6:	2bff      	cmp	r3, #255	@ 0xff
 80064f8:	f040 8087 	bne.w	800660a <CO_LSSslave_receive+0x2aa>
                    LSSslave->activeNodeID == CO_LSS_NODE_ID_ASSIGNMENT)
 80064fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                if (*LSSslave->pendingNodeID == CO_LSS_NODE_ID_ASSIGNMENT &&
 8006502:	2bff      	cmp	r3, #255	@ 0xff
 8006504:	f040 8081 	bne.w	800660a <CO_LSSslave_receive+0x2aa>
                {
                    uint8_t bitCheck = data[5];
 8006508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800650a:	795b      	ldrb	r3, [r3, #5]
 800650c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
                    uint8_t lssSub = data[6];
 8006510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006512:	799b      	ldrb	r3, [r3, #6]
 8006514:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
                    uint8_t lssNext = data[7];
 8006518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800651a:	79db      	ldrb	r3, [r3, #7]
 800651c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
                    uint32_t valSw;
                    uint32_t idNumber;
                    bool_t ack;

                    if (!CO_LSS_FASTSCAN_BITCHECK_VALID(bitCheck) ||
 8006520:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006524:	2b1f      	cmp	r3, #31
 8006526:	d903      	bls.n	8006530 <CO_LSSslave_receive+0x1d0>
 8006528:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800652c:	2b80      	cmp	r3, #128	@ 0x80
 800652e:	d16d      	bne.n	800660c <CO_LSSslave_receive+0x2ac>
 8006530:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006534:	2b03      	cmp	r3, #3
 8006536:	d869      	bhi.n	800660c <CO_LSSslave_receive+0x2ac>
                        !CO_LSS_FASTSCAN_LSS_SUB_NEXT_VALID(lssSub) ||
 8006538:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800653c:	2b03      	cmp	r3, #3
 800653e:	d865      	bhi.n	800660c <CO_LSSslave_receive+0x2ac>
                        !CO_LSS_FASTSCAN_LSS_SUB_NEXT_VALID(lssNext)) {
                        /* Invalid request */
                        break;
                    }

                    memcpy(&valSw, &data[1], sizeof(valSw));
 8006540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006542:	3301      	adds	r3, #1
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	60bb      	str	r3, [r7, #8]
                    idNumber = CO_SWAP_32(valSw);
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	627b      	str	r3, [r7, #36]	@ 0x24
                    ack = false;
 800654c:	2300      	movs	r3, #0
 800654e:	63bb      	str	r3, [r7, #56]	@ 0x38

                    if (bitCheck == CO_LSS_FASTSCAN_CONFIRM) {
 8006550:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006554:	2b80      	cmp	r3, #128	@ 0x80
 8006556:	d10d      	bne.n	8006574 <CO_LSSslave_receive+0x214>
                        /* Confirm, Reset */
                        ack = true;
 8006558:	2301      	movs	r3, #1
 800655a:	63bb      	str	r3, [r7, #56]	@ 0x38
                        LSSslave->fastscanPos = CO_LSS_FASTSCAN_VENDOR_ID;
 800655c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800655e:	2200      	movs	r2, #0
 8006560:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                        memset(&LSSslave->lssFastscan, 0,
 8006564:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006566:	3324      	adds	r3, #36	@ 0x24
 8006568:	2210      	movs	r2, #16
 800656a:	2100      	movs	r1, #0
 800656c:	4618      	mov	r0, r3
 800656e:	f00b fef5 	bl	801235c <memset>
 8006572:	e02c      	b.n	80065ce <CO_LSSslave_receive+0x26e>
                                sizeof(LSSslave->lssFastscan));
                    }
                    else if (LSSslave->fastscanPos == lssSub) {
 8006574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006576:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800657a:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 800657e:	429a      	cmp	r2, r3
 8006580:	d125      	bne.n	80065ce <CO_LSSslave_receive+0x26e>
                        uint32_t mask = 0xFFFFFFFF << bitCheck;
 8006582:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006586:	f04f 32ff 	mov.w	r2, #4294967295
 800658a:	fa02 f303 	lsl.w	r3, r2, r3
 800658e:	623b      	str	r3, [r7, #32]

                        if ((LSSslave->lssAddress.addr[lssSub] & mask)
 8006590:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8006594:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006596:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
                            == (idNumber & mask))
 800659a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800659c:	405a      	eors	r2, r3
 800659e:	6a3b      	ldr	r3, [r7, #32]
 80065a0:	4013      	ands	r3, r2
                        if ((LSSslave->lssAddress.addr[lssSub] & mask)
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d113      	bne.n	80065ce <CO_LSSslave_receive+0x26e>
                        {
                            /* all requested bits match */
                            ack = true;
 80065a6:	2301      	movs	r3, #1
 80065a8:	63bb      	str	r3, [r7, #56]	@ 0x38
                            LSSslave->fastscanPos = lssNext;
 80065aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065ac:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80065b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

                            if (bitCheck == 0 && lssNext < lssSub) {
 80065b4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d108      	bne.n	80065ce <CO_LSSslave_receive+0x26e>
 80065bc:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80065c0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80065c4:	429a      	cmp	r2, r3
 80065c6:	d202      	bcs.n	80065ce <CO_LSSslave_receive+0x26e>
                                /* complete match, enter configuration state */
                                LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
 80065c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065ca:	2201      	movs	r2, #1
 80065cc:	741a      	strb	r2, [r3, #16]
                            }
                        }
                    }
                    if (ack) {
 80065ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d01a      	beq.n	800660a <CO_LSSslave_receive+0x2aa>
                        LSSslave->TXbuff->data[0] = CO_LSS_IDENT_SLAVE;
                        memset(&LSSslave->TXbuff->data[1], 0,
                               sizeof(LSSslave->TXbuff->data) - 1);
                        CO_CANsend(LSSslave->CANdevTx, LSSslave->TXbuff);
#else
                        LSSslave->service = cs;
 80065d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065d6:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80065da:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
                        request_LSSslave_process = true;
 80065de:	2301      	movs	r3, #1
 80065e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
                    }
                }
                break;
 80065e2:	e012      	b.n	800660a <CO_LSSslave_receive+0x2aa>
                break;
            }
            }
        }
        else { /* LSSslave->lssState == CO_LSS_STATE_CONFIGURATION */
            memcpy(&LSSslave->CANdata, &data[0], sizeof(LSSslave->CANdata));
 80065e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065e6:	3349      	adds	r3, #73	@ 0x49
 80065e8:	2208      	movs	r2, #8
 80065ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80065ec:	4618      	mov	r0, r3
 80065ee:	f00b ff44 	bl	801247a <memcpy>
            LSSslave->service = cs;
 80065f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065f4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80065f8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
            request_LSSslave_process = true;
 80065fc:	2301      	movs	r3, #1
 80065fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006600:	e004      	b.n	800660c <CO_LSSslave_receive+0x2ac>
                break;
 8006602:	bf00      	nop
 8006604:	e002      	b.n	800660c <CO_LSSslave_receive+0x2ac>
                break;
 8006606:	bf00      	nop
 8006608:	e000      	b.n	800660c <CO_LSSslave_receive+0x2ac>
                break;
 800660a:	bf00      	nop
        }

        if (request_LSSslave_process) {
 800660c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800660e:	2b00      	cmp	r3, #0
 8006610:	d002      	beq.n	8006618 <CO_LSSslave_receive+0x2b8>
            CO_FLAG_SET(LSSslave->sendResponse);
 8006612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006614:	2201      	movs	r2, #1
 8006616:	645a      	str	r2, [r3, #68]	@ 0x44
                LSSslave->pFunctSignalPre(LSSslave->functSignalObjectPre);
            }
#endif
        }
    }
}
 8006618:	bf00      	nop
 800661a:	3740      	adds	r7, #64	@ 0x40
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}

08006620 <CO_LSSslave_init>:
        uint16_t                CANdevRxIdx,
        uint16_t                CANidLssMaster,
        CO_CANmodule_t         *CANdevTx,
        uint16_t                CANdevTxIdx,
        uint16_t                CANidLssSlave)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b08a      	sub	sp, #40	@ 0x28
 8006624:	af04      	add	r7, sp, #16
 8006626:	60f8      	str	r0, [r7, #12]
 8006628:	60b9      	str	r1, [r7, #8]
 800662a:	607a      	str	r2, [r7, #4]
 800662c:	603b      	str	r3, [r7, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 800662e:	2300      	movs	r3, #0
 8006630:	75fb      	strb	r3, [r7, #23]

    /* verify arguments */
    if (LSSslave==NULL || pendingBitRate == NULL || pendingNodeID == NULL ||
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d018      	beq.n	800666a <CO_LSSslave_init+0x4a>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d015      	beq.n	800666a <CO_LSSslave_init+0x4a>
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d012      	beq.n	800666a <CO_LSSslave_init+0x4a>
 8006644:	6a3b      	ldr	r3, [r7, #32]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d00f      	beq.n	800666a <CO_LSSslave_init+0x4a>
        CANdevRx==NULL || CANdevTx==NULL ||
 800664a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800664c:	2b00      	cmp	r3, #0
 800664e:	d00c      	beq.n	800666a <CO_LSSslave_init+0x4a>
        !CO_LSS_NODE_ID_VALID(*pendingNodeID)
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	781b      	ldrb	r3, [r3, #0]
        CANdevRx==NULL || CANdevTx==NULL ||
 8006654:	2b00      	cmp	r3, #0
 8006656:	d004      	beq.n	8006662 <CO_LSSslave_init+0x42>
        !CO_LSS_NODE_ID_VALID(*pendingNodeID)
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	781b      	ldrb	r3, [r3, #0]
 800665c:	b25b      	sxtb	r3, r3
 800665e:	2b00      	cmp	r3, #0
 8006660:	da06      	bge.n	8006670 <CO_LSSslave_init+0x50>
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	781b      	ldrb	r3, [r3, #0]
 8006666:	2bff      	cmp	r3, #255	@ 0xff
 8006668:	d002      	beq.n	8006670 <CO_LSSslave_init+0x50>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800666a:	f04f 33ff 	mov.w	r3, #4294967295
 800666e:	e046      	b.n	80066fe <CO_LSSslave_init+0xde>
    }

    /* Application must make sure that lssAddress is filled with data. */

    /* clear the object */
    memset(LSSslave, 0, sizeof(CO_LSSslave_t));
 8006670:	2274      	movs	r2, #116	@ 0x74
 8006672:	2100      	movs	r1, #0
 8006674:	68f8      	ldr	r0, [r7, #12]
 8006676:	f00b fe71 	bl	801235c <memset>

    /* Configure object variables */
    memcpy(&LSSslave->lssAddress, lssAddress, sizeof(LSSslave->lssAddress));
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	2210      	movs	r2, #16
 800667e:	68b9      	ldr	r1, [r7, #8]
 8006680:	4618      	mov	r0, r3
 8006682:	f00b fefa 	bl	801247a <memcpy>
    LSSslave->lssState = CO_LSS_STATE_WAITING;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2200      	movs	r2, #0
 800668a:	741a      	strb	r2, [r3, #16]
    LSSslave->fastscanPos = CO_LSS_FASTSCAN_VENDOR_ID;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2200      	movs	r2, #0
 8006690:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    LSSslave->pendingBitRate = pendingBitRate;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	687a      	ldr	r2, [r7, #4]
 8006698:	639a      	str	r2, [r3, #56]	@ 0x38
    LSSslave->pendingNodeID = pendingNodeID;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	683a      	ldr	r2, [r7, #0]
 800669e:	63da      	str	r2, [r3, #60]	@ 0x3c
    LSSslave->activeNodeID = *pendingNodeID;
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	781a      	ldrb	r2, [r3, #0]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    CO_FLAG_CLEAR(LSSslave->sendResponse);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2200      	movs	r2, #0
 80066ae:	645a      	str	r2, [r3, #68]	@ 0x44

    /* configure LSS CAN Master message reception */
    ret = CO_CANrxBufferInit(
 80066b0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80066b2:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80066b4:	4b14      	ldr	r3, [pc, #80]	@ (8006708 <CO_LSSslave_init+0xe8>)
 80066b6:	9302      	str	r3, [sp, #8]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	9301      	str	r3, [sp, #4]
 80066bc:	2300      	movs	r3, #0
 80066be:	9300      	str	r3, [sp, #0]
 80066c0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80066c4:	6a38      	ldr	r0, [r7, #32]
 80066c6:	f001 fb3f 	bl	8007d48 <CO_CANrxBufferInit>
 80066ca:	4603      	mov	r3, r0
 80066cc:	75fb      	strb	r3, [r7, #23]
            0,                    /* rtr */
            (void*)LSSslave,      /* object passed to receive function */
            CO_LSSslave_receive); /* this function will process received message */

    /* configure LSS CAN Slave response message transmission */
    LSSslave->CANdevTx = CANdevTx;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066d2:	66da      	str	r2, [r3, #108]	@ 0x6c
    LSSslave->TXbuff = CO_CANtxBufferInit(
 80066d4:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80066d6:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 80066d8:	2300      	movs	r3, #0
 80066da:	9301      	str	r3, [sp, #4]
 80066dc:	2308      	movs	r3, #8
 80066de:	9300      	str	r3, [sp, #0]
 80066e0:	2300      	movs	r3, #0
 80066e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80066e4:	f001 fb8e 	bl	8007e04 <CO_CANtxBufferInit>
 80066e8:	4602      	mov	r2, r0
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	671a      	str	r2, [r3, #112]	@ 0x70
            CANidLssSlave,        /* CAN identifier */
            0,                    /* rtr */
            8,                    /* number of data bytes */
            0);                   /* synchronous message flag bit */

    if (LSSslave->TXbuff == NULL) {
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d101      	bne.n	80066fa <CO_LSSslave_init+0xda>
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 80066f6:	23ff      	movs	r3, #255	@ 0xff
 80066f8:	75fb      	strb	r3, [r7, #23]
    }

    return ret;
 80066fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3718      	adds	r7, #24
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}
 8006706:	bf00      	nop
 8006708:	08006361 	.word	0x08006361

0800670c <CO_LSSslave_process>:
    }
}


/******************************************************************************/
bool_t CO_LSSslave_process(CO_LSSslave_t *LSSslave) {
 800670c:	b580      	push	{r7, lr}
 800670e:	b08c      	sub	sp, #48	@ 0x30
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
    bool_t resetCommunication = false;
 8006714:	2300      	movs	r3, #0
 8006716:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (CO_FLAG_READ(LSSslave->sendResponse)) {
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800671c:	2b00      	cmp	r3, #0
 800671e:	f000 8202 	beq.w	8006b26 <CO_LSSslave_process+0x41a>
        uint8_t nid;
        uint8_t errorCode;
        uint8_t errorCodeManuf;
        uint8_t tableSelector;
        uint8_t tableIndex;
        bool_t CANsend = false;
 8006722:	2300      	movs	r3, #0
 8006724:	627b      	str	r3, [r7, #36]	@ 0x24
        uint32_t valSw;

        memset(&LSSslave->TXbuff->data[0], 0, sizeof(LSSslave->TXbuff->data));
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800672a:	3305      	adds	r3, #5
 800672c:	2208      	movs	r2, #8
 800672e:	2100      	movs	r1, #0
 8006730:	4618      	mov	r0, r3
 8006732:	f00b fe13 	bl	801235c <memset>

        switch (LSSslave->service) {
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800673c:	3b04      	subs	r3, #4
 800673e:	2b5a      	cmp	r3, #90	@ 0x5a
 8006740:	f200 81dc 	bhi.w	8006afc <CO_LSSslave_process+0x3f0>
 8006744:	a201      	add	r2, pc, #4	@ (adr r2, 800674c <CO_LSSslave_process+0x40>)
 8006746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800674a:	bf00      	nop
 800674c:	080068b9 	.word	0x080068b9
 8006750:	08006afd 	.word	0x08006afd
 8006754:	08006afd 	.word	0x08006afd
 8006758:	08006afd 	.word	0x08006afd
 800675c:	08006afd 	.word	0x08006afd
 8006760:	08006afd 	.word	0x08006afd
 8006764:	08006afd 	.word	0x08006afd
 8006768:	08006afd 	.word	0x08006afd
 800676c:	08006afd 	.word	0x08006afd
 8006770:	08006afd 	.word	0x08006afd
 8006774:	08006afd 	.word	0x08006afd
 8006778:	08006afd 	.word	0x08006afd
 800677c:	08006afd 	.word	0x08006afd
 8006780:	080068cd 	.word	0x080068cd
 8006784:	08006afd 	.word	0x08006afd
 8006788:	0800691b 	.word	0x0800691b
 800678c:	08006afd 	.word	0x08006afd
 8006790:	080069b7 	.word	0x080069b7
 8006794:	08006afd 	.word	0x08006afd
 8006798:	080069f3 	.word	0x080069f3
 800679c:	08006afd 	.word	0x08006afd
 80067a0:	08006afd 	.word	0x08006afd
 80067a4:	08006afd 	.word	0x08006afd
 80067a8:	08006afd 	.word	0x08006afd
 80067ac:	08006afd 	.word	0x08006afd
 80067b0:	08006afd 	.word	0x08006afd
 80067b4:	08006afd 	.word	0x08006afd
 80067b8:	08006afd 	.word	0x08006afd
 80067bc:	08006afd 	.word	0x08006afd
 80067c0:	08006afd 	.word	0x08006afd
 80067c4:	08006afd 	.word	0x08006afd
 80067c8:	08006afd 	.word	0x08006afd
 80067cc:	08006afd 	.word	0x08006afd
 80067d0:	08006afd 	.word	0x08006afd
 80067d4:	08006afd 	.word	0x08006afd
 80067d8:	08006afd 	.word	0x08006afd
 80067dc:	08006afd 	.word	0x08006afd
 80067e0:	08006afd 	.word	0x08006afd
 80067e4:	08006afd 	.word	0x08006afd
 80067e8:	08006afd 	.word	0x08006afd
 80067ec:	08006afd 	.word	0x08006afd
 80067f0:	08006afd 	.word	0x08006afd
 80067f4:	08006afd 	.word	0x08006afd
 80067f8:	08006afd 	.word	0x08006afd
 80067fc:	08006afd 	.word	0x08006afd
 8006800:	08006afd 	.word	0x08006afd
 8006804:	08006afd 	.word	0x08006afd
 8006808:	08006afd 	.word	0x08006afd
 800680c:	08006afd 	.word	0x08006afd
 8006810:	08006afd 	.word	0x08006afd
 8006814:	08006afd 	.word	0x08006afd
 8006818:	08006afd 	.word	0x08006afd
 800681c:	08006afd 	.word	0x08006afd
 8006820:	08006afd 	.word	0x08006afd
 8006824:	08006afd 	.word	0x08006afd
 8006828:	08006afd 	.word	0x08006afd
 800682c:	08006afd 	.word	0x08006afd
 8006830:	08006afd 	.word	0x08006afd
 8006834:	08006afd 	.word	0x08006afd
 8006838:	08006afd 	.word	0x08006afd
 800683c:	08006afd 	.word	0x08006afd
 8006840:	08006afd 	.word	0x08006afd
 8006844:	08006afd 	.word	0x08006afd
 8006848:	080068bf 	.word	0x080068bf
 800684c:	08006afd 	.word	0x08006afd
 8006850:	08006afd 	.word	0x08006afd
 8006854:	08006afd 	.word	0x08006afd
 8006858:	08006afd 	.word	0x08006afd
 800685c:	08006afd 	.word	0x08006afd
 8006860:	08006afd 	.word	0x08006afd
 8006864:	08006afd 	.word	0x08006afd
 8006868:	08006afd 	.word	0x08006afd
 800686c:	08006afd 	.word	0x08006afd
 8006870:	08006afd 	.word	0x08006afd
 8006874:	08006afd 	.word	0x08006afd
 8006878:	08006afd 	.word	0x08006afd
 800687c:	08006afd 	.word	0x08006afd
 8006880:	08006aef 	.word	0x08006aef
 8006884:	08006afd 	.word	0x08006afd
 8006888:	08006afd 	.word	0x08006afd
 800688c:	08006afd 	.word	0x08006afd
 8006890:	08006afd 	.word	0x08006afd
 8006894:	08006afd 	.word	0x08006afd
 8006898:	08006afd 	.word	0x08006afd
 800689c:	08006afd 	.word	0x08006afd
 80068a0:	08006afd 	.word	0x08006afd
 80068a4:	08006a49 	.word	0x08006a49
 80068a8:	08006a6b 	.word	0x08006a6b
 80068ac:	08006a8d 	.word	0x08006a8d
 80068b0:	08006aaf 	.word	0x08006aaf
 80068b4:	08006ad1 	.word	0x08006ad1
        case CO_LSS_SWITCH_STATE_GLOBAL: {
            /* Node-Id was unconfigured before, now it is configured,
             * enter the NMT Reset communication autonomously. */
            resetCommunication = true;
 80068b8:	2301      	movs	r3, #1
 80068ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80068bc:	e125      	b.n	8006b0a <CO_LSSslave_process+0x3fe>
        }
        case CO_LSS_SWITCH_STATE_SEL_SERIAL: {
            LSSslave->TXbuff->data[0] = CO_LSS_SWITCH_STATE_SEL;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068c2:	2244      	movs	r2, #68	@ 0x44
 80068c4:	715a      	strb	r2, [r3, #5]
            CANsend = true;
 80068c6:	2301      	movs	r3, #1
 80068c8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80068ca:	e11e      	b.n	8006b0a <CO_LSSslave_process+0x3fe>
        }
        case CO_LSS_CFG_NODE_ID: {
            nid = LSSslave->CANdata[1];
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 80068d2:	74fb      	strb	r3, [r7, #19]
            errorCode = CO_LSS_CFG_NODE_ID_OK;
 80068d4:	2300      	movs	r3, #0
 80068d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

            if (CO_LSS_NODE_ID_VALID(nid)) {
 80068da:	7cfb      	ldrb	r3, [r7, #19]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d003      	beq.n	80068e8 <CO_LSSslave_process+0x1dc>
 80068e0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	da02      	bge.n	80068ee <CO_LSSslave_process+0x1e2>
 80068e8:	7cfb      	ldrb	r3, [r7, #19]
 80068ea:	2bff      	cmp	r3, #255	@ 0xff
 80068ec:	d104      	bne.n	80068f8 <CO_LSSslave_process+0x1ec>
                *LSSslave->pendingNodeID = nid;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068f2:	7cfa      	ldrb	r2, [r7, #19]
 80068f4:	701a      	strb	r2, [r3, #0]
 80068f6:	e002      	b.n	80068fe <CO_LSSslave_process+0x1f2>
            }
            else {
                errorCode = CO_LSS_CFG_NODE_ID_OUT_OF_RANGE;
 80068f8:	2301      	movs	r3, #1
 80068fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            }

            /* send confirmation */
            LSSslave->TXbuff->data[0] = LSSslave->service;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006902:	687a      	ldr	r2, [r7, #4]
 8006904:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 8006908:	715a      	strb	r2, [r3, #5]
            LSSslave->TXbuff->data[1] = errorCode;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800690e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8006912:	719a      	strb	r2, [r3, #6]
            /* we do not use spec-error, always 0 */
            CANsend = true;
 8006914:	2301      	movs	r3, #1
 8006916:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006918:	e0f7      	b.n	8006b0a <CO_LSSslave_process+0x3fe>
        }
        case CO_LSS_CFG_BIT_TIMING: {
            if (LSSslave->pFunctLSScheckBitRate == NULL) {
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800691e:	2b00      	cmp	r3, #0
 8006920:	f000 80ee 	beq.w	8006b00 <CO_LSSslave_process+0x3f4>
                /* setting bit timing is not supported. Drop request */
                break;
            }

            tableSelector = LSSslave->CANdata[1];
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800692a:	777b      	strb	r3, [r7, #29]
            tableIndex = LSSslave->CANdata[2];
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8006932:	773b      	strb	r3, [r7, #28]
            errorCode = CO_LSS_CFG_BIT_TIMING_OK;
 8006934:	2300      	movs	r3, #0
 8006936:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            errorCodeManuf = CO_LSS_CFG_BIT_TIMING_OK;
 800693a:	2300      	movs	r3, #0
 800693c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

            if (tableSelector == 0 && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 8006940:	7f7b      	ldrb	r3, [r7, #29]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d121      	bne.n	800698a <CO_LSSslave_process+0x27e>
 8006946:	7f3b      	ldrb	r3, [r7, #28]
 8006948:	2b05      	cmp	r3, #5
 800694a:	d01e      	beq.n	800698a <CO_LSSslave_process+0x27e>
 800694c:	7f3b      	ldrb	r3, [r7, #28]
 800694e:	2b09      	cmp	r3, #9
 8006950:	d81b      	bhi.n	800698a <CO_LSSslave_process+0x27e>
                uint16_t bit = CO_LSS_bitTimingTableLookup[tableIndex];
 8006952:	7f3b      	ldrb	r3, [r7, #28]
 8006954:	4a76      	ldr	r2, [pc, #472]	@ (8006b30 <CO_LSSslave_process+0x424>)
 8006956:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800695a:	837b      	strh	r3, [r7, #26]
                bool_t bit_rate_supported = LSSslave->pFunctLSScheckBitRate(
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006960:	687a      	ldr	r2, [r7, #4]
 8006962:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8006964:	8b79      	ldrh	r1, [r7, #26]
 8006966:	4610      	mov	r0, r2
 8006968:	4798      	blx	r3
 800696a:	6178      	str	r0, [r7, #20]
                    LSSslave->functLSScheckBitRateObject, bit);

                if (bit_rate_supported) {
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d004      	beq.n	800697c <CO_LSSslave_process+0x270>
                    *LSSslave->pendingBitRate = bit;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006976:	8b7a      	ldrh	r2, [r7, #26]
 8006978:	801a      	strh	r2, [r3, #0]
            if (tableSelector == 0 && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 800697a:	e009      	b.n	8006990 <CO_LSSslave_process+0x284>
                }
                else {
                    errorCode = CO_LSS_CFG_BIT_TIMING_MANUFACTURER;
 800697c:	23ff      	movs	r3, #255	@ 0xff
 800697e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                    errorCodeManuf = CO_LSS_CFG_BIT_TIMING_OUT_OF_RANGE;
 8006982:	2301      	movs	r3, #1
 8006984:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
            if (tableSelector == 0 && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 8006988:	e002      	b.n	8006990 <CO_LSSslave_process+0x284>
                }
            }
            else {
                /* we currently only support CiA301 bit timing table */
                errorCode = CO_LSS_CFG_BIT_TIMING_OUT_OF_RANGE;
 800698a:	2301      	movs	r3, #1
 800698c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            }

            /* send confirmation */
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006994:	687a      	ldr	r2, [r7, #4]
 8006996:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 800699a:	715a      	strb	r2, [r3, #5]
            LSSslave->TXbuff->data[1] = errorCode;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069a0:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80069a4:	719a      	strb	r2, [r3, #6]
            LSSslave->TXbuff->data[2] = errorCodeManuf;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069aa:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 80069ae:	71da      	strb	r2, [r3, #7]
            CANsend = true;
 80069b0:	2301      	movs	r3, #1
 80069b2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80069b4:	e0a9      	b.n	8006b0a <CO_LSSslave_process+0x3fe>
        }
        case CO_LSS_CFG_ACTIVATE_BIT_TIMING: {
            if (LSSslave->pFunctLSScheckBitRate == NULL) {
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	f000 80a2 	beq.w	8006b04 <CO_LSSslave_process+0x3f8>
                /* setting bit timing is not supported. Drop request */
                break;
            }

            /* notify application */
            if (LSSslave->pFunctLSSactivateBitRate != NULL) {
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	f000 809f 	beq.w	8006b08 <CO_LSSslave_process+0x3fc>
                uint16_t delay = ((uint16_t) LSSslave->CANdata[2]) << 8;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 80069d0:	021b      	lsls	r3, r3, #8
 80069d2:	83fb      	strh	r3, [r7, #30]
                delay |= LSSslave->CANdata[1];
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 80069da:	461a      	mov	r2, r3
 80069dc:	8bfb      	ldrh	r3, [r7, #30]
 80069de:	4313      	orrs	r3, r2
 80069e0:	83fb      	strh	r3, [r7, #30]
                LSSslave->pFunctLSSactivateBitRate(
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 80069ea:	8bf9      	ldrh	r1, [r7, #30]
 80069ec:	4610      	mov	r0, r2
 80069ee:	4798      	blx	r3
                    LSSslave->functLSSactivateBitRateObject, delay);
            }
            break;
 80069f0:	e08a      	b.n	8006b08 <CO_LSSslave_process+0x3fc>
        }
        case CO_LSS_CFG_STORE: {
            errorCode = CO_LSS_CFG_STORE_OK;
 80069f2:	2300      	movs	r3, #0
 80069f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

            if (LSSslave->pFunctLSScfgStore == NULL) {
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d103      	bne.n	8006a08 <CO_LSSslave_process+0x2fc>
                /* storing is not supported. Reply error */
                errorCode = CO_LSS_CFG_STORE_NOT_SUPPORTED;
 8006a00:	2301      	movs	r3, #1
 8006a02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a06:	e011      	b.n	8006a2c <CO_LSSslave_process+0x320>
            }
            else {
                bool_t result;
                /* Store "pending" to "persistent" */
                result =
                   LSSslave->pFunctLSScfgStore(LSSslave->functLSScfgStoreObject,
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	6e90      	ldr	r0, [r2, #104]	@ 0x68
                                               *LSSslave->pendingNodeID,
 8006a10:	687a      	ldr	r2, [r7, #4]
 8006a12:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
                   LSSslave->pFunctLSScfgStore(LSSslave->functLSScfgStoreObject,
 8006a14:	7811      	ldrb	r1, [r2, #0]
                                               *LSSslave->pendingBitRate);
 8006a16:	687a      	ldr	r2, [r7, #4]
 8006a18:	6b92      	ldr	r2, [r2, #56]	@ 0x38
                   LSSslave->pFunctLSScfgStore(LSSslave->functLSScfgStoreObject,
 8006a1a:	8812      	ldrh	r2, [r2, #0]
 8006a1c:	4798      	blx	r3
 8006a1e:	6238      	str	r0, [r7, #32]
                if (!result) {
 8006a20:	6a3b      	ldr	r3, [r7, #32]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d102      	bne.n	8006a2c <CO_LSSslave_process+0x320>
                    errorCode = CO_LSS_CFG_STORE_FAILED;
 8006a26:	2302      	movs	r3, #2
 8006a28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                }
            }

            /* send confirmation */
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a30:	687a      	ldr	r2, [r7, #4]
 8006a32:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 8006a36:	715a      	strb	r2, [r3, #5]
            LSSslave->TXbuff->data[1] = errorCode;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a3c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8006a40:	719a      	strb	r2, [r3, #6]
            /* we do not use spec-error, always 0 */
            CANsend = true;
 8006a42:	2301      	movs	r3, #1
 8006a44:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006a46:	e060      	b.n	8006b0a <CO_LSSslave_process+0x3fe>
        }
        case CO_LSS_INQUIRE_VENDOR: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 8006a52:	715a      	strb	r2, [r3, #5]
            valSw = CO_SWAP_32(LSSslave->lssAddress.identity.vendorID);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	60fb      	str	r3, [r7, #12]
            memcpy(&LSSslave->TXbuff->data[1], &valSw, sizeof(valSw));
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a5e:	3306      	adds	r3, #6
 8006a60:	68fa      	ldr	r2, [r7, #12]
 8006a62:	601a      	str	r2, [r3, #0]
            CANsend = true;
 8006a64:	2301      	movs	r3, #1
 8006a66:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006a68:	e04f      	b.n	8006b0a <CO_LSSslave_process+0x3fe>
        }
        case CO_LSS_INQUIRE_PRODUCT: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a6e:	687a      	ldr	r2, [r7, #4]
 8006a70:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 8006a74:	715a      	strb	r2, [r3, #5]
            valSw = CO_SWAP_32(LSSslave->lssAddress.identity.productCode);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	60fb      	str	r3, [r7, #12]
            memcpy(&LSSslave->TXbuff->data[1], &valSw, sizeof(valSw));
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a80:	3306      	adds	r3, #6
 8006a82:	68fa      	ldr	r2, [r7, #12]
 8006a84:	601a      	str	r2, [r3, #0]
            CANsend = true;
 8006a86:	2301      	movs	r3, #1
 8006a88:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006a8a:	e03e      	b.n	8006b0a <CO_LSSslave_process+0x3fe>
        }
        case CO_LSS_INQUIRE_REV: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a90:	687a      	ldr	r2, [r7, #4]
 8006a92:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 8006a96:	715a      	strb	r2, [r3, #5]
            valSw = CO_SWAP_32(LSSslave->lssAddress.identity.revisionNumber);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	60fb      	str	r3, [r7, #12]
            memcpy(&LSSslave->TXbuff->data[1], &valSw, sizeof(valSw));
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006aa2:	3306      	adds	r3, #6
 8006aa4:	68fa      	ldr	r2, [r7, #12]
 8006aa6:	601a      	str	r2, [r3, #0]
            CANsend = true;
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006aac:	e02d      	b.n	8006b0a <CO_LSSslave_process+0x3fe>
        }
        case CO_LSS_INQUIRE_SERIAL: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 8006ab8:	715a      	strb	r2, [r3, #5]
            valSw = CO_SWAP_32(LSSslave->lssAddress.identity.serialNumber);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	68db      	ldr	r3, [r3, #12]
 8006abe:	60fb      	str	r3, [r7, #12]
            memcpy(&LSSslave->TXbuff->data[1], &valSw, sizeof(valSw));
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ac4:	3306      	adds	r3, #6
 8006ac6:	68fa      	ldr	r2, [r7, #12]
 8006ac8:	601a      	str	r2, [r3, #0]
            CANsend = true;
 8006aca:	2301      	movs	r3, #1
 8006acc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006ace:	e01c      	b.n	8006b0a <CO_LSSslave_process+0x3fe>
        }
        case CO_LSS_INQUIRE_NODE_ID: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 8006ada:	715a      	strb	r2, [r3, #5]
            LSSslave->TXbuff->data[1] = LSSslave->activeNodeID;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	f892 2040 	ldrb.w	r2, [r2, #64]	@ 0x40
 8006ae6:	719a      	strb	r2, [r3, #6]
            CANsend = true;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006aec:	e00d      	b.n	8006b0a <CO_LSSslave_process+0x3fe>
        }
        case CO_LSS_IDENT_FASTSCAN: {
            LSSslave->TXbuff->data[0] = CO_LSS_IDENT_SLAVE;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006af2:	224f      	movs	r2, #79	@ 0x4f
 8006af4:	715a      	strb	r2, [r3, #5]
            CANsend = true;
 8006af6:	2301      	movs	r3, #1
 8006af8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006afa:	e006      	b.n	8006b0a <CO_LSSslave_process+0x3fe>
        }
        default: {
            break;
 8006afc:	bf00      	nop
 8006afe:	e004      	b.n	8006b0a <CO_LSSslave_process+0x3fe>
                break;
 8006b00:	bf00      	nop
 8006b02:	e002      	b.n	8006b0a <CO_LSSslave_process+0x3fe>
                break;
 8006b04:	bf00      	nop
 8006b06:	e000      	b.n	8006b0a <CO_LSSslave_process+0x3fe>
            break;
 8006b08:	bf00      	nop
        }
        }

        if(CANsend) {
 8006b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d007      	beq.n	8006b20 <CO_LSSslave_process+0x414>
            CO_CANsend(LSSslave->CANdevTx, LSSslave->TXbuff);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b18:	4619      	mov	r1, r3
 8006b1a:	4610      	mov	r0, r2
 8006b1c:	f001 f9f8 	bl	8007f10 <CO_CANsend>
        }

        CO_FLAG_CLEAR(LSSslave->sendResponse);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2200      	movs	r2, #0
 8006b24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    return resetCommunication;
 8006b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3730      	adds	r7, #48	@ 0x30
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}
 8006b30:	08015398 	.word	0x08015398

08006b34 <CO_isError>:
static inline bool_t CO_isError(CO_EM_t *em, const uint8_t errorBit) {
 8006b34:	b480      	push	{r7}
 8006b36:	b085      	sub	sp, #20
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	460b      	mov	r3, r1
 8006b3e:	70fb      	strb	r3, [r7, #3]
    uint8_t index = errorBit >> 3;
 8006b40:	78fb      	ldrb	r3, [r7, #3]
 8006b42:	08db      	lsrs	r3, r3, #3
 8006b44:	73fb      	strb	r3, [r7, #15]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 8006b46:	78fb      	ldrb	r3, [r7, #3]
 8006b48:	f003 0307 	and.w	r3, r3, #7
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b52:	73bb      	strb	r3, [r7, #14]
            || (em->errorStatusBits[index] & bitmask) != 0) ? true : false;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d00a      	beq.n	8006b70 <CO_isError+0x3c>
    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8)
 8006b5a:	7bfb      	ldrb	r3, [r7, #15]
 8006b5c:	2b09      	cmp	r3, #9
 8006b5e:	d807      	bhi.n	8006b70 <CO_isError+0x3c>
            || (em->errorStatusBits[index] & bitmask) != 0) ? true : false;
 8006b60:	7bfb      	ldrb	r3, [r7, #15]
 8006b62:	687a      	ldr	r2, [r7, #4]
 8006b64:	5cd2      	ldrb	r2, [r2, r3]
 8006b66:	7bbb      	ldrb	r3, [r7, #14]
 8006b68:	4013      	ands	r3, r2
 8006b6a:	b2db      	uxtb	r3, r3
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d001      	beq.n	8006b74 <CO_isError+0x40>
 8006b70:	2301      	movs	r3, #1
 8006b72:	e000      	b.n	8006b76 <CO_isError+0x42>
 8006b74:	2300      	movs	r3, #0
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	3714      	adds	r7, #20
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr

08006b82 <CO_getErrorRegister>:
static inline uint8_t CO_getErrorRegister(CO_EM_t *em) {
 8006b82:	b480      	push	{r7}
 8006b84:	b083      	sub	sp, #12
 8006b86:	af00      	add	r7, sp, #0
 8006b88:	6078      	str	r0, [r7, #4]
    return (em == NULL || em->errorRegister == NULL) ? 0 : *em->errorRegister;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d007      	beq.n	8006ba0 <CO_getErrorRegister+0x1e>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d003      	beq.n	8006ba0 <CO_getErrorRegister+0x1e>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	68db      	ldr	r3, [r3, #12]
 8006b9c:	781b      	ldrb	r3, [r3, #0]
 8006b9e:	e000      	b.n	8006ba2 <CO_getErrorRegister+0x20>
 8006ba0:	2300      	movs	r3, #0
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	370c      	adds	r7, #12
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr

08006bae <CO_NMT_getInternalState>:
 *
 * @param NMT This object.
 *
 * @return @ref CO_NMT_internalState_t
 */
static inline CO_NMT_internalState_t CO_NMT_getInternalState(CO_NMT_t *NMT) {
 8006bae:	b480      	push	{r7}
 8006bb0:	b083      	sub	sp, #12
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	6078      	str	r0, [r7, #4]
    return (NMT == NULL) ? CO_NMT_INITIALIZING : NMT->operatingState;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d003      	beq.n	8006bc4 <CO_NMT_getInternalState+0x16>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	f993 3000 	ldrsb.w	r3, [r3]
 8006bc2:	e000      	b.n	8006bc6 <CO_NMT_getInternalState+0x18>
 8006bc4:	2300      	movs	r3, #0
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	370c      	adds	r7, #12
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd0:	4770      	bx	lr

08006bd2 <CO_LSSslave_getState>:
 * Get current LSS state
 *
 * @param LSSslave This object.
 * @return #CO_LSS_state_t
 */
static inline CO_LSS_state_t CO_LSSslave_getState(CO_LSSslave_t *LSSslave) {
 8006bd2:	b480      	push	{r7}
 8006bd4:	b083      	sub	sp, #12
 8006bd6:	af00      	add	r7, sp, #0
 8006bd8:	6078      	str	r0, [r7, #4]
    return (LSSslave == NULL) ? CO_LSS_STATE_WAITING : LSSslave->lssState;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d002      	beq.n	8006be6 <CO_LSSslave_getState+0x14>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	7c1b      	ldrb	r3, [r3, #16]
 8006be4:	e000      	b.n	8006be8 <CO_LSSslave_getState+0x16>
 8006be6:	2300      	movs	r3, #0
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	370c      	adds	r7, #12
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <CO_new>:
#define ON_MULTI_OD(sentence) sentence
#else
#define ON_MULTI_OD(sentence)
#endif

CO_t *CO_new(CO_config_t *config, uint32_t *heapMemoryUsed) {
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b086      	sub	sp, #24
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
    CO_t *co = NULL;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	60fb      	str	r3, [r7, #12]
    /* return values */
    CO_t *coFinal = NULL;
 8006c02:	2300      	movs	r3, #0
 8006c04:	617b      	str	r3, [r7, #20]
    uint32_t mem = 0;
 8006c06:	2300      	movs	r3, #0
 8006c08:	613b      	str	r3, [r7, #16]
#else
        (void) config;
#endif

        /* CANopen object */
        CO_alloc_break_on_fail(co, 1, sizeof(*co));
 8006c0a:	2140      	movs	r1, #64	@ 0x40
 8006c0c:	2001      	movs	r0, #1
 8006c0e:	f00a fb8f 	bl	8011330 <calloc>
 8006c12:	4603      	mov	r3, r0
 8006c14:	60fb      	str	r3, [r7, #12]
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	f000 8101 	beq.w	8006e20 <CO_new+0x22c>
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	3340      	adds	r3, #64	@ 0x40
 8006c22:	613b      	str	r3, [r7, #16]
        /* NMT_Heartbeat */
        ON_MULTI_OD(uint8_t RX_CNT_NMT_SLV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_NMT_MST = 0);
        ON_MULTI_OD(uint8_t TX_CNT_HB_PROD = 0);
        if (CO_GET_CNT(NMT) == 1) {
            CO_alloc_break_on_fail(co->NMT, CO_GET_CNT(NMT), sizeof(*co->NMT));
 8006c24:	212c      	movs	r1, #44	@ 0x2c
 8006c26:	2001      	movs	r0, #1
 8006c28:	f00a fb82 	bl	8011330 <calloc>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	461a      	mov	r2, r3
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	611a      	str	r2, [r3, #16]
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	691b      	ldr	r3, [r3, #16]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	f000 80f1 	beq.w	8006e20 <CO_new+0x22c>
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	332c      	adds	r3, #44	@ 0x2c
 8006c42:	613b      	str	r3, [r7, #16]
        }

#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_ENABLE
        ON_MULTI_OD(uint8_t RX_CNT_HB_CONS = 0);
        if (CO_GET_CNT(HB_CONS) == 1) {
            uint8_t countOfMonitoredNodes = CO_GET_CNT(ARR_1016);
 8006c44:	2308      	movs	r3, #8
 8006c46:	72fb      	strb	r3, [r7, #11]
            CO_alloc_break_on_fail(co->HBcons, CO_GET_CNT(HB_CONS), sizeof(*co->HBcons));
 8006c48:	2130      	movs	r1, #48	@ 0x30
 8006c4a:	2001      	movs	r0, #1
 8006c4c:	f00a fb70 	bl	8011330 <calloc>
 8006c50:	4603      	mov	r3, r0
 8006c52:	461a      	mov	r2, r3
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	615a      	str	r2, [r3, #20]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	695b      	ldr	r3, [r3, #20]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	f000 80df 	beq.w	8006e20 <CO_new+0x22c>
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	3330      	adds	r3, #48	@ 0x30
 8006c66:	613b      	str	r3, [r7, #16]
            CO_alloc_break_on_fail(co->HBconsMonitoredNodes, countOfMonitoredNodes, sizeof(*co->HBconsMonitoredNodes));
 8006c68:	7afb      	ldrb	r3, [r7, #11]
 8006c6a:	2110      	movs	r1, #16
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	f00a fb5f 	bl	8011330 <calloc>
 8006c72:	4603      	mov	r3, r0
 8006c74:	461a      	mov	r2, r3
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	619a      	str	r2, [r3, #24]
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	699b      	ldr	r3, [r3, #24]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	f000 80ce 	beq.w	8006e20 <CO_new+0x22c>
 8006c84:	7afb      	ldrb	r3, [r7, #11]
 8006c86:	011b      	lsls	r3, r3, #4
 8006c88:	693a      	ldr	r2, [r7, #16]
 8006c8a:	4413      	add	r3, r2
 8006c8c:	613b      	str	r3, [r7, #16]

        /* Emergency */
        ON_MULTI_OD(uint8_t RX_CNT_EM_CONS = 0);
        ON_MULTI_OD(uint8_t TX_CNT_EM_PROD = 0);
        if (CO_GET_CNT(EM) == 1) {
            CO_alloc_break_on_fail(co->em, CO_GET_CNT(EM), sizeof(*co->em));
 8006c8e:	2150      	movs	r1, #80	@ 0x50
 8006c90:	2001      	movs	r0, #1
 8006c92:	f00a fb4d 	bl	8011330 <calloc>
 8006c96:	4603      	mov	r3, r0
 8006c98:	461a      	mov	r2, r3
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	61da      	str	r2, [r3, #28]
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	69db      	ldr	r3, [r3, #28]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f000 80bc 	beq.w	8006e20 <CO_new+0x22c>
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	3350      	adds	r3, #80	@ 0x50
 8006cac:	613b      	str	r3, [r7, #16]
 #endif
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
            ON_MULTI_OD(TX_CNT_EM_PROD = 1);
 #endif
 #if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
            uint8_t fifoSize = CO_GET_CNT(ARR_1003) + 1;
 8006cae:	2311      	movs	r3, #17
 8006cb0:	72bb      	strb	r3, [r7, #10]
            if (fifoSize >= 2) {
 8006cb2:	7abb      	ldrb	r3, [r7, #10]
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d912      	bls.n	8006cde <CO_new+0xea>
                CO_alloc_break_on_fail(co->em_fifo, fifoSize, sizeof(*co->em_fifo));
 8006cb8:	7abb      	ldrb	r3, [r7, #10]
 8006cba:	2108      	movs	r1, #8
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	f00a fb37 	bl	8011330 <calloc>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	621a      	str	r2, [r3, #32]
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	6a1b      	ldr	r3, [r3, #32]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	f000 80a6 	beq.w	8006e20 <CO_new+0x22c>
 8006cd4:	7abb      	ldrb	r3, [r7, #10]
 8006cd6:	00db      	lsls	r3, r3, #3
 8006cd8:	693a      	ldr	r2, [r7, #16]
 8006cda:	4413      	add	r3, r2
 8006cdc:	613b      	str	r3, [r7, #16]

        /* SDOserver */
        ON_MULTI_OD(uint8_t RX_CNT_SDO_SRV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_SDO_SRV = 0);
        if (CO_GET_CNT(SDO_SRV) > 0) {
            CO_alloc_break_on_fail(co->SDOserver, CO_GET_CNT(SDO_SRV), sizeof(*co->SDOserver));
 8006cde:	21a8      	movs	r1, #168	@ 0xa8
 8006ce0:	2001      	movs	r0, #1
 8006ce2:	f00a fb25 	bl	8011330 <calloc>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	461a      	mov	r2, r3
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	625a      	str	r2, [r3, #36]	@ 0x24
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	f000 8094 	beq.w	8006e20 <CO_new+0x22c>
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	33a8      	adds	r3, #168	@ 0xa8
 8006cfc:	613b      	str	r3, [r7, #16]

#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_ENABLE
        ON_MULTI_OD(uint8_t RX_CNT_TIME = 0);
        ON_MULTI_OD(uint8_t TX_CNT_TIME = 0);
        if (CO_GET_CNT(TIME) == 1) {
            CO_alloc_break_on_fail(co->TIME, CO_GET_CNT(TIME), sizeof(*co->TIME));
 8006cfe:	212c      	movs	r1, #44	@ 0x2c
 8006d00:	2001      	movs	r0, #1
 8006d02:	f00a fb15 	bl	8011330 <calloc>
 8006d06:	4603      	mov	r3, r0
 8006d08:	461a      	mov	r2, r3
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	629a      	str	r2, [r3, #40]	@ 0x28
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	f000 8084 	beq.w	8006e20 <CO_new+0x22c>
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	332c      	adds	r3, #44	@ 0x2c
 8006d1c:	613b      	str	r3, [r7, #16]

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
        ON_MULTI_OD(uint8_t RX_CNT_SYNC = 0);
        ON_MULTI_OD(uint8_t TX_CNT_SYNC = 0);
        if (CO_GET_CNT(SYNC) == 1) {
            CO_alloc_break_on_fail(co->SYNC, CO_GET_CNT(SYNC), sizeof(*co->SYNC));
 8006d1e:	2160      	movs	r1, #96	@ 0x60
 8006d20:	2001      	movs	r0, #1
 8006d22:	f00a fb05 	bl	8011330 <calloc>
 8006d26:	4603      	mov	r3, r0
 8006d28:	461a      	mov	r2, r3
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d074      	beq.n	8006e20 <CO_new+0x22c>
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	3360      	adds	r3, #96	@ 0x60
 8006d3a:	613b      	str	r3, [r7, #16]
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
        ON_MULTI_OD(uint16_t RX_CNT_RPDO = 0);
        if (CO_GET_CNT(RPDO) > 0) {
            CO_alloc_break_on_fail(co->RPDO, CO_GET_CNT(RPDO), sizeof(*co->RPDO));
 8006d3c:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 8006d40:	2001      	movs	r0, #1
 8006d42:	f00a faf5 	bl	8011330 <calloc>
 8006d46:	4603      	mov	r3, r0
 8006d48:	461a      	mov	r2, r3
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	631a      	str	r2, [r3, #48]	@ 0x30
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d064      	beq.n	8006e20 <CO_new+0x22c>
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	f503 73ba 	add.w	r3, r3, #372	@ 0x174
 8006d5c:	613b      	str	r3, [r7, #16]
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
        ON_MULTI_OD(uint16_t TX_CNT_TPDO = 0);
        if (CO_GET_CNT(TPDO) > 0) {
            CO_alloc_break_on_fail(co->TPDO, CO_GET_CNT(TPDO), sizeof(*co->TPDO));
 8006d5e:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8006d62:	2003      	movs	r0, #3
 8006d64:	f00a fae4 	bl	8011330 <calloc>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	635a      	str	r2, [r3, #52]	@ 0x34
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d053      	beq.n	8006e20 <CO_new+0x22c>
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 8006d7e:	613b      	str	r3, [r7, #16]
        }
#endif

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE
        if (CO_GET_CNT(LEDS) == 1) {
            CO_alloc_break_on_fail(co->LEDs, CO_GET_CNT(LEDS), sizeof(*co->LEDs));
 8006d80:	210c      	movs	r1, #12
 8006d82:	2001      	movs	r0, #1
 8006d84:	f00a fad4 	bl	8011330 <calloc>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	461a      	mov	r2, r3
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d043      	beq.n	8006e20 <CO_new+0x22c>
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	330c      	adds	r3, #12
 8006d9c:	613b      	str	r3, [r7, #16]

#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
        ON_MULTI_OD(uint8_t RX_CNT_LSS_SLV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_LSS_SLV = 0);
        if (CO_GET_CNT(LSS_SLV) == 1) {
            CO_alloc_break_on_fail(co->LSSslave, CO_GET_CNT(LSS_SLV), sizeof(*co->LSSslave));
 8006d9e:	2174      	movs	r1, #116	@ 0x74
 8006da0:	2001      	movs	r0, #1
 8006da2:	f00a fac5 	bl	8011330 <calloc>
 8006da6:	4603      	mov	r3, r0
 8006da8:	461a      	mov	r2, r3
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d034      	beq.n	8006e20 <CO_new+0x22c>
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	3374      	adds	r3, #116	@ 0x74
 8006dba:	613b      	str	r3, [r7, #16]
#endif
        co->CNT_ALL_TX_MSGS = idxTx;
#endif /* #ifdef CO_MULTIPLE_OD */

        /* CANmodule */
        CO_alloc_break_on_fail(co->CANmodule, 1, sizeof(*co->CANmodule));
 8006dbc:	2138      	movs	r1, #56	@ 0x38
 8006dbe:	2001      	movs	r0, #1
 8006dc0:	f00a fab6 	bl	8011330 <calloc>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	605a      	str	r2, [r3, #4]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d025      	beq.n	8006e20 <CO_new+0x22c>
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	3338      	adds	r3, #56	@ 0x38
 8006dd8:	613b      	str	r3, [r7, #16]

        /* CAN RX blocks */
        CO_alloc_break_on_fail(co->CANrx, CO_GET_CO(CNT_ALL_RX_MSGS), sizeof(*co->CANrx));
 8006dda:	210c      	movs	r1, #12
 8006ddc:	200e      	movs	r0, #14
 8006dde:	f00a faa7 	bl	8011330 <calloc>
 8006de2:	4603      	mov	r3, r0
 8006de4:	461a      	mov	r2, r3
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	609a      	str	r2, [r3, #8]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d016      	beq.n	8006e20 <CO_new+0x22c>
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	33a8      	adds	r3, #168	@ 0xa8
 8006df6:	613b      	str	r3, [r7, #16]

        /* CAN TX blocks */
        CO_alloc_break_on_fail(co->CANtx, CO_GET_CO(CNT_ALL_TX_MSGS), sizeof(*co->CANtx));
 8006df8:	2118      	movs	r1, #24
 8006dfa:	2008      	movs	r0, #8
 8006dfc:	f00a fa98 	bl	8011330 <calloc>
 8006e00:	4603      	mov	r3, r0
 8006e02:	461a      	mov	r2, r3
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	60da      	str	r2, [r3, #12]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	68db      	ldr	r3, [r3, #12]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d007      	beq.n	8006e20 <CO_new+0x22c>
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	33c0      	adds	r3, #192	@ 0xc0
 8006e14:	613b      	str	r3, [r7, #16]

        /* finish successfully, set other parameters */
        co->nodeIdUnconfigured = true;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2201      	movs	r2, #1
 8006e1a:	601a      	str	r2, [r3, #0]
        coFinal = co;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	617b      	str	r3, [r7, #20]
    } while (false);

    if (coFinal == NULL) {
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d102      	bne.n	8006e2c <CO_new+0x238>
        CO_delete(co);
 8006e26:	68f8      	ldr	r0, [r7, #12]
 8006e28:	f000 f80b 	bl	8006e42 <CO_delete>
    }
    if (heapMemoryUsed != NULL) {
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d002      	beq.n	8006e38 <CO_new+0x244>
        *heapMemoryUsed = mem;
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	693a      	ldr	r2, [r7, #16]
 8006e36:	601a      	str	r2, [r3, #0]
    }
    return coFinal;
 8006e38:	697b      	ldr	r3, [r7, #20]
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3718      	adds	r7, #24
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}

08006e42 <CO_delete>:

void CO_delete(CO_t *co) {
 8006e42:	b580      	push	{r7, lr}
 8006e44:	b082      	sub	sp, #8
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	6078      	str	r0, [r7, #4]
    if (co == NULL) {
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d053      	beq.n	8006ef8 <CO_delete+0xb6>
        return;
    }

    CO_CANmodule_disable(co->CANmodule);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	4618      	mov	r0, r3
 8006e56:	f000 ff61 	bl	8007d1c <CO_CANmodule_disable>

    /* CANmodule */
    CO_free(co->CANtx);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f00a fa8a 	bl	8011378 <free>
    CO_free(co->CANrx);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	689b      	ldr	r3, [r3, #8]
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f00a fa85 	bl	8011378 <free>
    CO_free(co->CANmodule);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	4618      	mov	r0, r3
 8006e74:	f00a fa80 	bl	8011378 <free>
#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_MASTER
    CO_free(co->LSSmaster);
#endif

#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
    CO_free(co->LSSslave);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f00a fa7b 	bl	8011378 <free>
#if (CO_CONFIG_GFC) & CO_CONFIG_GFC_ENABLE
    CO_free(co->GFC);
#endif

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE
    CO_free(co->LEDs);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e86:	4618      	mov	r0, r3
 8006e88:	f00a fa76 	bl	8011378 <free>
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
    CO_free(co->TPDO);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e90:	4618      	mov	r0, r3
 8006e92:	f00a fa71 	bl	8011378 <free>
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
    CO_free(co->RPDO);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f00a fa6c 	bl	8011378 <free>
#endif

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
    CO_free(co->SYNC);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	f00a fa67 	bl	8011378 <free>
#endif

#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_ENABLE
    CO_free(co->TIME);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eae:	4618      	mov	r0, r3
 8006eb0:	f00a fa62 	bl	8011378 <free>
#if (CO_CONFIG_SDO_CLI) & CO_CONFIG_SDO_CLI_ENABLE
    free(co->SDOclient);
#endif

    /* SDOserver */
    CO_free(co->SDOserver);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eb8:	4618      	mov	r0, r3
 8006eba:	f00a fa5d 	bl	8011378 <free>

    /* Emergency */
    CO_free(co->em);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	69db      	ldr	r3, [r3, #28]
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f00a fa58 	bl	8011378 <free>
#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
    CO_free(co->em_fifo);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6a1b      	ldr	r3, [r3, #32]
 8006ecc:	4618      	mov	r0, r3
 8006ece:	f00a fa53 	bl	8011378 <free>
#endif

#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_ENABLE
    CO_free(co->HBconsMonitoredNodes);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	699b      	ldr	r3, [r3, #24]
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f00a fa4e 	bl	8011378 <free>
    CO_free(co->HBcons);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	695b      	ldr	r3, [r3, #20]
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	f00a fa49 	bl	8011378 <free>
#endif

    /* NMT_Heartbeat */
    CO_free(co->NMT);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	691b      	ldr	r3, [r3, #16]
 8006eea:	4618      	mov	r0, r3
 8006eec:	f00a fa44 	bl	8011378 <free>

    /* CANopen object */
    CO_free(co);
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f00a fa41 	bl	8011378 <free>
 8006ef6:	e000      	b.n	8006efa <CO_delete+0xb8>
        return;
 8006ef8:	bf00      	nop
}
 8006efa:	3708      	adds	r7, #8
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bd80      	pop	{r7, pc}

08006f00 <CO_CANinit>:
#endif
    return en;
}

/******************************************************************************/
CO_ReturnError_t CO_CANinit(CO_t *co, void *CANptr, uint16_t bitRate) {
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b08a      	sub	sp, #40	@ 0x28
 8006f04:	af04      	add	r7, sp, #16
 8006f06:	60f8      	str	r0, [r7, #12]
 8006f08:	60b9      	str	r1, [r7, #8]
 8006f0a:	4613      	mov	r3, r2
 8006f0c:	80fb      	strh	r3, [r7, #6]
    CO_ReturnError_t err;

    if (co == NULL) return CO_ERROR_ILLEGAL_ARGUMENT;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d102      	bne.n	8006f1a <CO_CANinit+0x1a>
 8006f14:	f04f 33ff 	mov.w	r3, #4294967295
 8006f18:	e01a      	b.n	8006f50 <CO_CANinit+0x50>

    co->CANmodule->CANnormal = false;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	615a      	str	r2, [r3, #20]
    CO_CANsetConfigurationMode(CANptr);
 8006f22:	68b8      	ldr	r0, [r7, #8]
 8006f24:	f000 fe0a 	bl	8007b3c <CO_CANsetConfigurationMode>

    /* CANmodule */
    err = CO_CANmodule_init(co->CANmodule,
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6858      	ldr	r0, [r3, #4]
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	6899      	ldr	r1, [r3, #8]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	68db      	ldr	r3, [r3, #12]
 8006f34:	88fa      	ldrh	r2, [r7, #6]
 8006f36:	9202      	str	r2, [sp, #8]
 8006f38:	2208      	movs	r2, #8
 8006f3a:	9201      	str	r2, [sp, #4]
 8006f3c:	9300      	str	r3, [sp, #0]
 8006f3e:	230e      	movs	r3, #14
 8006f40:	460a      	mov	r2, r1
 8006f42:	68b9      	ldr	r1, [r7, #8]
 8006f44:	f000 fe22 	bl	8007b8c <CO_CANmodule_init>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	75fb      	strb	r3, [r7, #23]
                            CO_GET_CO(CNT_ALL_RX_MSGS),
                            co->CANtx,
                            CO_GET_CO(CNT_ALL_TX_MSGS),
                            bitRate);

    return err;
 8006f4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006f50:	4618      	mov	r0, r3
 8006f52:	3718      	adds	r7, #24
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bd80      	pop	{r7, pc}

08006f58 <CO_LSSinit>:
#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
CO_ReturnError_t CO_LSSinit(CO_t *co,
                            CO_LSS_address_t *lssAddress,
                            uint8_t *pendingNodeID,
                            uint16_t *pendingBitRate)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b08c      	sub	sp, #48	@ 0x30
 8006f5c:	af06      	add	r7, sp, #24
 8006f5e:	60f8      	str	r0, [r7, #12]
 8006f60:	60b9      	str	r1, [r7, #8]
 8006f62:	607a      	str	r2, [r7, #4]
 8006f64:	603b      	str	r3, [r7, #0]
    CO_ReturnError_t err;

    if (co == NULL || CO_GET_CNT(LSS_SLV) != 1) {
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d102      	bne.n	8006f72 <CO_LSSinit+0x1a>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8006f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8006f70:	e01a      	b.n	8006fa8 <CO_LSSinit+0x50>
    }

    /* LSSslave */
    err = CO_LSSslave_init(co->LSSslave,
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	68fa      	ldr	r2, [r7, #12]
 8006f7c:	6852      	ldr	r2, [r2, #4]
 8006f7e:	f240 71e4 	movw	r1, #2020	@ 0x7e4
 8006f82:	9105      	str	r1, [sp, #20]
 8006f84:	2107      	movs	r1, #7
 8006f86:	9104      	str	r1, [sp, #16]
 8006f88:	9203      	str	r2, [sp, #12]
 8006f8a:	f240 72e5 	movw	r2, #2021	@ 0x7e5
 8006f8e:	9202      	str	r2, [sp, #8]
 8006f90:	220d      	movs	r2, #13
 8006f92:	9201      	str	r2, [sp, #4]
 8006f94:	9300      	str	r3, [sp, #0]
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	683a      	ldr	r2, [r7, #0]
 8006f9a:	68b9      	ldr	r1, [r7, #8]
 8006f9c:	f7ff fb40 	bl	8006620 <CO_LSSslave_init>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	75fb      	strb	r3, [r7, #23]
                           CO_CAN_ID_LSS_MST,
                           co->CANmodule,
                           CO_GET_CO(TX_IDX_LSS_SLV),
                           CO_CAN_ID_LSS_SLV);

    return err;
 8006fa4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	3718      	adds	r7, #24
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}

08006fb0 <CO_CANopenInit>:
                                uint16_t SDOserverTimeoutTime_ms,
                                uint16_t SDOclientTimeoutTime_ms,
                                bool_t SDOclientBlockTransfer,
                                uint8_t nodeId,
                                uint32_t *errInfo)
{
 8006fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fb2:	b091      	sub	sp, #68	@ 0x44
 8006fb4:	af0a      	add	r7, sp, #40	@ 0x28
 8006fb6:	60f8      	str	r0, [r7, #12]
 8006fb8:	60b9      	str	r1, [r7, #8]
 8006fba:	607a      	str	r2, [r7, #4]
 8006fbc:	603b      	str	r3, [r7, #0]
    (void)SDOclientTimeoutTime_ms; (void)SDOclientBlockTransfer;
    CO_ReturnError_t err;

    if (co == NULL
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d102      	bne.n	8006fca <CO_CANopenInit+0x1a>
        || (CO_GET_CNT(NMT) == 0 && NMT == NULL)
        || (CO_GET_CNT(EM) == 0 && em == NULL)
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8006fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8006fc8:	e134      	b.n	8007234 <CO_CANopenInit+0x284>

    /* alternatives */
    if (CO_GET_CNT(NMT) == 0) {
        co->NMT = NMT;
    }
    if (em == NULL) {
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d102      	bne.n	8006fd6 <CO_CANopenInit+0x26>
        em = co->em;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	69db      	ldr	r3, [r3, #28]
 8006fd4:	607b      	str	r3, [r7, #4]
    }

    /* Verify CANopen Node-ID */
    co->nodeIdUnconfigured = false;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	601a      	str	r2, [r3, #0]
#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
    if (CO_GET_CNT(LSS_SLV) == 1 && nodeId == CO_LSS_NODE_ID_ASSIGNMENT) {
 8006fdc:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8006fe0:	2bff      	cmp	r3, #255	@ 0xff
 8006fe2:	d103      	bne.n	8006fec <CO_CANopenInit+0x3c>
        co->nodeIdUnconfigured = true;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	601a      	str	r2, [r3, #0]
 8006fea:	e00a      	b.n	8007002 <CO_CANopenInit+0x52>
    }
    else
#endif
    if (nodeId < 1 || nodeId > 127) {
 8006fec:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d003      	beq.n	8006ffc <CO_CANopenInit+0x4c>
 8006ff4:	f997 3048 	ldrsb.w	r3, [r7, #72]	@ 0x48
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	da02      	bge.n	8007002 <CO_CANopenInit+0x52>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8006ffc:	f04f 33ff 	mov.w	r3, #4294967295
 8007000:	e118      	b.n	8007234 <CO_CANopenInit+0x284>
    }

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE
    if (CO_GET_CNT(LEDS) == 1) {
        err = CO_LEDs_init(co->LEDs);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007006:	4618      	mov	r0, r3
 8007008:	f7fe ffe2 	bl	8005fd0 <CO_LEDs_init>
 800700c:	4603      	mov	r3, r0
 800700e:	747b      	strb	r3, [r7, #17]
        if (err) return err;
 8007010:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d002      	beq.n	800701e <CO_CANopenInit+0x6e>
 8007018:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800701c:	e10a      	b.n	8007234 <CO_CANopenInit+0x284>
    }
#endif

    /* CANopen Node ID is unconfigured, stop initialization here */
    if (co->nodeIdUnconfigured) {
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d002      	beq.n	800702c <CO_CANopenInit+0x7c>
        return CO_ERROR_NODE_ID_UNCONFIGURED_LSS;
 8007026:	f06f 0312 	mvn.w	r3, #18
 800702a:	e103      	b.n	8007234 <CO_CANopenInit+0x284>
    }

    /* Emergency */
    if (CO_GET_CNT(EM) == 1) {
        err = CO_EM_init(co->em,
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	69d8      	ldr	r0, [r3, #28]
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	685c      	ldr	r4, [r3, #4]
                         co->CANmodule,
                         OD_GET(H1001, OD_H1001_ERR_REG),
 8007034:	4b81      	ldr	r3, [pc, #516]	@ (800723c <CO_CANopenInit+0x28c>)
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	f103 050c 	add.w	r5, r3, #12
        err = CO_EM_init(co->em,
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	6a1e      	ldr	r6, [r3, #32]
 #if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
                         co->em_fifo,
                         (CO_GET_CNT(ARR_1003) + 1),
 #endif
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
                         OD_GET(H1014, OD_H1014_COBID_EMERGENCY),
 8007042:	4b7e      	ldr	r3, [pc, #504]	@ (800723c <CO_CANopenInit+0x28c>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	685b      	ldr	r3, [r3, #4]
        err = CO_EM_init(co->em,
 8007048:	336c      	adds	r3, #108	@ 0x6c
  #if (CO_CONFIG_EM) & CO_CONFIG_EM_PROD_INHIBIT
                         OD_GET(H1015, OD_H1015_INHIBIT_TIME_EMCY),
  #endif
 #endif
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_HISTORY
                         OD_GET(H1003, OD_H1003_PREDEF_ERR_FIELD),
 800704a:	4a7c      	ldr	r2, [pc, #496]	@ (800723c <CO_CANopenInit+0x28c>)
 800704c:	6812      	ldr	r2, [r2, #0]
 800704e:	6852      	ldr	r2, [r2, #4]
        err = CO_EM_init(co->em,
 8007050:	3218      	adds	r2, #24
 8007052:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8007054:	9105      	str	r1, [sp, #20]
 8007056:	f897 1048 	ldrb.w	r1, [r7, #72]	@ 0x48
 800705a:	9104      	str	r1, [sp, #16]
 800705c:	9203      	str	r2, [sp, #12]
 800705e:	2201      	movs	r2, #1
 8007060:	9202      	str	r2, [sp, #8]
 8007062:	9301      	str	r3, [sp, #4]
 8007064:	2311      	movs	r3, #17
 8007066:	9300      	str	r3, [sp, #0]
 8007068:	4633      	mov	r3, r6
 800706a:	462a      	mov	r2, r5
 800706c:	4621      	mov	r1, r4
 800706e:	f7fa f8e1 	bl	8001234 <CO_EM_init>
 8007072:	4603      	mov	r3, r0
 8007074:	747b      	strb	r3, [r7, #17]
                         co->CANmodule,
                         CO_GET_CO(RX_IDX_EM_CONS),
 #endif
                         nodeId,
                         errInfo);
        if (err) return err;
 8007076:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d002      	beq.n	8007084 <CO_CANopenInit+0xd4>
 800707e:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8007082:	e0d7      	b.n	8007234 <CO_CANopenInit+0x284>
    }

    /* NMT_Heartbeat */
    if (CO_GET_CNT(NMT) == 1) {
        err = CO_NMT_init(co->NMT,
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	691c      	ldr	r4, [r3, #16]
                          OD_GET(H1017, OD_H1017_PRODUCER_HB_TIME),
 8007088:	4b6c      	ldr	r3, [pc, #432]	@ (800723c <CO_CANopenInit+0x28c>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	685b      	ldr	r3, [r3, #4]
        err = CO_NMT_init(co->NMT,
 800708e:	f103 0590 	add.w	r5, r3, #144	@ 0x90
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	68fa      	ldr	r2, [r7, #12]
 8007098:	6852      	ldr	r2, [r2, #4]
 800709a:	f897 1048 	ldrb.w	r1, [r7, #72]	@ 0x48
 800709e:	b289      	uxth	r1, r1
 80070a0:	f501 61e0 	add.w	r1, r1, #1792	@ 0x700
 80070a4:	b289      	uxth	r1, r1
 80070a6:	f897 6048 	ldrb.w	r6, [r7, #72]	@ 0x48
 80070aa:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80070ac:	9008      	str	r0, [sp, #32]
 80070ae:	9107      	str	r1, [sp, #28]
 80070b0:	2106      	movs	r1, #6
 80070b2:	9106      	str	r1, [sp, #24]
 80070b4:	9205      	str	r2, [sp, #20]
 80070b6:	2200      	movs	r2, #0
 80070b8:	9204      	str	r2, [sp, #16]
 80070ba:	2200      	movs	r2, #0
 80070bc:	9203      	str	r2, [sp, #12]
 80070be:	9302      	str	r3, [sp, #8]
 80070c0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80070c2:	9301      	str	r3, [sp, #4]
 80070c4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80070c6:	9300      	str	r3, [sp, #0]
 80070c8:	4633      	mov	r3, r6
 80070ca:	687a      	ldr	r2, [r7, #4]
 80070cc:	4629      	mov	r1, r5
 80070ce:	4620      	mov	r0, r4
 80070d0:	f7fa ff40 	bl	8001f54 <CO_NMT_init>
 80070d4:	4603      	mov	r3, r0
 80070d6:	747b      	strb	r3, [r7, #17]
 #endif
                          co->CANmodule,
                          CO_GET_CO(TX_IDX_HB_PROD),
                          CO_CAN_ID_HEARTBEAT + nodeId,
                          errInfo);
        if (err) return err;
 80070d8:	f997 3011 	ldrsb.w	r3, [r7, #17]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d002      	beq.n	80070e6 <CO_CANopenInit+0x136>
 80070e0:	f997 3011 	ldrsb.w	r3, [r7, #17]
 80070e4:	e0a6      	b.n	8007234 <CO_CANopenInit+0x284>
    }

#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_ENABLE
    if (CO_GET_CNT(HB_CONS) == 1) {
        err = CO_HBconsumer_init(co->HBcons,
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	6958      	ldr	r0, [r3, #20]
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	699c      	ldr	r4, [r3, #24]
                                 em,
                                 co->HBconsMonitoredNodes,
                                 CO_GET_CNT(ARR_1016),
                                 OD_GET(H1016, OD_H1016_CONSUMER_HB_TIME),
 80070ee:	4b53      	ldr	r3, [pc, #332]	@ (800723c <CO_CANopenInit+0x28c>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	685b      	ldr	r3, [r3, #4]
        err = CO_HBconsumer_init(co->HBcons,
 80070f4:	3384      	adds	r3, #132	@ 0x84
 80070f6:	68fa      	ldr	r2, [r7, #12]
 80070f8:	6852      	ldr	r2, [r2, #4]
 80070fa:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80070fc:	9103      	str	r1, [sp, #12]
 80070fe:	2105      	movs	r1, #5
 8007100:	9102      	str	r1, [sp, #8]
 8007102:	9201      	str	r2, [sp, #4]
 8007104:	9300      	str	r3, [sp, #0]
 8007106:	2308      	movs	r3, #8
 8007108:	4622      	mov	r2, r4
 800710a:	6879      	ldr	r1, [r7, #4]
 800710c:	f7fa fc26 	bl	800195c <CO_HBconsumer_init>
 8007110:	4603      	mov	r3, r0
 8007112:	747b      	strb	r3, [r7, #17]
                                 co->CANmodule,
                                 CO_GET_CO(RX_IDX_HB_CONS),
                                 errInfo);
        if (err) return err;
 8007114:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d002      	beq.n	8007122 <CO_CANopenInit+0x172>
 800711c:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8007120:	e088      	b.n	8007234 <CO_CANopenInit+0x284>
    }
#endif

    /* SDOserver */
    if (CO_GET_CNT(SDO_SRV) > 0) {
        OD_entry_t *SDOsrvPar = OD_GET(H1200, OD_H1200_SDO_SERVER_1_PARAM);
 8007122:	4b46      	ldr	r3, [pc, #280]	@ (800723c <CO_CANopenInit+0x28c>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	33b4      	adds	r3, #180	@ 0xb4
 800712a:	617b      	str	r3, [r7, #20]
        for (int16_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 800712c:	2300      	movs	r3, #0
 800712e:	827b      	strh	r3, [r7, #18]
 8007130:	e033      	b.n	800719a <CO_CANopenInit+0x1ea>
            err = CO_SDOserver_init(&co->SDOserver[i],
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007136:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800713a:	21a8      	movs	r1, #168	@ 0xa8
 800713c:	fb01 f303 	mul.w	r3, r1, r3
 8007140:	18d6      	adds	r6, r2, r3
 8007142:	697a      	ldr	r2, [r7, #20]
 8007144:	f102 030c 	add.w	r3, r2, #12
 8007148:	617b      	str	r3, [r7, #20]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	8a79      	ldrh	r1, [r7, #18]
 8007150:	3104      	adds	r1, #4
 8007152:	b289      	uxth	r1, r1
 8007154:	68f8      	ldr	r0, [r7, #12]
 8007156:	6840      	ldr	r0, [r0, #4]
 8007158:	8a7c      	ldrh	r4, [r7, #18]
 800715a:	3405      	adds	r4, #5
 800715c:	b2a4      	uxth	r4, r4
 800715e:	f897 c048 	ldrb.w	ip, [r7, #72]	@ 0x48
 8007162:	6cfd      	ldr	r5, [r7, #76]	@ 0x4c
 8007164:	9505      	str	r5, [sp, #20]
 8007166:	9404      	str	r4, [sp, #16]
 8007168:	9003      	str	r0, [sp, #12]
 800716a:	9102      	str	r1, [sp, #8]
 800716c:	9301      	str	r3, [sp, #4]
 800716e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007170:	9300      	str	r3, [sp, #0]
 8007172:	4663      	mov	r3, ip
 8007174:	6839      	ldr	r1, [r7, #0]
 8007176:	4630      	mov	r0, r6
 8007178:	f7fd f95c 	bl	8004434 <CO_SDOserver_init>
 800717c:	4603      	mov	r3, r0
 800717e:	747b      	strb	r3, [r7, #17]
                                    co->CANmodule,
                                    CO_GET_CO(RX_IDX_SDO_SRV) + i,
                                    co->CANmodule,
                                    CO_GET_CO(TX_IDX_SDO_SRV) + i,
                                    errInfo);
            if (err) return err;
 8007180:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d002      	beq.n	800718e <CO_CANopenInit+0x1de>
 8007188:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800718c:	e052      	b.n	8007234 <CO_CANopenInit+0x284>
        for (int16_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 800718e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007192:	b29b      	uxth	r3, r3
 8007194:	3301      	adds	r3, #1
 8007196:	b29b      	uxth	r3, r3
 8007198:	827b      	strh	r3, [r7, #18]
 800719a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	ddc7      	ble.n	8007132 <CO_CANopenInit+0x182>
    }
#endif

#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_ENABLE
    if (CO_GET_CNT(TIME) == 1) {
        err = CO_TIME_init(co->TIME,
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	6a98      	ldr	r0, [r3, #40]	@ 0x28
                           OD_GET(H1012, OD_H1012_COBID_TIME),
 80071a6:	4b25      	ldr	r3, [pc, #148]	@ (800723c <CO_CANopenInit+0x28c>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	685b      	ldr	r3, [r3, #4]
        err = CO_TIME_init(co->TIME,
 80071ac:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	685a      	ldr	r2, [r3, #4]
 80071b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071b6:	9300      	str	r3, [sp, #0]
 80071b8:	2302      	movs	r3, #2
 80071ba:	f7fe fe13 	bl	8005de4 <CO_TIME_init>
 80071be:	4603      	mov	r3, r0
 80071c0:	747b      	strb	r3, [r7, #17]
#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_PRODUCER
                           co->CANmodule,
                           CO_GET_CO(TX_IDX_TIME),
#endif
                           errInfo);
        if (err) return err;
 80071c2:	f997 3011 	ldrsb.w	r3, [r7, #17]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d002      	beq.n	80071d0 <CO_CANopenInit+0x220>
 80071ca:	f997 3011 	ldrsb.w	r3, [r7, #17]
 80071ce:	e031      	b.n	8007234 <CO_CANopenInit+0x284>
    }
#endif

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
    if (CO_GET_CNT(SYNC) == 1) {
        err = CO_SYNC_init(co->SYNC,
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	6add      	ldr	r5, [r3, #44]	@ 0x2c
                           em,
                           OD_GET(H1005, OD_H1005_COBID_SYNC),
 80071d4:	4b19      	ldr	r3, [pc, #100]	@ (800723c <CO_CANopenInit+0x28c>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	685b      	ldr	r3, [r3, #4]
        err = CO_SYNC_init(co->SYNC,
 80071da:	f103 0624 	add.w	r6, r3, #36	@ 0x24
                           OD_GET(H1006, OD_H1006_COMM_CYCL_PERIOD),
 80071de:	4b17      	ldr	r3, [pc, #92]	@ (800723c <CO_CANopenInit+0x28c>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	685b      	ldr	r3, [r3, #4]
        err = CO_SYNC_init(co->SYNC,
 80071e4:	f103 0c30 	add.w	ip, r3, #48	@ 0x30
                           OD_GET(H1007, OD_H1007_SYNC_WINDOW_LEN),
 80071e8:	4b14      	ldr	r3, [pc, #80]	@ (800723c <CO_CANopenInit+0x28c>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	685b      	ldr	r3, [r3, #4]
        err = CO_SYNC_init(co->SYNC,
 80071ee:	333c      	adds	r3, #60	@ 0x3c
                           OD_GET(H1019, OD_H1019_SYNC_CNT_OVERFLOW),
 80071f0:	4a12      	ldr	r2, [pc, #72]	@ (800723c <CO_CANopenInit+0x28c>)
 80071f2:	6812      	ldr	r2, [r2, #0]
 80071f4:	6852      	ldr	r2, [r2, #4]
        err = CO_SYNC_init(co->SYNC,
 80071f6:	32a8      	adds	r2, #168	@ 0xa8
 80071f8:	68f9      	ldr	r1, [r7, #12]
 80071fa:	6849      	ldr	r1, [r1, #4]
 80071fc:	68f8      	ldr	r0, [r7, #12]
 80071fe:	6840      	ldr	r0, [r0, #4]
 8007200:	6cfc      	ldr	r4, [r7, #76]	@ 0x4c
 8007202:	9406      	str	r4, [sp, #24]
 8007204:	2400      	movs	r4, #0
 8007206:	9405      	str	r4, [sp, #20]
 8007208:	9004      	str	r0, [sp, #16]
 800720a:	2001      	movs	r0, #1
 800720c:	9003      	str	r0, [sp, #12]
 800720e:	9102      	str	r1, [sp, #8]
 8007210:	9201      	str	r2, [sp, #4]
 8007212:	9300      	str	r3, [sp, #0]
 8007214:	4663      	mov	r3, ip
 8007216:	4632      	mov	r2, r6
 8007218:	6879      	ldr	r1, [r7, #4]
 800721a:	4628      	mov	r0, r5
 800721c:	f7fe fb1a 	bl	8005854 <CO_SYNC_init>
 8007220:	4603      	mov	r3, r0
 8007222:	747b      	strb	r3, [r7, #17]
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
                           co->CANmodule,
                           CO_GET_CO(TX_IDX_SYNC),
#endif
                           errInfo);
        if (err) return err;
 8007224:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d002      	beq.n	8007232 <CO_CANopenInit+0x282>
 800722c:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8007230:	e000      	b.n	8007234 <CO_CANopenInit+0x284>
            if (err) return err;
        }
    }
#endif

    return CO_ERROR_NO;
 8007232:	2300      	movs	r3, #0
}
 8007234:	4618      	mov	r0, r3
 8007236:	371c      	adds	r7, #28
 8007238:	46bd      	mov	sp, r7
 800723a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800723c:	20000284 	.word	0x20000284

08007240 <CO_CANopenInitPDO>:
CO_ReturnError_t CO_CANopenInitPDO(CO_t *co,
                                   CO_EM_t *em,
                                   OD_t *od,
                                   uint8_t nodeId,
                                   uint32_t *errInfo)
{
 8007240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007242:	b093      	sub	sp, #76	@ 0x4c
 8007244:	af06      	add	r7, sp, #24
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	60b9      	str	r1, [r7, #8]
 800724a:	607a      	str	r2, [r7, #4]
 800724c:	70fb      	strb	r3, [r7, #3]
    if (co == NULL) {
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d102      	bne.n	800725a <CO_CANopenInitPDO+0x1a>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8007254:	f04f 33ff 	mov.w	r3, #4294967295
 8007258:	e0c2      	b.n	80073e0 <CO_CANopenInitPDO+0x1a0>
    }
    if (nodeId < 1 || nodeId > 127 || co->nodeIdUnconfigured) {
 800725a:	78fb      	ldrb	r3, [r7, #3]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d007      	beq.n	8007270 <CO_CANopenInitPDO+0x30>
 8007260:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007264:	2b00      	cmp	r3, #0
 8007266:	db03      	blt.n	8007270 <CO_CANopenInitPDO+0x30>
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d009      	beq.n	8007284 <CO_CANopenInitPDO+0x44>
        return (co->nodeIdUnconfigured)
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
               ? CO_ERROR_NODE_ID_UNCONFIGURED_LSS : CO_ERROR_ILLEGAL_ARGUMENT;
 8007274:	2b00      	cmp	r3, #0
 8007276:	d002      	beq.n	800727e <CO_CANopenInitPDO+0x3e>
 8007278:	f06f 0312 	mvn.w	r3, #18
 800727c:	e0b0      	b.n	80073e0 <CO_CANopenInitPDO+0x1a0>
 800727e:	f04f 33ff 	mov.w	r3, #4294967295
 8007282:	e0ad      	b.n	80073e0 <CO_CANopenInitPDO+0x1a0>
    }

#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
    if (CO_GET_CNT(RPDO) > 0) {
        OD_entry_t *RPDOcomm = OD_GET(H1400, OD_H1400_RXPDO_1_PARAM);
 8007284:	4b58      	ldr	r3, [pc, #352]	@ (80073e8 <CO_CANopenInitPDO+0x1a8>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	33cc      	adds	r3, #204	@ 0xcc
 800728c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        OD_entry_t *RPDOmap = OD_GET(H1600, OD_H1600_RXPDO_1_MAPPING);
 800728e:	4b56      	ldr	r3, [pc, #344]	@ (80073e8 <CO_CANopenInitPDO+0x1a8>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	685b      	ldr	r3, [r3, #4]
 8007294:	33d8      	adds	r3, #216	@ 0xd8
 8007296:	62bb      	str	r3, [r7, #40]	@ 0x28
        for (int16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 8007298:	2300      	movs	r3, #0
 800729a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800729c:	e044      	b.n	8007328 <CO_CANopenInitPDO+0xe8>
            CO_ReturnError_t err;
            uint16_t preDefinedCanId = 0;
 800729e:	2300      	movs	r3, #0
 80072a0:	84bb      	strh	r3, [r7, #36]	@ 0x24
            if (i < CO_RPDO_DEFAULT_CANID_COUNT) {
 80072a2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80072a6:	2b03      	cmp	r3, #3
 80072a8:	dc09      	bgt.n	80072be <CO_CANopenInitPDO+0x7e>
#if CO_RPDO_DEFAULT_CANID_COUNT <= 4
                preDefinedCanId = (CO_CAN_ID_RPDO_1 + i * 0x100) + nodeId;
 80072aa:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80072ae:	3302      	adds	r3, #2
 80072b0:	b29b      	uxth	r3, r3
 80072b2:	021b      	lsls	r3, r3, #8
 80072b4:	b29a      	uxth	r2, r3
 80072b6:	78fb      	ldrb	r3, [r7, #3]
 80072b8:	b29b      	uxth	r3, r3
 80072ba:	4413      	add	r3, r2
 80072bc:	84bb      	strh	r3, [r7, #36]	@ 0x24
                uint16_t nodeIdOffset = i / 4;
                preDefinedCanId = (CO_CAN_ID_RPDO_1 + pdoOffset * 0x100)
                                + nodeId + nodeIdOffset;
#endif
            }
            err = CO_RPDO_init(&co->RPDO[i],
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80072c2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80072c6:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 80072ca:	fb01 f303 	mul.w	r3, r1, r3
 80072ce:	18d5      	adds	r5, r2, r3
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6ade      	ldr	r6, [r3, #44]	@ 0x2c
 80072d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072d6:	f103 020c 	add.w	r2, r3, #12
 80072da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80072dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80072de:	f102 010c 	add.w	r1, r2, #12
 80072e2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80072e4:	68f9      	ldr	r1, [r7, #12]
 80072e6:	6849      	ldr	r1, [r1, #4]
 80072e8:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 80072ea:	3003      	adds	r0, #3
 80072ec:	b280      	uxth	r0, r0
 80072ee:	6cbc      	ldr	r4, [r7, #72]	@ 0x48
 80072f0:	9405      	str	r4, [sp, #20]
 80072f2:	9004      	str	r0, [sp, #16]
 80072f4:	9103      	str	r1, [sp, #12]
 80072f6:	9202      	str	r2, [sp, #8]
 80072f8:	9301      	str	r3, [sp, #4]
 80072fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80072fc:	9300      	str	r3, [sp, #0]
 80072fe:	4633      	mov	r3, r6
 8007300:	68ba      	ldr	r2, [r7, #8]
 8007302:	6879      	ldr	r1, [r7, #4]
 8007304:	4628      	mov	r0, r5
 8007306:	f7fb ff6b 	bl	80031e0 <CO_RPDO_init>
 800730a:	4603      	mov	r3, r0
 800730c:	75bb      	strb	r3, [r7, #22]
                               RPDOcomm++,
                               RPDOmap++,
                               co->CANmodule,
                               CO_GET_CO(RX_IDX_RPDO) + i,
                               errInfo);
            if (err) return err;
 800730e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d002      	beq.n	800731c <CO_CANopenInitPDO+0xdc>
 8007316:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800731a:	e061      	b.n	80073e0 <CO_CANopenInitPDO+0x1a0>
        for (int16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 800731c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8007320:	b29b      	uxth	r3, r3
 8007322:	3301      	adds	r3, #1
 8007324:	b29b      	uxth	r3, r3
 8007326:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8007328:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800732c:	2b00      	cmp	r3, #0
 800732e:	ddb6      	ble.n	800729e <CO_CANopenInitPDO+0x5e>
    }
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
    if (CO_GET_CNT(TPDO) > 0) {
        OD_entry_t *TPDOcomm = OD_GET(H1800, OD_H1800_TXPDO_1_PARAM);
 8007330:	4b2d      	ldr	r3, [pc, #180]	@ (80073e8 <CO_CANopenInitPDO+0x1a8>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	33e4      	adds	r3, #228	@ 0xe4
 8007338:	623b      	str	r3, [r7, #32]
        OD_entry_t *TPDOmap = OD_GET(H1A00, OD_H1A00_TXPDO_1_MAPPING);
 800733a:	4b2b      	ldr	r3, [pc, #172]	@ (80073e8 <CO_CANopenInitPDO+0x1a8>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8007344:	61fb      	str	r3, [r7, #28]
        for (int16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 8007346:	2300      	movs	r3, #0
 8007348:	837b      	strh	r3, [r7, #26]
 800734a:	e044      	b.n	80073d6 <CO_CANopenInitPDO+0x196>
            CO_ReturnError_t err;
            uint16_t preDefinedCanId = 0;
 800734c:	2300      	movs	r3, #0
 800734e:	833b      	strh	r3, [r7, #24]
            if (i < CO_TPDO_DEFAULT_CANID_COUNT) {
 8007350:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8007354:	2b03      	cmp	r3, #3
 8007356:	dc09      	bgt.n	800736c <CO_CANopenInitPDO+0x12c>
#if CO_TPDO_DEFAULT_CANID_COUNT <= 4
                preDefinedCanId = (CO_CAN_ID_TPDO_1 + i * 0x100) + nodeId;
 8007358:	8b7b      	ldrh	r3, [r7, #26]
 800735a:	021b      	lsls	r3, r3, #8
 800735c:	b29a      	uxth	r2, r3
 800735e:	78fb      	ldrb	r3, [r7, #3]
 8007360:	b29b      	uxth	r3, r3
 8007362:	4413      	add	r3, r2
 8007364:	b29b      	uxth	r3, r3
 8007366:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800736a:	833b      	strh	r3, [r7, #24]
                uint16_t nodeIdOffset = i / 4;
                preDefinedCanId = (CO_CAN_ID_TPDO_1 + pdoOffset * 0x100)
                                + nodeId + nodeIdOffset;
#endif
            }
            err = CO_TPDO_init(&co->TPDO[i],
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007370:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8007374:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8007378:	fb01 f303 	mul.w	r3, r1, r3
 800737c:	18d5      	adds	r5, r2, r3
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	6ade      	ldr	r6, [r3, #44]	@ 0x2c
 8007382:	6a3b      	ldr	r3, [r7, #32]
 8007384:	f103 020c 	add.w	r2, r3, #12
 8007388:	623a      	str	r2, [r7, #32]
 800738a:	69fa      	ldr	r2, [r7, #28]
 800738c:	f102 010c 	add.w	r1, r2, #12
 8007390:	61f9      	str	r1, [r7, #28]
 8007392:	68f9      	ldr	r1, [r7, #12]
 8007394:	6849      	ldr	r1, [r1, #4]
 8007396:	8b78      	ldrh	r0, [r7, #26]
 8007398:	3002      	adds	r0, #2
 800739a:	b280      	uxth	r0, r0
 800739c:	6cbc      	ldr	r4, [r7, #72]	@ 0x48
 800739e:	9405      	str	r4, [sp, #20]
 80073a0:	9004      	str	r0, [sp, #16]
 80073a2:	9103      	str	r1, [sp, #12]
 80073a4:	9202      	str	r2, [sp, #8]
 80073a6:	9301      	str	r3, [sp, #4]
 80073a8:	8b3b      	ldrh	r3, [r7, #24]
 80073aa:	9300      	str	r3, [sp, #0]
 80073ac:	4633      	mov	r3, r6
 80073ae:	68ba      	ldr	r2, [r7, #8]
 80073b0:	6879      	ldr	r1, [r7, #4]
 80073b2:	4628      	mov	r0, r5
 80073b4:	f7fc fae0 	bl	8003978 <CO_TPDO_init>
 80073b8:	4603      	mov	r3, r0
 80073ba:	75fb      	strb	r3, [r7, #23]
                               TPDOcomm++,
                               TPDOmap++,
                               co->CANmodule,
                               CO_GET_CO(TX_IDX_TPDO) + i,
                               errInfo);
            if (err) return err;
 80073bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d002      	beq.n	80073ca <CO_CANopenInitPDO+0x18a>
 80073c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80073c8:	e00a      	b.n	80073e0 <CO_CANopenInitPDO+0x1a0>
        for (int16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 80073ca:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80073ce:	b29b      	uxth	r3, r3
 80073d0:	3301      	adds	r3, #1
 80073d2:	b29b      	uxth	r3, r3
 80073d4:	837b      	strh	r3, [r7, #26]
 80073d6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80073da:	2b02      	cmp	r3, #2
 80073dc:	ddb6      	ble.n	800734c <CO_CANopenInitPDO+0x10c>
        }
    }
#endif

    return CO_ERROR_NO;
 80073de:	2300      	movs	r3, #0
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3734      	adds	r7, #52	@ 0x34
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073e8:	20000284 	.word	0x20000284

080073ec <CO_process>:
/******************************************************************************/
CO_NMT_reset_cmd_t CO_process(CO_t *co,
                              bool_t enableGateway,
                              uint32_t timeDifference_us,
                              uint32_t *timerNext_us)
{
 80073ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073ee:	b097      	sub	sp, #92	@ 0x5c
 80073f0:	af08      	add	r7, sp, #32
 80073f2:	61f8      	str	r0, [r7, #28]
 80073f4:	61b9      	str	r1, [r7, #24]
 80073f6:	617a      	str	r2, [r7, #20]
 80073f8:	613b      	str	r3, [r7, #16]
    (void) enableGateway; /* may be unused */
    CO_NMT_reset_cmd_t reset = CO_RESET_NOT;
 80073fa:	2300      	movs	r3, #0
 80073fc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    CO_NMT_internalState_t NMTstate = CO_NMT_getInternalState(co->NMT);
 8007400:	69fb      	ldr	r3, [r7, #28]
 8007402:	691b      	ldr	r3, [r3, #16]
 8007404:	4618      	mov	r0, r3
 8007406:	f7ff fbd2 	bl	8006bae <CO_NMT_getInternalState>
 800740a:	4603      	mov	r3, r0
 800740c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    bool_t NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8007410:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
                                    || NMTstate == CO_NMT_OPERATIONAL);
 8007414:	2b7f      	cmp	r3, #127	@ 0x7f
 8007416:	d003      	beq.n	8007420 <CO_process+0x34>
 8007418:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800741c:	2b05      	cmp	r3, #5
 800741e:	d101      	bne.n	8007424 <CO_process+0x38>
 8007420:	2301      	movs	r3, #1
 8007422:	e000      	b.n	8007426 <CO_process+0x3a>
 8007424:	2300      	movs	r3, #0
    bool_t NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8007426:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* CAN module */
    CO_CANmodule_process(co->CANmodule);
 8007428:	69fb      	ldr	r3, [r7, #28]
 800742a:	685b      	ldr	r3, [r3, #4]
 800742c:	4618      	mov	r0, r3
 800742e:	f000 fe18 	bl	8008062 <CO_CANmodule_process>

#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
    if (CO_GET_CNT(LSS_SLV) == 1) {
        if (CO_LSSslave_process(co->LSSslave)) {
 8007432:	69fb      	ldr	r3, [r7, #28]
 8007434:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007436:	4618      	mov	r0, r3
 8007438:	f7ff f968 	bl	800670c <CO_LSSslave_process>
 800743c:	4603      	mov	r3, r0
 800743e:	2b00      	cmp	r3, #0
 8007440:	d002      	beq.n	8007448 <CO_process+0x5c>
            reset = CO_RESET_COMM;
 8007442:	2301      	movs	r3, #1
 8007444:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }
#endif

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE
    bool_t unc = co->nodeIdUnconfigured;
 8007448:	69fb      	ldr	r3, [r7, #28]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	627b      	str	r3, [r7, #36]	@ 0x24
    uint16_t CANerrorStatus = co->CANmodule->CANerrorStatus;
 800744e:	69fb      	ldr	r3, [r7, #28]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	8a5b      	ldrh	r3, [r3, #18]
 8007454:	847b      	strh	r3, [r7, #34]	@ 0x22
    bool_t LSSslave_configuration = false;
 8007456:	2300      	movs	r3, #0
 8007458:	633b      	str	r3, [r7, #48]	@ 0x30
 #if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
    if (CO_GET_CNT(LSS_SLV) == 1
        && CO_LSSslave_getState(co->LSSslave) == CO_LSS_STATE_CONFIGURATION
 800745a:	69fb      	ldr	r3, [r7, #28]
 800745c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800745e:	4618      	mov	r0, r3
 8007460:	f7ff fbb7 	bl	8006bd2 <CO_LSSslave_getState>
 8007464:	4603      	mov	r3, r0
    if (CO_GET_CNT(LSS_SLV) == 1
 8007466:	2b01      	cmp	r3, #1
 8007468:	d101      	bne.n	800746e <CO_process+0x82>
    ) {
        LSSslave_configuration = true;
 800746a:	2301      	movs	r3, #1
 800746c:	633b      	str	r3, [r7, #48]	@ 0x30
 #ifndef CO_STATUS_FIRMWARE_DOWNLOAD_IN_PROGRESS
  #define CO_STATUS_FIRMWARE_DOWNLOAD_IN_PROGRESS 0
 #endif

    if (CO_GET_CNT(LEDS) == 1) {
        CO_LEDs_process(co->LEDs,
 800746e:	69fb      	ldr	r3, [r7, #28]
 8007470:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
 8007472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007474:	2b00      	cmp	r3, #0
 8007476:	d102      	bne.n	800747e <CO_process+0x92>
 8007478:	f997 4021 	ldrsb.w	r4, [r7, #33]	@ 0x21
 800747c:	e000      	b.n	8007480 <CO_process+0x94>
 800747e:	2400      	movs	r4, #0
            timeDifference_us,
            unc ? CO_NMT_INITIALIZING : NMTstate,
            LSSslave_configuration,
            (CANerrorStatus & CO_CAN_ERRTX_BUS_OFF) != 0,
 8007480:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007482:	f003 0304 	and.w	r3, r3, #4
        CO_LEDs_process(co->LEDs,
 8007486:	2b00      	cmp	r3, #0
 8007488:	bf14      	ite	ne
 800748a:	2301      	movne	r3, #1
 800748c:	2300      	moveq	r3, #0
 800748e:	b2db      	uxtb	r3, r3
 8007490:	60fb      	str	r3, [r7, #12]
            (CANerrorStatus & CO_CAN_ERR_WARN_PASSIVE) != 0,
 8007492:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8007494:	f240 3303 	movw	r3, #771	@ 0x303
 8007498:	4013      	ands	r3, r2
        CO_LEDs_process(co->LEDs,
 800749a:	2b00      	cmp	r3, #0
 800749c:	bf14      	ite	ne
 800749e:	2301      	movne	r3, #1
 80074a0:	2300      	moveq	r3, #0
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	60bb      	str	r3, [r7, #8]
 80074a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d107      	bne.n	80074bc <CO_process+0xd0>
            0, /* RPDO event timer timeout */
            unc ? false : CO_isError(co->em, CO_EM_SYNC_TIME_OUT),
 80074ac:	69fb      	ldr	r3, [r7, #28]
 80074ae:	69db      	ldr	r3, [r3, #28]
 80074b0:	2118      	movs	r1, #24
 80074b2:	4618      	mov	r0, r3
 80074b4:	f7ff fb3e 	bl	8006b34 <CO_isError>
 80074b8:	4605      	mov	r5, r0
 80074ba:	e000      	b.n	80074be <CO_process+0xd2>
        CO_LEDs_process(co->LEDs,
 80074bc:	2500      	movs	r5, #0
            unc ? false : (CO_isError(co->em, CO_EM_HEARTBEAT_CONSUMER)
 80074be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d113      	bne.n	80074ec <CO_process+0x100>
 80074c4:	69fb      	ldr	r3, [r7, #28]
 80074c6:	69db      	ldr	r3, [r3, #28]
 80074c8:	211b      	movs	r1, #27
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7ff fb32 	bl	8006b34 <CO_isError>
 80074d0:	4603      	mov	r3, r0
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d108      	bne.n	80074e8 <CO_process+0xfc>
                        || CO_isError(co->em, CO_EM_HB_CONSUMER_REMOTE_RESET)),
 80074d6:	69fb      	ldr	r3, [r7, #28]
 80074d8:	69db      	ldr	r3, [r3, #28]
 80074da:	211c      	movs	r1, #28
 80074dc:	4618      	mov	r0, r3
 80074de:	f7ff fb29 	bl	8006b34 <CO_isError>
 80074e2:	4603      	mov	r3, r0
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d001      	beq.n	80074ec <CO_process+0x100>
            unc ? false : (CO_isError(co->em, CO_EM_HEARTBEAT_CONSUMER)
 80074e8:	2301      	movs	r3, #1
 80074ea:	e000      	b.n	80074ee <CO_process+0x102>
 80074ec:	2300      	movs	r3, #0
        CO_LEDs_process(co->LEDs,
 80074ee:	607b      	str	r3, [r7, #4]
            CO_getErrorRegister(co->em) != 0,
 80074f0:	69fb      	ldr	r3, [r7, #28]
 80074f2:	69db      	ldr	r3, [r3, #28]
 80074f4:	4618      	mov	r0, r3
 80074f6:	f7ff fb44 	bl	8006b82 <CO_getErrorRegister>
 80074fa:	4603      	mov	r3, r0
        CO_LEDs_process(co->LEDs,
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	bf14      	ite	ne
 8007500:	2301      	movne	r3, #1
 8007502:	2300      	moveq	r3, #0
 8007504:	b2db      	uxtb	r3, r3
 8007506:	461a      	mov	r2, r3
 8007508:	693b      	ldr	r3, [r7, #16]
 800750a:	9307      	str	r3, [sp, #28]
 800750c:	2300      	movs	r3, #0
 800750e:	9306      	str	r3, [sp, #24]
 8007510:	9205      	str	r2, [sp, #20]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	9304      	str	r3, [sp, #16]
 8007516:	9503      	str	r5, [sp, #12]
 8007518:	2300      	movs	r3, #0
 800751a:	9302      	str	r3, [sp, #8]
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	9301      	str	r3, [sp, #4]
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	9300      	str	r3, [sp, #0]
 8007524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007526:	4622      	mov	r2, r4
 8007528:	6979      	ldr	r1, [r7, #20]
 800752a:	4630      	mov	r0, r6
 800752c:	f7fe fd68 	bl	8006000 <CO_LEDs_process>
            timerNext_us);
    }
#endif

    /* CANopen Node ID is unconfigured (LSS slave), stop processing here */
    if (co->nodeIdUnconfigured) {
 8007530:	69fb      	ldr	r3, [r7, #28]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d002      	beq.n	800753e <CO_process+0x152>
        return reset;
 8007538:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800753c:	e047      	b.n	80075ce <CO_process+0x1e2>
    }

    /* Emergency */
    if (CO_GET_CNT(EM) == 1) {
        CO_EM_process(co->em,
 800753e:	69fb      	ldr	r3, [r7, #28]
 8007540:	69d8      	ldr	r0, [r3, #28]
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	697a      	ldr	r2, [r7, #20]
 8007546:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007548:	f7f9 ff54 	bl	80013f4 <CO_EM_process>
                      timerNext_us);
    }

    /* NMT_Heartbeat */
    if (CO_GET_CNT(NMT) == 1) {
        reset = CO_NMT_process(co->NMT,
 800754c:	69fb      	ldr	r3, [r7, #28]
 800754e:	6918      	ldr	r0, [r3, #16]
 8007550:	f107 0121 	add.w	r1, r7, #33	@ 0x21
 8007554:	693b      	ldr	r3, [r7, #16]
 8007556:	697a      	ldr	r2, [r7, #20]
 8007558:	f7fa fdba 	bl	80020d0 <CO_NMT_process>
 800755c:	4603      	mov	r3, r0
 800755e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                               &NMTstate,
                               timeDifference_us,
                               timerNext_us);
    }
    NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8007562:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
                             || NMTstate == CO_NMT_OPERATIONAL);
 8007566:	2b7f      	cmp	r3, #127	@ 0x7f
 8007568:	d003      	beq.n	8007572 <CO_process+0x186>
 800756a:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800756e:	2b05      	cmp	r3, #5
 8007570:	d101      	bne.n	8007576 <CO_process+0x18a>
 8007572:	2301      	movs	r3, #1
 8007574:	e000      	b.n	8007578 <CO_process+0x18c>
 8007576:	2300      	movs	r3, #0
    NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8007578:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* SDOserver */
    for (uint8_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 800757a:	2300      	movs	r3, #0
 800757c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007580:	e011      	b.n	80075a6 <CO_process+0x1ba>
        CO_SDOserver_process(&co->SDOserver[i],
 8007582:	69fb      	ldr	r3, [r7, #28]
 8007584:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007586:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800758a:	21a8      	movs	r1, #168	@ 0xa8
 800758c:	fb01 f303 	mul.w	r3, r1, r3
 8007590:	18d0      	adds	r0, r2, r3
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	697a      	ldr	r2, [r7, #20]
 8007596:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007598:	f7fd fa42 	bl	8004a20 <CO_SDOserver_process>
    for (uint8_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 800759c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80075a0:	3301      	adds	r3, #1
 80075a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80075a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d0e9      	beq.n	8007582 <CO_process+0x196>
                             timerNext_us);
    }

#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_ENABLE
    if (CO_GET_CNT(HB_CONS) == 1) {
        CO_HBconsumer_process(co->HBcons,
 80075ae:	69fb      	ldr	r3, [r7, #28]
 80075b0:	6958      	ldr	r0, [r3, #20]
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	697a      	ldr	r2, [r7, #20]
 80075b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80075b8:	f7fa fb14 	bl	8001be4 <CO_HBconsumer_process>
    }
#endif

#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_ENABLE
    if (CO_GET_CNT(TIME) == 1) {
        CO_TIME_process(co->TIME, NMTisPreOrOperational, timeDifference_us);
 80075bc:	69fb      	ldr	r3, [r7, #28]
 80075be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075c0:	697a      	ldr	r2, [r7, #20]
 80075c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80075c4:	4618      	mov	r0, r3
 80075c6:	f7fe fc8d 	bl	8005ee4 <CO_TIME_process>
                        timeDifference_us,
                        timerNext_us);
    }
#endif

    return reset;
 80075ca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	373c      	adds	r7, #60	@ 0x3c
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080075d6 <CO_process_SYNC>:
/******************************************************************************/
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
bool_t CO_process_SYNC(CO_t *co,
                       uint32_t timeDifference_us,
                       uint32_t *timerNext_us)
{
 80075d6:	b580      	push	{r7, lr}
 80075d8:	b088      	sub	sp, #32
 80075da:	af00      	add	r7, sp, #0
 80075dc:	60f8      	str	r0, [r7, #12]
 80075de:	60b9      	str	r1, [r7, #8]
 80075e0:	607a      	str	r2, [r7, #4]
    bool_t syncWas = false;
 80075e2:	2300      	movs	r3, #0
 80075e4:	61fb      	str	r3, [r7, #28]

    if (!co->nodeIdUnconfigured && CO_GET_CNT(SYNC) == 1) {
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d12e      	bne.n	800764c <CO_process_SYNC+0x76>
        CO_NMT_internalState_t NMTstate = CO_NMT_getInternalState(co->NMT);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	691b      	ldr	r3, [r3, #16]
 80075f2:	4618      	mov	r0, r3
 80075f4:	f7ff fadb 	bl	8006bae <CO_NMT_getInternalState>
 80075f8:	4603      	mov	r3, r0
 80075fa:	76fb      	strb	r3, [r7, #27]
        bool_t NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
                                        || NMTstate == CO_NMT_OPERATIONAL);
 80075fc:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8007600:	2b7f      	cmp	r3, #127	@ 0x7f
 8007602:	d003      	beq.n	800760c <CO_process_SYNC+0x36>
 8007604:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8007608:	2b05      	cmp	r3, #5
 800760a:	d101      	bne.n	8007610 <CO_process_SYNC+0x3a>
 800760c:	2301      	movs	r3, #1
 800760e:	e000      	b.n	8007612 <CO_process_SYNC+0x3c>
 8007610:	2300      	movs	r3, #0
        bool_t NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8007612:	617b      	str	r3, [r7, #20]

        CO_SYNC_status_t sync_process = CO_SYNC_process(co->SYNC,
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	68ba      	ldr	r2, [r7, #8]
 800761c:	6979      	ldr	r1, [r7, #20]
 800761e:	f7fe fa41 	bl	8005aa4 <CO_SYNC_process>
 8007622:	4603      	mov	r3, r0
 8007624:	74fb      	strb	r3, [r7, #19]
                                                        NMTisPreOrOperational,
                                                        timeDifference_us,
                                                        timerNext_us);

        switch (sync_process) {
 8007626:	7cfb      	ldrb	r3, [r7, #19]
 8007628:	2b02      	cmp	r3, #2
 800762a:	d008      	beq.n	800763e <CO_process_SYNC+0x68>
 800762c:	2b02      	cmp	r3, #2
 800762e:	dc0d      	bgt.n	800764c <CO_process_SYNC+0x76>
 8007630:	2b00      	cmp	r3, #0
 8007632:	d00a      	beq.n	800764a <CO_process_SYNC+0x74>
 8007634:	2b01      	cmp	r3, #1
 8007636:	d109      	bne.n	800764c <CO_process_SYNC+0x76>
            case CO_SYNC_NONE:
                break;
            case CO_SYNC_RX_TX:
                syncWas = true;
 8007638:	2301      	movs	r3, #1
 800763a:	61fb      	str	r3, [r7, #28]
                break;
 800763c:	e006      	b.n	800764c <CO_process_SYNC+0x76>
            case CO_SYNC_PASSED_WINDOW:
                CO_CANclearPendingSyncPDOs(co->CANmodule);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	4618      	mov	r0, r3
 8007644:	f000 fca7 	bl	8007f96 <CO_CANclearPendingSyncPDOs>
                break;
 8007648:	e000      	b.n	800764c <CO_process_SYNC+0x76>
                break;
 800764a:	bf00      	nop
        }
    }

    return syncWas;
 800764c:	69fb      	ldr	r3, [r7, #28]
}
 800764e:	4618      	mov	r0, r3
 8007650:	3720      	adds	r7, #32
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}

08007656 <CO_process_RPDO>:
#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
void CO_process_RPDO(CO_t *co,
                     bool_t syncWas,
                     uint32_t timeDifference_us,
                     uint32_t *timerNext_us)
{
 8007656:	b580      	push	{r7, lr}
 8007658:	b088      	sub	sp, #32
 800765a:	af02      	add	r7, sp, #8
 800765c:	60f8      	str	r0, [r7, #12]
 800765e:	60b9      	str	r1, [r7, #8]
 8007660:	607a      	str	r2, [r7, #4]
 8007662:	603b      	str	r3, [r7, #0]
    (void) timeDifference_us; (void) timerNext_us;
    if (co->nodeIdUnconfigured) {
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d129      	bne.n	80076c0 <CO_process_RPDO+0x6a>
        return;
    }

    bool_t NMTisOperational =
        CO_NMT_getInternalState(co->NMT) == CO_NMT_OPERATIONAL;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	691b      	ldr	r3, [r3, #16]
 8007670:	4618      	mov	r0, r3
 8007672:	f7ff fa9c 	bl	8006bae <CO_NMT_getInternalState>
 8007676:	4603      	mov	r3, r0
 8007678:	2b05      	cmp	r3, #5
 800767a:	bf0c      	ite	eq
 800767c:	2301      	moveq	r3, #1
 800767e:	2300      	movne	r3, #0
 8007680:	b2db      	uxtb	r3, r3
    bool_t NMTisOperational =
 8007682:	613b      	str	r3, [r7, #16]

    for (int16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 8007684:	2300      	movs	r3, #0
 8007686:	82fb      	strh	r3, [r7, #22]
 8007688:	e015      	b.n	80076b6 <CO_process_RPDO+0x60>
        CO_RPDO_process(&co->RPDO[i],
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800768e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8007692:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 8007696:	fb01 f303 	mul.w	r3, r1, r3
 800769a:	18d0      	adds	r0, r2, r3
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	9300      	str	r3, [sp, #0]
 80076a0:	693b      	ldr	r3, [r7, #16]
 80076a2:	683a      	ldr	r2, [r7, #0]
 80076a4:	6879      	ldr	r1, [r7, #4]
 80076a6:	f7fb fee1 	bl	800346c <CO_RPDO_process>
    for (int16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 80076aa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80076ae:	b29b      	uxth	r3, r3
 80076b0:	3301      	adds	r3, #1
 80076b2:	b29b      	uxth	r3, r3
 80076b4:	82fb      	strh	r3, [r7, #22]
 80076b6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	dde5      	ble.n	800768a <CO_process_RPDO+0x34>
 80076be:	e000      	b.n	80076c2 <CO_process_RPDO+0x6c>
        return;
 80076c0:	bf00      	nop
                        timerNext_us,
#endif
                        NMTisOperational,
                        syncWas);
    }
}
 80076c2:	3718      	adds	r7, #24
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}

080076c8 <CO_process_TPDO>:
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
void CO_process_TPDO(CO_t *co,
                     bool_t syncWas,
                     uint32_t timeDifference_us,
                     uint32_t *timerNext_us)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b088      	sub	sp, #32
 80076cc:	af02      	add	r7, sp, #8
 80076ce:	60f8      	str	r0, [r7, #12]
 80076d0:	60b9      	str	r1, [r7, #8]
 80076d2:	607a      	str	r2, [r7, #4]
 80076d4:	603b      	str	r3, [r7, #0]
    (void) timeDifference_us; (void) timerNext_us;
    if (co->nodeIdUnconfigured) {
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d129      	bne.n	8007732 <CO_process_TPDO+0x6a>
        return;
    }

    bool_t NMTisOperational =
        CO_NMT_getInternalState(co->NMT) == CO_NMT_OPERATIONAL;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	691b      	ldr	r3, [r3, #16]
 80076e2:	4618      	mov	r0, r3
 80076e4:	f7ff fa63 	bl	8006bae <CO_NMT_getInternalState>
 80076e8:	4603      	mov	r3, r0
 80076ea:	2b05      	cmp	r3, #5
 80076ec:	bf0c      	ite	eq
 80076ee:	2301      	moveq	r3, #1
 80076f0:	2300      	movne	r3, #0
 80076f2:	b2db      	uxtb	r3, r3
    bool_t NMTisOperational =
 80076f4:	613b      	str	r3, [r7, #16]

    for (int16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 80076f6:	2300      	movs	r3, #0
 80076f8:	82fb      	strh	r3, [r7, #22]
 80076fa:	e015      	b.n	8007728 <CO_process_TPDO+0x60>
        CO_TPDO_process(&co->TPDO[i],
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007700:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8007704:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8007708:	fb01 f303 	mul.w	r3, r1, r3
 800770c:	18d0      	adds	r0, r2, r3
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	9300      	str	r3, [sp, #0]
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	683a      	ldr	r2, [r7, #0]
 8007716:	6879      	ldr	r1, [r7, #4]
 8007718:	f7fc fb4c 	bl	8003db4 <CO_TPDO_process>
    for (int16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 800771c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8007720:	b29b      	uxth	r3, r3
 8007722:	3301      	adds	r3, #1
 8007724:	b29b      	uxth	r3, r3
 8007726:	82fb      	strh	r3, [r7, #22]
 8007728:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800772c:	2b02      	cmp	r3, #2
 800772e:	dde5      	ble.n	80076fc <CO_process_TPDO+0x34>
 8007730:	e000      	b.n	8007734 <CO_process_TPDO+0x6c>
        return;
 8007732:	bf00      	nop
                        timerNext_us,
#endif
                        NMTisOperational,
                        syncWas);
    }
}
 8007734:	3718      	adds	r7, #24
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
	...

0800773c <canopen_app_init>:
uint32_t time_old, time_current;
CO_ReturnError_t err;

/* This function will basically setup the CANopen node */
int
canopen_app_init(CANopenNodeSTM32* _canopenNodeSTM32) {
 800773c:	b580      	push	{r7, lr}
 800773e:	b084      	sub	sp, #16
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]

    // Keep a copy global reference of canOpenSTM32 Object
    canopenNodeSTM32 = _canopenNodeSTM32;
 8007744:	4a13      	ldr	r2, [pc, #76]	@ (8007794 <canopen_app_init+0x58>)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6013      	str	r3, [r2, #0]
    uint8_t storageEntriesCount = sizeof(storageEntries) / sizeof(storageEntries[0]);
    uint32_t storageInitError = 0;
#endif

    /* Allocate memory */
    CO_config_t* config_ptr = NULL;
 800774a:	2300      	movs	r3, #0
 800774c:	60fb      	str	r3, [r7, #12]
    co_config.CNT_LSS_SLV = 1;
    config_ptr = &co_config;
#endif /* CO_MULTIPLE_OD */

    uint32_t heapMemoryUsed;
    CO = CO_new(config_ptr, &heapMemoryUsed);
 800774e:	f107 0308 	add.w	r3, r7, #8
 8007752:	4619      	mov	r1, r3
 8007754:	68f8      	ldr	r0, [r7, #12]
 8007756:	f7ff fa4d 	bl	8006bf4 <CO_new>
 800775a:	4603      	mov	r3, r0
 800775c:	4a0e      	ldr	r2, [pc, #56]	@ (8007798 <canopen_app_init+0x5c>)
 800775e:	6013      	str	r3, [r2, #0]
    if (CO == NULL) {
 8007760:	4b0d      	ldr	r3, [pc, #52]	@ (8007798 <canopen_app_init+0x5c>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d104      	bne.n	8007772 <canopen_app_init+0x36>
        log_printf("Error: Can't allocate memory\n");
 8007768:	480c      	ldr	r0, [pc, #48]	@ (800779c <canopen_app_init+0x60>)
 800776a:	f00a fcfd 	bl	8012168 <puts>
        return 1;
 800776e:	2301      	movs	r3, #1
 8007770:	e00c      	b.n	800778c <canopen_app_init+0x50>
    } else {
        log_printf("Allocated %u bytes for CANopen objects\n", heapMemoryUsed);
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	4619      	mov	r1, r3
 8007776:	480a      	ldr	r0, [pc, #40]	@ (80077a0 <canopen_app_init+0x64>)
 8007778:	f00a fc8e 	bl	8012098 <iprintf>
    }

    canopenNodeSTM32->canOpenStack = CO;
 800777c:	4b05      	ldr	r3, [pc, #20]	@ (8007794 <canopen_app_init+0x58>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a05      	ldr	r2, [pc, #20]	@ (8007798 <canopen_app_init+0x5c>)
 8007782:	6812      	ldr	r2, [r2, #0]
 8007784:	615a      	str	r2, [r3, #20]
        log_printf("Error: Storage %d\n", storageInitError);
        return 2;
    }
#endif

    canopen_app_resetCommunication();
 8007786:	f000 f80d 	bl	80077a4 <canopen_app_resetCommunication>
    return 0;
 800778a:	2300      	movs	r3, #0
}
 800778c:	4618      	mov	r0, r3
 800778e:	3710      	adds	r7, #16
 8007790:	46bd      	mov	sp, r7
 8007792:	bd80      	pop	{r7, pc}
 8007794:	200004b4 	.word	0x200004b4
 8007798:	200004b8 	.word	0x200004b8
 800779c:	08015168 	.word	0x08015168
 80077a0:	08015188 	.word	0x08015188

080077a4 <canopen_app_resetCommunication>:

int
canopen_app_resetCommunication() {
 80077a4:	b590      	push	{r4, r7, lr}
 80077a6:	b08f      	sub	sp, #60	@ 0x3c
 80077a8:	af08      	add	r7, sp, #32
    /* CANopen communication reset - initialize CANopen objects *******************/
    log_printf("CANopenNode - Reset communication...\n");
 80077aa:	487d      	ldr	r0, [pc, #500]	@ (80079a0 <canopen_app_resetCommunication+0x1fc>)
 80077ac:	f00a fcdc 	bl	8012168 <puts>

    /* Wait rt_thread. */
    CO->CANmodule->CANnormal = false;
 80077b0:	4b7c      	ldr	r3, [pc, #496]	@ (80079a4 <canopen_app_resetCommunication+0x200>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	615a      	str	r2, [r3, #20]

    /* Enter CAN configuration. */
    CO_CANsetConfigurationMode((void*)canopenNodeSTM32);
 80077ba:	4b7b      	ldr	r3, [pc, #492]	@ (80079a8 <canopen_app_resetCommunication+0x204>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	4618      	mov	r0, r3
 80077c0:	f000 f9bc 	bl	8007b3c <CO_CANsetConfigurationMode>
    CO_CANmodule_disable(CO->CANmodule);
 80077c4:	4b77      	ldr	r3, [pc, #476]	@ (80079a4 <canopen_app_resetCommunication+0x200>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	685b      	ldr	r3, [r3, #4]
 80077ca:	4618      	mov	r0, r3
 80077cc:	f000 faa6 	bl	8007d1c <CO_CANmodule_disable>

    /* initialize CANopen */
    err = CO_CANinit(CO, canopenNodeSTM32, 0); // Bitrate for STM32 microcontroller is being set in MXCube Settings
 80077d0:	4b74      	ldr	r3, [pc, #464]	@ (80079a4 <canopen_app_resetCommunication+0x200>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a74      	ldr	r2, [pc, #464]	@ (80079a8 <canopen_app_resetCommunication+0x204>)
 80077d6:	6811      	ldr	r1, [r2, #0]
 80077d8:	2200      	movs	r2, #0
 80077da:	4618      	mov	r0, r3
 80077dc:	f7ff fb90 	bl	8006f00 <CO_CANinit>
 80077e0:	4603      	mov	r3, r0
 80077e2:	461a      	mov	r2, r3
 80077e4:	4b71      	ldr	r3, [pc, #452]	@ (80079ac <canopen_app_resetCommunication+0x208>)
 80077e6:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO) {
 80077e8:	4b70      	ldr	r3, [pc, #448]	@ (80079ac <canopen_app_resetCommunication+0x208>)
 80077ea:	f993 3000 	ldrsb.w	r3, [r3]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d008      	beq.n	8007804 <canopen_app_resetCommunication+0x60>
        log_printf("Error: CAN initialization failed: %d\n", err);
 80077f2:	4b6e      	ldr	r3, [pc, #440]	@ (80079ac <canopen_app_resetCommunication+0x208>)
 80077f4:	f993 3000 	ldrsb.w	r3, [r3]
 80077f8:	4619      	mov	r1, r3
 80077fa:	486d      	ldr	r0, [pc, #436]	@ (80079b0 <canopen_app_resetCommunication+0x20c>)
 80077fc:	f00a fc4c 	bl	8012098 <iprintf>
        return 1;
 8007800:	2301      	movs	r3, #1
 8007802:	e0c8      	b.n	8007996 <canopen_app_resetCommunication+0x1f2>
    }

    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8007804:	4b6b      	ldr	r3, [pc, #428]	@ (80079b4 <canopen_app_resetCommunication+0x210>)
 8007806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007808:	60bb      	str	r3, [r7, #8]
                                                .productCode = OD_PERSIST_COMM.x1018_identity.productCode,
 800780a:	4b6a      	ldr	r3, [pc, #424]	@ (80079b4 <canopen_app_resetCommunication+0x210>)
 800780c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 800780e:	60fb      	str	r3, [r7, #12]
                                                .revisionNumber = OD_PERSIST_COMM.x1018_identity.revisionNumber,
 8007810:	4b68      	ldr	r3, [pc, #416]	@ (80079b4 <canopen_app_resetCommunication+0x210>)
 8007812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8007814:	613b      	str	r3, [r7, #16]
                                                .serialNumber = OD_PERSIST_COMM.x1018_identity.serialNumber}};
 8007816:	4b67      	ldr	r3, [pc, #412]	@ (80079b4 <canopen_app_resetCommunication+0x210>)
 8007818:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 800781a:	617b      	str	r3, [r7, #20]
    err = CO_LSSinit(CO, &lssAddress, &canopenNodeSTM32->desiredNodeID, &canopenNodeSTM32->baudrate);
 800781c:	4b61      	ldr	r3, [pc, #388]	@ (80079a4 <canopen_app_resetCommunication+0x200>)
 800781e:	6818      	ldr	r0, [r3, #0]
 8007820:	4b61      	ldr	r3, [pc, #388]	@ (80079a8 <canopen_app_resetCommunication+0x204>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	461a      	mov	r2, r3
 8007826:	4b60      	ldr	r3, [pc, #384]	@ (80079a8 <canopen_app_resetCommunication+0x204>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	3302      	adds	r3, #2
 800782c:	f107 0108 	add.w	r1, r7, #8
 8007830:	f7ff fb92 	bl	8006f58 <CO_LSSinit>
 8007834:	4603      	mov	r3, r0
 8007836:	461a      	mov	r2, r3
 8007838:	4b5c      	ldr	r3, [pc, #368]	@ (80079ac <canopen_app_resetCommunication+0x208>)
 800783a:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO) {
 800783c:	4b5b      	ldr	r3, [pc, #364]	@ (80079ac <canopen_app_resetCommunication+0x208>)
 800783e:	f993 3000 	ldrsb.w	r3, [r3]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d008      	beq.n	8007858 <canopen_app_resetCommunication+0xb4>
        log_printf("Error: LSS slave initialization failed: %d\n", err);
 8007846:	4b59      	ldr	r3, [pc, #356]	@ (80079ac <canopen_app_resetCommunication+0x208>)
 8007848:	f993 3000 	ldrsb.w	r3, [r3]
 800784c:	4619      	mov	r1, r3
 800784e:	485a      	ldr	r0, [pc, #360]	@ (80079b8 <canopen_app_resetCommunication+0x214>)
 8007850:	f00a fc22 	bl	8012098 <iprintf>
        return 2;
 8007854:	2302      	movs	r3, #2
 8007856:	e09e      	b.n	8007996 <canopen_app_resetCommunication+0x1f2>
    }

    canopenNodeSTM32->activeNodeID = canopenNodeSTM32->desiredNodeID;
 8007858:	4b53      	ldr	r3, [pc, #332]	@ (80079a8 <canopen_app_resetCommunication+0x204>)
 800785a:	681a      	ldr	r2, [r3, #0]
 800785c:	4b52      	ldr	r3, [pc, #328]	@ (80079a8 <canopen_app_resetCommunication+0x204>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	7812      	ldrb	r2, [r2, #0]
 8007862:	705a      	strb	r2, [r3, #1]
    uint32_t errInfo = 0;
 8007864:	2300      	movs	r3, #0
 8007866:	607b      	str	r3, [r7, #4]

    err = CO_CANopenInit(CO,                   /* CANopen object */
 8007868:	4b4e      	ldr	r3, [pc, #312]	@ (80079a4 <canopen_app_resetCommunication+0x200>)
 800786a:	6818      	ldr	r0, [r3, #0]
 800786c:	4b53      	ldr	r3, [pc, #332]	@ (80079bc <canopen_app_resetCommunication+0x218>)
 800786e:	6819      	ldr	r1, [r3, #0]
                         NMT_CONTROL,          /* CO_NMT_control_t */
                         FIRST_HB_TIME,        /* firstHBTime_ms */
                         SDO_SRV_TIMEOUT_TIME, /* SDOserverTimeoutTime_ms */
                         SDO_CLI_TIMEOUT_TIME, /* SDOclientTimeoutTime_ms */
                         SDO_CLI_BLOCK,        /* SDOclientBlockTransfer */
                         canopenNodeSTM32->activeNodeID, &errInfo);
 8007870:	4b4d      	ldr	r3, [pc, #308]	@ (80079a8 <canopen_app_resetCommunication+0x204>)
 8007872:	681b      	ldr	r3, [r3, #0]
    err = CO_CANopenInit(CO,                   /* CANopen object */
 8007874:	785b      	ldrb	r3, [r3, #1]
 8007876:	1d3a      	adds	r2, r7, #4
 8007878:	9207      	str	r2, [sp, #28]
 800787a:	9306      	str	r3, [sp, #24]
 800787c:	2300      	movs	r3, #0
 800787e:	9305      	str	r3, [sp, #20]
 8007880:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8007884:	9304      	str	r3, [sp, #16]
 8007886:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800788a:	9303      	str	r3, [sp, #12]
 800788c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8007890:	9302      	str	r3, [sp, #8]
 8007892:	f242 1311 	movw	r3, #8465	@ 0x2111
 8007896:	9301      	str	r3, [sp, #4]
 8007898:	2300      	movs	r3, #0
 800789a:	9300      	str	r3, [sp, #0]
 800789c:	460b      	mov	r3, r1
 800789e:	2200      	movs	r2, #0
 80078a0:	2100      	movs	r1, #0
 80078a2:	f7ff fb85 	bl	8006fb0 <CO_CANopenInit>
 80078a6:	4603      	mov	r3, r0
 80078a8:	461a      	mov	r2, r3
 80078aa:	4b40      	ldr	r3, [pc, #256]	@ (80079ac <canopen_app_resetCommunication+0x208>)
 80078ac:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO && err != CO_ERROR_NODE_ID_UNCONFIGURED_LSS) {
 80078ae:	4b3f      	ldr	r3, [pc, #252]	@ (80079ac <canopen_app_resetCommunication+0x208>)
 80078b0:	f993 3000 	ldrsb.w	r3, [r3]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d01a      	beq.n	80078ee <canopen_app_resetCommunication+0x14a>
 80078b8:	4b3c      	ldr	r3, [pc, #240]	@ (80079ac <canopen_app_resetCommunication+0x208>)
 80078ba:	f993 3000 	ldrsb.w	r3, [r3]
 80078be:	f113 0f13 	cmn.w	r3, #19
 80078c2:	d014      	beq.n	80078ee <canopen_app_resetCommunication+0x14a>
        if (err == CO_ERROR_OD_PARAMETERS) {
 80078c4:	4b39      	ldr	r3, [pc, #228]	@ (80079ac <canopen_app_resetCommunication+0x208>)
 80078c6:	f993 3000 	ldrsb.w	r3, [r3]
 80078ca:	f113 0f0c 	cmn.w	r3, #12
 80078ce:	d105      	bne.n	80078dc <canopen_app_resetCommunication+0x138>
            log_printf("Error: Object Dictionary entry 0x%X\n", errInfo);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	4619      	mov	r1, r3
 80078d4:	483a      	ldr	r0, [pc, #232]	@ (80079c0 <canopen_app_resetCommunication+0x21c>)
 80078d6:	f00a fbdf 	bl	8012098 <iprintf>
 80078da:	e006      	b.n	80078ea <canopen_app_resetCommunication+0x146>
        } else {
            log_printf("Error: CANopen initialization failed: %d\n", err);
 80078dc:	4b33      	ldr	r3, [pc, #204]	@ (80079ac <canopen_app_resetCommunication+0x208>)
 80078de:	f993 3000 	ldrsb.w	r3, [r3]
 80078e2:	4619      	mov	r1, r3
 80078e4:	4837      	ldr	r0, [pc, #220]	@ (80079c4 <canopen_app_resetCommunication+0x220>)
 80078e6:	f00a fbd7 	bl	8012098 <iprintf>
        }
        return 3;
 80078ea:	2303      	movs	r3, #3
 80078ec:	e053      	b.n	8007996 <canopen_app_resetCommunication+0x1f2>
    }

    err = CO_CANopenInitPDO(CO, CO->em, OD, canopenNodeSTM32->activeNodeID, &errInfo);
 80078ee:	4b2d      	ldr	r3, [pc, #180]	@ (80079a4 <canopen_app_resetCommunication+0x200>)
 80078f0:	6818      	ldr	r0, [r3, #0]
 80078f2:	4b2c      	ldr	r3, [pc, #176]	@ (80079a4 <canopen_app_resetCommunication+0x200>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	69d9      	ldr	r1, [r3, #28]
 80078f8:	4b30      	ldr	r3, [pc, #192]	@ (80079bc <canopen_app_resetCommunication+0x218>)
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	4b2a      	ldr	r3, [pc, #168]	@ (80079a8 <canopen_app_resetCommunication+0x204>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	785c      	ldrb	r4, [r3, #1]
 8007902:	1d3b      	adds	r3, r7, #4
 8007904:	9300      	str	r3, [sp, #0]
 8007906:	4623      	mov	r3, r4
 8007908:	f7ff fc9a 	bl	8007240 <CO_CANopenInitPDO>
 800790c:	4603      	mov	r3, r0
 800790e:	461a      	mov	r2, r3
 8007910:	4b26      	ldr	r3, [pc, #152]	@ (80079ac <canopen_app_resetCommunication+0x208>)
 8007912:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO) {
 8007914:	4b25      	ldr	r3, [pc, #148]	@ (80079ac <canopen_app_resetCommunication+0x208>)
 8007916:	f993 3000 	ldrsb.w	r3, [r3]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d014      	beq.n	8007948 <canopen_app_resetCommunication+0x1a4>
        if (err == CO_ERROR_OD_PARAMETERS) {
 800791e:	4b23      	ldr	r3, [pc, #140]	@ (80079ac <canopen_app_resetCommunication+0x208>)
 8007920:	f993 3000 	ldrsb.w	r3, [r3]
 8007924:	f113 0f0c 	cmn.w	r3, #12
 8007928:	d105      	bne.n	8007936 <canopen_app_resetCommunication+0x192>
            log_printf("Error: Object Dictionary entry 0x%X\n", errInfo);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4619      	mov	r1, r3
 800792e:	4824      	ldr	r0, [pc, #144]	@ (80079c0 <canopen_app_resetCommunication+0x21c>)
 8007930:	f00a fbb2 	bl	8012098 <iprintf>
 8007934:	e006      	b.n	8007944 <canopen_app_resetCommunication+0x1a0>
        } else {
            log_printf("Error: PDO initialization failed: %d\n", err);
 8007936:	4b1d      	ldr	r3, [pc, #116]	@ (80079ac <canopen_app_resetCommunication+0x208>)
 8007938:	f993 3000 	ldrsb.w	r3, [r3]
 800793c:	4619      	mov	r1, r3
 800793e:	4822      	ldr	r0, [pc, #136]	@ (80079c8 <canopen_app_resetCommunication+0x224>)
 8007940:	f00a fbaa 	bl	8012098 <iprintf>
        }
        return 4;
 8007944:	2304      	movs	r3, #4
 8007946:	e026      	b.n	8007996 <canopen_app_resetCommunication+0x1f2>
    }

    /* Configure Timer interrupt function for execution every 1 millisecond */
    HAL_TIM_Base_Start_IT(canopenNodeSTM32->timerHandle); //1ms interrupt
 8007948:	4b17      	ldr	r3, [pc, #92]	@ (80079a8 <canopen_app_resetCommunication+0x204>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	685b      	ldr	r3, [r3, #4]
 800794e:	4618      	mov	r0, r3
 8007950:	f007 fd7a 	bl	800f448 <HAL_TIM_Base_Start_IT>

    /* Configure CAN transmit and receive interrupt */

    /* Configure CANopen callbacks, etc */
    if (!CO->nodeIdUnconfigured) {
 8007954:	4b13      	ldr	r3, [pc, #76]	@ (80079a4 <canopen_app_resetCommunication+0x200>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d002      	beq.n	8007964 <canopen_app_resetCommunication+0x1c0>
        if (storageInitError != 0) {
            CO_errorReport(CO->em, CO_EM_NON_VOLATILE_MEMORY, CO_EMC_HARDWARE, storageInitError);
        }
#endif
    } else {
        log_printf("CANopenNode - Node-id not initialized\n");
 800795e:	481b      	ldr	r0, [pc, #108]	@ (80079cc <canopen_app_resetCommunication+0x228>)
 8007960:	f00a fc02 	bl	8012168 <puts>
    }

    /* start CAN */
    CO_CANsetNormalMode(CO->CANmodule);
 8007964:	4b0f      	ldr	r3, [pc, #60]	@ (80079a4 <canopen_app_resetCommunication+0x200>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	4618      	mov	r0, r3
 800796c:	f000 f8f6 	bl	8007b5c <CO_CANsetNormalMode>

    log_printf("CANopenNode - Running...\n");
 8007970:	4817      	ldr	r0, [pc, #92]	@ (80079d0 <canopen_app_resetCommunication+0x22c>)
 8007972:	f00a fbf9 	bl	8012168 <puts>
    fflush(stdout);
 8007976:	4b17      	ldr	r3, [pc, #92]	@ (80079d4 <canopen_app_resetCommunication+0x230>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	4618      	mov	r0, r3
 800797e:	f00a fab5 	bl	8011eec <fflush>
    time_old = time_current = HAL_GetTick();
 8007982:	f003 fb6d 	bl	800b060 <HAL_GetTick>
 8007986:	4603      	mov	r3, r0
 8007988:	4a13      	ldr	r2, [pc, #76]	@ (80079d8 <canopen_app_resetCommunication+0x234>)
 800798a:	6013      	str	r3, [r2, #0]
 800798c:	4b12      	ldr	r3, [pc, #72]	@ (80079d8 <canopen_app_resetCommunication+0x234>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4a12      	ldr	r2, [pc, #72]	@ (80079dc <canopen_app_resetCommunication+0x238>)
 8007992:	6013      	str	r3, [r2, #0]
    return 0;
 8007994:	2300      	movs	r3, #0
}
 8007996:	4618      	mov	r0, r3
 8007998:	371c      	adds	r7, #28
 800799a:	46bd      	mov	sp, r7
 800799c:	bd90      	pop	{r4, r7, pc}
 800799e:	bf00      	nop
 80079a0:	080151b0 	.word	0x080151b0
 80079a4:	200004b8 	.word	0x200004b8
 80079a8:	200004b4 	.word	0x200004b4
 80079ac:	200004c4 	.word	0x200004c4
 80079b0:	080151d8 	.word	0x080151d8
 80079b4:	20000000 	.word	0x20000000
 80079b8:	08015200 	.word	0x08015200
 80079bc:	20000284 	.word	0x20000284
 80079c0:	0801522c 	.word	0x0801522c
 80079c4:	08015254 	.word	0x08015254
 80079c8:	08015280 	.word	0x08015280
 80079cc:	080152a8 	.word	0x080152a8
 80079d0:	080152d0 	.word	0x080152d0
 80079d4:	200002cc 	.word	0x200002cc
 80079d8:	200004c0 	.word	0x200004c0
 80079dc:	200004bc 	.word	0x200004bc

080079e0 <canopen_app_process>:

void
canopen_app_process() {
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b082      	sub	sp, #8
 80079e4:	af00      	add	r7, sp, #0
    /* loop for normal program execution ******************************************/
    /* get time difference since last function call */
    time_current = HAL_GetTick();
 80079e6:	f003 fb3b 	bl	800b060 <HAL_GetTick>
 80079ea:	4603      	mov	r3, r0
 80079ec:	4a2c      	ldr	r2, [pc, #176]	@ (8007aa0 <canopen_app_process+0xc0>)
 80079ee:	6013      	str	r3, [r2, #0]

    if ((time_current - time_old) > 0) { // Make sure more than 1ms elapsed
 80079f0:	4b2b      	ldr	r3, [pc, #172]	@ (8007aa0 <canopen_app_process+0xc0>)
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	4b2b      	ldr	r3, [pc, #172]	@ (8007aa4 <canopen_app_process+0xc4>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d04c      	beq.n	8007a96 <canopen_app_process+0xb6>
        /* CANopen process */
        CO_NMT_reset_cmd_t reset_status;
        uint32_t timeDifference_us = (time_current - time_old) * 1000;
 80079fc:	4b28      	ldr	r3, [pc, #160]	@ (8007aa0 <canopen_app_process+0xc0>)
 80079fe:	681a      	ldr	r2, [r3, #0]
 8007a00:	4b28      	ldr	r3, [pc, #160]	@ (8007aa4 <canopen_app_process+0xc4>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	1ad3      	subs	r3, r2, r3
 8007a06:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007a0a:	fb02 f303 	mul.w	r3, r2, r3
 8007a0e:	607b      	str	r3, [r7, #4]
        time_old = time_current;
 8007a10:	4b23      	ldr	r3, [pc, #140]	@ (8007aa0 <canopen_app_process+0xc0>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a23      	ldr	r2, [pc, #140]	@ (8007aa4 <canopen_app_process+0xc4>)
 8007a16:	6013      	str	r3, [r2, #0]
        reset_status = CO_process(CO, false, timeDifference_us, NULL);
 8007a18:	4b23      	ldr	r3, [pc, #140]	@ (8007aa8 <canopen_app_process+0xc8>)
 8007a1a:	6818      	ldr	r0, [r3, #0]
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	687a      	ldr	r2, [r7, #4]
 8007a20:	2100      	movs	r1, #0
 8007a22:	f7ff fce3 	bl	80073ec <CO_process>
 8007a26:	4603      	mov	r3, r0
 8007a28:	70fb      	strb	r3, [r7, #3]
        canopenNodeSTM32->outStatusLEDRed = CO_LED_RED(CO->LEDs, CO_LED_CANopen);
 8007a2a:	4b1f      	ldr	r3, [pc, #124]	@ (8007aa8 <canopen_app_process+0xc8>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a30:	7a5a      	ldrb	r2, [r3, #9]
 8007a32:	4b1e      	ldr	r3, [pc, #120]	@ (8007aac <canopen_app_process+0xcc>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	09d2      	lsrs	r2, r2, #7
 8007a38:	b2d2      	uxtb	r2, r2
 8007a3a:	745a      	strb	r2, [r3, #17]
        canopenNodeSTM32->outStatusLEDGreen = CO_LED_GREEN(CO->LEDs, CO_LED_CANopen);
 8007a3c:	4b1a      	ldr	r3, [pc, #104]	@ (8007aa8 <canopen_app_process+0xc8>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a42:	7a9a      	ldrb	r2, [r3, #10]
 8007a44:	4b19      	ldr	r3, [pc, #100]	@ (8007aac <canopen_app_process+0xcc>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	09d2      	lsrs	r2, r2, #7
 8007a4a:	b2d2      	uxtb	r2, r2
 8007a4c:	741a      	strb	r2, [r3, #16]

        if (reset_status == CO_RESET_COMM) {
 8007a4e:	78fb      	ldrb	r3, [r7, #3]
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d118      	bne.n	8007a86 <canopen_app_process+0xa6>
            /* delete objects from memory */
        	HAL_TIM_Base_Stop_IT(canopenNodeSTM32->timerHandle);
 8007a54:	4b15      	ldr	r3, [pc, #84]	@ (8007aac <canopen_app_process+0xcc>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f007 fd64 	bl	800f528 <HAL_TIM_Base_Stop_IT>
            CO_CANsetConfigurationMode((void*)canopenNodeSTM32);
 8007a60:	4b12      	ldr	r3, [pc, #72]	@ (8007aac <canopen_app_process+0xcc>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4618      	mov	r0, r3
 8007a66:	f000 f869 	bl	8007b3c <CO_CANsetConfigurationMode>
            CO_delete(CO);
 8007a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8007aa8 <canopen_app_process+0xc8>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f7ff f9e7 	bl	8006e42 <CO_delete>
            log_printf("CANopenNode Reset Communication request\n");
 8007a74:	480e      	ldr	r0, [pc, #56]	@ (8007ab0 <canopen_app_process+0xd0>)
 8007a76:	f00a fb77 	bl	8012168 <puts>
            canopen_app_init(canopenNodeSTM32); // Reset Communication routine
 8007a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8007aac <canopen_app_process+0xcc>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4618      	mov	r0, r3
 8007a80:	f7ff fe5c 	bl	800773c <canopen_app_init>
        } else if (reset_status == CO_RESET_APP) {
            log_printf("CANopenNode Device Reset\n");
            HAL_NVIC_SystemReset(); // Reset the STM32 Microcontroller
        }
    }
}
 8007a84:	e007      	b.n	8007a96 <canopen_app_process+0xb6>
        } else if (reset_status == CO_RESET_APP) {
 8007a86:	78fb      	ldrb	r3, [r7, #3]
 8007a88:	2b02      	cmp	r3, #2
 8007a8a:	d104      	bne.n	8007a96 <canopen_app_process+0xb6>
            log_printf("CANopenNode Device Reset\n");
 8007a8c:	4809      	ldr	r0, [pc, #36]	@ (8007ab4 <canopen_app_process+0xd4>)
 8007a8e:	f00a fb6b 	bl	8012168 <puts>
            HAL_NVIC_SystemReset(); // Reset the STM32 Microcontroller
 8007a92:	f005 fac4 	bl	800d01e <HAL_NVIC_SystemReset>
}
 8007a96:	bf00      	nop
 8007a98:	3708      	adds	r7, #8
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}
 8007a9e:	bf00      	nop
 8007aa0:	200004c0 	.word	0x200004c0
 8007aa4:	200004bc 	.word	0x200004bc
 8007aa8:	200004b8 	.word	0x200004b8
 8007aac:	200004b4 	.word	0x200004b4
 8007ab0:	080152ec 	.word	0x080152ec
 8007ab4:	08015314 	.word	0x08015314

08007ab8 <canopen_app_interrupt>:

/* Thread function executes in constant intervals, this function can be called from FreeRTOS tasks or Timers ********/
void
canopen_app_interrupt(void) {
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b084      	sub	sp, #16
 8007abc:	af00      	add	r7, sp, #0
    CO_LOCK_OD(CO->CANmodule);
 8007abe:	4b1e      	ldr	r3, [pc, #120]	@ (8007b38 <canopen_app_interrupt+0x80>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	685b      	ldr	r3, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007ac4:	f3ef 8210 	mrs	r2, PRIMASK
 8007ac8:	607a      	str	r2, [r7, #4]
  return(result);
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	635a      	str	r2, [r3, #52]	@ 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8007ace:	b672      	cpsid	i
}
 8007ad0:	bf00      	nop
    if (!CO->nodeIdUnconfigured && CO->CANmodule->CANnormal) {
 8007ad2:	4b19      	ldr	r3, [pc, #100]	@ (8007b38 <canopen_app_interrupt+0x80>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d120      	bne.n	8007b1e <canopen_app_interrupt+0x66>
 8007adc:	4b16      	ldr	r3, [pc, #88]	@ (8007b38 <canopen_app_interrupt+0x80>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	685b      	ldr	r3, [r3, #4]
 8007ae2:	695b      	ldr	r3, [r3, #20]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d01a      	beq.n	8007b1e <canopen_app_interrupt+0x66>
        bool_t syncWas = false;
 8007ae8:	2300      	movs	r3, #0
 8007aea:	60fb      	str	r3, [r7, #12]
        /* get time difference since last function call */
        uint32_t timeDifference_us = 1000; // 1ms second
 8007aec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007af0:	60bb      	str	r3, [r7, #8]

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
        syncWas = CO_process_SYNC(CO, timeDifference_us, NULL);
 8007af2:	4b11      	ldr	r3, [pc, #68]	@ (8007b38 <canopen_app_interrupt+0x80>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	2200      	movs	r2, #0
 8007af8:	68b9      	ldr	r1, [r7, #8]
 8007afa:	4618      	mov	r0, r3
 8007afc:	f7ff fd6b 	bl	80075d6 <CO_process_SYNC>
 8007b00:	60f8      	str	r0, [r7, #12]
#endif
#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
        CO_process_RPDO(CO, syncWas, timeDifference_us, NULL);
 8007b02:	4b0d      	ldr	r3, [pc, #52]	@ (8007b38 <canopen_app_interrupt+0x80>)
 8007b04:	6818      	ldr	r0, [r3, #0]
 8007b06:	2300      	movs	r3, #0
 8007b08:	68ba      	ldr	r2, [r7, #8]
 8007b0a:	68f9      	ldr	r1, [r7, #12]
 8007b0c:	f7ff fda3 	bl	8007656 <CO_process_RPDO>
#endif
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
        CO_process_TPDO(CO, syncWas, timeDifference_us, NULL);
 8007b10:	4b09      	ldr	r3, [pc, #36]	@ (8007b38 <canopen_app_interrupt+0x80>)
 8007b12:	6818      	ldr	r0, [r3, #0]
 8007b14:	2300      	movs	r3, #0
 8007b16:	68ba      	ldr	r2, [r7, #8]
 8007b18:	68f9      	ldr	r1, [r7, #12]
 8007b1a:	f7ff fdd5 	bl	80076c8 <CO_process_TPDO>
#endif

        /* Further I/O or nonblocking application code may go here. */
    }
    CO_UNLOCK_OD(CO->CANmodule);
 8007b1e:	4b06      	ldr	r3, [pc, #24]	@ (8007b38 <canopen_app_interrupt+0x80>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b26:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	f383 8810 	msr	PRIMASK, r3
}
 8007b2e:	bf00      	nop
}
 8007b30:	bf00      	nop
 8007b32:	3710      	adds	r7, #16
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}
 8007b38:	200004b8 	.word	0x200004b8

08007b3c <CO_CANsetConfigurationMode>:
#define CANID_MASK 0x07FF /*!< CAN standard ID mask */
#define FLAG_RTR   0x8000 /*!< RTR flag, part of identifier */

/******************************************************************************/
void
CO_CANsetConfigurationMode(void* CANptr) {
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b082      	sub	sp, #8
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
    /* Put CAN module in configuration mode */
    if (CANptr != NULL) {
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d004      	beq.n	8007b54 <CO_CANsetConfigurationMode+0x18>
#ifdef CO_STM32_FDCAN_Driver
        HAL_FDCAN_Stop(((CANopenNodeSTM32*)CANptr)->CANHandle);
#else
        HAL_CAN_Stop(((CANopenNodeSTM32*)CANptr)->CANHandle);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f004 fcac 	bl	800c4ac <HAL_CAN_Stop>
#endif
    }
}
 8007b54:	bf00      	nop
 8007b56:	3708      	adds	r7, #8
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <CO_CANsetNormalMode>:

/******************************************************************************/
void
CO_CANsetNormalMode(CO_CANmodule_t* CANmodule) {
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b082      	sub	sp, #8
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
    /* Put CAN module in normal mode */
    if (CANmodule->CANptr != NULL) {
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d00b      	beq.n	8007b84 <CO_CANsetNormalMode+0x28>
#ifdef CO_STM32_FDCAN_Driver
        if (HAL_FDCAN_Start(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) == HAL_OK)
#else
        if (HAL_CAN_Start(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) == HAL_OK)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	4618      	mov	r0, r3
 8007b74:	f004 fc56 	bl	800c424 <HAL_CAN_Start>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d102      	bne.n	8007b84 <CO_CANsetNormalMode+0x28>
#endif
        {
            CANmodule->CANnormal = true;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2201      	movs	r2, #1
 8007b82:	615a      	str	r2, [r3, #20]
        }
    }
}
 8007b84:	bf00      	nop
 8007b86:	3708      	adds	r7, #8
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bd80      	pop	{r7, pc}

08007b8c <CO_CANmodule_init>:

/******************************************************************************/
CO_ReturnError_t
CO_CANmodule_init(CO_CANmodule_t* CANmodule, void* CANptr, CO_CANrx_t rxArray[], uint16_t rxSize, CO_CANtx_t txArray[],
                  uint16_t txSize, uint16_t CANbitRate) {
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b090      	sub	sp, #64	@ 0x40
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	60f8      	str	r0, [r7, #12]
 8007b94:	60b9      	str	r1, [r7, #8]
 8007b96:	607a      	str	r2, [r7, #4]
 8007b98:	807b      	strh	r3, [r7, #2]

    /* verify arguments */
    if (CANmodule == NULL || rxArray == NULL || txArray == NULL) {
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d005      	beq.n	8007bac <CO_CANmodule_init+0x20>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d002      	beq.n	8007bac <CO_CANmodule_init+0x20>
 8007ba6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d102      	bne.n	8007bb2 <CO_CANmodule_init+0x26>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8007bac:	f04f 33ff 	mov.w	r3, #4294967295
 8007bb0:	e0ab      	b.n	8007d0a <CO_CANmodule_init+0x17e>
    }

    /* Hold CANModule variable */
    CANmodule->CANptr = CANptr;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	68ba      	ldr	r2, [r7, #8]
 8007bb6:	601a      	str	r2, [r3, #0]

    /* Keep a local copy of CANModule */
    CANModule_local = CANmodule;
 8007bb8:	4a56      	ldr	r2, [pc, #344]	@ (8007d14 <CO_CANmodule_init+0x188>)
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	6013      	str	r3, [r2, #0]

    /* Configure object variables */
    CANmodule->rxArray = rxArray;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	687a      	ldr	r2, [r7, #4]
 8007bc2:	605a      	str	r2, [r3, #4]
    CANmodule->rxSize = rxSize;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	887a      	ldrh	r2, [r7, #2]
 8007bc8:	811a      	strh	r2, [r3, #8]
    CANmodule->txArray = txArray;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007bce:	60da      	str	r2, [r3, #12]
    CANmodule->txSize = txSize;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8007bd6:	821a      	strh	r2, [r3, #16]
    CANmodule->CANerrorStatus = 0;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	825a      	strh	r2, [r3, #18]
    CANmodule->CANnormal = false;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2200      	movs	r2, #0
 8007be2:	615a      	str	r2, [r3, #20]
    CANmodule->useCANrxFilters = false; /* Do not use HW filters */
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	2200      	movs	r2, #0
 8007be8:	619a      	str	r2, [r3, #24]
    CANmodule->bufferInhibitFlag = false;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2200      	movs	r2, #0
 8007bee:	61da      	str	r2, [r3, #28]
    CANmodule->firstCANtxMessage = true;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	621a      	str	r2, [r3, #32]
    CANmodule->CANtxCount = 0U;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	849a      	strh	r2, [r3, #36]	@ 0x24
    CANmodule->errOld = 0U;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset all variables */
    for (uint16_t i = 0U; i < rxSize; i++) {
 8007c02:	2300      	movs	r3, #0
 8007c04:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007c06:	e02b      	b.n	8007c60 <CO_CANmodule_init+0xd4>
        rxArray[i].ident = 0U;
 8007c08:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8007c0a:	4613      	mov	r3, r2
 8007c0c:	005b      	lsls	r3, r3, #1
 8007c0e:	4413      	add	r3, r2
 8007c10:	009b      	lsls	r3, r3, #2
 8007c12:	461a      	mov	r2, r3
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	4413      	add	r3, r2
 8007c18:	2200      	movs	r2, #0
 8007c1a:	801a      	strh	r2, [r3, #0]
        rxArray[i].mask = 0xFFFFU;
 8007c1c:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8007c1e:	4613      	mov	r3, r2
 8007c20:	005b      	lsls	r3, r3, #1
 8007c22:	4413      	add	r3, r2
 8007c24:	009b      	lsls	r3, r3, #2
 8007c26:	461a      	mov	r2, r3
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	4413      	add	r3, r2
 8007c2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007c30:	805a      	strh	r2, [r3, #2]
        rxArray[i].object = NULL;
 8007c32:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8007c34:	4613      	mov	r3, r2
 8007c36:	005b      	lsls	r3, r3, #1
 8007c38:	4413      	add	r3, r2
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	461a      	mov	r2, r3
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	4413      	add	r3, r2
 8007c42:	2200      	movs	r2, #0
 8007c44:	605a      	str	r2, [r3, #4]
        rxArray[i].CANrx_callback = NULL;
 8007c46:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8007c48:	4613      	mov	r3, r2
 8007c4a:	005b      	lsls	r3, r3, #1
 8007c4c:	4413      	add	r3, r2
 8007c4e:	009b      	lsls	r3, r3, #2
 8007c50:	461a      	mov	r2, r3
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	4413      	add	r3, r2
 8007c56:	2200      	movs	r2, #0
 8007c58:	609a      	str	r2, [r3, #8]
    for (uint16_t i = 0U; i < rxSize; i++) {
 8007c5a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007c5c:	3301      	adds	r3, #1
 8007c5e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007c60:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8007c62:	887b      	ldrh	r3, [r7, #2]
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d3cf      	bcc.n	8007c08 <CO_CANmodule_init+0x7c>
    }
    for (uint16_t i = 0U; i < txSize; i++) {
 8007c68:	2300      	movs	r3, #0
 8007c6a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8007c6c:	e00c      	b.n	8007c88 <CO_CANmodule_init+0xfc>
        txArray[i].bufferFull = false;
 8007c6e:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8007c70:	4613      	mov	r3, r2
 8007c72:	005b      	lsls	r3, r3, #1
 8007c74:	4413      	add	r3, r2
 8007c76:	00db      	lsls	r3, r3, #3
 8007c78:	461a      	mov	r2, r3
 8007c7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c7c:	4413      	add	r3, r2
 8007c7e:	2200      	movs	r2, #0
 8007c80:	611a      	str	r2, [r3, #16]
    for (uint16_t i = 0U; i < txSize; i++) {
 8007c82:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007c84:	3301      	adds	r3, #1
 8007c86:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8007c88:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8007c8a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d3ed      	bcc.n	8007c6e <CO_CANmodule_init+0xe2>
    }

    /***************************************/
    /* STM32 related configuration */
    /***************************************/
    ((CANopenNodeSTM32*)CANptr)->HWInitFunction();
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	68db      	ldr	r3, [r3, #12]
 8007c96:	4798      	blx	r3
#else
    CAN_FilterTypeDef FilterConfig;
#if defined(CAN)
    FilterConfig.FilterBank = 0;
#else
    if (((CAN_HandleTypeDef*)((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle)->Instance == CAN1) {
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	689b      	ldr	r3, [r3, #8]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	4a1d      	ldr	r2, [pc, #116]	@ (8007d18 <CO_CANmodule_init+0x18c>)
 8007ca2:	4293      	cmp	r3, r2
 8007ca4:	d102      	bne.n	8007cac <CO_CANmodule_init+0x120>
        FilterConfig.FilterBank = 0;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007caa:	e001      	b.n	8007cb0 <CO_CANmodule_init+0x124>
    } else {
        FilterConfig.FilterBank = 14;
 8007cac:	230e      	movs	r3, #14
 8007cae:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
#endif
    FilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    FilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	633b      	str	r3, [r7, #48]	@ 0x30
    FilterConfig.FilterIdHigh = 0x0;
 8007cb8:	2300      	movs	r3, #0
 8007cba:	617b      	str	r3, [r7, #20]
    FilterConfig.FilterIdLow = 0x0;
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	61bb      	str	r3, [r7, #24]
    FilterConfig.FilterMaskIdHigh = 0x0;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	61fb      	str	r3, [r7, #28]
    FilterConfig.FilterMaskIdLow = 0x0;
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	623b      	str	r3, [r7, #32]
    FilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8007cc8:	2300      	movs	r3, #0
 8007cca:	627b      	str	r3, [r7, #36]	@ 0x24

    FilterConfig.FilterActivation = ENABLE;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	637b      	str	r3, [r7, #52]	@ 0x34
    FilterConfig.SlaveStartFilterBank = 14;
 8007cd0:	230e      	movs	r3, #14
 8007cd2:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_CAN_ConfigFilter(((CANopenNodeSTM32*)CANptr)->CANHandle, &FilterConfig) != HAL_OK) {
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	f107 0214 	add.w	r2, r7, #20
 8007cdc:	4611      	mov	r1, r2
 8007cde:	4618      	mov	r0, r3
 8007ce0:	f004 fac0 	bl	800c264 <HAL_CAN_ConfigFilter>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d002      	beq.n	8007cf0 <CO_CANmodule_init+0x164>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8007cea:	f04f 33ff 	mov.w	r3, #4294967295
 8007cee:	e00c      	b.n	8007d0a <CO_CANmodule_init+0x17e>
                                       0xFFFFFFFF)
        != HAL_OK) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
    }
#else
    if (HAL_CAN_ActivateNotification(((CANopenNodeSTM32*)CANptr)->CANHandle, CAN_IT_RX_FIFO0_MSG_PENDING
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	2113      	movs	r1, #19
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f004 fe48 	bl	800c98c <HAL_CAN_ActivateNotification>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d002      	beq.n	8007d08 <CO_CANmodule_init+0x17c>
                                                                                 | CAN_IT_RX_FIFO1_MSG_PENDING
                                                                                 | CAN_IT_TX_MAILBOX_EMPTY)
        != HAL_OK) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8007d02:	f04f 33ff 	mov.w	r3, #4294967295
 8007d06:	e000      	b.n	8007d0a <CO_CANmodule_init+0x17e>
    }
#endif

    return CO_ERROR_NO;
 8007d08:	2300      	movs	r3, #0
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3740      	adds	r7, #64	@ 0x40
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}
 8007d12:	bf00      	nop
 8007d14:	200004c8 	.word	0x200004c8
 8007d18:	40006400 	.word	0x40006400

08007d1c <CO_CANmodule_disable>:

/******************************************************************************/
void
CO_CANmodule_disable(CO_CANmodule_t* CANmodule) {
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b082      	sub	sp, #8
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
    if (CANmodule != NULL && CANmodule->CANptr != NULL) {
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d009      	beq.n	8007d3e <CO_CANmodule_disable+0x22>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d005      	beq.n	8007d3e <CO_CANmodule_disable+0x22>
#ifdef CO_STM32_FDCAN_Driver
        HAL_FDCAN_Stop(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle);

#else
        HAL_CAN_Stop(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	689b      	ldr	r3, [r3, #8]
 8007d38:	4618      	mov	r0, r3
 8007d3a:	f004 fbb7 	bl	800c4ac <HAL_CAN_Stop>
#endif
    }
}
 8007d3e:	bf00      	nop
 8007d40:	3708      	adds	r7, #8
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}
	...

08007d48 <CO_CANrxBufferInit>:

/******************************************************************************/
CO_ReturnError_t
CO_CANrxBufferInit(CO_CANmodule_t* CANmodule, uint16_t index, uint16_t ident, uint16_t mask, bool_t rtr, void* object,
                   void (*CANrx_callback)(void* object, void* message)) {
 8007d48:	b480      	push	{r7}
 8007d4a:	b087      	sub	sp, #28
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	60f8      	str	r0, [r7, #12]
 8007d50:	4608      	mov	r0, r1
 8007d52:	4611      	mov	r1, r2
 8007d54:	461a      	mov	r2, r3
 8007d56:	4603      	mov	r3, r0
 8007d58:	817b      	strh	r3, [r7, #10]
 8007d5a:	460b      	mov	r3, r1
 8007d5c:	813b      	strh	r3, [r7, #8]
 8007d5e:	4613      	mov	r3, r2
 8007d60:	80fb      	strh	r3, [r7, #6]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8007d62:	2300      	movs	r3, #0
 8007d64:	75fb      	strb	r3, [r7, #23]

    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d03c      	beq.n	8007de6 <CO_CANrxBufferInit+0x9e>
 8007d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d039      	beq.n	8007de6 <CO_CANrxBufferInit+0x9e>
 8007d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d036      	beq.n	8007de6 <CO_CANrxBufferInit+0x9e>
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	891b      	ldrh	r3, [r3, #8]
 8007d7c:	897a      	ldrh	r2, [r7, #10]
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	d231      	bcs.n	8007de6 <CO_CANrxBufferInit+0x9e>
        CO_CANrx_t* buffer = &CANmodule->rxArray[index];
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	6859      	ldr	r1, [r3, #4]
 8007d86:	897a      	ldrh	r2, [r7, #10]
 8007d88:	4613      	mov	r3, r2
 8007d8a:	005b      	lsls	r3, r3, #1
 8007d8c:	4413      	add	r3, r2
 8007d8e:	009b      	lsls	r3, r3, #2
 8007d90:	440b      	add	r3, r1
 8007d92:	613b      	str	r3, [r7, #16]

        /* Configure object variables */
        buffer->object = object;
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d98:	605a      	str	r2, [r3, #4]
        buffer->CANrx_callback = CANrx_callback;
 8007d9a:	693b      	ldr	r3, [r7, #16]
 8007d9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d9e:	609a      	str	r2, [r3, #8]
        /*
         * Configure global identifier, including RTR bit
         *
         * This is later used for RX operation match case
         */
        buffer->ident = (ident & CANID_MASK) | (rtr ? FLAG_RTR : 0x00);
 8007da0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8007da4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007da8:	b21b      	sxth	r3, r3
 8007daa:	6a3a      	ldr	r2, [r7, #32]
 8007dac:	2a00      	cmp	r2, #0
 8007dae:	d001      	beq.n	8007db4 <CO_CANrxBufferInit+0x6c>
 8007db0:	4a13      	ldr	r2, [pc, #76]	@ (8007e00 <CO_CANrxBufferInit+0xb8>)
 8007db2:	e000      	b.n	8007db6 <CO_CANrxBufferInit+0x6e>
 8007db4:	2200      	movs	r2, #0
 8007db6:	4313      	orrs	r3, r2
 8007db8:	b21b      	sxth	r3, r3
 8007dba:	b29a      	uxth	r2, r3
 8007dbc:	693b      	ldr	r3, [r7, #16]
 8007dbe:	801a      	strh	r2, [r3, #0]
        buffer->mask = (mask & CANID_MASK) | FLAG_RTR;
 8007dc0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007dc4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007dc8:	b21b      	sxth	r3, r3
 8007dca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007dce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007dd2:	b21b      	sxth	r3, r3
 8007dd4:	b29a      	uxth	r2, r3
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	805a      	strh	r2, [r3, #2]

        /* Set CAN hardware module filter and mask. */
        if (CANmodule->useCANrxFilters) {
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	699b      	ldr	r3, [r3, #24]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d004      	beq.n	8007dec <CO_CANrxBufferInit+0xa4>
            __NOP();
 8007de2:	bf00      	nop
    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 8007de4:	e002      	b.n	8007dec <CO_CANrxBufferInit+0xa4>
        }
    } else {
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 8007de6:	23ff      	movs	r3, #255	@ 0xff
 8007de8:	75fb      	strb	r3, [r7, #23]
 8007dea:	e000      	b.n	8007dee <CO_CANrxBufferInit+0xa6>
    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 8007dec:	bf00      	nop
    }

    return ret;
 8007dee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	371c      	adds	r7, #28
 8007df6:	46bd      	mov	sp, r7
 8007df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfc:	4770      	bx	lr
 8007dfe:	bf00      	nop
 8007e00:	ffff8000 	.word	0xffff8000

08007e04 <CO_CANtxBufferInit>:

/******************************************************************************/
CO_CANtx_t*
CO_CANtxBufferInit(CO_CANmodule_t* CANmodule, uint16_t index, uint16_t ident, bool_t rtr, uint8_t noOfBytes,
                   bool_t syncFlag) {
 8007e04:	b480      	push	{r7}
 8007e06:	b087      	sub	sp, #28
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	60f8      	str	r0, [r7, #12]
 8007e0c:	607b      	str	r3, [r7, #4]
 8007e0e:	460b      	mov	r3, r1
 8007e10:	817b      	strh	r3, [r7, #10]
 8007e12:	4613      	mov	r3, r2
 8007e14:	813b      	strh	r3, [r7, #8]
    CO_CANtx_t* buffer = NULL;
 8007e16:	2300      	movs	r3, #0
 8007e18:	617b      	str	r3, [r7, #20]

    if (CANmodule != NULL && index < CANmodule->txSize) {
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d024      	beq.n	8007e6a <CO_CANtxBufferInit+0x66>
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	8a1b      	ldrh	r3, [r3, #16]
 8007e24:	897a      	ldrh	r2, [r7, #10]
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d21f      	bcs.n	8007e6a <CO_CANtxBufferInit+0x66>
        buffer = &CANmodule->txArray[index];
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	68d9      	ldr	r1, [r3, #12]
 8007e2e:	897a      	ldrh	r2, [r7, #10]
 8007e30:	4613      	mov	r3, r2
 8007e32:	005b      	lsls	r3, r3, #1
 8007e34:	4413      	add	r3, r2
 8007e36:	00db      	lsls	r3, r3, #3
 8007e38:	440b      	add	r3, r1
 8007e3a:	617b      	str	r3, [r7, #20]

        /* CAN identifier, DLC and rtr, bit aligned with CAN module transmit buffer */
        buffer->ident = ((uint32_t)ident & CANID_MASK) | ((uint32_t)(rtr ? FLAG_RTR : 0x00));
 8007e3c:	893b      	ldrh	r3, [r7, #8]
 8007e3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007e42:	687a      	ldr	r2, [r7, #4]
 8007e44:	2a00      	cmp	r2, #0
 8007e46:	d002      	beq.n	8007e4e <CO_CANtxBufferInit+0x4a>
 8007e48:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8007e4c:	e000      	b.n	8007e50 <CO_CANtxBufferInit+0x4c>
 8007e4e:	2200      	movs	r2, #0
 8007e50:	431a      	orrs	r2, r3
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	601a      	str	r2, [r3, #0]
        buffer->DLC = noOfBytes;
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	f897 2020 	ldrb.w	r2, [r7, #32]
 8007e5c:	711a      	strb	r2, [r3, #4]
        buffer->bufferFull = false;
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	2200      	movs	r2, #0
 8007e62:	611a      	str	r2, [r3, #16]
        buffer->syncFlag = syncFlag;
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e68:	615a      	str	r2, [r3, #20]
    }
    return buffer;
 8007e6a:	697b      	ldr	r3, [r7, #20]
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	371c      	adds	r7, #28
 8007e70:	46bd      	mov	sp, r7
 8007e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e76:	4770      	bx	lr

08007e78 <prv_send_can_message>:
 *
 * \param[in]       CANmodule: CAN module instance
 * \param[in]       buffer: Pointer to buffer to transmit
 */
static uint8_t
prv_send_can_message(CO_CANmodule_t* CANmodule, CO_CANtx_t* buffer) {
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b084      	sub	sp, #16
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
 8007e80:	6039      	str	r1, [r7, #0]

    uint8_t success = 0;
 8007e82:	2300      	movs	r3, #0
 8007e84:	73fb      	strb	r3, [r7, #15]
            == HAL_OK;
    }
#else
    static CAN_TxHeaderTypeDef tx_hdr;
    /* Check if TX FIFO is ready to accept more messages */
    if (HAL_CAN_GetTxMailboxesFreeLevel(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) > 0) {
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	689b      	ldr	r3, [r3, #8]
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	f004 fc26 	bl	800c6de <HAL_CAN_GetTxMailboxesFreeLevel>
 8007e92:	4603      	mov	r3, r0
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d032      	beq.n	8007efe <prv_send_can_message+0x86>
        /*
    		 * RTR flag is part of identifier value
    		 * hence it needs to be properly decoded
    		 */
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8007e98:	2201      	movs	r2, #1
 8007e9a:	2102      	movs	r1, #2
 8007e9c:	481a      	ldr	r0, [pc, #104]	@ (8007f08 <prv_send_can_message+0x90>)
 8007e9e:	f005 fe65 	bl	800db6c <HAL_GPIO_WritePin>
        tx_hdr.ExtId = 0u;
 8007ea2:	4b1a      	ldr	r3, [pc, #104]	@ (8007f0c <prv_send_can_message+0x94>)
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	605a      	str	r2, [r3, #4]
        tx_hdr.IDE = CAN_ID_STD;
 8007ea8:	4b18      	ldr	r3, [pc, #96]	@ (8007f0c <prv_send_can_message+0x94>)
 8007eaa:	2200      	movs	r2, #0
 8007eac:	609a      	str	r2, [r3, #8]
        tx_hdr.DLC = buffer->DLC;
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	791b      	ldrb	r3, [r3, #4]
 8007eb2:	461a      	mov	r2, r3
 8007eb4:	4b15      	ldr	r3, [pc, #84]	@ (8007f0c <prv_send_can_message+0x94>)
 8007eb6:	611a      	str	r2, [r3, #16]
        tx_hdr.StdId = buffer->ident & CANID_MASK;
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007ec0:	4a12      	ldr	r2, [pc, #72]	@ (8007f0c <prv_send_can_message+0x94>)
 8007ec2:	6013      	str	r3, [r2, #0]
        tx_hdr.RTR = (buffer->ident & FLAG_RTR) ? CAN_RTR_REMOTE : CAN_RTR_DATA;
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	0b9b      	lsrs	r3, r3, #14
 8007eca:	f003 0302 	and.w	r3, r3, #2
 8007ece:	4a0f      	ldr	r2, [pc, #60]	@ (8007f0c <prv_send_can_message+0x94>)
 8007ed0:	60d3      	str	r3, [r2, #12]

        uint32_t TxMailboxNum; // Transmission MailBox number

        /* Now add message to FIFO. Should not fail */
        success = HAL_CAN_AddTxMessage(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle, &tx_hdr, buffer->data,
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	6898      	ldr	r0, [r3, #8]
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	1d5a      	adds	r2, r3, #5
 8007edc:	f107 0308 	add.w	r3, r7, #8
 8007ee0:	490a      	ldr	r1, [pc, #40]	@ (8007f0c <prv_send_can_message+0x94>)
 8007ee2:	f004 fb2c 	bl	800c53e <HAL_CAN_AddTxMessage>
 8007ee6:	4603      	mov	r3, r0
                                       &TxMailboxNum)
                  == HAL_OK;
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	bf0c      	ite	eq
 8007eec:	2301      	moveq	r3, #1
 8007eee:	2300      	movne	r3, #0
 8007ef0:	b2db      	uxtb	r3, r3
        success = HAL_CAN_AddTxMessage(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle, &tx_hdr, buffer->data,
 8007ef2:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	2102      	movs	r1, #2
 8007ef8:	4803      	ldr	r0, [pc, #12]	@ (8007f08 <prv_send_can_message+0x90>)
 8007efa:	f005 fe37 	bl	800db6c <HAL_GPIO_WritePin>
    }
#endif
    return success;
 8007efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3710      	adds	r7, #16
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}
 8007f08:	40020400 	.word	0x40020400
 8007f0c:	200004cc 	.word	0x200004cc

08007f10 <CO_CANsend>:

/******************************************************************************/
CO_ReturnError_t
CO_CANsend(CO_CANmodule_t* CANmodule, CO_CANtx_t* buffer) {
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b086      	sub	sp, #24
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
 8007f18:	6039      	str	r1, [r7, #0]
    CO_ReturnError_t err = CO_ERROR_NO;
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	75fb      	strb	r3, [r7, #23]

    /* Verify overflow */
    if (buffer->bufferFull) {
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	691b      	ldr	r3, [r3, #16]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d00c      	beq.n	8007f40 <CO_CANsend+0x30>
        if (!CANmodule->firstCANtxMessage) {
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6a1b      	ldr	r3, [r3, #32]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d106      	bne.n	8007f3c <CO_CANsend+0x2c>
            /* don't set error, if bootup message is still on buffers */
            CANmodule->CANerrorStatus |= CO_CAN_ERRTX_OVERFLOW;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	8a5b      	ldrh	r3, [r3, #18]
 8007f32:	f043 0308 	orr.w	r3, r3, #8
 8007f36:	b29a      	uxth	r2, r3
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	825a      	strh	r2, [r3, #18]
        }
        err = CO_ERROR_TX_OVERFLOW;
 8007f3c:	23f7      	movs	r3, #247	@ 0xf7
 8007f3e:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007f40:	f3ef 8310 	mrs	r3, PRIMASK
 8007f44:	613b      	str	r3, [r7, #16]
  return(result);
 8007f46:	693a      	ldr	r2, [r7, #16]
    /*
     * Send message to CAN network
     *
     * Lock interrupts for atomic operation
     */
    CO_LOCK_CAN_SEND(CANmodule);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 8007f4c:	b672      	cpsid	i
}
 8007f4e:	bf00      	nop
    if (prv_send_can_message(CANmodule, buffer)) {
 8007f50:	6839      	ldr	r1, [r7, #0]
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f7ff ff90 	bl	8007e78 <prv_send_can_message>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d004      	beq.n	8007f68 <CO_CANsend+0x58>
        CANmodule->bufferInhibitFlag = buffer->syncFlag;
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	695a      	ldr	r2, [r3, #20]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	61da      	str	r2, [r3, #28]
 8007f66:	e009      	b.n	8007f7c <CO_CANsend+0x6c>
    } else {
        buffer->bufferFull = true;
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	611a      	str	r2, [r3, #16]
        CANmodule->CANtxCount++;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007f72:	b29b      	uxth	r3, r3
 8007f74:	3301      	adds	r3, #1
 8007f76:	b29a      	uxth	r2, r3
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	849a      	strh	r2, [r3, #36]	@ 0x24
    }
    CO_UNLOCK_CAN_SEND(CANmodule);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f80:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	f383 8810 	msr	PRIMASK, r3
}
 8007f88:	bf00      	nop

    return err;
 8007f8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	3718      	adds	r7, #24
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}

08007f96 <CO_CANclearPendingSyncPDOs>:

/******************************************************************************/
void
CO_CANclearPendingSyncPDOs(CO_CANmodule_t* CANmodule) {
 8007f96:	b480      	push	{r7}
 8007f98:	b087      	sub	sp, #28
 8007f9a:	af00      	add	r7, sp, #0
 8007f9c:	6078      	str	r0, [r7, #4]
    uint32_t tpdoDeleted = 0U;
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007fa2:	f3ef 8310 	mrs	r3, PRIMASK
 8007fa6:	60fb      	str	r3, [r7, #12]
  return(result);
 8007fa8:	68fa      	ldr	r2, [r7, #12]

    CO_LOCK_CAN_SEND(CANmodule);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	62da      	str	r2, [r3, #44]	@ 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 8007fae:	b672      	cpsid	i
}
 8007fb0:	bf00      	nop
    /* Abort message from CAN module, if there is synchronous TPDO.
     * Take special care with this functionality. */
    if (/*messageIsOnCanBuffer && */ CANmodule->bufferInhibitFlag) {
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	69db      	ldr	r3, [r3, #28]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d004      	beq.n	8007fc4 <CO_CANclearPendingSyncPDOs+0x2e>
        /* clear TXREQ */
        CANmodule->bufferInhibitFlag = false;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	61da      	str	r2, [r3, #28]
        tpdoDeleted = 1U;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	617b      	str	r3, [r7, #20]
    }
    /* delete also pending synchronous TPDOs in TX buffers */
    if (CANmodule->CANtxCount > 0) {
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007fc8:	b29b      	uxth	r3, r3
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d032      	beq.n	8008034 <CO_CANclearPendingSyncPDOs+0x9e>
        for (uint16_t i = CANmodule->txSize; i > 0U; --i) {
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	8a1b      	ldrh	r3, [r3, #16]
 8007fd2:	827b      	strh	r3, [r7, #18]
 8007fd4:	e02b      	b.n	800802e <CO_CANclearPendingSyncPDOs+0x98>
            if (CANmodule->txArray[i].bufferFull) {
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	68d9      	ldr	r1, [r3, #12]
 8007fda:	8a7a      	ldrh	r2, [r7, #18]
 8007fdc:	4613      	mov	r3, r2
 8007fde:	005b      	lsls	r3, r3, #1
 8007fe0:	4413      	add	r3, r2
 8007fe2:	00db      	lsls	r3, r3, #3
 8007fe4:	440b      	add	r3, r1
 8007fe6:	691b      	ldr	r3, [r3, #16]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d01d      	beq.n	8008028 <CO_CANclearPendingSyncPDOs+0x92>
                if (CANmodule->txArray[i].syncFlag) {
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	68d9      	ldr	r1, [r3, #12]
 8007ff0:	8a7a      	ldrh	r2, [r7, #18]
 8007ff2:	4613      	mov	r3, r2
 8007ff4:	005b      	lsls	r3, r3, #1
 8007ff6:	4413      	add	r3, r2
 8007ff8:	00db      	lsls	r3, r3, #3
 8007ffa:	440b      	add	r3, r1
 8007ffc:	695b      	ldr	r3, [r3, #20]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d012      	beq.n	8008028 <CO_CANclearPendingSyncPDOs+0x92>
                    CANmodule->txArray[i].bufferFull = false;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	68d9      	ldr	r1, [r3, #12]
 8008006:	8a7a      	ldrh	r2, [r7, #18]
 8008008:	4613      	mov	r3, r2
 800800a:	005b      	lsls	r3, r3, #1
 800800c:	4413      	add	r3, r2
 800800e:	00db      	lsls	r3, r3, #3
 8008010:	440b      	add	r3, r1
 8008012:	2200      	movs	r2, #0
 8008014:	611a      	str	r2, [r3, #16]
                    CANmodule->CANtxCount--;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800801a:	b29b      	uxth	r3, r3
 800801c:	3b01      	subs	r3, #1
 800801e:	b29a      	uxth	r2, r3
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	849a      	strh	r2, [r3, #36]	@ 0x24
                    tpdoDeleted = 2U;
 8008024:	2302      	movs	r3, #2
 8008026:	617b      	str	r3, [r7, #20]
        for (uint16_t i = CANmodule->txSize; i > 0U; --i) {
 8008028:	8a7b      	ldrh	r3, [r7, #18]
 800802a:	3b01      	subs	r3, #1
 800802c:	827b      	strh	r3, [r7, #18]
 800802e:	8a7b      	ldrh	r3, [r7, #18]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d1d0      	bne.n	8007fd6 <CO_CANclearPendingSyncPDOs+0x40>
                }
            }
        }
    }
    CO_UNLOCK_CAN_SEND(CANmodule);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008038:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	f383 8810 	msr	PRIMASK, r3
}
 8008040:	bf00      	nop
    if (tpdoDeleted) {
 8008042:	697b      	ldr	r3, [r7, #20]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d006      	beq.n	8008056 <CO_CANclearPendingSyncPDOs+0xc0>
        CANmodule->CANerrorStatus |= CO_CAN_ERRTX_PDO_LATE;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	8a5b      	ldrh	r3, [r3, #18]
 800804c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008050:	b29a      	uxth	r2, r3
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	825a      	strh	r2, [r3, #18]
    }
}
 8008056:	bf00      	nop
 8008058:	371c      	adds	r7, #28
 800805a:	46bd      	mov	sp, r7
 800805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008060:	4770      	bx	lr

08008062 <CO_CANmodule_process>:
/* Get error counters from the module. If necessary, function may use
    * different way to determine errors. */
static uint16_t rxErrors = 0, txErrors = 0, overflow = 0;

void
CO_CANmodule_process(CO_CANmodule_t* CANmodule) {
 8008062:	b480      	push	{r7}
 8008064:	b085      	sub	sp, #20
 8008066:	af00      	add	r7, sp, #0
 8008068:	6078      	str	r0, [r7, #4]
    uint32_t err = 0;
 800806a:	2300      	movs	r3, #0
 800806c:	60bb      	str	r3, [r7, #8]

        CANmodule->CANerrorStatus = status;
    }
#else

    err = ((CAN_HandleTypeDef*)((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle)->Instance->ESR
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	689b      	ldr	r3, [r3, #8]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	699b      	ldr	r3, [r3, #24]
 8008078:	f003 0307 	and.w	r3, r3, #7
 800807c:	60bb      	str	r3, [r7, #8]
          & (CAN_ESR_BOFF | CAN_ESR_EPVF | CAN_ESR_EWGF);

    //    uint32_t esrVal = ((CAN_HandleTypeDef*)((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle)->Instance->ESR; Debug purpose
    if (CANmodule->errOld != err) {
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008082:	68ba      	ldr	r2, [r7, #8]
 8008084:	429a      	cmp	r2, r3
 8008086:	d02e      	beq.n	80080e6 <CO_CANmodule_process+0x84>

        uint16_t status = CANmodule->CANerrorStatus;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	8a5b      	ldrh	r3, [r3, #18]
 800808c:	81fb      	strh	r3, [r7, #14]

        CANmodule->errOld = err;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	68ba      	ldr	r2, [r7, #8]
 8008092:	629a      	str	r2, [r3, #40]	@ 0x28

        if (err & CAN_ESR_BOFF) {
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	f003 0304 	and.w	r3, r3, #4
 800809a:	2b00      	cmp	r3, #0
 800809c:	d004      	beq.n	80080a8 <CO_CANmodule_process+0x46>
            status |= CO_CAN_ERRTX_BUS_OFF;
 800809e:	89fb      	ldrh	r3, [r7, #14]
 80080a0:	f043 0304 	orr.w	r3, r3, #4
 80080a4:	81fb      	strh	r3, [r7, #14]
 80080a6:	e01b      	b.n	80080e0 <CO_CANmodule_process+0x7e>
            // In this driver, we assume that auto bus recovery is activated ! so this error will eventually handled automatically.

        } else {
            /* recalculate CANerrorStatus, first clear some flags */
            status &= 0xFFFF
 80080a8:	89fb      	ldrh	r3, [r7, #14]
 80080aa:	f423 7341 	bic.w	r3, r3, #772	@ 0x304
 80080ae:	f023 0303 	bic.w	r3, r3, #3
 80080b2:	81fb      	strh	r3, [r7, #14]
                      ^ (CO_CAN_ERRTX_BUS_OFF | CO_CAN_ERRRX_WARNING | CO_CAN_ERRRX_PASSIVE | CO_CAN_ERRTX_WARNING
                         | CO_CAN_ERRTX_PASSIVE);

            if (err & CAN_ESR_EWGF) {
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	f003 0301 	and.w	r3, r3, #1
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d005      	beq.n	80080ca <CO_CANmodule_process+0x68>
                status |= CO_CAN_ERRRX_WARNING | CO_CAN_ERRTX_WARNING;
 80080be:	89fb      	ldrh	r3, [r7, #14]
 80080c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080c4:	f043 0301 	orr.w	r3, r3, #1
 80080c8:	81fb      	strh	r3, [r7, #14]
            }

            if (err & CAN_ESR_EPVF) {
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	f003 0302 	and.w	r3, r3, #2
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d005      	beq.n	80080e0 <CO_CANmodule_process+0x7e>
                status |= CO_CAN_ERRRX_PASSIVE | CO_CAN_ERRTX_PASSIVE;
 80080d4:	89fb      	ldrh	r3, [r7, #14]
 80080d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80080da:	f043 0302 	orr.w	r3, r3, #2
 80080de:	81fb      	strh	r3, [r7, #14]
            }
        }

        CANmodule->CANerrorStatus = status;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	89fa      	ldrh	r2, [r7, #14]
 80080e4:	825a      	strh	r2, [r3, #18]
    }

#endif
}
 80080e6:	bf00      	nop
 80080e8:	3714      	adds	r7, #20
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr
	...

080080f4 <prv_read_can_received_msg>:
prv_read_can_received_msg(FDCAN_HandleTypeDef* hfdcan, uint32_t fifo, uint32_t fifo_isrs)
#else
static void
prv_read_can_received_msg(CAN_HandleTypeDef* hcan, uint32_t fifo, uint32_t fifo_isrs)
#endif
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b08c      	sub	sp, #48	@ 0x30
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	607a      	str	r2, [r7, #4]

    CO_CANrxMsg_t rcvMsg;
    CO_CANrx_t* buffer = NULL; /* receive message buffer from CO_CANmodule_t object. */
 8008100:	2300      	movs	r3, #0
 8008102:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint16_t index;            /* index of received message */
    uint32_t rcvMsgIdent;      /* identifier of the received message */
    uint8_t messageFound = 0;
 8008104:	2300      	movs	r3, #0
 8008106:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    }
    rcvMsgIdent = rcvMsg.ident;
#else
    static CAN_RxHeaderTypeDef rx_hdr;
    /* Read received message from FIFO */
    if (HAL_CAN_GetRxMessage(hcan, fifo, &rx_hdr, rcvMsg.data) != HAL_OK) {
 800810a:	f107 0314 	add.w	r3, r7, #20
 800810e:	3305      	adds	r3, #5
 8008110:	4a2e      	ldr	r2, [pc, #184]	@ (80081cc <prv_read_can_received_msg+0xd8>)
 8008112:	68b9      	ldr	r1, [r7, #8]
 8008114:	68f8      	ldr	r0, [r7, #12]
 8008116:	f004 fb17 	bl	800c748 <HAL_CAN_GetRxMessage>
 800811a:	4603      	mov	r3, r0
 800811c:	2b00      	cmp	r3, #0
 800811e:	d151      	bne.n	80081c4 <prv_read_can_received_msg+0xd0>
        return;
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
    }
    /* Setup identifier (with RTR) and length */
    rcvMsg.ident = rx_hdr.StdId | (rx_hdr.RTR == CAN_RTR_REMOTE ? FLAG_RTR : 0x00);
 8008120:	4b2a      	ldr	r3, [pc, #168]	@ (80081cc <prv_read_can_received_msg+0xd8>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a29      	ldr	r2, [pc, #164]	@ (80081cc <prv_read_can_received_msg+0xd8>)
 8008126:	68d2      	ldr	r2, [r2, #12]
 8008128:	2a02      	cmp	r2, #2
 800812a:	d102      	bne.n	8008132 <prv_read_can_received_msg+0x3e>
 800812c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8008130:	e000      	b.n	8008134 <prv_read_can_received_msg+0x40>
 8008132:	2200      	movs	r2, #0
 8008134:	4313      	orrs	r3, r2
 8008136:	617b      	str	r3, [r7, #20]
    rcvMsg.dlc = rx_hdr.DLC;
 8008138:	4b24      	ldr	r3, [pc, #144]	@ (80081cc <prv_read_can_received_msg+0xd8>)
 800813a:	691b      	ldr	r3, [r3, #16]
 800813c:	b2db      	uxtb	r3, r3
 800813e:	763b      	strb	r3, [r7, #24]
    rcvMsgIdent = rcvMsg.ident;
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8008144:	2200      	movs	r2, #0
 8008146:	2101      	movs	r1, #1
 8008148:	4821      	ldr	r0, [pc, #132]	@ (80081d0 <prv_read_can_received_msg+0xdc>)
 800814a:	f005 fd0f 	bl	800db6c <HAL_GPIO_WritePin>

    /*
     * Hardware filters are not used for the moment
     * \todo: Implement hardware filters...
     */
    if (CANModule_local->useCANrxFilters) {
 800814e:	4b21      	ldr	r3, [pc, #132]	@ (80081d4 <prv_read_can_received_msg+0xe0>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	699b      	ldr	r3, [r3, #24]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d001      	beq.n	800815c <prv_read_can_received_msg+0x68>
        __BKPT(0);
 8008158:	be00      	bkpt	0x0000
 800815a:	e01f      	b.n	800819c <prv_read_can_received_msg+0xa8>
    } else {
        /*
         * We are not using hardware filters, hence it is necessary
         * to manually match received message ID with all buffers
         */
        buffer = CANModule_local->rxArray;
 800815c:	4b1d      	ldr	r3, [pc, #116]	@ (80081d4 <prv_read_can_received_msg+0xe0>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	685b      	ldr	r3, [r3, #4]
 8008162:	62fb      	str	r3, [r7, #44]	@ 0x2c
        for (index = CANModule_local->rxSize; index > 0U; --index, ++buffer) {
 8008164:	4b1b      	ldr	r3, [pc, #108]	@ (80081d4 <prv_read_can_received_msg+0xe0>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	891b      	ldrh	r3, [r3, #8]
 800816a:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800816c:	e013      	b.n	8008196 <prv_read_can_received_msg+0xa2>
            if (((rcvMsgIdent ^ buffer->ident) & buffer->mask) == 0U) {
 800816e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008170:	881b      	ldrh	r3, [r3, #0]
 8008172:	461a      	mov	r2, r3
 8008174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008176:	4053      	eors	r3, r2
 8008178:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800817a:	8852      	ldrh	r2, [r2, #2]
 800817c:	4013      	ands	r3, r2
 800817e:	2b00      	cmp	r3, #0
 8008180:	d103      	bne.n	800818a <prv_read_can_received_msg+0x96>
                messageFound = 1;
 8008182:	2301      	movs	r3, #1
 8008184:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
                break;
 8008188:	e008      	b.n	800819c <prv_read_can_received_msg+0xa8>
        for (index = CANModule_local->rxSize; index > 0U; --index, ++buffer) {
 800818a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800818c:	3b01      	subs	r3, #1
 800818e:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8008190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008192:	330c      	adds	r3, #12
 8008194:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008196:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008198:	2b00      	cmp	r3, #0
 800819a:	d1e8      	bne.n	800816e <prv_read_can_received_msg+0x7a>
            }
        }
    }

    /* Call specific function, which will process the message */
    if (messageFound && buffer != NULL && buffer->CANrx_callback != NULL) {
 800819c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d010      	beq.n	80081c6 <prv_read_can_received_msg+0xd2>
 80081a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d00d      	beq.n	80081c6 <prv_read_can_received_msg+0xd2>
 80081aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ac:	689b      	ldr	r3, [r3, #8]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d009      	beq.n	80081c6 <prv_read_can_received_msg+0xd2>
        buffer->CANrx_callback(buffer->object, (void*)&rcvMsg);
 80081b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081b4:	689b      	ldr	r3, [r3, #8]
 80081b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081b8:	6852      	ldr	r2, [r2, #4]
 80081ba:	f107 0114 	add.w	r1, r7, #20
 80081be:	4610      	mov	r0, r2
 80081c0:	4798      	blx	r3
 80081c2:	e000      	b.n	80081c6 <prv_read_can_received_msg+0xd2>
        return;
 80081c4:	bf00      	nop
    }
}
 80081c6:	3730      	adds	r7, #48	@ 0x30
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}
 80081cc:	200004e4 	.word	0x200004e4
 80081d0:	40020400 	.word	0x40020400
 80081d4:	200004c8 	.word	0x200004c8

080081d8 <HAL_CAN_RxFifo0MsgPendingCallback>:
 * \brief           Rx FIFO 0 callback.
 * \param[in]       hcan: pointer to an CAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified CAN.
 */
void
HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef* hcan) {
 80081d8:	b580      	push	{r7, lr}
 80081da:	b082      	sub	sp, #8
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
    prv_read_can_received_msg(hcan, CAN_RX_FIFO0, 0);
 80081e0:	2200      	movs	r2, #0
 80081e2:	2100      	movs	r1, #0
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f7ff ff85 	bl	80080f4 <prv_read_can_received_msg>
}
 80081ea:	bf00      	nop
 80081ec:	3708      	adds	r7, #8
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}

080081f2 <HAL_CAN_RxFifo1MsgPendingCallback>:
 * \brief           Rx FIFO 1 callback.
 * \param[in]       hcan: pointer to an CAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified CAN.
 */
void
HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef* hcan) {
 80081f2:	b580      	push	{r7, lr}
 80081f4:	b082      	sub	sp, #8
 80081f6:	af00      	add	r7, sp, #0
 80081f8:	6078      	str	r0, [r7, #4]
    prv_read_can_received_msg(hcan, CAN_RX_FIFO1, 0);
 80081fa:	2200      	movs	r2, #0
 80081fc:	2101      	movs	r1, #1
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f7ff ff78 	bl	80080f4 <prv_read_can_received_msg>
}
 8008204:	bf00      	nop
 8008206:	3708      	adds	r7, #8
 8008208:	46bd      	mov	sp, r7
 800820a:	bd80      	pop	{r7, pc}

0800820c <CO_CANinterrupt_TX>:
 * \param[in]       hcan: pointer to an CAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified CAN.
 * \param[in]       MailboxNumber: the mailbox number that has been transmitted
 */
void
CO_CANinterrupt_TX(CO_CANmodule_t* CANmodule, uint32_t MailboxNumber) {
 800820c:	b580      	push	{r7, lr}
 800820e:	b086      	sub	sp, #24
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
 8008214:	6039      	str	r1, [r7, #0]

    CANmodule->firstCANtxMessage = false;            /* First CAN message (bootup) was sent successfully */
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	621a      	str	r2, [r3, #32]
    CANmodule->bufferInhibitFlag = false;            /* Clear flag from previous message */
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2200      	movs	r2, #0
 8008220:	61da      	str	r2, [r3, #28]
    if (CANmodule->CANtxCount > 0U) {                /* Are there any new messages waiting to be send */
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008226:	b29b      	uxth	r3, r3
 8008228:	2b00      	cmp	r3, #0
 800822a:	d03d      	beq.n	80082a8 <CO_CANinterrupt_TX+0x9c>
        CO_CANtx_t* buffer = &CANmodule->txArray[0]; /* Start with first buffer handle */
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8008232:	f3ef 8310 	mrs	r3, PRIMASK
 8008236:	60fb      	str	r3, [r7, #12]
  return(result);
 8008238:	68fa      	ldr	r2, [r7, #12]
		 * This function is always called from interrupt,
		 * however to make sure no preemption can happen, interrupts are anyway locked
		 * (unless you can guarantee no higher priority interrupt will try to access to CAN instance and send data,
		 *  then no need to lock interrupts..)
		 */
        CO_LOCK_CAN_SEND(CANmodule);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	62da      	str	r2, [r3, #44]	@ 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 800823e:	b672      	cpsid	i
}
 8008240:	bf00      	nop
        for (i = CANmodule->txSize; i > 0U; --i, ++buffer) {
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	8a1b      	ldrh	r3, [r3, #16]
 8008246:	827b      	strh	r3, [r7, #18]
 8008248:	e01e      	b.n	8008288 <CO_CANinterrupt_TX+0x7c>
            /* Try to send message */
            if (buffer->bufferFull) {
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	691b      	ldr	r3, [r3, #16]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d014      	beq.n	800827c <CO_CANinterrupt_TX+0x70>
                if (prv_send_can_message(CANmodule, buffer)) {
 8008252:	6979      	ldr	r1, [r7, #20]
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f7ff fe0f 	bl	8007e78 <prv_send_can_message>
 800825a:	4603      	mov	r3, r0
 800825c:	2b00      	cmp	r3, #0
 800825e:	d00d      	beq.n	800827c <CO_CANinterrupt_TX+0x70>
                    buffer->bufferFull = false;
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	2200      	movs	r2, #0
 8008264:	611a      	str	r2, [r3, #16]
                    CANmodule->CANtxCount--;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800826a:	b29b      	uxth	r3, r3
 800826c:	3b01      	subs	r3, #1
 800826e:	b29a      	uxth	r2, r3
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	849a      	strh	r2, [r3, #36]	@ 0x24
                    CANmodule->bufferInhibitFlag = buffer->syncFlag;
 8008274:	697b      	ldr	r3, [r7, #20]
 8008276:	695a      	ldr	r2, [r3, #20]
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	61da      	str	r2, [r3, #28]
        for (i = CANmodule->txSize; i > 0U; --i, ++buffer) {
 800827c:	8a7b      	ldrh	r3, [r7, #18]
 800827e:	3b01      	subs	r3, #1
 8008280:	827b      	strh	r3, [r7, #18]
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	3318      	adds	r3, #24
 8008286:	617b      	str	r3, [r7, #20]
 8008288:	8a7b      	ldrh	r3, [r7, #18]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d1dd      	bne.n	800824a <CO_CANinterrupt_TX+0x3e>
                }
            }
        }
        /* Clear counter if no more messages */
        if (i == 0U) {
 800828e:	8a7b      	ldrh	r3, [r7, #18]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d102      	bne.n	800829a <CO_CANinterrupt_TX+0x8e>
            CANmodule->CANtxCount = 0U;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2200      	movs	r2, #0
 8008298:	849a      	strh	r2, [r3, #36]	@ 0x24
        }
        CO_UNLOCK_CAN_SEND(CANmodule);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800829e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	f383 8810 	msr	PRIMASK, r3
}
 80082a6:	bf00      	nop
    }
}
 80082a8:	bf00      	nop
 80082aa:	3718      	adds	r7, #24
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}

080082b0 <HAL_CAN_TxMailbox0CompleteCallback>:

void
HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef* hcan) {
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b082      	sub	sp, #8
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
    CO_CANinterrupt_TX(CANModule_local, CAN_TX_MAILBOX0);
 80082b8:	4b04      	ldr	r3, [pc, #16]	@ (80082cc <HAL_CAN_TxMailbox0CompleteCallback+0x1c>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	2101      	movs	r1, #1
 80082be:	4618      	mov	r0, r3
 80082c0:	f7ff ffa4 	bl	800820c <CO_CANinterrupt_TX>
}
 80082c4:	bf00      	nop
 80082c6:	3708      	adds	r7, #8
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}
 80082cc:	200004c8 	.word	0x200004c8

080082d0 <HAL_CAN_TxMailbox1CompleteCallback>:

void
HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef* hcan) {
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b082      	sub	sp, #8
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
    CO_CANinterrupt_TX(CANModule_local, CAN_TX_MAILBOX0);
 80082d8:	4b04      	ldr	r3, [pc, #16]	@ (80082ec <HAL_CAN_TxMailbox1CompleteCallback+0x1c>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	2101      	movs	r1, #1
 80082de:	4618      	mov	r0, r3
 80082e0:	f7ff ff94 	bl	800820c <CO_CANinterrupt_TX>
}
 80082e4:	bf00      	nop
 80082e6:	3708      	adds	r7, #8
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bd80      	pop	{r7, pc}
 80082ec:	200004c8 	.word	0x200004c8

080082f0 <HAL_CAN_TxMailbox2CompleteCallback>:

void
HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef* hcan) {
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b082      	sub	sp, #8
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
    CO_CANinterrupt_TX(CANModule_local, CAN_TX_MAILBOX0);
 80082f8:	4b04      	ldr	r3, [pc, #16]	@ (800830c <HAL_CAN_TxMailbox2CompleteCallback+0x1c>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	2101      	movs	r1, #1
 80082fe:	4618      	mov	r0, r3
 8008300:	f7ff ff84 	bl	800820c <CO_CANinterrupt_TX>
}
 8008304:	bf00      	nop
 8008306:	3708      	adds	r7, #8
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}
 800830c:	200004c8 	.word	0x200004c8

08008310 <OD_get_f32>:
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b086      	sub	sp, #24
 8008314:	af02      	add	r7, sp, #8
 8008316:	60f8      	str	r0, [r7, #12]
 8008318:	607a      	str	r2, [r7, #4]
 800831a:	603b      	str	r3, [r7, #0]
 800831c:	460b      	mov	r3, r1
 800831e:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8008320:	7af9      	ldrb	r1, [r7, #11]
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	9300      	str	r3, [sp, #0]
 8008326:	2304      	movs	r3, #4
 8008328:	687a      	ldr	r2, [r7, #4]
 800832a:	68f8      	ldr	r0, [r7, #12]
 800832c:	f7fa f9fc 	bl	8002728 <OD_get_value>
 8008330:	4603      	mov	r3, r0
}
 8008332:	4618      	mov	r0, r3
 8008334:	3710      	adds	r7, #16
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}

0800833a <_micros>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

unsigned long _micros(){
 800833a:	b580      	push	{r7, lr}
 800833c:	af00      	add	r7, sp, #0
	return HAL_GetTick()*1000;
 800833e:	f002 fe8f 	bl	800b060 <HAL_GetTick>
 8008342:	4603      	mov	r3, r0
 8008344:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008348:	fb02 f303 	mul.w	r3, r2, r3
}
 800834c:	4618      	mov	r0, r3
 800834e:	bd80      	pop	{r7, pc}

08008350 <Update_dt>:

void Update_dt()
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b082      	sub	sp, #8
 8008354:	af00      	add	r7, sp, #0

	 static uint32_t t_prev = 0;
	uint32_t t_now = _micros();
 8008356:	f7ff fff0 	bl	800833a <_micros>
 800835a:	6078      	str	r0, [r7, #4]
	dt = (t_now - t_prev) / 1000000.0f;
 800835c:	4b15      	ldr	r3, [pc, #84]	@ (80083b4 <Update_dt+0x64>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	687a      	ldr	r2, [r7, #4]
 8008362:	1ad3      	subs	r3, r2, r3
 8008364:	ee07 3a90 	vmov	s15, r3
 8008368:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800836c:	eddf 6a12 	vldr	s13, [pc, #72]	@ 80083b8 <Update_dt+0x68>
 8008370:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008374:	4b11      	ldr	r3, [pc, #68]	@ (80083bc <Update_dt+0x6c>)
 8008376:	edc3 7a00 	vstr	s15, [r3]
	if (dt <= 0.0f || dt > 0.5f) dt = 0.001f;
 800837a:	4b10      	ldr	r3, [pc, #64]	@ (80083bc <Update_dt+0x6c>)
 800837c:	edd3 7a00 	vldr	s15, [r3]
 8008380:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008388:	d909      	bls.n	800839e <Update_dt+0x4e>
 800838a:	4b0c      	ldr	r3, [pc, #48]	@ (80083bc <Update_dt+0x6c>)
 800838c:	edd3 7a00 	vldr	s15, [r3]
 8008390:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8008394:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008398:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800839c:	dd02      	ble.n	80083a4 <Update_dt+0x54>
 800839e:	4b07      	ldr	r3, [pc, #28]	@ (80083bc <Update_dt+0x6c>)
 80083a0:	4a07      	ldr	r2, [pc, #28]	@ (80083c0 <Update_dt+0x70>)
 80083a2:	601a      	str	r2, [r3, #0]
	t_prev = t_now;
 80083a4:	4a03      	ldr	r2, [pc, #12]	@ (80083b4 <Update_dt+0x64>)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6013      	str	r3, [r2, #0]

}
 80083aa:	bf00      	nop
 80083ac:	3708      	adds	r7, #8
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	bf00      	nop
 80083b4:	2000092c 	.word	0x2000092c
 80083b8:	49742400 	.word	0x49742400
 80083bc:	2000056c 	.word	0x2000056c
 80083c0:	3a83126f 	.word	0x3a83126f

080083c4 <delay_us>:
	if (speed_dt <= 0.0f || speed_dt > 0.5f) speed_dt = 0.001f;
	t_speed_prev = t_speed_now;
}

void delay_us (uint16_t us)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b083      	sub	sp, #12
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	4603      	mov	r3, r0
 80083cc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim3,0);
 80083ce:	4b09      	ldr	r3, [pc, #36]	@ (80083f4 <delay_us+0x30>)
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	2200      	movs	r2, #0
 80083d4:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim3) < us);
 80083d6:	bf00      	nop
 80083d8:	4b06      	ldr	r3, [pc, #24]	@ (80083f4 <delay_us+0x30>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80083de:	88fb      	ldrh	r3, [r7, #6]
 80083e0:	429a      	cmp	r2, r3
 80083e2:	d3f9      	bcc.n	80083d8 <delay_us+0x14>
}
 80083e4:	bf00      	nop
 80083e6:	bf00      	nop
 80083e8:	370c      	adds	r7, #12
 80083ea:	46bd      	mov	sp, r7
 80083ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f0:	4770      	bx	lr
 80083f2:	bf00      	nop
 80083f4:	20000764 	.word	0x20000764

080083f8 <spiCalcEvenParity>:

uint8_t spiCalcEvenParity(uint16_t value) {
 80083f8:	b480      	push	{r7}
 80083fa:	b085      	sub	sp, #20
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	4603      	mov	r3, r0
 8008400:	80fb      	strh	r3, [r7, #6]
    uint8_t cnt = 0;
 8008402:	2300      	movs	r3, #0
 8008404:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < 16; i++) {
 8008406:	2300      	movs	r3, #0
 8008408:	73bb      	strb	r3, [r7, #14]
 800840a:	e00d      	b.n	8008428 <spiCalcEvenParity+0x30>
        if (value & 0x1) cnt++;
 800840c:	88fb      	ldrh	r3, [r7, #6]
 800840e:	f003 0301 	and.w	r3, r3, #1
 8008412:	2b00      	cmp	r3, #0
 8008414:	d002      	beq.n	800841c <spiCalcEvenParity+0x24>
 8008416:	7bfb      	ldrb	r3, [r7, #15]
 8008418:	3301      	adds	r3, #1
 800841a:	73fb      	strb	r3, [r7, #15]
        value >>= 1;
 800841c:	88fb      	ldrh	r3, [r7, #6]
 800841e:	085b      	lsrs	r3, r3, #1
 8008420:	80fb      	strh	r3, [r7, #6]
    for (uint8_t i = 0; i < 16; i++) {
 8008422:	7bbb      	ldrb	r3, [r7, #14]
 8008424:	3301      	adds	r3, #1
 8008426:	73bb      	strb	r3, [r7, #14]
 8008428:	7bbb      	ldrb	r3, [r7, #14]
 800842a:	2b0f      	cmp	r3, #15
 800842c:	d9ee      	bls.n	800840c <spiCalcEvenParity+0x14>
    }
    return cnt & 0x1;
 800842e:	7bfb      	ldrb	r3, [r7, #15]
 8008430:	f003 0301 	and.w	r3, r3, #1
 8008434:	b2db      	uxtb	r3, r3
}
 8008436:	4618      	mov	r0, r3
 8008438:	3714      	adds	r7, #20
 800843a:	46bd      	mov	sp, r7
 800843c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008440:	4770      	bx	lr
	...

08008444 <AS5147U_ReadAngle>:

uint16_t AS5147U_ReadAngle() {
 8008444:	b580      	push	{r7, lr}
 8008446:	b084      	sub	sp, #16
 8008448:	af02      	add	r7, sp, #8
    uint16_t command = AS5147U_ANGLE_REG ;
 800844a:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 800844e:	80bb      	strh	r3, [r7, #4]
    command |= (1 << 14);
 8008450:	88bb      	ldrh	r3, [r7, #4]
 8008452:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008456:	b29b      	uxth	r3, r3
 8008458:	80bb      	strh	r3, [r7, #4]
    command |= ((uint16_t)spiCalcEvenParity(command) << 15);
 800845a:	88bb      	ldrh	r3, [r7, #4]
 800845c:	4618      	mov	r0, r3
 800845e:	f7ff ffcb 	bl	80083f8 <spiCalcEvenParity>
 8008462:	4603      	mov	r3, r0
 8008464:	03db      	lsls	r3, r3, #15
 8008466:	b21a      	sxth	r2, r3
 8008468:	88bb      	ldrh	r3, [r7, #4]
 800846a:	b21b      	sxth	r3, r3
 800846c:	4313      	orrs	r3, r2
 800846e:	b21b      	sxth	r3, r3
 8008470:	b29b      	uxth	r3, r3
 8008472:	80bb      	strh	r3, [r7, #4]
    uint16_t receivedData;

    uint16_t nop = 0x0000;
 8008474:	2300      	movs	r3, #0
 8008476:	803b      	strh	r3, [r7, #0]

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8008478:	2200      	movs	r2, #0
 800847a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800847e:	481a      	ldr	r0, [pc, #104]	@ (80084e8 <AS5147U_ReadAngle+0xa4>)
 8008480:	f005 fb74 	bl	800db6c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)&command, 1, HAL_MAX_DELAY);
 8008484:	1d39      	adds	r1, r7, #4
 8008486:	f04f 33ff 	mov.w	r3, #4294967295
 800848a:	2201      	movs	r2, #1
 800848c:	4817      	ldr	r0, [pc, #92]	@ (80084ec <AS5147U_ReadAngle+0xa8>)
 800848e:	f006 fa48 	bl	800e922 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8008492:	2201      	movs	r2, #1
 8008494:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008498:	4813      	ldr	r0, [pc, #76]	@ (80084e8 <AS5147U_ReadAngle+0xa4>)
 800849a:	f005 fb67 	bl	800db6c <HAL_GPIO_WritePin>
    delay_us(10);
 800849e:	200a      	movs	r0, #10
 80084a0:	f7ff ff90 	bl	80083c4 <delay_us>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80084a4:	2200      	movs	r2, #0
 80084a6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80084aa:	480f      	ldr	r0, [pc, #60]	@ (80084e8 <AS5147U_ReadAngle+0xa4>)
 80084ac:	f005 fb5e 	bl	800db6c <HAL_GPIO_WritePin>

    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)&nop ,(uint8_t*)&receivedData, 1, HAL_MAX_DELAY);
 80084b0:	1cba      	adds	r2, r7, #2
 80084b2:	4639      	mov	r1, r7
 80084b4:	f04f 33ff 	mov.w	r3, #4294967295
 80084b8:	9300      	str	r3, [sp, #0]
 80084ba:	2301      	movs	r3, #1
 80084bc:	480b      	ldr	r0, [pc, #44]	@ (80084ec <AS5147U_ReadAngle+0xa8>)
 80084be:	f006 fb74 	bl	800ebaa <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 80084c2:	2201      	movs	r2, #1
 80084c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80084c8:	4807      	ldr	r0, [pc, #28]	@ (80084e8 <AS5147U_ReadAngle+0xa4>)
 80084ca:	f005 fb4f 	bl	800db6c <HAL_GPIO_WritePin>

    receivedData = receivedData >> (1 + 13 - AS5147U_BIT_RESOLUTION);
 80084ce:	887b      	ldrh	r3, [r7, #2]
 80084d0:	807b      	strh	r3, [r7, #2]
    const uint16_t data_mask = 0xFFFF >> (16 - AS5147U_BIT_RESOLUTION);
 80084d2:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 80084d6:	80fb      	strh	r3, [r7, #6]
    return receivedData & data_mask;
 80084d8:	887a      	ldrh	r2, [r7, #2]
 80084da:	88fb      	ldrh	r3, [r7, #6]
 80084dc:	4013      	ands	r3, r2
 80084de:	b29b      	uxth	r3, r3

}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3708      	adds	r7, #8
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}
 80084e8:	40020400 	.word	0x40020400
 80084ec:	2000067c 	.word	0x2000067c

080084f0 <AS5147U_GetAngleRad>:
    while (angle_elec_rad >= 2 * M_PI) angle_elec_rad -= 2 * M_PI;
    while (angle_elec_rad < 0) angle_elec_rad += 2 * M_PI;
    return angle_elec_rad;
}

float AS5147U_GetAngleRad() {
 80084f0:	b580      	push	{r7, lr}
 80084f2:	af00      	add	r7, sp, #0
    rawCount = AS5147U_ReadAngle();
 80084f4:	f7ff ffa6 	bl	8008444 <AS5147U_ReadAngle>
 80084f8:	4603      	mov	r3, r0
 80084fa:	461a      	mov	r2, r3
 80084fc:	4b16      	ldr	r3, [pc, #88]	@ (8008558 <AS5147U_GetAngleRad+0x68>)
 80084fe:	801a      	strh	r2, [r3, #0]
    return rawCount / 16384.0 * 2.0 * PI;
 8008500:	4b15      	ldr	r3, [pc, #84]	@ (8008558 <AS5147U_GetAngleRad+0x68>)
 8008502:	881b      	ldrh	r3, [r3, #0]
 8008504:	4618      	mov	r0, r3
 8008506:	f7f8 f82d 	bl	8000564 <__aeabi_i2d>
 800850a:	f04f 0200 	mov.w	r2, #0
 800850e:	4b13      	ldr	r3, [pc, #76]	@ (800855c <AS5147U_GetAngleRad+0x6c>)
 8008510:	f7f8 f9bc 	bl	800088c <__aeabi_ddiv>
 8008514:	4602      	mov	r2, r0
 8008516:	460b      	mov	r3, r1
 8008518:	4610      	mov	r0, r2
 800851a:	4619      	mov	r1, r3
 800851c:	4602      	mov	r2, r0
 800851e:	460b      	mov	r3, r1
 8008520:	f7f7 fed4 	bl	80002cc <__adddf3>
 8008524:	4602      	mov	r2, r0
 8008526:	460b      	mov	r3, r1
 8008528:	4610      	mov	r0, r2
 800852a:	4619      	mov	r1, r3
 800852c:	a308      	add	r3, pc, #32	@ (adr r3, 8008550 <AS5147U_GetAngleRad+0x60>)
 800852e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008532:	f7f8 f881 	bl	8000638 <__aeabi_dmul>
 8008536:	4602      	mov	r2, r0
 8008538:	460b      	mov	r3, r1
 800853a:	4610      	mov	r0, r2
 800853c:	4619      	mov	r1, r3
 800853e:	f7f8 fb73 	bl	8000c28 <__aeabi_d2f>
 8008542:	4603      	mov	r3, r0
 8008544:	ee07 3a90 	vmov	s15, r3
}
 8008548:	eeb0 0a67 	vmov.f32	s0, s15
 800854c:	bd80      	pop	{r7, pc}
 800854e:	bf00      	nop
 8008550:	54442eea 	.word	0x54442eea
 8008554:	400921fb 	.word	0x400921fb
 8008558:	20000582 	.word	0x20000582
 800855c:	40d00000 	.word	0x40d00000

08008560 <electricalAngle>:

float electricalAngle() {
 8008560:	b580      	push	{r7, lr}
 8008562:	b082      	sub	sp, #8
 8008564:	af00      	add	r7, sp, #0
	float mechanical_angle_rad = AS5147U_GetAngleRad();
 8008566:	f7ff ffc3 	bl	80084f0 <AS5147U_GetAngleRad>
 800856a:	ed87 0a01 	vstr	s0, [r7, #4]
     elec_angle = ((mechanical_angle_rad - angle_offset)) * pole_pairs;
 800856e:	4b2e      	ldr	r3, [pc, #184]	@ (8008628 <electricalAngle+0xc8>)
 8008570:	edd3 7a00 	vldr	s15, [r3]
 8008574:	ed97 7a01 	vldr	s14, [r7, #4]
 8008578:	ee37 7a67 	vsub.f32	s14, s14, s15
 800857c:	4b2b      	ldr	r3, [pc, #172]	@ (800862c <electricalAngle+0xcc>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	ee07 3a90 	vmov	s15, r3
 8008584:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008588:	ee67 7a27 	vmul.f32	s15, s14, s15
 800858c:	4b28      	ldr	r3, [pc, #160]	@ (8008630 <electricalAngle+0xd0>)
 800858e:	edc3 7a00 	vstr	s15, [r3]
    while (elec_angle >= 2 * M_PI) elec_angle -= 2 * M_PI;
 8008592:	e012      	b.n	80085ba <electricalAngle+0x5a>
 8008594:	4b26      	ldr	r3, [pc, #152]	@ (8008630 <electricalAngle+0xd0>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4618      	mov	r0, r3
 800859a:	f7f7 fff5 	bl	8000588 <__aeabi_f2d>
 800859e:	a320      	add	r3, pc, #128	@ (adr r3, 8008620 <electricalAngle+0xc0>)
 80085a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085a4:	f7f7 fe90 	bl	80002c8 <__aeabi_dsub>
 80085a8:	4602      	mov	r2, r0
 80085aa:	460b      	mov	r3, r1
 80085ac:	4610      	mov	r0, r2
 80085ae:	4619      	mov	r1, r3
 80085b0:	f7f8 fb3a 	bl	8000c28 <__aeabi_d2f>
 80085b4:	4603      	mov	r3, r0
 80085b6:	4a1e      	ldr	r2, [pc, #120]	@ (8008630 <electricalAngle+0xd0>)
 80085b8:	6013      	str	r3, [r2, #0]
 80085ba:	4b1d      	ldr	r3, [pc, #116]	@ (8008630 <electricalAngle+0xd0>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	4618      	mov	r0, r3
 80085c0:	f7f7 ffe2 	bl	8000588 <__aeabi_f2d>
 80085c4:	a316      	add	r3, pc, #88	@ (adr r3, 8008620 <electricalAngle+0xc0>)
 80085c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ca:	f7f8 fabb 	bl	8000b44 <__aeabi_dcmpge>
 80085ce:	4603      	mov	r3, r0
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d1df      	bne.n	8008594 <electricalAngle+0x34>
    while (elec_angle < 0) elec_angle += 2 * M_PI;
 80085d4:	e012      	b.n	80085fc <electricalAngle+0x9c>
 80085d6:	4b16      	ldr	r3, [pc, #88]	@ (8008630 <electricalAngle+0xd0>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4618      	mov	r0, r3
 80085dc:	f7f7 ffd4 	bl	8000588 <__aeabi_f2d>
 80085e0:	a30f      	add	r3, pc, #60	@ (adr r3, 8008620 <electricalAngle+0xc0>)
 80085e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085e6:	f7f7 fe71 	bl	80002cc <__adddf3>
 80085ea:	4602      	mov	r2, r0
 80085ec:	460b      	mov	r3, r1
 80085ee:	4610      	mov	r0, r2
 80085f0:	4619      	mov	r1, r3
 80085f2:	f7f8 fb19 	bl	8000c28 <__aeabi_d2f>
 80085f6:	4603      	mov	r3, r0
 80085f8:	4a0d      	ldr	r2, [pc, #52]	@ (8008630 <electricalAngle+0xd0>)
 80085fa:	6013      	str	r3, [r2, #0]
 80085fc:	4b0c      	ldr	r3, [pc, #48]	@ (8008630 <electricalAngle+0xd0>)
 80085fe:	edd3 7a00 	vldr	s15, [r3]
 8008602:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800860a:	d4e4      	bmi.n	80085d6 <electricalAngle+0x76>
    return elec_angle;
 800860c:	4b08      	ldr	r3, [pc, #32]	@ (8008630 <electricalAngle+0xd0>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	ee07 3a90 	vmov	s15, r3
}
 8008614:	eeb0 0a67 	vmov.f32	s0, s15
 8008618:	3708      	adds	r7, #8
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}
 800861e:	bf00      	nop
 8008620:	54442d18 	.word	0x54442d18
 8008624:	401921fb 	.word	0x401921fb
 8008628:	20000574 	.word	0x20000574
 800862c:	200002ac 	.word	0x200002ac
 8008630:	20000598 	.word	0x20000598
 8008634:	00000000 	.word	0x00000000

08008638 <alignRotor>:


void alignRotor() {
 8008638:	b580      	push	{r7, lr}
 800863a:	b082      	sub	sp, #8
 800863c:	af00      	add	r7, sp, #0
    float V_align = 3.0;
 800863e:	4b36      	ldr	r3, [pc, #216]	@ (8008718 <alignRotor+0xe0>)
 8008640:	607b      	str	r3, [r7, #4]

    Va = V_align;
 8008642:	4a36      	ldr	r2, [pc, #216]	@ (800871c <alignRotor+0xe4>)
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	6013      	str	r3, [r2, #0]
    PWM_A = ((Va / 8.0 + 0.5) * PWM_PERIOD)*0.4;
 8008648:	4b34      	ldr	r3, [pc, #208]	@ (800871c <alignRotor+0xe4>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4618      	mov	r0, r3
 800864e:	f7f7 ff9b 	bl	8000588 <__aeabi_f2d>
 8008652:	f04f 0200 	mov.w	r2, #0
 8008656:	4b32      	ldr	r3, [pc, #200]	@ (8008720 <alignRotor+0xe8>)
 8008658:	f7f8 f918 	bl	800088c <__aeabi_ddiv>
 800865c:	4602      	mov	r2, r0
 800865e:	460b      	mov	r3, r1
 8008660:	4610      	mov	r0, r2
 8008662:	4619      	mov	r1, r3
 8008664:	f04f 0200 	mov.w	r2, #0
 8008668:	4b2e      	ldr	r3, [pc, #184]	@ (8008724 <alignRotor+0xec>)
 800866a:	f7f7 fe2f 	bl	80002cc <__adddf3>
 800866e:	4602      	mov	r2, r0
 8008670:	460b      	mov	r3, r1
 8008672:	4610      	mov	r0, r2
 8008674:	4619      	mov	r1, r3
 8008676:	a324      	add	r3, pc, #144	@ (adr r3, 8008708 <alignRotor+0xd0>)
 8008678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800867c:	f7f7 ffdc 	bl	8000638 <__aeabi_dmul>
 8008680:	4602      	mov	r2, r0
 8008682:	460b      	mov	r3, r1
 8008684:	4610      	mov	r0, r2
 8008686:	4619      	mov	r1, r3
 8008688:	a321      	add	r3, pc, #132	@ (adr r3, 8008710 <alignRotor+0xd8>)
 800868a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800868e:	f7f7 ffd3 	bl	8000638 <__aeabi_dmul>
 8008692:	4602      	mov	r2, r0
 8008694:	460b      	mov	r3, r1
 8008696:	4610      	mov	r0, r2
 8008698:	4619      	mov	r1, r3
 800869a:	f7f8 faa5 	bl	8000be8 <__aeabi_d2uiz>
 800869e:	4603      	mov	r3, r0
 80086a0:	b29a      	uxth	r2, r3
 80086a2:	4b21      	ldr	r3, [pc, #132]	@ (8008728 <alignRotor+0xf0>)
 80086a4:	801a      	strh	r2, [r3, #0]
    PWM_B = 0;
 80086a6:	4b21      	ldr	r3, [pc, #132]	@ (800872c <alignRotor+0xf4>)
 80086a8:	2200      	movs	r2, #0
 80086aa:	801a      	strh	r2, [r3, #0]
    PWM_C = 0;
 80086ac:	4b20      	ldr	r3, [pc, #128]	@ (8008730 <alignRotor+0xf8>)
 80086ae:	2200      	movs	r2, #0
 80086b0:	801a      	strh	r2, [r3, #0]

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PWM_A);
 80086b2:	4b1d      	ldr	r3, [pc, #116]	@ (8008728 <alignRotor+0xf0>)
 80086b4:	881a      	ldrh	r2, [r3, #0]
 80086b6:	4b1f      	ldr	r3, [pc, #124]	@ (8008734 <alignRotor+0xfc>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWM_B);
 80086bc:	4b1b      	ldr	r3, [pc, #108]	@ (800872c <alignRotor+0xf4>)
 80086be:	881a      	ldrh	r2, [r3, #0]
 80086c0:	4b1c      	ldr	r3, [pc, #112]	@ (8008734 <alignRotor+0xfc>)
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, PWM_C);
 80086c6:	4b1a      	ldr	r3, [pc, #104]	@ (8008730 <alignRotor+0xf8>)
 80086c8:	881a      	ldrh	r2, [r3, #0]
 80086ca:	4b1a      	ldr	r3, [pc, #104]	@ (8008734 <alignRotor+0xfc>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	63da      	str	r2, [r3, #60]	@ 0x3c

    HAL_Delay(800);
 80086d0:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80086d4:	f002 fcd0 	bl	800b078 <HAL_Delay>

    angle_offset = AS5147U_GetAngleRad();
 80086d8:	f7ff ff0a 	bl	80084f0 <AS5147U_GetAngleRad>
 80086dc:	eef0 7a40 	vmov.f32	s15, s0
 80086e0:	4b15      	ldr	r3, [pc, #84]	@ (8008738 <alignRotor+0x100>)
 80086e2:	edc3 7a00 	vstr	s15, [r3]

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80086e6:	4b13      	ldr	r3, [pc, #76]	@ (8008734 <alignRotor+0xfc>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	2200      	movs	r2, #0
 80086ec:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80086ee:	4b11      	ldr	r3, [pc, #68]	@ (8008734 <alignRotor+0xfc>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	2200      	movs	r2, #0
 80086f4:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80086f6:	4b0f      	ldr	r3, [pc, #60]	@ (8008734 <alignRotor+0xfc>)
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	2200      	movs	r2, #0
 80086fc:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80086fe:	bf00      	nop
 8008700:	3708      	adds	r7, #8
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}
 8008706:	bf00      	nop
 8008708:	00000000 	.word	0x00000000
 800870c:	40a76e00 	.word	0x40a76e00
 8008710:	9999999a 	.word	0x9999999a
 8008714:	3fd99999 	.word	0x3fd99999
 8008718:	40400000 	.word	0x40400000
 800871c:	20000530 	.word	0x20000530
 8008720:	40200000 	.word	0x40200000
 8008724:	3fe00000 	.word	0x3fe00000
 8008728:	2000057c 	.word	0x2000057c
 800872c:	2000057e 	.word	0x2000057e
 8008730:	20000580 	.word	0x20000580
 8008734:	200006d4 	.word	0x200006d4
 8008738:	20000574 	.word	0x20000574
 800873c:	00000000 	.word	0x00000000

08008740 <clark>:
void clark()
{
 8008740:	b580      	push	{r7, lr}
 8008742:	af00      	add	r7, sp, #0
 	i_alpha = ia;
 8008744:	4b12      	ldr	r3, [pc, #72]	@ (8008790 <clark+0x50>)
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	4a12      	ldr	r2, [pc, #72]	@ (8008794 <clark+0x54>)
 800874a:	6013      	str	r3, [r2, #0]
	i_beta = (ib - ic) / sqrt(3);
 800874c:	4b12      	ldr	r3, [pc, #72]	@ (8008798 <clark+0x58>)
 800874e:	ed93 7a00 	vldr	s14, [r3]
 8008752:	4b12      	ldr	r3, [pc, #72]	@ (800879c <clark+0x5c>)
 8008754:	edd3 7a00 	vldr	s15, [r3]
 8008758:	ee77 7a67 	vsub.f32	s15, s14, s15
 800875c:	ee17 0a90 	vmov	r0, s15
 8008760:	f7f7 ff12 	bl	8000588 <__aeabi_f2d>
 8008764:	a308      	add	r3, pc, #32	@ (adr r3, 8008788 <clark+0x48>)
 8008766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800876a:	f7f8 f88f 	bl	800088c <__aeabi_ddiv>
 800876e:	4602      	mov	r2, r0
 8008770:	460b      	mov	r3, r1
 8008772:	4610      	mov	r0, r2
 8008774:	4619      	mov	r1, r3
 8008776:	f7f8 fa57 	bl	8000c28 <__aeabi_d2f>
 800877a:	4603      	mov	r3, r0
 800877c:	4a08      	ldr	r2, [pc, #32]	@ (80087a0 <clark+0x60>)
 800877e:	6013      	str	r3, [r2, #0]
}
 8008780:	bf00      	nop
 8008782:	bd80      	pop	{r7, pc}
 8008784:	f3af 8000 	nop.w
 8008788:	e8584caa 	.word	0xe8584caa
 800878c:	3ffbb67a 	.word	0x3ffbb67a
 8008790:	2000050c 	.word	0x2000050c
 8008794:	20000518 	.word	0x20000518
 8008798:	20000510 	.word	0x20000510
 800879c:	20000514 	.word	0x20000514
 80087a0:	2000051c 	.word	0x2000051c

080087a4 <park>:

void park()
{
 80087a4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80087a8:	af00      	add	r7, sp, #0
	i_d = i_alpha*cos(theta) + i_beta*sin(theta);
 80087aa:	4b59      	ldr	r3, [pc, #356]	@ (8008910 <park+0x16c>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4618      	mov	r0, r3
 80087b0:	f7f7 feea 	bl	8000588 <__aeabi_f2d>
 80087b4:	4604      	mov	r4, r0
 80087b6:	460d      	mov	r5, r1
 80087b8:	4b56      	ldr	r3, [pc, #344]	@ (8008914 <park+0x170>)
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4618      	mov	r0, r3
 80087be:	f7f7 fee3 	bl	8000588 <__aeabi_f2d>
 80087c2:	4602      	mov	r2, r0
 80087c4:	460b      	mov	r3, r1
 80087c6:	ec43 2b10 	vmov	d0, r2, r3
 80087ca:	f00b fb0d 	bl	8013de8 <cos>
 80087ce:	ec53 2b10 	vmov	r2, r3, d0
 80087d2:	4620      	mov	r0, r4
 80087d4:	4629      	mov	r1, r5
 80087d6:	f7f7 ff2f 	bl	8000638 <__aeabi_dmul>
 80087da:	4602      	mov	r2, r0
 80087dc:	460b      	mov	r3, r1
 80087de:	4690      	mov	r8, r2
 80087e0:	4699      	mov	r9, r3
 80087e2:	4b4d      	ldr	r3, [pc, #308]	@ (8008918 <park+0x174>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4618      	mov	r0, r3
 80087e8:	f7f7 fece 	bl	8000588 <__aeabi_f2d>
 80087ec:	4604      	mov	r4, r0
 80087ee:	460d      	mov	r5, r1
 80087f0:	4b48      	ldr	r3, [pc, #288]	@ (8008914 <park+0x170>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4618      	mov	r0, r3
 80087f6:	f7f7 fec7 	bl	8000588 <__aeabi_f2d>
 80087fa:	4602      	mov	r2, r0
 80087fc:	460b      	mov	r3, r1
 80087fe:	ec43 2b10 	vmov	d0, r2, r3
 8008802:	f00b fb45 	bl	8013e90 <sin>
 8008806:	ec53 2b10 	vmov	r2, r3, d0
 800880a:	4620      	mov	r0, r4
 800880c:	4629      	mov	r1, r5
 800880e:	f7f7 ff13 	bl	8000638 <__aeabi_dmul>
 8008812:	4602      	mov	r2, r0
 8008814:	460b      	mov	r3, r1
 8008816:	4640      	mov	r0, r8
 8008818:	4649      	mov	r1, r9
 800881a:	f7f7 fd57 	bl	80002cc <__adddf3>
 800881e:	4602      	mov	r2, r0
 8008820:	460b      	mov	r3, r1
 8008822:	4610      	mov	r0, r2
 8008824:	4619      	mov	r1, r3
 8008826:	f7f8 f9ff 	bl	8000c28 <__aeabi_d2f>
 800882a:	4603      	mov	r3, r0
 800882c:	4a3b      	ldr	r2, [pc, #236]	@ (800891c <park+0x178>)
 800882e:	6013      	str	r3, [r2, #0]
	i_q = -i_alpha*sin(theta) + i_beta*cos(theta);
 8008830:	4b37      	ldr	r3, [pc, #220]	@ (8008910 <park+0x16c>)
 8008832:	edd3 7a00 	vldr	s15, [r3]
 8008836:	eef1 7a67 	vneg.f32	s15, s15
 800883a:	ee17 3a90 	vmov	r3, s15
 800883e:	4618      	mov	r0, r3
 8008840:	f7f7 fea2 	bl	8000588 <__aeabi_f2d>
 8008844:	4604      	mov	r4, r0
 8008846:	460d      	mov	r5, r1
 8008848:	4b32      	ldr	r3, [pc, #200]	@ (8008914 <park+0x170>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4618      	mov	r0, r3
 800884e:	f7f7 fe9b 	bl	8000588 <__aeabi_f2d>
 8008852:	4602      	mov	r2, r0
 8008854:	460b      	mov	r3, r1
 8008856:	ec43 2b10 	vmov	d0, r2, r3
 800885a:	f00b fb19 	bl	8013e90 <sin>
 800885e:	ec53 2b10 	vmov	r2, r3, d0
 8008862:	4620      	mov	r0, r4
 8008864:	4629      	mov	r1, r5
 8008866:	f7f7 fee7 	bl	8000638 <__aeabi_dmul>
 800886a:	4602      	mov	r2, r0
 800886c:	460b      	mov	r3, r1
 800886e:	4690      	mov	r8, r2
 8008870:	4699      	mov	r9, r3
 8008872:	4b29      	ldr	r3, [pc, #164]	@ (8008918 <park+0x174>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	4618      	mov	r0, r3
 8008878:	f7f7 fe86 	bl	8000588 <__aeabi_f2d>
 800887c:	4604      	mov	r4, r0
 800887e:	460d      	mov	r5, r1
 8008880:	4b24      	ldr	r3, [pc, #144]	@ (8008914 <park+0x170>)
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4618      	mov	r0, r3
 8008886:	f7f7 fe7f 	bl	8000588 <__aeabi_f2d>
 800888a:	4602      	mov	r2, r0
 800888c:	460b      	mov	r3, r1
 800888e:	ec43 2b10 	vmov	d0, r2, r3
 8008892:	f00b faa9 	bl	8013de8 <cos>
 8008896:	ec53 2b10 	vmov	r2, r3, d0
 800889a:	4620      	mov	r0, r4
 800889c:	4629      	mov	r1, r5
 800889e:	f7f7 fecb 	bl	8000638 <__aeabi_dmul>
 80088a2:	4602      	mov	r2, r0
 80088a4:	460b      	mov	r3, r1
 80088a6:	4640      	mov	r0, r8
 80088a8:	4649      	mov	r1, r9
 80088aa:	f7f7 fd0f 	bl	80002cc <__adddf3>
 80088ae:	4602      	mov	r2, r0
 80088b0:	460b      	mov	r3, r1
 80088b2:	4610      	mov	r0, r2
 80088b4:	4619      	mov	r1, r3
 80088b6:	f7f8 f9b7 	bl	8000c28 <__aeabi_d2f>
 80088ba:	4603      	mov	r3, r0
 80088bc:	4a18      	ldr	r2, [pc, #96]	@ (8008920 <park+0x17c>)
 80088be:	6013      	str	r3, [r2, #0]
	idq = sqrt( i_d * i_d + i_q * i_q);
 80088c0:	4b16      	ldr	r3, [pc, #88]	@ (800891c <park+0x178>)
 80088c2:	ed93 7a00 	vldr	s14, [r3]
 80088c6:	4b15      	ldr	r3, [pc, #84]	@ (800891c <park+0x178>)
 80088c8:	edd3 7a00 	vldr	s15, [r3]
 80088cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80088d0:	4b13      	ldr	r3, [pc, #76]	@ (8008920 <park+0x17c>)
 80088d2:	edd3 6a00 	vldr	s13, [r3]
 80088d6:	4b12      	ldr	r3, [pc, #72]	@ (8008920 <park+0x17c>)
 80088d8:	edd3 7a00 	vldr	s15, [r3]
 80088dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80088e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80088e4:	ee17 0a90 	vmov	r0, s15
 80088e8:	f7f7 fe4e 	bl	8000588 <__aeabi_f2d>
 80088ec:	4602      	mov	r2, r0
 80088ee:	460b      	mov	r3, r1
 80088f0:	ec43 2b10 	vmov	d0, r2, r3
 80088f4:	f00b fa4a 	bl	8013d8c <sqrt>
 80088f8:	ec53 2b10 	vmov	r2, r3, d0
 80088fc:	4610      	mov	r0, r2
 80088fe:	4619      	mov	r1, r3
 8008900:	f7f8 f992 	bl	8000c28 <__aeabi_d2f>
 8008904:	4603      	mov	r3, r0
 8008906:	4a07      	ldr	r2, [pc, #28]	@ (8008924 <park+0x180>)
 8008908:	6013      	str	r3, [r2, #0]
}
 800890a:	bf00      	nop
 800890c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8008910:	20000518 	.word	0x20000518
 8008914:	20000584 	.word	0x20000584
 8008918:	2000051c 	.word	0x2000051c
 800891c:	20000520 	.word	0x20000520
 8008920:	20000524 	.word	0x20000524
 8008924:	200005bc 	.word	0x200005bc

08008928 <setpwm>:

void setpwm(){
 8008928:	b580      	push	{r7, lr}
 800892a:	af00      	add	r7, sp, #0

	PWM_A = ((Va / 8.0 + 1.0) * PWM_PERIOD ) * 0.4;
 800892c:	4b7a      	ldr	r3, [pc, #488]	@ (8008b18 <setpwm+0x1f0>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4618      	mov	r0, r3
 8008932:	f7f7 fe29 	bl	8000588 <__aeabi_f2d>
 8008936:	f04f 0200 	mov.w	r2, #0
 800893a:	4b78      	ldr	r3, [pc, #480]	@ (8008b1c <setpwm+0x1f4>)
 800893c:	f7f7 ffa6 	bl	800088c <__aeabi_ddiv>
 8008940:	4602      	mov	r2, r0
 8008942:	460b      	mov	r3, r1
 8008944:	4610      	mov	r0, r2
 8008946:	4619      	mov	r1, r3
 8008948:	f04f 0200 	mov.w	r2, #0
 800894c:	4b74      	ldr	r3, [pc, #464]	@ (8008b20 <setpwm+0x1f8>)
 800894e:	f7f7 fcbd 	bl	80002cc <__adddf3>
 8008952:	4602      	mov	r2, r0
 8008954:	460b      	mov	r3, r1
 8008956:	4610      	mov	r0, r2
 8008958:	4619      	mov	r1, r3
 800895a:	a369      	add	r3, pc, #420	@ (adr r3, 8008b00 <setpwm+0x1d8>)
 800895c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008960:	f7f7 fe6a 	bl	8000638 <__aeabi_dmul>
 8008964:	4602      	mov	r2, r0
 8008966:	460b      	mov	r3, r1
 8008968:	4610      	mov	r0, r2
 800896a:	4619      	mov	r1, r3
 800896c:	a366      	add	r3, pc, #408	@ (adr r3, 8008b08 <setpwm+0x1e0>)
 800896e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008972:	f7f7 fe61 	bl	8000638 <__aeabi_dmul>
 8008976:	4602      	mov	r2, r0
 8008978:	460b      	mov	r3, r1
 800897a:	4610      	mov	r0, r2
 800897c:	4619      	mov	r1, r3
 800897e:	f7f8 f933 	bl	8000be8 <__aeabi_d2uiz>
 8008982:	4603      	mov	r3, r0
 8008984:	b29a      	uxth	r2, r3
 8008986:	4b67      	ldr	r3, [pc, #412]	@ (8008b24 <setpwm+0x1fc>)
 8008988:	801a      	strh	r2, [r3, #0]
	PWM_B = ((Vb / 8.0 + 1.0) * PWM_PERIOD ) * 0.4;
 800898a:	4b67      	ldr	r3, [pc, #412]	@ (8008b28 <setpwm+0x200>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	4618      	mov	r0, r3
 8008990:	f7f7 fdfa 	bl	8000588 <__aeabi_f2d>
 8008994:	f04f 0200 	mov.w	r2, #0
 8008998:	4b60      	ldr	r3, [pc, #384]	@ (8008b1c <setpwm+0x1f4>)
 800899a:	f7f7 ff77 	bl	800088c <__aeabi_ddiv>
 800899e:	4602      	mov	r2, r0
 80089a0:	460b      	mov	r3, r1
 80089a2:	4610      	mov	r0, r2
 80089a4:	4619      	mov	r1, r3
 80089a6:	f04f 0200 	mov.w	r2, #0
 80089aa:	4b5d      	ldr	r3, [pc, #372]	@ (8008b20 <setpwm+0x1f8>)
 80089ac:	f7f7 fc8e 	bl	80002cc <__adddf3>
 80089b0:	4602      	mov	r2, r0
 80089b2:	460b      	mov	r3, r1
 80089b4:	4610      	mov	r0, r2
 80089b6:	4619      	mov	r1, r3
 80089b8:	a351      	add	r3, pc, #324	@ (adr r3, 8008b00 <setpwm+0x1d8>)
 80089ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089be:	f7f7 fe3b 	bl	8000638 <__aeabi_dmul>
 80089c2:	4602      	mov	r2, r0
 80089c4:	460b      	mov	r3, r1
 80089c6:	4610      	mov	r0, r2
 80089c8:	4619      	mov	r1, r3
 80089ca:	a34f      	add	r3, pc, #316	@ (adr r3, 8008b08 <setpwm+0x1e0>)
 80089cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d0:	f7f7 fe32 	bl	8000638 <__aeabi_dmul>
 80089d4:	4602      	mov	r2, r0
 80089d6:	460b      	mov	r3, r1
 80089d8:	4610      	mov	r0, r2
 80089da:	4619      	mov	r1, r3
 80089dc:	f7f8 f904 	bl	8000be8 <__aeabi_d2uiz>
 80089e0:	4603      	mov	r3, r0
 80089e2:	b29a      	uxth	r2, r3
 80089e4:	4b51      	ldr	r3, [pc, #324]	@ (8008b2c <setpwm+0x204>)
 80089e6:	801a      	strh	r2, [r3, #0]
	PWM_C = ((Vc / 8.0 + 1.0) * PWM_PERIOD ) * 0.4;
 80089e8:	4b51      	ldr	r3, [pc, #324]	@ (8008b30 <setpwm+0x208>)
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4618      	mov	r0, r3
 80089ee:	f7f7 fdcb 	bl	8000588 <__aeabi_f2d>
 80089f2:	f04f 0200 	mov.w	r2, #0
 80089f6:	4b49      	ldr	r3, [pc, #292]	@ (8008b1c <setpwm+0x1f4>)
 80089f8:	f7f7 ff48 	bl	800088c <__aeabi_ddiv>
 80089fc:	4602      	mov	r2, r0
 80089fe:	460b      	mov	r3, r1
 8008a00:	4610      	mov	r0, r2
 8008a02:	4619      	mov	r1, r3
 8008a04:	f04f 0200 	mov.w	r2, #0
 8008a08:	4b45      	ldr	r3, [pc, #276]	@ (8008b20 <setpwm+0x1f8>)
 8008a0a:	f7f7 fc5f 	bl	80002cc <__adddf3>
 8008a0e:	4602      	mov	r2, r0
 8008a10:	460b      	mov	r3, r1
 8008a12:	4610      	mov	r0, r2
 8008a14:	4619      	mov	r1, r3
 8008a16:	a33a      	add	r3, pc, #232	@ (adr r3, 8008b00 <setpwm+0x1d8>)
 8008a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a1c:	f7f7 fe0c 	bl	8000638 <__aeabi_dmul>
 8008a20:	4602      	mov	r2, r0
 8008a22:	460b      	mov	r3, r1
 8008a24:	4610      	mov	r0, r2
 8008a26:	4619      	mov	r1, r3
 8008a28:	a337      	add	r3, pc, #220	@ (adr r3, 8008b08 <setpwm+0x1e0>)
 8008a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a2e:	f7f7 fe03 	bl	8000638 <__aeabi_dmul>
 8008a32:	4602      	mov	r2, r0
 8008a34:	460b      	mov	r3, r1
 8008a36:	4610      	mov	r0, r2
 8008a38:	4619      	mov	r1, r3
 8008a3a:	f7f8 f8d5 	bl	8000be8 <__aeabi_d2uiz>
 8008a3e:	4603      	mov	r3, r0
 8008a40:	b29a      	uxth	r2, r3
 8008a42:	4b3c      	ldr	r3, [pc, #240]	@ (8008b34 <setpwm+0x20c>)
 8008a44:	801a      	strh	r2, [r3, #0]


	 current_sq = sqrt(ia * ia + ib * ib + ic * ic);
 8008a46:	4b3c      	ldr	r3, [pc, #240]	@ (8008b38 <setpwm+0x210>)
 8008a48:	ed93 7a00 	vldr	s14, [r3]
 8008a4c:	4b3a      	ldr	r3, [pc, #232]	@ (8008b38 <setpwm+0x210>)
 8008a4e:	edd3 7a00 	vldr	s15, [r3]
 8008a52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008a56:	4b39      	ldr	r3, [pc, #228]	@ (8008b3c <setpwm+0x214>)
 8008a58:	edd3 6a00 	vldr	s13, [r3]
 8008a5c:	4b37      	ldr	r3, [pc, #220]	@ (8008b3c <setpwm+0x214>)
 8008a5e:	edd3 7a00 	vldr	s15, [r3]
 8008a62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008a66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008a6a:	4b35      	ldr	r3, [pc, #212]	@ (8008b40 <setpwm+0x218>)
 8008a6c:	edd3 6a00 	vldr	s13, [r3]
 8008a70:	4b33      	ldr	r3, [pc, #204]	@ (8008b40 <setpwm+0x218>)
 8008a72:	edd3 7a00 	vldr	s15, [r3]
 8008a76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008a7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008a7e:	ee17 0a90 	vmov	r0, s15
 8008a82:	f7f7 fd81 	bl	8000588 <__aeabi_f2d>
 8008a86:	4602      	mov	r2, r0
 8008a88:	460b      	mov	r3, r1
 8008a8a:	ec43 2b10 	vmov	d0, r2, r3
 8008a8e:	f00b f97d 	bl	8013d8c <sqrt>
 8008a92:	ec53 2b10 	vmov	r2, r3, d0
 8008a96:	4610      	mov	r0, r2
 8008a98:	4619      	mov	r1, r3
 8008a9a:	f7f8 f8c5 	bl	8000c28 <__aeabi_d2f>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	4a28      	ldr	r2, [pc, #160]	@ (8008b44 <setpwm+0x21c>)
 8008aa2:	6013      	str	r3, [r2, #0]
	 //current_sq = ia * ia + ib * ib + ic * ic;


	if (current_sq > OVERCURRENT_LIMIT_SQ) {
 8008aa4:	4b27      	ldr	r3, [pc, #156]	@ (8008b44 <setpwm+0x21c>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	f7f7 fd6d 	bl	8000588 <__aeabi_f2d>
 8008aae:	a318      	add	r3, pc, #96	@ (adr r3, 8008b10 <setpwm+0x1e8>)
 8008ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ab4:	f7f8 f850 	bl	8000b58 <__aeabi_dcmpgt>
 8008ab8:	4603      	mov	r3, r0
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d00c      	beq.n	8008ad8 <setpwm+0x1b0>
	    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8008abe:	4b22      	ldr	r3, [pc, #136]	@ (8008b48 <setpwm+0x220>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	635a      	str	r2, [r3, #52]	@ 0x34
	    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8008ac6:	4b20      	ldr	r3, [pc, #128]	@ (8008b48 <setpwm+0x220>)
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	2200      	movs	r2, #0
 8008acc:	639a      	str	r2, [r3, #56]	@ 0x38
	    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8008ace:	4b1e      	ldr	r3, [pc, #120]	@ (8008b48 <setpwm+0x220>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	63da      	str	r2, [r3, #60]	@ 0x3c
//		} else {
//		    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PWM_A);
//		    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWM_B);
//		    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, PWM_C);
//		}
}
 8008ad6:	e00e      	b.n	8008af6 <setpwm+0x1ce>
	    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PWM_A);
 8008ad8:	4b12      	ldr	r3, [pc, #72]	@ (8008b24 <setpwm+0x1fc>)
 8008ada:	881a      	ldrh	r2, [r3, #0]
 8008adc:	4b1a      	ldr	r3, [pc, #104]	@ (8008b48 <setpwm+0x220>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	635a      	str	r2, [r3, #52]	@ 0x34
	    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWM_B);
 8008ae2:	4b12      	ldr	r3, [pc, #72]	@ (8008b2c <setpwm+0x204>)
 8008ae4:	881a      	ldrh	r2, [r3, #0]
 8008ae6:	4b18      	ldr	r3, [pc, #96]	@ (8008b48 <setpwm+0x220>)
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	639a      	str	r2, [r3, #56]	@ 0x38
	    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, PWM_C);
 8008aec:	4b11      	ldr	r3, [pc, #68]	@ (8008b34 <setpwm+0x20c>)
 8008aee:	881a      	ldrh	r2, [r3, #0]
 8008af0:	4b15      	ldr	r3, [pc, #84]	@ (8008b48 <setpwm+0x220>)
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8008af6:	bf00      	nop
 8008af8:	bd80      	pop	{r7, pc}
 8008afa:	bf00      	nop
 8008afc:	f3af 8000 	nop.w
 8008b00:	00000000 	.word	0x00000000
 8008b04:	40a76e00 	.word	0x40a76e00
 8008b08:	9999999a 	.word	0x9999999a
 8008b0c:	3fd99999 	.word	0x3fd99999
 8008b10:	66666666 	.word	0x66666666
 8008b14:	40066666 	.word	0x40066666
 8008b18:	20000530 	.word	0x20000530
 8008b1c:	40200000 	.word	0x40200000
 8008b20:	3ff00000 	.word	0x3ff00000
 8008b24:	2000057c 	.word	0x2000057c
 8008b28:	20000534 	.word	0x20000534
 8008b2c:	2000057e 	.word	0x2000057e
 8008b30:	20000538 	.word	0x20000538
 8008b34:	20000580 	.word	0x20000580
 8008b38:	2000050c 	.word	0x2000050c
 8008b3c:	20000510 	.word	0x20000510
 8008b40:	20000514 	.word	0x20000514
 8008b44:	20000500 	.word	0x20000500
 8008b48:	200006d4 	.word	0x200006d4

08008b4c <update_PID>:

void update_PID()
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	af00      	add	r7, sp, #0
    if((velocity_ref > -100 && velocity_ref <= 0) || (velocity_ref > 0 && velocity_ref <= 100))
 8008b50:	4ba2      	ldr	r3, [pc, #648]	@ (8008ddc <update_PID+0x290>)
 8008b52:	edd3 7a00 	vldr	s15, [r3]
 8008b56:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8008de0 <update_PID+0x294>
 8008b5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b62:	dd07      	ble.n	8008b74 <update_PID+0x28>
 8008b64:	4b9d      	ldr	r3, [pc, #628]	@ (8008ddc <update_PID+0x290>)
 8008b66:	edd3 7a00 	vldr	s15, [r3]
 8008b6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b72:	d911      	bls.n	8008b98 <update_PID+0x4c>
 8008b74:	4b99      	ldr	r3, [pc, #612]	@ (8008ddc <update_PID+0x290>)
 8008b76:	edd3 7a00 	vldr	s15, [r3]
 8008b7a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b82:	dd10      	ble.n	8008ba6 <update_PID+0x5a>
 8008b84:	4b95      	ldr	r3, [pc, #596]	@ (8008ddc <update_PID+0x290>)
 8008b86:	edd3 7a00 	vldr	s15, [r3]
 8008b8a:	ed9f 7a96 	vldr	s14, [pc, #600]	@ 8008de4 <update_PID+0x298>
 8008b8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b96:	d806      	bhi.n	8008ba6 <update_PID+0x5a>
    {
        Ki = 0.8;
 8008b98:	4b93      	ldr	r3, [pc, #588]	@ (8008de8 <update_PID+0x29c>)
 8008b9a:	4a94      	ldr	r2, [pc, #592]	@ (8008dec <update_PID+0x2a0>)
 8008b9c:	601a      	str	r2, [r3, #0]
        Kp = 0.9;
 8008b9e:	4b94      	ldr	r3, [pc, #592]	@ (8008df0 <update_PID+0x2a4>)
 8008ba0:	4a94      	ldr	r2, [pc, #592]	@ (8008df4 <update_PID+0x2a8>)
 8008ba2:	601a      	str	r2, [r3, #0]
 8008ba4:	e182      	b.n	8008eac <update_PID+0x360>
    }
    else if((velocity_ref > -150 && velocity_ref <= -100)||(velocity_ref > 100 && velocity_ref <= 150))
 8008ba6:	4b8d      	ldr	r3, [pc, #564]	@ (8008ddc <update_PID+0x290>)
 8008ba8:	edd3 7a00 	vldr	s15, [r3]
 8008bac:	ed9f 7a92 	vldr	s14, [pc, #584]	@ 8008df8 <update_PID+0x2ac>
 8008bb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bb8:	dd09      	ble.n	8008bce <update_PID+0x82>
 8008bba:	4b88      	ldr	r3, [pc, #544]	@ (8008ddc <update_PID+0x290>)
 8008bbc:	edd3 7a00 	vldr	s15, [r3]
 8008bc0:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8008de0 <update_PID+0x294>
 8008bc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bcc:	d913      	bls.n	8008bf6 <update_PID+0xaa>
 8008bce:	4b83      	ldr	r3, [pc, #524]	@ (8008ddc <update_PID+0x290>)
 8008bd0:	edd3 7a00 	vldr	s15, [r3]
 8008bd4:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8008de4 <update_PID+0x298>
 8008bd8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008bdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008be0:	dd11      	ble.n	8008c06 <update_PID+0xba>
 8008be2:	4b7e      	ldr	r3, [pc, #504]	@ (8008ddc <update_PID+0x290>)
 8008be4:	edd3 7a00 	vldr	s15, [r3]
 8008be8:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 8008dfc <update_PID+0x2b0>
 8008bec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bf4:	d807      	bhi.n	8008c06 <update_PID+0xba>
    {
        Ki = 1.0;
 8008bf6:	4b7c      	ldr	r3, [pc, #496]	@ (8008de8 <update_PID+0x29c>)
 8008bf8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8008bfc:	601a      	str	r2, [r3, #0]
        Kp = 1.1;
 8008bfe:	4b7c      	ldr	r3, [pc, #496]	@ (8008df0 <update_PID+0x2a4>)
 8008c00:	4a7f      	ldr	r2, [pc, #508]	@ (8008e00 <update_PID+0x2b4>)
 8008c02:	601a      	str	r2, [r3, #0]
 8008c04:	e152      	b.n	8008eac <update_PID+0x360>
    }
    else if((velocity_ref > -250 && velocity_ref <= -150)||(velocity_ref > 150 && velocity_ref <= 250))
 8008c06:	4b75      	ldr	r3, [pc, #468]	@ (8008ddc <update_PID+0x290>)
 8008c08:	edd3 7a00 	vldr	s15, [r3]
 8008c0c:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8008e04 <update_PID+0x2b8>
 8008c10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c18:	dd09      	ble.n	8008c2e <update_PID+0xe2>
 8008c1a:	4b70      	ldr	r3, [pc, #448]	@ (8008ddc <update_PID+0x290>)
 8008c1c:	edd3 7a00 	vldr	s15, [r3]
 8008c20:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 8008df8 <update_PID+0x2ac>
 8008c24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c2c:	d913      	bls.n	8008c56 <update_PID+0x10a>
 8008c2e:	4b6b      	ldr	r3, [pc, #428]	@ (8008ddc <update_PID+0x290>)
 8008c30:	edd3 7a00 	vldr	s15, [r3]
 8008c34:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8008dfc <update_PID+0x2b0>
 8008c38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c40:	dd10      	ble.n	8008c64 <update_PID+0x118>
 8008c42:	4b66      	ldr	r3, [pc, #408]	@ (8008ddc <update_PID+0x290>)
 8008c44:	edd3 7a00 	vldr	s15, [r3]
 8008c48:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8008e08 <update_PID+0x2bc>
 8008c4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c54:	d806      	bhi.n	8008c64 <update_PID+0x118>
    {
        Ki = 1.1;
 8008c56:	4b64      	ldr	r3, [pc, #400]	@ (8008de8 <update_PID+0x29c>)
 8008c58:	4a69      	ldr	r2, [pc, #420]	@ (8008e00 <update_PID+0x2b4>)
 8008c5a:	601a      	str	r2, [r3, #0]
        Kp = 1.1;
 8008c5c:	4b64      	ldr	r3, [pc, #400]	@ (8008df0 <update_PID+0x2a4>)
 8008c5e:	4a68      	ldr	r2, [pc, #416]	@ (8008e00 <update_PID+0x2b4>)
 8008c60:	601a      	str	r2, [r3, #0]
 8008c62:	e123      	b.n	8008eac <update_PID+0x360>
    }
    else if((velocity_ref > -350 && velocity_ref <= -250)||(velocity_ref > 250 && velocity_ref <= 350))
 8008c64:	4b5d      	ldr	r3, [pc, #372]	@ (8008ddc <update_PID+0x290>)
 8008c66:	edd3 7a00 	vldr	s15, [r3]
 8008c6a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8008e0c <update_PID+0x2c0>
 8008c6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c76:	dd09      	ble.n	8008c8c <update_PID+0x140>
 8008c78:	4b58      	ldr	r3, [pc, #352]	@ (8008ddc <update_PID+0x290>)
 8008c7a:	edd3 7a00 	vldr	s15, [r3]
 8008c7e:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8008e04 <update_PID+0x2b8>
 8008c82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c8a:	d913      	bls.n	8008cb4 <update_PID+0x168>
 8008c8c:	4b53      	ldr	r3, [pc, #332]	@ (8008ddc <update_PID+0x290>)
 8008c8e:	edd3 7a00 	vldr	s15, [r3]
 8008c92:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8008e08 <update_PID+0x2bc>
 8008c96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008c9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c9e:	dd10      	ble.n	8008cc2 <update_PID+0x176>
 8008ca0:	4b4e      	ldr	r3, [pc, #312]	@ (8008ddc <update_PID+0x290>)
 8008ca2:	edd3 7a00 	vldr	s15, [r3]
 8008ca6:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8008e10 <update_PID+0x2c4>
 8008caa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cb2:	d806      	bhi.n	8008cc2 <update_PID+0x176>
    {
        Ki = 1.1;
 8008cb4:	4b4c      	ldr	r3, [pc, #304]	@ (8008de8 <update_PID+0x29c>)
 8008cb6:	4a52      	ldr	r2, [pc, #328]	@ (8008e00 <update_PID+0x2b4>)
 8008cb8:	601a      	str	r2, [r3, #0]
        Kp = 0.9;
 8008cba:	4b4d      	ldr	r3, [pc, #308]	@ (8008df0 <update_PID+0x2a4>)
 8008cbc:	4a4d      	ldr	r2, [pc, #308]	@ (8008df4 <update_PID+0x2a8>)
 8008cbe:	601a      	str	r2, [r3, #0]
 8008cc0:	e0f4      	b.n	8008eac <update_PID+0x360>
    }
    else if((velocity_ref > -500 && velocity_ref <= -350)||(velocity_ref > 350 && velocity_ref <= 500))
 8008cc2:	4b46      	ldr	r3, [pc, #280]	@ (8008ddc <update_PID+0x290>)
 8008cc4:	edd3 7a00 	vldr	s15, [r3]
 8008cc8:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8008e14 <update_PID+0x2c8>
 8008ccc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008cd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cd4:	dd09      	ble.n	8008cea <update_PID+0x19e>
 8008cd6:	4b41      	ldr	r3, [pc, #260]	@ (8008ddc <update_PID+0x290>)
 8008cd8:	edd3 7a00 	vldr	s15, [r3]
 8008cdc:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8008e0c <update_PID+0x2c0>
 8008ce0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ce8:	d913      	bls.n	8008d12 <update_PID+0x1c6>
 8008cea:	4b3c      	ldr	r3, [pc, #240]	@ (8008ddc <update_PID+0x290>)
 8008cec:	edd3 7a00 	vldr	s15, [r3]
 8008cf0:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8008e10 <update_PID+0x2c4>
 8008cf4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cfc:	dd10      	ble.n	8008d20 <update_PID+0x1d4>
 8008cfe:	4b37      	ldr	r3, [pc, #220]	@ (8008ddc <update_PID+0x290>)
 8008d00:	edd3 7a00 	vldr	s15, [r3]
 8008d04:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8008e18 <update_PID+0x2cc>
 8008d08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008d0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d10:	d806      	bhi.n	8008d20 <update_PID+0x1d4>
    {
        Ki = 1.3;
 8008d12:	4b35      	ldr	r3, [pc, #212]	@ (8008de8 <update_PID+0x29c>)
 8008d14:	4a41      	ldr	r2, [pc, #260]	@ (8008e1c <update_PID+0x2d0>)
 8008d16:	601a      	str	r2, [r3, #0]
        Kp = 1.6;
 8008d18:	4b35      	ldr	r3, [pc, #212]	@ (8008df0 <update_PID+0x2a4>)
 8008d1a:	4a41      	ldr	r2, [pc, #260]	@ (8008e20 <update_PID+0x2d4>)
 8008d1c:	601a      	str	r2, [r3, #0]
 8008d1e:	e0c5      	b.n	8008eac <update_PID+0x360>
    }
    else if((velocity_ref > -750 && velocity_ref <= -500)||(velocity_ref > 500 && velocity_ref <= 750))
 8008d20:	4b2e      	ldr	r3, [pc, #184]	@ (8008ddc <update_PID+0x290>)
 8008d22:	edd3 7a00 	vldr	s15, [r3]
 8008d26:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8008e24 <update_PID+0x2d8>
 8008d2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d32:	dd09      	ble.n	8008d48 <update_PID+0x1fc>
 8008d34:	4b29      	ldr	r3, [pc, #164]	@ (8008ddc <update_PID+0x290>)
 8008d36:	edd3 7a00 	vldr	s15, [r3]
 8008d3a:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8008e14 <update_PID+0x2c8>
 8008d3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d46:	d913      	bls.n	8008d70 <update_PID+0x224>
 8008d48:	4b24      	ldr	r3, [pc, #144]	@ (8008ddc <update_PID+0x290>)
 8008d4a:	edd3 7a00 	vldr	s15, [r3]
 8008d4e:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8008e18 <update_PID+0x2cc>
 8008d52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d5a:	dd10      	ble.n	8008d7e <update_PID+0x232>
 8008d5c:	4b1f      	ldr	r3, [pc, #124]	@ (8008ddc <update_PID+0x290>)
 8008d5e:	edd3 7a00 	vldr	s15, [r3]
 8008d62:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8008e28 <update_PID+0x2dc>
 8008d66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d6e:	d806      	bhi.n	8008d7e <update_PID+0x232>
    {
        Ki = 1.6;
 8008d70:	4b1d      	ldr	r3, [pc, #116]	@ (8008de8 <update_PID+0x29c>)
 8008d72:	4a2b      	ldr	r2, [pc, #172]	@ (8008e20 <update_PID+0x2d4>)
 8008d74:	601a      	str	r2, [r3, #0]
        Kp = 1.7;
 8008d76:	4b1e      	ldr	r3, [pc, #120]	@ (8008df0 <update_PID+0x2a4>)
 8008d78:	4a2c      	ldr	r2, [pc, #176]	@ (8008e2c <update_PID+0x2e0>)
 8008d7a:	601a      	str	r2, [r3, #0]
 8008d7c:	e096      	b.n	8008eac <update_PID+0x360>
    }
    else if((velocity_ref > -1000 && velocity_ref <= -750)||(velocity_ref > 750 && velocity_ref <= 1000))
 8008d7e:	4b17      	ldr	r3, [pc, #92]	@ (8008ddc <update_PID+0x290>)
 8008d80:	edd3 7a00 	vldr	s15, [r3]
 8008d84:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8008e30 <update_PID+0x2e4>
 8008d88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d90:	dd09      	ble.n	8008da6 <update_PID+0x25a>
 8008d92:	4b12      	ldr	r3, [pc, #72]	@ (8008ddc <update_PID+0x290>)
 8008d94:	edd3 7a00 	vldr	s15, [r3]
 8008d98:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8008e24 <update_PID+0x2d8>
 8008d9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008da4:	d913      	bls.n	8008dce <update_PID+0x282>
 8008da6:	4b0d      	ldr	r3, [pc, #52]	@ (8008ddc <update_PID+0x290>)
 8008da8:	edd3 7a00 	vldr	s15, [r3]
 8008dac:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8008e28 <update_PID+0x2dc>
 8008db0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008db8:	dd42      	ble.n	8008e40 <update_PID+0x2f4>
 8008dba:	4b08      	ldr	r3, [pc, #32]	@ (8008ddc <update_PID+0x290>)
 8008dbc:	edd3 7a00 	vldr	s15, [r3]
 8008dc0:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8008e34 <update_PID+0x2e8>
 8008dc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dcc:	d838      	bhi.n	8008e40 <update_PID+0x2f4>
    {
        Ki = 1.8;
 8008dce:	4b06      	ldr	r3, [pc, #24]	@ (8008de8 <update_PID+0x29c>)
 8008dd0:	4a19      	ldr	r2, [pc, #100]	@ (8008e38 <update_PID+0x2ec>)
 8008dd2:	601a      	str	r2, [r3, #0]
        Kp = 2.1;
 8008dd4:	4b06      	ldr	r3, [pc, #24]	@ (8008df0 <update_PID+0x2a4>)
 8008dd6:	4a19      	ldr	r2, [pc, #100]	@ (8008e3c <update_PID+0x2f0>)
 8008dd8:	601a      	str	r2, [r3, #0]
 8008dda:	e067      	b.n	8008eac <update_PID+0x360>
 8008ddc:	2000028c 	.word	0x2000028c
 8008de0:	c2c80000 	.word	0xc2c80000
 8008de4:	42c80000 	.word	0x42c80000
 8008de8:	20000290 	.word	0x20000290
 8008dec:	3f4ccccd 	.word	0x3f4ccccd
 8008df0:	20000294 	.word	0x20000294
 8008df4:	3f666666 	.word	0x3f666666
 8008df8:	c3160000 	.word	0xc3160000
 8008dfc:	43160000 	.word	0x43160000
 8008e00:	3f8ccccd 	.word	0x3f8ccccd
 8008e04:	c37a0000 	.word	0xc37a0000
 8008e08:	437a0000 	.word	0x437a0000
 8008e0c:	c3af0000 	.word	0xc3af0000
 8008e10:	43af0000 	.word	0x43af0000
 8008e14:	c3fa0000 	.word	0xc3fa0000
 8008e18:	43fa0000 	.word	0x43fa0000
 8008e1c:	3fa66666 	.word	0x3fa66666
 8008e20:	3fcccccd 	.word	0x3fcccccd
 8008e24:	c43b8000 	.word	0xc43b8000
 8008e28:	443b8000 	.word	0x443b8000
 8008e2c:	3fd9999a 	.word	0x3fd9999a
 8008e30:	c47a0000 	.word	0xc47a0000
 8008e34:	447a0000 	.word	0x447a0000
 8008e38:	3fe66666 	.word	0x3fe66666
 8008e3c:	40066666 	.word	0x40066666
    }
    else if((velocity_ref > -1500 && velocity_ref <= -1000)||(velocity_ref > 1000 && velocity_ref <= 1500))
 8008e40:	4b1d      	ldr	r3, [pc, #116]	@ (8008eb8 <update_PID+0x36c>)
 8008e42:	edd3 7a00 	vldr	s15, [r3]
 8008e46:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8008ebc <update_PID+0x370>
 8008e4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008e4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e52:	dd09      	ble.n	8008e68 <update_PID+0x31c>
 8008e54:	4b18      	ldr	r3, [pc, #96]	@ (8008eb8 <update_PID+0x36c>)
 8008e56:	edd3 7a00 	vldr	s15, [r3]
 8008e5a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8008ec0 <update_PID+0x374>
 8008e5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e66:	d913      	bls.n	8008e90 <update_PID+0x344>
 8008e68:	4b13      	ldr	r3, [pc, #76]	@ (8008eb8 <update_PID+0x36c>)
 8008e6a:	edd3 7a00 	vldr	s15, [r3]
 8008e6e:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8008ec4 <update_PID+0x378>
 8008e72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e7a:	dd10      	ble.n	8008e9e <update_PID+0x352>
 8008e7c:	4b0e      	ldr	r3, [pc, #56]	@ (8008eb8 <update_PID+0x36c>)
 8008e7e:	edd3 7a00 	vldr	s15, [r3]
 8008e82:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8008ec8 <update_PID+0x37c>
 8008e86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e8e:	d806      	bhi.n	8008e9e <update_PID+0x352>
    {
        Ki = 1.9;
 8008e90:	4b0e      	ldr	r3, [pc, #56]	@ (8008ecc <update_PID+0x380>)
 8008e92:	4a0f      	ldr	r2, [pc, #60]	@ (8008ed0 <update_PID+0x384>)
 8008e94:	601a      	str	r2, [r3, #0]
        Kp = 2.2;
 8008e96:	4b0f      	ldr	r3, [pc, #60]	@ (8008ed4 <update_PID+0x388>)
 8008e98:	4a0f      	ldr	r2, [pc, #60]	@ (8008ed8 <update_PID+0x38c>)
 8008e9a:	601a      	str	r2, [r3, #0]
 8008e9c:	e006      	b.n	8008eac <update_PID+0x360>
    }
    else
    {
        Ki = 2.2;
 8008e9e:	4b0b      	ldr	r3, [pc, #44]	@ (8008ecc <update_PID+0x380>)
 8008ea0:	4a0d      	ldr	r2, [pc, #52]	@ (8008ed8 <update_PID+0x38c>)
 8008ea2:	601a      	str	r2, [r3, #0]
        Kp = 2.8;
 8008ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8008ed4 <update_PID+0x388>)
 8008ea6:	4a0d      	ldr	r2, [pc, #52]	@ (8008edc <update_PID+0x390>)
 8008ea8:	601a      	str	r2, [r3, #0]
    }
}
 8008eaa:	bf00      	nop
 8008eac:	bf00      	nop
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr
 8008eb6:	bf00      	nop
 8008eb8:	2000028c 	.word	0x2000028c
 8008ebc:	c4bb8000 	.word	0xc4bb8000
 8008ec0:	c47a0000 	.word	0xc47a0000
 8008ec4:	447a0000 	.word	0x447a0000
 8008ec8:	44bb8000 	.word	0x44bb8000
 8008ecc:	20000290 	.word	0x20000290
 8008ed0:	3ff33333 	.word	0x3ff33333
 8008ed4:	20000294 	.word	0x20000294
 8008ed8:	400ccccd 	.word	0x400ccccd
 8008edc:	40333333 	.word	0x40333333

08008ee0 <position_loop>:
{

}

void position_loop()
{
 8008ee0:	b5b0      	push	{r4, r5, r7, lr}
 8008ee2:	b086      	sub	sp, #24
 8008ee4:	af00      	add	r7, sp, #0
	    static float raw_angle_prev = 0;
	    static int turn_count = 0;

	    static float velocity_ref_prev = 0; // Lu gi tr trc  ca velocity_ref

	    float raw_angle = AS5147U_GetAngleRad();  // [0, 2]
 8008ee6:	f7ff fb03 	bl	80084f0 <AS5147U_GetAngleRad>
 8008eea:	ed87 0a05 	vstr	s0, [r7, #20]
	    float delta = raw_angle - raw_angle_prev;
 8008eee:	4b80      	ldr	r3, [pc, #512]	@ (80090f0 <position_loop+0x210>)
 8008ef0:	edd3 7a00 	vldr	s15, [r3]
 8008ef4:	ed97 7a05 	vldr	s14, [r7, #20]
 8008ef8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008efc:	edc7 7a04 	vstr	s15, [r7, #16]

	    if (delta > M_PI) turn_count--;
 8008f00:	6938      	ldr	r0, [r7, #16]
 8008f02:	f7f7 fb41 	bl	8000588 <__aeabi_f2d>
 8008f06:	a376      	add	r3, pc, #472	@ (adr r3, 80090e0 <position_loop+0x200>)
 8008f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f0c:	f7f7 fe24 	bl	8000b58 <__aeabi_dcmpgt>
 8008f10:	4603      	mov	r3, r0
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d005      	beq.n	8008f22 <position_loop+0x42>
 8008f16:	4b77      	ldr	r3, [pc, #476]	@ (80090f4 <position_loop+0x214>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	3b01      	subs	r3, #1
 8008f1c:	4a75      	ldr	r2, [pc, #468]	@ (80090f4 <position_loop+0x214>)
 8008f1e:	6013      	str	r3, [r2, #0]
 8008f20:	e00f      	b.n	8008f42 <position_loop+0x62>
	    else if (delta < -M_PI) turn_count++;
 8008f22:	6938      	ldr	r0, [r7, #16]
 8008f24:	f7f7 fb30 	bl	8000588 <__aeabi_f2d>
 8008f28:	a36f      	add	r3, pc, #444	@ (adr r3, 80090e8 <position_loop+0x208>)
 8008f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f2e:	f7f7 fdf5 	bl	8000b1c <__aeabi_dcmplt>
 8008f32:	4603      	mov	r3, r0
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d004      	beq.n	8008f42 <position_loop+0x62>
 8008f38:	4b6e      	ldr	r3, [pc, #440]	@ (80090f4 <position_loop+0x214>)
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	3301      	adds	r3, #1
 8008f3e:	4a6d      	ldr	r2, [pc, #436]	@ (80090f4 <position_loop+0x214>)
 8008f40:	6013      	str	r3, [r2, #0]

	    raw_angle_prev = raw_angle;
 8008f42:	4a6b      	ldr	r2, [pc, #428]	@ (80090f0 <position_loop+0x210>)
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	6013      	str	r3, [r2, #0]

	    // Multi-turn position
	    theta_now = raw_angle + turn_count * 2.0f * M_PI;
 8008f48:	6978      	ldr	r0, [r7, #20]
 8008f4a:	f7f7 fb1d 	bl	8000588 <__aeabi_f2d>
 8008f4e:	4604      	mov	r4, r0
 8008f50:	460d      	mov	r5, r1
 8008f52:	4b68      	ldr	r3, [pc, #416]	@ (80090f4 <position_loop+0x214>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	ee07 3a90 	vmov	s15, r3
 8008f5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008f5e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008f62:	ee17 0a90 	vmov	r0, s15
 8008f66:	f7f7 fb0f 	bl	8000588 <__aeabi_f2d>
 8008f6a:	a35d      	add	r3, pc, #372	@ (adr r3, 80090e0 <position_loop+0x200>)
 8008f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f70:	f7f7 fb62 	bl	8000638 <__aeabi_dmul>
 8008f74:	4602      	mov	r2, r0
 8008f76:	460b      	mov	r3, r1
 8008f78:	4620      	mov	r0, r4
 8008f7a:	4629      	mov	r1, r5
 8008f7c:	f7f7 f9a6 	bl	80002cc <__adddf3>
 8008f80:	4602      	mov	r2, r0
 8008f82:	460b      	mov	r3, r1
 8008f84:	4610      	mov	r0, r2
 8008f86:	4619      	mov	r1, r3
 8008f88:	f7f7 fe4e 	bl	8000c28 <__aeabi_d2f>
 8008f8c:	4603      	mov	r3, r0
 8008f8e:	4a5a      	ldr	r2, [pc, #360]	@ (80090f8 <position_loop+0x218>)
 8008f90:	6013      	str	r3, [r2, #0]
	    error_pos = theta_ref - theta_now;
 8008f92:	4b5a      	ldr	r3, [pc, #360]	@ (80090fc <position_loop+0x21c>)
 8008f94:	ed93 7a00 	vldr	s14, [r3]
 8008f98:	4b57      	ldr	r3, [pc, #348]	@ (80090f8 <position_loop+0x218>)
 8008f9a:	edd3 7a00 	vldr	s15, [r3]
 8008f9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008fa2:	4b57      	ldr	r3, [pc, #348]	@ (8009100 <position_loop+0x220>)
 8008fa4:	edc3 7a00 	vstr	s15, [r3]

	    // PID v tr
	    error_pos_sum += error_pos * position_dt;
 8008fa8:	4b55      	ldr	r3, [pc, #340]	@ (8009100 <position_loop+0x220>)
 8008faa:	ed93 7a00 	vldr	s14, [r3]
 8008fae:	4b55      	ldr	r3, [pc, #340]	@ (8009104 <position_loop+0x224>)
 8008fb0:	edd3 7a00 	vldr	s15, [r3]
 8008fb4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008fb8:	4b53      	ldr	r3, [pc, #332]	@ (8009108 <position_loop+0x228>)
 8008fba:	edd3 7a00 	vldr	s15, [r3]
 8008fbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008fc2:	4b51      	ldr	r3, [pc, #324]	@ (8009108 <position_loop+0x228>)
 8008fc4:	edc3 7a00 	vstr	s15, [r3]
	    error_pos_sum = fminf(fmaxf(error_pos_sum, -0.5f), 0.5f);
 8008fc8:	4b4f      	ldr	r3, [pc, #316]	@ (8009108 <position_loop+0x228>)
 8008fca:	edd3 7a00 	vldr	s15, [r3]
 8008fce:	eefe 0a00 	vmov.f32	s1, #224	@ 0xbf000000 -0.5
 8008fd2:	eeb0 0a67 	vmov.f32	s0, s15
 8008fd6:	f00a ffaf 	bl	8013f38 <fmaxf>
 8008fda:	eef0 7a40 	vmov.f32	s15, s0
 8008fde:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 8008fe2:	eeb0 0a67 	vmov.f32	s0, s15
 8008fe6:	f00a ffc4 	bl	8013f72 <fminf>
 8008fea:	eef0 7a40 	vmov.f32	s15, s0
 8008fee:	4b46      	ldr	r3, [pc, #280]	@ (8009108 <position_loop+0x228>)
 8008ff0:	edc3 7a00 	vstr	s15, [r3]

//	    float derivative_pos = (error_pos - error_pos_prev) / position_dt;
//	    error_pos_prev = error_pos;

	    float velocity_unclamped = Kp_pos * error_pos + Ki_pos * error_pos_sum;// + Kd_pos * derivative_pos;
 8008ff4:	4b45      	ldr	r3, [pc, #276]	@ (800910c <position_loop+0x22c>)
 8008ff6:	ed93 7a00 	vldr	s14, [r3]
 8008ffa:	4b41      	ldr	r3, [pc, #260]	@ (8009100 <position_loop+0x220>)
 8008ffc:	edd3 7a00 	vldr	s15, [r3]
 8009000:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009004:	4b42      	ldr	r3, [pc, #264]	@ (8009110 <position_loop+0x230>)
 8009006:	edd3 6a00 	vldr	s13, [r3]
 800900a:	4b3f      	ldr	r3, [pc, #252]	@ (8009108 <position_loop+0x228>)
 800900c:	edd3 7a00 	vldr	s15, [r3]
 8009010:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009014:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009018:	edc7 7a03 	vstr	s15, [r7, #12]
	    velocity_unclamped = fminf(fmaxf(velocity_unclamped, -1000), 1000);
 800901c:	eddf 0a3d 	vldr	s1, [pc, #244]	@ 8009114 <position_loop+0x234>
 8009020:	ed97 0a03 	vldr	s0, [r7, #12]
 8009024:	f00a ff88 	bl	8013f38 <fmaxf>
 8009028:	eef0 7a40 	vmov.f32	s15, s0
 800902c:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 8009118 <position_loop+0x238>
 8009030:	eeb0 0a67 	vmov.f32	s0, s15
 8009034:	f00a ff9d 	bl	8013f72 <fminf>
 8009038:	ed87 0a03 	vstr	s0, [r7, #12]

	    // Ramping gii hn tc  thay i ca velocity_ref
	    float velocity_ramp = 1000.0f;  // Gi tr ramping (n v: rad/s)
 800903c:	4b37      	ldr	r3, [pc, #220]	@ (800911c <position_loop+0x23c>)
 800903e:	60bb      	str	r3, [r7, #8]
	    float velocity_rate = (velocity_unclamped - velocity_ref_prev) / position_dt;
 8009040:	4b37      	ldr	r3, [pc, #220]	@ (8009120 <position_loop+0x240>)
 8009042:	edd3 7a00 	vldr	s15, [r3]
 8009046:	ed97 7a03 	vldr	s14, [r7, #12]
 800904a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800904e:	4b2d      	ldr	r3, [pc, #180]	@ (8009104 <position_loop+0x224>)
 8009050:	ed93 7a00 	vldr	s14, [r3]
 8009054:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009058:	edc7 7a01 	vstr	s15, [r7, #4]

	    if (velocity_rate > velocity_ramp)
 800905c:	ed97 7a01 	vldr	s14, [r7, #4]
 8009060:	edd7 7a02 	vldr	s15, [r7, #8]
 8009064:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800906c:	dd0f      	ble.n	800908e <position_loop+0x1ae>
	        velocity_ref = velocity_ref_prev + velocity_ramp * position_dt;
 800906e:	4b25      	ldr	r3, [pc, #148]	@ (8009104 <position_loop+0x224>)
 8009070:	ed93 7a00 	vldr	s14, [r3]
 8009074:	edd7 7a02 	vldr	s15, [r7, #8]
 8009078:	ee27 7a27 	vmul.f32	s14, s14, s15
 800907c:	4b28      	ldr	r3, [pc, #160]	@ (8009120 <position_loop+0x240>)
 800907e:	edd3 7a00 	vldr	s15, [r3]
 8009082:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009086:	4b27      	ldr	r3, [pc, #156]	@ (8009124 <position_loop+0x244>)
 8009088:	edc3 7a00 	vstr	s15, [r3]
 800908c:	e01d      	b.n	80090ca <position_loop+0x1ea>
	    else if (velocity_rate < -velocity_ramp)
 800908e:	edd7 7a02 	vldr	s15, [r7, #8]
 8009092:	eef1 7a67 	vneg.f32	s15, s15
 8009096:	ed97 7a01 	vldr	s14, [r7, #4]
 800909a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800909e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090a2:	d50f      	bpl.n	80090c4 <position_loop+0x1e4>
	        velocity_ref = velocity_ref_prev - velocity_ramp * position_dt;
 80090a4:	4b1e      	ldr	r3, [pc, #120]	@ (8009120 <position_loop+0x240>)
 80090a6:	ed93 7a00 	vldr	s14, [r3]
 80090aa:	4b16      	ldr	r3, [pc, #88]	@ (8009104 <position_loop+0x224>)
 80090ac:	edd3 6a00 	vldr	s13, [r3]
 80090b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80090b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80090b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80090bc:	4b19      	ldr	r3, [pc, #100]	@ (8009124 <position_loop+0x244>)
 80090be:	edc3 7a00 	vstr	s15, [r3]
 80090c2:	e002      	b.n	80090ca <position_loop+0x1ea>
	    else
	        velocity_ref = velocity_unclamped;
 80090c4:	4a17      	ldr	r2, [pc, #92]	@ (8009124 <position_loop+0x244>)
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	6013      	str	r3, [r2, #0]

	    velocity_ref_prev = velocity_ref; // Cp nht gi tr trc 
 80090ca:	4b16      	ldr	r3, [pc, #88]	@ (8009124 <position_loop+0x244>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	4a14      	ldr	r2, [pc, #80]	@ (8009120 <position_loop+0x240>)
 80090d0:	6013      	str	r3, [r2, #0]
}
 80090d2:	bf00      	nop
 80090d4:	3718      	adds	r7, #24
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bdb0      	pop	{r4, r5, r7, pc}
 80090da:	bf00      	nop
 80090dc:	f3af 8000 	nop.w
 80090e0:	54442d18 	.word	0x54442d18
 80090e4:	400921fb 	.word	0x400921fb
 80090e8:	54442d18 	.word	0x54442d18
 80090ec:	c00921fb 	.word	0xc00921fb
 80090f0:	20000930 	.word	0x20000930
 80090f4:	20000934 	.word	0x20000934
 80090f8:	20000568 	.word	0x20000568
 80090fc:	20000558 	.word	0x20000558
 8009100:	20000564 	.word	0x20000564
 8009104:	200002b0 	.word	0x200002b0
 8009108:	20000938 	.word	0x20000938
 800910c:	200002a4 	.word	0x200002a4
 8009110:	200002a0 	.word	0x200002a0
 8009114:	c47a0000 	.word	0xc47a0000
 8009118:	447a0000 	.word	0x447a0000
 800911c:	447a0000 	.word	0x447a0000
 8009120:	2000093c 	.word	0x2000093c
 8009124:	2000028c 	.word	0x2000028c

08009128 <Speed_Loop>:

void Speed_Loop()
{
 8009128:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800912c:	b086      	sub	sp, #24
 800912e:	af00      	add	r7, sp, #0
	//update_speed_dt();
	speed_dt = 0.004;
 8009130:	4bb1      	ldr	r3, [pc, #708]	@ (80093f8 <Speed_Loop+0x2d0>)
 8009132:	4ab2      	ldr	r2, [pc, #712]	@ (80093fc <Speed_Loop+0x2d4>)
 8009134:	601a      	str	r2, [r3, #0]
    static float angle_prev = 0;
    static float error_speed_prev = 0;
    float angle_now = electricalAngle();
 8009136:	f7ff fa13 	bl	8008560 <electricalAngle>
 800913a:	ed87 0a04 	vstr	s0, [r7, #16]
    float delta_angle = angle_now - angle_prev;
 800913e:	4bb0      	ldr	r3, [pc, #704]	@ (8009400 <Speed_Loop+0x2d8>)
 8009140:	edd3 7a00 	vldr	s15, [r3]
 8009144:	ed97 7a04 	vldr	s14, [r7, #16]
 8009148:	ee77 7a67 	vsub.f32	s15, s14, s15
 800914c:	edc7 7a05 	vstr	s15, [r7, #20]

    if (delta_angle > PI) delta_angle -= 2 * PI;
 8009150:	6978      	ldr	r0, [r7, #20]
 8009152:	f7f7 fa19 	bl	8000588 <__aeabi_f2d>
 8009156:	a3a0      	add	r3, pc, #640	@ (adr r3, 80093d8 <Speed_Loop+0x2b0>)
 8009158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800915c:	f7f7 fcfc 	bl	8000b58 <__aeabi_dcmpgt>
 8009160:	4603      	mov	r3, r0
 8009162:	2b00      	cmp	r3, #0
 8009164:	d00f      	beq.n	8009186 <Speed_Loop+0x5e>
 8009166:	6978      	ldr	r0, [r7, #20]
 8009168:	f7f7 fa0e 	bl	8000588 <__aeabi_f2d>
 800916c:	a39c      	add	r3, pc, #624	@ (adr r3, 80093e0 <Speed_Loop+0x2b8>)
 800916e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009172:	f7f7 f8a9 	bl	80002c8 <__aeabi_dsub>
 8009176:	4602      	mov	r2, r0
 8009178:	460b      	mov	r3, r1
 800917a:	4610      	mov	r0, r2
 800917c:	4619      	mov	r1, r3
 800917e:	f7f7 fd53 	bl	8000c28 <__aeabi_d2f>
 8009182:	4603      	mov	r3, r0
 8009184:	617b      	str	r3, [r7, #20]
    if (delta_angle < -PI) delta_angle += 2 * PI;
 8009186:	6978      	ldr	r0, [r7, #20]
 8009188:	f7f7 f9fe 	bl	8000588 <__aeabi_f2d>
 800918c:	a396      	add	r3, pc, #600	@ (adr r3, 80093e8 <Speed_Loop+0x2c0>)
 800918e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009192:	f7f7 fcc3 	bl	8000b1c <__aeabi_dcmplt>
 8009196:	4603      	mov	r3, r0
 8009198:	2b00      	cmp	r3, #0
 800919a:	d00f      	beq.n	80091bc <Speed_Loop+0x94>
 800919c:	6978      	ldr	r0, [r7, #20]
 800919e:	f7f7 f9f3 	bl	8000588 <__aeabi_f2d>
 80091a2:	a38f      	add	r3, pc, #572	@ (adr r3, 80093e0 <Speed_Loop+0x2b8>)
 80091a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a8:	f7f7 f890 	bl	80002cc <__adddf3>
 80091ac:	4602      	mov	r2, r0
 80091ae:	460b      	mov	r3, r1
 80091b0:	4610      	mov	r0, r2
 80091b2:	4619      	mov	r1, r3
 80091b4:	f7f7 fd38 	bl	8000c28 <__aeabi_d2f>
 80091b8:	4603      	mov	r3, r0
 80091ba:	617b      	str	r3, [r7, #20]

    velocity = alpha * velocity + (1 - alpha) * ((delta_angle / speed_dt) * (60.0f / (2.0f * PI)));
 80091bc:	4b91      	ldr	r3, [pc, #580]	@ (8009404 <Speed_Loop+0x2dc>)
 80091be:	ed93 7a00 	vldr	s14, [r3]
 80091c2:	4b91      	ldr	r3, [pc, #580]	@ (8009408 <Speed_Loop+0x2e0>)
 80091c4:	edd3 7a00 	vldr	s15, [r3]
 80091c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091cc:	ee17 0a90 	vmov	r0, s15
 80091d0:	f7f7 f9da 	bl	8000588 <__aeabi_f2d>
 80091d4:	4604      	mov	r4, r0
 80091d6:	460d      	mov	r5, r1
 80091d8:	4b8a      	ldr	r3, [pc, #552]	@ (8009404 <Speed_Loop+0x2dc>)
 80091da:	edd3 7a00 	vldr	s15, [r3]
 80091de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80091e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80091e6:	ee17 0a90 	vmov	r0, s15
 80091ea:	f7f7 f9cd 	bl	8000588 <__aeabi_f2d>
 80091ee:	4680      	mov	r8, r0
 80091f0:	4689      	mov	r9, r1
 80091f2:	4b81      	ldr	r3, [pc, #516]	@ (80093f8 <Speed_Loop+0x2d0>)
 80091f4:	edd3 7a00 	vldr	s15, [r3]
 80091f8:	ed97 7a05 	vldr	s14, [r7, #20]
 80091fc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8009200:	ee16 0a90 	vmov	r0, s13
 8009204:	f7f7 f9c0 	bl	8000588 <__aeabi_f2d>
 8009208:	a379      	add	r3, pc, #484	@ (adr r3, 80093f0 <Speed_Loop+0x2c8>)
 800920a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800920e:	f7f7 fa13 	bl	8000638 <__aeabi_dmul>
 8009212:	4602      	mov	r2, r0
 8009214:	460b      	mov	r3, r1
 8009216:	4640      	mov	r0, r8
 8009218:	4649      	mov	r1, r9
 800921a:	f7f7 fa0d 	bl	8000638 <__aeabi_dmul>
 800921e:	4602      	mov	r2, r0
 8009220:	460b      	mov	r3, r1
 8009222:	4620      	mov	r0, r4
 8009224:	4629      	mov	r1, r5
 8009226:	f7f7 f851 	bl	80002cc <__adddf3>
 800922a:	4602      	mov	r2, r0
 800922c:	460b      	mov	r3, r1
 800922e:	4610      	mov	r0, r2
 8009230:	4619      	mov	r1, r3
 8009232:	f7f7 fcf9 	bl	8000c28 <__aeabi_d2f>
 8009236:	4603      	mov	r3, r0
 8009238:	4a73      	ldr	r2, [pc, #460]	@ (8009408 <Speed_Loop+0x2e0>)
 800923a:	6013      	str	r3, [r2, #0]
   // float abs_speed = fabs(velocity);
    error_speed = velocity_ref - velocity;
 800923c:	4b73      	ldr	r3, [pc, #460]	@ (800940c <Speed_Loop+0x2e4>)
 800923e:	ed93 7a00 	vldr	s14, [r3]
 8009242:	4b71      	ldr	r3, [pc, #452]	@ (8009408 <Speed_Loop+0x2e0>)
 8009244:	edd3 7a00 	vldr	s15, [r3]
 8009248:	ee77 7a67 	vsub.f32	s15, s14, s15
 800924c:	4b70      	ldr	r3, [pc, #448]	@ (8009410 <Speed_Loop+0x2e8>)
 800924e:	edc3 7a00 	vstr	s15, [r3]
    speed_error_sum += error_speed * speed_dt;
 8009252:	4b6f      	ldr	r3, [pc, #444]	@ (8009410 <Speed_Loop+0x2e8>)
 8009254:	ed93 7a00 	vldr	s14, [r3]
 8009258:	4b67      	ldr	r3, [pc, #412]	@ (80093f8 <Speed_Loop+0x2d0>)
 800925a:	edd3 7a00 	vldr	s15, [r3]
 800925e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009262:	4b6c      	ldr	r3, [pc, #432]	@ (8009414 <Speed_Loop+0x2ec>)
 8009264:	edd3 7a00 	vldr	s15, [r3]
 8009268:	ee77 7a27 	vadd.f32	s15, s14, s15
 800926c:	4b69      	ldr	r3, [pc, #420]	@ (8009414 <Speed_Loop+0x2ec>)
 800926e:	edc3 7a00 	vstr	s15, [r3]
    speed_error_sum = fminf(fmaxf(speed_error_sum, -0.8f), 0.8f);
 8009272:	4b68      	ldr	r3, [pc, #416]	@ (8009414 <Speed_Loop+0x2ec>)
 8009274:	edd3 7a00 	vldr	s15, [r3]
 8009278:	eddf 0a67 	vldr	s1, [pc, #412]	@ 8009418 <Speed_Loop+0x2f0>
 800927c:	eeb0 0a67 	vmov.f32	s0, s15
 8009280:	f00a fe5a 	bl	8013f38 <fmaxf>
 8009284:	eef0 7a40 	vmov.f32	s15, s0
 8009288:	eddf 0a64 	vldr	s1, [pc, #400]	@ 800941c <Speed_Loop+0x2f4>
 800928c:	eeb0 0a67 	vmov.f32	s0, s15
 8009290:	f00a fe6f 	bl	8013f72 <fminf>
 8009294:	eef0 7a40 	vmov.f32	s15, s0
 8009298:	4b5e      	ldr	r3, [pc, #376]	@ (8009414 <Speed_Loop+0x2ec>)
 800929a:	edc3 7a00 	vstr	s15, [r3]

    float derivative = (error_speed - error_speed_prev) / speed_dt;
 800929e:	4b5c      	ldr	r3, [pc, #368]	@ (8009410 <Speed_Loop+0x2e8>)
 80092a0:	ed93 7a00 	vldr	s14, [r3]
 80092a4:	4b5e      	ldr	r3, [pc, #376]	@ (8009420 <Speed_Loop+0x2f8>)
 80092a6:	edd3 7a00 	vldr	s15, [r3]
 80092aa:	ee77 6a67 	vsub.f32	s13, s14, s15
 80092ae:	4b52      	ldr	r3, [pc, #328]	@ (80093f8 <Speed_Loop+0x2d0>)
 80092b0:	ed93 7a00 	vldr	s14, [r3]
 80092b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092b8:	edc7 7a03 	vstr	s15, [r7, #12]
    error_speed_prev = error_speed;
 80092bc:	4b54      	ldr	r3, [pc, #336]	@ (8009410 <Speed_Loop+0x2e8>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	4a57      	ldr	r2, [pc, #348]	@ (8009420 <Speed_Loop+0x2f8>)
 80092c2:	6013      	str	r3, [r2, #0]

    float Iq_unlimited = Kp_speed * error_speed + Ki_speed * speed_error_sum + Kd_speed * derivative;
 80092c4:	4b57      	ldr	r3, [pc, #348]	@ (8009424 <Speed_Loop+0x2fc>)
 80092c6:	ed93 7a00 	vldr	s14, [r3]
 80092ca:	4b51      	ldr	r3, [pc, #324]	@ (8009410 <Speed_Loop+0x2e8>)
 80092cc:	edd3 7a00 	vldr	s15, [r3]
 80092d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80092d4:	4b54      	ldr	r3, [pc, #336]	@ (8009428 <Speed_Loop+0x300>)
 80092d6:	edd3 6a00 	vldr	s13, [r3]
 80092da:	4b4e      	ldr	r3, [pc, #312]	@ (8009414 <Speed_Loop+0x2ec>)
 80092dc:	edd3 7a00 	vldr	s15, [r3]
 80092e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80092e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80092e8:	4b50      	ldr	r3, [pc, #320]	@ (800942c <Speed_Loop+0x304>)
 80092ea:	edd3 6a00 	vldr	s13, [r3]
 80092ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80092f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80092f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80092fa:	edc7 7a02 	vstr	s15, [r7, #8]

       float Ts = speed_dt;
 80092fe:	4b3e      	ldr	r3, [pc, #248]	@ (80093f8 <Speed_Loop+0x2d0>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	607b      	str	r3, [r7, #4]
       float Iq_ramp = 1000;
 8009304:	4b4a      	ldr	r3, [pc, #296]	@ (8009430 <Speed_Loop+0x308>)
 8009306:	603b      	str	r3, [r7, #0]
       //float Iq_ramp = 0.5;


       static float Iq_ref_prev = 0.0f;
        Iq_rate = (Iq_unlimited - Iq_ref_prev) / Ts;
 8009308:	4b4a      	ldr	r3, [pc, #296]	@ (8009434 <Speed_Loop+0x30c>)
 800930a:	edd3 7a00 	vldr	s15, [r3]
 800930e:	ed97 7a02 	vldr	s14, [r7, #8]
 8009312:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009316:	ed97 7a01 	vldr	s14, [r7, #4]
 800931a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800931e:	4b46      	ldr	r3, [pc, #280]	@ (8009438 <Speed_Loop+0x310>)
 8009320:	edc3 7a00 	vstr	s15, [r3]
       if (Iq_rate > Iq_ramp)
 8009324:	4b44      	ldr	r3, [pc, #272]	@ (8009438 <Speed_Loop+0x310>)
 8009326:	edd3 7a00 	vldr	s15, [r3]
 800932a:	ed97 7a00 	vldr	s14, [r7]
 800932e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009336:	d50e      	bpl.n	8009356 <Speed_Loop+0x22e>
           Iq_ref = Iq_ref_prev + Iq_ramp * Ts;
 8009338:	ed97 7a00 	vldr	s14, [r7]
 800933c:	edd7 7a01 	vldr	s15, [r7, #4]
 8009340:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009344:	4b3b      	ldr	r3, [pc, #236]	@ (8009434 <Speed_Loop+0x30c>)
 8009346:	edd3 7a00 	vldr	s15, [r3]
 800934a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800934e:	4b3b      	ldr	r3, [pc, #236]	@ (800943c <Speed_Loop+0x314>)
 8009350:	edc3 7a00 	vstr	s15, [r3]
 8009354:	e01d      	b.n	8009392 <Speed_Loop+0x26a>
       else if (Iq_rate < -Iq_ramp)
 8009356:	edd7 7a00 	vldr	s15, [r7]
 800935a:	eeb1 7a67 	vneg.f32	s14, s15
 800935e:	4b36      	ldr	r3, [pc, #216]	@ (8009438 <Speed_Loop+0x310>)
 8009360:	edd3 7a00 	vldr	s15, [r3]
 8009364:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800936c:	dd0e      	ble.n	800938c <Speed_Loop+0x264>
           Iq_ref = Iq_ref_prev - Iq_ramp * Ts;
 800936e:	4b31      	ldr	r3, [pc, #196]	@ (8009434 <Speed_Loop+0x30c>)
 8009370:	ed93 7a00 	vldr	s14, [r3]
 8009374:	edd7 6a00 	vldr	s13, [r7]
 8009378:	edd7 7a01 	vldr	s15, [r7, #4]
 800937c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009380:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009384:	4b2d      	ldr	r3, [pc, #180]	@ (800943c <Speed_Loop+0x314>)
 8009386:	edc3 7a00 	vstr	s15, [r3]
 800938a:	e002      	b.n	8009392 <Speed_Loop+0x26a>
       else
           Iq_ref = Iq_unlimited;
 800938c:	4a2b      	ldr	r2, [pc, #172]	@ (800943c <Speed_Loop+0x314>)
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	6013      	str	r3, [r2, #0]

       Iq_ref = fminf(fmaxf(Iq_ref, -0.3f), 0.3f);
 8009392:	4b2a      	ldr	r3, [pc, #168]	@ (800943c <Speed_Loop+0x314>)
 8009394:	edd3 7a00 	vldr	s15, [r3]
 8009398:	eddf 0a29 	vldr	s1, [pc, #164]	@ 8009440 <Speed_Loop+0x318>
 800939c:	eeb0 0a67 	vmov.f32	s0, s15
 80093a0:	f00a fdca 	bl	8013f38 <fmaxf>
 80093a4:	eef0 7a40 	vmov.f32	s15, s0
 80093a8:	eddf 0a26 	vldr	s1, [pc, #152]	@ 8009444 <Speed_Loop+0x31c>
 80093ac:	eeb0 0a67 	vmov.f32	s0, s15
 80093b0:	f00a fddf 	bl	8013f72 <fminf>
 80093b4:	eef0 7a40 	vmov.f32	s15, s0
 80093b8:	4b20      	ldr	r3, [pc, #128]	@ (800943c <Speed_Loop+0x314>)
 80093ba:	edc3 7a00 	vstr	s15, [r3]


       Iq_ref_prev = Iq_ref;
 80093be:	4b1f      	ldr	r3, [pc, #124]	@ (800943c <Speed_Loop+0x314>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	4a1c      	ldr	r2, [pc, #112]	@ (8009434 <Speed_Loop+0x30c>)
 80093c4:	6013      	str	r3, [r2, #0]

    angle_prev = angle_now;
 80093c6:	4a0e      	ldr	r2, [pc, #56]	@ (8009400 <Speed_Loop+0x2d8>)
 80093c8:	693b      	ldr	r3, [r7, #16]
 80093ca:	6013      	str	r3, [r2, #0]

}
 80093cc:	bf00      	nop
 80093ce:	3718      	adds	r7, #24
 80093d0:	46bd      	mov	sp, r7
 80093d2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80093d6:	bf00      	nop
 80093d8:	54442eea 	.word	0x54442eea
 80093dc:	400921fb 	.word	0x400921fb
 80093e0:	54442eea 	.word	0x54442eea
 80093e4:	401921fb 	.word	0x401921fb
 80093e8:	54442eea 	.word	0x54442eea
 80093ec:	c00921fb 	.word	0xc00921fb
 80093f0:	66ed2a99 	.word	0x66ed2a99
 80093f4:	4023193d 	.word	0x4023193d
 80093f8:	20000570 	.word	0x20000570
 80093fc:	3b83126f 	.word	0x3b83126f
 8009400:	20000940 	.word	0x20000940
 8009404:	200002a8 	.word	0x200002a8
 8009408:	20000560 	.word	0x20000560
 800940c:	2000028c 	.word	0x2000028c
 8009410:	20000578 	.word	0x20000578
 8009414:	20000550 	.word	0x20000550
 8009418:	bf4ccccd 	.word	0xbf4ccccd
 800941c:	3f4ccccd 	.word	0x3f4ccccd
 8009420:	20000944 	.word	0x20000944
 8009424:	20000298 	.word	0x20000298
 8009428:	2000029c 	.word	0x2000029c
 800942c:	2000055c 	.word	0x2000055c
 8009430:	447a0000 	.word	0x447a0000
 8009434:	20000948 	.word	0x20000948
 8009438:	200005b8 	.word	0x200005b8
 800943c:	20000288 	.word	0x20000288
 8009440:	be99999a 	.word	0xbe99999a
 8009444:	3e99999a 	.word	0x3e99999a

08009448 <Current_Loop>:


void Current_Loop()
{
 8009448:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800944c:	b084      	sub	sp, #16
 800944e:	af00      	add	r7, sp, #0
    Update_dt();
 8009450:	f7fe ff7e 	bl	8008350 <Update_dt>

    theta = electricalAngle();
 8009454:	f7ff f884 	bl	8008560 <electricalAngle>
 8009458:	eef0 7a40 	vmov.f32	s15, s0
 800945c:	4b90      	ldr	r3, [pc, #576]	@ (80096a0 <Current_Loop+0x258>)
 800945e:	edc3 7a00 	vstr	s15, [r3]
    clark();
 8009462:	f7ff f96d 	bl	8008740 <clark>
    park();
 8009466:	f7ff f99d 	bl	80087a4 <park>

    error_d = Id_ref - i_d;
 800946a:	4b8e      	ldr	r3, [pc, #568]	@ (80096a4 <Current_Loop+0x25c>)
 800946c:	ed93 7a00 	vldr	s14, [r3]
 8009470:	4b8d      	ldr	r3, [pc, #564]	@ (80096a8 <Current_Loop+0x260>)
 8009472:	edd3 7a00 	vldr	s15, [r3]
 8009476:	ee77 7a67 	vsub.f32	s15, s14, s15
 800947a:	4b8c      	ldr	r3, [pc, #560]	@ (80096ac <Current_Loop+0x264>)
 800947c:	edc3 7a00 	vstr	s15, [r3]
    error_q = Iq_ref - i_q;
 8009480:	4b8b      	ldr	r3, [pc, #556]	@ (80096b0 <Current_Loop+0x268>)
 8009482:	ed93 7a00 	vldr	s14, [r3]
 8009486:	4b8b      	ldr	r3, [pc, #556]	@ (80096b4 <Current_Loop+0x26c>)
 8009488:	edd3 7a00 	vldr	s15, [r3]
 800948c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009490:	4b89      	ldr	r3, [pc, #548]	@ (80096b8 <Current_Loop+0x270>)
 8009492:	edc3 7a00 	vstr	s15, [r3]


    error_d_sum += error_d * dt;
 8009496:	4b85      	ldr	r3, [pc, #532]	@ (80096ac <Current_Loop+0x264>)
 8009498:	ed93 7a00 	vldr	s14, [r3]
 800949c:	4b87      	ldr	r3, [pc, #540]	@ (80096bc <Current_Loop+0x274>)
 800949e:	edd3 7a00 	vldr	s15, [r3]
 80094a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80094a6:	4b86      	ldr	r3, [pc, #536]	@ (80096c0 <Current_Loop+0x278>)
 80094a8:	edd3 7a00 	vldr	s15, [r3]
 80094ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80094b0:	4b83      	ldr	r3, [pc, #524]	@ (80096c0 <Current_Loop+0x278>)
 80094b2:	edc3 7a00 	vstr	s15, [r3]
    error_q_sum += error_q * dt;
 80094b6:	4b80      	ldr	r3, [pc, #512]	@ (80096b8 <Current_Loop+0x270>)
 80094b8:	ed93 7a00 	vldr	s14, [r3]
 80094bc:	4b7f      	ldr	r3, [pc, #508]	@ (80096bc <Current_Loop+0x274>)
 80094be:	edd3 7a00 	vldr	s15, [r3]
 80094c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80094c6:	4b7f      	ldr	r3, [pc, #508]	@ (80096c4 <Current_Loop+0x27c>)
 80094c8:	edd3 7a00 	vldr	s15, [r3]
 80094cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80094d0:	4b7c      	ldr	r3, [pc, #496]	@ (80096c4 <Current_Loop+0x27c>)
 80094d2:	edc3 7a00 	vstr	s15, [r3]

    error_d_sum = fminf(fmaxf(error_d_sum, -INTEGRAL_LIMIT), INTEGRAL_LIMIT);
 80094d6:	4b7a      	ldr	r3, [pc, #488]	@ (80096c0 <Current_Loop+0x278>)
 80094d8:	edd3 7a00 	vldr	s15, [r3]
 80094dc:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 80094e0:	eeb0 0a67 	vmov.f32	s0, s15
 80094e4:	f00a fd28 	bl	8013f38 <fmaxf>
 80094e8:	eef0 7a40 	vmov.f32	s15, s0
 80094ec:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80094f0:	eeb0 0a67 	vmov.f32	s0, s15
 80094f4:	f00a fd3d 	bl	8013f72 <fminf>
 80094f8:	eef0 7a40 	vmov.f32	s15, s0
 80094fc:	4b70      	ldr	r3, [pc, #448]	@ (80096c0 <Current_Loop+0x278>)
 80094fe:	edc3 7a00 	vstr	s15, [r3]
    error_q_sum = fminf(fmaxf(error_q_sum, -INTEGRAL_LIMIT), INTEGRAL_LIMIT);
 8009502:	4b70      	ldr	r3, [pc, #448]	@ (80096c4 <Current_Loop+0x27c>)
 8009504:	edd3 7a00 	vldr	s15, [r3]
 8009508:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 800950c:	eeb0 0a67 	vmov.f32	s0, s15
 8009510:	f00a fd12 	bl	8013f38 <fmaxf>
 8009514:	eef0 7a40 	vmov.f32	s15, s0
 8009518:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800951c:	eeb0 0a67 	vmov.f32	s0, s15
 8009520:	f00a fd27 	bl	8013f72 <fminf>
 8009524:	eef0 7a40 	vmov.f32	s15, s0
 8009528:	4b66      	ldr	r3, [pc, #408]	@ (80096c4 <Current_Loop+0x27c>)
 800952a:	edc3 7a00 	vstr	s15, [r3]

    float Vd_unclamped = Kp * error_d + Ki * error_d_sum ;
 800952e:	4b66      	ldr	r3, [pc, #408]	@ (80096c8 <Current_Loop+0x280>)
 8009530:	ed93 7a00 	vldr	s14, [r3]
 8009534:	4b5d      	ldr	r3, [pc, #372]	@ (80096ac <Current_Loop+0x264>)
 8009536:	edd3 7a00 	vldr	s15, [r3]
 800953a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800953e:	4b63      	ldr	r3, [pc, #396]	@ (80096cc <Current_Loop+0x284>)
 8009540:	edd3 6a00 	vldr	s13, [r3]
 8009544:	4b5e      	ldr	r3, [pc, #376]	@ (80096c0 <Current_Loop+0x278>)
 8009546:	edd3 7a00 	vldr	s15, [r3]
 800954a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800954e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009552:	edc7 7a03 	vstr	s15, [r7, #12]
     Vq_unclamped = Kp * error_q + Ki * error_q_sum ;
 8009556:	4b5c      	ldr	r3, [pc, #368]	@ (80096c8 <Current_Loop+0x280>)
 8009558:	ed93 7a00 	vldr	s14, [r3]
 800955c:	4b56      	ldr	r3, [pc, #344]	@ (80096b8 <Current_Loop+0x270>)
 800955e:	edd3 7a00 	vldr	s15, [r3]
 8009562:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009566:	4b59      	ldr	r3, [pc, #356]	@ (80096cc <Current_Loop+0x284>)
 8009568:	edd3 6a00 	vldr	s13, [r3]
 800956c:	4b55      	ldr	r3, [pc, #340]	@ (80096c4 <Current_Loop+0x27c>)
 800956e:	edd3 7a00 	vldr	s15, [r3]
 8009572:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009576:	ee77 7a27 	vadd.f32	s15, s14, s15
 800957a:	4b55      	ldr	r3, [pc, #340]	@ (80096d0 <Current_Loop+0x288>)
 800957c:	edc3 7a00 	vstr	s15, [r3]

    float V_limit = 8.0f;
 8009580:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8009584:	60bb      	str	r3, [r7, #8]
//    Vq_unclamped = fminf(fmaxf(Vq_unclamped, -V_limit), V_limit);

    // Ramping
    static float Vd_prev = 0;
    static float Vq_prev = 0;
    float output_ramp = 100.0f;
 8009586:	4b53      	ldr	r3, [pc, #332]	@ (80096d4 <Current_Loop+0x28c>)
 8009588:	607b      	str	r3, [r7, #4]

    float output_d_rate = (Vd_unclamped - Vd_prev) / dt;
 800958a:	4b53      	ldr	r3, [pc, #332]	@ (80096d8 <Current_Loop+0x290>)
 800958c:	edd3 7a00 	vldr	s15, [r3]
 8009590:	ed97 7a03 	vldr	s14, [r7, #12]
 8009594:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009598:	4b48      	ldr	r3, [pc, #288]	@ (80096bc <Current_Loop+0x274>)
 800959a:	ed93 7a00 	vldr	s14, [r3]
 800959e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095a2:	edc7 7a00 	vstr	s15, [r7]
    output_q_rate = (Vq_unclamped - Vq_prev) / dt;
 80095a6:	4b4a      	ldr	r3, [pc, #296]	@ (80096d0 <Current_Loop+0x288>)
 80095a8:	ed93 7a00 	vldr	s14, [r3]
 80095ac:	4b4b      	ldr	r3, [pc, #300]	@ (80096dc <Current_Loop+0x294>)
 80095ae:	edd3 7a00 	vldr	s15, [r3]
 80095b2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80095b6:	4b41      	ldr	r3, [pc, #260]	@ (80096bc <Current_Loop+0x274>)
 80095b8:	ed93 7a00 	vldr	s14, [r3]
 80095bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095c0:	4b47      	ldr	r3, [pc, #284]	@ (80096e0 <Current_Loop+0x298>)
 80095c2:	edc3 7a00 	vstr	s15, [r3]

    if (output_d_rate > output_ramp)
 80095c6:	ed97 7a00 	vldr	s14, [r7]
 80095ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80095ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80095d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095d6:	dd0f      	ble.n	80095f8 <Current_Loop+0x1b0>
        Vd = Vd_prev + output_ramp * dt;
 80095d8:	4b38      	ldr	r3, [pc, #224]	@ (80096bc <Current_Loop+0x274>)
 80095da:	ed93 7a00 	vldr	s14, [r3]
 80095de:	edd7 7a01 	vldr	s15, [r7, #4]
 80095e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80095e6:	4b3c      	ldr	r3, [pc, #240]	@ (80096d8 <Current_Loop+0x290>)
 80095e8:	edd3 7a00 	vldr	s15, [r3]
 80095ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80095f0:	4b3c      	ldr	r3, [pc, #240]	@ (80096e4 <Current_Loop+0x29c>)
 80095f2:	edc3 7a00 	vstr	s15, [r3]
 80095f6:	e01d      	b.n	8009634 <Current_Loop+0x1ec>
    else if (output_d_rate < -output_ramp)
 80095f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80095fc:	eef1 7a67 	vneg.f32	s15, s15
 8009600:	ed97 7a00 	vldr	s14, [r7]
 8009604:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009608:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800960c:	d50f      	bpl.n	800962e <Current_Loop+0x1e6>
        Vd = Vd_prev - output_ramp * dt;
 800960e:	4b32      	ldr	r3, [pc, #200]	@ (80096d8 <Current_Loop+0x290>)
 8009610:	ed93 7a00 	vldr	s14, [r3]
 8009614:	4b29      	ldr	r3, [pc, #164]	@ (80096bc <Current_Loop+0x274>)
 8009616:	edd3 6a00 	vldr	s13, [r3]
 800961a:	edd7 7a01 	vldr	s15, [r7, #4]
 800961e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009622:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009626:	4b2f      	ldr	r3, [pc, #188]	@ (80096e4 <Current_Loop+0x29c>)
 8009628:	edc3 7a00 	vstr	s15, [r3]
 800962c:	e002      	b.n	8009634 <Current_Loop+0x1ec>
    else
        Vd = Vd_unclamped;
 800962e:	4a2d      	ldr	r2, [pc, #180]	@ (80096e4 <Current_Loop+0x29c>)
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	6013      	str	r3, [r2, #0]

    if (output_q_rate > output_ramp)
 8009634:	4b2a      	ldr	r3, [pc, #168]	@ (80096e0 <Current_Loop+0x298>)
 8009636:	edd3 7a00 	vldr	s15, [r3]
 800963a:	ed97 7a01 	vldr	s14, [r7, #4]
 800963e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009646:	d50f      	bpl.n	8009668 <Current_Loop+0x220>
        Vq = Vq_prev + output_ramp * dt;
 8009648:	4b1c      	ldr	r3, [pc, #112]	@ (80096bc <Current_Loop+0x274>)
 800964a:	ed93 7a00 	vldr	s14, [r3]
 800964e:	edd7 7a01 	vldr	s15, [r7, #4]
 8009652:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009656:	4b21      	ldr	r3, [pc, #132]	@ (80096dc <Current_Loop+0x294>)
 8009658:	edd3 7a00 	vldr	s15, [r3]
 800965c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009660:	4b21      	ldr	r3, [pc, #132]	@ (80096e8 <Current_Loop+0x2a0>)
 8009662:	edc3 7a00 	vstr	s15, [r3]
 8009666:	e045      	b.n	80096f4 <Current_Loop+0x2ac>
    else if (output_q_rate < -output_ramp)
 8009668:	edd7 7a01 	vldr	s15, [r7, #4]
 800966c:	eeb1 7a67 	vneg.f32	s14, s15
 8009670:	4b1b      	ldr	r3, [pc, #108]	@ (80096e0 <Current_Loop+0x298>)
 8009672:	edd3 7a00 	vldr	s15, [r3]
 8009676:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800967a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800967e:	dd35      	ble.n	80096ec <Current_Loop+0x2a4>
        Vq = Vq_prev - output_ramp * dt;
 8009680:	4b16      	ldr	r3, [pc, #88]	@ (80096dc <Current_Loop+0x294>)
 8009682:	ed93 7a00 	vldr	s14, [r3]
 8009686:	4b0d      	ldr	r3, [pc, #52]	@ (80096bc <Current_Loop+0x274>)
 8009688:	edd3 6a00 	vldr	s13, [r3]
 800968c:	edd7 7a01 	vldr	s15, [r7, #4]
 8009690:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009694:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009698:	4b13      	ldr	r3, [pc, #76]	@ (80096e8 <Current_Loop+0x2a0>)
 800969a:	edc3 7a00 	vstr	s15, [r3]
 800969e:	e029      	b.n	80096f4 <Current_Loop+0x2ac>
 80096a0:	20000584 	.word	0x20000584
 80096a4:	20000554 	.word	0x20000554
 80096a8:	20000520 	.word	0x20000520
 80096ac:	20000540 	.word	0x20000540
 80096b0:	20000288 	.word	0x20000288
 80096b4:	20000524 	.word	0x20000524
 80096b8:	20000544 	.word	0x20000544
 80096bc:	2000056c 	.word	0x2000056c
 80096c0:	20000548 	.word	0x20000548
 80096c4:	2000054c 	.word	0x2000054c
 80096c8:	20000294 	.word	0x20000294
 80096cc:	20000290 	.word	0x20000290
 80096d0:	20000594 	.word	0x20000594
 80096d4:	42c80000 	.word	0x42c80000
 80096d8:	2000094c 	.word	0x2000094c
 80096dc:	20000950 	.word	0x20000950
 80096e0:	20000590 	.word	0x20000590
 80096e4:	20000588 	.word	0x20000588
 80096e8:	2000058c 	.word	0x2000058c
    else
        Vq = Vq_unclamped;
 80096ec:	4ba0      	ldr	r3, [pc, #640]	@ (8009970 <Current_Loop+0x528>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	4aa0      	ldr	r2, [pc, #640]	@ (8009974 <Current_Loop+0x52c>)
 80096f2:	6013      	str	r3, [r2, #0]

    Vd = fminf(fmaxf(Vd, -V_limit), V_limit);
 80096f4:	4ba0      	ldr	r3, [pc, #640]	@ (8009978 <Current_Loop+0x530>)
 80096f6:	ed93 7a00 	vldr	s14, [r3]
 80096fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80096fe:	eef1 7a67 	vneg.f32	s15, s15
 8009702:	eef0 0a67 	vmov.f32	s1, s15
 8009706:	eeb0 0a47 	vmov.f32	s0, s14
 800970a:	f00a fc15 	bl	8013f38 <fmaxf>
 800970e:	eef0 7a40 	vmov.f32	s15, s0
 8009712:	eef0 0a67 	vmov.f32	s1, s15
 8009716:	ed97 0a02 	vldr	s0, [r7, #8]
 800971a:	f00a fc2a 	bl	8013f72 <fminf>
 800971e:	eef0 7a40 	vmov.f32	s15, s0
 8009722:	4b95      	ldr	r3, [pc, #596]	@ (8009978 <Current_Loop+0x530>)
 8009724:	edc3 7a00 	vstr	s15, [r3]
    Vq = fminf(fmaxf(Vq, -V_limit), V_limit);
 8009728:	4b92      	ldr	r3, [pc, #584]	@ (8009974 <Current_Loop+0x52c>)
 800972a:	ed93 7a00 	vldr	s14, [r3]
 800972e:	edd7 7a02 	vldr	s15, [r7, #8]
 8009732:	eef1 7a67 	vneg.f32	s15, s15
 8009736:	eef0 0a67 	vmov.f32	s1, s15
 800973a:	eeb0 0a47 	vmov.f32	s0, s14
 800973e:	f00a fbfb 	bl	8013f38 <fmaxf>
 8009742:	eef0 7a40 	vmov.f32	s15, s0
 8009746:	eef0 0a67 	vmov.f32	s1, s15
 800974a:	ed97 0a02 	vldr	s0, [r7, #8]
 800974e:	f00a fc10 	bl	8013f72 <fminf>
 8009752:	eef0 7a40 	vmov.f32	s15, s0
 8009756:	4b87      	ldr	r3, [pc, #540]	@ (8009974 <Current_Loop+0x52c>)
 8009758:	edc3 7a00 	vstr	s15, [r3]

    Vd_prev = Vd;
 800975c:	4b86      	ldr	r3, [pc, #536]	@ (8009978 <Current_Loop+0x530>)
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	4a86      	ldr	r2, [pc, #536]	@ (800997c <Current_Loop+0x534>)
 8009762:	6013      	str	r3, [r2, #0]
    Vq_prev = Vq;
 8009764:	4b83      	ldr	r3, [pc, #524]	@ (8009974 <Current_Loop+0x52c>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	4a85      	ldr	r2, [pc, #532]	@ (8009980 <Current_Loop+0x538>)
 800976a:	6013      	str	r3, [r2, #0]

	Valpha = Vd * cos(theta) - Vq * sin(theta);
 800976c:	4b82      	ldr	r3, [pc, #520]	@ (8009978 <Current_Loop+0x530>)
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4618      	mov	r0, r3
 8009772:	f7f6 ff09 	bl	8000588 <__aeabi_f2d>
 8009776:	4604      	mov	r4, r0
 8009778:	460d      	mov	r5, r1
 800977a:	4b82      	ldr	r3, [pc, #520]	@ (8009984 <Current_Loop+0x53c>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	4618      	mov	r0, r3
 8009780:	f7f6 ff02 	bl	8000588 <__aeabi_f2d>
 8009784:	4602      	mov	r2, r0
 8009786:	460b      	mov	r3, r1
 8009788:	ec43 2b10 	vmov	d0, r2, r3
 800978c:	f00a fb2c 	bl	8013de8 <cos>
 8009790:	ec53 2b10 	vmov	r2, r3, d0
 8009794:	4620      	mov	r0, r4
 8009796:	4629      	mov	r1, r5
 8009798:	f7f6 ff4e 	bl	8000638 <__aeabi_dmul>
 800979c:	4602      	mov	r2, r0
 800979e:	460b      	mov	r3, r1
 80097a0:	4690      	mov	r8, r2
 80097a2:	4699      	mov	r9, r3
 80097a4:	4b73      	ldr	r3, [pc, #460]	@ (8009974 <Current_Loop+0x52c>)
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	4618      	mov	r0, r3
 80097aa:	f7f6 feed 	bl	8000588 <__aeabi_f2d>
 80097ae:	4604      	mov	r4, r0
 80097b0:	460d      	mov	r5, r1
 80097b2:	4b74      	ldr	r3, [pc, #464]	@ (8009984 <Current_Loop+0x53c>)
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	4618      	mov	r0, r3
 80097b8:	f7f6 fee6 	bl	8000588 <__aeabi_f2d>
 80097bc:	4602      	mov	r2, r0
 80097be:	460b      	mov	r3, r1
 80097c0:	ec43 2b10 	vmov	d0, r2, r3
 80097c4:	f00a fb64 	bl	8013e90 <sin>
 80097c8:	ec53 2b10 	vmov	r2, r3, d0
 80097cc:	4620      	mov	r0, r4
 80097ce:	4629      	mov	r1, r5
 80097d0:	f7f6 ff32 	bl	8000638 <__aeabi_dmul>
 80097d4:	4602      	mov	r2, r0
 80097d6:	460b      	mov	r3, r1
 80097d8:	4640      	mov	r0, r8
 80097da:	4649      	mov	r1, r9
 80097dc:	f7f6 fd74 	bl	80002c8 <__aeabi_dsub>
 80097e0:	4602      	mov	r2, r0
 80097e2:	460b      	mov	r3, r1
 80097e4:	4610      	mov	r0, r2
 80097e6:	4619      	mov	r1, r3
 80097e8:	f7f7 fa1e 	bl	8000c28 <__aeabi_d2f>
 80097ec:	4603      	mov	r3, r0
 80097ee:	4a66      	ldr	r2, [pc, #408]	@ (8009988 <Current_Loop+0x540>)
 80097f0:	6013      	str	r3, [r2, #0]
	Vbeta  = Vd * sin(theta) + Vq * cos(theta);
 80097f2:	4b61      	ldr	r3, [pc, #388]	@ (8009978 <Current_Loop+0x530>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	4618      	mov	r0, r3
 80097f8:	f7f6 fec6 	bl	8000588 <__aeabi_f2d>
 80097fc:	4604      	mov	r4, r0
 80097fe:	460d      	mov	r5, r1
 8009800:	4b60      	ldr	r3, [pc, #384]	@ (8009984 <Current_Loop+0x53c>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	4618      	mov	r0, r3
 8009806:	f7f6 febf 	bl	8000588 <__aeabi_f2d>
 800980a:	4602      	mov	r2, r0
 800980c:	460b      	mov	r3, r1
 800980e:	ec43 2b10 	vmov	d0, r2, r3
 8009812:	f00a fb3d 	bl	8013e90 <sin>
 8009816:	ec53 2b10 	vmov	r2, r3, d0
 800981a:	4620      	mov	r0, r4
 800981c:	4629      	mov	r1, r5
 800981e:	f7f6 ff0b 	bl	8000638 <__aeabi_dmul>
 8009822:	4602      	mov	r2, r0
 8009824:	460b      	mov	r3, r1
 8009826:	4690      	mov	r8, r2
 8009828:	4699      	mov	r9, r3
 800982a:	4b52      	ldr	r3, [pc, #328]	@ (8009974 <Current_Loop+0x52c>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4618      	mov	r0, r3
 8009830:	f7f6 feaa 	bl	8000588 <__aeabi_f2d>
 8009834:	4604      	mov	r4, r0
 8009836:	460d      	mov	r5, r1
 8009838:	4b52      	ldr	r3, [pc, #328]	@ (8009984 <Current_Loop+0x53c>)
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	4618      	mov	r0, r3
 800983e:	f7f6 fea3 	bl	8000588 <__aeabi_f2d>
 8009842:	4602      	mov	r2, r0
 8009844:	460b      	mov	r3, r1
 8009846:	ec43 2b10 	vmov	d0, r2, r3
 800984a:	f00a facd 	bl	8013de8 <cos>
 800984e:	ec53 2b10 	vmov	r2, r3, d0
 8009852:	4620      	mov	r0, r4
 8009854:	4629      	mov	r1, r5
 8009856:	f7f6 feef 	bl	8000638 <__aeabi_dmul>
 800985a:	4602      	mov	r2, r0
 800985c:	460b      	mov	r3, r1
 800985e:	4640      	mov	r0, r8
 8009860:	4649      	mov	r1, r9
 8009862:	f7f6 fd33 	bl	80002cc <__adddf3>
 8009866:	4602      	mov	r2, r0
 8009868:	460b      	mov	r3, r1
 800986a:	4610      	mov	r0, r2
 800986c:	4619      	mov	r1, r3
 800986e:	f7f7 f9db 	bl	8000c28 <__aeabi_d2f>
 8009872:	4603      	mov	r3, r0
 8009874:	4a45      	ldr	r2, [pc, #276]	@ (800998c <Current_Loop+0x544>)
 8009876:	6013      	str	r3, [r2, #0]

    Va = Valpha;
 8009878:	4b43      	ldr	r3, [pc, #268]	@ (8009988 <Current_Loop+0x540>)
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	4a44      	ldr	r2, [pc, #272]	@ (8009990 <Current_Loop+0x548>)
 800987e:	6013      	str	r3, [r2, #0]
    Vb = -0.5 * Valpha + (sqrtf(3) / 2) * Vbeta ;
 8009880:	4b41      	ldr	r3, [pc, #260]	@ (8009988 <Current_Loop+0x540>)
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	4618      	mov	r0, r3
 8009886:	f7f6 fe7f 	bl	8000588 <__aeabi_f2d>
 800988a:	f04f 0200 	mov.w	r2, #0
 800988e:	4b41      	ldr	r3, [pc, #260]	@ (8009994 <Current_Loop+0x54c>)
 8009890:	f7f6 fed2 	bl	8000638 <__aeabi_dmul>
 8009894:	4602      	mov	r2, r0
 8009896:	460b      	mov	r3, r1
 8009898:	4614      	mov	r4, r2
 800989a:	461d      	mov	r5, r3
 800989c:	4b3b      	ldr	r3, [pc, #236]	@ (800998c <Current_Loop+0x544>)
 800989e:	edd3 7a00 	vldr	s15, [r3]
 80098a2:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8009998 <Current_Loop+0x550>
 80098a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80098aa:	ee17 0a90 	vmov	r0, s15
 80098ae:	f7f6 fe6b 	bl	8000588 <__aeabi_f2d>
 80098b2:	4602      	mov	r2, r0
 80098b4:	460b      	mov	r3, r1
 80098b6:	4620      	mov	r0, r4
 80098b8:	4629      	mov	r1, r5
 80098ba:	f7f6 fd07 	bl	80002cc <__adddf3>
 80098be:	4602      	mov	r2, r0
 80098c0:	460b      	mov	r3, r1
 80098c2:	4610      	mov	r0, r2
 80098c4:	4619      	mov	r1, r3
 80098c6:	f7f7 f9af 	bl	8000c28 <__aeabi_d2f>
 80098ca:	4603      	mov	r3, r0
 80098cc:	4a33      	ldr	r2, [pc, #204]	@ (800999c <Current_Loop+0x554>)
 80098ce:	6013      	str	r3, [r2, #0]
    Vc = -0.5 * Valpha - (sqrtf(3) / 2) * Vbeta ;
 80098d0:	4b2d      	ldr	r3, [pc, #180]	@ (8009988 <Current_Loop+0x540>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4618      	mov	r0, r3
 80098d6:	f7f6 fe57 	bl	8000588 <__aeabi_f2d>
 80098da:	f04f 0200 	mov.w	r2, #0
 80098de:	4b2d      	ldr	r3, [pc, #180]	@ (8009994 <Current_Loop+0x54c>)
 80098e0:	f7f6 feaa 	bl	8000638 <__aeabi_dmul>
 80098e4:	4602      	mov	r2, r0
 80098e6:	460b      	mov	r3, r1
 80098e8:	4614      	mov	r4, r2
 80098ea:	461d      	mov	r5, r3
 80098ec:	4b27      	ldr	r3, [pc, #156]	@ (800998c <Current_Loop+0x544>)
 80098ee:	edd3 7a00 	vldr	s15, [r3]
 80098f2:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8009998 <Current_Loop+0x550>
 80098f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80098fa:	ee17 0a90 	vmov	r0, s15
 80098fe:	f7f6 fe43 	bl	8000588 <__aeabi_f2d>
 8009902:	4602      	mov	r2, r0
 8009904:	460b      	mov	r3, r1
 8009906:	4620      	mov	r0, r4
 8009908:	4629      	mov	r1, r5
 800990a:	f7f6 fcdd 	bl	80002c8 <__aeabi_dsub>
 800990e:	4602      	mov	r2, r0
 8009910:	460b      	mov	r3, r1
 8009912:	4610      	mov	r0, r2
 8009914:	4619      	mov	r1, r3
 8009916:	f7f7 f987 	bl	8000c28 <__aeabi_d2f>
 800991a:	4603      	mov	r3, r0
 800991c:	4a20      	ldr	r2, [pc, #128]	@ (80099a0 <Current_Loop+0x558>)
 800991e:	6013      	str	r3, [r2, #0]

    setpwm(Va, Vb, Vc);
 8009920:	4b1b      	ldr	r3, [pc, #108]	@ (8009990 <Current_Loop+0x548>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4618      	mov	r0, r3
 8009926:	f7f6 fe2f 	bl	8000588 <__aeabi_f2d>
 800992a:	4604      	mov	r4, r0
 800992c:	460d      	mov	r5, r1
 800992e:	4b1b      	ldr	r3, [pc, #108]	@ (800999c <Current_Loop+0x554>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	4618      	mov	r0, r3
 8009934:	f7f6 fe28 	bl	8000588 <__aeabi_f2d>
 8009938:	4680      	mov	r8, r0
 800993a:	4689      	mov	r9, r1
 800993c:	4b18      	ldr	r3, [pc, #96]	@ (80099a0 <Current_Loop+0x558>)
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4618      	mov	r0, r3
 8009942:	f7f6 fe21 	bl	8000588 <__aeabi_f2d>
 8009946:	4602      	mov	r2, r0
 8009948:	460b      	mov	r3, r1
 800994a:	ec43 2b12 	vmov	d2, r2, r3
 800994e:	ec49 8b11 	vmov	d1, r8, r9
 8009952:	ec45 4b10 	vmov	d0, r4, r5
 8009956:	f7fe ffe7 	bl	8008928 <setpwm>
    HAL_ADC_Start_DMA(&hadc2, &adc_dma_value, 1);
 800995a:	2201      	movs	r2, #1
 800995c:	4911      	ldr	r1, [pc, #68]	@ (80099a4 <Current_Loop+0x55c>)
 800995e:	4812      	ldr	r0, [pc, #72]	@ (80099a8 <Current_Loop+0x560>)
 8009960:	f001 fd02 	bl	800b368 <HAL_ADC_Start_DMA>
}
 8009964:	bf00      	nop
 8009966:	3710      	adds	r7, #16
 8009968:	46bd      	mov	sp, r7
 800996a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800996e:	bf00      	nop
 8009970:	20000594 	.word	0x20000594
 8009974:	2000058c 	.word	0x2000058c
 8009978:	20000588 	.word	0x20000588
 800997c:	2000094c 	.word	0x2000094c
 8009980:	20000950 	.word	0x20000950
 8009984:	20000584 	.word	0x20000584
 8009988:	20000528 	.word	0x20000528
 800998c:	2000052c 	.word	0x2000052c
 8009990:	20000530 	.word	0x20000530
 8009994:	bfe00000 	.word	0xbfe00000
 8009998:	3f5db3d7 	.word	0x3f5db3d7
 800999c:	20000534 	.word	0x20000534
 80099a0:	20000538 	.word	0x20000538
 80099a4:	200005ac 	.word	0x200005ac
 80099a8:	2000060c 	.word	0x2000060c

080099ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b086      	sub	sp, #24
 80099b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80099b2:	f001 faef 	bl	800af94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80099b6:	f000 f8c3 	bl	8009b40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80099ba:	f000 fcc7 	bl	800a34c <MX_GPIO_Init>
  MX_DMA_Init();
 80099be:	f000 fca5 	bl	800a30c <MX_DMA_Init>
  MX_TIM1_Init();
 80099c2:	f000 fa77 	bl	8009eb4 <MX_TIM1_Init>
  MX_ADC1_Init();
 80099c6:	f000 f92f 	bl	8009c28 <MX_ADC1_Init>
  MX_SPI1_Init();
 80099ca:	f000 fa3b 	bl	8009e44 <MX_SPI1_Init>
  MX_TIM3_Init();
 80099ce:	f000 fb75 	bl	800a0bc <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80099d2:	f000 fc71 	bl	800a2b8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80099d6:	f000 fb25 	bl	800a024 <MX_TIM2_Init>
  MX_TIM8_Init();
 80099da:	f000 fbf3 	bl	800a1c4 <MX_TIM8_Init>
  MX_UART4_Init();
 80099de:	f000 fc41 	bl	800a264 <MX_UART4_Init>
  MX_ADC2_Init();
 80099e2:	f000 f9a7 	bl	8009d34 <MX_ADC2_Init>
  MX_CAN1_Init();
 80099e6:	f000 f9f7 	bl	8009dd8 <MX_CAN1_Init>
  MX_TIM7_Init();
 80099ea:	f000 fbb5 	bl	800a158 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  CANopenNodeSTM32 canopenNodeSTM32;
  canopenNodeSTM32.CANHandle = &hcan1;
 80099ee:	4b3e      	ldr	r3, [pc, #248]	@ (8009ae8 <main+0x13c>)
 80099f0:	60bb      	str	r3, [r7, #8]
  canopenNodeSTM32.HWInitFunction = MX_CAN1_Init;
 80099f2:	4b3e      	ldr	r3, [pc, #248]	@ (8009aec <main+0x140>)
 80099f4:	60fb      	str	r3, [r7, #12]
  canopenNodeSTM32.timerHandle = &htim7;
 80099f6:	4b3e      	ldr	r3, [pc, #248]	@ (8009af0 <main+0x144>)
 80099f8:	607b      	str	r3, [r7, #4]
  canopenNodeSTM32.desiredNodeID = 32;
 80099fa:	2320      	movs	r3, #32
 80099fc:	703b      	strb	r3, [r7, #0]
  canopenNodeSTM32.baudrate = 1000;
 80099fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8009a02:	807b      	strh	r3, [r7, #2]
  canopen_app_init(&canopenNodeSTM32);
 8009a04:	463b      	mov	r3, r7
 8009a06:	4618      	mov	r0, r3
 8009a08:	f7fd fe98 	bl	800773c <canopen_app_init>

  HAL_TIM_Base_Start(&htim1);
 8009a0c:	4839      	ldr	r0, [pc, #228]	@ (8009af4 <main+0x148>)
 8009a0e:	f005 fcb3 	bl	800f378 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8009a12:	2100      	movs	r1, #0
 8009a14:	4837      	ldr	r0, [pc, #220]	@ (8009af4 <main+0x148>)
 8009a16:	f005 fe0f 	bl	800f638 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8009a1a:	2104      	movs	r1, #4
 8009a1c:	4835      	ldr	r0, [pc, #212]	@ (8009af4 <main+0x148>)
 8009a1e:	f005 fe0b 	bl	800f638 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8009a22:	2108      	movs	r1, #8
 8009a24:	4833      	ldr	r0, [pc, #204]	@ (8009af4 <main+0x148>)
 8009a26:	f005 fe07 	bl	800f638 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim8);
 8009a2a:	4833      	ldr	r0, [pc, #204]	@ (8009af8 <main+0x14c>)
 8009a2c:	f005 fd0c 	bl	800f448 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim3);
 8009a30:	4832      	ldr	r0, [pc, #200]	@ (8009afc <main+0x150>)
 8009a32:	f005 fca1 	bl	800f378 <HAL_TIM_Base_Start>
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 8009a36:	4b32      	ldr	r3, [pc, #200]	@ (8009b00 <main+0x154>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start(&htim2);
 8009a3e:	4830      	ldr	r0, [pc, #192]	@ (8009b00 <main+0x154>)
 8009a40:	f005 fc9a 	bl	800f378 <HAL_TIM_Base_Start>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 8009a44:	482f      	ldr	r0, [pc, #188]	@ (8009b04 <main+0x158>)
 8009a46:	f002 f86d 	bl	800bb24 <HAL_ADCEx_InjectedStart_IT>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8009a4a:	2201      	movs	r2, #1
 8009a4c:	2108      	movs	r1, #8
 8009a4e:	482e      	ldr	r0, [pc, #184]	@ (8009b08 <main+0x15c>)
 8009a50:	f004 f88c 	bl	800db6c <HAL_GPIO_WritePin>
  HAL_ADC_Start_DMA(&hadc2, &adc_dma_value, 1);
 8009a54:	2201      	movs	r2, #1
 8009a56:	492d      	ldr	r1, [pc, #180]	@ (8009b0c <main+0x160>)
 8009a58:	482d      	ldr	r0, [pc, #180]	@ (8009b10 <main+0x164>)
 8009a5a:	f001 fc85 	bl	800b368 <HAL_ADC_Start_DMA>
  angle = AS5147U_GetAngleRad();
 8009a5e:	f7fe fd47 	bl	80084f0 <AS5147U_GetAngleRad>
 8009a62:	eef0 7a40 	vmov.f32	s15, s0
 8009a66:	4b2b      	ldr	r3, [pc, #172]	@ (8009b14 <main+0x168>)
 8009a68:	edc3 7a00 	vstr	s15, [r3]
  alignRotor();
 8009a6c:	f7fe fde4 	bl	8008638 <alignRotor>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  canopen_app_process();
 8009a70:	f7fd ffb6 	bl	80079e0 <canopen_app_process>
	  	  	OD_get_f32(OD_find(OD, 0x2000) , 0x01, &rx_theta, true);
 8009a74:	4b28      	ldr	r3, [pc, #160]	@ (8009b18 <main+0x16c>)
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f7f8 fce7 	bl	8002450 <OD_find>
 8009a82:	2301      	movs	r3, #1
 8009a84:	4a25      	ldr	r2, [pc, #148]	@ (8009b1c <main+0x170>)
 8009a86:	2101      	movs	r1, #1
 8009a88:	f7fe fc42 	bl	8008310 <OD_get_f32>
	  	  	     theta_ref=rx_theta;
 8009a8c:	4b23      	ldr	r3, [pc, #140]	@ (8009b1c <main+0x170>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	4a23      	ldr	r2, [pc, #140]	@ (8009b20 <main+0x174>)
 8009a92:	6013      	str	r3, [r2, #0]


	  	OD_PERSIST_COMM.x2200_TPDO.theta_now= theta_now;
 8009a94:	4b23      	ldr	r3, [pc, #140]	@ (8009b24 <main+0x178>)
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	4a23      	ldr	r2, [pc, #140]	@ (8009b28 <main+0x17c>)
 8009a9a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
	  	OD_PERSIST_COMM.x2200_TPDO.i_d= i_d;
 8009a9e:	4b23      	ldr	r3, [pc, #140]	@ (8009b2c <main+0x180>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	4a21      	ldr	r2, [pc, #132]	@ (8009b28 <main+0x17c>)
 8009aa4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
	  	OD_PERSIST_COMM.x2200_TPDO.i_q= i_q;
 8009aa8:	4b21      	ldr	r3, [pc, #132]	@ (8009b30 <main+0x184>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4a1e      	ldr	r2, [pc, #120]	@ (8009b28 <main+0x17c>)
 8009aae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0

	  if (flag_current_loop)
 8009ab2:	4b20      	ldr	r3, [pc, #128]	@ (8009b34 <main+0x188>)
 8009ab4:	781b      	ldrb	r3, [r3, #0]
 8009ab6:	b2db      	uxtb	r3, r3
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d00a      	beq.n	8009ad2 <main+0x126>
	     {
	         flag_current_loop = 0;
 8009abc:	4b1d      	ldr	r3, [pc, #116]	@ (8009b34 <main+0x188>)
 8009abe:	2200      	movs	r2, #0
 8009ac0:	701a      	strb	r2, [r3, #0]
	         position_loop();
 8009ac2:	f7ff fa0d 	bl	8008ee0 <position_loop>
	         Speed_Loop();
 8009ac6:	f7ff fb2f 	bl	8009128 <Speed_Loop>
	         update_PID();
 8009aca:	f7ff f83f 	bl	8008b4c <update_PID>
	         Current_Loop();
 8009ace:	f7ff fcbb 	bl	8009448 <Current_Loop>

	         }
	       //  voltage = (adc_dma_value / 4095.0) * 3.3;

	         i++;
 8009ad2:	4b19      	ldr	r3, [pc, #100]	@ (8009b38 <main+0x18c>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	3301      	adds	r3, #1
 8009ad8:	4a17      	ldr	r2, [pc, #92]	@ (8009b38 <main+0x18c>)
 8009ada:	6013      	str	r3, [r2, #0]
	         speed_loop_counter++;
 8009adc:	4b17      	ldr	r3, [pc, #92]	@ (8009b3c <main+0x190>)
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	3301      	adds	r3, #1
 8009ae2:	4a16      	ldr	r2, [pc, #88]	@ (8009b3c <main+0x190>)
 8009ae4:	6013      	str	r3, [r2, #0]
	  canopen_app_process();
 8009ae6:	e7c3      	b.n	8009a70 <main+0xc4>
 8009ae8:	20000654 	.word	0x20000654
 8009aec:	08009dd9 	.word	0x08009dd9
 8009af0:	200007ac 	.word	0x200007ac
 8009af4:	200006d4 	.word	0x200006d4
 8009af8:	200007f4 	.word	0x200007f4
 8009afc:	20000764 	.word	0x20000764
 8009b00:	2000071c 	.word	0x2000071c
 8009b04:	200005c4 	.word	0x200005c4
 8009b08:	40020400 	.word	0x40020400
 8009b0c:	200005ac 	.word	0x200005ac
 8009b10:	2000060c 	.word	0x2000060c
 8009b14:	2000053c 	.word	0x2000053c
 8009b18:	20000284 	.word	0x20000284
 8009b1c:	200005c0 	.word	0x200005c0
 8009b20:	20000558 	.word	0x20000558
 8009b24:	20000568 	.word	0x20000568
 8009b28:	20000000 	.word	0x20000000
 8009b2c:	20000520 	.word	0x20000520
 8009b30:	20000524 	.word	0x20000524
 8009b34:	200005a8 	.word	0x200005a8
 8009b38:	200005b4 	.word	0x200005b4
 8009b3c:	200005a4 	.word	0x200005a4

08009b40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b094      	sub	sp, #80	@ 0x50
 8009b44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009b46:	f107 031c 	add.w	r3, r7, #28
 8009b4a:	2234      	movs	r2, #52	@ 0x34
 8009b4c:	2100      	movs	r1, #0
 8009b4e:	4618      	mov	r0, r3
 8009b50:	f008 fc04 	bl	801235c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009b54:	f107 0308 	add.w	r3, r7, #8
 8009b58:	2200      	movs	r2, #0
 8009b5a:	601a      	str	r2, [r3, #0]
 8009b5c:	605a      	str	r2, [r3, #4]
 8009b5e:	609a      	str	r2, [r3, #8]
 8009b60:	60da      	str	r2, [r3, #12]
 8009b62:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8009b64:	2300      	movs	r3, #0
 8009b66:	607b      	str	r3, [r7, #4]
 8009b68:	4b2d      	ldr	r3, [pc, #180]	@ (8009c20 <SystemClock_Config+0xe0>)
 8009b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b6c:	4a2c      	ldr	r2, [pc, #176]	@ (8009c20 <SystemClock_Config+0xe0>)
 8009b6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009b72:	6413      	str	r3, [r2, #64]	@ 0x40
 8009b74:	4b2a      	ldr	r3, [pc, #168]	@ (8009c20 <SystemClock_Config+0xe0>)
 8009b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009b7c:	607b      	str	r3, [r7, #4]
 8009b7e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009b80:	2300      	movs	r3, #0
 8009b82:	603b      	str	r3, [r7, #0]
 8009b84:	4b27      	ldr	r3, [pc, #156]	@ (8009c24 <SystemClock_Config+0xe4>)
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	4a26      	ldr	r2, [pc, #152]	@ (8009c24 <SystemClock_Config+0xe4>)
 8009b8a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009b8e:	6013      	str	r3, [r2, #0]
 8009b90:	4b24      	ldr	r3, [pc, #144]	@ (8009c24 <SystemClock_Config+0xe4>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009b98:	603b      	str	r3, [r7, #0]
 8009b9a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8009b9c:	2302      	movs	r3, #2
 8009b9e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8009ba0:	2301      	movs	r3, #1
 8009ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8009ba4:	2310      	movs	r3, #16
 8009ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009ba8:	2302      	movs	r3, #2
 8009baa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8009bac:	2300      	movs	r3, #0
 8009bae:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8009bb0:	2310      	movs	r3, #16
 8009bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8009bb4:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8009bb8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009bba:	2302      	movs	r3, #2
 8009bbc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8009bbe:	2302      	movs	r3, #2
 8009bc0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8009bc2:	2302      	movs	r3, #2
 8009bc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009bc6:	f107 031c 	add.w	r3, r7, #28
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f004 fb82 	bl	800e2d4 <HAL_RCC_OscConfig>
 8009bd0:	4603      	mov	r3, r0
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d001      	beq.n	8009bda <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8009bd6:	f000 fd61 	bl	800a69c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8009bda:	f003 ffe1 	bl	800dba0 <HAL_PWREx_EnableOverDrive>
 8009bde:	4603      	mov	r3, r0
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d001      	beq.n	8009be8 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8009be4:	f000 fd5a 	bl	800a69c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009be8:	230f      	movs	r3, #15
 8009bea:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009bec:	2302      	movs	r3, #2
 8009bee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8009bf4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8009bf8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8009bfa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009bfe:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8009c00:	f107 0308 	add.w	r3, r7, #8
 8009c04:	2105      	movs	r1, #5
 8009c06:	4618      	mov	r0, r3
 8009c08:	f004 f81a 	bl	800dc40 <HAL_RCC_ClockConfig>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d001      	beq.n	8009c16 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8009c12:	f000 fd43 	bl	800a69c <Error_Handler>
  }
}
 8009c16:	bf00      	nop
 8009c18:	3750      	adds	r7, #80	@ 0x50
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	bd80      	pop	{r7, pc}
 8009c1e:	bf00      	nop
 8009c20:	40023800 	.word	0x40023800
 8009c24:	40007000 	.word	0x40007000

08009c28 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b08c      	sub	sp, #48	@ 0x30
 8009c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8009c2e:	f107 0320 	add.w	r3, r7, #32
 8009c32:	2200      	movs	r2, #0
 8009c34:	601a      	str	r2, [r3, #0]
 8009c36:	605a      	str	r2, [r3, #4]
 8009c38:	609a      	str	r2, [r3, #8]
 8009c3a:	60da      	str	r2, [r3, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8009c3c:	463b      	mov	r3, r7
 8009c3e:	2220      	movs	r2, #32
 8009c40:	2100      	movs	r1, #0
 8009c42:	4618      	mov	r0, r3
 8009c44:	f008 fb8a 	bl	801235c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8009c48:	4b37      	ldr	r3, [pc, #220]	@ (8009d28 <MX_ADC1_Init+0x100>)
 8009c4a:	4a38      	ldr	r2, [pc, #224]	@ (8009d2c <MX_ADC1_Init+0x104>)
 8009c4c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8009c4e:	4b36      	ldr	r3, [pc, #216]	@ (8009d28 <MX_ADC1_Init+0x100>)
 8009c50:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009c54:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8009c56:	4b34      	ldr	r3, [pc, #208]	@ (8009d28 <MX_ADC1_Init+0x100>)
 8009c58:	2200      	movs	r2, #0
 8009c5a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8009c5c:	4b32      	ldr	r3, [pc, #200]	@ (8009d28 <MX_ADC1_Init+0x100>)
 8009c5e:	2201      	movs	r2, #1
 8009c60:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8009c62:	4b31      	ldr	r3, [pc, #196]	@ (8009d28 <MX_ADC1_Init+0x100>)
 8009c64:	2201      	movs	r2, #1
 8009c66:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8009c68:	4b2f      	ldr	r3, [pc, #188]	@ (8009d28 <MX_ADC1_Init+0x100>)
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8009c70:	4b2d      	ldr	r3, [pc, #180]	@ (8009d28 <MX_ADC1_Init+0x100>)
 8009c72:	2200      	movs	r2, #0
 8009c74:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8009c76:	4b2c      	ldr	r3, [pc, #176]	@ (8009d28 <MX_ADC1_Init+0x100>)
 8009c78:	4a2d      	ldr	r2, [pc, #180]	@ (8009d30 <MX_ADC1_Init+0x108>)
 8009c7a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8009c7c:	4b2a      	ldr	r3, [pc, #168]	@ (8009d28 <MX_ADC1_Init+0x100>)
 8009c7e:	2200      	movs	r2, #0
 8009c80:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8009c82:	4b29      	ldr	r3, [pc, #164]	@ (8009d28 <MX_ADC1_Init+0x100>)
 8009c84:	2201      	movs	r2, #1
 8009c86:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8009c88:	4b27      	ldr	r3, [pc, #156]	@ (8009d28 <MX_ADC1_Init+0x100>)
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8009c90:	4b25      	ldr	r3, [pc, #148]	@ (8009d28 <MX_ADC1_Init+0x100>)
 8009c92:	2200      	movs	r2, #0
 8009c94:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009c96:	4824      	ldr	r0, [pc, #144]	@ (8009d28 <MX_ADC1_Init+0x100>)
 8009c98:	f001 fa12 	bl	800b0c0 <HAL_ADC_Init>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d001      	beq.n	8009ca6 <MX_ADC1_Init+0x7e>
  {
    Error_Handler();
 8009ca2:	f000 fcfb 	bl	800a69c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 1;
 8009caa:	2301      	movs	r3, #1
 8009cac:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8009cae:	2307      	movs	r3, #7
 8009cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009cb2:	f107 0320 	add.w	r3, r7, #32
 8009cb6:	4619      	mov	r1, r3
 8009cb8:	481b      	ldr	r0, [pc, #108]	@ (8009d28 <MX_ADC1_Init+0x100>)
 8009cba:	f001 fc83 	bl	800b5c4 <HAL_ADC_ConfigChannel>
 8009cbe:	4603      	mov	r3, r0
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d001      	beq.n	8009cc8 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8009cc4:	f000 fcea 	bl	800a69c <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_0;
 8009cc8:	2300      	movs	r3, #0
 8009cca:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 1;
 8009ccc:	2301      	movs	r3, #1
 8009cce:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 2;
 8009cd0:	2302      	movs	r3, #2
 8009cd2:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_480CYCLES;
 8009cd4:	2307      	movs	r3, #7
 8009cd6:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_RISING;
 8009cd8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009cdc:	61fb      	str	r3, [r7, #28]
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_TRGO;
 8009cde:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009ce2:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = ENABLE;
 8009ce8:	2301      	movs	r3, #1
 8009cea:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8009cec:	2300      	movs	r3, #0
 8009cee:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8009cf0:	463b      	mov	r3, r7
 8009cf2:	4619      	mov	r1, r3
 8009cf4:	480c      	ldr	r0, [pc, #48]	@ (8009d28 <MX_ADC1_Init+0x100>)
 8009cf6:	f002 f81f 	bl	800bd38 <HAL_ADCEx_InjectedConfigChannel>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d001      	beq.n	8009d04 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8009d00:	f000 fccc 	bl	800a69c <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8009d04:	2304      	movs	r3, #4
 8009d06:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 2;
 8009d08:	2302      	movs	r3, #2
 8009d0a:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8009d0c:	463b      	mov	r3, r7
 8009d0e:	4619      	mov	r1, r3
 8009d10:	4805      	ldr	r0, [pc, #20]	@ (8009d28 <MX_ADC1_Init+0x100>)
 8009d12:	f002 f811 	bl	800bd38 <HAL_ADCEx_InjectedConfigChannel>
 8009d16:	4603      	mov	r3, r0
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d001      	beq.n	8009d20 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8009d1c:	f000 fcbe 	bl	800a69c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8009d20:	bf00      	nop
 8009d22:	3730      	adds	r7, #48	@ 0x30
 8009d24:	46bd      	mov	sp, r7
 8009d26:	bd80      	pop	{r7, pc}
 8009d28:	200005c4 	.word	0x200005c4
 8009d2c:	40012000 	.word	0x40012000
 8009d30:	0f000001 	.word	0x0f000001

08009d34 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b084      	sub	sp, #16
 8009d38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8009d3a:	463b      	mov	r3, r7
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	601a      	str	r2, [r3, #0]
 8009d40:	605a      	str	r2, [r3, #4]
 8009d42:	609a      	str	r2, [r3, #8]
 8009d44:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8009d46:	4b21      	ldr	r3, [pc, #132]	@ (8009dcc <MX_ADC2_Init+0x98>)
 8009d48:	4a21      	ldr	r2, [pc, #132]	@ (8009dd0 <MX_ADC2_Init+0x9c>)
 8009d4a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8009d4c:	4b1f      	ldr	r3, [pc, #124]	@ (8009dcc <MX_ADC2_Init+0x98>)
 8009d4e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009d52:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8009d54:	4b1d      	ldr	r3, [pc, #116]	@ (8009dcc <MX_ADC2_Init+0x98>)
 8009d56:	2200      	movs	r2, #0
 8009d58:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8009d5a:	4b1c      	ldr	r3, [pc, #112]	@ (8009dcc <MX_ADC2_Init+0x98>)
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8009d60:	4b1a      	ldr	r3, [pc, #104]	@ (8009dcc <MX_ADC2_Init+0x98>)
 8009d62:	2200      	movs	r2, #0
 8009d64:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8009d66:	4b19      	ldr	r3, [pc, #100]	@ (8009dcc <MX_ADC2_Init+0x98>)
 8009d68:	2200      	movs	r2, #0
 8009d6a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8009d6e:	4b17      	ldr	r3, [pc, #92]	@ (8009dcc <MX_ADC2_Init+0x98>)
 8009d70:	2200      	movs	r2, #0
 8009d72:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8009d74:	4b15      	ldr	r3, [pc, #84]	@ (8009dcc <MX_ADC2_Init+0x98>)
 8009d76:	4a17      	ldr	r2, [pc, #92]	@ (8009dd4 <MX_ADC2_Init+0xa0>)
 8009d78:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8009d7a:	4b14      	ldr	r3, [pc, #80]	@ (8009dcc <MX_ADC2_Init+0x98>)
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8009d80:	4b12      	ldr	r3, [pc, #72]	@ (8009dcc <MX_ADC2_Init+0x98>)
 8009d82:	2201      	movs	r2, #1
 8009d84:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8009d86:	4b11      	ldr	r3, [pc, #68]	@ (8009dcc <MX_ADC2_Init+0x98>)
 8009d88:	2200      	movs	r2, #0
 8009d8a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8009d8e:	4b0f      	ldr	r3, [pc, #60]	@ (8009dcc <MX_ADC2_Init+0x98>)
 8009d90:	2201      	movs	r2, #1
 8009d92:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8009d94:	480d      	ldr	r0, [pc, #52]	@ (8009dcc <MX_ADC2_Init+0x98>)
 8009d96:	f001 f993 	bl	800b0c0 <HAL_ADC_Init>
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d001      	beq.n	8009da4 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8009da0:	f000 fc7c 	bl	800a69c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8009da4:	2301      	movs	r3, #1
 8009da6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8009da8:	2301      	movs	r3, #1
 8009daa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8009dac:	2300      	movs	r3, #0
 8009dae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8009db0:	463b      	mov	r3, r7
 8009db2:	4619      	mov	r1, r3
 8009db4:	4805      	ldr	r0, [pc, #20]	@ (8009dcc <MX_ADC2_Init+0x98>)
 8009db6:	f001 fc05 	bl	800b5c4 <HAL_ADC_ConfigChannel>
 8009dba:	4603      	mov	r3, r0
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d001      	beq.n	8009dc4 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8009dc0:	f000 fc6c 	bl	800a69c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8009dc4:	bf00      	nop
 8009dc6:	3710      	adds	r7, #16
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bd80      	pop	{r7, pc}
 8009dcc:	2000060c 	.word	0x2000060c
 8009dd0:	40012100 	.word	0x40012100
 8009dd4:	0f000001 	.word	0x0f000001

08009dd8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8009ddc:	4b17      	ldr	r3, [pc, #92]	@ (8009e3c <MX_CAN1_Init+0x64>)
 8009dde:	4a18      	ldr	r2, [pc, #96]	@ (8009e40 <MX_CAN1_Init+0x68>)
 8009de0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 18;
 8009de2:	4b16      	ldr	r3, [pc, #88]	@ (8009e3c <MX_CAN1_Init+0x64>)
 8009de4:	2212      	movs	r2, #18
 8009de6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8009de8:	4b14      	ldr	r3, [pc, #80]	@ (8009e3c <MX_CAN1_Init+0x64>)
 8009dea:	2200      	movs	r2, #0
 8009dec:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8009dee:	4b13      	ldr	r3, [pc, #76]	@ (8009e3c <MX_CAN1_Init+0x64>)
 8009df0:	2200      	movs	r2, #0
 8009df2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8009df4:	4b11      	ldr	r3, [pc, #68]	@ (8009e3c <MX_CAN1_Init+0x64>)
 8009df6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8009dfa:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8009dfc:	4b0f      	ldr	r3, [pc, #60]	@ (8009e3c <MX_CAN1_Init+0x64>)
 8009dfe:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009e02:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8009e04:	4b0d      	ldr	r3, [pc, #52]	@ (8009e3c <MX_CAN1_Init+0x64>)
 8009e06:	2200      	movs	r2, #0
 8009e08:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8009e0a:	4b0c      	ldr	r3, [pc, #48]	@ (8009e3c <MX_CAN1_Init+0x64>)
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8009e10:	4b0a      	ldr	r3, [pc, #40]	@ (8009e3c <MX_CAN1_Init+0x64>)
 8009e12:	2200      	movs	r2, #0
 8009e14:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8009e16:	4b09      	ldr	r3, [pc, #36]	@ (8009e3c <MX_CAN1_Init+0x64>)
 8009e18:	2200      	movs	r2, #0
 8009e1a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = ENABLE;
 8009e1c:	4b07      	ldr	r3, [pc, #28]	@ (8009e3c <MX_CAN1_Init+0x64>)
 8009e1e:	2201      	movs	r2, #1
 8009e20:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8009e22:	4b06      	ldr	r3, [pc, #24]	@ (8009e3c <MX_CAN1_Init+0x64>)
 8009e24:	2201      	movs	r2, #1
 8009e26:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8009e28:	4804      	ldr	r0, [pc, #16]	@ (8009e3c <MX_CAN1_Init+0x64>)
 8009e2a:	f002 f91f 	bl	800c06c <HAL_CAN_Init>
 8009e2e:	4603      	mov	r3, r0
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d001      	beq.n	8009e38 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8009e34:	f000 fc32 	bl	800a69c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8009e38:	bf00      	nop
 8009e3a:	bd80      	pop	{r7, pc}
 8009e3c:	20000654 	.word	0x20000654
 8009e40:	40006400 	.word	0x40006400

08009e44 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8009e48:	4b18      	ldr	r3, [pc, #96]	@ (8009eac <MX_SPI1_Init+0x68>)
 8009e4a:	4a19      	ldr	r2, [pc, #100]	@ (8009eb0 <MX_SPI1_Init+0x6c>)
 8009e4c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8009e4e:	4b17      	ldr	r3, [pc, #92]	@ (8009eac <MX_SPI1_Init+0x68>)
 8009e50:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8009e54:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8009e56:	4b15      	ldr	r3, [pc, #84]	@ (8009eac <MX_SPI1_Init+0x68>)
 8009e58:	2200      	movs	r2, #0
 8009e5a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8009e5c:	4b13      	ldr	r3, [pc, #76]	@ (8009eac <MX_SPI1_Init+0x68>)
 8009e5e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009e62:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009e64:	4b11      	ldr	r3, [pc, #68]	@ (8009eac <MX_SPI1_Init+0x68>)
 8009e66:	2200      	movs	r2, #0
 8009e68:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8009e6a:	4b10      	ldr	r3, [pc, #64]	@ (8009eac <MX_SPI1_Init+0x68>)
 8009e6c:	2201      	movs	r2, #1
 8009e6e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8009e70:	4b0e      	ldr	r3, [pc, #56]	@ (8009eac <MX_SPI1_Init+0x68>)
 8009e72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009e76:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8009e78:	4b0c      	ldr	r3, [pc, #48]	@ (8009eac <MX_SPI1_Init+0x68>)
 8009e7a:	2218      	movs	r2, #24
 8009e7c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8009eac <MX_SPI1_Init+0x68>)
 8009e80:	2200      	movs	r2, #0
 8009e82:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8009e84:	4b09      	ldr	r3, [pc, #36]	@ (8009eac <MX_SPI1_Init+0x68>)
 8009e86:	2200      	movs	r2, #0
 8009e88:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009e8a:	4b08      	ldr	r3, [pc, #32]	@ (8009eac <MX_SPI1_Init+0x68>)
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8009e90:	4b06      	ldr	r3, [pc, #24]	@ (8009eac <MX_SPI1_Init+0x68>)
 8009e92:	220a      	movs	r2, #10
 8009e94:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8009e96:	4805      	ldr	r0, [pc, #20]	@ (8009eac <MX_SPI1_Init+0x68>)
 8009e98:	f004 fcba 	bl	800e810 <HAL_SPI_Init>
 8009e9c:	4603      	mov	r3, r0
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d001      	beq.n	8009ea6 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8009ea2:	f000 fbfb 	bl	800a69c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8009ea6:	bf00      	nop
 8009ea8:	bd80      	pop	{r7, pc}
 8009eaa:	bf00      	nop
 8009eac:	2000067c 	.word	0x2000067c
 8009eb0:	40013000 	.word	0x40013000

08009eb4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b096      	sub	sp, #88	@ 0x58
 8009eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009eba:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	601a      	str	r2, [r3, #0]
 8009ec2:	605a      	str	r2, [r3, #4]
 8009ec4:	609a      	str	r2, [r3, #8]
 8009ec6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009ec8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8009ecc:	2200      	movs	r2, #0
 8009ece:	601a      	str	r2, [r3, #0]
 8009ed0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009ed2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	601a      	str	r2, [r3, #0]
 8009eda:	605a      	str	r2, [r3, #4]
 8009edc:	609a      	str	r2, [r3, #8]
 8009ede:	60da      	str	r2, [r3, #12]
 8009ee0:	611a      	str	r2, [r3, #16]
 8009ee2:	615a      	str	r2, [r3, #20]
 8009ee4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8009ee6:	1d3b      	adds	r3, r7, #4
 8009ee8:	2220      	movs	r2, #32
 8009eea:	2100      	movs	r1, #0
 8009eec:	4618      	mov	r0, r3
 8009eee:	f008 fa35 	bl	801235c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8009ef2:	4b4a      	ldr	r3, [pc, #296]	@ (800a01c <MX_TIM1_Init+0x168>)
 8009ef4:	4a4a      	ldr	r2, [pc, #296]	@ (800a020 <MX_TIM1_Init+0x16c>)
 8009ef6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8009ef8:	4b48      	ldr	r3, [pc, #288]	@ (800a01c <MX_TIM1_Init+0x168>)
 8009efa:	2200      	movs	r2, #0
 8009efc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8009efe:	4b47      	ldr	r3, [pc, #284]	@ (800a01c <MX_TIM1_Init+0x168>)
 8009f00:	2220      	movs	r2, #32
 8009f02:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2999;
 8009f04:	4b45      	ldr	r3, [pc, #276]	@ (800a01c <MX_TIM1_Init+0x168>)
 8009f06:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8009f0a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009f0c:	4b43      	ldr	r3, [pc, #268]	@ (800a01c <MX_TIM1_Init+0x168>)
 8009f0e:	2200      	movs	r2, #0
 8009f10:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8009f12:	4b42      	ldr	r3, [pc, #264]	@ (800a01c <MX_TIM1_Init+0x168>)
 8009f14:	2200      	movs	r2, #0
 8009f16:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009f18:	4b40      	ldr	r3, [pc, #256]	@ (800a01c <MX_TIM1_Init+0x168>)
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8009f1e:	483f      	ldr	r0, [pc, #252]	@ (800a01c <MX_TIM1_Init+0x168>)
 8009f20:	f005 f9da 	bl	800f2d8 <HAL_TIM_Base_Init>
 8009f24:	4603      	mov	r3, r0
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d001      	beq.n	8009f2e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8009f2a:	f000 fbb7 	bl	800a69c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009f2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009f32:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8009f34:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8009f38:	4619      	mov	r1, r3
 8009f3a:	4838      	ldr	r0, [pc, #224]	@ (800a01c <MX_TIM1_Init+0x168>)
 8009f3c:	f005 fdf6 	bl	800fb2c <HAL_TIM_ConfigClockSource>
 8009f40:	4603      	mov	r3, r0
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d001      	beq.n	8009f4a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8009f46:	f000 fba9 	bl	800a69c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8009f4a:	4834      	ldr	r0, [pc, #208]	@ (800a01c <MX_TIM1_Init+0x168>)
 8009f4c:	f005 fb1b 	bl	800f586 <HAL_TIM_PWM_Init>
 8009f50:	4603      	mov	r3, r0
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d001      	beq.n	8009f5a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8009f56:	f000 fba1 	bl	800a69c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8009f5a:	2320      	movs	r3, #32
 8009f5c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8009f62:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8009f66:	4619      	mov	r1, r3
 8009f68:	482c      	ldr	r0, [pc, #176]	@ (800a01c <MX_TIM1_Init+0x168>)
 8009f6a:	f006 f9eb 	bl	8010344 <HAL_TIMEx_MasterConfigSynchronization>
 8009f6e:	4603      	mov	r3, r0
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d001      	beq.n	8009f78 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8009f74:	f000 fb92 	bl	800a69c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8009f78:	2370      	movs	r3, #112	@ 0x70
 8009f7a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009f80:	2300      	movs	r3, #0
 8009f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009f84:	2300      	movs	r3, #0
 8009f86:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8009f88:	2304      	movs	r3, #4
 8009f8a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009f90:	2300      	movs	r3, #0
 8009f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009f94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009f98:	2200      	movs	r2, #0
 8009f9a:	4619      	mov	r1, r3
 8009f9c:	481f      	ldr	r0, [pc, #124]	@ (800a01c <MX_TIM1_Init+0x168>)
 8009f9e:	f005 fd03 	bl	800f9a8 <HAL_TIM_PWM_ConfigChannel>
 8009fa2:	4603      	mov	r3, r0
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d001      	beq.n	8009fac <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8009fa8:	f000 fb78 	bl	800a69c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009fac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009fb0:	2204      	movs	r2, #4
 8009fb2:	4619      	mov	r1, r3
 8009fb4:	4819      	ldr	r0, [pc, #100]	@ (800a01c <MX_TIM1_Init+0x168>)
 8009fb6:	f005 fcf7 	bl	800f9a8 <HAL_TIM_PWM_ConfigChannel>
 8009fba:	4603      	mov	r3, r0
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d001      	beq.n	8009fc4 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8009fc0:	f000 fb6c 	bl	800a69c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8009fc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009fc8:	2208      	movs	r2, #8
 8009fca:	4619      	mov	r1, r3
 8009fcc:	4813      	ldr	r0, [pc, #76]	@ (800a01c <MX_TIM1_Init+0x168>)
 8009fce:	f005 fceb 	bl	800f9a8 <HAL_TIM_PWM_ConfigChannel>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d001      	beq.n	8009fdc <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8009fd8:	f000 fb60 	bl	800a69c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8009fec:	2300      	movs	r3, #0
 8009fee:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8009ff0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009ff4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8009ffa:	1d3b      	adds	r3, r7, #4
 8009ffc:	4619      	mov	r1, r3
 8009ffe:	4807      	ldr	r0, [pc, #28]	@ (800a01c <MX_TIM1_Init+0x168>)
 800a000:	f006 fa1c 	bl	801043c <HAL_TIMEx_ConfigBreakDeadTime>
 800a004:	4603      	mov	r3, r0
 800a006:	2b00      	cmp	r3, #0
 800a008:	d001      	beq.n	800a00e <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 800a00a:	f000 fb47 	bl	800a69c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800a00e:	4803      	ldr	r0, [pc, #12]	@ (800a01c <MX_TIM1_Init+0x168>)
 800a010:	f000 fd34 	bl	800aa7c <HAL_TIM_MspPostInit>

}
 800a014:	bf00      	nop
 800a016:	3758      	adds	r7, #88	@ 0x58
 800a018:	46bd      	mov	sp, r7
 800a01a:	bd80      	pop	{r7, pc}
 800a01c:	200006d4 	.word	0x200006d4
 800a020:	40010000 	.word	0x40010000

0800a024 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b086      	sub	sp, #24
 800a028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a02a:	f107 0308 	add.w	r3, r7, #8
 800a02e:	2200      	movs	r2, #0
 800a030:	601a      	str	r2, [r3, #0]
 800a032:	605a      	str	r2, [r3, #4]
 800a034:	609a      	str	r2, [r3, #8]
 800a036:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a038:	463b      	mov	r3, r7
 800a03a:	2200      	movs	r2, #0
 800a03c:	601a      	str	r2, [r3, #0]
 800a03e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800a040:	4b1d      	ldr	r3, [pc, #116]	@ (800a0b8 <MX_TIM2_Init+0x94>)
 800a042:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800a046:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 44;
 800a048:	4b1b      	ldr	r3, [pc, #108]	@ (800a0b8 <MX_TIM2_Init+0x94>)
 800a04a:	222c      	movs	r2, #44	@ 0x2c
 800a04c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a04e:	4b1a      	ldr	r3, [pc, #104]	@ (800a0b8 <MX_TIM2_Init+0x94>)
 800a050:	2200      	movs	r2, #0
 800a052:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800a054:	4b18      	ldr	r3, [pc, #96]	@ (800a0b8 <MX_TIM2_Init+0x94>)
 800a056:	f04f 32ff 	mov.w	r2, #4294967295
 800a05a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a05c:	4b16      	ldr	r3, [pc, #88]	@ (800a0b8 <MX_TIM2_Init+0x94>)
 800a05e:	2200      	movs	r2, #0
 800a060:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a062:	4b15      	ldr	r3, [pc, #84]	@ (800a0b8 <MX_TIM2_Init+0x94>)
 800a064:	2200      	movs	r2, #0
 800a066:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800a068:	4813      	ldr	r0, [pc, #76]	@ (800a0b8 <MX_TIM2_Init+0x94>)
 800a06a:	f005 f935 	bl	800f2d8 <HAL_TIM_Base_Init>
 800a06e:	4603      	mov	r3, r0
 800a070:	2b00      	cmp	r3, #0
 800a072:	d001      	beq.n	800a078 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800a074:	f000 fb12 	bl	800a69c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a078:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a07c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800a07e:	f107 0308 	add.w	r3, r7, #8
 800a082:	4619      	mov	r1, r3
 800a084:	480c      	ldr	r0, [pc, #48]	@ (800a0b8 <MX_TIM2_Init+0x94>)
 800a086:	f005 fd51 	bl	800fb2c <HAL_TIM_ConfigClockSource>
 800a08a:	4603      	mov	r3, r0
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d001      	beq.n	800a094 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800a090:	f000 fb04 	bl	800a69c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a094:	2300      	movs	r3, #0
 800a096:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a098:	2300      	movs	r3, #0
 800a09a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800a09c:	463b      	mov	r3, r7
 800a09e:	4619      	mov	r1, r3
 800a0a0:	4805      	ldr	r0, [pc, #20]	@ (800a0b8 <MX_TIM2_Init+0x94>)
 800a0a2:	f006 f94f 	bl	8010344 <HAL_TIMEx_MasterConfigSynchronization>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d001      	beq.n	800a0b0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800a0ac:	f000 faf6 	bl	800a69c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800a0b0:	bf00      	nop
 800a0b2:	3718      	adds	r7, #24
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}
 800a0b8:	2000071c 	.word	0x2000071c

0800a0bc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b086      	sub	sp, #24
 800a0c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a0c2:	f107 0308 	add.w	r3, r7, #8
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	601a      	str	r2, [r3, #0]
 800a0ca:	605a      	str	r2, [r3, #4]
 800a0cc:	609a      	str	r2, [r3, #8]
 800a0ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a0d0:	463b      	mov	r3, r7
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	601a      	str	r2, [r3, #0]
 800a0d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800a0d8:	4b1d      	ldr	r3, [pc, #116]	@ (800a150 <MX_TIM3_Init+0x94>)
 800a0da:	4a1e      	ldr	r2, [pc, #120]	@ (800a154 <MX_TIM3_Init+0x98>)
 800a0dc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 19;
 800a0de:	4b1c      	ldr	r3, [pc, #112]	@ (800a150 <MX_TIM3_Init+0x94>)
 800a0e0:	2213      	movs	r2, #19
 800a0e2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a0e4:	4b1a      	ldr	r3, [pc, #104]	@ (800a150 <MX_TIM3_Init+0x94>)
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800a0ea:	4b19      	ldr	r3, [pc, #100]	@ (800a150 <MX_TIM3_Init+0x94>)
 800a0ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a0f0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a0f2:	4b17      	ldr	r3, [pc, #92]	@ (800a150 <MX_TIM3_Init+0x94>)
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a0f8:	4b15      	ldr	r3, [pc, #84]	@ (800a150 <MX_TIM3_Init+0x94>)
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800a0fe:	4814      	ldr	r0, [pc, #80]	@ (800a150 <MX_TIM3_Init+0x94>)
 800a100:	f005 f8ea 	bl	800f2d8 <HAL_TIM_Base_Init>
 800a104:	4603      	mov	r3, r0
 800a106:	2b00      	cmp	r3, #0
 800a108:	d001      	beq.n	800a10e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800a10a:	f000 fac7 	bl	800a69c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a10e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a112:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800a114:	f107 0308 	add.w	r3, r7, #8
 800a118:	4619      	mov	r1, r3
 800a11a:	480d      	ldr	r0, [pc, #52]	@ (800a150 <MX_TIM3_Init+0x94>)
 800a11c:	f005 fd06 	bl	800fb2c <HAL_TIM_ConfigClockSource>
 800a120:	4603      	mov	r3, r0
 800a122:	2b00      	cmp	r3, #0
 800a124:	d001      	beq.n	800a12a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800a126:	f000 fab9 	bl	800a69c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a12a:	2300      	movs	r3, #0
 800a12c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a12e:	2300      	movs	r3, #0
 800a130:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800a132:	463b      	mov	r3, r7
 800a134:	4619      	mov	r1, r3
 800a136:	4806      	ldr	r0, [pc, #24]	@ (800a150 <MX_TIM3_Init+0x94>)
 800a138:	f006 f904 	bl	8010344 <HAL_TIMEx_MasterConfigSynchronization>
 800a13c:	4603      	mov	r3, r0
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d001      	beq.n	800a146 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800a142:	f000 faab 	bl	800a69c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800a146:	bf00      	nop
 800a148:	3718      	adds	r7, #24
 800a14a:	46bd      	mov	sp, r7
 800a14c:	bd80      	pop	{r7, pc}
 800a14e:	bf00      	nop
 800a150:	20000764 	.word	0x20000764
 800a154:	40000400 	.word	0x40000400

0800a158 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b082      	sub	sp, #8
 800a15c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a15e:	463b      	mov	r3, r7
 800a160:	2200      	movs	r2, #0
 800a162:	601a      	str	r2, [r3, #0]
 800a164:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800a166:	4b15      	ldr	r3, [pc, #84]	@ (800a1bc <MX_TIM7_Init+0x64>)
 800a168:	4a15      	ldr	r2, [pc, #84]	@ (800a1c0 <MX_TIM7_Init+0x68>)
 800a16a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 800a16c:	4b13      	ldr	r3, [pc, #76]	@ (800a1bc <MX_TIM7_Init+0x64>)
 800a16e:	22b3      	movs	r2, #179	@ 0xb3
 800a170:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a172:	4b12      	ldr	r3, [pc, #72]	@ (800a1bc <MX_TIM7_Init+0x64>)
 800a174:	2200      	movs	r2, #0
 800a176:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 800a178:	4b10      	ldr	r3, [pc, #64]	@ (800a1bc <MX_TIM7_Init+0x64>)
 800a17a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a17e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a180:	4b0e      	ldr	r3, [pc, #56]	@ (800a1bc <MX_TIM7_Init+0x64>)
 800a182:	2200      	movs	r2, #0
 800a184:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800a186:	480d      	ldr	r0, [pc, #52]	@ (800a1bc <MX_TIM7_Init+0x64>)
 800a188:	f005 f8a6 	bl	800f2d8 <HAL_TIM_Base_Init>
 800a18c:	4603      	mov	r3, r0
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d001      	beq.n	800a196 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800a192:	f000 fa83 	bl	800a69c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a196:	2300      	movs	r3, #0
 800a198:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a19a:	2300      	movs	r3, #0
 800a19c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800a19e:	463b      	mov	r3, r7
 800a1a0:	4619      	mov	r1, r3
 800a1a2:	4806      	ldr	r0, [pc, #24]	@ (800a1bc <MX_TIM7_Init+0x64>)
 800a1a4:	f006 f8ce 	bl	8010344 <HAL_TIMEx_MasterConfigSynchronization>
 800a1a8:	4603      	mov	r3, r0
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d001      	beq.n	800a1b2 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800a1ae:	f000 fa75 	bl	800a69c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800a1b2:	bf00      	nop
 800a1b4:	3708      	adds	r7, #8
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	bd80      	pop	{r7, pc}
 800a1ba:	bf00      	nop
 800a1bc:	200007ac 	.word	0x200007ac
 800a1c0:	40001400 	.word	0x40001400

0800a1c4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b086      	sub	sp, #24
 800a1c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a1ca:	f107 0308 	add.w	r3, r7, #8
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	601a      	str	r2, [r3, #0]
 800a1d2:	605a      	str	r2, [r3, #4]
 800a1d4:	609a      	str	r2, [r3, #8]
 800a1d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a1d8:	463b      	mov	r3, r7
 800a1da:	2200      	movs	r2, #0
 800a1dc:	601a      	str	r2, [r3, #0]
 800a1de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800a1e0:	4b1e      	ldr	r3, [pc, #120]	@ (800a25c <MX_TIM8_Init+0x98>)
 800a1e2:	4a1f      	ldr	r2, [pc, #124]	@ (800a260 <MX_TIM8_Init+0x9c>)
 800a1e4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 179;
 800a1e6:	4b1d      	ldr	r3, [pc, #116]	@ (800a25c <MX_TIM8_Init+0x98>)
 800a1e8:	22b3      	movs	r2, #179	@ 0xb3
 800a1ea:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a1ec:	4b1b      	ldr	r3, [pc, #108]	@ (800a25c <MX_TIM8_Init+0x98>)
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 800a1f2:	4b1a      	ldr	r3, [pc, #104]	@ (800a25c <MX_TIM8_Init+0x98>)
 800a1f4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800a1f8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a1fa:	4b18      	ldr	r3, [pc, #96]	@ (800a25c <MX_TIM8_Init+0x98>)
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800a200:	4b16      	ldr	r3, [pc, #88]	@ (800a25c <MX_TIM8_Init+0x98>)
 800a202:	2200      	movs	r2, #0
 800a204:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a206:	4b15      	ldr	r3, [pc, #84]	@ (800a25c <MX_TIM8_Init+0x98>)
 800a208:	2200      	movs	r2, #0
 800a20a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800a20c:	4813      	ldr	r0, [pc, #76]	@ (800a25c <MX_TIM8_Init+0x98>)
 800a20e:	f005 f863 	bl	800f2d8 <HAL_TIM_Base_Init>
 800a212:	4603      	mov	r3, r0
 800a214:	2b00      	cmp	r3, #0
 800a216:	d001      	beq.n	800a21c <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 800a218:	f000 fa40 	bl	800a69c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a21c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a220:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800a222:	f107 0308 	add.w	r3, r7, #8
 800a226:	4619      	mov	r1, r3
 800a228:	480c      	ldr	r0, [pc, #48]	@ (800a25c <MX_TIM8_Init+0x98>)
 800a22a:	f005 fc7f 	bl	800fb2c <HAL_TIM_ConfigClockSource>
 800a22e:	4603      	mov	r3, r0
 800a230:	2b00      	cmp	r3, #0
 800a232:	d001      	beq.n	800a238 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 800a234:	f000 fa32 	bl	800a69c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a238:	2300      	movs	r3, #0
 800a23a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a23c:	2300      	movs	r3, #0
 800a23e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800a240:	463b      	mov	r3, r7
 800a242:	4619      	mov	r1, r3
 800a244:	4805      	ldr	r0, [pc, #20]	@ (800a25c <MX_TIM8_Init+0x98>)
 800a246:	f006 f87d 	bl	8010344 <HAL_TIMEx_MasterConfigSynchronization>
 800a24a:	4603      	mov	r3, r0
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d001      	beq.n	800a254 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 800a250:	f000 fa24 	bl	800a69c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800a254:	bf00      	nop
 800a256:	3718      	adds	r7, #24
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}
 800a25c:	200007f4 	.word	0x200007f4
 800a260:	40010400 	.word	0x40010400

0800a264 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800a268:	4b11      	ldr	r3, [pc, #68]	@ (800a2b0 <MX_UART4_Init+0x4c>)
 800a26a:	4a12      	ldr	r2, [pc, #72]	@ (800a2b4 <MX_UART4_Init+0x50>)
 800a26c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800a26e:	4b10      	ldr	r3, [pc, #64]	@ (800a2b0 <MX_UART4_Init+0x4c>)
 800a270:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800a274:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800a276:	4b0e      	ldr	r3, [pc, #56]	@ (800a2b0 <MX_UART4_Init+0x4c>)
 800a278:	2200      	movs	r2, #0
 800a27a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800a27c:	4b0c      	ldr	r3, [pc, #48]	@ (800a2b0 <MX_UART4_Init+0x4c>)
 800a27e:	2200      	movs	r2, #0
 800a280:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800a282:	4b0b      	ldr	r3, [pc, #44]	@ (800a2b0 <MX_UART4_Init+0x4c>)
 800a284:	2200      	movs	r2, #0
 800a286:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800a288:	4b09      	ldr	r3, [pc, #36]	@ (800a2b0 <MX_UART4_Init+0x4c>)
 800a28a:	220c      	movs	r2, #12
 800a28c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a28e:	4b08      	ldr	r3, [pc, #32]	@ (800a2b0 <MX_UART4_Init+0x4c>)
 800a290:	2200      	movs	r2, #0
 800a292:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800a294:	4b06      	ldr	r3, [pc, #24]	@ (800a2b0 <MX_UART4_Init+0x4c>)
 800a296:	2200      	movs	r2, #0
 800a298:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800a29a:	4805      	ldr	r0, [pc, #20]	@ (800a2b0 <MX_UART4_Init+0x4c>)
 800a29c:	f006 f934 	bl	8010508 <HAL_UART_Init>
 800a2a0:	4603      	mov	r3, r0
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d001      	beq.n	800a2aa <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800a2a6:	f000 f9f9 	bl	800a69c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800a2aa:	bf00      	nop
 800a2ac:	bd80      	pop	{r7, pc}
 800a2ae:	bf00      	nop
 800a2b0:	2000083c 	.word	0x2000083c
 800a2b4:	40004c00 	.word	0x40004c00

0800a2b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800a2bc:	4b11      	ldr	r3, [pc, #68]	@ (800a304 <MX_USART2_UART_Init+0x4c>)
 800a2be:	4a12      	ldr	r2, [pc, #72]	@ (800a308 <MX_USART2_UART_Init+0x50>)
 800a2c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 800a2c2:	4b10      	ldr	r3, [pc, #64]	@ (800a304 <MX_USART2_UART_Init+0x4c>)
 800a2c4:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 800a2c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800a2ca:	4b0e      	ldr	r3, [pc, #56]	@ (800a304 <MX_USART2_UART_Init+0x4c>)
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800a2d0:	4b0c      	ldr	r3, [pc, #48]	@ (800a304 <MX_USART2_UART_Init+0x4c>)
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800a2d6:	4b0b      	ldr	r3, [pc, #44]	@ (800a304 <MX_USART2_UART_Init+0x4c>)
 800a2d8:	2200      	movs	r2, #0
 800a2da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800a2dc:	4b09      	ldr	r3, [pc, #36]	@ (800a304 <MX_USART2_UART_Init+0x4c>)
 800a2de:	220c      	movs	r2, #12
 800a2e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a2e2:	4b08      	ldr	r3, [pc, #32]	@ (800a304 <MX_USART2_UART_Init+0x4c>)
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800a2e8:	4b06      	ldr	r3, [pc, #24]	@ (800a304 <MX_USART2_UART_Init+0x4c>)
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800a2ee:	4805      	ldr	r0, [pc, #20]	@ (800a304 <MX_USART2_UART_Init+0x4c>)
 800a2f0:	f006 f90a 	bl	8010508 <HAL_UART_Init>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d001      	beq.n	800a2fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800a2fa:	f000 f9cf 	bl	800a69c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800a2fe:	bf00      	nop
 800a300:	bd80      	pop	{r7, pc}
 800a302:	bf00      	nop
 800a304:	20000884 	.word	0x20000884
 800a308:	40004400 	.word	0x40004400

0800a30c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b082      	sub	sp, #8
 800a310:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800a312:	2300      	movs	r3, #0
 800a314:	607b      	str	r3, [r7, #4]
 800a316:	4b0c      	ldr	r3, [pc, #48]	@ (800a348 <MX_DMA_Init+0x3c>)
 800a318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a31a:	4a0b      	ldr	r2, [pc, #44]	@ (800a348 <MX_DMA_Init+0x3c>)
 800a31c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a320:	6313      	str	r3, [r2, #48]	@ 0x30
 800a322:	4b09      	ldr	r3, [pc, #36]	@ (800a348 <MX_DMA_Init+0x3c>)
 800a324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a326:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a32a:	607b      	str	r3, [r7, #4]
 800a32c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800a32e:	2200      	movs	r2, #0
 800a330:	2100      	movs	r1, #0
 800a332:	2011      	movs	r0, #17
 800a334:	f002 fe49 	bl	800cfca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800a338:	2011      	movs	r0, #17
 800a33a:	f002 fe62 	bl	800d002 <HAL_NVIC_EnableIRQ>

}
 800a33e:	bf00      	nop
 800a340:	3708      	adds	r7, #8
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}
 800a346:	bf00      	nop
 800a348:	40023800 	.word	0x40023800

0800a34c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b08a      	sub	sp, #40	@ 0x28
 800a350:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a352:	f107 0314 	add.w	r3, r7, #20
 800a356:	2200      	movs	r2, #0
 800a358:	601a      	str	r2, [r3, #0]
 800a35a:	605a      	str	r2, [r3, #4]
 800a35c:	609a      	str	r2, [r3, #8]
 800a35e:	60da      	str	r2, [r3, #12]
 800a360:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a362:	2300      	movs	r3, #0
 800a364:	613b      	str	r3, [r7, #16]
 800a366:	4b2e      	ldr	r3, [pc, #184]	@ (800a420 <MX_GPIO_Init+0xd4>)
 800a368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a36a:	4a2d      	ldr	r2, [pc, #180]	@ (800a420 <MX_GPIO_Init+0xd4>)
 800a36c:	f043 0304 	orr.w	r3, r3, #4
 800a370:	6313      	str	r3, [r2, #48]	@ 0x30
 800a372:	4b2b      	ldr	r3, [pc, #172]	@ (800a420 <MX_GPIO_Init+0xd4>)
 800a374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a376:	f003 0304 	and.w	r3, r3, #4
 800a37a:	613b      	str	r3, [r7, #16]
 800a37c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800a37e:	2300      	movs	r3, #0
 800a380:	60fb      	str	r3, [r7, #12]
 800a382:	4b27      	ldr	r3, [pc, #156]	@ (800a420 <MX_GPIO_Init+0xd4>)
 800a384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a386:	4a26      	ldr	r2, [pc, #152]	@ (800a420 <MX_GPIO_Init+0xd4>)
 800a388:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a38c:	6313      	str	r3, [r2, #48]	@ 0x30
 800a38e:	4b24      	ldr	r3, [pc, #144]	@ (800a420 <MX_GPIO_Init+0xd4>)
 800a390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a392:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a396:	60fb      	str	r3, [r7, #12]
 800a398:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a39a:	2300      	movs	r3, #0
 800a39c:	60bb      	str	r3, [r7, #8]
 800a39e:	4b20      	ldr	r3, [pc, #128]	@ (800a420 <MX_GPIO_Init+0xd4>)
 800a3a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3a2:	4a1f      	ldr	r2, [pc, #124]	@ (800a420 <MX_GPIO_Init+0xd4>)
 800a3a4:	f043 0301 	orr.w	r3, r3, #1
 800a3a8:	6313      	str	r3, [r2, #48]	@ 0x30
 800a3aa:	4b1d      	ldr	r3, [pc, #116]	@ (800a420 <MX_GPIO_Init+0xd4>)
 800a3ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3ae:	f003 0301 	and.w	r3, r3, #1
 800a3b2:	60bb      	str	r3, [r7, #8]
 800a3b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	607b      	str	r3, [r7, #4]
 800a3ba:	4b19      	ldr	r3, [pc, #100]	@ (800a420 <MX_GPIO_Init+0xd4>)
 800a3bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3be:	4a18      	ldr	r2, [pc, #96]	@ (800a420 <MX_GPIO_Init+0xd4>)
 800a3c0:	f043 0302 	orr.w	r3, r3, #2
 800a3c4:	6313      	str	r3, [r2, #48]	@ 0x30
 800a3c6:	4b16      	ldr	r3, [pc, #88]	@ (800a420 <MX_GPIO_Init+0xd4>)
 800a3c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3ca:	f003 0302 	and.w	r3, r3, #2
 800a3ce:	607b      	str	r3, [r7, #4]
 800a3d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_8, GPIO_PIN_RESET);
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	f240 110b 	movw	r1, #267	@ 0x10b
 800a3d8:	4812      	ldr	r0, [pc, #72]	@ (800a424 <MX_GPIO_Init+0xd8>)
 800a3da:	f003 fbc7 	bl	800db6c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 PB3 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_8;
 800a3de:	f240 130b 	movw	r3, #267	@ 0x10b
 800a3e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a3e4:	2301      	movs	r3, #1
 800a3e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a3f0:	f107 0314 	add.w	r3, r7, #20
 800a3f4:	4619      	mov	r1, r3
 800a3f6:	480b      	ldr	r0, [pc, #44]	@ (800a424 <MX_GPIO_Init+0xd8>)
 800a3f8:	f003 fa24 	bl	800d844 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800a3fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a400:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800a402:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800a406:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a408:	2300      	movs	r3, #0
 800a40a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a40c:	f107 0314 	add.w	r3, r7, #20
 800a410:	4619      	mov	r1, r3
 800a412:	4805      	ldr	r0, [pc, #20]	@ (800a428 <MX_GPIO_Init+0xdc>)
 800a414:	f003 fa16 	bl	800d844 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800a418:	bf00      	nop
 800a41a:	3728      	adds	r7, #40	@ 0x28
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}
 800a420:	40023800 	.word	0x40023800
 800a424:	40020400 	.word	0x40020400
 800a428:	40020000 	.word	0x40020000
 800a42c:	00000000 	.word	0x00000000

0800a430 <HAL_ADCEx_InjectedConvCpltCallback>:
    if (GPIO_Pin == GPIO_PIN_5)
    {
        __HAL_TIM_SET_COUNTER(&htim2, 0);
    }
}*/
void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc) {
 800a430:	b580      	push	{r7, lr}
 800a432:	b082      	sub	sp, #8
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	4a50      	ldr	r2, [pc, #320]	@ (800a580 <HAL_ADCEx_InjectedConvCpltCallback+0x150>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	f040 808d 	bne.w	800a55e <HAL_ADCEx_InjectedConvCpltCallback+0x12e>


   	     cnt_val = __HAL_TIM_GET_COUNTER(&htim1);
 800a444:	4b4f      	ldr	r3, [pc, #316]	@ (800a584 <HAL_ADCEx_InjectedConvCpltCallback+0x154>)
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a44a:	b29a      	uxth	r2, r3
 800a44c:	4b4e      	ldr	r3, [pc, #312]	@ (800a588 <HAL_ADCEx_InjectedConvCpltCallback+0x158>)
 800a44e:	801a      	strh	r2, [r3, #0]
   	     adc_inj_val[0]= HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_1);
 800a450:	2101      	movs	r1, #1
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f001 fc38 	bl	800bcc8 <HAL_ADCEx_InjectedGetValue>
 800a458:	4603      	mov	r3, r0
 800a45a:	b29a      	uxth	r2, r3
 800a45c:	4b4b      	ldr	r3, [pc, #300]	@ (800a58c <HAL_ADCEx_InjectedConvCpltCallback+0x15c>)
 800a45e:	801a      	strh	r2, [r3, #0]
         adc_value_A0 = HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_1);
 800a460:	2101      	movs	r1, #1
 800a462:	6878      	ldr	r0, [r7, #4]
 800a464:	f001 fc30 	bl	800bcc8 <HAL_ADCEx_InjectedGetValue>
 800a468:	4603      	mov	r3, r0
 800a46a:	4a49      	ldr	r2, [pc, #292]	@ (800a590 <HAL_ADCEx_InjectedConvCpltCallback+0x160>)
 800a46c:	6013      	str	r3, [r2, #0]
         adc_inj_val[1]= HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_2);
 800a46e:	2102      	movs	r1, #2
 800a470:	6878      	ldr	r0, [r7, #4]
 800a472:	f001 fc29 	bl	800bcc8 <HAL_ADCEx_InjectedGetValue>
 800a476:	4603      	mov	r3, r0
 800a478:	b29a      	uxth	r2, r3
 800a47a:	4b44      	ldr	r3, [pc, #272]	@ (800a58c <HAL_ADCEx_InjectedConvCpltCallback+0x15c>)
 800a47c:	805a      	strh	r2, [r3, #2]
         adc_value_A2 = HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_2);
 800a47e:	2102      	movs	r1, #2
 800a480:	6878      	ldr	r0, [r7, #4]
 800a482:	f001 fc21 	bl	800bcc8 <HAL_ADCEx_InjectedGetValue>
 800a486:	4603      	mov	r3, r0
 800a488:	4a42      	ldr	r2, [pc, #264]	@ (800a594 <HAL_ADCEx_InjectedConvCpltCallback+0x164>)
 800a48a:	6013      	str	r3, [r2, #0]
         ia = (((adc_value_A0/4095.0)*3.3 - 1.65))/(50.0*0.01);
 800a48c:	4b40      	ldr	r3, [pc, #256]	@ (800a590 <HAL_ADCEx_InjectedConvCpltCallback+0x160>)
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	4618      	mov	r0, r3
 800a492:	f7f6 f857 	bl	8000544 <__aeabi_ui2d>
 800a496:	a334      	add	r3, pc, #208	@ (adr r3, 800a568 <HAL_ADCEx_InjectedConvCpltCallback+0x138>)
 800a498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a49c:	f7f6 f9f6 	bl	800088c <__aeabi_ddiv>
 800a4a0:	4602      	mov	r2, r0
 800a4a2:	460b      	mov	r3, r1
 800a4a4:	4610      	mov	r0, r2
 800a4a6:	4619      	mov	r1, r3
 800a4a8:	a331      	add	r3, pc, #196	@ (adr r3, 800a570 <HAL_ADCEx_InjectedConvCpltCallback+0x140>)
 800a4aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4ae:	f7f6 f8c3 	bl	8000638 <__aeabi_dmul>
 800a4b2:	4602      	mov	r2, r0
 800a4b4:	460b      	mov	r3, r1
 800a4b6:	4610      	mov	r0, r2
 800a4b8:	4619      	mov	r1, r3
 800a4ba:	a32f      	add	r3, pc, #188	@ (adr r3, 800a578 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 800a4bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4c0:	f7f5 ff02 	bl	80002c8 <__aeabi_dsub>
 800a4c4:	4602      	mov	r2, r0
 800a4c6:	460b      	mov	r3, r1
 800a4c8:	4610      	mov	r0, r2
 800a4ca:	4619      	mov	r1, r3
 800a4cc:	f04f 0200 	mov.w	r2, #0
 800a4d0:	4b31      	ldr	r3, [pc, #196]	@ (800a598 <HAL_ADCEx_InjectedConvCpltCallback+0x168>)
 800a4d2:	f7f6 f9db 	bl	800088c <__aeabi_ddiv>
 800a4d6:	4602      	mov	r2, r0
 800a4d8:	460b      	mov	r3, r1
 800a4da:	4610      	mov	r0, r2
 800a4dc:	4619      	mov	r1, r3
 800a4de:	f7f6 fba3 	bl	8000c28 <__aeabi_d2f>
 800a4e2:	4603      	mov	r3, r0
 800a4e4:	4a2d      	ldr	r2, [pc, #180]	@ (800a59c <HAL_ADCEx_InjectedConvCpltCallback+0x16c>)
 800a4e6:	6013      	str	r3, [r2, #0]
         ib = (((adc_value_A2/4095.0)*3.3 - 1.65))/(50.0*0.01);
 800a4e8:	4b2a      	ldr	r3, [pc, #168]	@ (800a594 <HAL_ADCEx_InjectedConvCpltCallback+0x164>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	f7f6 f829 	bl	8000544 <__aeabi_ui2d>
 800a4f2:	a31d      	add	r3, pc, #116	@ (adr r3, 800a568 <HAL_ADCEx_InjectedConvCpltCallback+0x138>)
 800a4f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4f8:	f7f6 f9c8 	bl	800088c <__aeabi_ddiv>
 800a4fc:	4602      	mov	r2, r0
 800a4fe:	460b      	mov	r3, r1
 800a500:	4610      	mov	r0, r2
 800a502:	4619      	mov	r1, r3
 800a504:	a31a      	add	r3, pc, #104	@ (adr r3, 800a570 <HAL_ADCEx_InjectedConvCpltCallback+0x140>)
 800a506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a50a:	f7f6 f895 	bl	8000638 <__aeabi_dmul>
 800a50e:	4602      	mov	r2, r0
 800a510:	460b      	mov	r3, r1
 800a512:	4610      	mov	r0, r2
 800a514:	4619      	mov	r1, r3
 800a516:	a318      	add	r3, pc, #96	@ (adr r3, 800a578 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 800a518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a51c:	f7f5 fed4 	bl	80002c8 <__aeabi_dsub>
 800a520:	4602      	mov	r2, r0
 800a522:	460b      	mov	r3, r1
 800a524:	4610      	mov	r0, r2
 800a526:	4619      	mov	r1, r3
 800a528:	f04f 0200 	mov.w	r2, #0
 800a52c:	4b1a      	ldr	r3, [pc, #104]	@ (800a598 <HAL_ADCEx_InjectedConvCpltCallback+0x168>)
 800a52e:	f7f6 f9ad 	bl	800088c <__aeabi_ddiv>
 800a532:	4602      	mov	r2, r0
 800a534:	460b      	mov	r3, r1
 800a536:	4610      	mov	r0, r2
 800a538:	4619      	mov	r1, r3
 800a53a:	f7f6 fb75 	bl	8000c28 <__aeabi_d2f>
 800a53e:	4603      	mov	r3, r0
 800a540:	4a17      	ldr	r2, [pc, #92]	@ (800a5a0 <HAL_ADCEx_InjectedConvCpltCallback+0x170>)
 800a542:	6013      	str	r3, [r2, #0]
         ic= -( ia + ib);
 800a544:	4b15      	ldr	r3, [pc, #84]	@ (800a59c <HAL_ADCEx_InjectedConvCpltCallback+0x16c>)
 800a546:	ed93 7a00 	vldr	s14, [r3]
 800a54a:	4b15      	ldr	r3, [pc, #84]	@ (800a5a0 <HAL_ADCEx_InjectedConvCpltCallback+0x170>)
 800a54c:	edd3 7a00 	vldr	s15, [r3]
 800a550:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a554:	eef1 7a67 	vneg.f32	s15, s15
 800a558:	4b12      	ldr	r3, [pc, #72]	@ (800a5a4 <HAL_ADCEx_InjectedConvCpltCallback+0x174>)
 800a55a:	edc3 7a00 	vstr	s15, [r3]

    }
}
 800a55e:	bf00      	nop
 800a560:	3708      	adds	r7, #8
 800a562:	46bd      	mov	sp, r7
 800a564:	bd80      	pop	{r7, pc}
 800a566:	bf00      	nop
 800a568:	00000000 	.word	0x00000000
 800a56c:	40affe00 	.word	0x40affe00
 800a570:	66666666 	.word	0x66666666
 800a574:	400a6666 	.word	0x400a6666
 800a578:	66666666 	.word	0x66666666
 800a57c:	3ffa6666 	.word	0x3ffa6666
 800a580:	40012000 	.word	0x40012000
 800a584:	200006d4 	.word	0x200006d4
 800a588:	200005a0 	.word	0x200005a0
 800a58c:	2000059c 	.word	0x2000059c
 800a590:	20000504 	.word	0x20000504
 800a594:	20000508 	.word	0x20000508
 800a598:	3fe00000 	.word	0x3fe00000
 800a59c:	2000050c 	.word	0x2000050c
 800a5a0:	20000510 	.word	0x20000510
 800a5a4:	20000514 	.word	0x20000514

0800a5a8 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b082      	sub	sp, #8
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM8) // Kim tra ng Timer
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	4a0c      	ldr	r2, [pc, #48]	@ (800a5e8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800a5b6:	4293      	cmp	r3, r2
 800a5b8:	d102      	bne.n	800a5c0 <HAL_TIM_PeriodElapsedCallback+0x18>
    {
        flag_current_loop = 1;  // nh du cn thc hin vng dng
 800a5ba:	4b0c      	ldr	r3, [pc, #48]	@ (800a5ec <HAL_TIM_PeriodElapsedCallback+0x44>)
 800a5bc:	2201      	movs	r2, #1
 800a5be:	701a      	strb	r2, [r3, #0]
    }

    if (htim->Instance == TIM7) // Kim tra ng Timer
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	4a0a      	ldr	r2, [pc, #40]	@ (800a5f0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d101      	bne.n	800a5ce <HAL_TIM_PeriodElapsedCallback+0x26>
        {
            HAL_IncTick();
 800a5ca:	f000 fd35 	bl	800b038 <HAL_IncTick>
        }

    if (htim == canopenNodeSTM32->timerHandle) {
 800a5ce:	4b09      	ldr	r3, [pc, #36]	@ (800a5f4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	685b      	ldr	r3, [r3, #4]
 800a5d4:	687a      	ldr	r2, [r7, #4]
 800a5d6:	429a      	cmp	r2, r3
 800a5d8:	d101      	bne.n	800a5de <HAL_TIM_PeriodElapsedCallback+0x36>
          canopen_app_interrupt();
 800a5da:	f7fd fa6d 	bl	8007ab8 <canopen_app_interrupt>
      }

}
 800a5de:	bf00      	nop
 800a5e0:	3708      	adds	r7, #8
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bd80      	pop	{r7, pc}
 800a5e6:	bf00      	nop
 800a5e8:	40010400 	.word	0x40010400
 800a5ec:	200005a8 	.word	0x200005a8
 800a5f0:	40001400 	.word	0x40001400
 800a5f4:	200004b4 	.word	0x200004b4

0800a5f8 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a5f8:	b480      	push	{r7}
 800a5fa:	b083      	sub	sp, #12
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) // Kim tra ng UART2
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	4a05      	ldr	r2, [pc, #20]	@ (800a61c <HAL_UART_TxCpltCallback+0x24>)
 800a606:	4293      	cmp	r3, r2
 800a608:	d102      	bne.n	800a610 <HAL_UART_TxCpltCallback+0x18>
    {
        uart_busy = 0;  // nh du UART  sn sng gi tip
 800a60a:	4b05      	ldr	r3, [pc, #20]	@ (800a620 <HAL_UART_TxCpltCallback+0x28>)
 800a60c:	2200      	movs	r2, #0
 800a60e:	701a      	strb	r2, [r3, #0]
    }
}
 800a610:	bf00      	nop
 800a612:	370c      	adds	r7, #12
 800a614:	46bd      	mov	sp, r7
 800a616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61a:	4770      	bx	lr
 800a61c:	40004400 	.word	0x40004400
 800a620:	200005a9 	.word	0x200005a9
 800a624:	00000000 	.word	0x00000000

0800a628 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b082      	sub	sp, #8
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC2)
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	4a16      	ldr	r2, [pc, #88]	@ (800a690 <HAL_ADC_ConvCpltCallback+0x68>)
 800a636:	4293      	cmp	r3, r2
 800a638:	d11b      	bne.n	800a672 <HAL_ADC_ConvCpltCallback+0x4a>
    {
        adc_dma_voltage = (adc_dma_value / 4095.0) * 3.3;
 800a63a:	4b16      	ldr	r3, [pc, #88]	@ (800a694 <HAL_ADC_ConvCpltCallback+0x6c>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	4618      	mov	r0, r3
 800a640:	f7f5 ff80 	bl	8000544 <__aeabi_ui2d>
 800a644:	a30e      	add	r3, pc, #56	@ (adr r3, 800a680 <HAL_ADC_ConvCpltCallback+0x58>)
 800a646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a64a:	f7f6 f91f 	bl	800088c <__aeabi_ddiv>
 800a64e:	4602      	mov	r2, r0
 800a650:	460b      	mov	r3, r1
 800a652:	4610      	mov	r0, r2
 800a654:	4619      	mov	r1, r3
 800a656:	a30c      	add	r3, pc, #48	@ (adr r3, 800a688 <HAL_ADC_ConvCpltCallback+0x60>)
 800a658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a65c:	f7f5 ffec 	bl	8000638 <__aeabi_dmul>
 800a660:	4602      	mov	r2, r0
 800a662:	460b      	mov	r3, r1
 800a664:	4610      	mov	r0, r2
 800a666:	4619      	mov	r1, r3
 800a668:	f7f6 fade 	bl	8000c28 <__aeabi_d2f>
 800a66c:	4603      	mov	r3, r0
 800a66e:	4a0a      	ldr	r2, [pc, #40]	@ (800a698 <HAL_ADC_ConvCpltCallback+0x70>)
 800a670:	6013      	str	r3, [r2, #0]
       // voltage = (adc_dma_value / 4095.0) * 3.3;
    }
}
 800a672:	bf00      	nop
 800a674:	3708      	adds	r7, #8
 800a676:	46bd      	mov	sp, r7
 800a678:	bd80      	pop	{r7, pc}
 800a67a:	bf00      	nop
 800a67c:	f3af 8000 	nop.w
 800a680:	00000000 	.word	0x00000000
 800a684:	40affe00 	.word	0x40affe00
 800a688:	66666666 	.word	0x66666666
 800a68c:	400a6666 	.word	0x400a6666
 800a690:	40012100 	.word	0x40012100
 800a694:	200005ac 	.word	0x200005ac
 800a698:	200005b0 	.word	0x200005b0

0800a69c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a69c:	b480      	push	{r7}
 800a69e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800a6a0:	b672      	cpsid	i
}
 800a6a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800a6a4:	bf00      	nop
 800a6a6:	e7fd      	b.n	800a6a4 <Error_Handler+0x8>

0800a6a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	b082      	sub	sp, #8
 800a6ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	607b      	str	r3, [r7, #4]
 800a6b2:	4b10      	ldr	r3, [pc, #64]	@ (800a6f4 <HAL_MspInit+0x4c>)
 800a6b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6b6:	4a0f      	ldr	r2, [pc, #60]	@ (800a6f4 <HAL_MspInit+0x4c>)
 800a6b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a6bc:	6453      	str	r3, [r2, #68]	@ 0x44
 800a6be:	4b0d      	ldr	r3, [pc, #52]	@ (800a6f4 <HAL_MspInit+0x4c>)
 800a6c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a6c6:	607b      	str	r3, [r7, #4]
 800a6c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	603b      	str	r3, [r7, #0]
 800a6ce:	4b09      	ldr	r3, [pc, #36]	@ (800a6f4 <HAL_MspInit+0x4c>)
 800a6d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6d2:	4a08      	ldr	r2, [pc, #32]	@ (800a6f4 <HAL_MspInit+0x4c>)
 800a6d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a6d8:	6413      	str	r3, [r2, #64]	@ 0x40
 800a6da:	4b06      	ldr	r3, [pc, #24]	@ (800a6f4 <HAL_MspInit+0x4c>)
 800a6dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a6e2:	603b      	str	r3, [r7, #0]
 800a6e4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800a6e6:	2007      	movs	r0, #7
 800a6e8:	f002 fc64 	bl	800cfb4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a6ec:	bf00      	nop
 800a6ee:	3708      	adds	r7, #8
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bd80      	pop	{r7, pc}
 800a6f4:	40023800 	.word	0x40023800

0800a6f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b08c      	sub	sp, #48	@ 0x30
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a700:	f107 031c 	add.w	r3, r7, #28
 800a704:	2200      	movs	r2, #0
 800a706:	601a      	str	r2, [r3, #0]
 800a708:	605a      	str	r2, [r3, #4]
 800a70a:	609a      	str	r2, [r3, #8]
 800a70c:	60da      	str	r2, [r3, #12]
 800a70e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	4a36      	ldr	r2, [pc, #216]	@ (800a7f0 <HAL_ADC_MspInit+0xf8>)
 800a716:	4293      	cmp	r3, r2
 800a718:	d130      	bne.n	800a77c <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800a71a:	2300      	movs	r3, #0
 800a71c:	61bb      	str	r3, [r7, #24]
 800a71e:	4b35      	ldr	r3, [pc, #212]	@ (800a7f4 <HAL_ADC_MspInit+0xfc>)
 800a720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a722:	4a34      	ldr	r2, [pc, #208]	@ (800a7f4 <HAL_ADC_MspInit+0xfc>)
 800a724:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a728:	6453      	str	r3, [r2, #68]	@ 0x44
 800a72a:	4b32      	ldr	r3, [pc, #200]	@ (800a7f4 <HAL_ADC_MspInit+0xfc>)
 800a72c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a72e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a732:	61bb      	str	r3, [r7, #24]
 800a734:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a736:	2300      	movs	r3, #0
 800a738:	617b      	str	r3, [r7, #20]
 800a73a:	4b2e      	ldr	r3, [pc, #184]	@ (800a7f4 <HAL_ADC_MspInit+0xfc>)
 800a73c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a73e:	4a2d      	ldr	r2, [pc, #180]	@ (800a7f4 <HAL_ADC_MspInit+0xfc>)
 800a740:	f043 0301 	orr.w	r3, r3, #1
 800a744:	6313      	str	r3, [r2, #48]	@ 0x30
 800a746:	4b2b      	ldr	r3, [pc, #172]	@ (800a7f4 <HAL_ADC_MspInit+0xfc>)
 800a748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a74a:	f003 0301 	and.w	r3, r3, #1
 800a74e:	617b      	str	r3, [r7, #20]
 800a750:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800a752:	2311      	movs	r3, #17
 800a754:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a756:	2303      	movs	r3, #3
 800a758:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a75a:	2300      	movs	r3, #0
 800a75c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a75e:	f107 031c 	add.w	r3, r7, #28
 800a762:	4619      	mov	r1, r3
 800a764:	4824      	ldr	r0, [pc, #144]	@ (800a7f8 <HAL_ADC_MspInit+0x100>)
 800a766:	f003 f86d 	bl	800d844 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800a76a:	2200      	movs	r2, #0
 800a76c:	2100      	movs	r1, #0
 800a76e:	2012      	movs	r0, #18
 800a770:	f002 fc2b 	bl	800cfca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800a774:	2012      	movs	r0, #18
 800a776:	f002 fc44 	bl	800d002 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800a77a:	e034      	b.n	800a7e6 <HAL_ADC_MspInit+0xee>
  else if(hadc->Instance==ADC2)
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	4a1e      	ldr	r2, [pc, #120]	@ (800a7fc <HAL_ADC_MspInit+0x104>)
 800a782:	4293      	cmp	r3, r2
 800a784:	d12f      	bne.n	800a7e6 <HAL_ADC_MspInit+0xee>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800a786:	2300      	movs	r3, #0
 800a788:	613b      	str	r3, [r7, #16]
 800a78a:	4b1a      	ldr	r3, [pc, #104]	@ (800a7f4 <HAL_ADC_MspInit+0xfc>)
 800a78c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a78e:	4a19      	ldr	r2, [pc, #100]	@ (800a7f4 <HAL_ADC_MspInit+0xfc>)
 800a790:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a794:	6453      	str	r3, [r2, #68]	@ 0x44
 800a796:	4b17      	ldr	r3, [pc, #92]	@ (800a7f4 <HAL_ADC_MspInit+0xfc>)
 800a798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a79a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a79e:	613b      	str	r3, [r7, #16]
 800a7a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	60fb      	str	r3, [r7, #12]
 800a7a6:	4b13      	ldr	r3, [pc, #76]	@ (800a7f4 <HAL_ADC_MspInit+0xfc>)
 800a7a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7aa:	4a12      	ldr	r2, [pc, #72]	@ (800a7f4 <HAL_ADC_MspInit+0xfc>)
 800a7ac:	f043 0301 	orr.w	r3, r3, #1
 800a7b0:	6313      	str	r3, [r2, #48]	@ 0x30
 800a7b2:	4b10      	ldr	r3, [pc, #64]	@ (800a7f4 <HAL_ADC_MspInit+0xfc>)
 800a7b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7b6:	f003 0301 	and.w	r3, r3, #1
 800a7ba:	60fb      	str	r3, [r7, #12]
 800a7bc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800a7be:	2302      	movs	r3, #2
 800a7c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a7c2:	2303      	movs	r3, #3
 800a7c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a7ca:	f107 031c 	add.w	r3, r7, #28
 800a7ce:	4619      	mov	r1, r3
 800a7d0:	4809      	ldr	r0, [pc, #36]	@ (800a7f8 <HAL_ADC_MspInit+0x100>)
 800a7d2:	f003 f837 	bl	800d844 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	2100      	movs	r1, #0
 800a7da:	2012      	movs	r0, #18
 800a7dc:	f002 fbf5 	bl	800cfca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800a7e0:	2012      	movs	r0, #18
 800a7e2:	f002 fc0e 	bl	800d002 <HAL_NVIC_EnableIRQ>
}
 800a7e6:	bf00      	nop
 800a7e8:	3730      	adds	r7, #48	@ 0x30
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bd80      	pop	{r7, pc}
 800a7ee:	bf00      	nop
 800a7f0:	40012000 	.word	0x40012000
 800a7f4:	40023800 	.word	0x40023800
 800a7f8:	40020000 	.word	0x40020000
 800a7fc:	40012100 	.word	0x40012100

0800a800 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b08a      	sub	sp, #40	@ 0x28
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a808:	f107 0314 	add.w	r3, r7, #20
 800a80c:	2200      	movs	r2, #0
 800a80e:	601a      	str	r2, [r3, #0]
 800a810:	605a      	str	r2, [r3, #4]
 800a812:	609a      	str	r2, [r3, #8]
 800a814:	60da      	str	r2, [r3, #12]
 800a816:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	4a25      	ldr	r2, [pc, #148]	@ (800a8b4 <HAL_CAN_MspInit+0xb4>)
 800a81e:	4293      	cmp	r3, r2
 800a820:	d144      	bne.n	800a8ac <HAL_CAN_MspInit+0xac>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800a822:	2300      	movs	r3, #0
 800a824:	613b      	str	r3, [r7, #16]
 800a826:	4b24      	ldr	r3, [pc, #144]	@ (800a8b8 <HAL_CAN_MspInit+0xb8>)
 800a828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a82a:	4a23      	ldr	r2, [pc, #140]	@ (800a8b8 <HAL_CAN_MspInit+0xb8>)
 800a82c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a830:	6413      	str	r3, [r2, #64]	@ 0x40
 800a832:	4b21      	ldr	r3, [pc, #132]	@ (800a8b8 <HAL_CAN_MspInit+0xb8>)
 800a834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a836:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a83a:	613b      	str	r3, [r7, #16]
 800a83c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a83e:	2300      	movs	r3, #0
 800a840:	60fb      	str	r3, [r7, #12]
 800a842:	4b1d      	ldr	r3, [pc, #116]	@ (800a8b8 <HAL_CAN_MspInit+0xb8>)
 800a844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a846:	4a1c      	ldr	r2, [pc, #112]	@ (800a8b8 <HAL_CAN_MspInit+0xb8>)
 800a848:	f043 0301 	orr.w	r3, r3, #1
 800a84c:	6313      	str	r3, [r2, #48]	@ 0x30
 800a84e:	4b1a      	ldr	r3, [pc, #104]	@ (800a8b8 <HAL_CAN_MspInit+0xb8>)
 800a850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a852:	f003 0301 	and.w	r3, r3, #1
 800a856:	60fb      	str	r3, [r7, #12]
 800a858:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a85a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a85e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a860:	2302      	movs	r3, #2
 800a862:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a864:	2300      	movs	r3, #0
 800a866:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a868:	2303      	movs	r3, #3
 800a86a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800a86c:	2309      	movs	r3, #9
 800a86e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a870:	f107 0314 	add.w	r3, r7, #20
 800a874:	4619      	mov	r1, r3
 800a876:	4811      	ldr	r0, [pc, #68]	@ (800a8bc <HAL_CAN_MspInit+0xbc>)
 800a878:	f002 ffe4 	bl	800d844 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 800a87c:	2200      	movs	r2, #0
 800a87e:	2100      	movs	r1, #0
 800a880:	2013      	movs	r0, #19
 800a882:	f002 fba2 	bl	800cfca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800a886:	2013      	movs	r0, #19
 800a888:	f002 fbbb 	bl	800d002 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800a88c:	2200      	movs	r2, #0
 800a88e:	2100      	movs	r1, #0
 800a890:	2014      	movs	r0, #20
 800a892:	f002 fb9a 	bl	800cfca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800a896:	2014      	movs	r0, #20
 800a898:	f002 fbb3 	bl	800d002 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800a89c:	2200      	movs	r2, #0
 800a89e:	2100      	movs	r1, #0
 800a8a0:	2015      	movs	r0, #21
 800a8a2:	f002 fb92 	bl	800cfca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800a8a6:	2015      	movs	r0, #21
 800a8a8:	f002 fbab 	bl	800d002 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 800a8ac:	bf00      	nop
 800a8ae:	3728      	adds	r7, #40	@ 0x28
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd80      	pop	{r7, pc}
 800a8b4:	40006400 	.word	0x40006400
 800a8b8:	40023800 	.word	0x40023800
 800a8bc:	40020000 	.word	0x40020000

0800a8c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b08a      	sub	sp, #40	@ 0x28
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a8c8:	f107 0314 	add.w	r3, r7, #20
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	601a      	str	r2, [r3, #0]
 800a8d0:	605a      	str	r2, [r3, #4]
 800a8d2:	609a      	str	r2, [r3, #8]
 800a8d4:	60da      	str	r2, [r3, #12]
 800a8d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	4a1d      	ldr	r2, [pc, #116]	@ (800a954 <HAL_SPI_MspInit+0x94>)
 800a8de:	4293      	cmp	r3, r2
 800a8e0:	d133      	bne.n	800a94a <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	613b      	str	r3, [r7, #16]
 800a8e6:	4b1c      	ldr	r3, [pc, #112]	@ (800a958 <HAL_SPI_MspInit+0x98>)
 800a8e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8ea:	4a1b      	ldr	r2, [pc, #108]	@ (800a958 <HAL_SPI_MspInit+0x98>)
 800a8ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a8f0:	6453      	str	r3, [r2, #68]	@ 0x44
 800a8f2:	4b19      	ldr	r3, [pc, #100]	@ (800a958 <HAL_SPI_MspInit+0x98>)
 800a8f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a8fa:	613b      	str	r3, [r7, #16]
 800a8fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a8fe:	2300      	movs	r3, #0
 800a900:	60fb      	str	r3, [r7, #12]
 800a902:	4b15      	ldr	r3, [pc, #84]	@ (800a958 <HAL_SPI_MspInit+0x98>)
 800a904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a906:	4a14      	ldr	r2, [pc, #80]	@ (800a958 <HAL_SPI_MspInit+0x98>)
 800a908:	f043 0301 	orr.w	r3, r3, #1
 800a90c:	6313      	str	r3, [r2, #48]	@ 0x30
 800a90e:	4b12      	ldr	r3, [pc, #72]	@ (800a958 <HAL_SPI_MspInit+0x98>)
 800a910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a912:	f003 0301 	and.w	r3, r3, #1
 800a916:	60fb      	str	r3, [r7, #12]
 800a918:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800a91a:	23e0      	movs	r3, #224	@ 0xe0
 800a91c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a91e:	2302      	movs	r3, #2
 800a920:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a922:	2300      	movs	r3, #0
 800a924:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a926:	2303      	movs	r3, #3
 800a928:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800a92a:	2305      	movs	r3, #5
 800a92c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a92e:	f107 0314 	add.w	r3, r7, #20
 800a932:	4619      	mov	r1, r3
 800a934:	4809      	ldr	r0, [pc, #36]	@ (800a95c <HAL_SPI_MspInit+0x9c>)
 800a936:	f002 ff85 	bl	800d844 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800a93a:	2200      	movs	r2, #0
 800a93c:	2100      	movs	r1, #0
 800a93e:	2023      	movs	r0, #35	@ 0x23
 800a940:	f002 fb43 	bl	800cfca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800a944:	2023      	movs	r0, #35	@ 0x23
 800a946:	f002 fb5c 	bl	800d002 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800a94a:	bf00      	nop
 800a94c:	3728      	adds	r7, #40	@ 0x28
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}
 800a952:	bf00      	nop
 800a954:	40013000 	.word	0x40013000
 800a958:	40023800 	.word	0x40023800
 800a95c:	40020000 	.word	0x40020000

0800a960 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b088      	sub	sp, #32
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	4a3e      	ldr	r2, [pc, #248]	@ (800aa68 <HAL_TIM_Base_MspInit+0x108>)
 800a96e:	4293      	cmp	r3, r2
 800a970:	d10e      	bne.n	800a990 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800a972:	2300      	movs	r3, #0
 800a974:	61fb      	str	r3, [r7, #28]
 800a976:	4b3d      	ldr	r3, [pc, #244]	@ (800aa6c <HAL_TIM_Base_MspInit+0x10c>)
 800a978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a97a:	4a3c      	ldr	r2, [pc, #240]	@ (800aa6c <HAL_TIM_Base_MspInit+0x10c>)
 800a97c:	f043 0301 	orr.w	r3, r3, #1
 800a980:	6453      	str	r3, [r2, #68]	@ 0x44
 800a982:	4b3a      	ldr	r3, [pc, #232]	@ (800aa6c <HAL_TIM_Base_MspInit+0x10c>)
 800a984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a986:	f003 0301 	and.w	r3, r3, #1
 800a98a:	61fb      	str	r3, [r7, #28]
 800a98c:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800a98e:	e066      	b.n	800aa5e <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM2)
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a998:	d10e      	bne.n	800a9b8 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800a99a:	2300      	movs	r3, #0
 800a99c:	61bb      	str	r3, [r7, #24]
 800a99e:	4b33      	ldr	r3, [pc, #204]	@ (800aa6c <HAL_TIM_Base_MspInit+0x10c>)
 800a9a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9a2:	4a32      	ldr	r2, [pc, #200]	@ (800aa6c <HAL_TIM_Base_MspInit+0x10c>)
 800a9a4:	f043 0301 	orr.w	r3, r3, #1
 800a9a8:	6413      	str	r3, [r2, #64]	@ 0x40
 800a9aa:	4b30      	ldr	r3, [pc, #192]	@ (800aa6c <HAL_TIM_Base_MspInit+0x10c>)
 800a9ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9ae:	f003 0301 	and.w	r3, r3, #1
 800a9b2:	61bb      	str	r3, [r7, #24]
 800a9b4:	69bb      	ldr	r3, [r7, #24]
}
 800a9b6:	e052      	b.n	800aa5e <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM3)
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	4a2c      	ldr	r2, [pc, #176]	@ (800aa70 <HAL_TIM_Base_MspInit+0x110>)
 800a9be:	4293      	cmp	r3, r2
 800a9c0:	d10e      	bne.n	800a9e0 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	617b      	str	r3, [r7, #20]
 800a9c6:	4b29      	ldr	r3, [pc, #164]	@ (800aa6c <HAL_TIM_Base_MspInit+0x10c>)
 800a9c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9ca:	4a28      	ldr	r2, [pc, #160]	@ (800aa6c <HAL_TIM_Base_MspInit+0x10c>)
 800a9cc:	f043 0302 	orr.w	r3, r3, #2
 800a9d0:	6413      	str	r3, [r2, #64]	@ 0x40
 800a9d2:	4b26      	ldr	r3, [pc, #152]	@ (800aa6c <HAL_TIM_Base_MspInit+0x10c>)
 800a9d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9d6:	f003 0302 	and.w	r3, r3, #2
 800a9da:	617b      	str	r3, [r7, #20]
 800a9dc:	697b      	ldr	r3, [r7, #20]
}
 800a9de:	e03e      	b.n	800aa5e <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	4a23      	ldr	r2, [pc, #140]	@ (800aa74 <HAL_TIM_Base_MspInit+0x114>)
 800a9e6:	4293      	cmp	r3, r2
 800a9e8:	d116      	bne.n	800aa18 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	613b      	str	r3, [r7, #16]
 800a9ee:	4b1f      	ldr	r3, [pc, #124]	@ (800aa6c <HAL_TIM_Base_MspInit+0x10c>)
 800a9f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9f2:	4a1e      	ldr	r2, [pc, #120]	@ (800aa6c <HAL_TIM_Base_MspInit+0x10c>)
 800a9f4:	f043 0320 	orr.w	r3, r3, #32
 800a9f8:	6413      	str	r3, [r2, #64]	@ 0x40
 800a9fa:	4b1c      	ldr	r3, [pc, #112]	@ (800aa6c <HAL_TIM_Base_MspInit+0x10c>)
 800a9fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9fe:	f003 0320 	and.w	r3, r3, #32
 800aa02:	613b      	str	r3, [r7, #16]
 800aa04:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800aa06:	2200      	movs	r2, #0
 800aa08:	2100      	movs	r1, #0
 800aa0a:	2037      	movs	r0, #55	@ 0x37
 800aa0c:	f002 fadd 	bl	800cfca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800aa10:	2037      	movs	r0, #55	@ 0x37
 800aa12:	f002 faf6 	bl	800d002 <HAL_NVIC_EnableIRQ>
}
 800aa16:	e022      	b.n	800aa5e <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM8)
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	4a16      	ldr	r2, [pc, #88]	@ (800aa78 <HAL_TIM_Base_MspInit+0x118>)
 800aa1e:	4293      	cmp	r3, r2
 800aa20:	d11d      	bne.n	800aa5e <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800aa22:	2300      	movs	r3, #0
 800aa24:	60fb      	str	r3, [r7, #12]
 800aa26:	4b11      	ldr	r3, [pc, #68]	@ (800aa6c <HAL_TIM_Base_MspInit+0x10c>)
 800aa28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa2a:	4a10      	ldr	r2, [pc, #64]	@ (800aa6c <HAL_TIM_Base_MspInit+0x10c>)
 800aa2c:	f043 0302 	orr.w	r3, r3, #2
 800aa30:	6453      	str	r3, [r2, #68]	@ 0x44
 800aa32:	4b0e      	ldr	r3, [pc, #56]	@ (800aa6c <HAL_TIM_Base_MspInit+0x10c>)
 800aa34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa36:	f003 0302 	and.w	r3, r3, #2
 800aa3a:	60fb      	str	r3, [r7, #12]
 800aa3c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800aa3e:	2200      	movs	r2, #0
 800aa40:	2100      	movs	r1, #0
 800aa42:	202c      	movs	r0, #44	@ 0x2c
 800aa44:	f002 fac1 	bl	800cfca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800aa48:	202c      	movs	r0, #44	@ 0x2c
 800aa4a:	f002 fada 	bl	800d002 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800aa4e:	2200      	movs	r2, #0
 800aa50:	2100      	movs	r1, #0
 800aa52:	202d      	movs	r0, #45	@ 0x2d
 800aa54:	f002 fab9 	bl	800cfca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800aa58:	202d      	movs	r0, #45	@ 0x2d
 800aa5a:	f002 fad2 	bl	800d002 <HAL_NVIC_EnableIRQ>
}
 800aa5e:	bf00      	nop
 800aa60:	3720      	adds	r7, #32
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}
 800aa66:	bf00      	nop
 800aa68:	40010000 	.word	0x40010000
 800aa6c:	40023800 	.word	0x40023800
 800aa70:	40000400 	.word	0x40000400
 800aa74:	40001400 	.word	0x40001400
 800aa78:	40010400 	.word	0x40010400

0800aa7c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b088      	sub	sp, #32
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aa84:	f107 030c 	add.w	r3, r7, #12
 800aa88:	2200      	movs	r2, #0
 800aa8a:	601a      	str	r2, [r3, #0]
 800aa8c:	605a      	str	r2, [r3, #4]
 800aa8e:	609a      	str	r2, [r3, #8]
 800aa90:	60da      	str	r2, [r3, #12]
 800aa92:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	4a12      	ldr	r2, [pc, #72]	@ (800aae4 <HAL_TIM_MspPostInit+0x68>)
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	d11e      	bne.n	800aadc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	60bb      	str	r3, [r7, #8]
 800aaa2:	4b11      	ldr	r3, [pc, #68]	@ (800aae8 <HAL_TIM_MspPostInit+0x6c>)
 800aaa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aaa6:	4a10      	ldr	r2, [pc, #64]	@ (800aae8 <HAL_TIM_MspPostInit+0x6c>)
 800aaa8:	f043 0301 	orr.w	r3, r3, #1
 800aaac:	6313      	str	r3, [r2, #48]	@ 0x30
 800aaae:	4b0e      	ldr	r3, [pc, #56]	@ (800aae8 <HAL_TIM_MspPostInit+0x6c>)
 800aab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aab2:	f003 0301 	and.w	r3, r3, #1
 800aab6:	60bb      	str	r3, [r7, #8]
 800aab8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800aaba:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800aabe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aac0:	2302      	movs	r3, #2
 800aac2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aac4:	2300      	movs	r3, #0
 800aac6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aac8:	2300      	movs	r3, #0
 800aaca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800aacc:	2301      	movs	r3, #1
 800aace:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aad0:	f107 030c 	add.w	r3, r7, #12
 800aad4:	4619      	mov	r1, r3
 800aad6:	4805      	ldr	r0, [pc, #20]	@ (800aaec <HAL_TIM_MspPostInit+0x70>)
 800aad8:	f002 feb4 	bl	800d844 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800aadc:	bf00      	nop
 800aade:	3720      	adds	r7, #32
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}
 800aae4:	40010000 	.word	0x40010000
 800aae8:	40023800 	.word	0x40023800
 800aaec:	40020000 	.word	0x40020000

0800aaf0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b08c      	sub	sp, #48	@ 0x30
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aaf8:	f107 031c 	add.w	r3, r7, #28
 800aafc:	2200      	movs	r2, #0
 800aafe:	601a      	str	r2, [r3, #0]
 800ab00:	605a      	str	r2, [r3, #4]
 800ab02:	609a      	str	r2, [r3, #8]
 800ab04:	60da      	str	r2, [r3, #12]
 800ab06:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	4a4d      	ldr	r2, [pc, #308]	@ (800ac44 <HAL_UART_MspInit+0x154>)
 800ab0e:	4293      	cmp	r3, r2
 800ab10:	d12d      	bne.n	800ab6e <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800ab12:	2300      	movs	r3, #0
 800ab14:	61bb      	str	r3, [r7, #24]
 800ab16:	4b4c      	ldr	r3, [pc, #304]	@ (800ac48 <HAL_UART_MspInit+0x158>)
 800ab18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab1a:	4a4b      	ldr	r2, [pc, #300]	@ (800ac48 <HAL_UART_MspInit+0x158>)
 800ab1c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ab20:	6413      	str	r3, [r2, #64]	@ 0x40
 800ab22:	4b49      	ldr	r3, [pc, #292]	@ (800ac48 <HAL_UART_MspInit+0x158>)
 800ab24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab26:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ab2a:	61bb      	str	r3, [r7, #24]
 800ab2c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ab2e:	2300      	movs	r3, #0
 800ab30:	617b      	str	r3, [r7, #20]
 800ab32:	4b45      	ldr	r3, [pc, #276]	@ (800ac48 <HAL_UART_MspInit+0x158>)
 800ab34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab36:	4a44      	ldr	r2, [pc, #272]	@ (800ac48 <HAL_UART_MspInit+0x158>)
 800ab38:	f043 0304 	orr.w	r3, r3, #4
 800ab3c:	6313      	str	r3, [r2, #48]	@ 0x30
 800ab3e:	4b42      	ldr	r3, [pc, #264]	@ (800ac48 <HAL_UART_MspInit+0x158>)
 800ab40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab42:	f003 0304 	and.w	r3, r3, #4
 800ab46:	617b      	str	r3, [r7, #20]
 800ab48:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800ab4a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800ab4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ab50:	2302      	movs	r3, #2
 800ab52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab54:	2300      	movs	r3, #0
 800ab56:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ab58:	2303      	movs	r3, #3
 800ab5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800ab5c:	2308      	movs	r3, #8
 800ab5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ab60:	f107 031c 	add.w	r3, r7, #28
 800ab64:	4619      	mov	r1, r3
 800ab66:	4839      	ldr	r0, [pc, #228]	@ (800ac4c <HAL_UART_MspInit+0x15c>)
 800ab68:	f002 fe6c 	bl	800d844 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800ab6c:	e066      	b.n	800ac3c <HAL_UART_MspInit+0x14c>
  else if(huart->Instance==USART2)
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	4a37      	ldr	r2, [pc, #220]	@ (800ac50 <HAL_UART_MspInit+0x160>)
 800ab74:	4293      	cmp	r3, r2
 800ab76:	d161      	bne.n	800ac3c <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART2_CLK_ENABLE();
 800ab78:	2300      	movs	r3, #0
 800ab7a:	613b      	str	r3, [r7, #16]
 800ab7c:	4b32      	ldr	r3, [pc, #200]	@ (800ac48 <HAL_UART_MspInit+0x158>)
 800ab7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab80:	4a31      	ldr	r2, [pc, #196]	@ (800ac48 <HAL_UART_MspInit+0x158>)
 800ab82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ab86:	6413      	str	r3, [r2, #64]	@ 0x40
 800ab88:	4b2f      	ldr	r3, [pc, #188]	@ (800ac48 <HAL_UART_MspInit+0x158>)
 800ab8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab90:	613b      	str	r3, [r7, #16]
 800ab92:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ab94:	2300      	movs	r3, #0
 800ab96:	60fb      	str	r3, [r7, #12]
 800ab98:	4b2b      	ldr	r3, [pc, #172]	@ (800ac48 <HAL_UART_MspInit+0x158>)
 800ab9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab9c:	4a2a      	ldr	r2, [pc, #168]	@ (800ac48 <HAL_UART_MspInit+0x158>)
 800ab9e:	f043 0301 	orr.w	r3, r3, #1
 800aba2:	6313      	str	r3, [r2, #48]	@ 0x30
 800aba4:	4b28      	ldr	r3, [pc, #160]	@ (800ac48 <HAL_UART_MspInit+0x158>)
 800aba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aba8:	f003 0301 	and.w	r3, r3, #1
 800abac:	60fb      	str	r3, [r7, #12]
 800abae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800abb0:	230c      	movs	r3, #12
 800abb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800abb4:	2302      	movs	r3, #2
 800abb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abb8:	2300      	movs	r3, #0
 800abba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800abbc:	2303      	movs	r3, #3
 800abbe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800abc0:	2307      	movs	r3, #7
 800abc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800abc4:	f107 031c 	add.w	r3, r7, #28
 800abc8:	4619      	mov	r1, r3
 800abca:	4822      	ldr	r0, [pc, #136]	@ (800ac54 <HAL_UART_MspInit+0x164>)
 800abcc:	f002 fe3a 	bl	800d844 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800abd0:	4b21      	ldr	r3, [pc, #132]	@ (800ac58 <HAL_UART_MspInit+0x168>)
 800abd2:	4a22      	ldr	r2, [pc, #136]	@ (800ac5c <HAL_UART_MspInit+0x16c>)
 800abd4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800abd6:	4b20      	ldr	r3, [pc, #128]	@ (800ac58 <HAL_UART_MspInit+0x168>)
 800abd8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800abdc:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800abde:	4b1e      	ldr	r3, [pc, #120]	@ (800ac58 <HAL_UART_MspInit+0x168>)
 800abe0:	2240      	movs	r2, #64	@ 0x40
 800abe2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800abe4:	4b1c      	ldr	r3, [pc, #112]	@ (800ac58 <HAL_UART_MspInit+0x168>)
 800abe6:	2200      	movs	r2, #0
 800abe8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800abea:	4b1b      	ldr	r3, [pc, #108]	@ (800ac58 <HAL_UART_MspInit+0x168>)
 800abec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800abf0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800abf2:	4b19      	ldr	r3, [pc, #100]	@ (800ac58 <HAL_UART_MspInit+0x168>)
 800abf4:	2200      	movs	r2, #0
 800abf6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800abf8:	4b17      	ldr	r3, [pc, #92]	@ (800ac58 <HAL_UART_MspInit+0x168>)
 800abfa:	2200      	movs	r2, #0
 800abfc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800abfe:	4b16      	ldr	r3, [pc, #88]	@ (800ac58 <HAL_UART_MspInit+0x168>)
 800ac00:	2200      	movs	r2, #0
 800ac02:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800ac04:	4b14      	ldr	r3, [pc, #80]	@ (800ac58 <HAL_UART_MspInit+0x168>)
 800ac06:	2200      	movs	r2, #0
 800ac08:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ac0a:	4b13      	ldr	r3, [pc, #76]	@ (800ac58 <HAL_UART_MspInit+0x168>)
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800ac10:	4811      	ldr	r0, [pc, #68]	@ (800ac58 <HAL_UART_MspInit+0x168>)
 800ac12:	f002 fa15 	bl	800d040 <HAL_DMA_Init>
 800ac16:	4603      	mov	r3, r0
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d001      	beq.n	800ac20 <HAL_UART_MspInit+0x130>
      Error_Handler();
 800ac1c:	f7ff fd3e 	bl	800a69c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	4a0d      	ldr	r2, [pc, #52]	@ (800ac58 <HAL_UART_MspInit+0x168>)
 800ac24:	639a      	str	r2, [r3, #56]	@ 0x38
 800ac26:	4a0c      	ldr	r2, [pc, #48]	@ (800ac58 <HAL_UART_MspInit+0x168>)
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	2100      	movs	r1, #0
 800ac30:	2026      	movs	r0, #38	@ 0x26
 800ac32:	f002 f9ca 	bl	800cfca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800ac36:	2026      	movs	r0, #38	@ 0x26
 800ac38:	f002 f9e3 	bl	800d002 <HAL_NVIC_EnableIRQ>
}
 800ac3c:	bf00      	nop
 800ac3e:	3730      	adds	r7, #48	@ 0x30
 800ac40:	46bd      	mov	sp, r7
 800ac42:	bd80      	pop	{r7, pc}
 800ac44:	40004c00 	.word	0x40004c00
 800ac48:	40023800 	.word	0x40023800
 800ac4c:	40020800 	.word	0x40020800
 800ac50:	40004400 	.word	0x40004400
 800ac54:	40020000 	.word	0x40020000
 800ac58:	200008cc 	.word	0x200008cc
 800ac5c:	400260a0 	.word	0x400260a0

0800ac60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800ac60:	b480      	push	{r7}
 800ac62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800ac64:	bf00      	nop
 800ac66:	e7fd      	b.n	800ac64 <NMI_Handler+0x4>

0800ac68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ac68:	b480      	push	{r7}
 800ac6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800ac6c:	bf00      	nop
 800ac6e:	e7fd      	b.n	800ac6c <HardFault_Handler+0x4>

0800ac70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ac70:	b480      	push	{r7}
 800ac72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800ac74:	bf00      	nop
 800ac76:	e7fd      	b.n	800ac74 <MemManage_Handler+0x4>

0800ac78 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ac78:	b480      	push	{r7}
 800ac7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800ac7c:	bf00      	nop
 800ac7e:	e7fd      	b.n	800ac7c <BusFault_Handler+0x4>

0800ac80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ac80:	b480      	push	{r7}
 800ac82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800ac84:	bf00      	nop
 800ac86:	e7fd      	b.n	800ac84 <UsageFault_Handler+0x4>

0800ac88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800ac88:	b480      	push	{r7}
 800ac8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800ac8c:	bf00      	nop
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac94:	4770      	bx	lr

0800ac96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800ac96:	b480      	push	{r7}
 800ac98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800ac9a:	bf00      	nop
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca2:	4770      	bx	lr

0800aca4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800aca4:	b480      	push	{r7}
 800aca6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800aca8:	bf00      	nop
 800acaa:	46bd      	mov	sp, r7
 800acac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb0:	4770      	bx	lr

0800acb2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800acb2:	b580      	push	{r7, lr}
 800acb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800acb6:	f000 f9bf 	bl	800b038 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800acba:	bf00      	nop
 800acbc:	bd80      	pop	{r7, pc}
	...

0800acc0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800acc4:	4802      	ldr	r0, [pc, #8]	@ (800acd0 <DMA1_Stream6_IRQHandler+0x10>)
 800acc6:	f002 fb53 	bl	800d370 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800acca:	bf00      	nop
 800accc:	bd80      	pop	{r7, pc}
 800acce:	bf00      	nop
 800acd0:	200008cc 	.word	0x200008cc

0800acd4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800acd8:	4803      	ldr	r0, [pc, #12]	@ (800ace8 <ADC_IRQHandler+0x14>)
 800acda:	f000 fa34 	bl	800b146 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800acde:	4803      	ldr	r0, [pc, #12]	@ (800acec <ADC_IRQHandler+0x18>)
 800ace0:	f000 fa31 	bl	800b146 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800ace4:	bf00      	nop
 800ace6:	bd80      	pop	{r7, pc}
 800ace8:	200005c4 	.word	0x200005c4
 800acec:	2000060c 	.word	0x2000060c

0800acf0 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800acf4:	4802      	ldr	r0, [pc, #8]	@ (800ad00 <CAN1_TX_IRQHandler+0x10>)
 800acf6:	f001 fe6f 	bl	800c9d8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800acfa:	bf00      	nop
 800acfc:	bd80      	pop	{r7, pc}
 800acfe:	bf00      	nop
 800ad00:	20000654 	.word	0x20000654

0800ad04 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800ad08:	4802      	ldr	r0, [pc, #8]	@ (800ad14 <CAN1_RX0_IRQHandler+0x10>)
 800ad0a:	f001 fe65 	bl	800c9d8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800ad0e:	bf00      	nop
 800ad10:	bd80      	pop	{r7, pc}
 800ad12:	bf00      	nop
 800ad14:	20000654 	.word	0x20000654

0800ad18 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800ad1c:	4802      	ldr	r0, [pc, #8]	@ (800ad28 <CAN1_RX1_IRQHandler+0x10>)
 800ad1e:	f001 fe5b 	bl	800c9d8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800ad22:	bf00      	nop
 800ad24:	bd80      	pop	{r7, pc}
 800ad26:	bf00      	nop
 800ad28:	20000654 	.word	0x20000654

0800ad2c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800ad2c:	b580      	push	{r7, lr}
 800ad2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800ad30:	4802      	ldr	r0, [pc, #8]	@ (800ad3c <SPI1_IRQHandler+0x10>)
 800ad32:	f004 f8e3 	bl	800eefc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800ad36:	bf00      	nop
 800ad38:	bd80      	pop	{r7, pc}
 800ad3a:	bf00      	nop
 800ad3c:	2000067c 	.word	0x2000067c

0800ad40 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800ad44:	4802      	ldr	r0, [pc, #8]	@ (800ad50 <USART2_IRQHandler+0x10>)
 800ad46:	f005 fc2f 	bl	80105a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800ad4a:	bf00      	nop
 800ad4c:	bd80      	pop	{r7, pc}
 800ad4e:	bf00      	nop
 800ad50:	20000884 	.word	0x20000884

0800ad54 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800ad58:	4802      	ldr	r0, [pc, #8]	@ (800ad64 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800ad5a:	f004 fd35 	bl	800f7c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800ad5e:	bf00      	nop
 800ad60:	bd80      	pop	{r7, pc}
 800ad62:	bf00      	nop
 800ad64:	200007f4 	.word	0x200007f4

0800ad68 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800ad6c:	4802      	ldr	r0, [pc, #8]	@ (800ad78 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800ad6e:	f004 fd2b 	bl	800f7c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800ad72:	bf00      	nop
 800ad74:	bd80      	pop	{r7, pc}
 800ad76:	bf00      	nop
 800ad78:	200007f4 	.word	0x200007f4

0800ad7c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800ad80:	4802      	ldr	r0, [pc, #8]	@ (800ad8c <TIM7_IRQHandler+0x10>)
 800ad82:	f004 fd21 	bl	800f7c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800ad86:	bf00      	nop
 800ad88:	bd80      	pop	{r7, pc}
 800ad8a:	bf00      	nop
 800ad8c:	200007ac 	.word	0x200007ac

0800ad90 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800ad90:	b480      	push	{r7}
 800ad92:	af00      	add	r7, sp, #0
  return 1;
 800ad94:	2301      	movs	r3, #1
}
 800ad96:	4618      	mov	r0, r3
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9e:	4770      	bx	lr

0800ada0 <_kill>:

int _kill(int pid, int sig)
{
 800ada0:	b580      	push	{r7, lr}
 800ada2:	b082      	sub	sp, #8
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
 800ada8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800adaa:	f007 fb39 	bl	8012420 <__errno>
 800adae:	4603      	mov	r3, r0
 800adb0:	2216      	movs	r2, #22
 800adb2:	601a      	str	r2, [r3, #0]
  return -1;
 800adb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 800adb8:	4618      	mov	r0, r3
 800adba:	3708      	adds	r7, #8
 800adbc:	46bd      	mov	sp, r7
 800adbe:	bd80      	pop	{r7, pc}

0800adc0 <_exit>:

void _exit (int status)
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b082      	sub	sp, #8
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800adc8:	f04f 31ff 	mov.w	r1, #4294967295
 800adcc:	6878      	ldr	r0, [r7, #4]
 800adce:	f7ff ffe7 	bl	800ada0 <_kill>
  while (1) {}    /* Make sure we hang here */
 800add2:	bf00      	nop
 800add4:	e7fd      	b.n	800add2 <_exit+0x12>

0800add6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800add6:	b580      	push	{r7, lr}
 800add8:	b086      	sub	sp, #24
 800adda:	af00      	add	r7, sp, #0
 800addc:	60f8      	str	r0, [r7, #12]
 800adde:	60b9      	str	r1, [r7, #8]
 800ade0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ade2:	2300      	movs	r3, #0
 800ade4:	617b      	str	r3, [r7, #20]
 800ade6:	e00a      	b.n	800adfe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800ade8:	f3af 8000 	nop.w
 800adec:	4601      	mov	r1, r0
 800adee:	68bb      	ldr	r3, [r7, #8]
 800adf0:	1c5a      	adds	r2, r3, #1
 800adf2:	60ba      	str	r2, [r7, #8]
 800adf4:	b2ca      	uxtb	r2, r1
 800adf6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800adf8:	697b      	ldr	r3, [r7, #20]
 800adfa:	3301      	adds	r3, #1
 800adfc:	617b      	str	r3, [r7, #20]
 800adfe:	697a      	ldr	r2, [r7, #20]
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	429a      	cmp	r2, r3
 800ae04:	dbf0      	blt.n	800ade8 <_read+0x12>
  }

  return len;
 800ae06:	687b      	ldr	r3, [r7, #4]
}
 800ae08:	4618      	mov	r0, r3
 800ae0a:	3718      	adds	r7, #24
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	bd80      	pop	{r7, pc}

0800ae10 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b086      	sub	sp, #24
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	60f8      	str	r0, [r7, #12]
 800ae18:	60b9      	str	r1, [r7, #8]
 800ae1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	617b      	str	r3, [r7, #20]
 800ae20:	e009      	b.n	800ae36 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800ae22:	68bb      	ldr	r3, [r7, #8]
 800ae24:	1c5a      	adds	r2, r3, #1
 800ae26:	60ba      	str	r2, [r7, #8]
 800ae28:	781b      	ldrb	r3, [r3, #0]
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ae30:	697b      	ldr	r3, [r7, #20]
 800ae32:	3301      	adds	r3, #1
 800ae34:	617b      	str	r3, [r7, #20]
 800ae36:	697a      	ldr	r2, [r7, #20]
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	429a      	cmp	r2, r3
 800ae3c:	dbf1      	blt.n	800ae22 <_write+0x12>
  }
  return len;
 800ae3e:	687b      	ldr	r3, [r7, #4]
}
 800ae40:	4618      	mov	r0, r3
 800ae42:	3718      	adds	r7, #24
 800ae44:	46bd      	mov	sp, r7
 800ae46:	bd80      	pop	{r7, pc}

0800ae48 <_close>:

int _close(int file)
{
 800ae48:	b480      	push	{r7}
 800ae4a:	b083      	sub	sp, #12
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800ae50:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ae54:	4618      	mov	r0, r3
 800ae56:	370c      	adds	r7, #12
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5e:	4770      	bx	lr

0800ae60 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800ae60:	b480      	push	{r7}
 800ae62:	b083      	sub	sp, #12
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
 800ae68:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800ae70:	605a      	str	r2, [r3, #4]
  return 0;
 800ae72:	2300      	movs	r3, #0
}
 800ae74:	4618      	mov	r0, r3
 800ae76:	370c      	adds	r7, #12
 800ae78:	46bd      	mov	sp, r7
 800ae7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7e:	4770      	bx	lr

0800ae80 <_isatty>:

int _isatty(int file)
{
 800ae80:	b480      	push	{r7}
 800ae82:	b083      	sub	sp, #12
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800ae88:	2301      	movs	r3, #1
}
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	370c      	adds	r7, #12
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae94:	4770      	bx	lr

0800ae96 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800ae96:	b480      	push	{r7}
 800ae98:	b085      	sub	sp, #20
 800ae9a:	af00      	add	r7, sp, #0
 800ae9c:	60f8      	str	r0, [r7, #12]
 800ae9e:	60b9      	str	r1, [r7, #8]
 800aea0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800aea2:	2300      	movs	r3, #0
}
 800aea4:	4618      	mov	r0, r3
 800aea6:	3714      	adds	r7, #20
 800aea8:	46bd      	mov	sp, r7
 800aeaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeae:	4770      	bx	lr

0800aeb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b086      	sub	sp, #24
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800aeb8:	4a14      	ldr	r2, [pc, #80]	@ (800af0c <_sbrk+0x5c>)
 800aeba:	4b15      	ldr	r3, [pc, #84]	@ (800af10 <_sbrk+0x60>)
 800aebc:	1ad3      	subs	r3, r2, r3
 800aebe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800aec0:	697b      	ldr	r3, [r7, #20]
 800aec2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800aec4:	4b13      	ldr	r3, [pc, #76]	@ (800af14 <_sbrk+0x64>)
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d102      	bne.n	800aed2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800aecc:	4b11      	ldr	r3, [pc, #68]	@ (800af14 <_sbrk+0x64>)
 800aece:	4a12      	ldr	r2, [pc, #72]	@ (800af18 <_sbrk+0x68>)
 800aed0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800aed2:	4b10      	ldr	r3, [pc, #64]	@ (800af14 <_sbrk+0x64>)
 800aed4:	681a      	ldr	r2, [r3, #0]
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	4413      	add	r3, r2
 800aeda:	693a      	ldr	r2, [r7, #16]
 800aedc:	429a      	cmp	r2, r3
 800aede:	d207      	bcs.n	800aef0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800aee0:	f007 fa9e 	bl	8012420 <__errno>
 800aee4:	4603      	mov	r3, r0
 800aee6:	220c      	movs	r2, #12
 800aee8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800aeea:	f04f 33ff 	mov.w	r3, #4294967295
 800aeee:	e009      	b.n	800af04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800aef0:	4b08      	ldr	r3, [pc, #32]	@ (800af14 <_sbrk+0x64>)
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800aef6:	4b07      	ldr	r3, [pc, #28]	@ (800af14 <_sbrk+0x64>)
 800aef8:	681a      	ldr	r2, [r3, #0]
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	4413      	add	r3, r2
 800aefe:	4a05      	ldr	r2, [pc, #20]	@ (800af14 <_sbrk+0x64>)
 800af00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800af02:	68fb      	ldr	r3, [r7, #12]
}
 800af04:	4618      	mov	r0, r3
 800af06:	3718      	adds	r7, #24
 800af08:	46bd      	mov	sp, r7
 800af0a:	bd80      	pop	{r7, pc}
 800af0c:	20020000 	.word	0x20020000
 800af10:	00000400 	.word	0x00000400
 800af14:	20000954 	.word	0x20000954
 800af18:	20000aa8 	.word	0x20000aa8

0800af1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800af1c:	b480      	push	{r7}
 800af1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800af20:	4b06      	ldr	r3, [pc, #24]	@ (800af3c <SystemInit+0x20>)
 800af22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af26:	4a05      	ldr	r2, [pc, #20]	@ (800af3c <SystemInit+0x20>)
 800af28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800af2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800af30:	bf00      	nop
 800af32:	46bd      	mov	sp, r7
 800af34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af38:	4770      	bx	lr
 800af3a:	bf00      	nop
 800af3c:	e000ed00 	.word	0xe000ed00

0800af40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
 	  ldr   sp, =_estack      /* set stack pointer */
 800af40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800af78 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800af44:	f7ff ffea 	bl	800af1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800af48:	480c      	ldr	r0, [pc, #48]	@ (800af7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800af4a:	490d      	ldr	r1, [pc, #52]	@ (800af80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800af4c:	4a0d      	ldr	r2, [pc, #52]	@ (800af84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800af4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800af50:	e002      	b.n	800af58 <LoopCopyDataInit>

0800af52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800af52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800af54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800af56:	3304      	adds	r3, #4

0800af58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800af58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800af5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800af5c:	d3f9      	bcc.n	800af52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800af5e:	4a0a      	ldr	r2, [pc, #40]	@ (800af88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800af60:	4c0a      	ldr	r4, [pc, #40]	@ (800af8c <LoopFillZerobss+0x22>)
  movs r3, #0
 800af62:	2300      	movs	r3, #0
  b LoopFillZerobss
 800af64:	e001      	b.n	800af6a <LoopFillZerobss>

0800af66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800af66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800af68:	3204      	adds	r2, #4

0800af6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800af6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800af6c:	d3fb      	bcc.n	800af66 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800af6e:	f007 fa5d 	bl	801242c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800af72:	f7fe fd1b 	bl	80099ac <main>
  bx  lr    
 800af76:	4770      	bx	lr
 	  ldr   sp, =_estack      /* set stack pointer */
 800af78:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800af7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800af80:	20000498 	.word	0x20000498
  ldr r2, =_sidata
 800af84:	08015c50 	.word	0x08015c50
  ldr r2, =_sbss
 800af88:	20000498 	.word	0x20000498
  ldr r4, =_ebss
 800af8c:	20000aa8 	.word	0x20000aa8

0800af90 <CAN1_SCE_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800af90:	e7fe      	b.n	800af90 <CAN1_SCE_IRQHandler>
	...

0800af94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800af94:	b580      	push	{r7, lr}
 800af96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800af98:	4b0e      	ldr	r3, [pc, #56]	@ (800afd4 <HAL_Init+0x40>)
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	4a0d      	ldr	r2, [pc, #52]	@ (800afd4 <HAL_Init+0x40>)
 800af9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800afa2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800afa4:	4b0b      	ldr	r3, [pc, #44]	@ (800afd4 <HAL_Init+0x40>)
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	4a0a      	ldr	r2, [pc, #40]	@ (800afd4 <HAL_Init+0x40>)
 800afaa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800afae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800afb0:	4b08      	ldr	r3, [pc, #32]	@ (800afd4 <HAL_Init+0x40>)
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	4a07      	ldr	r2, [pc, #28]	@ (800afd4 <HAL_Init+0x40>)
 800afb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800afba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800afbc:	2003      	movs	r0, #3
 800afbe:	f001 fff9 	bl	800cfb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800afc2:	2000      	movs	r0, #0
 800afc4:	f000 f808 	bl	800afd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800afc8:	f7ff fb6e 	bl	800a6a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800afcc:	2300      	movs	r3, #0
}
 800afce:	4618      	mov	r0, r3
 800afd0:	bd80      	pop	{r7, pc}
 800afd2:	bf00      	nop
 800afd4:	40023c00 	.word	0x40023c00

0800afd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b082      	sub	sp, #8
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800afe0:	4b12      	ldr	r3, [pc, #72]	@ (800b02c <HAL_InitTick+0x54>)
 800afe2:	681a      	ldr	r2, [r3, #0]
 800afe4:	4b12      	ldr	r3, [pc, #72]	@ (800b030 <HAL_InitTick+0x58>)
 800afe6:	781b      	ldrb	r3, [r3, #0]
 800afe8:	4619      	mov	r1, r3
 800afea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800afee:	fbb3 f3f1 	udiv	r3, r3, r1
 800aff2:	fbb2 f3f3 	udiv	r3, r2, r3
 800aff6:	4618      	mov	r0, r3
 800aff8:	f002 f815 	bl	800d026 <HAL_SYSTICK_Config>
 800affc:	4603      	mov	r3, r0
 800affe:	2b00      	cmp	r3, #0
 800b000:	d001      	beq.n	800b006 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800b002:	2301      	movs	r3, #1
 800b004:	e00e      	b.n	800b024 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	2b0f      	cmp	r3, #15
 800b00a:	d80a      	bhi.n	800b022 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800b00c:	2200      	movs	r2, #0
 800b00e:	6879      	ldr	r1, [r7, #4]
 800b010:	f04f 30ff 	mov.w	r0, #4294967295
 800b014:	f001 ffd9 	bl	800cfca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800b018:	4a06      	ldr	r2, [pc, #24]	@ (800b034 <HAL_InitTick+0x5c>)
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800b01e:	2300      	movs	r3, #0
 800b020:	e000      	b.n	800b024 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800b022:	2301      	movs	r3, #1
}
 800b024:	4618      	mov	r0, r3
 800b026:	3708      	adds	r7, #8
 800b028:	46bd      	mov	sp, r7
 800b02a:	bd80      	pop	{r7, pc}
 800b02c:	200002b4 	.word	0x200002b4
 800b030:	200002bc 	.word	0x200002bc
 800b034:	200002b8 	.word	0x200002b8

0800b038 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b038:	b480      	push	{r7}
 800b03a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800b03c:	4b06      	ldr	r3, [pc, #24]	@ (800b058 <HAL_IncTick+0x20>)
 800b03e:	781b      	ldrb	r3, [r3, #0]
 800b040:	461a      	mov	r2, r3
 800b042:	4b06      	ldr	r3, [pc, #24]	@ (800b05c <HAL_IncTick+0x24>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	4413      	add	r3, r2
 800b048:	4a04      	ldr	r2, [pc, #16]	@ (800b05c <HAL_IncTick+0x24>)
 800b04a:	6013      	str	r3, [r2, #0]
}
 800b04c:	bf00      	nop
 800b04e:	46bd      	mov	sp, r7
 800b050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b054:	4770      	bx	lr
 800b056:	bf00      	nop
 800b058:	200002bc 	.word	0x200002bc
 800b05c:	20000958 	.word	0x20000958

0800b060 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b060:	b480      	push	{r7}
 800b062:	af00      	add	r7, sp, #0
  return uwTick;
 800b064:	4b03      	ldr	r3, [pc, #12]	@ (800b074 <HAL_GetTick+0x14>)
 800b066:	681b      	ldr	r3, [r3, #0]
}
 800b068:	4618      	mov	r0, r3
 800b06a:	46bd      	mov	sp, r7
 800b06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b070:	4770      	bx	lr
 800b072:	bf00      	nop
 800b074:	20000958 	.word	0x20000958

0800b078 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b084      	sub	sp, #16
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b080:	f7ff ffee 	bl	800b060 <HAL_GetTick>
 800b084:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b090:	d005      	beq.n	800b09e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800b092:	4b0a      	ldr	r3, [pc, #40]	@ (800b0bc <HAL_Delay+0x44>)
 800b094:	781b      	ldrb	r3, [r3, #0]
 800b096:	461a      	mov	r2, r3
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	4413      	add	r3, r2
 800b09c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800b09e:	bf00      	nop
 800b0a0:	f7ff ffde 	bl	800b060 <HAL_GetTick>
 800b0a4:	4602      	mov	r2, r0
 800b0a6:	68bb      	ldr	r3, [r7, #8]
 800b0a8:	1ad3      	subs	r3, r2, r3
 800b0aa:	68fa      	ldr	r2, [r7, #12]
 800b0ac:	429a      	cmp	r2, r3
 800b0ae:	d8f7      	bhi.n	800b0a0 <HAL_Delay+0x28>
  {
  }
}
 800b0b0:	bf00      	nop
 800b0b2:	bf00      	nop
 800b0b4:	3710      	adds	r7, #16
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	bd80      	pop	{r7, pc}
 800b0ba:	bf00      	nop
 800b0bc:	200002bc 	.word	0x200002bc

0800b0c0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b084      	sub	sp, #16
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d101      	bne.n	800b0d6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	e033      	b.n	800b13e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d109      	bne.n	800b0f2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800b0de:	6878      	ldr	r0, [r7, #4]
 800b0e0:	f7ff fb0a 	bl	800a6f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	2200      	movs	r2, #0
 800b0e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0f6:	f003 0310 	and.w	r3, r3, #16
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d118      	bne.n	800b130 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b102:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800b106:	f023 0302 	bic.w	r3, r3, #2
 800b10a:	f043 0202 	orr.w	r2, r3, #2
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800b112:	6878      	ldr	r0, [r7, #4]
 800b114:	f000 fb88 	bl	800b828 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	2200      	movs	r2, #0
 800b11c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b122:	f023 0303 	bic.w	r3, r3, #3
 800b126:	f043 0201 	orr.w	r2, r3, #1
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	641a      	str	r2, [r3, #64]	@ 0x40
 800b12e:	e001      	b.n	800b134 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800b130:	2301      	movs	r3, #1
 800b132:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	2200      	movs	r2, #0
 800b138:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800b13c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b13e:	4618      	mov	r0, r3
 800b140:	3710      	adds	r7, #16
 800b142:	46bd      	mov	sp, r7
 800b144:	bd80      	pop	{r7, pc}

0800b146 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800b146:	b580      	push	{r7, lr}
 800b148:	b086      	sub	sp, #24
 800b14a:	af00      	add	r7, sp, #0
 800b14c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800b14e:	2300      	movs	r3, #0
 800b150:	617b      	str	r3, [r7, #20]
 800b152:	2300      	movs	r3, #0
 800b154:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	685b      	ldr	r3, [r3, #4]
 800b164:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	f003 0302 	and.w	r3, r3, #2
 800b16c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	f003 0320 	and.w	r3, r3, #32
 800b174:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800b176:	697b      	ldr	r3, [r7, #20]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d049      	beq.n	800b210 <HAL_ADC_IRQHandler+0xca>
 800b17c:	693b      	ldr	r3, [r7, #16]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d046      	beq.n	800b210 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b186:	f003 0310 	and.w	r3, r3, #16
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d105      	bne.n	800b19a <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b192:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	689b      	ldr	r3, [r3, #8]
 800b1a0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d12b      	bne.n	800b200 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d127      	bne.n	800b200 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1b6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d006      	beq.n	800b1cc <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	689b      	ldr	r3, [r3, #8]
 800b1c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d119      	bne.n	800b200 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	685a      	ldr	r2, [r3, #4]
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	f022 0220 	bic.w	r2, r2, #32
 800b1da:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d105      	bne.n	800b200 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1f8:	f043 0201 	orr.w	r2, r3, #1
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800b200:	6878      	ldr	r0, [r7, #4]
 800b202:	f7ff fa11 	bl	800a628 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	f06f 0212 	mvn.w	r2, #18
 800b20e:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	f003 0304 	and.w	r3, r3, #4
 800b216:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800b218:	68bb      	ldr	r3, [r7, #8]
 800b21a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b21e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800b220:	697b      	ldr	r3, [r7, #20]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d057      	beq.n	800b2d6 <HAL_ADC_IRQHandler+0x190>
 800b226:	693b      	ldr	r3, [r7, #16]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d054      	beq.n	800b2d6 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b230:	f003 0310 	and.w	r3, r3, #16
 800b234:	2b00      	cmp	r3, #0
 800b236:	d105      	bne.n	800b244 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b23c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	689b      	ldr	r3, [r3, #8]
 800b24a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d139      	bne.n	800b2c6 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b258:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d006      	beq.n	800b26e <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	689b      	ldr	r3, [r3, #8]
 800b266:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d12b      	bne.n	800b2c6 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	685b      	ldr	r3, [r3, #4]
 800b274:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d124      	bne.n	800b2c6 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	689b      	ldr	r3, [r3, #8]
 800b282:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800b286:	2b00      	cmp	r3, #0
 800b288:	d11d      	bne.n	800b2c6 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d119      	bne.n	800b2c6 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	685a      	ldr	r2, [r3, #4]
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b2a0:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2a6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d105      	bne.n	800b2c6 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2be:	f043 0201 	orr.w	r2, r3, #1
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800b2c6:	6878      	ldr	r0, [r7, #4]
 800b2c8:	f7ff f8b2 	bl	800a430 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	f06f 020c 	mvn.w	r2, #12
 800b2d4:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	f003 0301 	and.w	r3, r3, #1
 800b2dc:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800b2de:	68bb      	ldr	r3, [r7, #8]
 800b2e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2e4:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800b2e6:	697b      	ldr	r3, [r7, #20]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d017      	beq.n	800b31c <HAL_ADC_IRQHandler+0x1d6>
 800b2ec:	693b      	ldr	r3, [r7, #16]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d014      	beq.n	800b31c <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	f003 0301 	and.w	r3, r3, #1
 800b2fc:	2b01      	cmp	r3, #1
 800b2fe:	d10d      	bne.n	800b31c <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b304:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800b30c:	6878      	ldr	r0, [r7, #4]
 800b30e:	f000 f945 	bl	800b59c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	f06f 0201 	mvn.w	r2, #1
 800b31a:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	f003 0320 	and.w	r3, r3, #32
 800b322:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800b324:	68bb      	ldr	r3, [r7, #8]
 800b326:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b32a:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800b32c:	697b      	ldr	r3, [r7, #20]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d015      	beq.n	800b35e <HAL_ADC_IRQHandler+0x218>
 800b332:	693b      	ldr	r3, [r7, #16]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d012      	beq.n	800b35e <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b33c:	f043 0202 	orr.w	r2, r3, #2
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	f06f 0220 	mvn.w	r2, #32
 800b34c:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 800b34e:	6878      	ldr	r0, [r7, #4]
 800b350:	f000 f92e 	bl	800b5b0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f06f 0220 	mvn.w	r2, #32
 800b35c:	601a      	str	r2, [r3, #0]
  }
}
 800b35e:	bf00      	nop
 800b360:	3718      	adds	r7, #24
 800b362:	46bd      	mov	sp, r7
 800b364:	bd80      	pop	{r7, pc}
	...

0800b368 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800b368:	b580      	push	{r7, lr}
 800b36a:	b086      	sub	sp, #24
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	60f8      	str	r0, [r7, #12]
 800b370:	60b9      	str	r1, [r7, #8]
 800b372:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800b374:	2300      	movs	r3, #0
 800b376:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b37e:	2b01      	cmp	r3, #1
 800b380:	d101      	bne.n	800b386 <HAL_ADC_Start_DMA+0x1e>
 800b382:	2302      	movs	r3, #2
 800b384:	e0e9      	b.n	800b55a <HAL_ADC_Start_DMA+0x1f2>
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	2201      	movs	r2, #1
 800b38a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	689b      	ldr	r3, [r3, #8]
 800b394:	f003 0301 	and.w	r3, r3, #1
 800b398:	2b01      	cmp	r3, #1
 800b39a:	d018      	beq.n	800b3ce <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	689a      	ldr	r2, [r3, #8]
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	f042 0201 	orr.w	r2, r2, #1
 800b3aa:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800b3ac:	4b6d      	ldr	r3, [pc, #436]	@ (800b564 <HAL_ADC_Start_DMA+0x1fc>)
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	4a6d      	ldr	r2, [pc, #436]	@ (800b568 <HAL_ADC_Start_DMA+0x200>)
 800b3b2:	fba2 2303 	umull	r2, r3, r2, r3
 800b3b6:	0c9a      	lsrs	r2, r3, #18
 800b3b8:	4613      	mov	r3, r2
 800b3ba:	005b      	lsls	r3, r3, #1
 800b3bc:	4413      	add	r3, r2
 800b3be:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800b3c0:	e002      	b.n	800b3c8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800b3c2:	693b      	ldr	r3, [r7, #16]
 800b3c4:	3b01      	subs	r3, #1
 800b3c6:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800b3c8:	693b      	ldr	r3, [r7, #16]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d1f9      	bne.n	800b3c2 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	689b      	ldr	r3, [r3, #8]
 800b3d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b3d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b3dc:	d107      	bne.n	800b3ee <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	689a      	ldr	r2, [r3, #8]
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b3ec:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	689b      	ldr	r3, [r3, #8]
 800b3f4:	f003 0301 	and.w	r3, r3, #1
 800b3f8:	2b01      	cmp	r3, #1
 800b3fa:	f040 80a1 	bne.w	800b540 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b402:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800b406:	f023 0301 	bic.w	r3, r3, #1
 800b40a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	685b      	ldr	r3, [r3, #4]
 800b418:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d007      	beq.n	800b430 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b424:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800b428:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b434:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b438:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b43c:	d106      	bne.n	800b44c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b442:	f023 0206 	bic.w	r2, r3, #6
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	645a      	str	r2, [r3, #68]	@ 0x44
 800b44a:	e002      	b.n	800b452 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	2200      	movs	r2, #0
 800b450:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	2200      	movs	r2, #0
 800b456:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800b45a:	4b44      	ldr	r3, [pc, #272]	@ (800b56c <HAL_ADC_Start_DMA+0x204>)
 800b45c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b462:	4a43      	ldr	r2, [pc, #268]	@ (800b570 <HAL_ADC_Start_DMA+0x208>)
 800b464:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b46a:	4a42      	ldr	r2, [pc, #264]	@ (800b574 <HAL_ADC_Start_DMA+0x20c>)
 800b46c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b472:	4a41      	ldr	r2, [pc, #260]	@ (800b578 <HAL_ADC_Start_DMA+0x210>)
 800b474:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800b47e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	685a      	ldr	r2, [r3, #4]
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800b48e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	689a      	ldr	r2, [r3, #8]
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b49e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	334c      	adds	r3, #76	@ 0x4c
 800b4aa:	4619      	mov	r1, r3
 800b4ac:	68ba      	ldr	r2, [r7, #8]
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f001 fe74 	bl	800d19c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800b4b4:	697b      	ldr	r3, [r7, #20]
 800b4b6:	685b      	ldr	r3, [r3, #4]
 800b4b8:	f003 031f 	and.w	r3, r3, #31
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d12a      	bne.n	800b516 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	4a2d      	ldr	r2, [pc, #180]	@ (800b57c <HAL_ADC_Start_DMA+0x214>)
 800b4c6:	4293      	cmp	r3, r2
 800b4c8:	d015      	beq.n	800b4f6 <HAL_ADC_Start_DMA+0x18e>
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	4a2c      	ldr	r2, [pc, #176]	@ (800b580 <HAL_ADC_Start_DMA+0x218>)
 800b4d0:	4293      	cmp	r3, r2
 800b4d2:	d105      	bne.n	800b4e0 <HAL_ADC_Start_DMA+0x178>
 800b4d4:	4b25      	ldr	r3, [pc, #148]	@ (800b56c <HAL_ADC_Start_DMA+0x204>)
 800b4d6:	685b      	ldr	r3, [r3, #4]
 800b4d8:	f003 031f 	and.w	r3, r3, #31
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d00a      	beq.n	800b4f6 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	4a27      	ldr	r2, [pc, #156]	@ (800b584 <HAL_ADC_Start_DMA+0x21c>)
 800b4e6:	4293      	cmp	r3, r2
 800b4e8:	d136      	bne.n	800b558 <HAL_ADC_Start_DMA+0x1f0>
 800b4ea:	4b20      	ldr	r3, [pc, #128]	@ (800b56c <HAL_ADC_Start_DMA+0x204>)
 800b4ec:	685b      	ldr	r3, [r3, #4]
 800b4ee:	f003 0310 	and.w	r3, r3, #16
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d130      	bne.n	800b558 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	689b      	ldr	r3, [r3, #8]
 800b4fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b500:	2b00      	cmp	r3, #0
 800b502:	d129      	bne.n	800b558 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	689a      	ldr	r2, [r3, #8]
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800b512:	609a      	str	r2, [r3, #8]
 800b514:	e020      	b.n	800b558 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	4a18      	ldr	r2, [pc, #96]	@ (800b57c <HAL_ADC_Start_DMA+0x214>)
 800b51c:	4293      	cmp	r3, r2
 800b51e:	d11b      	bne.n	800b558 <HAL_ADC_Start_DMA+0x1f0>
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	689b      	ldr	r3, [r3, #8]
 800b526:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d114      	bne.n	800b558 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	689a      	ldr	r2, [r3, #8]
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800b53c:	609a      	str	r2, [r3, #8]
 800b53e:	e00b      	b.n	800b558 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b544:	f043 0210 	orr.w	r2, r3, #16
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b550:	f043 0201 	orr.w	r2, r3, #1
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800b558:	2300      	movs	r3, #0
}
 800b55a:	4618      	mov	r0, r3
 800b55c:	3718      	adds	r7, #24
 800b55e:	46bd      	mov	sp, r7
 800b560:	bd80      	pop	{r7, pc}
 800b562:	bf00      	nop
 800b564:	200002b4 	.word	0x200002b4
 800b568:	431bde83 	.word	0x431bde83
 800b56c:	40012300 	.word	0x40012300
 800b570:	0800ba21 	.word	0x0800ba21
 800b574:	0800badb 	.word	0x0800badb
 800b578:	0800baf7 	.word	0x0800baf7
 800b57c:	40012000 	.word	0x40012000
 800b580:	40012100 	.word	0x40012100
 800b584:	40012200 	.word	0x40012200

0800b588 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800b588:	b480      	push	{r7}
 800b58a:	b083      	sub	sp, #12
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800b590:	bf00      	nop
 800b592:	370c      	adds	r7, #12
 800b594:	46bd      	mov	sp, r7
 800b596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59a:	4770      	bx	lr

0800b59c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800b59c:	b480      	push	{r7}
 800b59e:	b083      	sub	sp, #12
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800b5a4:	bf00      	nop
 800b5a6:	370c      	adds	r7, #12
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ae:	4770      	bx	lr

0800b5b0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800b5b0:	b480      	push	{r7}
 800b5b2:	b083      	sub	sp, #12
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800b5b8:	bf00      	nop
 800b5ba:	370c      	adds	r7, #12
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c2:	4770      	bx	lr

0800b5c4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800b5c4:	b480      	push	{r7}
 800b5c6:	b085      	sub	sp, #20
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
 800b5cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b5d8:	2b01      	cmp	r3, #1
 800b5da:	d101      	bne.n	800b5e0 <HAL_ADC_ConfigChannel+0x1c>
 800b5dc:	2302      	movs	r3, #2
 800b5de:	e113      	b.n	800b808 <HAL_ADC_ConfigChannel+0x244>
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2201      	movs	r2, #1
 800b5e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	2b09      	cmp	r3, #9
 800b5ee:	d925      	bls.n	800b63c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	68d9      	ldr	r1, [r3, #12]
 800b5f6:	683b      	ldr	r3, [r7, #0]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	b29b      	uxth	r3, r3
 800b5fc:	461a      	mov	r2, r3
 800b5fe:	4613      	mov	r3, r2
 800b600:	005b      	lsls	r3, r3, #1
 800b602:	4413      	add	r3, r2
 800b604:	3b1e      	subs	r3, #30
 800b606:	2207      	movs	r2, #7
 800b608:	fa02 f303 	lsl.w	r3, r2, r3
 800b60c:	43da      	mvns	r2, r3
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	400a      	ands	r2, r1
 800b614:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	68d9      	ldr	r1, [r3, #12]
 800b61c:	683b      	ldr	r3, [r7, #0]
 800b61e:	689a      	ldr	r2, [r3, #8]
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	b29b      	uxth	r3, r3
 800b626:	4618      	mov	r0, r3
 800b628:	4603      	mov	r3, r0
 800b62a:	005b      	lsls	r3, r3, #1
 800b62c:	4403      	add	r3, r0
 800b62e:	3b1e      	subs	r3, #30
 800b630:	409a      	lsls	r2, r3
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	430a      	orrs	r2, r1
 800b638:	60da      	str	r2, [r3, #12]
 800b63a:	e022      	b.n	800b682 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	6919      	ldr	r1, [r3, #16]
 800b642:	683b      	ldr	r3, [r7, #0]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	b29b      	uxth	r3, r3
 800b648:	461a      	mov	r2, r3
 800b64a:	4613      	mov	r3, r2
 800b64c:	005b      	lsls	r3, r3, #1
 800b64e:	4413      	add	r3, r2
 800b650:	2207      	movs	r2, #7
 800b652:	fa02 f303 	lsl.w	r3, r2, r3
 800b656:	43da      	mvns	r2, r3
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	400a      	ands	r2, r1
 800b65e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	6919      	ldr	r1, [r3, #16]
 800b666:	683b      	ldr	r3, [r7, #0]
 800b668:	689a      	ldr	r2, [r3, #8]
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	b29b      	uxth	r3, r3
 800b670:	4618      	mov	r0, r3
 800b672:	4603      	mov	r3, r0
 800b674:	005b      	lsls	r3, r3, #1
 800b676:	4403      	add	r3, r0
 800b678:	409a      	lsls	r2, r3
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	430a      	orrs	r2, r1
 800b680:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800b682:	683b      	ldr	r3, [r7, #0]
 800b684:	685b      	ldr	r3, [r3, #4]
 800b686:	2b06      	cmp	r3, #6
 800b688:	d824      	bhi.n	800b6d4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	685a      	ldr	r2, [r3, #4]
 800b694:	4613      	mov	r3, r2
 800b696:	009b      	lsls	r3, r3, #2
 800b698:	4413      	add	r3, r2
 800b69a:	3b05      	subs	r3, #5
 800b69c:	221f      	movs	r2, #31
 800b69e:	fa02 f303 	lsl.w	r3, r2, r3
 800b6a2:	43da      	mvns	r2, r3
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	400a      	ands	r2, r1
 800b6aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800b6b2:	683b      	ldr	r3, [r7, #0]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	b29b      	uxth	r3, r3
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	685a      	ldr	r2, [r3, #4]
 800b6be:	4613      	mov	r3, r2
 800b6c0:	009b      	lsls	r3, r3, #2
 800b6c2:	4413      	add	r3, r2
 800b6c4:	3b05      	subs	r3, #5
 800b6c6:	fa00 f203 	lsl.w	r2, r0, r3
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	430a      	orrs	r2, r1
 800b6d0:	635a      	str	r2, [r3, #52]	@ 0x34
 800b6d2:	e04c      	b.n	800b76e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	685b      	ldr	r3, [r3, #4]
 800b6d8:	2b0c      	cmp	r3, #12
 800b6da:	d824      	bhi.n	800b726 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	685a      	ldr	r2, [r3, #4]
 800b6e6:	4613      	mov	r3, r2
 800b6e8:	009b      	lsls	r3, r3, #2
 800b6ea:	4413      	add	r3, r2
 800b6ec:	3b23      	subs	r3, #35	@ 0x23
 800b6ee:	221f      	movs	r2, #31
 800b6f0:	fa02 f303 	lsl.w	r3, r2, r3
 800b6f4:	43da      	mvns	r2, r3
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	400a      	ands	r2, r1
 800b6fc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800b704:	683b      	ldr	r3, [r7, #0]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	b29b      	uxth	r3, r3
 800b70a:	4618      	mov	r0, r3
 800b70c:	683b      	ldr	r3, [r7, #0]
 800b70e:	685a      	ldr	r2, [r3, #4]
 800b710:	4613      	mov	r3, r2
 800b712:	009b      	lsls	r3, r3, #2
 800b714:	4413      	add	r3, r2
 800b716:	3b23      	subs	r3, #35	@ 0x23
 800b718:	fa00 f203 	lsl.w	r2, r0, r3
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	430a      	orrs	r2, r1
 800b722:	631a      	str	r2, [r3, #48]	@ 0x30
 800b724:	e023      	b.n	800b76e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	685a      	ldr	r2, [r3, #4]
 800b730:	4613      	mov	r3, r2
 800b732:	009b      	lsls	r3, r3, #2
 800b734:	4413      	add	r3, r2
 800b736:	3b41      	subs	r3, #65	@ 0x41
 800b738:	221f      	movs	r2, #31
 800b73a:	fa02 f303 	lsl.w	r3, r2, r3
 800b73e:	43da      	mvns	r2, r3
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	400a      	ands	r2, r1
 800b746:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800b74e:	683b      	ldr	r3, [r7, #0]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	b29b      	uxth	r3, r3
 800b754:	4618      	mov	r0, r3
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	685a      	ldr	r2, [r3, #4]
 800b75a:	4613      	mov	r3, r2
 800b75c:	009b      	lsls	r3, r3, #2
 800b75e:	4413      	add	r3, r2
 800b760:	3b41      	subs	r3, #65	@ 0x41
 800b762:	fa00 f203 	lsl.w	r2, r0, r3
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	430a      	orrs	r2, r1
 800b76c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800b76e:	4b29      	ldr	r3, [pc, #164]	@ (800b814 <HAL_ADC_ConfigChannel+0x250>)
 800b770:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	4a28      	ldr	r2, [pc, #160]	@ (800b818 <HAL_ADC_ConfigChannel+0x254>)
 800b778:	4293      	cmp	r3, r2
 800b77a:	d10f      	bne.n	800b79c <HAL_ADC_ConfigChannel+0x1d8>
 800b77c:	683b      	ldr	r3, [r7, #0]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	2b12      	cmp	r3, #18
 800b782:	d10b      	bne.n	800b79c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	685b      	ldr	r3, [r3, #4]
 800b788:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	685b      	ldr	r3, [r3, #4]
 800b794:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	4a1d      	ldr	r2, [pc, #116]	@ (800b818 <HAL_ADC_ConfigChannel+0x254>)
 800b7a2:	4293      	cmp	r3, r2
 800b7a4:	d12b      	bne.n	800b7fe <HAL_ADC_ConfigChannel+0x23a>
 800b7a6:	683b      	ldr	r3, [r7, #0]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	4a1c      	ldr	r2, [pc, #112]	@ (800b81c <HAL_ADC_ConfigChannel+0x258>)
 800b7ac:	4293      	cmp	r3, r2
 800b7ae:	d003      	beq.n	800b7b8 <HAL_ADC_ConfigChannel+0x1f4>
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	2b11      	cmp	r3, #17
 800b7b6:	d122      	bne.n	800b7fe <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	685b      	ldr	r3, [r3, #4]
 800b7bc:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	685b      	ldr	r3, [r3, #4]
 800b7c8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800b7d0:	683b      	ldr	r3, [r7, #0]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	4a11      	ldr	r2, [pc, #68]	@ (800b81c <HAL_ADC_ConfigChannel+0x258>)
 800b7d6:	4293      	cmp	r3, r2
 800b7d8:	d111      	bne.n	800b7fe <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800b7da:	4b11      	ldr	r3, [pc, #68]	@ (800b820 <HAL_ADC_ConfigChannel+0x25c>)
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	4a11      	ldr	r2, [pc, #68]	@ (800b824 <HAL_ADC_ConfigChannel+0x260>)
 800b7e0:	fba2 2303 	umull	r2, r3, r2, r3
 800b7e4:	0c9a      	lsrs	r2, r3, #18
 800b7e6:	4613      	mov	r3, r2
 800b7e8:	009b      	lsls	r3, r3, #2
 800b7ea:	4413      	add	r3, r2
 800b7ec:	005b      	lsls	r3, r3, #1
 800b7ee:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800b7f0:	e002      	b.n	800b7f8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800b7f2:	68bb      	ldr	r3, [r7, #8]
 800b7f4:	3b01      	subs	r3, #1
 800b7f6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800b7f8:	68bb      	ldr	r3, [r7, #8]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d1f9      	bne.n	800b7f2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	2200      	movs	r2, #0
 800b802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800b806:	2300      	movs	r3, #0
}
 800b808:	4618      	mov	r0, r3
 800b80a:	3714      	adds	r7, #20
 800b80c:	46bd      	mov	sp, r7
 800b80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b812:	4770      	bx	lr
 800b814:	40012300 	.word	0x40012300
 800b818:	40012000 	.word	0x40012000
 800b81c:	10000012 	.word	0x10000012
 800b820:	200002b4 	.word	0x200002b4
 800b824:	431bde83 	.word	0x431bde83

0800b828 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800b828:	b480      	push	{r7}
 800b82a:	b085      	sub	sp, #20
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800b830:	4b79      	ldr	r3, [pc, #484]	@ (800ba18 <ADC_Init+0x1f0>)
 800b832:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	685b      	ldr	r3, [r3, #4]
 800b838:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	685a      	ldr	r2, [r3, #4]
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	685b      	ldr	r3, [r3, #4]
 800b848:	431a      	orrs	r2, r3
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	685a      	ldr	r2, [r3, #4]
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b85c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	6859      	ldr	r1, [r3, #4]
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	691b      	ldr	r3, [r3, #16]
 800b868:	021a      	lsls	r2, r3, #8
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	430a      	orrs	r2, r1
 800b870:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	685a      	ldr	r2, [r3, #4]
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800b880:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	6859      	ldr	r1, [r3, #4]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	689a      	ldr	r2, [r3, #8]
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	430a      	orrs	r2, r1
 800b892:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	689a      	ldr	r2, [r3, #8]
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b8a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	6899      	ldr	r1, [r3, #8]
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	68da      	ldr	r2, [r3, #12]
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	430a      	orrs	r2, r1
 800b8b4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8ba:	4a58      	ldr	r2, [pc, #352]	@ (800ba1c <ADC_Init+0x1f4>)
 800b8bc:	4293      	cmp	r3, r2
 800b8be:	d022      	beq.n	800b906 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	689a      	ldr	r2, [r3, #8]
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800b8ce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	6899      	ldr	r1, [r3, #8]
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	430a      	orrs	r2, r1
 800b8e0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	689a      	ldr	r2, [r3, #8]
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800b8f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	6899      	ldr	r1, [r3, #8]
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	430a      	orrs	r2, r1
 800b902:	609a      	str	r2, [r3, #8]
 800b904:	e00f      	b.n	800b926 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	689a      	ldr	r2, [r3, #8]
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800b914:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	689a      	ldr	r2, [r3, #8]
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800b924:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	689a      	ldr	r2, [r3, #8]
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	f022 0202 	bic.w	r2, r2, #2
 800b934:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	6899      	ldr	r1, [r3, #8]
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	7e1b      	ldrb	r3, [r3, #24]
 800b940:	005a      	lsls	r2, r3, #1
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	430a      	orrs	r2, r1
 800b948:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d01b      	beq.n	800b98c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	685a      	ldr	r2, [r3, #4]
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b962:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	685a      	ldr	r2, [r3, #4]
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800b972:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	6859      	ldr	r1, [r3, #4]
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b97e:	3b01      	subs	r3, #1
 800b980:	035a      	lsls	r2, r3, #13
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	430a      	orrs	r2, r1
 800b988:	605a      	str	r2, [r3, #4]
 800b98a:	e007      	b.n	800b99c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	685a      	ldr	r2, [r3, #4]
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b99a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800b9aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	69db      	ldr	r3, [r3, #28]
 800b9b6:	3b01      	subs	r3, #1
 800b9b8:	051a      	lsls	r2, r3, #20
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	430a      	orrs	r2, r1
 800b9c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	689a      	ldr	r2, [r3, #8]
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800b9d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	6899      	ldr	r1, [r3, #8]
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b9de:	025a      	lsls	r2, r3, #9
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	430a      	orrs	r2, r1
 800b9e6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	689a      	ldr	r2, [r3, #8]
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b9f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	6899      	ldr	r1, [r3, #8]
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	695b      	ldr	r3, [r3, #20]
 800ba02:	029a      	lsls	r2, r3, #10
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	430a      	orrs	r2, r1
 800ba0a:	609a      	str	r2, [r3, #8]
}
 800ba0c:	bf00      	nop
 800ba0e:	3714      	adds	r7, #20
 800ba10:	46bd      	mov	sp, r7
 800ba12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba16:	4770      	bx	lr
 800ba18:	40012300 	.word	0x40012300
 800ba1c:	0f000001 	.word	0x0f000001

0800ba20 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b084      	sub	sp, #16
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba2c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba32:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d13c      	bne.n	800bab4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba3e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	689b      	ldr	r3, [r3, #8]
 800ba4c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d12b      	bne.n	800baac <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d127      	bne.n	800baac <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba62:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d006      	beq.n	800ba78 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	689b      	ldr	r3, [r3, #8]
 800ba70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d119      	bne.n	800baac <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	685a      	ldr	r2, [r3, #4]
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	f022 0220 	bic.w	r2, r2, #32
 800ba86:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba8c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d105      	bne.n	800baac <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800baa4:	f043 0201 	orr.w	r2, r3, #1
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800baac:	68f8      	ldr	r0, [r7, #12]
 800baae:	f7fe fdbb 	bl	800a628 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800bab2:	e00e      	b.n	800bad2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bab8:	f003 0310 	and.w	r3, r3, #16
 800babc:	2b00      	cmp	r3, #0
 800babe:	d003      	beq.n	800bac8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800bac0:	68f8      	ldr	r0, [r7, #12]
 800bac2:	f7ff fd75 	bl	800b5b0 <HAL_ADC_ErrorCallback>
}
 800bac6:	e004      	b.n	800bad2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bacc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bace:	6878      	ldr	r0, [r7, #4]
 800bad0:	4798      	blx	r3
}
 800bad2:	bf00      	nop
 800bad4:	3710      	adds	r7, #16
 800bad6:	46bd      	mov	sp, r7
 800bad8:	bd80      	pop	{r7, pc}

0800bada <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800bada:	b580      	push	{r7, lr}
 800badc:	b084      	sub	sp, #16
 800bade:	af00      	add	r7, sp, #0
 800bae0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bae6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800bae8:	68f8      	ldr	r0, [r7, #12]
 800baea:	f7ff fd4d 	bl	800b588 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800baee:	bf00      	nop
 800baf0:	3710      	adds	r7, #16
 800baf2:	46bd      	mov	sp, r7
 800baf4:	bd80      	pop	{r7, pc}

0800baf6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800baf6:	b580      	push	{r7, lr}
 800baf8:	b084      	sub	sp, #16
 800bafa:	af00      	add	r7, sp, #0
 800bafc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb02:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	2240      	movs	r2, #64	@ 0x40
 800bb08:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb0e:	f043 0204 	orr.w	r2, r3, #4
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800bb16:	68f8      	ldr	r0, [r7, #12]
 800bb18:	f7ff fd4a 	bl	800b5b0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800bb1c:	bf00      	nop
 800bb1e:	3710      	adds	r7, #16
 800bb20:	46bd      	mov	sp, r7
 800bb22:	bd80      	pop	{r7, pc}

0800bb24 <HAL_ADCEx_InjectedStart_IT>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 800bb24:	b480      	push	{r7}
 800bb26:	b087      	sub	sp, #28
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800bb30:	2300      	movs	r3, #0
 800bb32:	617b      	str	r3, [r7, #20]
 800bb34:	2300      	movs	r3, #0
 800bb36:	613b      	str	r3, [r7, #16]
  ADC_Common_TypeDef *tmpADC_Common;

  /* Process locked */
  __HAL_LOCK(hadc);
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bb3e:	2b01      	cmp	r3, #1
 800bb40:	d101      	bne.n	800bb46 <HAL_ADCEx_InjectedStart_IT+0x22>
 800bb42:	2302      	movs	r3, #2
 800bb44:	e0b2      	b.n	800bcac <HAL_ADCEx_InjectedStart_IT+0x188>
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	2201      	movs	r2, #1
 800bb4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */

  /* Check if ADC peripheral is disabled in order to enable it and wait during
     Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	689b      	ldr	r3, [r3, #8]
 800bb54:	f003 0301 	and.w	r3, r3, #1
 800bb58:	2b01      	cmp	r3, #1
 800bb5a:	d018      	beq.n	800bb8e <HAL_ADCEx_InjectedStart_IT+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	689a      	ldr	r2, [r3, #8]
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	f042 0201 	orr.w	r2, r2, #1
 800bb6a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800bb6c:	4b52      	ldr	r3, [pc, #328]	@ (800bcb8 <HAL_ADCEx_InjectedStart_IT+0x194>)
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	4a52      	ldr	r2, [pc, #328]	@ (800bcbc <HAL_ADCEx_InjectedStart_IT+0x198>)
 800bb72:	fba2 2303 	umull	r2, r3, r2, r3
 800bb76:	0c9a      	lsrs	r2, r3, #18
 800bb78:	4613      	mov	r3, r2
 800bb7a:	005b      	lsls	r3, r3, #1
 800bb7c:	4413      	add	r3, r2
 800bb7e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800bb80:	e002      	b.n	800bb88 <HAL_ADCEx_InjectedStart_IT+0x64>
    {
      counter--;
 800bb82:	68bb      	ldr	r3, [r7, #8]
 800bb84:	3b01      	subs	r3, #1
 800bb86:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800bb88:	68bb      	ldr	r3, [r7, #8]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d1f9      	bne.n	800bb82 <HAL_ADCEx_InjectedStart_IT+0x5e>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	689b      	ldr	r3, [r3, #8]
 800bb94:	f003 0301 	and.w	r3, r3, #1
 800bb98:	2b01      	cmp	r3, #1
 800bb9a:	d17a      	bne.n	800bc92 <HAL_ADCEx_InjectedStart_IT+0x16e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bba0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800bba4:	f023 0301 	bic.w	r3, r3, #1
 800bba8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bbb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d102      	bne.n	800bbc2 <HAL_ADCEx_InjectedStart_IT+0x9e>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	f06f 0204 	mvn.w	r2, #4
 800bbd2:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for injected channels */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	685a      	ldr	r2, [r3, #4]
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800bbe2:	605a      	str	r2, [r3, #4]

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800bbe4:	4b36      	ldr	r3, [pc, #216]	@ (800bcc0 <HAL_ADCEx_InjectedStart_IT+0x19c>)
 800bbe6:	60fb      	str	r3, [r7, #12]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	685b      	ldr	r3, [r3, #4]
 800bbec:	f003 031f 	and.w	r3, r3, #31
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d124      	bne.n	800bc3e <HAL_ADCEx_InjectedStart_IT+0x11a>
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	689b      	ldr	r3, [r3, #8]
 800bbfa:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	bf0c      	ite	eq
 800bc02:	2301      	moveq	r3, #1
 800bc04:	2300      	movne	r3, #0
 800bc06:	b2db      	uxtb	r3, r3
 800bc08:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	685b      	ldr	r3, [r3, #4]
 800bc10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	bf0c      	ite	eq
 800bc18:	2301      	moveq	r3, #1
 800bc1a:	2300      	movne	r3, #0
 800bc1c:	b2db      	uxtb	r3, r3
 800bc1e:	613b      	str	r3, [r7, #16]
      if (tmp1 && tmp2)
 800bc20:	697b      	ldr	r3, [r7, #20]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d041      	beq.n	800bcaa <HAL_ADCEx_InjectedStart_IT+0x186>
 800bc26:	693b      	ldr	r3, [r7, #16]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d03e      	beq.n	800bcaa <HAL_ADCEx_InjectedStart_IT+0x186>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	689a      	ldr	r2, [r3, #8]
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 800bc3a:	609a      	str	r2, [r3, #8]
 800bc3c:	e035      	b.n	800bcaa <HAL_ADCEx_InjectedStart_IT+0x186>
      }
    }
    else
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	689b      	ldr	r3, [r3, #8]
 800bc44:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	bf0c      	ite	eq
 800bc4c:	2301      	moveq	r3, #1
 800bc4e:	2300      	movne	r3, #0
 800bc50:	b2db      	uxtb	r3, r3
 800bc52:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	685b      	ldr	r3, [r3, #4]
 800bc5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	bf0c      	ite	eq
 800bc62:	2301      	moveq	r3, #1
 800bc64:	2300      	movne	r3, #0
 800bc66:	b2db      	uxtb	r3, r3
 800bc68:	613b      	str	r3, [r7, #16]
      if ((hadc->Instance == ADC1) && tmp1 && tmp2)
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	4a15      	ldr	r2, [pc, #84]	@ (800bcc4 <HAL_ADCEx_InjectedStart_IT+0x1a0>)
 800bc70:	4293      	cmp	r3, r2
 800bc72:	d11a      	bne.n	800bcaa <HAL_ADCEx_InjectedStart_IT+0x186>
 800bc74:	697b      	ldr	r3, [r7, #20]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d017      	beq.n	800bcaa <HAL_ADCEx_InjectedStart_IT+0x186>
 800bc7a:	693b      	ldr	r3, [r7, #16]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d014      	beq.n	800bcaa <HAL_ADCEx_InjectedStart_IT+0x186>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	689a      	ldr	r2, [r3, #8]
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 800bc8e:	609a      	str	r2, [r3, #8]
 800bc90:	e00b      	b.n	800bcaa <HAL_ADCEx_InjectedStart_IT+0x186>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc96:	f043 0210 	orr.w	r2, r3, #16
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bca2:	f043 0201 	orr.w	r2, r3, #1
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800bcaa:	2300      	movs	r3, #0
}
 800bcac:	4618      	mov	r0, r3
 800bcae:	371c      	adds	r7, #28
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb6:	4770      	bx	lr
 800bcb8:	200002b4 	.word	0x200002b4
 800bcbc:	431bde83 	.word	0x431bde83
 800bcc0:	40012300 	.word	0x40012300
 800bcc4:	40012000 	.word	0x40012000

0800bcc8 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval None
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 800bcc8:	b480      	push	{r7}
 800bcca:	b085      	sub	sp, #20
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	6078      	str	r0, [r7, #4]
 800bcd0:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0U;
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Clear injected group conversion flag to have similar behaviour as        */
  /* regular group: reading data register also clears end of conversion flag. */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	f06f 0204 	mvn.w	r2, #4
 800bcde:	601a      	str	r2, [r3, #0]

  /* Return the selected ADC converted value */
  switch (InjectedRank)
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	3b01      	subs	r3, #1
 800bce4:	2b03      	cmp	r3, #3
 800bce6:	d81f      	bhi.n	800bd28 <HAL_ADCEx_InjectedGetValue+0x60>
 800bce8:	a201      	add	r2, pc, #4	@ (adr r2, 800bcf0 <HAL_ADCEx_InjectedGetValue+0x28>)
 800bcea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcee:	bf00      	nop
 800bcf0:	0800bd1f 	.word	0x0800bd1f
 800bcf4:	0800bd15 	.word	0x0800bd15
 800bcf8:	0800bd0b 	.word	0x0800bd0b
 800bcfc:	0800bd01 	.word	0x0800bd01
  {
    case ADC_INJECTED_RANK_4:
    {
      tmp =  hadc->Instance->JDR4;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bd06:	60fb      	str	r3, [r7, #12]
    }
    break;
 800bd08:	e00f      	b.n	800bd2a <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3:
    {
      tmp =  hadc->Instance->JDR3;
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd10:	60fb      	str	r3, [r7, #12]
    }
    break;
 800bd12:	e00a      	b.n	800bd2a <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2:
    {
      tmp =  hadc->Instance->JDR2;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd1a:	60fb      	str	r3, [r7, #12]
    }
    break;
 800bd1c:	e005      	b.n	800bd2a <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    {
      tmp =  hadc->Instance->JDR1;
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd24:	60fb      	str	r3, [r7, #12]
    }
    break;
 800bd26:	e000      	b.n	800bd2a <HAL_ADCEx_InjectedGetValue+0x62>
    default:
      break;
 800bd28:	bf00      	nop
  }
  return tmp;
 800bd2a:	68fb      	ldr	r3, [r7, #12]
}
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	3714      	adds	r7, #20
 800bd30:	46bd      	mov	sp, r7
 800bd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd36:	4770      	bx	lr

0800bd38 <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 800bd38:	b480      	push	{r7}
 800bd3a:	b085      	sub	sp, #20
 800bd3c:	af00      	add	r7, sp, #0
 800bd3e:	6078      	str	r0, [r7, #4]
 800bd40:	6039      	str	r1, [r7, #0]
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bd48:	2b01      	cmp	r3, #1
 800bd4a:	d101      	bne.n	800bd50 <HAL_ADCEx_InjectedConfigChannel+0x18>
 800bd4c:	2302      	movs	r3, #2
 800bd4e:	e17e      	b.n	800c04e <HAL_ADCEx_InjectedConfigChannel+0x316>
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	2201      	movs	r2, #1
 800bd54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 800bd58:	683b      	ldr	r3, [r7, #0]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	2b09      	cmp	r3, #9
 800bd5e:	d925      	bls.n	800bdac <HAL_ADCEx_InjectedConfigChannel+0x74>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	68d9      	ldr	r1, [r3, #12]
 800bd66:	683b      	ldr	r3, [r7, #0]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	b29b      	uxth	r3, r3
 800bd6c:	461a      	mov	r2, r3
 800bd6e:	4613      	mov	r3, r2
 800bd70:	005b      	lsls	r3, r3, #1
 800bd72:	4413      	add	r3, r2
 800bd74:	3b1e      	subs	r3, #30
 800bd76:	2207      	movs	r2, #7
 800bd78:	fa02 f303 	lsl.w	r3, r2, r3
 800bd7c:	43da      	mvns	r2, r3
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	400a      	ands	r2, r1
 800bd84:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	68d9      	ldr	r1, [r3, #12]
 800bd8c:	683b      	ldr	r3, [r7, #0]
 800bd8e:	689a      	ldr	r2, [r3, #8]
 800bd90:	683b      	ldr	r3, [r7, #0]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	b29b      	uxth	r3, r3
 800bd96:	4618      	mov	r0, r3
 800bd98:	4603      	mov	r3, r0
 800bd9a:	005b      	lsls	r3, r3, #1
 800bd9c:	4403      	add	r3, r0
 800bd9e:	3b1e      	subs	r3, #30
 800bda0:	409a      	lsls	r2, r3
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	430a      	orrs	r2, r1
 800bda8:	60da      	str	r2, [r3, #12]
 800bdaa:	e022      	b.n	800bdf2 <HAL_ADCEx_InjectedConfigChannel+0xba>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	6919      	ldr	r1, [r3, #16]
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	b29b      	uxth	r3, r3
 800bdb8:	461a      	mov	r2, r3
 800bdba:	4613      	mov	r3, r2
 800bdbc:	005b      	lsls	r3, r3, #1
 800bdbe:	4413      	add	r3, r2
 800bdc0:	2207      	movs	r2, #7
 800bdc2:	fa02 f303 	lsl.w	r3, r2, r3
 800bdc6:	43da      	mvns	r2, r3
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	400a      	ands	r2, r1
 800bdce:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	6919      	ldr	r1, [r3, #16]
 800bdd6:	683b      	ldr	r3, [r7, #0]
 800bdd8:	689a      	ldr	r2, [r3, #8]
 800bdda:	683b      	ldr	r3, [r7, #0]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	b29b      	uxth	r3, r3
 800bde0:	4618      	mov	r0, r3
 800bde2:	4603      	mov	r3, r0
 800bde4:	005b      	lsls	r3, r3, #1
 800bde6:	4403      	add	r3, r0
 800bde8:	409a      	lsls	r2, r3
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	430a      	orrs	r2, r1
 800bdf0:	611a      	str	r2, [r3, #16]
  }

  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 800be00:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800be08:	683b      	ldr	r3, [r7, #0]
 800be0a:	691b      	ldr	r3, [r3, #16]
 800be0c:	3b01      	subs	r3, #1
 800be0e:	051a      	lsls	r2, r3, #20
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	430a      	orrs	r2, r1
 800be16:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Rank configuration */

  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank, sConfigInjected->InjectedNbrOfConversion);
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800be1e:	683b      	ldr	r3, [r7, #0]
 800be20:	685b      	ldr	r3, [r3, #4]
 800be22:	b2da      	uxtb	r2, r3
 800be24:	683b      	ldr	r3, [r7, #0]
 800be26:	691b      	ldr	r3, [r3, #16]
 800be28:	b2db      	uxtb	r3, r3
 800be2a:	1ad3      	subs	r3, r2, r3
 800be2c:	b2db      	uxtb	r3, r3
 800be2e:	3303      	adds	r3, #3
 800be30:	b2db      	uxtb	r3, r3
 800be32:	461a      	mov	r2, r3
 800be34:	4613      	mov	r3, r2
 800be36:	009b      	lsls	r3, r3, #2
 800be38:	4413      	add	r3, r2
 800be3a:	221f      	movs	r2, #31
 800be3c:	fa02 f303 	lsl.w	r3, r2, r3
 800be40:	43da      	mvns	r2, r3
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	400a      	ands	r2, r1
 800be48:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank, sConfigInjected->InjectedNbrOfConversion);
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800be50:	683b      	ldr	r3, [r7, #0]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	b29b      	uxth	r3, r3
 800be56:	4618      	mov	r0, r3
 800be58:	683b      	ldr	r3, [r7, #0]
 800be5a:	685b      	ldr	r3, [r3, #4]
 800be5c:	b2da      	uxtb	r2, r3
 800be5e:	683b      	ldr	r3, [r7, #0]
 800be60:	691b      	ldr	r3, [r3, #16]
 800be62:	b2db      	uxtb	r3, r3
 800be64:	1ad3      	subs	r3, r2, r3
 800be66:	b2db      	uxtb	r3, r3
 800be68:	3303      	adds	r3, #3
 800be6a:	b2db      	uxtb	r3, r3
 800be6c:	461a      	mov	r2, r3
 800be6e:	4613      	mov	r3, r2
 800be70:	009b      	lsls	r3, r3, #2
 800be72:	4413      	add	r3, r2
 800be74:	fa00 f203 	lsl.w	r2, r0, r3
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	430a      	orrs	r2, r1
 800be7e:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	699b      	ldr	r3, [r3, #24]
 800be84:	4a75      	ldr	r2, [pc, #468]	@ (800c05c <HAL_ADCEx_InjectedConfigChannel+0x324>)
 800be86:	4293      	cmp	r3, r2
 800be88:	d022      	beq.n	800bed0 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	689a      	ldr	r2, [r3, #8]
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	f422 2270 	bic.w	r2, r2, #983040	@ 0xf0000
 800be98:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	6899      	ldr	r1, [r3, #8]
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	699a      	ldr	r2, [r3, #24]
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	430a      	orrs	r2, r1
 800beaa:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	689a      	ldr	r2, [r3, #8]
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 800beba:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	6899      	ldr	r1, [r3, #8]
 800bec2:	683b      	ldr	r3, [r7, #0]
 800bec4:	69da      	ldr	r2, [r3, #28]
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	430a      	orrs	r2, r1
 800becc:	609a      	str	r2, [r3, #8]
 800bece:	e00f      	b.n	800bef0 <HAL_ADCEx_InjectedConfigChannel+0x1b8>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	689a      	ldr	r2, [r3, #8]
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	f422 2270 	bic.w	r2, r2, #983040	@ 0xf0000
 800bede:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	689a      	ldr	r2, [r3, #8]
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 800beee:	609a      	str	r2, [r3, #8]
  }

  if (sConfigInjected->AutoInjectedConv != DISABLE)
 800bef0:	683b      	ldr	r3, [r7, #0]
 800bef2:	7d5b      	ldrb	r3, [r3, #21]
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d008      	beq.n	800bf0a <HAL_ADCEx_InjectedConfigChannel+0x1d2>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	685a      	ldr	r2, [r3, #4]
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800bf06:	605a      	str	r2, [r3, #4]
 800bf08:	e007      	b.n	800bf1a <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	685a      	ldr	r2, [r3, #4]
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bf18:	605a      	str	r2, [r3, #4]
  }

  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 800bf1a:	683b      	ldr	r3, [r7, #0]
 800bf1c:	7d1b      	ldrb	r3, [r3, #20]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d008      	beq.n	800bf34 <HAL_ADCEx_InjectedConfigChannel+0x1fc>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	685a      	ldr	r2, [r3, #4]
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800bf30:	605a      	str	r2, [r3, #4]
 800bf32:	e007      	b.n	800bf44 <HAL_ADCEx_InjectedConfigChannel+0x20c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	685a      	ldr	r2, [r3, #4]
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800bf42:	605a      	str	r2, [r3, #4]
  }

  switch (sConfigInjected->InjectedRank)
 800bf44:	683b      	ldr	r3, [r7, #0]
 800bf46:	685b      	ldr	r3, [r3, #4]
 800bf48:	2b03      	cmp	r3, #3
 800bf4a:	d02e      	beq.n	800bfaa <HAL_ADCEx_InjectedConfigChannel+0x272>
 800bf4c:	2b03      	cmp	r3, #3
 800bf4e:	d840      	bhi.n	800bfd2 <HAL_ADCEx_InjectedConfigChannel+0x29a>
 800bf50:	2b01      	cmp	r3, #1
 800bf52:	d002      	beq.n	800bf5a <HAL_ADCEx_InjectedConfigChannel+0x222>
 800bf54:	2b02      	cmp	r3, #2
 800bf56:	d014      	beq.n	800bf82 <HAL_ADCEx_InjectedConfigChannel+0x24a>
 800bf58:	e03b      	b.n	800bfd2 <HAL_ADCEx_InjectedConfigChannel+0x29a>
  {
    case 1U:
      /* Set injected channel 1 offset */
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	695b      	ldr	r3, [r3, #20]
 800bf60:	687a      	ldr	r2, [r7, #4]
 800bf62:	6812      	ldr	r2, [r2, #0]
 800bf64:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800bf68:	f023 030f 	bic.w	r3, r3, #15
 800bf6c:	6153      	str	r3, [r2, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	6959      	ldr	r1, [r3, #20]
 800bf74:	683b      	ldr	r3, [r7, #0]
 800bf76:	68da      	ldr	r2, [r3, #12]
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	430a      	orrs	r2, r1
 800bf7e:	615a      	str	r2, [r3, #20]
      break;
 800bf80:	e03b      	b.n	800bffa <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 2U:
      /* Set injected channel 2 offset */
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	699b      	ldr	r3, [r3, #24]
 800bf88:	687a      	ldr	r2, [r7, #4]
 800bf8a:	6812      	ldr	r2, [r2, #0]
 800bf8c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800bf90:	f023 030f 	bic.w	r3, r3, #15
 800bf94:	6193      	str	r3, [r2, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	6999      	ldr	r1, [r3, #24]
 800bf9c:	683b      	ldr	r3, [r7, #0]
 800bf9e:	68da      	ldr	r2, [r3, #12]
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	430a      	orrs	r2, r1
 800bfa6:	619a      	str	r2, [r3, #24]
      break;
 800bfa8:	e027      	b.n	800bffa <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 3U:
      /* Set injected channel 3 offset */
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	69db      	ldr	r3, [r3, #28]
 800bfb0:	687a      	ldr	r2, [r7, #4]
 800bfb2:	6812      	ldr	r2, [r2, #0]
 800bfb4:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800bfb8:	f023 030f 	bic.w	r3, r3, #15
 800bfbc:	61d3      	str	r3, [r2, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	69d9      	ldr	r1, [r3, #28]
 800bfc4:	683b      	ldr	r3, [r7, #0]
 800bfc6:	68da      	ldr	r2, [r3, #12]
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	430a      	orrs	r2, r1
 800bfce:	61da      	str	r2, [r3, #28]
      break;
 800bfd0:	e013      	b.n	800bffa <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	6a1b      	ldr	r3, [r3, #32]
 800bfd8:	687a      	ldr	r2, [r7, #4]
 800bfda:	6812      	ldr	r2, [r2, #0]
 800bfdc:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800bfe0:	f023 030f 	bic.w	r3, r3, #15
 800bfe4:	6213      	str	r3, [r2, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	6a19      	ldr	r1, [r3, #32]
 800bfec:	683b      	ldr	r3, [r7, #0]
 800bfee:	68da      	ldr	r2, [r3, #12]
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	430a      	orrs	r2, r1
 800bff6:	621a      	str	r2, [r3, #32]
      break;
 800bff8:	bf00      	nop
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800bffa:	4b19      	ldr	r3, [pc, #100]	@ (800c060 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 800bffc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	4a18      	ldr	r2, [pc, #96]	@ (800c064 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 800c004:	4293      	cmp	r3, r2
 800c006:	d109      	bne.n	800c01c <HAL_ADCEx_InjectedConfigChannel+0x2e4>
 800c008:	683b      	ldr	r3, [r7, #0]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	2b12      	cmp	r3, #18
 800c00e:	d105      	bne.n	800c01c <HAL_ADCEx_InjectedConfigChannel+0x2e4>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	685b      	ldr	r3, [r3, #4]
 800c014:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	4a10      	ldr	r2, [pc, #64]	@ (800c064 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 800c022:	4293      	cmp	r3, r2
 800c024:	d10e      	bne.n	800c044 <HAL_ADCEx_InjectedConfigChannel+0x30c>
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	4a0f      	ldr	r2, [pc, #60]	@ (800c068 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 800c02c:	4293      	cmp	r3, r2
 800c02e:	d003      	beq.n	800c038 <HAL_ADCEx_InjectedConfigChannel+0x300>
 800c030:	683b      	ldr	r3, [r7, #0]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	2b11      	cmp	r3, #17
 800c036:	d105      	bne.n	800c044 <HAL_ADCEx_InjectedConfigChannel+0x30c>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	685b      	ldr	r3, [r3, #4]
 800c03c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	605a      	str	r2, [r3, #4]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2200      	movs	r2, #0
 800c048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800c04c:	2300      	movs	r3, #0
}
 800c04e:	4618      	mov	r0, r3
 800c050:	3714      	adds	r7, #20
 800c052:	46bd      	mov	sp, r7
 800c054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c058:	4770      	bx	lr
 800c05a:	bf00      	nop
 800c05c:	000f0001 	.word	0x000f0001
 800c060:	40012300 	.word	0x40012300
 800c064:	40012000 	.word	0x40012000
 800c068:	10000012 	.word	0x10000012

0800c06c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b084      	sub	sp, #16
 800c070:	af00      	add	r7, sp, #0
 800c072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d101      	bne.n	800c07e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800c07a:	2301      	movs	r3, #1
 800c07c:	e0ed      	b.n	800c25a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c084:	b2db      	uxtb	r3, r3
 800c086:	2b00      	cmp	r3, #0
 800c088:	d102      	bne.n	800c090 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800c08a:	6878      	ldr	r0, [r7, #4]
 800c08c:	f7fe fbb8 	bl	800a800 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	681a      	ldr	r2, [r3, #0]
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	f042 0201 	orr.w	r2, r2, #1
 800c09e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c0a0:	f7fe ffde 	bl	800b060 <HAL_GetTick>
 800c0a4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800c0a6:	e012      	b.n	800c0ce <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800c0a8:	f7fe ffda 	bl	800b060 <HAL_GetTick>
 800c0ac:	4602      	mov	r2, r0
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	1ad3      	subs	r3, r2, r3
 800c0b2:	2b0a      	cmp	r3, #10
 800c0b4:	d90b      	bls.n	800c0ce <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0ba:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	2205      	movs	r2, #5
 800c0c6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800c0ca:	2301      	movs	r3, #1
 800c0cc:	e0c5      	b.n	800c25a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	685b      	ldr	r3, [r3, #4]
 800c0d4:	f003 0301 	and.w	r3, r3, #1
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d0e5      	beq.n	800c0a8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	681a      	ldr	r2, [r3, #0]
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	f022 0202 	bic.w	r2, r2, #2
 800c0ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c0ec:	f7fe ffb8 	bl	800b060 <HAL_GetTick>
 800c0f0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800c0f2:	e012      	b.n	800c11a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800c0f4:	f7fe ffb4 	bl	800b060 <HAL_GetTick>
 800c0f8:	4602      	mov	r2, r0
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	1ad3      	subs	r3, r2, r3
 800c0fe:	2b0a      	cmp	r3, #10
 800c100:	d90b      	bls.n	800c11a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c106:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	2205      	movs	r2, #5
 800c112:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800c116:	2301      	movs	r3, #1
 800c118:	e09f      	b.n	800c25a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	685b      	ldr	r3, [r3, #4]
 800c120:	f003 0302 	and.w	r3, r3, #2
 800c124:	2b00      	cmp	r3, #0
 800c126:	d1e5      	bne.n	800c0f4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	7e1b      	ldrb	r3, [r3, #24]
 800c12c:	2b01      	cmp	r3, #1
 800c12e:	d108      	bne.n	800c142 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	681a      	ldr	r2, [r3, #0]
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c13e:	601a      	str	r2, [r3, #0]
 800c140:	e007      	b.n	800c152 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	681a      	ldr	r2, [r3, #0]
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c150:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	7e5b      	ldrb	r3, [r3, #25]
 800c156:	2b01      	cmp	r3, #1
 800c158:	d108      	bne.n	800c16c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	681a      	ldr	r2, [r3, #0]
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c168:	601a      	str	r2, [r3, #0]
 800c16a:	e007      	b.n	800c17c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	681a      	ldr	r2, [r3, #0]
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c17a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	7e9b      	ldrb	r3, [r3, #26]
 800c180:	2b01      	cmp	r3, #1
 800c182:	d108      	bne.n	800c196 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	681a      	ldr	r2, [r3, #0]
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	f042 0220 	orr.w	r2, r2, #32
 800c192:	601a      	str	r2, [r3, #0]
 800c194:	e007      	b.n	800c1a6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	681a      	ldr	r2, [r3, #0]
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	f022 0220 	bic.w	r2, r2, #32
 800c1a4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	7edb      	ldrb	r3, [r3, #27]
 800c1aa:	2b01      	cmp	r3, #1
 800c1ac:	d108      	bne.n	800c1c0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	681a      	ldr	r2, [r3, #0]
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	f022 0210 	bic.w	r2, r2, #16
 800c1bc:	601a      	str	r2, [r3, #0]
 800c1be:	e007      	b.n	800c1d0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	681a      	ldr	r2, [r3, #0]
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	f042 0210 	orr.w	r2, r2, #16
 800c1ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	7f1b      	ldrb	r3, [r3, #28]
 800c1d4:	2b01      	cmp	r3, #1
 800c1d6:	d108      	bne.n	800c1ea <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	681a      	ldr	r2, [r3, #0]
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	f042 0208 	orr.w	r2, r2, #8
 800c1e6:	601a      	str	r2, [r3, #0]
 800c1e8:	e007      	b.n	800c1fa <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	681a      	ldr	r2, [r3, #0]
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	f022 0208 	bic.w	r2, r2, #8
 800c1f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	7f5b      	ldrb	r3, [r3, #29]
 800c1fe:	2b01      	cmp	r3, #1
 800c200:	d108      	bne.n	800c214 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	681a      	ldr	r2, [r3, #0]
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	f042 0204 	orr.w	r2, r2, #4
 800c210:	601a      	str	r2, [r3, #0]
 800c212:	e007      	b.n	800c224 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	681a      	ldr	r2, [r3, #0]
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	f022 0204 	bic.w	r2, r2, #4
 800c222:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	689a      	ldr	r2, [r3, #8]
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	68db      	ldr	r3, [r3, #12]
 800c22c:	431a      	orrs	r2, r3
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	691b      	ldr	r3, [r3, #16]
 800c232:	431a      	orrs	r2, r3
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	695b      	ldr	r3, [r3, #20]
 800c238:	ea42 0103 	orr.w	r1, r2, r3
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	685b      	ldr	r3, [r3, #4]
 800c240:	1e5a      	subs	r2, r3, #1
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	430a      	orrs	r2, r1
 800c248:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	2200      	movs	r2, #0
 800c24e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	2201      	movs	r2, #1
 800c254:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800c258:	2300      	movs	r3, #0
}
 800c25a:	4618      	mov	r0, r3
 800c25c:	3710      	adds	r7, #16
 800c25e:	46bd      	mov	sp, r7
 800c260:	bd80      	pop	{r7, pc}
	...

0800c264 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800c264:	b480      	push	{r7}
 800c266:	b087      	sub	sp, #28
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
 800c26c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c27a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800c27c:	7cfb      	ldrb	r3, [r7, #19]
 800c27e:	2b01      	cmp	r3, #1
 800c280:	d003      	beq.n	800c28a <HAL_CAN_ConfigFilter+0x26>
 800c282:	7cfb      	ldrb	r3, [r7, #19]
 800c284:	2b02      	cmp	r3, #2
 800c286:	f040 80be 	bne.w	800c406 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800c28a:	4b65      	ldr	r3, [pc, #404]	@ (800c420 <HAL_CAN_ConfigFilter+0x1bc>)
 800c28c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800c28e:	697b      	ldr	r3, [r7, #20]
 800c290:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800c294:	f043 0201 	orr.w	r2, r3, #1
 800c298:	697b      	ldr	r3, [r7, #20]
 800c29a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800c29e:	697b      	ldr	r3, [r7, #20]
 800c2a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800c2a4:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800c2a8:	697b      	ldr	r3, [r7, #20]
 800c2aa:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800c2ae:	697b      	ldr	r3, [r7, #20]
 800c2b0:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800c2b4:	683b      	ldr	r3, [r7, #0]
 800c2b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2b8:	021b      	lsls	r3, r3, #8
 800c2ba:	431a      	orrs	r2, r3
 800c2bc:	697b      	ldr	r3, [r7, #20]
 800c2be:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800c2c2:	683b      	ldr	r3, [r7, #0]
 800c2c4:	695b      	ldr	r3, [r3, #20]
 800c2c6:	f003 031f 	and.w	r3, r3, #31
 800c2ca:	2201      	movs	r2, #1
 800c2cc:	fa02 f303 	lsl.w	r3, r2, r3
 800c2d0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800c2d2:	697b      	ldr	r3, [r7, #20]
 800c2d4:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	43db      	mvns	r3, r3
 800c2dc:	401a      	ands	r2, r3
 800c2de:	697b      	ldr	r3, [r7, #20]
 800c2e0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	69db      	ldr	r3, [r3, #28]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d123      	bne.n	800c334 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800c2ec:	697b      	ldr	r3, [r7, #20]
 800c2ee:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	43db      	mvns	r3, r3
 800c2f6:	401a      	ands	r2, r3
 800c2f8:	697b      	ldr	r3, [r7, #20]
 800c2fa:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	68db      	ldr	r3, [r3, #12]
 800c302:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800c304:	683b      	ldr	r3, [r7, #0]
 800c306:	685b      	ldr	r3, [r3, #4]
 800c308:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800c30a:	683a      	ldr	r2, [r7, #0]
 800c30c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800c30e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800c310:	697b      	ldr	r3, [r7, #20]
 800c312:	3248      	adds	r2, #72	@ 0x48
 800c314:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	689b      	ldr	r3, [r3, #8]
 800c31c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800c31e:	683b      	ldr	r3, [r7, #0]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800c328:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800c32a:	6979      	ldr	r1, [r7, #20]
 800c32c:	3348      	adds	r3, #72	@ 0x48
 800c32e:	00db      	lsls	r3, r3, #3
 800c330:	440b      	add	r3, r1
 800c332:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	69db      	ldr	r3, [r3, #28]
 800c338:	2b01      	cmp	r3, #1
 800c33a:	d122      	bne.n	800c382 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800c33c:	697b      	ldr	r3, [r7, #20]
 800c33e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	431a      	orrs	r2, r3
 800c346:	697b      	ldr	r3, [r7, #20]
 800c348:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800c352:	683b      	ldr	r3, [r7, #0]
 800c354:	685b      	ldr	r3, [r3, #4]
 800c356:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800c358:	683a      	ldr	r2, [r7, #0]
 800c35a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800c35c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800c35e:	697b      	ldr	r3, [r7, #20]
 800c360:	3248      	adds	r2, #72	@ 0x48
 800c362:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800c366:	683b      	ldr	r3, [r7, #0]
 800c368:	689b      	ldr	r3, [r3, #8]
 800c36a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800c36c:	683b      	ldr	r3, [r7, #0]
 800c36e:	68db      	ldr	r3, [r3, #12]
 800c370:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800c372:	683b      	ldr	r3, [r7, #0]
 800c374:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800c376:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800c378:	6979      	ldr	r1, [r7, #20]
 800c37a:	3348      	adds	r3, #72	@ 0x48
 800c37c:	00db      	lsls	r3, r3, #3
 800c37e:	440b      	add	r3, r1
 800c380:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	699b      	ldr	r3, [r3, #24]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d109      	bne.n	800c39e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800c38a:	697b      	ldr	r3, [r7, #20]
 800c38c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	43db      	mvns	r3, r3
 800c394:	401a      	ands	r2, r3
 800c396:	697b      	ldr	r3, [r7, #20]
 800c398:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800c39c:	e007      	b.n	800c3ae <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800c39e:	697b      	ldr	r3, [r7, #20]
 800c3a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	431a      	orrs	r2, r3
 800c3a8:	697b      	ldr	r3, [r7, #20]
 800c3aa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	691b      	ldr	r3, [r3, #16]
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d109      	bne.n	800c3ca <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800c3b6:	697b      	ldr	r3, [r7, #20]
 800c3b8:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	43db      	mvns	r3, r3
 800c3c0:	401a      	ands	r2, r3
 800c3c2:	697b      	ldr	r3, [r7, #20]
 800c3c4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800c3c8:	e007      	b.n	800c3da <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800c3ca:	697b      	ldr	r3, [r7, #20]
 800c3cc:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	431a      	orrs	r2, r3
 800c3d4:	697b      	ldr	r3, [r7, #20]
 800c3d6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800c3da:	683b      	ldr	r3, [r7, #0]
 800c3dc:	6a1b      	ldr	r3, [r3, #32]
 800c3de:	2b01      	cmp	r3, #1
 800c3e0:	d107      	bne.n	800c3f2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800c3e2:	697b      	ldr	r3, [r7, #20]
 800c3e4:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	431a      	orrs	r2, r3
 800c3ec:	697b      	ldr	r3, [r7, #20]
 800c3ee:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800c3f2:	697b      	ldr	r3, [r7, #20]
 800c3f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800c3f8:	f023 0201 	bic.w	r2, r3, #1
 800c3fc:	697b      	ldr	r3, [r7, #20]
 800c3fe:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800c402:	2300      	movs	r3, #0
 800c404:	e006      	b.n	800c414 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c40a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800c412:	2301      	movs	r3, #1
  }
}
 800c414:	4618      	mov	r0, r3
 800c416:	371c      	adds	r7, #28
 800c418:	46bd      	mov	sp, r7
 800c41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c41e:	4770      	bx	lr
 800c420:	40006400 	.word	0x40006400

0800c424 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800c424:	b580      	push	{r7, lr}
 800c426:	b084      	sub	sp, #16
 800c428:	af00      	add	r7, sp, #0
 800c42a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c432:	b2db      	uxtb	r3, r3
 800c434:	2b01      	cmp	r3, #1
 800c436:	d12e      	bne.n	800c496 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	2202      	movs	r2, #2
 800c43c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	681a      	ldr	r2, [r3, #0]
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	f022 0201 	bic.w	r2, r2, #1
 800c44e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c450:	f7fe fe06 	bl	800b060 <HAL_GetTick>
 800c454:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800c456:	e012      	b.n	800c47e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800c458:	f7fe fe02 	bl	800b060 <HAL_GetTick>
 800c45c:	4602      	mov	r2, r0
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	1ad3      	subs	r3, r2, r3
 800c462:	2b0a      	cmp	r3, #10
 800c464:	d90b      	bls.n	800c47e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c46a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	2205      	movs	r2, #5
 800c476:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800c47a:	2301      	movs	r3, #1
 800c47c:	e012      	b.n	800c4a4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	685b      	ldr	r3, [r3, #4]
 800c484:	f003 0301 	and.w	r3, r3, #1
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d1e5      	bne.n	800c458 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	2200      	movs	r2, #0
 800c490:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800c492:	2300      	movs	r3, #0
 800c494:	e006      	b.n	800c4a4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c49a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800c4a2:	2301      	movs	r3, #1
  }
}
 800c4a4:	4618      	mov	r0, r3
 800c4a6:	3710      	adds	r7, #16
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	bd80      	pop	{r7, pc}

0800c4ac <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 800c4ac:	b580      	push	{r7, lr}
 800c4ae:	b084      	sub	sp, #16
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c4ba:	b2db      	uxtb	r3, r3
 800c4bc:	2b02      	cmp	r3, #2
 800c4be:	d133      	bne.n	800c528 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	681a      	ldr	r2, [r3, #0]
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	f042 0201 	orr.w	r2, r2, #1
 800c4ce:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c4d0:	f7fe fdc6 	bl	800b060 <HAL_GetTick>
 800c4d4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800c4d6:	e012      	b.n	800c4fe <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800c4d8:	f7fe fdc2 	bl	800b060 <HAL_GetTick>
 800c4dc:	4602      	mov	r2, r0
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	1ad3      	subs	r3, r2, r3
 800c4e2:	2b0a      	cmp	r3, #10
 800c4e4:	d90b      	bls.n	800c4fe <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4ea:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	2205      	movs	r2, #5
 800c4f6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800c4fa:	2301      	movs	r3, #1
 800c4fc:	e01b      	b.n	800c536 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	685b      	ldr	r3, [r3, #4]
 800c504:	f003 0301 	and.w	r3, r3, #1
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d0e5      	beq.n	800c4d8 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	681a      	ldr	r2, [r3, #0]
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	f022 0202 	bic.w	r2, r2, #2
 800c51a:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	2201      	movs	r2, #1
 800c520:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 800c524:	2300      	movs	r3, #0
 800c526:	e006      	b.n	800c536 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c52c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800c534:	2301      	movs	r3, #1
  }
}
 800c536:	4618      	mov	r0, r3
 800c538:	3710      	adds	r7, #16
 800c53a:	46bd      	mov	sp, r7
 800c53c:	bd80      	pop	{r7, pc}

0800c53e <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800c53e:	b480      	push	{r7}
 800c540:	b089      	sub	sp, #36	@ 0x24
 800c542:	af00      	add	r7, sp, #0
 800c544:	60f8      	str	r0, [r7, #12]
 800c546:	60b9      	str	r1, [r7, #8]
 800c548:	607a      	str	r2, [r7, #4]
 800c54a:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c552:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	689b      	ldr	r3, [r3, #8]
 800c55a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800c55c:	7ffb      	ldrb	r3, [r7, #31]
 800c55e:	2b01      	cmp	r3, #1
 800c560:	d003      	beq.n	800c56a <HAL_CAN_AddTxMessage+0x2c>
 800c562:	7ffb      	ldrb	r3, [r7, #31]
 800c564:	2b02      	cmp	r3, #2
 800c566:	f040 80ad 	bne.w	800c6c4 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800c56a:	69bb      	ldr	r3, [r7, #24]
 800c56c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c570:	2b00      	cmp	r3, #0
 800c572:	d10a      	bne.n	800c58a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800c574:	69bb      	ldr	r3, [r7, #24]
 800c576:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d105      	bne.n	800c58a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800c57e:	69bb      	ldr	r3, [r7, #24]
 800c580:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800c584:	2b00      	cmp	r3, #0
 800c586:	f000 8095 	beq.w	800c6b4 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800c58a:	69bb      	ldr	r3, [r7, #24]
 800c58c:	0e1b      	lsrs	r3, r3, #24
 800c58e:	f003 0303 	and.w	r3, r3, #3
 800c592:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800c594:	2201      	movs	r2, #1
 800c596:	697b      	ldr	r3, [r7, #20]
 800c598:	409a      	lsls	r2, r3
 800c59a:	683b      	ldr	r3, [r7, #0]
 800c59c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800c59e:	68bb      	ldr	r3, [r7, #8]
 800c5a0:	689b      	ldr	r3, [r3, #8]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d10d      	bne.n	800c5c2 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800c5a6:	68bb      	ldr	r3, [r7, #8]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800c5ac:	68bb      	ldr	r3, [r7, #8]
 800c5ae:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800c5b0:	68f9      	ldr	r1, [r7, #12]
 800c5b2:	6809      	ldr	r1, [r1, #0]
 800c5b4:	431a      	orrs	r2, r3
 800c5b6:	697b      	ldr	r3, [r7, #20]
 800c5b8:	3318      	adds	r3, #24
 800c5ba:	011b      	lsls	r3, r3, #4
 800c5bc:	440b      	add	r3, r1
 800c5be:	601a      	str	r2, [r3, #0]
 800c5c0:	e00f      	b.n	800c5e2 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800c5c2:	68bb      	ldr	r3, [r7, #8]
 800c5c4:	685b      	ldr	r3, [r3, #4]
 800c5c6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800c5c8:	68bb      	ldr	r3, [r7, #8]
 800c5ca:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800c5cc:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800c5ce:	68bb      	ldr	r3, [r7, #8]
 800c5d0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800c5d2:	68f9      	ldr	r1, [r7, #12]
 800c5d4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800c5d6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800c5d8:	697b      	ldr	r3, [r7, #20]
 800c5da:	3318      	adds	r3, #24
 800c5dc:	011b      	lsls	r3, r3, #4
 800c5de:	440b      	add	r3, r1
 800c5e0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	6819      	ldr	r1, [r3, #0]
 800c5e6:	68bb      	ldr	r3, [r7, #8]
 800c5e8:	691a      	ldr	r2, [r3, #16]
 800c5ea:	697b      	ldr	r3, [r7, #20]
 800c5ec:	3318      	adds	r3, #24
 800c5ee:	011b      	lsls	r3, r3, #4
 800c5f0:	440b      	add	r3, r1
 800c5f2:	3304      	adds	r3, #4
 800c5f4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800c5f6:	68bb      	ldr	r3, [r7, #8]
 800c5f8:	7d1b      	ldrb	r3, [r3, #20]
 800c5fa:	2b01      	cmp	r3, #1
 800c5fc:	d111      	bne.n	800c622 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	681a      	ldr	r2, [r3, #0]
 800c602:	697b      	ldr	r3, [r7, #20]
 800c604:	3318      	adds	r3, #24
 800c606:	011b      	lsls	r3, r3, #4
 800c608:	4413      	add	r3, r2
 800c60a:	3304      	adds	r3, #4
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	68fa      	ldr	r2, [r7, #12]
 800c610:	6811      	ldr	r1, [r2, #0]
 800c612:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c616:	697b      	ldr	r3, [r7, #20]
 800c618:	3318      	adds	r3, #24
 800c61a:	011b      	lsls	r3, r3, #4
 800c61c:	440b      	add	r3, r1
 800c61e:	3304      	adds	r3, #4
 800c620:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	3307      	adds	r3, #7
 800c626:	781b      	ldrb	r3, [r3, #0]
 800c628:	061a      	lsls	r2, r3, #24
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	3306      	adds	r3, #6
 800c62e:	781b      	ldrb	r3, [r3, #0]
 800c630:	041b      	lsls	r3, r3, #16
 800c632:	431a      	orrs	r2, r3
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	3305      	adds	r3, #5
 800c638:	781b      	ldrb	r3, [r3, #0]
 800c63a:	021b      	lsls	r3, r3, #8
 800c63c:	4313      	orrs	r3, r2
 800c63e:	687a      	ldr	r2, [r7, #4]
 800c640:	3204      	adds	r2, #4
 800c642:	7812      	ldrb	r2, [r2, #0]
 800c644:	4610      	mov	r0, r2
 800c646:	68fa      	ldr	r2, [r7, #12]
 800c648:	6811      	ldr	r1, [r2, #0]
 800c64a:	ea43 0200 	orr.w	r2, r3, r0
 800c64e:	697b      	ldr	r3, [r7, #20]
 800c650:	011b      	lsls	r3, r3, #4
 800c652:	440b      	add	r3, r1
 800c654:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800c658:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	3303      	adds	r3, #3
 800c65e:	781b      	ldrb	r3, [r3, #0]
 800c660:	061a      	lsls	r2, r3, #24
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	3302      	adds	r3, #2
 800c666:	781b      	ldrb	r3, [r3, #0]
 800c668:	041b      	lsls	r3, r3, #16
 800c66a:	431a      	orrs	r2, r3
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	3301      	adds	r3, #1
 800c670:	781b      	ldrb	r3, [r3, #0]
 800c672:	021b      	lsls	r3, r3, #8
 800c674:	4313      	orrs	r3, r2
 800c676:	687a      	ldr	r2, [r7, #4]
 800c678:	7812      	ldrb	r2, [r2, #0]
 800c67a:	4610      	mov	r0, r2
 800c67c:	68fa      	ldr	r2, [r7, #12]
 800c67e:	6811      	ldr	r1, [r2, #0]
 800c680:	ea43 0200 	orr.w	r2, r3, r0
 800c684:	697b      	ldr	r3, [r7, #20]
 800c686:	011b      	lsls	r3, r3, #4
 800c688:	440b      	add	r3, r1
 800c68a:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800c68e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	681a      	ldr	r2, [r3, #0]
 800c694:	697b      	ldr	r3, [r7, #20]
 800c696:	3318      	adds	r3, #24
 800c698:	011b      	lsls	r3, r3, #4
 800c69a:	4413      	add	r3, r2
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	68fa      	ldr	r2, [r7, #12]
 800c6a0:	6811      	ldr	r1, [r2, #0]
 800c6a2:	f043 0201 	orr.w	r2, r3, #1
 800c6a6:	697b      	ldr	r3, [r7, #20]
 800c6a8:	3318      	adds	r3, #24
 800c6aa:	011b      	lsls	r3, r3, #4
 800c6ac:	440b      	add	r3, r1
 800c6ae:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	e00e      	b.n	800c6d2 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6b8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800c6c0:	2301      	movs	r3, #1
 800c6c2:	e006      	b.n	800c6d2 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6c8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800c6d0:	2301      	movs	r3, #1
  }
}
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	3724      	adds	r7, #36	@ 0x24
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6dc:	4770      	bx	lr

0800c6de <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 800c6de:	b480      	push	{r7}
 800c6e0:	b085      	sub	sp, #20
 800c6e2:	af00      	add	r7, sp, #0
 800c6e4:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800c6e6:	2300      	movs	r3, #0
 800c6e8:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c6f0:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800c6f2:	7afb      	ldrb	r3, [r7, #11]
 800c6f4:	2b01      	cmp	r3, #1
 800c6f6:	d002      	beq.n	800c6fe <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800c6f8:	7afb      	ldrb	r3, [r7, #11]
 800c6fa:	2b02      	cmp	r3, #2
 800c6fc:	d11d      	bne.n	800c73a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	689b      	ldr	r3, [r3, #8]
 800c704:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d002      	beq.n	800c712 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	3301      	adds	r3, #1
 800c710:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	689b      	ldr	r3, [r3, #8]
 800c718:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d002      	beq.n	800c726 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	3301      	adds	r3, #1
 800c724:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	689b      	ldr	r3, [r3, #8]
 800c72c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c730:	2b00      	cmp	r3, #0
 800c732:	d002      	beq.n	800c73a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	3301      	adds	r3, #1
 800c738:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800c73a:	68fb      	ldr	r3, [r7, #12]
}
 800c73c:	4618      	mov	r0, r3
 800c73e:	3714      	adds	r7, #20
 800c740:	46bd      	mov	sp, r7
 800c742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c746:	4770      	bx	lr

0800c748 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800c748:	b480      	push	{r7}
 800c74a:	b087      	sub	sp, #28
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	60f8      	str	r0, [r7, #12]
 800c750:	60b9      	str	r1, [r7, #8]
 800c752:	607a      	str	r2, [r7, #4]
 800c754:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c75c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800c75e:	7dfb      	ldrb	r3, [r7, #23]
 800c760:	2b01      	cmp	r3, #1
 800c762:	d003      	beq.n	800c76c <HAL_CAN_GetRxMessage+0x24>
 800c764:	7dfb      	ldrb	r3, [r7, #23]
 800c766:	2b02      	cmp	r3, #2
 800c768:	f040 8103 	bne.w	800c972 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800c76c:	68bb      	ldr	r3, [r7, #8]
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d10e      	bne.n	800c790 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	68db      	ldr	r3, [r3, #12]
 800c778:	f003 0303 	and.w	r3, r3, #3
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d116      	bne.n	800c7ae <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c784:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800c78c:	2301      	movs	r3, #1
 800c78e:	e0f7      	b.n	800c980 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	691b      	ldr	r3, [r3, #16]
 800c796:	f003 0303 	and.w	r3, r3, #3
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d107      	bne.n	800c7ae <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7a2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800c7aa:	2301      	movs	r3, #1
 800c7ac:	e0e8      	b.n	800c980 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	681a      	ldr	r2, [r3, #0]
 800c7b2:	68bb      	ldr	r3, [r7, #8]
 800c7b4:	331b      	adds	r3, #27
 800c7b6:	011b      	lsls	r3, r3, #4
 800c7b8:	4413      	add	r3, r2
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	f003 0204 	and.w	r2, r3, #4
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	689b      	ldr	r3, [r3, #8]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d10c      	bne.n	800c7e6 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	681a      	ldr	r2, [r3, #0]
 800c7d0:	68bb      	ldr	r3, [r7, #8]
 800c7d2:	331b      	adds	r3, #27
 800c7d4:	011b      	lsls	r3, r3, #4
 800c7d6:	4413      	add	r3, r2
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	0d5b      	lsrs	r3, r3, #21
 800c7dc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	601a      	str	r2, [r3, #0]
 800c7e4:	e00b      	b.n	800c7fe <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	681a      	ldr	r2, [r3, #0]
 800c7ea:	68bb      	ldr	r3, [r7, #8]
 800c7ec:	331b      	adds	r3, #27
 800c7ee:	011b      	lsls	r3, r3, #4
 800c7f0:	4413      	add	r3, r2
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	08db      	lsrs	r3, r3, #3
 800c7f6:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	681a      	ldr	r2, [r3, #0]
 800c802:	68bb      	ldr	r3, [r7, #8]
 800c804:	331b      	adds	r3, #27
 800c806:	011b      	lsls	r3, r3, #4
 800c808:	4413      	add	r3, r2
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	f003 0202 	and.w	r2, r3, #2
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	681a      	ldr	r2, [r3, #0]
 800c818:	68bb      	ldr	r3, [r7, #8]
 800c81a:	331b      	adds	r3, #27
 800c81c:	011b      	lsls	r3, r3, #4
 800c81e:	4413      	add	r3, r2
 800c820:	3304      	adds	r3, #4
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	f003 0308 	and.w	r3, r3, #8
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d003      	beq.n	800c834 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	2208      	movs	r2, #8
 800c830:	611a      	str	r2, [r3, #16]
 800c832:	e00b      	b.n	800c84c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	681a      	ldr	r2, [r3, #0]
 800c838:	68bb      	ldr	r3, [r7, #8]
 800c83a:	331b      	adds	r3, #27
 800c83c:	011b      	lsls	r3, r3, #4
 800c83e:	4413      	add	r3, r2
 800c840:	3304      	adds	r3, #4
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	f003 020f 	and.w	r2, r3, #15
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	681a      	ldr	r2, [r3, #0]
 800c850:	68bb      	ldr	r3, [r7, #8]
 800c852:	331b      	adds	r3, #27
 800c854:	011b      	lsls	r3, r3, #4
 800c856:	4413      	add	r3, r2
 800c858:	3304      	adds	r3, #4
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	0a1b      	lsrs	r3, r3, #8
 800c85e:	b2da      	uxtb	r2, r3
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	681a      	ldr	r2, [r3, #0]
 800c868:	68bb      	ldr	r3, [r7, #8]
 800c86a:	331b      	adds	r3, #27
 800c86c:	011b      	lsls	r3, r3, #4
 800c86e:	4413      	add	r3, r2
 800c870:	3304      	adds	r3, #4
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	0c1b      	lsrs	r3, r3, #16
 800c876:	b29a      	uxth	r2, r3
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	681a      	ldr	r2, [r3, #0]
 800c880:	68bb      	ldr	r3, [r7, #8]
 800c882:	011b      	lsls	r3, r3, #4
 800c884:	4413      	add	r3, r2
 800c886:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	b2da      	uxtb	r2, r3
 800c88e:	683b      	ldr	r3, [r7, #0]
 800c890:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	681a      	ldr	r2, [r3, #0]
 800c896:	68bb      	ldr	r3, [r7, #8]
 800c898:	011b      	lsls	r3, r3, #4
 800c89a:	4413      	add	r3, r2
 800c89c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	0a1a      	lsrs	r2, r3, #8
 800c8a4:	683b      	ldr	r3, [r7, #0]
 800c8a6:	3301      	adds	r3, #1
 800c8a8:	b2d2      	uxtb	r2, r2
 800c8aa:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	681a      	ldr	r2, [r3, #0]
 800c8b0:	68bb      	ldr	r3, [r7, #8]
 800c8b2:	011b      	lsls	r3, r3, #4
 800c8b4:	4413      	add	r3, r2
 800c8b6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	0c1a      	lsrs	r2, r3, #16
 800c8be:	683b      	ldr	r3, [r7, #0]
 800c8c0:	3302      	adds	r3, #2
 800c8c2:	b2d2      	uxtb	r2, r2
 800c8c4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	681a      	ldr	r2, [r3, #0]
 800c8ca:	68bb      	ldr	r3, [r7, #8]
 800c8cc:	011b      	lsls	r3, r3, #4
 800c8ce:	4413      	add	r3, r2
 800c8d0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	0e1a      	lsrs	r2, r3, #24
 800c8d8:	683b      	ldr	r3, [r7, #0]
 800c8da:	3303      	adds	r3, #3
 800c8dc:	b2d2      	uxtb	r2, r2
 800c8de:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	681a      	ldr	r2, [r3, #0]
 800c8e4:	68bb      	ldr	r3, [r7, #8]
 800c8e6:	011b      	lsls	r3, r3, #4
 800c8e8:	4413      	add	r3, r2
 800c8ea:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800c8ee:	681a      	ldr	r2, [r3, #0]
 800c8f0:	683b      	ldr	r3, [r7, #0]
 800c8f2:	3304      	adds	r3, #4
 800c8f4:	b2d2      	uxtb	r2, r2
 800c8f6:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	681a      	ldr	r2, [r3, #0]
 800c8fc:	68bb      	ldr	r3, [r7, #8]
 800c8fe:	011b      	lsls	r3, r3, #4
 800c900:	4413      	add	r3, r2
 800c902:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	0a1a      	lsrs	r2, r3, #8
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	3305      	adds	r3, #5
 800c90e:	b2d2      	uxtb	r2, r2
 800c910:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	681a      	ldr	r2, [r3, #0]
 800c916:	68bb      	ldr	r3, [r7, #8]
 800c918:	011b      	lsls	r3, r3, #4
 800c91a:	4413      	add	r3, r2
 800c91c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	0c1a      	lsrs	r2, r3, #16
 800c924:	683b      	ldr	r3, [r7, #0]
 800c926:	3306      	adds	r3, #6
 800c928:	b2d2      	uxtb	r2, r2
 800c92a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	681a      	ldr	r2, [r3, #0]
 800c930:	68bb      	ldr	r3, [r7, #8]
 800c932:	011b      	lsls	r3, r3, #4
 800c934:	4413      	add	r3, r2
 800c936:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	0e1a      	lsrs	r2, r3, #24
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	3307      	adds	r3, #7
 800c942:	b2d2      	uxtb	r2, r2
 800c944:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800c946:	68bb      	ldr	r3, [r7, #8]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d108      	bne.n	800c95e <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	68da      	ldr	r2, [r3, #12]
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	f042 0220 	orr.w	r2, r2, #32
 800c95a:	60da      	str	r2, [r3, #12]
 800c95c:	e007      	b.n	800c96e <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	691a      	ldr	r2, [r3, #16]
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	f042 0220 	orr.w	r2, r2, #32
 800c96c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800c96e:	2300      	movs	r3, #0
 800c970:	e006      	b.n	800c980 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c976:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800c97e:	2301      	movs	r3, #1
  }
}
 800c980:	4618      	mov	r0, r3
 800c982:	371c      	adds	r7, #28
 800c984:	46bd      	mov	sp, r7
 800c986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c98a:	4770      	bx	lr

0800c98c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800c98c:	b480      	push	{r7}
 800c98e:	b085      	sub	sp, #20
 800c990:	af00      	add	r7, sp, #0
 800c992:	6078      	str	r0, [r7, #4]
 800c994:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c99c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800c99e:	7bfb      	ldrb	r3, [r7, #15]
 800c9a0:	2b01      	cmp	r3, #1
 800c9a2:	d002      	beq.n	800c9aa <HAL_CAN_ActivateNotification+0x1e>
 800c9a4:	7bfb      	ldrb	r3, [r7, #15]
 800c9a6:	2b02      	cmp	r3, #2
 800c9a8:	d109      	bne.n	800c9be <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	6959      	ldr	r1, [r3, #20]
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	683a      	ldr	r2, [r7, #0]
 800c9b6:	430a      	orrs	r2, r1
 800c9b8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	e006      	b.n	800c9cc <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9c2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800c9ca:	2301      	movs	r3, #1
  }
}
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	3714      	adds	r7, #20
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d6:	4770      	bx	lr

0800c9d8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800c9d8:	b580      	push	{r7, lr}
 800c9da:	b08a      	sub	sp, #40	@ 0x28
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	695b      	ldr	r3, [r3, #20]
 800c9ea:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	685b      	ldr	r3, [r3, #4]
 800c9f2:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	689b      	ldr	r3, [r3, #8]
 800c9fa:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	68db      	ldr	r3, [r3, #12]
 800ca02:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	691b      	ldr	r3, [r3, #16]
 800ca0a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	699b      	ldr	r3, [r3, #24]
 800ca12:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800ca14:	6a3b      	ldr	r3, [r7, #32]
 800ca16:	f003 0301 	and.w	r3, r3, #1
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d07c      	beq.n	800cb18 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800ca1e:	69bb      	ldr	r3, [r7, #24]
 800ca20:	f003 0301 	and.w	r3, r3, #1
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d023      	beq.n	800ca70 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	2201      	movs	r2, #1
 800ca2e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800ca30:	69bb      	ldr	r3, [r7, #24]
 800ca32:	f003 0302 	and.w	r3, r3, #2
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d003      	beq.n	800ca42 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800ca3a:	6878      	ldr	r0, [r7, #4]
 800ca3c:	f7fb fc38 	bl	80082b0 <HAL_CAN_TxMailbox0CompleteCallback>
 800ca40:	e016      	b.n	800ca70 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800ca42:	69bb      	ldr	r3, [r7, #24]
 800ca44:	f003 0304 	and.w	r3, r3, #4
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d004      	beq.n	800ca56 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800ca4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca4e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800ca52:	627b      	str	r3, [r7, #36]	@ 0x24
 800ca54:	e00c      	b.n	800ca70 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800ca56:	69bb      	ldr	r3, [r7, #24]
 800ca58:	f003 0308 	and.w	r3, r3, #8
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d004      	beq.n	800ca6a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800ca60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca62:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ca66:	627b      	str	r3, [r7, #36]	@ 0x24
 800ca68:	e002      	b.n	800ca70 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800ca6a:	6878      	ldr	r0, [r7, #4]
 800ca6c:	f000 f96b 	bl	800cd46 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800ca70:	69bb      	ldr	r3, [r7, #24]
 800ca72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d024      	beq.n	800cac4 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ca82:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800ca84:	69bb      	ldr	r3, [r7, #24]
 800ca86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d003      	beq.n	800ca96 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800ca8e:	6878      	ldr	r0, [r7, #4]
 800ca90:	f7fb fc1e 	bl	80082d0 <HAL_CAN_TxMailbox1CompleteCallback>
 800ca94:	e016      	b.n	800cac4 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800ca96:	69bb      	ldr	r3, [r7, #24]
 800ca98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d004      	beq.n	800caaa <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800caa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caa2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800caa6:	627b      	str	r3, [r7, #36]	@ 0x24
 800caa8:	e00c      	b.n	800cac4 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800caaa:	69bb      	ldr	r3, [r7, #24]
 800caac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d004      	beq.n	800cabe <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800cab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cab6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800caba:	627b      	str	r3, [r7, #36]	@ 0x24
 800cabc:	e002      	b.n	800cac4 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800cabe:	6878      	ldr	r0, [r7, #4]
 800cac0:	f000 f94b 	bl	800cd5a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800cac4:	69bb      	ldr	r3, [r7, #24]
 800cac6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d024      	beq.n	800cb18 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800cad6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800cad8:	69bb      	ldr	r3, [r7, #24]
 800cada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d003      	beq.n	800caea <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800cae2:	6878      	ldr	r0, [r7, #4]
 800cae4:	f7fb fc04 	bl	80082f0 <HAL_CAN_TxMailbox2CompleteCallback>
 800cae8:	e016      	b.n	800cb18 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800caea:	69bb      	ldr	r3, [r7, #24]
 800caec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d004      	beq.n	800cafe <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800caf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caf6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cafa:	627b      	str	r3, [r7, #36]	@ 0x24
 800cafc:	e00c      	b.n	800cb18 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800cafe:	69bb      	ldr	r3, [r7, #24]
 800cb00:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d004      	beq.n	800cb12 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800cb08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cb0e:	627b      	str	r3, [r7, #36]	@ 0x24
 800cb10:	e002      	b.n	800cb18 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800cb12:	6878      	ldr	r0, [r7, #4]
 800cb14:	f000 f92b 	bl	800cd6e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800cb18:	6a3b      	ldr	r3, [r7, #32]
 800cb1a:	f003 0308 	and.w	r3, r3, #8
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d00c      	beq.n	800cb3c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800cb22:	697b      	ldr	r3, [r7, #20]
 800cb24:	f003 0310 	and.w	r3, r3, #16
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d007      	beq.n	800cb3c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800cb2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cb32:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	2210      	movs	r2, #16
 800cb3a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800cb3c:	6a3b      	ldr	r3, [r7, #32]
 800cb3e:	f003 0304 	and.w	r3, r3, #4
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d00b      	beq.n	800cb5e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800cb46:	697b      	ldr	r3, [r7, #20]
 800cb48:	f003 0308 	and.w	r3, r3, #8
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d006      	beq.n	800cb5e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	2208      	movs	r2, #8
 800cb56:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800cb58:	6878      	ldr	r0, [r7, #4]
 800cb5a:	f000 f912 	bl	800cd82 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800cb5e:	6a3b      	ldr	r3, [r7, #32]
 800cb60:	f003 0302 	and.w	r3, r3, #2
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d009      	beq.n	800cb7c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	68db      	ldr	r3, [r3, #12]
 800cb6e:	f003 0303 	and.w	r3, r3, #3
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d002      	beq.n	800cb7c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800cb76:	6878      	ldr	r0, [r7, #4]
 800cb78:	f7fb fb2e 	bl	80081d8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800cb7c:	6a3b      	ldr	r3, [r7, #32]
 800cb7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d00c      	beq.n	800cba0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800cb86:	693b      	ldr	r3, [r7, #16]
 800cb88:	f003 0310 	and.w	r3, r3, #16
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d007      	beq.n	800cba0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800cb90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb92:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800cb96:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	2210      	movs	r2, #16
 800cb9e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800cba0:	6a3b      	ldr	r3, [r7, #32]
 800cba2:	f003 0320 	and.w	r3, r3, #32
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d00b      	beq.n	800cbc2 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800cbaa:	693b      	ldr	r3, [r7, #16]
 800cbac:	f003 0308 	and.w	r3, r3, #8
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d006      	beq.n	800cbc2 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	2208      	movs	r2, #8
 800cbba:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800cbbc:	6878      	ldr	r0, [r7, #4]
 800cbbe:	f000 f8ea 	bl	800cd96 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800cbc2:	6a3b      	ldr	r3, [r7, #32]
 800cbc4:	f003 0310 	and.w	r3, r3, #16
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d009      	beq.n	800cbe0 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	691b      	ldr	r3, [r3, #16]
 800cbd2:	f003 0303 	and.w	r3, r3, #3
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d002      	beq.n	800cbe0 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800cbda:	6878      	ldr	r0, [r7, #4]
 800cbdc:	f7fb fb09 	bl	80081f2 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800cbe0:	6a3b      	ldr	r3, [r7, #32]
 800cbe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d00b      	beq.n	800cc02 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800cbea:	69fb      	ldr	r3, [r7, #28]
 800cbec:	f003 0310 	and.w	r3, r3, #16
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d006      	beq.n	800cc02 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	2210      	movs	r2, #16
 800cbfa:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800cbfc:	6878      	ldr	r0, [r7, #4]
 800cbfe:	f000 f8d4 	bl	800cdaa <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800cc02:	6a3b      	ldr	r3, [r7, #32]
 800cc04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d00b      	beq.n	800cc24 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800cc0c:	69fb      	ldr	r3, [r7, #28]
 800cc0e:	f003 0308 	and.w	r3, r3, #8
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d006      	beq.n	800cc24 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	2208      	movs	r2, #8
 800cc1c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800cc1e:	6878      	ldr	r0, [r7, #4]
 800cc20:	f000 f8cd 	bl	800cdbe <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800cc24:	6a3b      	ldr	r3, [r7, #32]
 800cc26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d07b      	beq.n	800cd26 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800cc2e:	69fb      	ldr	r3, [r7, #28]
 800cc30:	f003 0304 	and.w	r3, r3, #4
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d072      	beq.n	800cd1e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800cc38:	6a3b      	ldr	r3, [r7, #32]
 800cc3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d008      	beq.n	800cc54 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d003      	beq.n	800cc54 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800cc4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc4e:	f043 0301 	orr.w	r3, r3, #1
 800cc52:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800cc54:	6a3b      	ldr	r3, [r7, #32]
 800cc56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d008      	beq.n	800cc70 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d003      	beq.n	800cc70 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800cc68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc6a:	f043 0302 	orr.w	r3, r3, #2
 800cc6e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800cc70:	6a3b      	ldr	r3, [r7, #32]
 800cc72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d008      	beq.n	800cc8c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d003      	beq.n	800cc8c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800cc84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc86:	f043 0304 	orr.w	r3, r3, #4
 800cc8a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800cc8c:	6a3b      	ldr	r3, [r7, #32]
 800cc8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d043      	beq.n	800cd1e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d03e      	beq.n	800cd1e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800cca6:	2b60      	cmp	r3, #96	@ 0x60
 800cca8:	d02b      	beq.n	800cd02 <HAL_CAN_IRQHandler+0x32a>
 800ccaa:	2b60      	cmp	r3, #96	@ 0x60
 800ccac:	d82e      	bhi.n	800cd0c <HAL_CAN_IRQHandler+0x334>
 800ccae:	2b50      	cmp	r3, #80	@ 0x50
 800ccb0:	d022      	beq.n	800ccf8 <HAL_CAN_IRQHandler+0x320>
 800ccb2:	2b50      	cmp	r3, #80	@ 0x50
 800ccb4:	d82a      	bhi.n	800cd0c <HAL_CAN_IRQHandler+0x334>
 800ccb6:	2b40      	cmp	r3, #64	@ 0x40
 800ccb8:	d019      	beq.n	800ccee <HAL_CAN_IRQHandler+0x316>
 800ccba:	2b40      	cmp	r3, #64	@ 0x40
 800ccbc:	d826      	bhi.n	800cd0c <HAL_CAN_IRQHandler+0x334>
 800ccbe:	2b30      	cmp	r3, #48	@ 0x30
 800ccc0:	d010      	beq.n	800cce4 <HAL_CAN_IRQHandler+0x30c>
 800ccc2:	2b30      	cmp	r3, #48	@ 0x30
 800ccc4:	d822      	bhi.n	800cd0c <HAL_CAN_IRQHandler+0x334>
 800ccc6:	2b10      	cmp	r3, #16
 800ccc8:	d002      	beq.n	800ccd0 <HAL_CAN_IRQHandler+0x2f8>
 800ccca:	2b20      	cmp	r3, #32
 800cccc:	d005      	beq.n	800ccda <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800ccce:	e01d      	b.n	800cd0c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800ccd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccd2:	f043 0308 	orr.w	r3, r3, #8
 800ccd6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800ccd8:	e019      	b.n	800cd0e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800ccda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccdc:	f043 0310 	orr.w	r3, r3, #16
 800cce0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800cce2:	e014      	b.n	800cd0e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800cce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cce6:	f043 0320 	orr.w	r3, r3, #32
 800ccea:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800ccec:	e00f      	b.n	800cd0e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800ccee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccf0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ccf4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800ccf6:	e00a      	b.n	800cd0e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800ccf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccfe:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800cd00:	e005      	b.n	800cd0e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800cd02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cd08:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800cd0a:	e000      	b.n	800cd0e <HAL_CAN_IRQHandler+0x336>
            break;
 800cd0c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	699a      	ldr	r2, [r3, #24]
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800cd1c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	2204      	movs	r2, #4
 800cd24:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800cd26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d008      	beq.n	800cd3e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cd30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd32:	431a      	orrs	r2, r3
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800cd38:	6878      	ldr	r0, [r7, #4]
 800cd3a:	f000 f84a 	bl	800cdd2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800cd3e:	bf00      	nop
 800cd40:	3728      	adds	r7, #40	@ 0x28
 800cd42:	46bd      	mov	sp, r7
 800cd44:	bd80      	pop	{r7, pc}

0800cd46 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800cd46:	b480      	push	{r7}
 800cd48:	b083      	sub	sp, #12
 800cd4a:	af00      	add	r7, sp, #0
 800cd4c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800cd4e:	bf00      	nop
 800cd50:	370c      	adds	r7, #12
 800cd52:	46bd      	mov	sp, r7
 800cd54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd58:	4770      	bx	lr

0800cd5a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800cd5a:	b480      	push	{r7}
 800cd5c:	b083      	sub	sp, #12
 800cd5e:	af00      	add	r7, sp, #0
 800cd60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800cd62:	bf00      	nop
 800cd64:	370c      	adds	r7, #12
 800cd66:	46bd      	mov	sp, r7
 800cd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6c:	4770      	bx	lr

0800cd6e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800cd6e:	b480      	push	{r7}
 800cd70:	b083      	sub	sp, #12
 800cd72:	af00      	add	r7, sp, #0
 800cd74:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800cd76:	bf00      	nop
 800cd78:	370c      	adds	r7, #12
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd80:	4770      	bx	lr

0800cd82 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800cd82:	b480      	push	{r7}
 800cd84:	b083      	sub	sp, #12
 800cd86:	af00      	add	r7, sp, #0
 800cd88:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800cd8a:	bf00      	nop
 800cd8c:	370c      	adds	r7, #12
 800cd8e:	46bd      	mov	sp, r7
 800cd90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd94:	4770      	bx	lr

0800cd96 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800cd96:	b480      	push	{r7}
 800cd98:	b083      	sub	sp, #12
 800cd9a:	af00      	add	r7, sp, #0
 800cd9c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800cd9e:	bf00      	nop
 800cda0:	370c      	adds	r7, #12
 800cda2:	46bd      	mov	sp, r7
 800cda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda8:	4770      	bx	lr

0800cdaa <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800cdaa:	b480      	push	{r7}
 800cdac:	b083      	sub	sp, #12
 800cdae:	af00      	add	r7, sp, #0
 800cdb0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800cdb2:	bf00      	nop
 800cdb4:	370c      	adds	r7, #12
 800cdb6:	46bd      	mov	sp, r7
 800cdb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdbc:	4770      	bx	lr

0800cdbe <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800cdbe:	b480      	push	{r7}
 800cdc0:	b083      	sub	sp, #12
 800cdc2:	af00      	add	r7, sp, #0
 800cdc4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800cdc6:	bf00      	nop
 800cdc8:	370c      	adds	r7, #12
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd0:	4770      	bx	lr

0800cdd2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800cdd2:	b480      	push	{r7}
 800cdd4:	b083      	sub	sp, #12
 800cdd6:	af00      	add	r7, sp, #0
 800cdd8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800cdda:	bf00      	nop
 800cddc:	370c      	adds	r7, #12
 800cdde:	46bd      	mov	sp, r7
 800cde0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde4:	4770      	bx	lr
	...

0800cde8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800cde8:	b480      	push	{r7}
 800cdea:	b085      	sub	sp, #20
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	f003 0307 	and.w	r3, r3, #7
 800cdf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800cdf8:	4b0c      	ldr	r3, [pc, #48]	@ (800ce2c <__NVIC_SetPriorityGrouping+0x44>)
 800cdfa:	68db      	ldr	r3, [r3, #12]
 800cdfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800cdfe:	68ba      	ldr	r2, [r7, #8]
 800ce00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800ce04:	4013      	ands	r3, r2
 800ce06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800ce0c:	68bb      	ldr	r3, [r7, #8]
 800ce0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800ce10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800ce14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ce18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800ce1a:	4a04      	ldr	r2, [pc, #16]	@ (800ce2c <__NVIC_SetPriorityGrouping+0x44>)
 800ce1c:	68bb      	ldr	r3, [r7, #8]
 800ce1e:	60d3      	str	r3, [r2, #12]
}
 800ce20:	bf00      	nop
 800ce22:	3714      	adds	r7, #20
 800ce24:	46bd      	mov	sp, r7
 800ce26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce2a:	4770      	bx	lr
 800ce2c:	e000ed00 	.word	0xe000ed00

0800ce30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800ce30:	b480      	push	{r7}
 800ce32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800ce34:	4b04      	ldr	r3, [pc, #16]	@ (800ce48 <__NVIC_GetPriorityGrouping+0x18>)
 800ce36:	68db      	ldr	r3, [r3, #12]
 800ce38:	0a1b      	lsrs	r3, r3, #8
 800ce3a:	f003 0307 	and.w	r3, r3, #7
}
 800ce3e:	4618      	mov	r0, r3
 800ce40:	46bd      	mov	sp, r7
 800ce42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce46:	4770      	bx	lr
 800ce48:	e000ed00 	.word	0xe000ed00

0800ce4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ce4c:	b480      	push	{r7}
 800ce4e:	b083      	sub	sp, #12
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	4603      	mov	r3, r0
 800ce54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ce56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	db0b      	blt.n	800ce76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ce5e:	79fb      	ldrb	r3, [r7, #7]
 800ce60:	f003 021f 	and.w	r2, r3, #31
 800ce64:	4907      	ldr	r1, [pc, #28]	@ (800ce84 <__NVIC_EnableIRQ+0x38>)
 800ce66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce6a:	095b      	lsrs	r3, r3, #5
 800ce6c:	2001      	movs	r0, #1
 800ce6e:	fa00 f202 	lsl.w	r2, r0, r2
 800ce72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800ce76:	bf00      	nop
 800ce78:	370c      	adds	r7, #12
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce80:	4770      	bx	lr
 800ce82:	bf00      	nop
 800ce84:	e000e100 	.word	0xe000e100

0800ce88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800ce88:	b480      	push	{r7}
 800ce8a:	b083      	sub	sp, #12
 800ce8c:	af00      	add	r7, sp, #0
 800ce8e:	4603      	mov	r3, r0
 800ce90:	6039      	str	r1, [r7, #0]
 800ce92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ce94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	db0a      	blt.n	800ceb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ce9c:	683b      	ldr	r3, [r7, #0]
 800ce9e:	b2da      	uxtb	r2, r3
 800cea0:	490c      	ldr	r1, [pc, #48]	@ (800ced4 <__NVIC_SetPriority+0x4c>)
 800cea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cea6:	0112      	lsls	r2, r2, #4
 800cea8:	b2d2      	uxtb	r2, r2
 800ceaa:	440b      	add	r3, r1
 800ceac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800ceb0:	e00a      	b.n	800cec8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ceb2:	683b      	ldr	r3, [r7, #0]
 800ceb4:	b2da      	uxtb	r2, r3
 800ceb6:	4908      	ldr	r1, [pc, #32]	@ (800ced8 <__NVIC_SetPriority+0x50>)
 800ceb8:	79fb      	ldrb	r3, [r7, #7]
 800ceba:	f003 030f 	and.w	r3, r3, #15
 800cebe:	3b04      	subs	r3, #4
 800cec0:	0112      	lsls	r2, r2, #4
 800cec2:	b2d2      	uxtb	r2, r2
 800cec4:	440b      	add	r3, r1
 800cec6:	761a      	strb	r2, [r3, #24]
}
 800cec8:	bf00      	nop
 800ceca:	370c      	adds	r7, #12
 800cecc:	46bd      	mov	sp, r7
 800cece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced2:	4770      	bx	lr
 800ced4:	e000e100 	.word	0xe000e100
 800ced8:	e000ed00 	.word	0xe000ed00

0800cedc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800cedc:	b480      	push	{r7}
 800cede:	b089      	sub	sp, #36	@ 0x24
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	60f8      	str	r0, [r7, #12]
 800cee4:	60b9      	str	r1, [r7, #8]
 800cee6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	f003 0307 	and.w	r3, r3, #7
 800ceee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800cef0:	69fb      	ldr	r3, [r7, #28]
 800cef2:	f1c3 0307 	rsb	r3, r3, #7
 800cef6:	2b04      	cmp	r3, #4
 800cef8:	bf28      	it	cs
 800cefa:	2304      	movcs	r3, #4
 800cefc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800cefe:	69fb      	ldr	r3, [r7, #28]
 800cf00:	3304      	adds	r3, #4
 800cf02:	2b06      	cmp	r3, #6
 800cf04:	d902      	bls.n	800cf0c <NVIC_EncodePriority+0x30>
 800cf06:	69fb      	ldr	r3, [r7, #28]
 800cf08:	3b03      	subs	r3, #3
 800cf0a:	e000      	b.n	800cf0e <NVIC_EncodePriority+0x32>
 800cf0c:	2300      	movs	r3, #0
 800cf0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800cf10:	f04f 32ff 	mov.w	r2, #4294967295
 800cf14:	69bb      	ldr	r3, [r7, #24]
 800cf16:	fa02 f303 	lsl.w	r3, r2, r3
 800cf1a:	43da      	mvns	r2, r3
 800cf1c:	68bb      	ldr	r3, [r7, #8]
 800cf1e:	401a      	ands	r2, r3
 800cf20:	697b      	ldr	r3, [r7, #20]
 800cf22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800cf24:	f04f 31ff 	mov.w	r1, #4294967295
 800cf28:	697b      	ldr	r3, [r7, #20]
 800cf2a:	fa01 f303 	lsl.w	r3, r1, r3
 800cf2e:	43d9      	mvns	r1, r3
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800cf34:	4313      	orrs	r3, r2
         );
}
 800cf36:	4618      	mov	r0, r3
 800cf38:	3724      	adds	r7, #36	@ 0x24
 800cf3a:	46bd      	mov	sp, r7
 800cf3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf40:	4770      	bx	lr
	...

0800cf44 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800cf44:	b480      	push	{r7}
 800cf46:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800cf48:	f3bf 8f4f 	dsb	sy
}
 800cf4c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800cf4e:	4b06      	ldr	r3, [pc, #24]	@ (800cf68 <__NVIC_SystemReset+0x24>)
 800cf50:	68db      	ldr	r3, [r3, #12]
 800cf52:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800cf56:	4904      	ldr	r1, [pc, #16]	@ (800cf68 <__NVIC_SystemReset+0x24>)
 800cf58:	4b04      	ldr	r3, [pc, #16]	@ (800cf6c <__NVIC_SystemReset+0x28>)
 800cf5a:	4313      	orrs	r3, r2
 800cf5c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800cf5e:	f3bf 8f4f 	dsb	sy
}
 800cf62:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800cf64:	bf00      	nop
 800cf66:	e7fd      	b.n	800cf64 <__NVIC_SystemReset+0x20>
 800cf68:	e000ed00 	.word	0xe000ed00
 800cf6c:	05fa0004 	.word	0x05fa0004

0800cf70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b082      	sub	sp, #8
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	3b01      	subs	r3, #1
 800cf7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cf80:	d301      	bcc.n	800cf86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800cf82:	2301      	movs	r3, #1
 800cf84:	e00f      	b.n	800cfa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800cf86:	4a0a      	ldr	r2, [pc, #40]	@ (800cfb0 <SysTick_Config+0x40>)
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	3b01      	subs	r3, #1
 800cf8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800cf8e:	210f      	movs	r1, #15
 800cf90:	f04f 30ff 	mov.w	r0, #4294967295
 800cf94:	f7ff ff78 	bl	800ce88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800cf98:	4b05      	ldr	r3, [pc, #20]	@ (800cfb0 <SysTick_Config+0x40>)
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800cf9e:	4b04      	ldr	r3, [pc, #16]	@ (800cfb0 <SysTick_Config+0x40>)
 800cfa0:	2207      	movs	r2, #7
 800cfa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800cfa4:	2300      	movs	r3, #0
}
 800cfa6:	4618      	mov	r0, r3
 800cfa8:	3708      	adds	r7, #8
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	bd80      	pop	{r7, pc}
 800cfae:	bf00      	nop
 800cfb0:	e000e010 	.word	0xe000e010

0800cfb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800cfb4:	b580      	push	{r7, lr}
 800cfb6:	b082      	sub	sp, #8
 800cfb8:	af00      	add	r7, sp, #0
 800cfba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800cfbc:	6878      	ldr	r0, [r7, #4]
 800cfbe:	f7ff ff13 	bl	800cde8 <__NVIC_SetPriorityGrouping>
}
 800cfc2:	bf00      	nop
 800cfc4:	3708      	adds	r7, #8
 800cfc6:	46bd      	mov	sp, r7
 800cfc8:	bd80      	pop	{r7, pc}

0800cfca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800cfca:	b580      	push	{r7, lr}
 800cfcc:	b086      	sub	sp, #24
 800cfce:	af00      	add	r7, sp, #0
 800cfd0:	4603      	mov	r3, r0
 800cfd2:	60b9      	str	r1, [r7, #8]
 800cfd4:	607a      	str	r2, [r7, #4]
 800cfd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800cfd8:	2300      	movs	r3, #0
 800cfda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800cfdc:	f7ff ff28 	bl	800ce30 <__NVIC_GetPriorityGrouping>
 800cfe0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800cfe2:	687a      	ldr	r2, [r7, #4]
 800cfe4:	68b9      	ldr	r1, [r7, #8]
 800cfe6:	6978      	ldr	r0, [r7, #20]
 800cfe8:	f7ff ff78 	bl	800cedc <NVIC_EncodePriority>
 800cfec:	4602      	mov	r2, r0
 800cfee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cff2:	4611      	mov	r1, r2
 800cff4:	4618      	mov	r0, r3
 800cff6:	f7ff ff47 	bl	800ce88 <__NVIC_SetPriority>
}
 800cffa:	bf00      	nop
 800cffc:	3718      	adds	r7, #24
 800cffe:	46bd      	mov	sp, r7
 800d000:	bd80      	pop	{r7, pc}

0800d002 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800d002:	b580      	push	{r7, lr}
 800d004:	b082      	sub	sp, #8
 800d006:	af00      	add	r7, sp, #0
 800d008:	4603      	mov	r3, r0
 800d00a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800d00c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d010:	4618      	mov	r0, r3
 800d012:	f7ff ff1b 	bl	800ce4c <__NVIC_EnableIRQ>
}
 800d016:	bf00      	nop
 800d018:	3708      	adds	r7, #8
 800d01a:	46bd      	mov	sp, r7
 800d01c:	bd80      	pop	{r7, pc}

0800d01e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800d01e:	b580      	push	{r7, lr}
 800d020:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800d022:	f7ff ff8f 	bl	800cf44 <__NVIC_SystemReset>

0800d026 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800d026:	b580      	push	{r7, lr}
 800d028:	b082      	sub	sp, #8
 800d02a:	af00      	add	r7, sp, #0
 800d02c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800d02e:	6878      	ldr	r0, [r7, #4]
 800d030:	f7ff ff9e 	bl	800cf70 <SysTick_Config>
 800d034:	4603      	mov	r3, r0
}
 800d036:	4618      	mov	r0, r3
 800d038:	3708      	adds	r7, #8
 800d03a:	46bd      	mov	sp, r7
 800d03c:	bd80      	pop	{r7, pc}
	...

0800d040 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800d040:	b580      	push	{r7, lr}
 800d042:	b086      	sub	sp, #24
 800d044:	af00      	add	r7, sp, #0
 800d046:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800d048:	2300      	movs	r3, #0
 800d04a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800d04c:	f7fe f808 	bl	800b060 <HAL_GetTick>
 800d050:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	2b00      	cmp	r3, #0
 800d056:	d101      	bne.n	800d05c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800d058:	2301      	movs	r3, #1
 800d05a:	e099      	b.n	800d190 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	2202      	movs	r2, #2
 800d060:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	2200      	movs	r2, #0
 800d068:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	681a      	ldr	r2, [r3, #0]
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	f022 0201 	bic.w	r2, r2, #1
 800d07a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800d07c:	e00f      	b.n	800d09e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800d07e:	f7fd ffef 	bl	800b060 <HAL_GetTick>
 800d082:	4602      	mov	r2, r0
 800d084:	693b      	ldr	r3, [r7, #16]
 800d086:	1ad3      	subs	r3, r2, r3
 800d088:	2b05      	cmp	r3, #5
 800d08a:	d908      	bls.n	800d09e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	2220      	movs	r2, #32
 800d090:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	2203      	movs	r2, #3
 800d096:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800d09a:	2303      	movs	r3, #3
 800d09c:	e078      	b.n	800d190 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	f003 0301 	and.w	r3, r3, #1
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d1e8      	bne.n	800d07e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800d0b4:	697a      	ldr	r2, [r7, #20]
 800d0b6:	4b38      	ldr	r3, [pc, #224]	@ (800d198 <HAL_DMA_Init+0x158>)
 800d0b8:	4013      	ands	r3, r2
 800d0ba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	685a      	ldr	r2, [r3, #4]
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	689b      	ldr	r3, [r3, #8]
 800d0c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800d0ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	691b      	ldr	r3, [r3, #16]
 800d0d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800d0d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	699b      	ldr	r3, [r3, #24]
 800d0dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800d0e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	6a1b      	ldr	r3, [r3, #32]
 800d0e8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800d0ea:	697a      	ldr	r2, [r7, #20]
 800d0ec:	4313      	orrs	r3, r2
 800d0ee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0f4:	2b04      	cmp	r3, #4
 800d0f6:	d107      	bne.n	800d108 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d100:	4313      	orrs	r3, r2
 800d102:	697a      	ldr	r2, [r7, #20]
 800d104:	4313      	orrs	r3, r2
 800d106:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	697a      	ldr	r2, [r7, #20]
 800d10e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	695b      	ldr	r3, [r3, #20]
 800d116:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800d118:	697b      	ldr	r3, [r7, #20]
 800d11a:	f023 0307 	bic.w	r3, r3, #7
 800d11e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d124:	697a      	ldr	r2, [r7, #20]
 800d126:	4313      	orrs	r3, r2
 800d128:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d12e:	2b04      	cmp	r3, #4
 800d130:	d117      	bne.n	800d162 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d136:	697a      	ldr	r2, [r7, #20]
 800d138:	4313      	orrs	r3, r2
 800d13a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d140:	2b00      	cmp	r3, #0
 800d142:	d00e      	beq.n	800d162 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800d144:	6878      	ldr	r0, [r7, #4]
 800d146:	f000 fb01 	bl	800d74c <DMA_CheckFifoParam>
 800d14a:	4603      	mov	r3, r0
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d008      	beq.n	800d162 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	2240      	movs	r2, #64	@ 0x40
 800d154:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	2201      	movs	r2, #1
 800d15a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800d15e:	2301      	movs	r3, #1
 800d160:	e016      	b.n	800d190 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	697a      	ldr	r2, [r7, #20]
 800d168:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800d16a:	6878      	ldr	r0, [r7, #4]
 800d16c:	f000 fab8 	bl	800d6e0 <DMA_CalcBaseAndBitshift>
 800d170:	4603      	mov	r3, r0
 800d172:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d178:	223f      	movs	r2, #63	@ 0x3f
 800d17a:	409a      	lsls	r2, r3
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	2200      	movs	r2, #0
 800d184:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	2201      	movs	r2, #1
 800d18a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800d18e:	2300      	movs	r3, #0
}
 800d190:	4618      	mov	r0, r3
 800d192:	3718      	adds	r7, #24
 800d194:	46bd      	mov	sp, r7
 800d196:	bd80      	pop	{r7, pc}
 800d198:	f010803f 	.word	0xf010803f

0800d19c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b086      	sub	sp, #24
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	60f8      	str	r0, [r7, #12]
 800d1a4:	60b9      	str	r1, [r7, #8]
 800d1a6:	607a      	str	r2, [r7, #4]
 800d1a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1b2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d1ba:	2b01      	cmp	r3, #1
 800d1bc:	d101      	bne.n	800d1c2 <HAL_DMA_Start_IT+0x26>
 800d1be:	2302      	movs	r3, #2
 800d1c0:	e040      	b.n	800d244 <HAL_DMA_Start_IT+0xa8>
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	2201      	movs	r2, #1
 800d1c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d1d0:	b2db      	uxtb	r3, r3
 800d1d2:	2b01      	cmp	r3, #1
 800d1d4:	d12f      	bne.n	800d236 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	2202      	movs	r2, #2
 800d1da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	2200      	movs	r2, #0
 800d1e2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800d1e4:	683b      	ldr	r3, [r7, #0]
 800d1e6:	687a      	ldr	r2, [r7, #4]
 800d1e8:	68b9      	ldr	r1, [r7, #8]
 800d1ea:	68f8      	ldr	r0, [r7, #12]
 800d1ec:	f000 fa4a 	bl	800d684 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d1f4:	223f      	movs	r2, #63	@ 0x3f
 800d1f6:	409a      	lsls	r2, r3
 800d1f8:	693b      	ldr	r3, [r7, #16]
 800d1fa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	681a      	ldr	r2, [r3, #0]
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	f042 0216 	orr.w	r2, r2, #22
 800d20a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d210:	2b00      	cmp	r3, #0
 800d212:	d007      	beq.n	800d224 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	681a      	ldr	r2, [r3, #0]
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	f042 0208 	orr.w	r2, r2, #8
 800d222:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	681a      	ldr	r2, [r3, #0]
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	f042 0201 	orr.w	r2, r2, #1
 800d232:	601a      	str	r2, [r3, #0]
 800d234:	e005      	b.n	800d242 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	2200      	movs	r2, #0
 800d23a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800d23e:	2302      	movs	r3, #2
 800d240:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800d242:	7dfb      	ldrb	r3, [r7, #23]
}
 800d244:	4618      	mov	r0, r3
 800d246:	3718      	adds	r7, #24
 800d248:	46bd      	mov	sp, r7
 800d24a:	bd80      	pop	{r7, pc}

0800d24c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800d24c:	b580      	push	{r7, lr}
 800d24e:	b084      	sub	sp, #16
 800d250:	af00      	add	r7, sp, #0
 800d252:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d258:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800d25a:	f7fd ff01 	bl	800b060 <HAL_GetTick>
 800d25e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d266:	b2db      	uxtb	r3, r3
 800d268:	2b02      	cmp	r3, #2
 800d26a:	d008      	beq.n	800d27e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	2280      	movs	r2, #128	@ 0x80
 800d270:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	2200      	movs	r2, #0
 800d276:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800d27a:	2301      	movs	r3, #1
 800d27c:	e052      	b.n	800d324 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	681a      	ldr	r2, [r3, #0]
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	f022 0216 	bic.w	r2, r2, #22
 800d28c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	695a      	ldr	r2, [r3, #20]
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d29c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d103      	bne.n	800d2ae <HAL_DMA_Abort+0x62>
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d007      	beq.n	800d2be <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	681a      	ldr	r2, [r3, #0]
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	f022 0208 	bic.w	r2, r2, #8
 800d2bc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	681a      	ldr	r2, [r3, #0]
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	f022 0201 	bic.w	r2, r2, #1
 800d2cc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800d2ce:	e013      	b.n	800d2f8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800d2d0:	f7fd fec6 	bl	800b060 <HAL_GetTick>
 800d2d4:	4602      	mov	r2, r0
 800d2d6:	68bb      	ldr	r3, [r7, #8]
 800d2d8:	1ad3      	subs	r3, r2, r3
 800d2da:	2b05      	cmp	r3, #5
 800d2dc:	d90c      	bls.n	800d2f8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	2220      	movs	r2, #32
 800d2e2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	2203      	movs	r2, #3
 800d2e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800d2f4:	2303      	movs	r3, #3
 800d2f6:	e015      	b.n	800d324 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	f003 0301 	and.w	r3, r3, #1
 800d302:	2b00      	cmp	r3, #0
 800d304:	d1e4      	bne.n	800d2d0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d30a:	223f      	movs	r2, #63	@ 0x3f
 800d30c:	409a      	lsls	r2, r3
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	2201      	movs	r2, #1
 800d316:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	2200      	movs	r2, #0
 800d31e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800d322:	2300      	movs	r3, #0
}
 800d324:	4618      	mov	r0, r3
 800d326:	3710      	adds	r7, #16
 800d328:	46bd      	mov	sp, r7
 800d32a:	bd80      	pop	{r7, pc}

0800d32c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800d32c:	b480      	push	{r7}
 800d32e:	b083      	sub	sp, #12
 800d330:	af00      	add	r7, sp, #0
 800d332:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d33a:	b2db      	uxtb	r3, r3
 800d33c:	2b02      	cmp	r3, #2
 800d33e:	d004      	beq.n	800d34a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	2280      	movs	r2, #128	@ 0x80
 800d344:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800d346:	2301      	movs	r3, #1
 800d348:	e00c      	b.n	800d364 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	2205      	movs	r2, #5
 800d34e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	681a      	ldr	r2, [r3, #0]
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	f022 0201 	bic.w	r2, r2, #1
 800d360:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800d362:	2300      	movs	r3, #0
}
 800d364:	4618      	mov	r0, r3
 800d366:	370c      	adds	r7, #12
 800d368:	46bd      	mov	sp, r7
 800d36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d36e:	4770      	bx	lr

0800d370 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800d370:	b580      	push	{r7, lr}
 800d372:	b086      	sub	sp, #24
 800d374:	af00      	add	r7, sp, #0
 800d376:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800d378:	2300      	movs	r3, #0
 800d37a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800d37c:	4b8e      	ldr	r3, [pc, #568]	@ (800d5b8 <HAL_DMA_IRQHandler+0x248>)
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	4a8e      	ldr	r2, [pc, #568]	@ (800d5bc <HAL_DMA_IRQHandler+0x24c>)
 800d382:	fba2 2303 	umull	r2, r3, r2, r3
 800d386:	0a9b      	lsrs	r3, r3, #10
 800d388:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d38e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800d390:	693b      	ldr	r3, [r7, #16]
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d39a:	2208      	movs	r2, #8
 800d39c:	409a      	lsls	r2, r3
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	4013      	ands	r3, r2
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d01a      	beq.n	800d3dc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	f003 0304 	and.w	r3, r3, #4
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d013      	beq.n	800d3dc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	681a      	ldr	r2, [r3, #0]
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	f022 0204 	bic.w	r2, r2, #4
 800d3c2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d3c8:	2208      	movs	r2, #8
 800d3ca:	409a      	lsls	r2, r3
 800d3cc:	693b      	ldr	r3, [r7, #16]
 800d3ce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d3d4:	f043 0201 	orr.w	r2, r3, #1
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d3e0:	2201      	movs	r2, #1
 800d3e2:	409a      	lsls	r2, r3
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	4013      	ands	r3, r2
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d012      	beq.n	800d412 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	695b      	ldr	r3, [r3, #20]
 800d3f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d00b      	beq.n	800d412 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d3fe:	2201      	movs	r2, #1
 800d400:	409a      	lsls	r2, r3
 800d402:	693b      	ldr	r3, [r7, #16]
 800d404:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d40a:	f043 0202 	orr.w	r2, r3, #2
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d416:	2204      	movs	r2, #4
 800d418:	409a      	lsls	r2, r3
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	4013      	ands	r3, r2
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d012      	beq.n	800d448 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	f003 0302 	and.w	r3, r3, #2
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d00b      	beq.n	800d448 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d434:	2204      	movs	r2, #4
 800d436:	409a      	lsls	r2, r3
 800d438:	693b      	ldr	r3, [r7, #16]
 800d43a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d440:	f043 0204 	orr.w	r2, r3, #4
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d44c:	2210      	movs	r2, #16
 800d44e:	409a      	lsls	r2, r3
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	4013      	ands	r3, r2
 800d454:	2b00      	cmp	r3, #0
 800d456:	d043      	beq.n	800d4e0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	f003 0308 	and.w	r3, r3, #8
 800d462:	2b00      	cmp	r3, #0
 800d464:	d03c      	beq.n	800d4e0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d46a:	2210      	movs	r2, #16
 800d46c:	409a      	lsls	r2, r3
 800d46e:	693b      	ldr	r3, [r7, #16]
 800d470:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d018      	beq.n	800d4b2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d108      	bne.n	800d4a0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d492:	2b00      	cmp	r3, #0
 800d494:	d024      	beq.n	800d4e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d49a:	6878      	ldr	r0, [r7, #4]
 800d49c:	4798      	blx	r3
 800d49e:	e01f      	b.n	800d4e0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d01b      	beq.n	800d4e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d4ac:	6878      	ldr	r0, [r7, #4]
 800d4ae:	4798      	blx	r3
 800d4b0:	e016      	b.n	800d4e0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d107      	bne.n	800d4d0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	681a      	ldr	r2, [r3, #0]
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	f022 0208 	bic.w	r2, r2, #8
 800d4ce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d003      	beq.n	800d4e0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4dc:	6878      	ldr	r0, [r7, #4]
 800d4de:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d4e4:	2220      	movs	r2, #32
 800d4e6:	409a      	lsls	r2, r3
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	4013      	ands	r3, r2
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	f000 808f 	beq.w	800d610 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	f003 0310 	and.w	r3, r3, #16
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	f000 8087 	beq.w	800d610 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d506:	2220      	movs	r2, #32
 800d508:	409a      	lsls	r2, r3
 800d50a:	693b      	ldr	r3, [r7, #16]
 800d50c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d514:	b2db      	uxtb	r3, r3
 800d516:	2b05      	cmp	r3, #5
 800d518:	d136      	bne.n	800d588 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	681a      	ldr	r2, [r3, #0]
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	f022 0216 	bic.w	r2, r2, #22
 800d528:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	695a      	ldr	r2, [r3, #20]
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d538:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d103      	bne.n	800d54a <HAL_DMA_IRQHandler+0x1da>
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d546:	2b00      	cmp	r3, #0
 800d548:	d007      	beq.n	800d55a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	681a      	ldr	r2, [r3, #0]
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	f022 0208 	bic.w	r2, r2, #8
 800d558:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d55e:	223f      	movs	r2, #63	@ 0x3f
 800d560:	409a      	lsls	r2, r3
 800d562:	693b      	ldr	r3, [r7, #16]
 800d564:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	2201      	movs	r2, #1
 800d56a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	2200      	movs	r2, #0
 800d572:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d07e      	beq.n	800d67c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d582:	6878      	ldr	r0, [r7, #4]
 800d584:	4798      	blx	r3
        }
        return;
 800d586:	e079      	b.n	800d67c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d592:	2b00      	cmp	r3, #0
 800d594:	d01d      	beq.n	800d5d2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d10d      	bne.n	800d5c0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d031      	beq.n	800d610 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5b0:	6878      	ldr	r0, [r7, #4]
 800d5b2:	4798      	blx	r3
 800d5b4:	e02c      	b.n	800d610 <HAL_DMA_IRQHandler+0x2a0>
 800d5b6:	bf00      	nop
 800d5b8:	200002b4 	.word	0x200002b4
 800d5bc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d023      	beq.n	800d610 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d5cc:	6878      	ldr	r0, [r7, #4]
 800d5ce:	4798      	blx	r3
 800d5d0:	e01e      	b.n	800d610 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d10f      	bne.n	800d600 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	681a      	ldr	r2, [r3, #0]
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	f022 0210 	bic.w	r2, r2, #16
 800d5ee:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	2201      	movs	r2, #1
 800d5f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	2200      	movs	r2, #0
 800d5fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d604:	2b00      	cmp	r3, #0
 800d606:	d003      	beq.n	800d610 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d60c:	6878      	ldr	r0, [r7, #4]
 800d60e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d614:	2b00      	cmp	r3, #0
 800d616:	d032      	beq.n	800d67e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d61c:	f003 0301 	and.w	r3, r3, #1
 800d620:	2b00      	cmp	r3, #0
 800d622:	d022      	beq.n	800d66a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	2205      	movs	r2, #5
 800d628:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	681a      	ldr	r2, [r3, #0]
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	f022 0201 	bic.w	r2, r2, #1
 800d63a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800d63c:	68bb      	ldr	r3, [r7, #8]
 800d63e:	3301      	adds	r3, #1
 800d640:	60bb      	str	r3, [r7, #8]
 800d642:	697a      	ldr	r2, [r7, #20]
 800d644:	429a      	cmp	r2, r3
 800d646:	d307      	bcc.n	800d658 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	f003 0301 	and.w	r3, r3, #1
 800d652:	2b00      	cmp	r3, #0
 800d654:	d1f2      	bne.n	800d63c <HAL_DMA_IRQHandler+0x2cc>
 800d656:	e000      	b.n	800d65a <HAL_DMA_IRQHandler+0x2ea>
          break;
 800d658:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	2201      	movs	r2, #1
 800d65e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	2200      	movs	r2, #0
 800d666:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d005      	beq.n	800d67e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d676:	6878      	ldr	r0, [r7, #4]
 800d678:	4798      	blx	r3
 800d67a:	e000      	b.n	800d67e <HAL_DMA_IRQHandler+0x30e>
        return;
 800d67c:	bf00      	nop
    }
  }
}
 800d67e:	3718      	adds	r7, #24
 800d680:	46bd      	mov	sp, r7
 800d682:	bd80      	pop	{r7, pc}

0800d684 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800d684:	b480      	push	{r7}
 800d686:	b085      	sub	sp, #20
 800d688:	af00      	add	r7, sp, #0
 800d68a:	60f8      	str	r0, [r7, #12]
 800d68c:	60b9      	str	r1, [r7, #8]
 800d68e:	607a      	str	r2, [r7, #4]
 800d690:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	681a      	ldr	r2, [r3, #0]
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800d6a0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	683a      	ldr	r2, [r7, #0]
 800d6a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	689b      	ldr	r3, [r3, #8]
 800d6ae:	2b40      	cmp	r3, #64	@ 0x40
 800d6b0:	d108      	bne.n	800d6c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	687a      	ldr	r2, [r7, #4]
 800d6b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	68ba      	ldr	r2, [r7, #8]
 800d6c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800d6c2:	e007      	b.n	800d6d4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	68ba      	ldr	r2, [r7, #8]
 800d6ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	687a      	ldr	r2, [r7, #4]
 800d6d2:	60da      	str	r2, [r3, #12]
}
 800d6d4:	bf00      	nop
 800d6d6:	3714      	adds	r7, #20
 800d6d8:	46bd      	mov	sp, r7
 800d6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6de:	4770      	bx	lr

0800d6e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800d6e0:	b480      	push	{r7}
 800d6e2:	b085      	sub	sp, #20
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	b2db      	uxtb	r3, r3
 800d6ee:	3b10      	subs	r3, #16
 800d6f0:	4a14      	ldr	r2, [pc, #80]	@ (800d744 <DMA_CalcBaseAndBitshift+0x64>)
 800d6f2:	fba2 2303 	umull	r2, r3, r2, r3
 800d6f6:	091b      	lsrs	r3, r3, #4
 800d6f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800d6fa:	4a13      	ldr	r2, [pc, #76]	@ (800d748 <DMA_CalcBaseAndBitshift+0x68>)
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	4413      	add	r3, r2
 800d700:	781b      	ldrb	r3, [r3, #0]
 800d702:	461a      	mov	r2, r3
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	2b03      	cmp	r3, #3
 800d70c:	d909      	bls.n	800d722 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800d716:	f023 0303 	bic.w	r3, r3, #3
 800d71a:	1d1a      	adds	r2, r3, #4
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	659a      	str	r2, [r3, #88]	@ 0x58
 800d720:	e007      	b.n	800d732 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800d72a:	f023 0303 	bic.w	r3, r3, #3
 800d72e:	687a      	ldr	r2, [r7, #4]
 800d730:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800d736:	4618      	mov	r0, r3
 800d738:	3714      	adds	r7, #20
 800d73a:	46bd      	mov	sp, r7
 800d73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d740:	4770      	bx	lr
 800d742:	bf00      	nop
 800d744:	aaaaaaab 	.word	0xaaaaaaab
 800d748:	080156f0 	.word	0x080156f0

0800d74c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800d74c:	b480      	push	{r7}
 800d74e:	b085      	sub	sp, #20
 800d750:	af00      	add	r7, sp, #0
 800d752:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d754:	2300      	movs	r3, #0
 800d756:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d75c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	699b      	ldr	r3, [r3, #24]
 800d762:	2b00      	cmp	r3, #0
 800d764:	d11f      	bne.n	800d7a6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800d766:	68bb      	ldr	r3, [r7, #8]
 800d768:	2b03      	cmp	r3, #3
 800d76a:	d856      	bhi.n	800d81a <DMA_CheckFifoParam+0xce>
 800d76c:	a201      	add	r2, pc, #4	@ (adr r2, 800d774 <DMA_CheckFifoParam+0x28>)
 800d76e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d772:	bf00      	nop
 800d774:	0800d785 	.word	0x0800d785
 800d778:	0800d797 	.word	0x0800d797
 800d77c:	0800d785 	.word	0x0800d785
 800d780:	0800d81b 	.word	0x0800d81b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d788:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d046      	beq.n	800d81e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800d790:	2301      	movs	r3, #1
 800d792:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d794:	e043      	b.n	800d81e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d79a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800d79e:	d140      	bne.n	800d822 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800d7a0:	2301      	movs	r3, #1
 800d7a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d7a4:	e03d      	b.n	800d822 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	699b      	ldr	r3, [r3, #24]
 800d7aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d7ae:	d121      	bne.n	800d7f4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800d7b0:	68bb      	ldr	r3, [r7, #8]
 800d7b2:	2b03      	cmp	r3, #3
 800d7b4:	d837      	bhi.n	800d826 <DMA_CheckFifoParam+0xda>
 800d7b6:	a201      	add	r2, pc, #4	@ (adr r2, 800d7bc <DMA_CheckFifoParam+0x70>)
 800d7b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7bc:	0800d7cd 	.word	0x0800d7cd
 800d7c0:	0800d7d3 	.word	0x0800d7d3
 800d7c4:	0800d7cd 	.word	0x0800d7cd
 800d7c8:	0800d7e5 	.word	0x0800d7e5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800d7cc:	2301      	movs	r3, #1
 800d7ce:	73fb      	strb	r3, [r7, #15]
      break;
 800d7d0:	e030      	b.n	800d834 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d025      	beq.n	800d82a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800d7de:	2301      	movs	r3, #1
 800d7e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d7e2:	e022      	b.n	800d82a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7e8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800d7ec:	d11f      	bne.n	800d82e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800d7ee:	2301      	movs	r3, #1
 800d7f0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800d7f2:	e01c      	b.n	800d82e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800d7f4:	68bb      	ldr	r3, [r7, #8]
 800d7f6:	2b02      	cmp	r3, #2
 800d7f8:	d903      	bls.n	800d802 <DMA_CheckFifoParam+0xb6>
 800d7fa:	68bb      	ldr	r3, [r7, #8]
 800d7fc:	2b03      	cmp	r3, #3
 800d7fe:	d003      	beq.n	800d808 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800d800:	e018      	b.n	800d834 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800d802:	2301      	movs	r3, #1
 800d804:	73fb      	strb	r3, [r7, #15]
      break;
 800d806:	e015      	b.n	800d834 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d80c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d810:	2b00      	cmp	r3, #0
 800d812:	d00e      	beq.n	800d832 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800d814:	2301      	movs	r3, #1
 800d816:	73fb      	strb	r3, [r7, #15]
      break;
 800d818:	e00b      	b.n	800d832 <DMA_CheckFifoParam+0xe6>
      break;
 800d81a:	bf00      	nop
 800d81c:	e00a      	b.n	800d834 <DMA_CheckFifoParam+0xe8>
      break;
 800d81e:	bf00      	nop
 800d820:	e008      	b.n	800d834 <DMA_CheckFifoParam+0xe8>
      break;
 800d822:	bf00      	nop
 800d824:	e006      	b.n	800d834 <DMA_CheckFifoParam+0xe8>
      break;
 800d826:	bf00      	nop
 800d828:	e004      	b.n	800d834 <DMA_CheckFifoParam+0xe8>
      break;
 800d82a:	bf00      	nop
 800d82c:	e002      	b.n	800d834 <DMA_CheckFifoParam+0xe8>
      break;   
 800d82e:	bf00      	nop
 800d830:	e000      	b.n	800d834 <DMA_CheckFifoParam+0xe8>
      break;
 800d832:	bf00      	nop
    }
  } 
  
  return status; 
 800d834:	7bfb      	ldrb	r3, [r7, #15]
}
 800d836:	4618      	mov	r0, r3
 800d838:	3714      	adds	r7, #20
 800d83a:	46bd      	mov	sp, r7
 800d83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d840:	4770      	bx	lr
 800d842:	bf00      	nop

0800d844 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800d844:	b480      	push	{r7}
 800d846:	b089      	sub	sp, #36	@ 0x24
 800d848:	af00      	add	r7, sp, #0
 800d84a:	6078      	str	r0, [r7, #4]
 800d84c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800d84e:	2300      	movs	r3, #0
 800d850:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800d852:	2300      	movs	r3, #0
 800d854:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800d856:	2300      	movs	r3, #0
 800d858:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800d85a:	2300      	movs	r3, #0
 800d85c:	61fb      	str	r3, [r7, #28]
 800d85e:	e165      	b.n	800db2c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800d860:	2201      	movs	r2, #1
 800d862:	69fb      	ldr	r3, [r7, #28]
 800d864:	fa02 f303 	lsl.w	r3, r2, r3
 800d868:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800d86a:	683b      	ldr	r3, [r7, #0]
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	697a      	ldr	r2, [r7, #20]
 800d870:	4013      	ands	r3, r2
 800d872:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800d874:	693a      	ldr	r2, [r7, #16]
 800d876:	697b      	ldr	r3, [r7, #20]
 800d878:	429a      	cmp	r2, r3
 800d87a:	f040 8154 	bne.w	800db26 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800d87e:	683b      	ldr	r3, [r7, #0]
 800d880:	685b      	ldr	r3, [r3, #4]
 800d882:	f003 0303 	and.w	r3, r3, #3
 800d886:	2b01      	cmp	r3, #1
 800d888:	d005      	beq.n	800d896 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800d88a:	683b      	ldr	r3, [r7, #0]
 800d88c:	685b      	ldr	r3, [r3, #4]
 800d88e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800d892:	2b02      	cmp	r3, #2
 800d894:	d130      	bne.n	800d8f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	689b      	ldr	r3, [r3, #8]
 800d89a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800d89c:	69fb      	ldr	r3, [r7, #28]
 800d89e:	005b      	lsls	r3, r3, #1
 800d8a0:	2203      	movs	r2, #3
 800d8a2:	fa02 f303 	lsl.w	r3, r2, r3
 800d8a6:	43db      	mvns	r3, r3
 800d8a8:	69ba      	ldr	r2, [r7, #24]
 800d8aa:	4013      	ands	r3, r2
 800d8ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800d8ae:	683b      	ldr	r3, [r7, #0]
 800d8b0:	68da      	ldr	r2, [r3, #12]
 800d8b2:	69fb      	ldr	r3, [r7, #28]
 800d8b4:	005b      	lsls	r3, r3, #1
 800d8b6:	fa02 f303 	lsl.w	r3, r2, r3
 800d8ba:	69ba      	ldr	r2, [r7, #24]
 800d8bc:	4313      	orrs	r3, r2
 800d8be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	69ba      	ldr	r2, [r7, #24]
 800d8c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	685b      	ldr	r3, [r3, #4]
 800d8ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800d8cc:	2201      	movs	r2, #1
 800d8ce:	69fb      	ldr	r3, [r7, #28]
 800d8d0:	fa02 f303 	lsl.w	r3, r2, r3
 800d8d4:	43db      	mvns	r3, r3
 800d8d6:	69ba      	ldr	r2, [r7, #24]
 800d8d8:	4013      	ands	r3, r2
 800d8da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800d8dc:	683b      	ldr	r3, [r7, #0]
 800d8de:	685b      	ldr	r3, [r3, #4]
 800d8e0:	091b      	lsrs	r3, r3, #4
 800d8e2:	f003 0201 	and.w	r2, r3, #1
 800d8e6:	69fb      	ldr	r3, [r7, #28]
 800d8e8:	fa02 f303 	lsl.w	r3, r2, r3
 800d8ec:	69ba      	ldr	r2, [r7, #24]
 800d8ee:	4313      	orrs	r3, r2
 800d8f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	69ba      	ldr	r2, [r7, #24]
 800d8f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800d8f8:	683b      	ldr	r3, [r7, #0]
 800d8fa:	685b      	ldr	r3, [r3, #4]
 800d8fc:	f003 0303 	and.w	r3, r3, #3
 800d900:	2b03      	cmp	r3, #3
 800d902:	d017      	beq.n	800d934 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	68db      	ldr	r3, [r3, #12]
 800d908:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800d90a:	69fb      	ldr	r3, [r7, #28]
 800d90c:	005b      	lsls	r3, r3, #1
 800d90e:	2203      	movs	r2, #3
 800d910:	fa02 f303 	lsl.w	r3, r2, r3
 800d914:	43db      	mvns	r3, r3
 800d916:	69ba      	ldr	r2, [r7, #24]
 800d918:	4013      	ands	r3, r2
 800d91a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800d91c:	683b      	ldr	r3, [r7, #0]
 800d91e:	689a      	ldr	r2, [r3, #8]
 800d920:	69fb      	ldr	r3, [r7, #28]
 800d922:	005b      	lsls	r3, r3, #1
 800d924:	fa02 f303 	lsl.w	r3, r2, r3
 800d928:	69ba      	ldr	r2, [r7, #24]
 800d92a:	4313      	orrs	r3, r2
 800d92c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	69ba      	ldr	r2, [r7, #24]
 800d932:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800d934:	683b      	ldr	r3, [r7, #0]
 800d936:	685b      	ldr	r3, [r3, #4]
 800d938:	f003 0303 	and.w	r3, r3, #3
 800d93c:	2b02      	cmp	r3, #2
 800d93e:	d123      	bne.n	800d988 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800d940:	69fb      	ldr	r3, [r7, #28]
 800d942:	08da      	lsrs	r2, r3, #3
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	3208      	adds	r2, #8
 800d948:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d94c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800d94e:	69fb      	ldr	r3, [r7, #28]
 800d950:	f003 0307 	and.w	r3, r3, #7
 800d954:	009b      	lsls	r3, r3, #2
 800d956:	220f      	movs	r2, #15
 800d958:	fa02 f303 	lsl.w	r3, r2, r3
 800d95c:	43db      	mvns	r3, r3
 800d95e:	69ba      	ldr	r2, [r7, #24]
 800d960:	4013      	ands	r3, r2
 800d962:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800d964:	683b      	ldr	r3, [r7, #0]
 800d966:	691a      	ldr	r2, [r3, #16]
 800d968:	69fb      	ldr	r3, [r7, #28]
 800d96a:	f003 0307 	and.w	r3, r3, #7
 800d96e:	009b      	lsls	r3, r3, #2
 800d970:	fa02 f303 	lsl.w	r3, r2, r3
 800d974:	69ba      	ldr	r2, [r7, #24]
 800d976:	4313      	orrs	r3, r2
 800d978:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800d97a:	69fb      	ldr	r3, [r7, #28]
 800d97c:	08da      	lsrs	r2, r3, #3
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	3208      	adds	r2, #8
 800d982:	69b9      	ldr	r1, [r7, #24]
 800d984:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800d98e:	69fb      	ldr	r3, [r7, #28]
 800d990:	005b      	lsls	r3, r3, #1
 800d992:	2203      	movs	r2, #3
 800d994:	fa02 f303 	lsl.w	r3, r2, r3
 800d998:	43db      	mvns	r3, r3
 800d99a:	69ba      	ldr	r2, [r7, #24]
 800d99c:	4013      	ands	r3, r2
 800d99e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800d9a0:	683b      	ldr	r3, [r7, #0]
 800d9a2:	685b      	ldr	r3, [r3, #4]
 800d9a4:	f003 0203 	and.w	r2, r3, #3
 800d9a8:	69fb      	ldr	r3, [r7, #28]
 800d9aa:	005b      	lsls	r3, r3, #1
 800d9ac:	fa02 f303 	lsl.w	r3, r2, r3
 800d9b0:	69ba      	ldr	r2, [r7, #24]
 800d9b2:	4313      	orrs	r3, r2
 800d9b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	69ba      	ldr	r2, [r7, #24]
 800d9ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800d9bc:	683b      	ldr	r3, [r7, #0]
 800d9be:	685b      	ldr	r3, [r3, #4]
 800d9c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	f000 80ae 	beq.w	800db26 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	60fb      	str	r3, [r7, #12]
 800d9ce:	4b5d      	ldr	r3, [pc, #372]	@ (800db44 <HAL_GPIO_Init+0x300>)
 800d9d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d9d2:	4a5c      	ldr	r2, [pc, #368]	@ (800db44 <HAL_GPIO_Init+0x300>)
 800d9d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d9d8:	6453      	str	r3, [r2, #68]	@ 0x44
 800d9da:	4b5a      	ldr	r3, [pc, #360]	@ (800db44 <HAL_GPIO_Init+0x300>)
 800d9dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d9de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d9e2:	60fb      	str	r3, [r7, #12]
 800d9e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800d9e6:	4a58      	ldr	r2, [pc, #352]	@ (800db48 <HAL_GPIO_Init+0x304>)
 800d9e8:	69fb      	ldr	r3, [r7, #28]
 800d9ea:	089b      	lsrs	r3, r3, #2
 800d9ec:	3302      	adds	r3, #2
 800d9ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d9f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800d9f4:	69fb      	ldr	r3, [r7, #28]
 800d9f6:	f003 0303 	and.w	r3, r3, #3
 800d9fa:	009b      	lsls	r3, r3, #2
 800d9fc:	220f      	movs	r2, #15
 800d9fe:	fa02 f303 	lsl.w	r3, r2, r3
 800da02:	43db      	mvns	r3, r3
 800da04:	69ba      	ldr	r2, [r7, #24]
 800da06:	4013      	ands	r3, r2
 800da08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	4a4f      	ldr	r2, [pc, #316]	@ (800db4c <HAL_GPIO_Init+0x308>)
 800da0e:	4293      	cmp	r3, r2
 800da10:	d025      	beq.n	800da5e <HAL_GPIO_Init+0x21a>
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	4a4e      	ldr	r2, [pc, #312]	@ (800db50 <HAL_GPIO_Init+0x30c>)
 800da16:	4293      	cmp	r3, r2
 800da18:	d01f      	beq.n	800da5a <HAL_GPIO_Init+0x216>
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	4a4d      	ldr	r2, [pc, #308]	@ (800db54 <HAL_GPIO_Init+0x310>)
 800da1e:	4293      	cmp	r3, r2
 800da20:	d019      	beq.n	800da56 <HAL_GPIO_Init+0x212>
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	4a4c      	ldr	r2, [pc, #304]	@ (800db58 <HAL_GPIO_Init+0x314>)
 800da26:	4293      	cmp	r3, r2
 800da28:	d013      	beq.n	800da52 <HAL_GPIO_Init+0x20e>
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	4a4b      	ldr	r2, [pc, #300]	@ (800db5c <HAL_GPIO_Init+0x318>)
 800da2e:	4293      	cmp	r3, r2
 800da30:	d00d      	beq.n	800da4e <HAL_GPIO_Init+0x20a>
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	4a4a      	ldr	r2, [pc, #296]	@ (800db60 <HAL_GPIO_Init+0x31c>)
 800da36:	4293      	cmp	r3, r2
 800da38:	d007      	beq.n	800da4a <HAL_GPIO_Init+0x206>
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	4a49      	ldr	r2, [pc, #292]	@ (800db64 <HAL_GPIO_Init+0x320>)
 800da3e:	4293      	cmp	r3, r2
 800da40:	d101      	bne.n	800da46 <HAL_GPIO_Init+0x202>
 800da42:	2306      	movs	r3, #6
 800da44:	e00c      	b.n	800da60 <HAL_GPIO_Init+0x21c>
 800da46:	2307      	movs	r3, #7
 800da48:	e00a      	b.n	800da60 <HAL_GPIO_Init+0x21c>
 800da4a:	2305      	movs	r3, #5
 800da4c:	e008      	b.n	800da60 <HAL_GPIO_Init+0x21c>
 800da4e:	2304      	movs	r3, #4
 800da50:	e006      	b.n	800da60 <HAL_GPIO_Init+0x21c>
 800da52:	2303      	movs	r3, #3
 800da54:	e004      	b.n	800da60 <HAL_GPIO_Init+0x21c>
 800da56:	2302      	movs	r3, #2
 800da58:	e002      	b.n	800da60 <HAL_GPIO_Init+0x21c>
 800da5a:	2301      	movs	r3, #1
 800da5c:	e000      	b.n	800da60 <HAL_GPIO_Init+0x21c>
 800da5e:	2300      	movs	r3, #0
 800da60:	69fa      	ldr	r2, [r7, #28]
 800da62:	f002 0203 	and.w	r2, r2, #3
 800da66:	0092      	lsls	r2, r2, #2
 800da68:	4093      	lsls	r3, r2
 800da6a:	69ba      	ldr	r2, [r7, #24]
 800da6c:	4313      	orrs	r3, r2
 800da6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800da70:	4935      	ldr	r1, [pc, #212]	@ (800db48 <HAL_GPIO_Init+0x304>)
 800da72:	69fb      	ldr	r3, [r7, #28]
 800da74:	089b      	lsrs	r3, r3, #2
 800da76:	3302      	adds	r3, #2
 800da78:	69ba      	ldr	r2, [r7, #24]
 800da7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800da7e:	4b3a      	ldr	r3, [pc, #232]	@ (800db68 <HAL_GPIO_Init+0x324>)
 800da80:	689b      	ldr	r3, [r3, #8]
 800da82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800da84:	693b      	ldr	r3, [r7, #16]
 800da86:	43db      	mvns	r3, r3
 800da88:	69ba      	ldr	r2, [r7, #24]
 800da8a:	4013      	ands	r3, r2
 800da8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800da8e:	683b      	ldr	r3, [r7, #0]
 800da90:	685b      	ldr	r3, [r3, #4]
 800da92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800da96:	2b00      	cmp	r3, #0
 800da98:	d003      	beq.n	800daa2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800da9a:	69ba      	ldr	r2, [r7, #24]
 800da9c:	693b      	ldr	r3, [r7, #16]
 800da9e:	4313      	orrs	r3, r2
 800daa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800daa2:	4a31      	ldr	r2, [pc, #196]	@ (800db68 <HAL_GPIO_Init+0x324>)
 800daa4:	69bb      	ldr	r3, [r7, #24]
 800daa6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800daa8:	4b2f      	ldr	r3, [pc, #188]	@ (800db68 <HAL_GPIO_Init+0x324>)
 800daaa:	68db      	ldr	r3, [r3, #12]
 800daac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800daae:	693b      	ldr	r3, [r7, #16]
 800dab0:	43db      	mvns	r3, r3
 800dab2:	69ba      	ldr	r2, [r7, #24]
 800dab4:	4013      	ands	r3, r2
 800dab6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800dab8:	683b      	ldr	r3, [r7, #0]
 800daba:	685b      	ldr	r3, [r3, #4]
 800dabc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d003      	beq.n	800dacc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800dac4:	69ba      	ldr	r2, [r7, #24]
 800dac6:	693b      	ldr	r3, [r7, #16]
 800dac8:	4313      	orrs	r3, r2
 800daca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800dacc:	4a26      	ldr	r2, [pc, #152]	@ (800db68 <HAL_GPIO_Init+0x324>)
 800dace:	69bb      	ldr	r3, [r7, #24]
 800dad0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800dad2:	4b25      	ldr	r3, [pc, #148]	@ (800db68 <HAL_GPIO_Init+0x324>)
 800dad4:	685b      	ldr	r3, [r3, #4]
 800dad6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800dad8:	693b      	ldr	r3, [r7, #16]
 800dada:	43db      	mvns	r3, r3
 800dadc:	69ba      	ldr	r2, [r7, #24]
 800dade:	4013      	ands	r3, r2
 800dae0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800dae2:	683b      	ldr	r3, [r7, #0]
 800dae4:	685b      	ldr	r3, [r3, #4]
 800dae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800daea:	2b00      	cmp	r3, #0
 800daec:	d003      	beq.n	800daf6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800daee:	69ba      	ldr	r2, [r7, #24]
 800daf0:	693b      	ldr	r3, [r7, #16]
 800daf2:	4313      	orrs	r3, r2
 800daf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800daf6:	4a1c      	ldr	r2, [pc, #112]	@ (800db68 <HAL_GPIO_Init+0x324>)
 800daf8:	69bb      	ldr	r3, [r7, #24]
 800dafa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800dafc:	4b1a      	ldr	r3, [pc, #104]	@ (800db68 <HAL_GPIO_Init+0x324>)
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800db02:	693b      	ldr	r3, [r7, #16]
 800db04:	43db      	mvns	r3, r3
 800db06:	69ba      	ldr	r2, [r7, #24]
 800db08:	4013      	ands	r3, r2
 800db0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800db0c:	683b      	ldr	r3, [r7, #0]
 800db0e:	685b      	ldr	r3, [r3, #4]
 800db10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800db14:	2b00      	cmp	r3, #0
 800db16:	d003      	beq.n	800db20 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800db18:	69ba      	ldr	r2, [r7, #24]
 800db1a:	693b      	ldr	r3, [r7, #16]
 800db1c:	4313      	orrs	r3, r2
 800db1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800db20:	4a11      	ldr	r2, [pc, #68]	@ (800db68 <HAL_GPIO_Init+0x324>)
 800db22:	69bb      	ldr	r3, [r7, #24]
 800db24:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800db26:	69fb      	ldr	r3, [r7, #28]
 800db28:	3301      	adds	r3, #1
 800db2a:	61fb      	str	r3, [r7, #28]
 800db2c:	69fb      	ldr	r3, [r7, #28]
 800db2e:	2b0f      	cmp	r3, #15
 800db30:	f67f ae96 	bls.w	800d860 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800db34:	bf00      	nop
 800db36:	bf00      	nop
 800db38:	3724      	adds	r7, #36	@ 0x24
 800db3a:	46bd      	mov	sp, r7
 800db3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db40:	4770      	bx	lr
 800db42:	bf00      	nop
 800db44:	40023800 	.word	0x40023800
 800db48:	40013800 	.word	0x40013800
 800db4c:	40020000 	.word	0x40020000
 800db50:	40020400 	.word	0x40020400
 800db54:	40020800 	.word	0x40020800
 800db58:	40020c00 	.word	0x40020c00
 800db5c:	40021000 	.word	0x40021000
 800db60:	40021400 	.word	0x40021400
 800db64:	40021800 	.word	0x40021800
 800db68:	40013c00 	.word	0x40013c00

0800db6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800db6c:	b480      	push	{r7}
 800db6e:	b083      	sub	sp, #12
 800db70:	af00      	add	r7, sp, #0
 800db72:	6078      	str	r0, [r7, #4]
 800db74:	460b      	mov	r3, r1
 800db76:	807b      	strh	r3, [r7, #2]
 800db78:	4613      	mov	r3, r2
 800db7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800db7c:	787b      	ldrb	r3, [r7, #1]
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d003      	beq.n	800db8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800db82:	887a      	ldrh	r2, [r7, #2]
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800db88:	e003      	b.n	800db92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800db8a:	887b      	ldrh	r3, [r7, #2]
 800db8c:	041a      	lsls	r2, r3, #16
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	619a      	str	r2, [r3, #24]
}
 800db92:	bf00      	nop
 800db94:	370c      	adds	r7, #12
 800db96:	46bd      	mov	sp, r7
 800db98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db9c:	4770      	bx	lr
	...

0800dba0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800dba0:	b580      	push	{r7, lr}
 800dba2:	b082      	sub	sp, #8
 800dba4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800dba6:	2300      	movs	r3, #0
 800dba8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800dbaa:	2300      	movs	r3, #0
 800dbac:	603b      	str	r3, [r7, #0]
 800dbae:	4b20      	ldr	r3, [pc, #128]	@ (800dc30 <HAL_PWREx_EnableOverDrive+0x90>)
 800dbb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbb2:	4a1f      	ldr	r2, [pc, #124]	@ (800dc30 <HAL_PWREx_EnableOverDrive+0x90>)
 800dbb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dbb8:	6413      	str	r3, [r2, #64]	@ 0x40
 800dbba:	4b1d      	ldr	r3, [pc, #116]	@ (800dc30 <HAL_PWREx_EnableOverDrive+0x90>)
 800dbbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dbc2:	603b      	str	r3, [r7, #0]
 800dbc4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800dbc6:	4b1b      	ldr	r3, [pc, #108]	@ (800dc34 <HAL_PWREx_EnableOverDrive+0x94>)
 800dbc8:	2201      	movs	r2, #1
 800dbca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800dbcc:	f7fd fa48 	bl	800b060 <HAL_GetTick>
 800dbd0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800dbd2:	e009      	b.n	800dbe8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800dbd4:	f7fd fa44 	bl	800b060 <HAL_GetTick>
 800dbd8:	4602      	mov	r2, r0
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	1ad3      	subs	r3, r2, r3
 800dbde:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800dbe2:	d901      	bls.n	800dbe8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800dbe4:	2303      	movs	r3, #3
 800dbe6:	e01f      	b.n	800dc28 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800dbe8:	4b13      	ldr	r3, [pc, #76]	@ (800dc38 <HAL_PWREx_EnableOverDrive+0x98>)
 800dbea:	685b      	ldr	r3, [r3, #4]
 800dbec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dbf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dbf4:	d1ee      	bne.n	800dbd4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800dbf6:	4b11      	ldr	r3, [pc, #68]	@ (800dc3c <HAL_PWREx_EnableOverDrive+0x9c>)
 800dbf8:	2201      	movs	r2, #1
 800dbfa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800dbfc:	f7fd fa30 	bl	800b060 <HAL_GetTick>
 800dc00:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800dc02:	e009      	b.n	800dc18 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800dc04:	f7fd fa2c 	bl	800b060 <HAL_GetTick>
 800dc08:	4602      	mov	r2, r0
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	1ad3      	subs	r3, r2, r3
 800dc0e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800dc12:	d901      	bls.n	800dc18 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800dc14:	2303      	movs	r3, #3
 800dc16:	e007      	b.n	800dc28 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800dc18:	4b07      	ldr	r3, [pc, #28]	@ (800dc38 <HAL_PWREx_EnableOverDrive+0x98>)
 800dc1a:	685b      	ldr	r3, [r3, #4]
 800dc1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dc20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dc24:	d1ee      	bne.n	800dc04 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800dc26:	2300      	movs	r3, #0
}
 800dc28:	4618      	mov	r0, r3
 800dc2a:	3708      	adds	r7, #8
 800dc2c:	46bd      	mov	sp, r7
 800dc2e:	bd80      	pop	{r7, pc}
 800dc30:	40023800 	.word	0x40023800
 800dc34:	420e0040 	.word	0x420e0040
 800dc38:	40007000 	.word	0x40007000
 800dc3c:	420e0044 	.word	0x420e0044

0800dc40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b084      	sub	sp, #16
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	6078      	str	r0, [r7, #4]
 800dc48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d101      	bne.n	800dc54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800dc50:	2301      	movs	r3, #1
 800dc52:	e0cc      	b.n	800ddee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800dc54:	4b68      	ldr	r3, [pc, #416]	@ (800ddf8 <HAL_RCC_ClockConfig+0x1b8>)
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	f003 030f 	and.w	r3, r3, #15
 800dc5c:	683a      	ldr	r2, [r7, #0]
 800dc5e:	429a      	cmp	r2, r3
 800dc60:	d90c      	bls.n	800dc7c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dc62:	4b65      	ldr	r3, [pc, #404]	@ (800ddf8 <HAL_RCC_ClockConfig+0x1b8>)
 800dc64:	683a      	ldr	r2, [r7, #0]
 800dc66:	b2d2      	uxtb	r2, r2
 800dc68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dc6a:	4b63      	ldr	r3, [pc, #396]	@ (800ddf8 <HAL_RCC_ClockConfig+0x1b8>)
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	f003 030f 	and.w	r3, r3, #15
 800dc72:	683a      	ldr	r2, [r7, #0]
 800dc74:	429a      	cmp	r2, r3
 800dc76:	d001      	beq.n	800dc7c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800dc78:	2301      	movs	r3, #1
 800dc7a:	e0b8      	b.n	800ddee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	f003 0302 	and.w	r3, r3, #2
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d020      	beq.n	800dcca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	f003 0304 	and.w	r3, r3, #4
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d005      	beq.n	800dca0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800dc94:	4b59      	ldr	r3, [pc, #356]	@ (800ddfc <HAL_RCC_ClockConfig+0x1bc>)
 800dc96:	689b      	ldr	r3, [r3, #8]
 800dc98:	4a58      	ldr	r2, [pc, #352]	@ (800ddfc <HAL_RCC_ClockConfig+0x1bc>)
 800dc9a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800dc9e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	f003 0308 	and.w	r3, r3, #8
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d005      	beq.n	800dcb8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800dcac:	4b53      	ldr	r3, [pc, #332]	@ (800ddfc <HAL_RCC_ClockConfig+0x1bc>)
 800dcae:	689b      	ldr	r3, [r3, #8]
 800dcb0:	4a52      	ldr	r2, [pc, #328]	@ (800ddfc <HAL_RCC_ClockConfig+0x1bc>)
 800dcb2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800dcb6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800dcb8:	4b50      	ldr	r3, [pc, #320]	@ (800ddfc <HAL_RCC_ClockConfig+0x1bc>)
 800dcba:	689b      	ldr	r3, [r3, #8]
 800dcbc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	689b      	ldr	r3, [r3, #8]
 800dcc4:	494d      	ldr	r1, [pc, #308]	@ (800ddfc <HAL_RCC_ClockConfig+0x1bc>)
 800dcc6:	4313      	orrs	r3, r2
 800dcc8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	f003 0301 	and.w	r3, r3, #1
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d044      	beq.n	800dd60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	685b      	ldr	r3, [r3, #4]
 800dcda:	2b01      	cmp	r3, #1
 800dcdc:	d107      	bne.n	800dcee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dcde:	4b47      	ldr	r3, [pc, #284]	@ (800ddfc <HAL_RCC_ClockConfig+0x1bc>)
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d119      	bne.n	800dd1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dcea:	2301      	movs	r3, #1
 800dcec:	e07f      	b.n	800ddee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	685b      	ldr	r3, [r3, #4]
 800dcf2:	2b02      	cmp	r3, #2
 800dcf4:	d003      	beq.n	800dcfe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800dcfa:	2b03      	cmp	r3, #3
 800dcfc:	d107      	bne.n	800dd0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dcfe:	4b3f      	ldr	r3, [pc, #252]	@ (800ddfc <HAL_RCC_ClockConfig+0x1bc>)
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d109      	bne.n	800dd1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dd0a:	2301      	movs	r3, #1
 800dd0c:	e06f      	b.n	800ddee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800dd0e:	4b3b      	ldr	r3, [pc, #236]	@ (800ddfc <HAL_RCC_ClockConfig+0x1bc>)
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	f003 0302 	and.w	r3, r3, #2
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d101      	bne.n	800dd1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dd1a:	2301      	movs	r3, #1
 800dd1c:	e067      	b.n	800ddee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800dd1e:	4b37      	ldr	r3, [pc, #220]	@ (800ddfc <HAL_RCC_ClockConfig+0x1bc>)
 800dd20:	689b      	ldr	r3, [r3, #8]
 800dd22:	f023 0203 	bic.w	r2, r3, #3
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	685b      	ldr	r3, [r3, #4]
 800dd2a:	4934      	ldr	r1, [pc, #208]	@ (800ddfc <HAL_RCC_ClockConfig+0x1bc>)
 800dd2c:	4313      	orrs	r3, r2
 800dd2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800dd30:	f7fd f996 	bl	800b060 <HAL_GetTick>
 800dd34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dd36:	e00a      	b.n	800dd4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dd38:	f7fd f992 	bl	800b060 <HAL_GetTick>
 800dd3c:	4602      	mov	r2, r0
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	1ad3      	subs	r3, r2, r3
 800dd42:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dd46:	4293      	cmp	r3, r2
 800dd48:	d901      	bls.n	800dd4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800dd4a:	2303      	movs	r3, #3
 800dd4c:	e04f      	b.n	800ddee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dd4e:	4b2b      	ldr	r3, [pc, #172]	@ (800ddfc <HAL_RCC_ClockConfig+0x1bc>)
 800dd50:	689b      	ldr	r3, [r3, #8]
 800dd52:	f003 020c 	and.w	r2, r3, #12
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	685b      	ldr	r3, [r3, #4]
 800dd5a:	009b      	lsls	r3, r3, #2
 800dd5c:	429a      	cmp	r2, r3
 800dd5e:	d1eb      	bne.n	800dd38 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800dd60:	4b25      	ldr	r3, [pc, #148]	@ (800ddf8 <HAL_RCC_ClockConfig+0x1b8>)
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	f003 030f 	and.w	r3, r3, #15
 800dd68:	683a      	ldr	r2, [r7, #0]
 800dd6a:	429a      	cmp	r2, r3
 800dd6c:	d20c      	bcs.n	800dd88 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dd6e:	4b22      	ldr	r3, [pc, #136]	@ (800ddf8 <HAL_RCC_ClockConfig+0x1b8>)
 800dd70:	683a      	ldr	r2, [r7, #0]
 800dd72:	b2d2      	uxtb	r2, r2
 800dd74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dd76:	4b20      	ldr	r3, [pc, #128]	@ (800ddf8 <HAL_RCC_ClockConfig+0x1b8>)
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	f003 030f 	and.w	r3, r3, #15
 800dd7e:	683a      	ldr	r2, [r7, #0]
 800dd80:	429a      	cmp	r2, r3
 800dd82:	d001      	beq.n	800dd88 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800dd84:	2301      	movs	r3, #1
 800dd86:	e032      	b.n	800ddee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	f003 0304 	and.w	r3, r3, #4
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d008      	beq.n	800dda6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800dd94:	4b19      	ldr	r3, [pc, #100]	@ (800ddfc <HAL_RCC_ClockConfig+0x1bc>)
 800dd96:	689b      	ldr	r3, [r3, #8]
 800dd98:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	68db      	ldr	r3, [r3, #12]
 800dda0:	4916      	ldr	r1, [pc, #88]	@ (800ddfc <HAL_RCC_ClockConfig+0x1bc>)
 800dda2:	4313      	orrs	r3, r2
 800dda4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	f003 0308 	and.w	r3, r3, #8
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d009      	beq.n	800ddc6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ddb2:	4b12      	ldr	r3, [pc, #72]	@ (800ddfc <HAL_RCC_ClockConfig+0x1bc>)
 800ddb4:	689b      	ldr	r3, [r3, #8]
 800ddb6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	691b      	ldr	r3, [r3, #16]
 800ddbe:	00db      	lsls	r3, r3, #3
 800ddc0:	490e      	ldr	r1, [pc, #56]	@ (800ddfc <HAL_RCC_ClockConfig+0x1bc>)
 800ddc2:	4313      	orrs	r3, r2
 800ddc4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800ddc6:	f000 f855 	bl	800de74 <HAL_RCC_GetSysClockFreq>
 800ddca:	4602      	mov	r2, r0
 800ddcc:	4b0b      	ldr	r3, [pc, #44]	@ (800ddfc <HAL_RCC_ClockConfig+0x1bc>)
 800ddce:	689b      	ldr	r3, [r3, #8]
 800ddd0:	091b      	lsrs	r3, r3, #4
 800ddd2:	f003 030f 	and.w	r3, r3, #15
 800ddd6:	490a      	ldr	r1, [pc, #40]	@ (800de00 <HAL_RCC_ClockConfig+0x1c0>)
 800ddd8:	5ccb      	ldrb	r3, [r1, r3]
 800ddda:	fa22 f303 	lsr.w	r3, r2, r3
 800ddde:	4a09      	ldr	r2, [pc, #36]	@ (800de04 <HAL_RCC_ClockConfig+0x1c4>)
 800dde0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800dde2:	4b09      	ldr	r3, [pc, #36]	@ (800de08 <HAL_RCC_ClockConfig+0x1c8>)
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	4618      	mov	r0, r3
 800dde8:	f7fd f8f6 	bl	800afd8 <HAL_InitTick>

  return HAL_OK;
 800ddec:	2300      	movs	r3, #0
}
 800ddee:	4618      	mov	r0, r3
 800ddf0:	3710      	adds	r7, #16
 800ddf2:	46bd      	mov	sp, r7
 800ddf4:	bd80      	pop	{r7, pc}
 800ddf6:	bf00      	nop
 800ddf8:	40023c00 	.word	0x40023c00
 800ddfc:	40023800 	.word	0x40023800
 800de00:	080156d8 	.word	0x080156d8
 800de04:	200002b4 	.word	0x200002b4
 800de08:	200002b8 	.word	0x200002b8

0800de0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800de0c:	b480      	push	{r7}
 800de0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800de10:	4b03      	ldr	r3, [pc, #12]	@ (800de20 <HAL_RCC_GetHCLKFreq+0x14>)
 800de12:	681b      	ldr	r3, [r3, #0]
}
 800de14:	4618      	mov	r0, r3
 800de16:	46bd      	mov	sp, r7
 800de18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1c:	4770      	bx	lr
 800de1e:	bf00      	nop
 800de20:	200002b4 	.word	0x200002b4

0800de24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800de24:	b580      	push	{r7, lr}
 800de26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800de28:	f7ff fff0 	bl	800de0c <HAL_RCC_GetHCLKFreq>
 800de2c:	4602      	mov	r2, r0
 800de2e:	4b05      	ldr	r3, [pc, #20]	@ (800de44 <HAL_RCC_GetPCLK1Freq+0x20>)
 800de30:	689b      	ldr	r3, [r3, #8]
 800de32:	0a9b      	lsrs	r3, r3, #10
 800de34:	f003 0307 	and.w	r3, r3, #7
 800de38:	4903      	ldr	r1, [pc, #12]	@ (800de48 <HAL_RCC_GetPCLK1Freq+0x24>)
 800de3a:	5ccb      	ldrb	r3, [r1, r3]
 800de3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800de40:	4618      	mov	r0, r3
 800de42:	bd80      	pop	{r7, pc}
 800de44:	40023800 	.word	0x40023800
 800de48:	080156e8 	.word	0x080156e8

0800de4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800de4c:	b580      	push	{r7, lr}
 800de4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800de50:	f7ff ffdc 	bl	800de0c <HAL_RCC_GetHCLKFreq>
 800de54:	4602      	mov	r2, r0
 800de56:	4b05      	ldr	r3, [pc, #20]	@ (800de6c <HAL_RCC_GetPCLK2Freq+0x20>)
 800de58:	689b      	ldr	r3, [r3, #8]
 800de5a:	0b5b      	lsrs	r3, r3, #13
 800de5c:	f003 0307 	and.w	r3, r3, #7
 800de60:	4903      	ldr	r1, [pc, #12]	@ (800de70 <HAL_RCC_GetPCLK2Freq+0x24>)
 800de62:	5ccb      	ldrb	r3, [r1, r3]
 800de64:	fa22 f303 	lsr.w	r3, r2, r3
}
 800de68:	4618      	mov	r0, r3
 800de6a:	bd80      	pop	{r7, pc}
 800de6c:	40023800 	.word	0x40023800
 800de70:	080156e8 	.word	0x080156e8

0800de74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800de74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800de78:	b0ae      	sub	sp, #184	@ 0xb8
 800de7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800de7c:	2300      	movs	r3, #0
 800de7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800de82:	2300      	movs	r3, #0
 800de84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800de88:	2300      	movs	r3, #0
 800de8a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800de8e:	2300      	movs	r3, #0
 800de90:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800de94:	2300      	movs	r3, #0
 800de96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800de9a:	4bcb      	ldr	r3, [pc, #812]	@ (800e1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800de9c:	689b      	ldr	r3, [r3, #8]
 800de9e:	f003 030c 	and.w	r3, r3, #12
 800dea2:	2b0c      	cmp	r3, #12
 800dea4:	f200 8206 	bhi.w	800e2b4 <HAL_RCC_GetSysClockFreq+0x440>
 800dea8:	a201      	add	r2, pc, #4	@ (adr r2, 800deb0 <HAL_RCC_GetSysClockFreq+0x3c>)
 800deaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800deae:	bf00      	nop
 800deb0:	0800dee5 	.word	0x0800dee5
 800deb4:	0800e2b5 	.word	0x0800e2b5
 800deb8:	0800e2b5 	.word	0x0800e2b5
 800debc:	0800e2b5 	.word	0x0800e2b5
 800dec0:	0800deed 	.word	0x0800deed
 800dec4:	0800e2b5 	.word	0x0800e2b5
 800dec8:	0800e2b5 	.word	0x0800e2b5
 800decc:	0800e2b5 	.word	0x0800e2b5
 800ded0:	0800def5 	.word	0x0800def5
 800ded4:	0800e2b5 	.word	0x0800e2b5
 800ded8:	0800e2b5 	.word	0x0800e2b5
 800dedc:	0800e2b5 	.word	0x0800e2b5
 800dee0:	0800e0e5 	.word	0x0800e0e5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800dee4:	4bb9      	ldr	r3, [pc, #740]	@ (800e1cc <HAL_RCC_GetSysClockFreq+0x358>)
 800dee6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800deea:	e1e7      	b.n	800e2bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800deec:	4bb8      	ldr	r3, [pc, #736]	@ (800e1d0 <HAL_RCC_GetSysClockFreq+0x35c>)
 800deee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800def2:	e1e3      	b.n	800e2bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800def4:	4bb4      	ldr	r3, [pc, #720]	@ (800e1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800def6:	685b      	ldr	r3, [r3, #4]
 800def8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800defc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800df00:	4bb1      	ldr	r3, [pc, #708]	@ (800e1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800df02:	685b      	ldr	r3, [r3, #4]
 800df04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d071      	beq.n	800dff0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800df0c:	4bae      	ldr	r3, [pc, #696]	@ (800e1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800df0e:	685b      	ldr	r3, [r3, #4]
 800df10:	099b      	lsrs	r3, r3, #6
 800df12:	2200      	movs	r2, #0
 800df14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800df18:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800df1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800df20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df24:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800df28:	2300      	movs	r3, #0
 800df2a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800df2e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800df32:	4622      	mov	r2, r4
 800df34:	462b      	mov	r3, r5
 800df36:	f04f 0000 	mov.w	r0, #0
 800df3a:	f04f 0100 	mov.w	r1, #0
 800df3e:	0159      	lsls	r1, r3, #5
 800df40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800df44:	0150      	lsls	r0, r2, #5
 800df46:	4602      	mov	r2, r0
 800df48:	460b      	mov	r3, r1
 800df4a:	4621      	mov	r1, r4
 800df4c:	1a51      	subs	r1, r2, r1
 800df4e:	6439      	str	r1, [r7, #64]	@ 0x40
 800df50:	4629      	mov	r1, r5
 800df52:	eb63 0301 	sbc.w	r3, r3, r1
 800df56:	647b      	str	r3, [r7, #68]	@ 0x44
 800df58:	f04f 0200 	mov.w	r2, #0
 800df5c:	f04f 0300 	mov.w	r3, #0
 800df60:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800df64:	4649      	mov	r1, r9
 800df66:	018b      	lsls	r3, r1, #6
 800df68:	4641      	mov	r1, r8
 800df6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800df6e:	4641      	mov	r1, r8
 800df70:	018a      	lsls	r2, r1, #6
 800df72:	4641      	mov	r1, r8
 800df74:	1a51      	subs	r1, r2, r1
 800df76:	63b9      	str	r1, [r7, #56]	@ 0x38
 800df78:	4649      	mov	r1, r9
 800df7a:	eb63 0301 	sbc.w	r3, r3, r1
 800df7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800df80:	f04f 0200 	mov.w	r2, #0
 800df84:	f04f 0300 	mov.w	r3, #0
 800df88:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800df8c:	4649      	mov	r1, r9
 800df8e:	00cb      	lsls	r3, r1, #3
 800df90:	4641      	mov	r1, r8
 800df92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800df96:	4641      	mov	r1, r8
 800df98:	00ca      	lsls	r2, r1, #3
 800df9a:	4610      	mov	r0, r2
 800df9c:	4619      	mov	r1, r3
 800df9e:	4603      	mov	r3, r0
 800dfa0:	4622      	mov	r2, r4
 800dfa2:	189b      	adds	r3, r3, r2
 800dfa4:	633b      	str	r3, [r7, #48]	@ 0x30
 800dfa6:	462b      	mov	r3, r5
 800dfa8:	460a      	mov	r2, r1
 800dfaa:	eb42 0303 	adc.w	r3, r2, r3
 800dfae:	637b      	str	r3, [r7, #52]	@ 0x34
 800dfb0:	f04f 0200 	mov.w	r2, #0
 800dfb4:	f04f 0300 	mov.w	r3, #0
 800dfb8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800dfbc:	4629      	mov	r1, r5
 800dfbe:	024b      	lsls	r3, r1, #9
 800dfc0:	4621      	mov	r1, r4
 800dfc2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800dfc6:	4621      	mov	r1, r4
 800dfc8:	024a      	lsls	r2, r1, #9
 800dfca:	4610      	mov	r0, r2
 800dfcc:	4619      	mov	r1, r3
 800dfce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800dfd8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800dfdc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800dfe0:	f7f2 fe72 	bl	8000cc8 <__aeabi_uldivmod>
 800dfe4:	4602      	mov	r2, r0
 800dfe6:	460b      	mov	r3, r1
 800dfe8:	4613      	mov	r3, r2
 800dfea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800dfee:	e067      	b.n	800e0c0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800dff0:	4b75      	ldr	r3, [pc, #468]	@ (800e1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800dff2:	685b      	ldr	r3, [r3, #4]
 800dff4:	099b      	lsrs	r3, r3, #6
 800dff6:	2200      	movs	r2, #0
 800dff8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800dffc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800e000:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e004:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e008:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e00a:	2300      	movs	r3, #0
 800e00c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e00e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800e012:	4622      	mov	r2, r4
 800e014:	462b      	mov	r3, r5
 800e016:	f04f 0000 	mov.w	r0, #0
 800e01a:	f04f 0100 	mov.w	r1, #0
 800e01e:	0159      	lsls	r1, r3, #5
 800e020:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800e024:	0150      	lsls	r0, r2, #5
 800e026:	4602      	mov	r2, r0
 800e028:	460b      	mov	r3, r1
 800e02a:	4621      	mov	r1, r4
 800e02c:	1a51      	subs	r1, r2, r1
 800e02e:	62b9      	str	r1, [r7, #40]	@ 0x28
 800e030:	4629      	mov	r1, r5
 800e032:	eb63 0301 	sbc.w	r3, r3, r1
 800e036:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e038:	f04f 0200 	mov.w	r2, #0
 800e03c:	f04f 0300 	mov.w	r3, #0
 800e040:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800e044:	4649      	mov	r1, r9
 800e046:	018b      	lsls	r3, r1, #6
 800e048:	4641      	mov	r1, r8
 800e04a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800e04e:	4641      	mov	r1, r8
 800e050:	018a      	lsls	r2, r1, #6
 800e052:	4641      	mov	r1, r8
 800e054:	ebb2 0a01 	subs.w	sl, r2, r1
 800e058:	4649      	mov	r1, r9
 800e05a:	eb63 0b01 	sbc.w	fp, r3, r1
 800e05e:	f04f 0200 	mov.w	r2, #0
 800e062:	f04f 0300 	mov.w	r3, #0
 800e066:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e06a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800e06e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e072:	4692      	mov	sl, r2
 800e074:	469b      	mov	fp, r3
 800e076:	4623      	mov	r3, r4
 800e078:	eb1a 0303 	adds.w	r3, sl, r3
 800e07c:	623b      	str	r3, [r7, #32]
 800e07e:	462b      	mov	r3, r5
 800e080:	eb4b 0303 	adc.w	r3, fp, r3
 800e084:	627b      	str	r3, [r7, #36]	@ 0x24
 800e086:	f04f 0200 	mov.w	r2, #0
 800e08a:	f04f 0300 	mov.w	r3, #0
 800e08e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800e092:	4629      	mov	r1, r5
 800e094:	028b      	lsls	r3, r1, #10
 800e096:	4621      	mov	r1, r4
 800e098:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800e09c:	4621      	mov	r1, r4
 800e09e:	028a      	lsls	r2, r1, #10
 800e0a0:	4610      	mov	r0, r2
 800e0a2:	4619      	mov	r1, r3
 800e0a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0a8:	2200      	movs	r2, #0
 800e0aa:	673b      	str	r3, [r7, #112]	@ 0x70
 800e0ac:	677a      	str	r2, [r7, #116]	@ 0x74
 800e0ae:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800e0b2:	f7f2 fe09 	bl	8000cc8 <__aeabi_uldivmod>
 800e0b6:	4602      	mov	r2, r0
 800e0b8:	460b      	mov	r3, r1
 800e0ba:	4613      	mov	r3, r2
 800e0bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800e0c0:	4b41      	ldr	r3, [pc, #260]	@ (800e1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800e0c2:	685b      	ldr	r3, [r3, #4]
 800e0c4:	0c1b      	lsrs	r3, r3, #16
 800e0c6:	f003 0303 	and.w	r3, r3, #3
 800e0ca:	3301      	adds	r3, #1
 800e0cc:	005b      	lsls	r3, r3, #1
 800e0ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800e0d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e0d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e0da:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800e0e2:	e0eb      	b.n	800e2bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800e0e4:	4b38      	ldr	r3, [pc, #224]	@ (800e1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800e0e6:	685b      	ldr	r3, [r3, #4]
 800e0e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e0ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800e0f0:	4b35      	ldr	r3, [pc, #212]	@ (800e1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800e0f2:	685b      	ldr	r3, [r3, #4]
 800e0f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d06b      	beq.n	800e1d4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800e0fc:	4b32      	ldr	r3, [pc, #200]	@ (800e1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800e0fe:	685b      	ldr	r3, [r3, #4]
 800e100:	099b      	lsrs	r3, r3, #6
 800e102:	2200      	movs	r2, #0
 800e104:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e106:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e108:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e10a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e10e:	663b      	str	r3, [r7, #96]	@ 0x60
 800e110:	2300      	movs	r3, #0
 800e112:	667b      	str	r3, [r7, #100]	@ 0x64
 800e114:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800e118:	4622      	mov	r2, r4
 800e11a:	462b      	mov	r3, r5
 800e11c:	f04f 0000 	mov.w	r0, #0
 800e120:	f04f 0100 	mov.w	r1, #0
 800e124:	0159      	lsls	r1, r3, #5
 800e126:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800e12a:	0150      	lsls	r0, r2, #5
 800e12c:	4602      	mov	r2, r0
 800e12e:	460b      	mov	r3, r1
 800e130:	4621      	mov	r1, r4
 800e132:	1a51      	subs	r1, r2, r1
 800e134:	61b9      	str	r1, [r7, #24]
 800e136:	4629      	mov	r1, r5
 800e138:	eb63 0301 	sbc.w	r3, r3, r1
 800e13c:	61fb      	str	r3, [r7, #28]
 800e13e:	f04f 0200 	mov.w	r2, #0
 800e142:	f04f 0300 	mov.w	r3, #0
 800e146:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800e14a:	4659      	mov	r1, fp
 800e14c:	018b      	lsls	r3, r1, #6
 800e14e:	4651      	mov	r1, sl
 800e150:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800e154:	4651      	mov	r1, sl
 800e156:	018a      	lsls	r2, r1, #6
 800e158:	4651      	mov	r1, sl
 800e15a:	ebb2 0801 	subs.w	r8, r2, r1
 800e15e:	4659      	mov	r1, fp
 800e160:	eb63 0901 	sbc.w	r9, r3, r1
 800e164:	f04f 0200 	mov.w	r2, #0
 800e168:	f04f 0300 	mov.w	r3, #0
 800e16c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800e170:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800e174:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800e178:	4690      	mov	r8, r2
 800e17a:	4699      	mov	r9, r3
 800e17c:	4623      	mov	r3, r4
 800e17e:	eb18 0303 	adds.w	r3, r8, r3
 800e182:	613b      	str	r3, [r7, #16]
 800e184:	462b      	mov	r3, r5
 800e186:	eb49 0303 	adc.w	r3, r9, r3
 800e18a:	617b      	str	r3, [r7, #20]
 800e18c:	f04f 0200 	mov.w	r2, #0
 800e190:	f04f 0300 	mov.w	r3, #0
 800e194:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800e198:	4629      	mov	r1, r5
 800e19a:	024b      	lsls	r3, r1, #9
 800e19c:	4621      	mov	r1, r4
 800e19e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800e1a2:	4621      	mov	r1, r4
 800e1a4:	024a      	lsls	r2, r1, #9
 800e1a6:	4610      	mov	r0, r2
 800e1a8:	4619      	mov	r1, r3
 800e1aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e1ae:	2200      	movs	r2, #0
 800e1b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e1b2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800e1b4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800e1b8:	f7f2 fd86 	bl	8000cc8 <__aeabi_uldivmod>
 800e1bc:	4602      	mov	r2, r0
 800e1be:	460b      	mov	r3, r1
 800e1c0:	4613      	mov	r3, r2
 800e1c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e1c6:	e065      	b.n	800e294 <HAL_RCC_GetSysClockFreq+0x420>
 800e1c8:	40023800 	.word	0x40023800
 800e1cc:	00f42400 	.word	0x00f42400
 800e1d0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800e1d4:	4b3d      	ldr	r3, [pc, #244]	@ (800e2cc <HAL_RCC_GetSysClockFreq+0x458>)
 800e1d6:	685b      	ldr	r3, [r3, #4]
 800e1d8:	099b      	lsrs	r3, r3, #6
 800e1da:	2200      	movs	r2, #0
 800e1dc:	4618      	mov	r0, r3
 800e1de:	4611      	mov	r1, r2
 800e1e0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800e1e4:	653b      	str	r3, [r7, #80]	@ 0x50
 800e1e6:	2300      	movs	r3, #0
 800e1e8:	657b      	str	r3, [r7, #84]	@ 0x54
 800e1ea:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800e1ee:	4642      	mov	r2, r8
 800e1f0:	464b      	mov	r3, r9
 800e1f2:	f04f 0000 	mov.w	r0, #0
 800e1f6:	f04f 0100 	mov.w	r1, #0
 800e1fa:	0159      	lsls	r1, r3, #5
 800e1fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800e200:	0150      	lsls	r0, r2, #5
 800e202:	4602      	mov	r2, r0
 800e204:	460b      	mov	r3, r1
 800e206:	4641      	mov	r1, r8
 800e208:	1a51      	subs	r1, r2, r1
 800e20a:	60b9      	str	r1, [r7, #8]
 800e20c:	4649      	mov	r1, r9
 800e20e:	eb63 0301 	sbc.w	r3, r3, r1
 800e212:	60fb      	str	r3, [r7, #12]
 800e214:	f04f 0200 	mov.w	r2, #0
 800e218:	f04f 0300 	mov.w	r3, #0
 800e21c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800e220:	4659      	mov	r1, fp
 800e222:	018b      	lsls	r3, r1, #6
 800e224:	4651      	mov	r1, sl
 800e226:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800e22a:	4651      	mov	r1, sl
 800e22c:	018a      	lsls	r2, r1, #6
 800e22e:	4651      	mov	r1, sl
 800e230:	1a54      	subs	r4, r2, r1
 800e232:	4659      	mov	r1, fp
 800e234:	eb63 0501 	sbc.w	r5, r3, r1
 800e238:	f04f 0200 	mov.w	r2, #0
 800e23c:	f04f 0300 	mov.w	r3, #0
 800e240:	00eb      	lsls	r3, r5, #3
 800e242:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800e246:	00e2      	lsls	r2, r4, #3
 800e248:	4614      	mov	r4, r2
 800e24a:	461d      	mov	r5, r3
 800e24c:	4643      	mov	r3, r8
 800e24e:	18e3      	adds	r3, r4, r3
 800e250:	603b      	str	r3, [r7, #0]
 800e252:	464b      	mov	r3, r9
 800e254:	eb45 0303 	adc.w	r3, r5, r3
 800e258:	607b      	str	r3, [r7, #4]
 800e25a:	f04f 0200 	mov.w	r2, #0
 800e25e:	f04f 0300 	mov.w	r3, #0
 800e262:	e9d7 4500 	ldrd	r4, r5, [r7]
 800e266:	4629      	mov	r1, r5
 800e268:	028b      	lsls	r3, r1, #10
 800e26a:	4621      	mov	r1, r4
 800e26c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800e270:	4621      	mov	r1, r4
 800e272:	028a      	lsls	r2, r1, #10
 800e274:	4610      	mov	r0, r2
 800e276:	4619      	mov	r1, r3
 800e278:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e27c:	2200      	movs	r2, #0
 800e27e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e280:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800e282:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800e286:	f7f2 fd1f 	bl	8000cc8 <__aeabi_uldivmod>
 800e28a:	4602      	mov	r2, r0
 800e28c:	460b      	mov	r3, r1
 800e28e:	4613      	mov	r3, r2
 800e290:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800e294:	4b0d      	ldr	r3, [pc, #52]	@ (800e2cc <HAL_RCC_GetSysClockFreq+0x458>)
 800e296:	685b      	ldr	r3, [r3, #4]
 800e298:	0f1b      	lsrs	r3, r3, #28
 800e29a:	f003 0307 	and.w	r3, r3, #7
 800e29e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800e2a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e2a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e2aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800e2ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800e2b2:	e003      	b.n	800e2bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800e2b4:	4b06      	ldr	r3, [pc, #24]	@ (800e2d0 <HAL_RCC_GetSysClockFreq+0x45c>)
 800e2b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800e2ba:	bf00      	nop
    }
  }
  return sysclockfreq;
 800e2bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800e2c0:	4618      	mov	r0, r3
 800e2c2:	37b8      	adds	r7, #184	@ 0xb8
 800e2c4:	46bd      	mov	sp, r7
 800e2c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e2ca:	bf00      	nop
 800e2cc:	40023800 	.word	0x40023800
 800e2d0:	00f42400 	.word	0x00f42400

0800e2d4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800e2d4:	b580      	push	{r7, lr}
 800e2d6:	b086      	sub	sp, #24
 800e2d8:	af00      	add	r7, sp, #0
 800e2da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d101      	bne.n	800e2e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800e2e2:	2301      	movs	r3, #1
 800e2e4:	e28d      	b.n	800e802 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	f003 0301 	and.w	r3, r3, #1
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	f000 8083 	beq.w	800e3fa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800e2f4:	4b94      	ldr	r3, [pc, #592]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e2f6:	689b      	ldr	r3, [r3, #8]
 800e2f8:	f003 030c 	and.w	r3, r3, #12
 800e2fc:	2b04      	cmp	r3, #4
 800e2fe:	d019      	beq.n	800e334 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800e300:	4b91      	ldr	r3, [pc, #580]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e302:	689b      	ldr	r3, [r3, #8]
 800e304:	f003 030c 	and.w	r3, r3, #12
        || \
 800e308:	2b08      	cmp	r3, #8
 800e30a:	d106      	bne.n	800e31a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800e30c:	4b8e      	ldr	r3, [pc, #568]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e30e:	685b      	ldr	r3, [r3, #4]
 800e310:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e314:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e318:	d00c      	beq.n	800e334 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800e31a:	4b8b      	ldr	r3, [pc, #556]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e31c:	689b      	ldr	r3, [r3, #8]
 800e31e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800e322:	2b0c      	cmp	r3, #12
 800e324:	d112      	bne.n	800e34c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800e326:	4b88      	ldr	r3, [pc, #544]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e328:	685b      	ldr	r3, [r3, #4]
 800e32a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e32e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e332:	d10b      	bne.n	800e34c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e334:	4b84      	ldr	r3, [pc, #528]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d05b      	beq.n	800e3f8 <HAL_RCC_OscConfig+0x124>
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	685b      	ldr	r3, [r3, #4]
 800e344:	2b00      	cmp	r3, #0
 800e346:	d157      	bne.n	800e3f8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800e348:	2301      	movs	r3, #1
 800e34a:	e25a      	b.n	800e802 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	685b      	ldr	r3, [r3, #4]
 800e350:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e354:	d106      	bne.n	800e364 <HAL_RCC_OscConfig+0x90>
 800e356:	4b7c      	ldr	r3, [pc, #496]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	4a7b      	ldr	r2, [pc, #492]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e35c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e360:	6013      	str	r3, [r2, #0]
 800e362:	e01d      	b.n	800e3a0 <HAL_RCC_OscConfig+0xcc>
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	685b      	ldr	r3, [r3, #4]
 800e368:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e36c:	d10c      	bne.n	800e388 <HAL_RCC_OscConfig+0xb4>
 800e36e:	4b76      	ldr	r3, [pc, #472]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	4a75      	ldr	r2, [pc, #468]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e374:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e378:	6013      	str	r3, [r2, #0]
 800e37a:	4b73      	ldr	r3, [pc, #460]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	4a72      	ldr	r2, [pc, #456]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e380:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e384:	6013      	str	r3, [r2, #0]
 800e386:	e00b      	b.n	800e3a0 <HAL_RCC_OscConfig+0xcc>
 800e388:	4b6f      	ldr	r3, [pc, #444]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	4a6e      	ldr	r2, [pc, #440]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e38e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e392:	6013      	str	r3, [r2, #0]
 800e394:	4b6c      	ldr	r3, [pc, #432]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	4a6b      	ldr	r2, [pc, #428]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e39a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e39e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	685b      	ldr	r3, [r3, #4]
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d013      	beq.n	800e3d0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e3a8:	f7fc fe5a 	bl	800b060 <HAL_GetTick>
 800e3ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800e3ae:	e008      	b.n	800e3c2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e3b0:	f7fc fe56 	bl	800b060 <HAL_GetTick>
 800e3b4:	4602      	mov	r2, r0
 800e3b6:	693b      	ldr	r3, [r7, #16]
 800e3b8:	1ad3      	subs	r3, r2, r3
 800e3ba:	2b64      	cmp	r3, #100	@ 0x64
 800e3bc:	d901      	bls.n	800e3c2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800e3be:	2303      	movs	r3, #3
 800e3c0:	e21f      	b.n	800e802 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800e3c2:	4b61      	ldr	r3, [pc, #388]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d0f0      	beq.n	800e3b0 <HAL_RCC_OscConfig+0xdc>
 800e3ce:	e014      	b.n	800e3fa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e3d0:	f7fc fe46 	bl	800b060 <HAL_GetTick>
 800e3d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800e3d6:	e008      	b.n	800e3ea <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e3d8:	f7fc fe42 	bl	800b060 <HAL_GetTick>
 800e3dc:	4602      	mov	r2, r0
 800e3de:	693b      	ldr	r3, [r7, #16]
 800e3e0:	1ad3      	subs	r3, r2, r3
 800e3e2:	2b64      	cmp	r3, #100	@ 0x64
 800e3e4:	d901      	bls.n	800e3ea <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800e3e6:	2303      	movs	r3, #3
 800e3e8:	e20b      	b.n	800e802 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800e3ea:	4b57      	ldr	r3, [pc, #348]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d1f0      	bne.n	800e3d8 <HAL_RCC_OscConfig+0x104>
 800e3f6:	e000      	b.n	800e3fa <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e3f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	f003 0302 	and.w	r3, r3, #2
 800e402:	2b00      	cmp	r3, #0
 800e404:	d06f      	beq.n	800e4e6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800e406:	4b50      	ldr	r3, [pc, #320]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e408:	689b      	ldr	r3, [r3, #8]
 800e40a:	f003 030c 	and.w	r3, r3, #12
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d017      	beq.n	800e442 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800e412:	4b4d      	ldr	r3, [pc, #308]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e414:	689b      	ldr	r3, [r3, #8]
 800e416:	f003 030c 	and.w	r3, r3, #12
        || \
 800e41a:	2b08      	cmp	r3, #8
 800e41c:	d105      	bne.n	800e42a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800e41e:	4b4a      	ldr	r3, [pc, #296]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e420:	685b      	ldr	r3, [r3, #4]
 800e422:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e426:	2b00      	cmp	r3, #0
 800e428:	d00b      	beq.n	800e442 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800e42a:	4b47      	ldr	r3, [pc, #284]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e42c:	689b      	ldr	r3, [r3, #8]
 800e42e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800e432:	2b0c      	cmp	r3, #12
 800e434:	d11c      	bne.n	800e470 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800e436:	4b44      	ldr	r3, [pc, #272]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e438:	685b      	ldr	r3, [r3, #4]
 800e43a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d116      	bne.n	800e470 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800e442:	4b41      	ldr	r3, [pc, #260]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	f003 0302 	and.w	r3, r3, #2
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d005      	beq.n	800e45a <HAL_RCC_OscConfig+0x186>
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	68db      	ldr	r3, [r3, #12]
 800e452:	2b01      	cmp	r3, #1
 800e454:	d001      	beq.n	800e45a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800e456:	2301      	movs	r3, #1
 800e458:	e1d3      	b.n	800e802 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e45a:	4b3b      	ldr	r3, [pc, #236]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	691b      	ldr	r3, [r3, #16]
 800e466:	00db      	lsls	r3, r3, #3
 800e468:	4937      	ldr	r1, [pc, #220]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e46a:	4313      	orrs	r3, r2
 800e46c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800e46e:	e03a      	b.n	800e4e6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	68db      	ldr	r3, [r3, #12]
 800e474:	2b00      	cmp	r3, #0
 800e476:	d020      	beq.n	800e4ba <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800e478:	4b34      	ldr	r3, [pc, #208]	@ (800e54c <HAL_RCC_OscConfig+0x278>)
 800e47a:	2201      	movs	r2, #1
 800e47c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e47e:	f7fc fdef 	bl	800b060 <HAL_GetTick>
 800e482:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800e484:	e008      	b.n	800e498 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e486:	f7fc fdeb 	bl	800b060 <HAL_GetTick>
 800e48a:	4602      	mov	r2, r0
 800e48c:	693b      	ldr	r3, [r7, #16]
 800e48e:	1ad3      	subs	r3, r2, r3
 800e490:	2b02      	cmp	r3, #2
 800e492:	d901      	bls.n	800e498 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800e494:	2303      	movs	r3, #3
 800e496:	e1b4      	b.n	800e802 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800e498:	4b2b      	ldr	r3, [pc, #172]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	f003 0302 	and.w	r3, r3, #2
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d0f0      	beq.n	800e486 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e4a4:	4b28      	ldr	r3, [pc, #160]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	691b      	ldr	r3, [r3, #16]
 800e4b0:	00db      	lsls	r3, r3, #3
 800e4b2:	4925      	ldr	r1, [pc, #148]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e4b4:	4313      	orrs	r3, r2
 800e4b6:	600b      	str	r3, [r1, #0]
 800e4b8:	e015      	b.n	800e4e6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e4ba:	4b24      	ldr	r3, [pc, #144]	@ (800e54c <HAL_RCC_OscConfig+0x278>)
 800e4bc:	2200      	movs	r2, #0
 800e4be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e4c0:	f7fc fdce 	bl	800b060 <HAL_GetTick>
 800e4c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800e4c6:	e008      	b.n	800e4da <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e4c8:	f7fc fdca 	bl	800b060 <HAL_GetTick>
 800e4cc:	4602      	mov	r2, r0
 800e4ce:	693b      	ldr	r3, [r7, #16]
 800e4d0:	1ad3      	subs	r3, r2, r3
 800e4d2:	2b02      	cmp	r3, #2
 800e4d4:	d901      	bls.n	800e4da <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800e4d6:	2303      	movs	r3, #3
 800e4d8:	e193      	b.n	800e802 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800e4da:	4b1b      	ldr	r3, [pc, #108]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	f003 0302 	and.w	r3, r3, #2
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d1f0      	bne.n	800e4c8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	f003 0308 	and.w	r3, r3, #8
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d036      	beq.n	800e560 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	695b      	ldr	r3, [r3, #20]
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d016      	beq.n	800e528 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800e4fa:	4b15      	ldr	r3, [pc, #84]	@ (800e550 <HAL_RCC_OscConfig+0x27c>)
 800e4fc:	2201      	movs	r2, #1
 800e4fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e500:	f7fc fdae 	bl	800b060 <HAL_GetTick>
 800e504:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800e506:	e008      	b.n	800e51a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e508:	f7fc fdaa 	bl	800b060 <HAL_GetTick>
 800e50c:	4602      	mov	r2, r0
 800e50e:	693b      	ldr	r3, [r7, #16]
 800e510:	1ad3      	subs	r3, r2, r3
 800e512:	2b02      	cmp	r3, #2
 800e514:	d901      	bls.n	800e51a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800e516:	2303      	movs	r3, #3
 800e518:	e173      	b.n	800e802 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800e51a:	4b0b      	ldr	r3, [pc, #44]	@ (800e548 <HAL_RCC_OscConfig+0x274>)
 800e51c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e51e:	f003 0302 	and.w	r3, r3, #2
 800e522:	2b00      	cmp	r3, #0
 800e524:	d0f0      	beq.n	800e508 <HAL_RCC_OscConfig+0x234>
 800e526:	e01b      	b.n	800e560 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e528:	4b09      	ldr	r3, [pc, #36]	@ (800e550 <HAL_RCC_OscConfig+0x27c>)
 800e52a:	2200      	movs	r2, #0
 800e52c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e52e:	f7fc fd97 	bl	800b060 <HAL_GetTick>
 800e532:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800e534:	e00e      	b.n	800e554 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e536:	f7fc fd93 	bl	800b060 <HAL_GetTick>
 800e53a:	4602      	mov	r2, r0
 800e53c:	693b      	ldr	r3, [r7, #16]
 800e53e:	1ad3      	subs	r3, r2, r3
 800e540:	2b02      	cmp	r3, #2
 800e542:	d907      	bls.n	800e554 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800e544:	2303      	movs	r3, #3
 800e546:	e15c      	b.n	800e802 <HAL_RCC_OscConfig+0x52e>
 800e548:	40023800 	.word	0x40023800
 800e54c:	42470000 	.word	0x42470000
 800e550:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800e554:	4b8a      	ldr	r3, [pc, #552]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e556:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e558:	f003 0302 	and.w	r3, r3, #2
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d1ea      	bne.n	800e536 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	f003 0304 	and.w	r3, r3, #4
 800e568:	2b00      	cmp	r3, #0
 800e56a:	f000 8097 	beq.w	800e69c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e56e:	2300      	movs	r3, #0
 800e570:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800e572:	4b83      	ldr	r3, [pc, #524]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e576:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d10f      	bne.n	800e59e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e57e:	2300      	movs	r3, #0
 800e580:	60bb      	str	r3, [r7, #8]
 800e582:	4b7f      	ldr	r3, [pc, #508]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e586:	4a7e      	ldr	r2, [pc, #504]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e588:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e58c:	6413      	str	r3, [r2, #64]	@ 0x40
 800e58e:	4b7c      	ldr	r3, [pc, #496]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e592:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e596:	60bb      	str	r3, [r7, #8]
 800e598:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800e59a:	2301      	movs	r3, #1
 800e59c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800e59e:	4b79      	ldr	r3, [pc, #484]	@ (800e784 <HAL_RCC_OscConfig+0x4b0>)
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d118      	bne.n	800e5dc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800e5aa:	4b76      	ldr	r3, [pc, #472]	@ (800e784 <HAL_RCC_OscConfig+0x4b0>)
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	4a75      	ldr	r2, [pc, #468]	@ (800e784 <HAL_RCC_OscConfig+0x4b0>)
 800e5b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e5b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800e5b6:	f7fc fd53 	bl	800b060 <HAL_GetTick>
 800e5ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800e5bc:	e008      	b.n	800e5d0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e5be:	f7fc fd4f 	bl	800b060 <HAL_GetTick>
 800e5c2:	4602      	mov	r2, r0
 800e5c4:	693b      	ldr	r3, [r7, #16]
 800e5c6:	1ad3      	subs	r3, r2, r3
 800e5c8:	2b02      	cmp	r3, #2
 800e5ca:	d901      	bls.n	800e5d0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800e5cc:	2303      	movs	r3, #3
 800e5ce:	e118      	b.n	800e802 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800e5d0:	4b6c      	ldr	r3, [pc, #432]	@ (800e784 <HAL_RCC_OscConfig+0x4b0>)
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d0f0      	beq.n	800e5be <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	689b      	ldr	r3, [r3, #8]
 800e5e0:	2b01      	cmp	r3, #1
 800e5e2:	d106      	bne.n	800e5f2 <HAL_RCC_OscConfig+0x31e>
 800e5e4:	4b66      	ldr	r3, [pc, #408]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e5e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e5e8:	4a65      	ldr	r2, [pc, #404]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e5ea:	f043 0301 	orr.w	r3, r3, #1
 800e5ee:	6713      	str	r3, [r2, #112]	@ 0x70
 800e5f0:	e01c      	b.n	800e62c <HAL_RCC_OscConfig+0x358>
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	689b      	ldr	r3, [r3, #8]
 800e5f6:	2b05      	cmp	r3, #5
 800e5f8:	d10c      	bne.n	800e614 <HAL_RCC_OscConfig+0x340>
 800e5fa:	4b61      	ldr	r3, [pc, #388]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e5fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e5fe:	4a60      	ldr	r2, [pc, #384]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e600:	f043 0304 	orr.w	r3, r3, #4
 800e604:	6713      	str	r3, [r2, #112]	@ 0x70
 800e606:	4b5e      	ldr	r3, [pc, #376]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e60a:	4a5d      	ldr	r2, [pc, #372]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e60c:	f043 0301 	orr.w	r3, r3, #1
 800e610:	6713      	str	r3, [r2, #112]	@ 0x70
 800e612:	e00b      	b.n	800e62c <HAL_RCC_OscConfig+0x358>
 800e614:	4b5a      	ldr	r3, [pc, #360]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e618:	4a59      	ldr	r2, [pc, #356]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e61a:	f023 0301 	bic.w	r3, r3, #1
 800e61e:	6713      	str	r3, [r2, #112]	@ 0x70
 800e620:	4b57      	ldr	r3, [pc, #348]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e624:	4a56      	ldr	r2, [pc, #344]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e626:	f023 0304 	bic.w	r3, r3, #4
 800e62a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	689b      	ldr	r3, [r3, #8]
 800e630:	2b00      	cmp	r3, #0
 800e632:	d015      	beq.n	800e660 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e634:	f7fc fd14 	bl	800b060 <HAL_GetTick>
 800e638:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e63a:	e00a      	b.n	800e652 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e63c:	f7fc fd10 	bl	800b060 <HAL_GetTick>
 800e640:	4602      	mov	r2, r0
 800e642:	693b      	ldr	r3, [r7, #16]
 800e644:	1ad3      	subs	r3, r2, r3
 800e646:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e64a:	4293      	cmp	r3, r2
 800e64c:	d901      	bls.n	800e652 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800e64e:	2303      	movs	r3, #3
 800e650:	e0d7      	b.n	800e802 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e652:	4b4b      	ldr	r3, [pc, #300]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e656:	f003 0302 	and.w	r3, r3, #2
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d0ee      	beq.n	800e63c <HAL_RCC_OscConfig+0x368>
 800e65e:	e014      	b.n	800e68a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e660:	f7fc fcfe 	bl	800b060 <HAL_GetTick>
 800e664:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800e666:	e00a      	b.n	800e67e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e668:	f7fc fcfa 	bl	800b060 <HAL_GetTick>
 800e66c:	4602      	mov	r2, r0
 800e66e:	693b      	ldr	r3, [r7, #16]
 800e670:	1ad3      	subs	r3, r2, r3
 800e672:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e676:	4293      	cmp	r3, r2
 800e678:	d901      	bls.n	800e67e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800e67a:	2303      	movs	r3, #3
 800e67c:	e0c1      	b.n	800e802 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800e67e:	4b40      	ldr	r3, [pc, #256]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e682:	f003 0302 	and.w	r3, r3, #2
 800e686:	2b00      	cmp	r3, #0
 800e688:	d1ee      	bne.n	800e668 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800e68a:	7dfb      	ldrb	r3, [r7, #23]
 800e68c:	2b01      	cmp	r3, #1
 800e68e:	d105      	bne.n	800e69c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e690:	4b3b      	ldr	r3, [pc, #236]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e694:	4a3a      	ldr	r2, [pc, #232]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e696:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e69a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	699b      	ldr	r3, [r3, #24]
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	f000 80ad 	beq.w	800e800 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800e6a6:	4b36      	ldr	r3, [pc, #216]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e6a8:	689b      	ldr	r3, [r3, #8]
 800e6aa:	f003 030c 	and.w	r3, r3, #12
 800e6ae:	2b08      	cmp	r3, #8
 800e6b0:	d060      	beq.n	800e774 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	699b      	ldr	r3, [r3, #24]
 800e6b6:	2b02      	cmp	r3, #2
 800e6b8:	d145      	bne.n	800e746 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e6ba:	4b33      	ldr	r3, [pc, #204]	@ (800e788 <HAL_RCC_OscConfig+0x4b4>)
 800e6bc:	2200      	movs	r2, #0
 800e6be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e6c0:	f7fc fcce 	bl	800b060 <HAL_GetTick>
 800e6c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800e6c6:	e008      	b.n	800e6da <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e6c8:	f7fc fcca 	bl	800b060 <HAL_GetTick>
 800e6cc:	4602      	mov	r2, r0
 800e6ce:	693b      	ldr	r3, [r7, #16]
 800e6d0:	1ad3      	subs	r3, r2, r3
 800e6d2:	2b02      	cmp	r3, #2
 800e6d4:	d901      	bls.n	800e6da <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800e6d6:	2303      	movs	r3, #3
 800e6d8:	e093      	b.n	800e802 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800e6da:	4b29      	ldr	r3, [pc, #164]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d1f0      	bne.n	800e6c8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	69da      	ldr	r2, [r3, #28]
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	6a1b      	ldr	r3, [r3, #32]
 800e6ee:	431a      	orrs	r2, r3
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e6f4:	019b      	lsls	r3, r3, #6
 800e6f6:	431a      	orrs	r2, r3
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e6fc:	085b      	lsrs	r3, r3, #1
 800e6fe:	3b01      	subs	r3, #1
 800e700:	041b      	lsls	r3, r3, #16
 800e702:	431a      	orrs	r2, r3
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e708:	061b      	lsls	r3, r3, #24
 800e70a:	431a      	orrs	r2, r3
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e710:	071b      	lsls	r3, r3, #28
 800e712:	491b      	ldr	r1, [pc, #108]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e714:	4313      	orrs	r3, r2
 800e716:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800e718:	4b1b      	ldr	r3, [pc, #108]	@ (800e788 <HAL_RCC_OscConfig+0x4b4>)
 800e71a:	2201      	movs	r2, #1
 800e71c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e71e:	f7fc fc9f 	bl	800b060 <HAL_GetTick>
 800e722:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800e724:	e008      	b.n	800e738 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e726:	f7fc fc9b 	bl	800b060 <HAL_GetTick>
 800e72a:	4602      	mov	r2, r0
 800e72c:	693b      	ldr	r3, [r7, #16]
 800e72e:	1ad3      	subs	r3, r2, r3
 800e730:	2b02      	cmp	r3, #2
 800e732:	d901      	bls.n	800e738 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800e734:	2303      	movs	r3, #3
 800e736:	e064      	b.n	800e802 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800e738:	4b11      	ldr	r3, [pc, #68]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e740:	2b00      	cmp	r3, #0
 800e742:	d0f0      	beq.n	800e726 <HAL_RCC_OscConfig+0x452>
 800e744:	e05c      	b.n	800e800 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e746:	4b10      	ldr	r3, [pc, #64]	@ (800e788 <HAL_RCC_OscConfig+0x4b4>)
 800e748:	2200      	movs	r2, #0
 800e74a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e74c:	f7fc fc88 	bl	800b060 <HAL_GetTick>
 800e750:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800e752:	e008      	b.n	800e766 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e754:	f7fc fc84 	bl	800b060 <HAL_GetTick>
 800e758:	4602      	mov	r2, r0
 800e75a:	693b      	ldr	r3, [r7, #16]
 800e75c:	1ad3      	subs	r3, r2, r3
 800e75e:	2b02      	cmp	r3, #2
 800e760:	d901      	bls.n	800e766 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800e762:	2303      	movs	r3, #3
 800e764:	e04d      	b.n	800e802 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800e766:	4b06      	ldr	r3, [pc, #24]	@ (800e780 <HAL_RCC_OscConfig+0x4ac>)
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d1f0      	bne.n	800e754 <HAL_RCC_OscConfig+0x480>
 800e772:	e045      	b.n	800e800 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	699b      	ldr	r3, [r3, #24]
 800e778:	2b01      	cmp	r3, #1
 800e77a:	d107      	bne.n	800e78c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800e77c:	2301      	movs	r3, #1
 800e77e:	e040      	b.n	800e802 <HAL_RCC_OscConfig+0x52e>
 800e780:	40023800 	.word	0x40023800
 800e784:	40007000 	.word	0x40007000
 800e788:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800e78c:	4b1f      	ldr	r3, [pc, #124]	@ (800e80c <HAL_RCC_OscConfig+0x538>)
 800e78e:	685b      	ldr	r3, [r3, #4]
 800e790:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	699b      	ldr	r3, [r3, #24]
 800e796:	2b01      	cmp	r3, #1
 800e798:	d030      	beq.n	800e7fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e7a4:	429a      	cmp	r2, r3
 800e7a6:	d129      	bne.n	800e7fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e7b2:	429a      	cmp	r2, r3
 800e7b4:	d122      	bne.n	800e7fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800e7b6:	68fa      	ldr	r2, [r7, #12]
 800e7b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800e7bc:	4013      	ands	r3, r2
 800e7be:	687a      	ldr	r2, [r7, #4]
 800e7c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e7c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800e7c4:	4293      	cmp	r3, r2
 800e7c6:	d119      	bne.n	800e7fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7d2:	085b      	lsrs	r3, r3, #1
 800e7d4:	3b01      	subs	r3, #1
 800e7d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800e7d8:	429a      	cmp	r2, r3
 800e7da:	d10f      	bne.n	800e7fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800e7e8:	429a      	cmp	r2, r3
 800e7ea:	d107      	bne.n	800e7fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e7f6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e7f8:	429a      	cmp	r2, r3
 800e7fa:	d001      	beq.n	800e800 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800e7fc:	2301      	movs	r3, #1
 800e7fe:	e000      	b.n	800e802 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800e800:	2300      	movs	r3, #0
}
 800e802:	4618      	mov	r0, r3
 800e804:	3718      	adds	r7, #24
 800e806:	46bd      	mov	sp, r7
 800e808:	bd80      	pop	{r7, pc}
 800e80a:	bf00      	nop
 800e80c:	40023800 	.word	0x40023800

0800e810 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e810:	b580      	push	{r7, lr}
 800e812:	b082      	sub	sp, #8
 800e814:	af00      	add	r7, sp, #0
 800e816:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d101      	bne.n	800e822 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e81e:	2301      	movs	r3, #1
 800e820:	e07b      	b.n	800e91a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e826:	2b00      	cmp	r3, #0
 800e828:	d108      	bne.n	800e83c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	685b      	ldr	r3, [r3, #4]
 800e82e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e832:	d009      	beq.n	800e848 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	2200      	movs	r2, #0
 800e838:	61da      	str	r2, [r3, #28]
 800e83a:	e005      	b.n	800e848 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	2200      	movs	r2, #0
 800e840:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	2200      	movs	r2, #0
 800e846:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	2200      	movs	r2, #0
 800e84c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800e854:	b2db      	uxtb	r3, r3
 800e856:	2b00      	cmp	r3, #0
 800e858:	d106      	bne.n	800e868 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	2200      	movs	r2, #0
 800e85e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e862:	6878      	ldr	r0, [r7, #4]
 800e864:	f7fc f82c 	bl	800a8c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	2202      	movs	r2, #2
 800e86c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	681a      	ldr	r2, [r3, #0]
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	681b      	ldr	r3, [r3, #0]
 800e87a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e87e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	685b      	ldr	r3, [r3, #4]
 800e884:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	689b      	ldr	r3, [r3, #8]
 800e88c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800e890:	431a      	orrs	r2, r3
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	68db      	ldr	r3, [r3, #12]
 800e896:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e89a:	431a      	orrs	r2, r3
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	691b      	ldr	r3, [r3, #16]
 800e8a0:	f003 0302 	and.w	r3, r3, #2
 800e8a4:	431a      	orrs	r2, r3
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	695b      	ldr	r3, [r3, #20]
 800e8aa:	f003 0301 	and.w	r3, r3, #1
 800e8ae:	431a      	orrs	r2, r3
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	699b      	ldr	r3, [r3, #24]
 800e8b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e8b8:	431a      	orrs	r2, r3
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	69db      	ldr	r3, [r3, #28]
 800e8be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e8c2:	431a      	orrs	r2, r3
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	6a1b      	ldr	r3, [r3, #32]
 800e8c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e8cc:	ea42 0103 	orr.w	r1, r2, r3
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8d4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	430a      	orrs	r2, r1
 800e8de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	699b      	ldr	r3, [r3, #24]
 800e8e4:	0c1b      	lsrs	r3, r3, #16
 800e8e6:	f003 0104 	and.w	r1, r3, #4
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e8ee:	f003 0210 	and.w	r2, r3, #16
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	430a      	orrs	r2, r1
 800e8f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	69da      	ldr	r2, [r3, #28]
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e908:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	2200      	movs	r2, #0
 800e90e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	2201      	movs	r2, #1
 800e914:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800e918:	2300      	movs	r3, #0
}
 800e91a:	4618      	mov	r0, r3
 800e91c:	3708      	adds	r7, #8
 800e91e:	46bd      	mov	sp, r7
 800e920:	bd80      	pop	{r7, pc}

0800e922 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e922:	b580      	push	{r7, lr}
 800e924:	b088      	sub	sp, #32
 800e926:	af00      	add	r7, sp, #0
 800e928:	60f8      	str	r0, [r7, #12]
 800e92a:	60b9      	str	r1, [r7, #8]
 800e92c:	603b      	str	r3, [r7, #0]
 800e92e:	4613      	mov	r3, r2
 800e930:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e932:	f7fc fb95 	bl	800b060 <HAL_GetTick>
 800e936:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800e938:	88fb      	ldrh	r3, [r7, #6]
 800e93a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800e942:	b2db      	uxtb	r3, r3
 800e944:	2b01      	cmp	r3, #1
 800e946:	d001      	beq.n	800e94c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800e948:	2302      	movs	r3, #2
 800e94a:	e12a      	b.n	800eba2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800e94c:	68bb      	ldr	r3, [r7, #8]
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d002      	beq.n	800e958 <HAL_SPI_Transmit+0x36>
 800e952:	88fb      	ldrh	r3, [r7, #6]
 800e954:	2b00      	cmp	r3, #0
 800e956:	d101      	bne.n	800e95c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800e958:	2301      	movs	r3, #1
 800e95a:	e122      	b.n	800eba2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e962:	2b01      	cmp	r3, #1
 800e964:	d101      	bne.n	800e96a <HAL_SPI_Transmit+0x48>
 800e966:	2302      	movs	r3, #2
 800e968:	e11b      	b.n	800eba2 <HAL_SPI_Transmit+0x280>
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	2201      	movs	r2, #1
 800e96e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	2203      	movs	r2, #3
 800e976:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	2200      	movs	r2, #0
 800e97e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	68ba      	ldr	r2, [r7, #8]
 800e984:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	88fa      	ldrh	r2, [r7, #6]
 800e98a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	88fa      	ldrh	r2, [r7, #6]
 800e990:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	2200      	movs	r2, #0
 800e996:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	2200      	movs	r2, #0
 800e99c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	2200      	movs	r2, #0
 800e9a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	2200      	movs	r2, #0
 800e9a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	2200      	movs	r2, #0
 800e9ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	689b      	ldr	r3, [r3, #8]
 800e9b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e9b8:	d10f      	bne.n	800e9da <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	681a      	ldr	r2, [r3, #0]
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e9c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	681a      	ldr	r2, [r3, #0]
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e9d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e9da:	68fb      	ldr	r3, [r7, #12]
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9e4:	2b40      	cmp	r3, #64	@ 0x40
 800e9e6:	d007      	beq.n	800e9f8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	681a      	ldr	r2, [r3, #0]
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e9f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	68db      	ldr	r3, [r3, #12]
 800e9fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ea00:	d152      	bne.n	800eaa8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ea02:	68fb      	ldr	r3, [r7, #12]
 800ea04:	685b      	ldr	r3, [r3, #4]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d002      	beq.n	800ea10 <HAL_SPI_Transmit+0xee>
 800ea0a:	8b7b      	ldrh	r3, [r7, #26]
 800ea0c:	2b01      	cmp	r3, #1
 800ea0e:	d145      	bne.n	800ea9c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea14:	881a      	ldrh	r2, [r3, #0]
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ea1c:	68fb      	ldr	r3, [r7, #12]
 800ea1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea20:	1c9a      	adds	r2, r3, #2
 800ea22:	68fb      	ldr	r3, [r7, #12]
 800ea24:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800ea26:	68fb      	ldr	r3, [r7, #12]
 800ea28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ea2a:	b29b      	uxth	r3, r3
 800ea2c:	3b01      	subs	r3, #1
 800ea2e:	b29a      	uxth	r2, r3
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ea34:	e032      	b.n	800ea9c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	689b      	ldr	r3, [r3, #8]
 800ea3c:	f003 0302 	and.w	r3, r3, #2
 800ea40:	2b02      	cmp	r3, #2
 800ea42:	d112      	bne.n	800ea6a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea48:	881a      	ldrh	r2, [r3, #0]
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea54:	1c9a      	adds	r2, r3, #2
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ea5e:	b29b      	uxth	r3, r3
 800ea60:	3b01      	subs	r3, #1
 800ea62:	b29a      	uxth	r2, r3
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	86da      	strh	r2, [r3, #54]	@ 0x36
 800ea68:	e018      	b.n	800ea9c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ea6a:	f7fc faf9 	bl	800b060 <HAL_GetTick>
 800ea6e:	4602      	mov	r2, r0
 800ea70:	69fb      	ldr	r3, [r7, #28]
 800ea72:	1ad3      	subs	r3, r2, r3
 800ea74:	683a      	ldr	r2, [r7, #0]
 800ea76:	429a      	cmp	r2, r3
 800ea78:	d803      	bhi.n	800ea82 <HAL_SPI_Transmit+0x160>
 800ea7a:	683b      	ldr	r3, [r7, #0]
 800ea7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea80:	d102      	bne.n	800ea88 <HAL_SPI_Transmit+0x166>
 800ea82:	683b      	ldr	r3, [r7, #0]
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d109      	bne.n	800ea9c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	2201      	movs	r2, #1
 800ea8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	2200      	movs	r2, #0
 800ea94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800ea98:	2303      	movs	r3, #3
 800ea9a:	e082      	b.n	800eba2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800eaa0:	b29b      	uxth	r3, r3
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	d1c7      	bne.n	800ea36 <HAL_SPI_Transmit+0x114>
 800eaa6:	e053      	b.n	800eb50 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	685b      	ldr	r3, [r3, #4]
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d002      	beq.n	800eab6 <HAL_SPI_Transmit+0x194>
 800eab0:	8b7b      	ldrh	r3, [r7, #26]
 800eab2:	2b01      	cmp	r3, #1
 800eab4:	d147      	bne.n	800eb46 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	330c      	adds	r3, #12
 800eac0:	7812      	ldrb	r2, [r2, #0]
 800eac2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eac8:	1c5a      	adds	r2, r3, #1
 800eaca:	68fb      	ldr	r3, [r7, #12]
 800eacc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ead2:	b29b      	uxth	r3, r3
 800ead4:	3b01      	subs	r3, #1
 800ead6:	b29a      	uxth	r2, r3
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800eadc:	e033      	b.n	800eb46 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	689b      	ldr	r3, [r3, #8]
 800eae4:	f003 0302 	and.w	r3, r3, #2
 800eae8:	2b02      	cmp	r3, #2
 800eaea:	d113      	bne.n	800eb14 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	330c      	adds	r3, #12
 800eaf6:	7812      	ldrb	r2, [r2, #0]
 800eaf8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eafe:	1c5a      	adds	r2, r3, #1
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800eb08:	b29b      	uxth	r3, r3
 800eb0a:	3b01      	subs	r3, #1
 800eb0c:	b29a      	uxth	r2, r3
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	86da      	strh	r2, [r3, #54]	@ 0x36
 800eb12:	e018      	b.n	800eb46 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800eb14:	f7fc faa4 	bl	800b060 <HAL_GetTick>
 800eb18:	4602      	mov	r2, r0
 800eb1a:	69fb      	ldr	r3, [r7, #28]
 800eb1c:	1ad3      	subs	r3, r2, r3
 800eb1e:	683a      	ldr	r2, [r7, #0]
 800eb20:	429a      	cmp	r2, r3
 800eb22:	d803      	bhi.n	800eb2c <HAL_SPI_Transmit+0x20a>
 800eb24:	683b      	ldr	r3, [r7, #0]
 800eb26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb2a:	d102      	bne.n	800eb32 <HAL_SPI_Transmit+0x210>
 800eb2c:	683b      	ldr	r3, [r7, #0]
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d109      	bne.n	800eb46 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	2201      	movs	r2, #1
 800eb36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	2200      	movs	r2, #0
 800eb3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800eb42:	2303      	movs	r3, #3
 800eb44:	e02d      	b.n	800eba2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800eb4a:	b29b      	uxth	r3, r3
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d1c6      	bne.n	800eade <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800eb50:	69fa      	ldr	r2, [r7, #28]
 800eb52:	6839      	ldr	r1, [r7, #0]
 800eb54:	68f8      	ldr	r0, [r7, #12]
 800eb56:	f000 fb6b 	bl	800f230 <SPI_EndRxTxTransaction>
 800eb5a:	4603      	mov	r3, r0
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d002      	beq.n	800eb66 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	2220      	movs	r2, #32
 800eb64:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	689b      	ldr	r3, [r3, #8]
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d10a      	bne.n	800eb84 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800eb6e:	2300      	movs	r3, #0
 800eb70:	617b      	str	r3, [r7, #20]
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	68db      	ldr	r3, [r3, #12]
 800eb78:	617b      	str	r3, [r7, #20]
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	681b      	ldr	r3, [r3, #0]
 800eb7e:	689b      	ldr	r3, [r3, #8]
 800eb80:	617b      	str	r3, [r7, #20]
 800eb82:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	2201      	movs	r2, #1
 800eb88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	2200      	movs	r2, #0
 800eb90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	d001      	beq.n	800eba0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800eb9c:	2301      	movs	r3, #1
 800eb9e:	e000      	b.n	800eba2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800eba0:	2300      	movs	r3, #0
  }
}
 800eba2:	4618      	mov	r0, r3
 800eba4:	3720      	adds	r7, #32
 800eba6:	46bd      	mov	sp, r7
 800eba8:	bd80      	pop	{r7, pc}

0800ebaa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800ebaa:	b580      	push	{r7, lr}
 800ebac:	b08a      	sub	sp, #40	@ 0x28
 800ebae:	af00      	add	r7, sp, #0
 800ebb0:	60f8      	str	r0, [r7, #12]
 800ebb2:	60b9      	str	r1, [r7, #8]
 800ebb4:	607a      	str	r2, [r7, #4]
 800ebb6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ebb8:	2301      	movs	r3, #1
 800ebba:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ebbc:	f7fc fa50 	bl	800b060 <HAL_GetTick>
 800ebc0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ebc8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	685b      	ldr	r3, [r3, #4]
 800ebce:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800ebd0:	887b      	ldrh	r3, [r7, #2]
 800ebd2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ebd4:	7ffb      	ldrb	r3, [r7, #31]
 800ebd6:	2b01      	cmp	r3, #1
 800ebd8:	d00c      	beq.n	800ebf4 <HAL_SPI_TransmitReceive+0x4a>
 800ebda:	69bb      	ldr	r3, [r7, #24]
 800ebdc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ebe0:	d106      	bne.n	800ebf0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	689b      	ldr	r3, [r3, #8]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d102      	bne.n	800ebf0 <HAL_SPI_TransmitReceive+0x46>
 800ebea:	7ffb      	ldrb	r3, [r7, #31]
 800ebec:	2b04      	cmp	r3, #4
 800ebee:	d001      	beq.n	800ebf4 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800ebf0:	2302      	movs	r3, #2
 800ebf2:	e17f      	b.n	800eef4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ebf4:	68bb      	ldr	r3, [r7, #8]
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d005      	beq.n	800ec06 <HAL_SPI_TransmitReceive+0x5c>
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d002      	beq.n	800ec06 <HAL_SPI_TransmitReceive+0x5c>
 800ec00:	887b      	ldrh	r3, [r7, #2]
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d101      	bne.n	800ec0a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800ec06:	2301      	movs	r3, #1
 800ec08:	e174      	b.n	800eef4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800ec10:	2b01      	cmp	r3, #1
 800ec12:	d101      	bne.n	800ec18 <HAL_SPI_TransmitReceive+0x6e>
 800ec14:	2302      	movs	r3, #2
 800ec16:	e16d      	b.n	800eef4 <HAL_SPI_TransmitReceive+0x34a>
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	2201      	movs	r2, #1
 800ec1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ec26:	b2db      	uxtb	r3, r3
 800ec28:	2b04      	cmp	r3, #4
 800ec2a:	d003      	beq.n	800ec34 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	2205      	movs	r2, #5
 800ec30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	2200      	movs	r2, #0
 800ec38:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ec3a:	68fb      	ldr	r3, [r7, #12]
 800ec3c:	687a      	ldr	r2, [r7, #4]
 800ec3e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	887a      	ldrh	r2, [r7, #2]
 800ec44:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800ec46:	68fb      	ldr	r3, [r7, #12]
 800ec48:	887a      	ldrh	r2, [r7, #2]
 800ec4a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	68ba      	ldr	r2, [r7, #8]
 800ec50:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	887a      	ldrh	r2, [r7, #2]
 800ec56:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	887a      	ldrh	r2, [r7, #2]
 800ec5c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	2200      	movs	r2, #0
 800ec62:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800ec64:	68fb      	ldr	r3, [r7, #12]
 800ec66:	2200      	movs	r2, #0
 800ec68:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec74:	2b40      	cmp	r3, #64	@ 0x40
 800ec76:	d007      	beq.n	800ec88 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	681a      	ldr	r2, [r3, #0]
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ec86:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ec88:	68fb      	ldr	r3, [r7, #12]
 800ec8a:	68db      	ldr	r3, [r3, #12]
 800ec8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ec90:	d17e      	bne.n	800ed90 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	685b      	ldr	r3, [r3, #4]
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d002      	beq.n	800eca0 <HAL_SPI_TransmitReceive+0xf6>
 800ec9a:	8afb      	ldrh	r3, [r7, #22]
 800ec9c:	2b01      	cmp	r3, #1
 800ec9e:	d16c      	bne.n	800ed7a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eca4:	881a      	ldrh	r2, [r3, #0]
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ecb0:	1c9a      	adds	r2, r3, #2
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ecba:	b29b      	uxth	r3, r3
 800ecbc:	3b01      	subs	r3, #1
 800ecbe:	b29a      	uxth	r2, r3
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ecc4:	e059      	b.n	800ed7a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	689b      	ldr	r3, [r3, #8]
 800eccc:	f003 0302 	and.w	r3, r3, #2
 800ecd0:	2b02      	cmp	r3, #2
 800ecd2:	d11b      	bne.n	800ed0c <HAL_SPI_TransmitReceive+0x162>
 800ecd4:	68fb      	ldr	r3, [r7, #12]
 800ecd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ecd8:	b29b      	uxth	r3, r3
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d016      	beq.n	800ed0c <HAL_SPI_TransmitReceive+0x162>
 800ecde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ece0:	2b01      	cmp	r3, #1
 800ece2:	d113      	bne.n	800ed0c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ece8:	881a      	ldrh	r2, [r3, #0]
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ecf4:	1c9a      	adds	r2, r3, #2
 800ecf6:	68fb      	ldr	r3, [r7, #12]
 800ecf8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ecfe:	b29b      	uxth	r3, r3
 800ed00:	3b01      	subs	r3, #1
 800ed02:	b29a      	uxth	r2, r3
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ed08:	2300      	movs	r3, #0
 800ed0a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	689b      	ldr	r3, [r3, #8]
 800ed12:	f003 0301 	and.w	r3, r3, #1
 800ed16:	2b01      	cmp	r3, #1
 800ed18:	d119      	bne.n	800ed4e <HAL_SPI_TransmitReceive+0x1a4>
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ed1e:	b29b      	uxth	r3, r3
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d014      	beq.n	800ed4e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	68da      	ldr	r2, [r3, #12]
 800ed2a:	68fb      	ldr	r3, [r7, #12]
 800ed2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed2e:	b292      	uxth	r2, r2
 800ed30:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed36:	1c9a      	adds	r2, r3, #2
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ed40:	b29b      	uxth	r3, r3
 800ed42:	3b01      	subs	r3, #1
 800ed44:	b29a      	uxth	r2, r3
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ed4a:	2301      	movs	r3, #1
 800ed4c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ed4e:	f7fc f987 	bl	800b060 <HAL_GetTick>
 800ed52:	4602      	mov	r2, r0
 800ed54:	6a3b      	ldr	r3, [r7, #32]
 800ed56:	1ad3      	subs	r3, r2, r3
 800ed58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ed5a:	429a      	cmp	r2, r3
 800ed5c:	d80d      	bhi.n	800ed7a <HAL_SPI_TransmitReceive+0x1d0>
 800ed5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed64:	d009      	beq.n	800ed7a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	2201      	movs	r2, #1
 800ed6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	2200      	movs	r2, #0
 800ed72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800ed76:	2303      	movs	r3, #3
 800ed78:	e0bc      	b.n	800eef4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ed7e:	b29b      	uxth	r3, r3
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d1a0      	bne.n	800ecc6 <HAL_SPI_TransmitReceive+0x11c>
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ed88:	b29b      	uxth	r3, r3
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d19b      	bne.n	800ecc6 <HAL_SPI_TransmitReceive+0x11c>
 800ed8e:	e082      	b.n	800ee96 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	685b      	ldr	r3, [r3, #4]
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d002      	beq.n	800ed9e <HAL_SPI_TransmitReceive+0x1f4>
 800ed98:	8afb      	ldrh	r3, [r7, #22]
 800ed9a:	2b01      	cmp	r3, #1
 800ed9c:	d171      	bne.n	800ee82 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	330c      	adds	r3, #12
 800eda8:	7812      	ldrb	r2, [r2, #0]
 800edaa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800edb0:	1c5a      	adds	r2, r3, #1
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800edba:	b29b      	uxth	r3, r3
 800edbc:	3b01      	subs	r3, #1
 800edbe:	b29a      	uxth	r2, r3
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800edc4:	e05d      	b.n	800ee82 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	689b      	ldr	r3, [r3, #8]
 800edcc:	f003 0302 	and.w	r3, r3, #2
 800edd0:	2b02      	cmp	r3, #2
 800edd2:	d11c      	bne.n	800ee0e <HAL_SPI_TransmitReceive+0x264>
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800edd8:	b29b      	uxth	r3, r3
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d017      	beq.n	800ee0e <HAL_SPI_TransmitReceive+0x264>
 800edde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ede0:	2b01      	cmp	r3, #1
 800ede2:	d114      	bne.n	800ee0e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	330c      	adds	r3, #12
 800edee:	7812      	ldrb	r2, [r2, #0]
 800edf0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800edf6:	1c5a      	adds	r2, r3, #1
 800edf8:	68fb      	ldr	r3, [r7, #12]
 800edfa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ee00:	b29b      	uxth	r3, r3
 800ee02:	3b01      	subs	r3, #1
 800ee04:	b29a      	uxth	r2, r3
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ee0a:	2300      	movs	r3, #0
 800ee0c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	689b      	ldr	r3, [r3, #8]
 800ee14:	f003 0301 	and.w	r3, r3, #1
 800ee18:	2b01      	cmp	r3, #1
 800ee1a:	d119      	bne.n	800ee50 <HAL_SPI_TransmitReceive+0x2a6>
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ee20:	b29b      	uxth	r3, r3
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d014      	beq.n	800ee50 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ee26:	68fb      	ldr	r3, [r7, #12]
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	68da      	ldr	r2, [r3, #12]
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee30:	b2d2      	uxtb	r2, r2
 800ee32:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee38:	1c5a      	adds	r2, r3, #1
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ee42:	b29b      	uxth	r3, r3
 800ee44:	3b01      	subs	r3, #1
 800ee46:	b29a      	uxth	r2, r3
 800ee48:	68fb      	ldr	r3, [r7, #12]
 800ee4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ee4c:	2301      	movs	r3, #1
 800ee4e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ee50:	f7fc f906 	bl	800b060 <HAL_GetTick>
 800ee54:	4602      	mov	r2, r0
 800ee56:	6a3b      	ldr	r3, [r7, #32]
 800ee58:	1ad3      	subs	r3, r2, r3
 800ee5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ee5c:	429a      	cmp	r2, r3
 800ee5e:	d803      	bhi.n	800ee68 <HAL_SPI_TransmitReceive+0x2be>
 800ee60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee66:	d102      	bne.n	800ee6e <HAL_SPI_TransmitReceive+0x2c4>
 800ee68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d109      	bne.n	800ee82 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	2201      	movs	r2, #1
 800ee72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	2200      	movs	r2, #0
 800ee7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800ee7e:	2303      	movs	r3, #3
 800ee80:	e038      	b.n	800eef4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ee82:	68fb      	ldr	r3, [r7, #12]
 800ee84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ee86:	b29b      	uxth	r3, r3
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d19c      	bne.n	800edc6 <HAL_SPI_TransmitReceive+0x21c>
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ee90:	b29b      	uxth	r3, r3
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d197      	bne.n	800edc6 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ee96:	6a3a      	ldr	r2, [r7, #32]
 800ee98:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ee9a:	68f8      	ldr	r0, [r7, #12]
 800ee9c:	f000 f9c8 	bl	800f230 <SPI_EndRxTxTransaction>
 800eea0:	4603      	mov	r3, r0
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d008      	beq.n	800eeb8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	2220      	movs	r2, #32
 800eeaa:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	2200      	movs	r2, #0
 800eeb0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800eeb4:	2301      	movs	r3, #1
 800eeb6:	e01d      	b.n	800eef4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	689b      	ldr	r3, [r3, #8]
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d10a      	bne.n	800eed6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800eec0:	2300      	movs	r3, #0
 800eec2:	613b      	str	r3, [r7, #16]
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	68db      	ldr	r3, [r3, #12]
 800eeca:	613b      	str	r3, [r7, #16]
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	689b      	ldr	r3, [r3, #8]
 800eed2:	613b      	str	r3, [r7, #16]
 800eed4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800eed6:	68fb      	ldr	r3, [r7, #12]
 800eed8:	2201      	movs	r2, #1
 800eeda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	2200      	movs	r2, #0
 800eee2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800eee6:	68fb      	ldr	r3, [r7, #12]
 800eee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d001      	beq.n	800eef2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800eeee:	2301      	movs	r3, #1
 800eef0:	e000      	b.n	800eef4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800eef2:	2300      	movs	r3, #0
  }
}
 800eef4:	4618      	mov	r0, r3
 800eef6:	3728      	adds	r7, #40	@ 0x28
 800eef8:	46bd      	mov	sp, r7
 800eefa:	bd80      	pop	{r7, pc}

0800eefc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800eefc:	b580      	push	{r7, lr}
 800eefe:	b088      	sub	sp, #32
 800ef00:	af00      	add	r7, sp, #0
 800ef02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	685b      	ldr	r3, [r3, #4]
 800ef0a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	689b      	ldr	r3, [r3, #8]
 800ef12:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ef14:	69bb      	ldr	r3, [r7, #24]
 800ef16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d10e      	bne.n	800ef3c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ef1e:	69bb      	ldr	r3, [r7, #24]
 800ef20:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d009      	beq.n	800ef3c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ef28:	69fb      	ldr	r3, [r7, #28]
 800ef2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d004      	beq.n	800ef3c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef36:	6878      	ldr	r0, [r7, #4]
 800ef38:	4798      	blx	r3
    return;
 800ef3a:	e0ce      	b.n	800f0da <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800ef3c:	69bb      	ldr	r3, [r7, #24]
 800ef3e:	f003 0302 	and.w	r3, r3, #2
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d009      	beq.n	800ef5a <HAL_SPI_IRQHandler+0x5e>
 800ef46:	69fb      	ldr	r3, [r7, #28]
 800ef48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d004      	beq.n	800ef5a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ef54:	6878      	ldr	r0, [r7, #4]
 800ef56:	4798      	blx	r3
    return;
 800ef58:	e0bf      	b.n	800f0da <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800ef5a:	69bb      	ldr	r3, [r7, #24]
 800ef5c:	f003 0320 	and.w	r3, r3, #32
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d10a      	bne.n	800ef7a <HAL_SPI_IRQHandler+0x7e>
 800ef64:	69bb      	ldr	r3, [r7, #24]
 800ef66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d105      	bne.n	800ef7a <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800ef6e:	69bb      	ldr	r3, [r7, #24]
 800ef70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	f000 80b0 	beq.w	800f0da <HAL_SPI_IRQHandler+0x1de>
 800ef7a:	69fb      	ldr	r3, [r7, #28]
 800ef7c:	f003 0320 	and.w	r3, r3, #32
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	f000 80aa 	beq.w	800f0da <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800ef86:	69bb      	ldr	r3, [r7, #24]
 800ef88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d023      	beq.n	800efd8 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ef96:	b2db      	uxtb	r3, r3
 800ef98:	2b03      	cmp	r3, #3
 800ef9a:	d011      	beq.n	800efc0 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800efa0:	f043 0204 	orr.w	r2, r3, #4
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800efa8:	2300      	movs	r3, #0
 800efaa:	617b      	str	r3, [r7, #20]
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	68db      	ldr	r3, [r3, #12]
 800efb2:	617b      	str	r3, [r7, #20]
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	689b      	ldr	r3, [r3, #8]
 800efba:	617b      	str	r3, [r7, #20]
 800efbc:	697b      	ldr	r3, [r7, #20]
 800efbe:	e00b      	b.n	800efd8 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800efc0:	2300      	movs	r3, #0
 800efc2:	613b      	str	r3, [r7, #16]
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	68db      	ldr	r3, [r3, #12]
 800efca:	613b      	str	r3, [r7, #16]
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	689b      	ldr	r3, [r3, #8]
 800efd2:	613b      	str	r3, [r7, #16]
 800efd4:	693b      	ldr	r3, [r7, #16]
        return;
 800efd6:	e080      	b.n	800f0da <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800efd8:	69bb      	ldr	r3, [r7, #24]
 800efda:	f003 0320 	and.w	r3, r3, #32
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d014      	beq.n	800f00c <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800efe6:	f043 0201 	orr.w	r2, r3, #1
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800efee:	2300      	movs	r3, #0
 800eff0:	60fb      	str	r3, [r7, #12]
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	689b      	ldr	r3, [r3, #8]
 800eff8:	60fb      	str	r3, [r7, #12]
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	681a      	ldr	r2, [r3, #0]
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	681b      	ldr	r3, [r3, #0]
 800f004:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f008:	601a      	str	r2, [r3, #0]
 800f00a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800f00c:	69bb      	ldr	r3, [r7, #24]
 800f00e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f012:	2b00      	cmp	r3, #0
 800f014:	d00c      	beq.n	800f030 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f01a:	f043 0208 	orr.w	r2, r3, #8
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800f022:	2300      	movs	r3, #0
 800f024:	60bb      	str	r3, [r7, #8]
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	689b      	ldr	r3, [r3, #8]
 800f02c:	60bb      	str	r3, [r7, #8]
 800f02e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f034:	2b00      	cmp	r3, #0
 800f036:	d04f      	beq.n	800f0d8 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	685a      	ldr	r2, [r3, #4]
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f046:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	2201      	movs	r2, #1
 800f04c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800f050:	69fb      	ldr	r3, [r7, #28]
 800f052:	f003 0302 	and.w	r3, r3, #2
 800f056:	2b00      	cmp	r3, #0
 800f058:	d104      	bne.n	800f064 <HAL_SPI_IRQHandler+0x168>
 800f05a:	69fb      	ldr	r3, [r7, #28]
 800f05c:	f003 0301 	and.w	r3, r3, #1
 800f060:	2b00      	cmp	r3, #0
 800f062:	d034      	beq.n	800f0ce <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	681b      	ldr	r3, [r3, #0]
 800f068:	685a      	ldr	r2, [r3, #4]
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	f022 0203 	bic.w	r2, r2, #3
 800f072:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d011      	beq.n	800f0a0 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f080:	4a17      	ldr	r2, [pc, #92]	@ (800f0e0 <HAL_SPI_IRQHandler+0x1e4>)
 800f082:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f088:	4618      	mov	r0, r3
 800f08a:	f7fe f94f 	bl	800d32c <HAL_DMA_Abort_IT>
 800f08e:	4603      	mov	r3, r0
 800f090:	2b00      	cmp	r3, #0
 800f092:	d005      	beq.n	800f0a0 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f098:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d016      	beq.n	800f0d6 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f0ac:	4a0c      	ldr	r2, [pc, #48]	@ (800f0e0 <HAL_SPI_IRQHandler+0x1e4>)
 800f0ae:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f0b4:	4618      	mov	r0, r3
 800f0b6:	f7fe f939 	bl	800d32c <HAL_DMA_Abort_IT>
 800f0ba:	4603      	mov	r3, r0
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d00a      	beq.n	800f0d6 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f0c4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800f0cc:	e003      	b.n	800f0d6 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800f0ce:	6878      	ldr	r0, [r7, #4]
 800f0d0:	f000 f808 	bl	800f0e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800f0d4:	e000      	b.n	800f0d8 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800f0d6:	bf00      	nop
    return;
 800f0d8:	bf00      	nop
  }
}
 800f0da:	3720      	adds	r7, #32
 800f0dc:	46bd      	mov	sp, r7
 800f0de:	bd80      	pop	{r7, pc}
 800f0e0:	0800f0f9 	.word	0x0800f0f9

0800f0e4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800f0e4:	b480      	push	{r7}
 800f0e6:	b083      	sub	sp, #12
 800f0e8:	af00      	add	r7, sp, #0
 800f0ea:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800f0ec:	bf00      	nop
 800f0ee:	370c      	adds	r7, #12
 800f0f0:	46bd      	mov	sp, r7
 800f0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0f6:	4770      	bx	lr

0800f0f8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f0f8:	b580      	push	{r7, lr}
 800f0fa:	b084      	sub	sp, #16
 800f0fc:	af00      	add	r7, sp, #0
 800f0fe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f104:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	2200      	movs	r2, #0
 800f10a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	2200      	movs	r2, #0
 800f110:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800f112:	68f8      	ldr	r0, [r7, #12]
 800f114:	f7ff ffe6 	bl	800f0e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800f118:	bf00      	nop
 800f11a:	3710      	adds	r7, #16
 800f11c:	46bd      	mov	sp, r7
 800f11e:	bd80      	pop	{r7, pc}

0800f120 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f120:	b580      	push	{r7, lr}
 800f122:	b088      	sub	sp, #32
 800f124:	af00      	add	r7, sp, #0
 800f126:	60f8      	str	r0, [r7, #12]
 800f128:	60b9      	str	r1, [r7, #8]
 800f12a:	603b      	str	r3, [r7, #0]
 800f12c:	4613      	mov	r3, r2
 800f12e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800f130:	f7fb ff96 	bl	800b060 <HAL_GetTick>
 800f134:	4602      	mov	r2, r0
 800f136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f138:	1a9b      	subs	r3, r3, r2
 800f13a:	683a      	ldr	r2, [r7, #0]
 800f13c:	4413      	add	r3, r2
 800f13e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800f140:	f7fb ff8e 	bl	800b060 <HAL_GetTick>
 800f144:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800f146:	4b39      	ldr	r3, [pc, #228]	@ (800f22c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800f148:	681b      	ldr	r3, [r3, #0]
 800f14a:	015b      	lsls	r3, r3, #5
 800f14c:	0d1b      	lsrs	r3, r3, #20
 800f14e:	69fa      	ldr	r2, [r7, #28]
 800f150:	fb02 f303 	mul.w	r3, r2, r3
 800f154:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f156:	e054      	b.n	800f202 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f158:	683b      	ldr	r3, [r7, #0]
 800f15a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f15e:	d050      	beq.n	800f202 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f160:	f7fb ff7e 	bl	800b060 <HAL_GetTick>
 800f164:	4602      	mov	r2, r0
 800f166:	69bb      	ldr	r3, [r7, #24]
 800f168:	1ad3      	subs	r3, r2, r3
 800f16a:	69fa      	ldr	r2, [r7, #28]
 800f16c:	429a      	cmp	r2, r3
 800f16e:	d902      	bls.n	800f176 <SPI_WaitFlagStateUntilTimeout+0x56>
 800f170:	69fb      	ldr	r3, [r7, #28]
 800f172:	2b00      	cmp	r3, #0
 800f174:	d13d      	bne.n	800f1f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	685a      	ldr	r2, [r3, #4]
 800f17c:	68fb      	ldr	r3, [r7, #12]
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f184:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	685b      	ldr	r3, [r3, #4]
 800f18a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f18e:	d111      	bne.n	800f1b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	689b      	ldr	r3, [r3, #8]
 800f194:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f198:	d004      	beq.n	800f1a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	689b      	ldr	r3, [r3, #8]
 800f19e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f1a2:	d107      	bne.n	800f1b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	681a      	ldr	r2, [r3, #0]
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	681b      	ldr	r3, [r3, #0]
 800f1ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f1b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f1bc:	d10f      	bne.n	800f1de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	681a      	ldr	r2, [r3, #0]
 800f1c4:	68fb      	ldr	r3, [r7, #12]
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f1cc:	601a      	str	r2, [r3, #0]
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	681a      	ldr	r2, [r3, #0]
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f1dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	2201      	movs	r2, #1
 800f1e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	2200      	movs	r2, #0
 800f1ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800f1ee:	2303      	movs	r3, #3
 800f1f0:	e017      	b.n	800f222 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f1f2:	697b      	ldr	r3, [r7, #20]
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d101      	bne.n	800f1fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800f1fc:	697b      	ldr	r3, [r7, #20]
 800f1fe:	3b01      	subs	r3, #1
 800f200:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	689a      	ldr	r2, [r3, #8]
 800f208:	68bb      	ldr	r3, [r7, #8]
 800f20a:	4013      	ands	r3, r2
 800f20c:	68ba      	ldr	r2, [r7, #8]
 800f20e:	429a      	cmp	r2, r3
 800f210:	bf0c      	ite	eq
 800f212:	2301      	moveq	r3, #1
 800f214:	2300      	movne	r3, #0
 800f216:	b2db      	uxtb	r3, r3
 800f218:	461a      	mov	r2, r3
 800f21a:	79fb      	ldrb	r3, [r7, #7]
 800f21c:	429a      	cmp	r2, r3
 800f21e:	d19b      	bne.n	800f158 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800f220:	2300      	movs	r3, #0
}
 800f222:	4618      	mov	r0, r3
 800f224:	3720      	adds	r7, #32
 800f226:	46bd      	mov	sp, r7
 800f228:	bd80      	pop	{r7, pc}
 800f22a:	bf00      	nop
 800f22c:	200002b4 	.word	0x200002b4

0800f230 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800f230:	b580      	push	{r7, lr}
 800f232:	b088      	sub	sp, #32
 800f234:	af02      	add	r7, sp, #8
 800f236:	60f8      	str	r0, [r7, #12]
 800f238:	60b9      	str	r1, [r7, #8]
 800f23a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	9300      	str	r3, [sp, #0]
 800f240:	68bb      	ldr	r3, [r7, #8]
 800f242:	2201      	movs	r2, #1
 800f244:	2102      	movs	r1, #2
 800f246:	68f8      	ldr	r0, [r7, #12]
 800f248:	f7ff ff6a 	bl	800f120 <SPI_WaitFlagStateUntilTimeout>
 800f24c:	4603      	mov	r3, r0
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d007      	beq.n	800f262 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f252:	68fb      	ldr	r3, [r7, #12]
 800f254:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f256:	f043 0220 	orr.w	r2, r3, #32
 800f25a:	68fb      	ldr	r3, [r7, #12]
 800f25c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800f25e:	2303      	movs	r3, #3
 800f260:	e032      	b.n	800f2c8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800f262:	4b1b      	ldr	r3, [pc, #108]	@ (800f2d0 <SPI_EndRxTxTransaction+0xa0>)
 800f264:	681b      	ldr	r3, [r3, #0]
 800f266:	4a1b      	ldr	r2, [pc, #108]	@ (800f2d4 <SPI_EndRxTxTransaction+0xa4>)
 800f268:	fba2 2303 	umull	r2, r3, r2, r3
 800f26c:	0d5b      	lsrs	r3, r3, #21
 800f26e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800f272:	fb02 f303 	mul.w	r3, r2, r3
 800f276:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	685b      	ldr	r3, [r3, #4]
 800f27c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f280:	d112      	bne.n	800f2a8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	9300      	str	r3, [sp, #0]
 800f286:	68bb      	ldr	r3, [r7, #8]
 800f288:	2200      	movs	r2, #0
 800f28a:	2180      	movs	r1, #128	@ 0x80
 800f28c:	68f8      	ldr	r0, [r7, #12]
 800f28e:	f7ff ff47 	bl	800f120 <SPI_WaitFlagStateUntilTimeout>
 800f292:	4603      	mov	r3, r0
 800f294:	2b00      	cmp	r3, #0
 800f296:	d016      	beq.n	800f2c6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f29c:	f043 0220 	orr.w	r2, r3, #32
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800f2a4:	2303      	movs	r3, #3
 800f2a6:	e00f      	b.n	800f2c8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800f2a8:	697b      	ldr	r3, [r7, #20]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d00a      	beq.n	800f2c4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800f2ae:	697b      	ldr	r3, [r7, #20]
 800f2b0:	3b01      	subs	r3, #1
 800f2b2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800f2b4:	68fb      	ldr	r3, [r7, #12]
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	689b      	ldr	r3, [r3, #8]
 800f2ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f2be:	2b80      	cmp	r3, #128	@ 0x80
 800f2c0:	d0f2      	beq.n	800f2a8 <SPI_EndRxTxTransaction+0x78>
 800f2c2:	e000      	b.n	800f2c6 <SPI_EndRxTxTransaction+0x96>
        break;
 800f2c4:	bf00      	nop
  }

  return HAL_OK;
 800f2c6:	2300      	movs	r3, #0
}
 800f2c8:	4618      	mov	r0, r3
 800f2ca:	3718      	adds	r7, #24
 800f2cc:	46bd      	mov	sp, r7
 800f2ce:	bd80      	pop	{r7, pc}
 800f2d0:	200002b4 	.word	0x200002b4
 800f2d4:	165e9f81 	.word	0x165e9f81

0800f2d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f2d8:	b580      	push	{r7, lr}
 800f2da:	b082      	sub	sp, #8
 800f2dc:	af00      	add	r7, sp, #0
 800f2de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d101      	bne.n	800f2ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f2e6:	2301      	movs	r3, #1
 800f2e8:	e041      	b.n	800f36e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f2f0:	b2db      	uxtb	r3, r3
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d106      	bne.n	800f304 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	2200      	movs	r2, #0
 800f2fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f2fe:	6878      	ldr	r0, [r7, #4]
 800f300:	f7fb fb2e 	bl	800a960 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	2202      	movs	r2, #2
 800f308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	681a      	ldr	r2, [r3, #0]
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	3304      	adds	r3, #4
 800f314:	4619      	mov	r1, r3
 800f316:	4610      	mov	r0, r2
 800f318:	f000 fcf8 	bl	800fd0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	2201      	movs	r2, #1
 800f320:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	2201      	movs	r2, #1
 800f328:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	2201      	movs	r2, #1
 800f330:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	2201      	movs	r2, #1
 800f338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	2201      	movs	r2, #1
 800f340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	2201      	movs	r2, #1
 800f348:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	2201      	movs	r2, #1
 800f350:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	2201      	movs	r2, #1
 800f358:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	2201      	movs	r2, #1
 800f360:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	2201      	movs	r2, #1
 800f368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f36c:	2300      	movs	r3, #0
}
 800f36e:	4618      	mov	r0, r3
 800f370:	3708      	adds	r7, #8
 800f372:	46bd      	mov	sp, r7
 800f374:	bd80      	pop	{r7, pc}
	...

0800f378 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800f378:	b480      	push	{r7}
 800f37a:	b085      	sub	sp, #20
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f386:	b2db      	uxtb	r3, r3
 800f388:	2b01      	cmp	r3, #1
 800f38a:	d001      	beq.n	800f390 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800f38c:	2301      	movs	r3, #1
 800f38e:	e046      	b.n	800f41e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	2202      	movs	r2, #2
 800f394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	4a23      	ldr	r2, [pc, #140]	@ (800f42c <HAL_TIM_Base_Start+0xb4>)
 800f39e:	4293      	cmp	r3, r2
 800f3a0:	d022      	beq.n	800f3e8 <HAL_TIM_Base_Start+0x70>
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f3aa:	d01d      	beq.n	800f3e8 <HAL_TIM_Base_Start+0x70>
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	4a1f      	ldr	r2, [pc, #124]	@ (800f430 <HAL_TIM_Base_Start+0xb8>)
 800f3b2:	4293      	cmp	r3, r2
 800f3b4:	d018      	beq.n	800f3e8 <HAL_TIM_Base_Start+0x70>
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	681b      	ldr	r3, [r3, #0]
 800f3ba:	4a1e      	ldr	r2, [pc, #120]	@ (800f434 <HAL_TIM_Base_Start+0xbc>)
 800f3bc:	4293      	cmp	r3, r2
 800f3be:	d013      	beq.n	800f3e8 <HAL_TIM_Base_Start+0x70>
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	681b      	ldr	r3, [r3, #0]
 800f3c4:	4a1c      	ldr	r2, [pc, #112]	@ (800f438 <HAL_TIM_Base_Start+0xc0>)
 800f3c6:	4293      	cmp	r3, r2
 800f3c8:	d00e      	beq.n	800f3e8 <HAL_TIM_Base_Start+0x70>
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	4a1b      	ldr	r2, [pc, #108]	@ (800f43c <HAL_TIM_Base_Start+0xc4>)
 800f3d0:	4293      	cmp	r3, r2
 800f3d2:	d009      	beq.n	800f3e8 <HAL_TIM_Base_Start+0x70>
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	4a19      	ldr	r2, [pc, #100]	@ (800f440 <HAL_TIM_Base_Start+0xc8>)
 800f3da:	4293      	cmp	r3, r2
 800f3dc:	d004      	beq.n	800f3e8 <HAL_TIM_Base_Start+0x70>
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	4a18      	ldr	r2, [pc, #96]	@ (800f444 <HAL_TIM_Base_Start+0xcc>)
 800f3e4:	4293      	cmp	r3, r2
 800f3e6:	d111      	bne.n	800f40c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	689b      	ldr	r3, [r3, #8]
 800f3ee:	f003 0307 	and.w	r3, r3, #7
 800f3f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	2b06      	cmp	r3, #6
 800f3f8:	d010      	beq.n	800f41c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	681a      	ldr	r2, [r3, #0]
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	f042 0201 	orr.w	r2, r2, #1
 800f408:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f40a:	e007      	b.n	800f41c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	681a      	ldr	r2, [r3, #0]
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	681b      	ldr	r3, [r3, #0]
 800f416:	f042 0201 	orr.w	r2, r2, #1
 800f41a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800f41c:	2300      	movs	r3, #0
}
 800f41e:	4618      	mov	r0, r3
 800f420:	3714      	adds	r7, #20
 800f422:	46bd      	mov	sp, r7
 800f424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f428:	4770      	bx	lr
 800f42a:	bf00      	nop
 800f42c:	40010000 	.word	0x40010000
 800f430:	40000400 	.word	0x40000400
 800f434:	40000800 	.word	0x40000800
 800f438:	40000c00 	.word	0x40000c00
 800f43c:	40010400 	.word	0x40010400
 800f440:	40014000 	.word	0x40014000
 800f444:	40001800 	.word	0x40001800

0800f448 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f448:	b480      	push	{r7}
 800f44a:	b085      	sub	sp, #20
 800f44c:	af00      	add	r7, sp, #0
 800f44e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f456:	b2db      	uxtb	r3, r3
 800f458:	2b01      	cmp	r3, #1
 800f45a:	d001      	beq.n	800f460 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f45c:	2301      	movs	r3, #1
 800f45e:	e04e      	b.n	800f4fe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	2202      	movs	r2, #2
 800f464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	68da      	ldr	r2, [r3, #12]
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	f042 0201 	orr.w	r2, r2, #1
 800f476:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	4a23      	ldr	r2, [pc, #140]	@ (800f50c <HAL_TIM_Base_Start_IT+0xc4>)
 800f47e:	4293      	cmp	r3, r2
 800f480:	d022      	beq.n	800f4c8 <HAL_TIM_Base_Start_IT+0x80>
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f48a:	d01d      	beq.n	800f4c8 <HAL_TIM_Base_Start_IT+0x80>
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	4a1f      	ldr	r2, [pc, #124]	@ (800f510 <HAL_TIM_Base_Start_IT+0xc8>)
 800f492:	4293      	cmp	r3, r2
 800f494:	d018      	beq.n	800f4c8 <HAL_TIM_Base_Start_IT+0x80>
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	681b      	ldr	r3, [r3, #0]
 800f49a:	4a1e      	ldr	r2, [pc, #120]	@ (800f514 <HAL_TIM_Base_Start_IT+0xcc>)
 800f49c:	4293      	cmp	r3, r2
 800f49e:	d013      	beq.n	800f4c8 <HAL_TIM_Base_Start_IT+0x80>
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	4a1c      	ldr	r2, [pc, #112]	@ (800f518 <HAL_TIM_Base_Start_IT+0xd0>)
 800f4a6:	4293      	cmp	r3, r2
 800f4a8:	d00e      	beq.n	800f4c8 <HAL_TIM_Base_Start_IT+0x80>
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	4a1b      	ldr	r2, [pc, #108]	@ (800f51c <HAL_TIM_Base_Start_IT+0xd4>)
 800f4b0:	4293      	cmp	r3, r2
 800f4b2:	d009      	beq.n	800f4c8 <HAL_TIM_Base_Start_IT+0x80>
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	681b      	ldr	r3, [r3, #0]
 800f4b8:	4a19      	ldr	r2, [pc, #100]	@ (800f520 <HAL_TIM_Base_Start_IT+0xd8>)
 800f4ba:	4293      	cmp	r3, r2
 800f4bc:	d004      	beq.n	800f4c8 <HAL_TIM_Base_Start_IT+0x80>
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	4a18      	ldr	r2, [pc, #96]	@ (800f524 <HAL_TIM_Base_Start_IT+0xdc>)
 800f4c4:	4293      	cmp	r3, r2
 800f4c6:	d111      	bne.n	800f4ec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	689b      	ldr	r3, [r3, #8]
 800f4ce:	f003 0307 	and.w	r3, r3, #7
 800f4d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	2b06      	cmp	r3, #6
 800f4d8:	d010      	beq.n	800f4fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	681b      	ldr	r3, [r3, #0]
 800f4de:	681a      	ldr	r2, [r3, #0]
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	681b      	ldr	r3, [r3, #0]
 800f4e4:	f042 0201 	orr.w	r2, r2, #1
 800f4e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f4ea:	e007      	b.n	800f4fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	681a      	ldr	r2, [r3, #0]
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	f042 0201 	orr.w	r2, r2, #1
 800f4fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800f4fc:	2300      	movs	r3, #0
}
 800f4fe:	4618      	mov	r0, r3
 800f500:	3714      	adds	r7, #20
 800f502:	46bd      	mov	sp, r7
 800f504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f508:	4770      	bx	lr
 800f50a:	bf00      	nop
 800f50c:	40010000 	.word	0x40010000
 800f510:	40000400 	.word	0x40000400
 800f514:	40000800 	.word	0x40000800
 800f518:	40000c00 	.word	0x40000c00
 800f51c:	40010400 	.word	0x40010400
 800f520:	40014000 	.word	0x40014000
 800f524:	40001800 	.word	0x40001800

0800f528 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800f528:	b480      	push	{r7}
 800f52a:	b083      	sub	sp, #12
 800f52c:	af00      	add	r7, sp, #0
 800f52e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	681b      	ldr	r3, [r3, #0]
 800f534:	68da      	ldr	r2, [r3, #12]
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	f022 0201 	bic.w	r2, r2, #1
 800f53e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	6a1a      	ldr	r2, [r3, #32]
 800f546:	f241 1311 	movw	r3, #4369	@ 0x1111
 800f54a:	4013      	ands	r3, r2
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d10f      	bne.n	800f570 <HAL_TIM_Base_Stop_IT+0x48>
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	6a1a      	ldr	r2, [r3, #32]
 800f556:	f240 4344 	movw	r3, #1092	@ 0x444
 800f55a:	4013      	ands	r3, r2
 800f55c:	2b00      	cmp	r3, #0
 800f55e:	d107      	bne.n	800f570 <HAL_TIM_Base_Stop_IT+0x48>
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	681a      	ldr	r2, [r3, #0]
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	f022 0201 	bic.w	r2, r2, #1
 800f56e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	2201      	movs	r2, #1
 800f574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800f578:	2300      	movs	r3, #0
}
 800f57a:	4618      	mov	r0, r3
 800f57c:	370c      	adds	r7, #12
 800f57e:	46bd      	mov	sp, r7
 800f580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f584:	4770      	bx	lr

0800f586 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800f586:	b580      	push	{r7, lr}
 800f588:	b082      	sub	sp, #8
 800f58a:	af00      	add	r7, sp, #0
 800f58c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	2b00      	cmp	r3, #0
 800f592:	d101      	bne.n	800f598 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800f594:	2301      	movs	r3, #1
 800f596:	e041      	b.n	800f61c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f59e:	b2db      	uxtb	r3, r3
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d106      	bne.n	800f5b2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	2200      	movs	r2, #0
 800f5a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800f5ac:	6878      	ldr	r0, [r7, #4]
 800f5ae:	f000 f839 	bl	800f624 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	2202      	movs	r2, #2
 800f5b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	681a      	ldr	r2, [r3, #0]
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	3304      	adds	r3, #4
 800f5c2:	4619      	mov	r1, r3
 800f5c4:	4610      	mov	r0, r2
 800f5c6:	f000 fba1 	bl	800fd0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	2201      	movs	r2, #1
 800f5ce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	2201      	movs	r2, #1
 800f5d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	2201      	movs	r2, #1
 800f5de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	2201      	movs	r2, #1
 800f5e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	2201      	movs	r2, #1
 800f5ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	2201      	movs	r2, #1
 800f5f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	2201      	movs	r2, #1
 800f5fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	2201      	movs	r2, #1
 800f606:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	2201      	movs	r2, #1
 800f60e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	2201      	movs	r2, #1
 800f616:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f61a:	2300      	movs	r3, #0
}
 800f61c:	4618      	mov	r0, r3
 800f61e:	3708      	adds	r7, #8
 800f620:	46bd      	mov	sp, r7
 800f622:	bd80      	pop	{r7, pc}

0800f624 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800f624:	b480      	push	{r7}
 800f626:	b083      	sub	sp, #12
 800f628:	af00      	add	r7, sp, #0
 800f62a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800f62c:	bf00      	nop
 800f62e:	370c      	adds	r7, #12
 800f630:	46bd      	mov	sp, r7
 800f632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f636:	4770      	bx	lr

0800f638 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f638:	b580      	push	{r7, lr}
 800f63a:	b084      	sub	sp, #16
 800f63c:	af00      	add	r7, sp, #0
 800f63e:	6078      	str	r0, [r7, #4]
 800f640:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800f642:	683b      	ldr	r3, [r7, #0]
 800f644:	2b00      	cmp	r3, #0
 800f646:	d109      	bne.n	800f65c <HAL_TIM_PWM_Start+0x24>
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800f64e:	b2db      	uxtb	r3, r3
 800f650:	2b01      	cmp	r3, #1
 800f652:	bf14      	ite	ne
 800f654:	2301      	movne	r3, #1
 800f656:	2300      	moveq	r3, #0
 800f658:	b2db      	uxtb	r3, r3
 800f65a:	e022      	b.n	800f6a2 <HAL_TIM_PWM_Start+0x6a>
 800f65c:	683b      	ldr	r3, [r7, #0]
 800f65e:	2b04      	cmp	r3, #4
 800f660:	d109      	bne.n	800f676 <HAL_TIM_PWM_Start+0x3e>
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800f668:	b2db      	uxtb	r3, r3
 800f66a:	2b01      	cmp	r3, #1
 800f66c:	bf14      	ite	ne
 800f66e:	2301      	movne	r3, #1
 800f670:	2300      	moveq	r3, #0
 800f672:	b2db      	uxtb	r3, r3
 800f674:	e015      	b.n	800f6a2 <HAL_TIM_PWM_Start+0x6a>
 800f676:	683b      	ldr	r3, [r7, #0]
 800f678:	2b08      	cmp	r3, #8
 800f67a:	d109      	bne.n	800f690 <HAL_TIM_PWM_Start+0x58>
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f682:	b2db      	uxtb	r3, r3
 800f684:	2b01      	cmp	r3, #1
 800f686:	bf14      	ite	ne
 800f688:	2301      	movne	r3, #1
 800f68a:	2300      	moveq	r3, #0
 800f68c:	b2db      	uxtb	r3, r3
 800f68e:	e008      	b.n	800f6a2 <HAL_TIM_PWM_Start+0x6a>
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f696:	b2db      	uxtb	r3, r3
 800f698:	2b01      	cmp	r3, #1
 800f69a:	bf14      	ite	ne
 800f69c:	2301      	movne	r3, #1
 800f69e:	2300      	moveq	r3, #0
 800f6a0:	b2db      	uxtb	r3, r3
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d001      	beq.n	800f6aa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800f6a6:	2301      	movs	r3, #1
 800f6a8:	e07c      	b.n	800f7a4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f6aa:	683b      	ldr	r3, [r7, #0]
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d104      	bne.n	800f6ba <HAL_TIM_PWM_Start+0x82>
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	2202      	movs	r2, #2
 800f6b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f6b8:	e013      	b.n	800f6e2 <HAL_TIM_PWM_Start+0xaa>
 800f6ba:	683b      	ldr	r3, [r7, #0]
 800f6bc:	2b04      	cmp	r3, #4
 800f6be:	d104      	bne.n	800f6ca <HAL_TIM_PWM_Start+0x92>
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	2202      	movs	r2, #2
 800f6c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f6c8:	e00b      	b.n	800f6e2 <HAL_TIM_PWM_Start+0xaa>
 800f6ca:	683b      	ldr	r3, [r7, #0]
 800f6cc:	2b08      	cmp	r3, #8
 800f6ce:	d104      	bne.n	800f6da <HAL_TIM_PWM_Start+0xa2>
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	2202      	movs	r2, #2
 800f6d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f6d8:	e003      	b.n	800f6e2 <HAL_TIM_PWM_Start+0xaa>
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	2202      	movs	r2, #2
 800f6de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	2201      	movs	r2, #1
 800f6e8:	6839      	ldr	r1, [r7, #0]
 800f6ea:	4618      	mov	r0, r3
 800f6ec:	f000 fe04 	bl	80102f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	4a2d      	ldr	r2, [pc, #180]	@ (800f7ac <HAL_TIM_PWM_Start+0x174>)
 800f6f6:	4293      	cmp	r3, r2
 800f6f8:	d004      	beq.n	800f704 <HAL_TIM_PWM_Start+0xcc>
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	4a2c      	ldr	r2, [pc, #176]	@ (800f7b0 <HAL_TIM_PWM_Start+0x178>)
 800f700:	4293      	cmp	r3, r2
 800f702:	d101      	bne.n	800f708 <HAL_TIM_PWM_Start+0xd0>
 800f704:	2301      	movs	r3, #1
 800f706:	e000      	b.n	800f70a <HAL_TIM_PWM_Start+0xd2>
 800f708:	2300      	movs	r3, #0
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d007      	beq.n	800f71e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800f71c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	681b      	ldr	r3, [r3, #0]
 800f722:	4a22      	ldr	r2, [pc, #136]	@ (800f7ac <HAL_TIM_PWM_Start+0x174>)
 800f724:	4293      	cmp	r3, r2
 800f726:	d022      	beq.n	800f76e <HAL_TIM_PWM_Start+0x136>
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f730:	d01d      	beq.n	800f76e <HAL_TIM_PWM_Start+0x136>
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	4a1f      	ldr	r2, [pc, #124]	@ (800f7b4 <HAL_TIM_PWM_Start+0x17c>)
 800f738:	4293      	cmp	r3, r2
 800f73a:	d018      	beq.n	800f76e <HAL_TIM_PWM_Start+0x136>
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	4a1d      	ldr	r2, [pc, #116]	@ (800f7b8 <HAL_TIM_PWM_Start+0x180>)
 800f742:	4293      	cmp	r3, r2
 800f744:	d013      	beq.n	800f76e <HAL_TIM_PWM_Start+0x136>
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	4a1c      	ldr	r2, [pc, #112]	@ (800f7bc <HAL_TIM_PWM_Start+0x184>)
 800f74c:	4293      	cmp	r3, r2
 800f74e:	d00e      	beq.n	800f76e <HAL_TIM_PWM_Start+0x136>
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	681b      	ldr	r3, [r3, #0]
 800f754:	4a16      	ldr	r2, [pc, #88]	@ (800f7b0 <HAL_TIM_PWM_Start+0x178>)
 800f756:	4293      	cmp	r3, r2
 800f758:	d009      	beq.n	800f76e <HAL_TIM_PWM_Start+0x136>
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	4a18      	ldr	r2, [pc, #96]	@ (800f7c0 <HAL_TIM_PWM_Start+0x188>)
 800f760:	4293      	cmp	r3, r2
 800f762:	d004      	beq.n	800f76e <HAL_TIM_PWM_Start+0x136>
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	4a16      	ldr	r2, [pc, #88]	@ (800f7c4 <HAL_TIM_PWM_Start+0x18c>)
 800f76a:	4293      	cmp	r3, r2
 800f76c:	d111      	bne.n	800f792 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	681b      	ldr	r3, [r3, #0]
 800f772:	689b      	ldr	r3, [r3, #8]
 800f774:	f003 0307 	and.w	r3, r3, #7
 800f778:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	2b06      	cmp	r3, #6
 800f77e:	d010      	beq.n	800f7a2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	681a      	ldr	r2, [r3, #0]
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	f042 0201 	orr.w	r2, r2, #1
 800f78e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f790:	e007      	b.n	800f7a2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	681b      	ldr	r3, [r3, #0]
 800f796:	681a      	ldr	r2, [r3, #0]
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	f042 0201 	orr.w	r2, r2, #1
 800f7a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800f7a2:	2300      	movs	r3, #0
}
 800f7a4:	4618      	mov	r0, r3
 800f7a6:	3710      	adds	r7, #16
 800f7a8:	46bd      	mov	sp, r7
 800f7aa:	bd80      	pop	{r7, pc}
 800f7ac:	40010000 	.word	0x40010000
 800f7b0:	40010400 	.word	0x40010400
 800f7b4:	40000400 	.word	0x40000400
 800f7b8:	40000800 	.word	0x40000800
 800f7bc:	40000c00 	.word	0x40000c00
 800f7c0:	40014000 	.word	0x40014000
 800f7c4:	40001800 	.word	0x40001800

0800f7c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f7c8:	b580      	push	{r7, lr}
 800f7ca:	b084      	sub	sp, #16
 800f7cc:	af00      	add	r7, sp, #0
 800f7ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	68db      	ldr	r3, [r3, #12]
 800f7d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	691b      	ldr	r3, [r3, #16]
 800f7de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800f7e0:	68bb      	ldr	r3, [r7, #8]
 800f7e2:	f003 0302 	and.w	r3, r3, #2
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d020      	beq.n	800f82c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800f7ea:	68fb      	ldr	r3, [r7, #12]
 800f7ec:	f003 0302 	and.w	r3, r3, #2
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d01b      	beq.n	800f82c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	f06f 0202 	mvn.w	r2, #2
 800f7fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	2201      	movs	r2, #1
 800f802:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	699b      	ldr	r3, [r3, #24]
 800f80a:	f003 0303 	and.w	r3, r3, #3
 800f80e:	2b00      	cmp	r3, #0
 800f810:	d003      	beq.n	800f81a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f812:	6878      	ldr	r0, [r7, #4]
 800f814:	f000 fa5b 	bl	800fcce <HAL_TIM_IC_CaptureCallback>
 800f818:	e005      	b.n	800f826 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f81a:	6878      	ldr	r0, [r7, #4]
 800f81c:	f000 fa4d 	bl	800fcba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f820:	6878      	ldr	r0, [r7, #4]
 800f822:	f000 fa5e 	bl	800fce2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	2200      	movs	r2, #0
 800f82a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800f82c:	68bb      	ldr	r3, [r7, #8]
 800f82e:	f003 0304 	and.w	r3, r3, #4
 800f832:	2b00      	cmp	r3, #0
 800f834:	d020      	beq.n	800f878 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800f836:	68fb      	ldr	r3, [r7, #12]
 800f838:	f003 0304 	and.w	r3, r3, #4
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d01b      	beq.n	800f878 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	f06f 0204 	mvn.w	r2, #4
 800f848:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	2202      	movs	r2, #2
 800f84e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	699b      	ldr	r3, [r3, #24]
 800f856:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d003      	beq.n	800f866 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f85e:	6878      	ldr	r0, [r7, #4]
 800f860:	f000 fa35 	bl	800fcce <HAL_TIM_IC_CaptureCallback>
 800f864:	e005      	b.n	800f872 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f866:	6878      	ldr	r0, [r7, #4]
 800f868:	f000 fa27 	bl	800fcba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f86c:	6878      	ldr	r0, [r7, #4]
 800f86e:	f000 fa38 	bl	800fce2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	2200      	movs	r2, #0
 800f876:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800f878:	68bb      	ldr	r3, [r7, #8]
 800f87a:	f003 0308 	and.w	r3, r3, #8
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d020      	beq.n	800f8c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	f003 0308 	and.w	r3, r3, #8
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d01b      	beq.n	800f8c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	f06f 0208 	mvn.w	r2, #8
 800f894:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	2204      	movs	r2, #4
 800f89a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	69db      	ldr	r3, [r3, #28]
 800f8a2:	f003 0303 	and.w	r3, r3, #3
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d003      	beq.n	800f8b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f8aa:	6878      	ldr	r0, [r7, #4]
 800f8ac:	f000 fa0f 	bl	800fcce <HAL_TIM_IC_CaptureCallback>
 800f8b0:	e005      	b.n	800f8be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f8b2:	6878      	ldr	r0, [r7, #4]
 800f8b4:	f000 fa01 	bl	800fcba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f8b8:	6878      	ldr	r0, [r7, #4]
 800f8ba:	f000 fa12 	bl	800fce2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	2200      	movs	r2, #0
 800f8c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800f8c4:	68bb      	ldr	r3, [r7, #8]
 800f8c6:	f003 0310 	and.w	r3, r3, #16
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d020      	beq.n	800f910 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800f8ce:	68fb      	ldr	r3, [r7, #12]
 800f8d0:	f003 0310 	and.w	r3, r3, #16
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d01b      	beq.n	800f910 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	f06f 0210 	mvn.w	r2, #16
 800f8e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	2208      	movs	r2, #8
 800f8e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	69db      	ldr	r3, [r3, #28]
 800f8ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d003      	beq.n	800f8fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f8f6:	6878      	ldr	r0, [r7, #4]
 800f8f8:	f000 f9e9 	bl	800fcce <HAL_TIM_IC_CaptureCallback>
 800f8fc:	e005      	b.n	800f90a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f8fe:	6878      	ldr	r0, [r7, #4]
 800f900:	f000 f9db 	bl	800fcba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f904:	6878      	ldr	r0, [r7, #4]
 800f906:	f000 f9ec 	bl	800fce2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	2200      	movs	r2, #0
 800f90e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800f910:	68bb      	ldr	r3, [r7, #8]
 800f912:	f003 0301 	and.w	r3, r3, #1
 800f916:	2b00      	cmp	r3, #0
 800f918:	d00c      	beq.n	800f934 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	f003 0301 	and.w	r3, r3, #1
 800f920:	2b00      	cmp	r3, #0
 800f922:	d007      	beq.n	800f934 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	681b      	ldr	r3, [r3, #0]
 800f928:	f06f 0201 	mvn.w	r2, #1
 800f92c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f92e:	6878      	ldr	r0, [r7, #4]
 800f930:	f7fa fe3a 	bl	800a5a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800f934:	68bb      	ldr	r3, [r7, #8]
 800f936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d00c      	beq.n	800f958 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f944:	2b00      	cmp	r3, #0
 800f946:	d007      	beq.n	800f958 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800f950:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f952:	6878      	ldr	r0, [r7, #4]
 800f954:	f000 fdce 	bl	80104f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f958:	68bb      	ldr	r3, [r7, #8]
 800f95a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f95e:	2b00      	cmp	r3, #0
 800f960:	d00c      	beq.n	800f97c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d007      	beq.n	800f97c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f974:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f976:	6878      	ldr	r0, [r7, #4]
 800f978:	f000 f9bd 	bl	800fcf6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f97c:	68bb      	ldr	r3, [r7, #8]
 800f97e:	f003 0320 	and.w	r3, r3, #32
 800f982:	2b00      	cmp	r3, #0
 800f984:	d00c      	beq.n	800f9a0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	f003 0320 	and.w	r3, r3, #32
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d007      	beq.n	800f9a0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	f06f 0220 	mvn.w	r2, #32
 800f998:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f99a:	6878      	ldr	r0, [r7, #4]
 800f99c:	f000 fda0 	bl	80104e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f9a0:	bf00      	nop
 800f9a2:	3710      	adds	r7, #16
 800f9a4:	46bd      	mov	sp, r7
 800f9a6:	bd80      	pop	{r7, pc}

0800f9a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f9a8:	b580      	push	{r7, lr}
 800f9aa:	b086      	sub	sp, #24
 800f9ac:	af00      	add	r7, sp, #0
 800f9ae:	60f8      	str	r0, [r7, #12]
 800f9b0:	60b9      	str	r1, [r7, #8]
 800f9b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f9b4:	2300      	movs	r3, #0
 800f9b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f9b8:	68fb      	ldr	r3, [r7, #12]
 800f9ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f9be:	2b01      	cmp	r3, #1
 800f9c0:	d101      	bne.n	800f9c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f9c2:	2302      	movs	r3, #2
 800f9c4:	e0ae      	b.n	800fb24 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800f9c6:	68fb      	ldr	r3, [r7, #12]
 800f9c8:	2201      	movs	r2, #1
 800f9ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	2b0c      	cmp	r3, #12
 800f9d2:	f200 809f 	bhi.w	800fb14 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800f9d6:	a201      	add	r2, pc, #4	@ (adr r2, 800f9dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f9d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9dc:	0800fa11 	.word	0x0800fa11
 800f9e0:	0800fb15 	.word	0x0800fb15
 800f9e4:	0800fb15 	.word	0x0800fb15
 800f9e8:	0800fb15 	.word	0x0800fb15
 800f9ec:	0800fa51 	.word	0x0800fa51
 800f9f0:	0800fb15 	.word	0x0800fb15
 800f9f4:	0800fb15 	.word	0x0800fb15
 800f9f8:	0800fb15 	.word	0x0800fb15
 800f9fc:	0800fa93 	.word	0x0800fa93
 800fa00:	0800fb15 	.word	0x0800fb15
 800fa04:	0800fb15 	.word	0x0800fb15
 800fa08:	0800fb15 	.word	0x0800fb15
 800fa0c:	0800fad3 	.word	0x0800fad3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	68b9      	ldr	r1, [r7, #8]
 800fa16:	4618      	mov	r0, r3
 800fa18:	f000 fa24 	bl	800fe64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	699a      	ldr	r2, [r3, #24]
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	f042 0208 	orr.w	r2, r2, #8
 800fa2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	681b      	ldr	r3, [r3, #0]
 800fa30:	699a      	ldr	r2, [r3, #24]
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	f022 0204 	bic.w	r2, r2, #4
 800fa3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	6999      	ldr	r1, [r3, #24]
 800fa42:	68bb      	ldr	r3, [r7, #8]
 800fa44:	691a      	ldr	r2, [r3, #16]
 800fa46:	68fb      	ldr	r3, [r7, #12]
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	430a      	orrs	r2, r1
 800fa4c:	619a      	str	r2, [r3, #24]
      break;
 800fa4e:	e064      	b.n	800fb1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	68b9      	ldr	r1, [r7, #8]
 800fa56:	4618      	mov	r0, r3
 800fa58:	f000 fa74 	bl	800ff44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800fa5c:	68fb      	ldr	r3, [r7, #12]
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	699a      	ldr	r2, [r3, #24]
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fa6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800fa6c:	68fb      	ldr	r3, [r7, #12]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	699a      	ldr	r2, [r3, #24]
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fa7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	6999      	ldr	r1, [r3, #24]
 800fa82:	68bb      	ldr	r3, [r7, #8]
 800fa84:	691b      	ldr	r3, [r3, #16]
 800fa86:	021a      	lsls	r2, r3, #8
 800fa88:	68fb      	ldr	r3, [r7, #12]
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	430a      	orrs	r2, r1
 800fa8e:	619a      	str	r2, [r3, #24]
      break;
 800fa90:	e043      	b.n	800fb1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800fa92:	68fb      	ldr	r3, [r7, #12]
 800fa94:	681b      	ldr	r3, [r3, #0]
 800fa96:	68b9      	ldr	r1, [r7, #8]
 800fa98:	4618      	mov	r0, r3
 800fa9a:	f000 fac9 	bl	8010030 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	69da      	ldr	r2, [r3, #28]
 800faa4:	68fb      	ldr	r3, [r7, #12]
 800faa6:	681b      	ldr	r3, [r3, #0]
 800faa8:	f042 0208 	orr.w	r2, r2, #8
 800faac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	681b      	ldr	r3, [r3, #0]
 800fab2:	69da      	ldr	r2, [r3, #28]
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	f022 0204 	bic.w	r2, r2, #4
 800fabc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800fabe:	68fb      	ldr	r3, [r7, #12]
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	69d9      	ldr	r1, [r3, #28]
 800fac4:	68bb      	ldr	r3, [r7, #8]
 800fac6:	691a      	ldr	r2, [r3, #16]
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	430a      	orrs	r2, r1
 800face:	61da      	str	r2, [r3, #28]
      break;
 800fad0:	e023      	b.n	800fb1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	68b9      	ldr	r1, [r7, #8]
 800fad8:	4618      	mov	r0, r3
 800fada:	f000 fb1d 	bl	8010118 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	69da      	ldr	r2, [r3, #28]
 800fae4:	68fb      	ldr	r3, [r7, #12]
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800faec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	681b      	ldr	r3, [r3, #0]
 800faf2:	69da      	ldr	r2, [r3, #28]
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fafc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800fafe:	68fb      	ldr	r3, [r7, #12]
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	69d9      	ldr	r1, [r3, #28]
 800fb04:	68bb      	ldr	r3, [r7, #8]
 800fb06:	691b      	ldr	r3, [r3, #16]
 800fb08:	021a      	lsls	r2, r3, #8
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	681b      	ldr	r3, [r3, #0]
 800fb0e:	430a      	orrs	r2, r1
 800fb10:	61da      	str	r2, [r3, #28]
      break;
 800fb12:	e002      	b.n	800fb1a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800fb14:	2301      	movs	r3, #1
 800fb16:	75fb      	strb	r3, [r7, #23]
      break;
 800fb18:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	2200      	movs	r2, #0
 800fb1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800fb22:	7dfb      	ldrb	r3, [r7, #23]
}
 800fb24:	4618      	mov	r0, r3
 800fb26:	3718      	adds	r7, #24
 800fb28:	46bd      	mov	sp, r7
 800fb2a:	bd80      	pop	{r7, pc}

0800fb2c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800fb2c:	b580      	push	{r7, lr}
 800fb2e:	b084      	sub	sp, #16
 800fb30:	af00      	add	r7, sp, #0
 800fb32:	6078      	str	r0, [r7, #4]
 800fb34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800fb36:	2300      	movs	r3, #0
 800fb38:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fb40:	2b01      	cmp	r3, #1
 800fb42:	d101      	bne.n	800fb48 <HAL_TIM_ConfigClockSource+0x1c>
 800fb44:	2302      	movs	r3, #2
 800fb46:	e0b4      	b.n	800fcb2 <HAL_TIM_ConfigClockSource+0x186>
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	2201      	movs	r2, #1
 800fb4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	2202      	movs	r2, #2
 800fb54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	689b      	ldr	r3, [r3, #8]
 800fb5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800fb60:	68bb      	ldr	r3, [r7, #8]
 800fb62:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800fb66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fb68:	68bb      	ldr	r3, [r7, #8]
 800fb6a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800fb6e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	681b      	ldr	r3, [r3, #0]
 800fb74:	68ba      	ldr	r2, [r7, #8]
 800fb76:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800fb78:	683b      	ldr	r3, [r7, #0]
 800fb7a:	681b      	ldr	r3, [r3, #0]
 800fb7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fb80:	d03e      	beq.n	800fc00 <HAL_TIM_ConfigClockSource+0xd4>
 800fb82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fb86:	f200 8087 	bhi.w	800fc98 <HAL_TIM_ConfigClockSource+0x16c>
 800fb8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fb8e:	f000 8086 	beq.w	800fc9e <HAL_TIM_ConfigClockSource+0x172>
 800fb92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fb96:	d87f      	bhi.n	800fc98 <HAL_TIM_ConfigClockSource+0x16c>
 800fb98:	2b70      	cmp	r3, #112	@ 0x70
 800fb9a:	d01a      	beq.n	800fbd2 <HAL_TIM_ConfigClockSource+0xa6>
 800fb9c:	2b70      	cmp	r3, #112	@ 0x70
 800fb9e:	d87b      	bhi.n	800fc98 <HAL_TIM_ConfigClockSource+0x16c>
 800fba0:	2b60      	cmp	r3, #96	@ 0x60
 800fba2:	d050      	beq.n	800fc46 <HAL_TIM_ConfigClockSource+0x11a>
 800fba4:	2b60      	cmp	r3, #96	@ 0x60
 800fba6:	d877      	bhi.n	800fc98 <HAL_TIM_ConfigClockSource+0x16c>
 800fba8:	2b50      	cmp	r3, #80	@ 0x50
 800fbaa:	d03c      	beq.n	800fc26 <HAL_TIM_ConfigClockSource+0xfa>
 800fbac:	2b50      	cmp	r3, #80	@ 0x50
 800fbae:	d873      	bhi.n	800fc98 <HAL_TIM_ConfigClockSource+0x16c>
 800fbb0:	2b40      	cmp	r3, #64	@ 0x40
 800fbb2:	d058      	beq.n	800fc66 <HAL_TIM_ConfigClockSource+0x13a>
 800fbb4:	2b40      	cmp	r3, #64	@ 0x40
 800fbb6:	d86f      	bhi.n	800fc98 <HAL_TIM_ConfigClockSource+0x16c>
 800fbb8:	2b30      	cmp	r3, #48	@ 0x30
 800fbba:	d064      	beq.n	800fc86 <HAL_TIM_ConfigClockSource+0x15a>
 800fbbc:	2b30      	cmp	r3, #48	@ 0x30
 800fbbe:	d86b      	bhi.n	800fc98 <HAL_TIM_ConfigClockSource+0x16c>
 800fbc0:	2b20      	cmp	r3, #32
 800fbc2:	d060      	beq.n	800fc86 <HAL_TIM_ConfigClockSource+0x15a>
 800fbc4:	2b20      	cmp	r3, #32
 800fbc6:	d867      	bhi.n	800fc98 <HAL_TIM_ConfigClockSource+0x16c>
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d05c      	beq.n	800fc86 <HAL_TIM_ConfigClockSource+0x15a>
 800fbcc:	2b10      	cmp	r3, #16
 800fbce:	d05a      	beq.n	800fc86 <HAL_TIM_ConfigClockSource+0x15a>
 800fbd0:	e062      	b.n	800fc98 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800fbd6:	683b      	ldr	r3, [r7, #0]
 800fbd8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800fbda:	683b      	ldr	r3, [r7, #0]
 800fbdc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800fbde:	683b      	ldr	r3, [r7, #0]
 800fbe0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800fbe2:	f000 fb69 	bl	80102b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	689b      	ldr	r3, [r3, #8]
 800fbec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800fbee:	68bb      	ldr	r3, [r7, #8]
 800fbf0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800fbf4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	68ba      	ldr	r2, [r7, #8]
 800fbfc:	609a      	str	r2, [r3, #8]
      break;
 800fbfe:	e04f      	b.n	800fca0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800fc04:	683b      	ldr	r3, [r7, #0]
 800fc06:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800fc08:	683b      	ldr	r3, [r7, #0]
 800fc0a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800fc0c:	683b      	ldr	r3, [r7, #0]
 800fc0e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800fc10:	f000 fb52 	bl	80102b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	689a      	ldr	r2, [r3, #8]
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800fc22:	609a      	str	r2, [r3, #8]
      break;
 800fc24:	e03c      	b.n	800fca0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fc2a:	683b      	ldr	r3, [r7, #0]
 800fc2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fc2e:	683b      	ldr	r3, [r7, #0]
 800fc30:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fc32:	461a      	mov	r2, r3
 800fc34:	f000 fac6 	bl	80101c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	2150      	movs	r1, #80	@ 0x50
 800fc3e:	4618      	mov	r0, r3
 800fc40:	f000 fb1f 	bl	8010282 <TIM_ITRx_SetConfig>
      break;
 800fc44:	e02c      	b.n	800fca0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fc4a:	683b      	ldr	r3, [r7, #0]
 800fc4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fc4e:	683b      	ldr	r3, [r7, #0]
 800fc50:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800fc52:	461a      	mov	r2, r3
 800fc54:	f000 fae5 	bl	8010222 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	2160      	movs	r1, #96	@ 0x60
 800fc5e:	4618      	mov	r0, r3
 800fc60:	f000 fb0f 	bl	8010282 <TIM_ITRx_SetConfig>
      break;
 800fc64:	e01c      	b.n	800fca0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fc6a:	683b      	ldr	r3, [r7, #0]
 800fc6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fc6e:	683b      	ldr	r3, [r7, #0]
 800fc70:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fc72:	461a      	mov	r2, r3
 800fc74:	f000 faa6 	bl	80101c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	2140      	movs	r1, #64	@ 0x40
 800fc7e:	4618      	mov	r0, r3
 800fc80:	f000 faff 	bl	8010282 <TIM_ITRx_SetConfig>
      break;
 800fc84:	e00c      	b.n	800fca0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	681a      	ldr	r2, [r3, #0]
 800fc8a:	683b      	ldr	r3, [r7, #0]
 800fc8c:	681b      	ldr	r3, [r3, #0]
 800fc8e:	4619      	mov	r1, r3
 800fc90:	4610      	mov	r0, r2
 800fc92:	f000 faf6 	bl	8010282 <TIM_ITRx_SetConfig>
      break;
 800fc96:	e003      	b.n	800fca0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800fc98:	2301      	movs	r3, #1
 800fc9a:	73fb      	strb	r3, [r7, #15]
      break;
 800fc9c:	e000      	b.n	800fca0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800fc9e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	2201      	movs	r2, #1
 800fca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	2200      	movs	r2, #0
 800fcac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800fcb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcb2:	4618      	mov	r0, r3
 800fcb4:	3710      	adds	r7, #16
 800fcb6:	46bd      	mov	sp, r7
 800fcb8:	bd80      	pop	{r7, pc}

0800fcba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800fcba:	b480      	push	{r7}
 800fcbc:	b083      	sub	sp, #12
 800fcbe:	af00      	add	r7, sp, #0
 800fcc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800fcc2:	bf00      	nop
 800fcc4:	370c      	adds	r7, #12
 800fcc6:	46bd      	mov	sp, r7
 800fcc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fccc:	4770      	bx	lr

0800fcce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800fcce:	b480      	push	{r7}
 800fcd0:	b083      	sub	sp, #12
 800fcd2:	af00      	add	r7, sp, #0
 800fcd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800fcd6:	bf00      	nop
 800fcd8:	370c      	adds	r7, #12
 800fcda:	46bd      	mov	sp, r7
 800fcdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce0:	4770      	bx	lr

0800fce2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800fce2:	b480      	push	{r7}
 800fce4:	b083      	sub	sp, #12
 800fce6:	af00      	add	r7, sp, #0
 800fce8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800fcea:	bf00      	nop
 800fcec:	370c      	adds	r7, #12
 800fcee:	46bd      	mov	sp, r7
 800fcf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcf4:	4770      	bx	lr

0800fcf6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800fcf6:	b480      	push	{r7}
 800fcf8:	b083      	sub	sp, #12
 800fcfa:	af00      	add	r7, sp, #0
 800fcfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800fcfe:	bf00      	nop
 800fd00:	370c      	adds	r7, #12
 800fd02:	46bd      	mov	sp, r7
 800fd04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd08:	4770      	bx	lr
	...

0800fd0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800fd0c:	b480      	push	{r7}
 800fd0e:	b085      	sub	sp, #20
 800fd10:	af00      	add	r7, sp, #0
 800fd12:	6078      	str	r0, [r7, #4]
 800fd14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	4a46      	ldr	r2, [pc, #280]	@ (800fe38 <TIM_Base_SetConfig+0x12c>)
 800fd20:	4293      	cmp	r3, r2
 800fd22:	d013      	beq.n	800fd4c <TIM_Base_SetConfig+0x40>
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fd2a:	d00f      	beq.n	800fd4c <TIM_Base_SetConfig+0x40>
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	4a43      	ldr	r2, [pc, #268]	@ (800fe3c <TIM_Base_SetConfig+0x130>)
 800fd30:	4293      	cmp	r3, r2
 800fd32:	d00b      	beq.n	800fd4c <TIM_Base_SetConfig+0x40>
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	4a42      	ldr	r2, [pc, #264]	@ (800fe40 <TIM_Base_SetConfig+0x134>)
 800fd38:	4293      	cmp	r3, r2
 800fd3a:	d007      	beq.n	800fd4c <TIM_Base_SetConfig+0x40>
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	4a41      	ldr	r2, [pc, #260]	@ (800fe44 <TIM_Base_SetConfig+0x138>)
 800fd40:	4293      	cmp	r3, r2
 800fd42:	d003      	beq.n	800fd4c <TIM_Base_SetConfig+0x40>
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	4a40      	ldr	r2, [pc, #256]	@ (800fe48 <TIM_Base_SetConfig+0x13c>)
 800fd48:	4293      	cmp	r3, r2
 800fd4a:	d108      	bne.n	800fd5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800fd4c:	68fb      	ldr	r3, [r7, #12]
 800fd4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fd52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800fd54:	683b      	ldr	r3, [r7, #0]
 800fd56:	685b      	ldr	r3, [r3, #4]
 800fd58:	68fa      	ldr	r2, [r7, #12]
 800fd5a:	4313      	orrs	r3, r2
 800fd5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	4a35      	ldr	r2, [pc, #212]	@ (800fe38 <TIM_Base_SetConfig+0x12c>)
 800fd62:	4293      	cmp	r3, r2
 800fd64:	d02b      	beq.n	800fdbe <TIM_Base_SetConfig+0xb2>
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fd6c:	d027      	beq.n	800fdbe <TIM_Base_SetConfig+0xb2>
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	4a32      	ldr	r2, [pc, #200]	@ (800fe3c <TIM_Base_SetConfig+0x130>)
 800fd72:	4293      	cmp	r3, r2
 800fd74:	d023      	beq.n	800fdbe <TIM_Base_SetConfig+0xb2>
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	4a31      	ldr	r2, [pc, #196]	@ (800fe40 <TIM_Base_SetConfig+0x134>)
 800fd7a:	4293      	cmp	r3, r2
 800fd7c:	d01f      	beq.n	800fdbe <TIM_Base_SetConfig+0xb2>
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	4a30      	ldr	r2, [pc, #192]	@ (800fe44 <TIM_Base_SetConfig+0x138>)
 800fd82:	4293      	cmp	r3, r2
 800fd84:	d01b      	beq.n	800fdbe <TIM_Base_SetConfig+0xb2>
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	4a2f      	ldr	r2, [pc, #188]	@ (800fe48 <TIM_Base_SetConfig+0x13c>)
 800fd8a:	4293      	cmp	r3, r2
 800fd8c:	d017      	beq.n	800fdbe <TIM_Base_SetConfig+0xb2>
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	4a2e      	ldr	r2, [pc, #184]	@ (800fe4c <TIM_Base_SetConfig+0x140>)
 800fd92:	4293      	cmp	r3, r2
 800fd94:	d013      	beq.n	800fdbe <TIM_Base_SetConfig+0xb2>
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	4a2d      	ldr	r2, [pc, #180]	@ (800fe50 <TIM_Base_SetConfig+0x144>)
 800fd9a:	4293      	cmp	r3, r2
 800fd9c:	d00f      	beq.n	800fdbe <TIM_Base_SetConfig+0xb2>
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	4a2c      	ldr	r2, [pc, #176]	@ (800fe54 <TIM_Base_SetConfig+0x148>)
 800fda2:	4293      	cmp	r3, r2
 800fda4:	d00b      	beq.n	800fdbe <TIM_Base_SetConfig+0xb2>
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	4a2b      	ldr	r2, [pc, #172]	@ (800fe58 <TIM_Base_SetConfig+0x14c>)
 800fdaa:	4293      	cmp	r3, r2
 800fdac:	d007      	beq.n	800fdbe <TIM_Base_SetConfig+0xb2>
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	4a2a      	ldr	r2, [pc, #168]	@ (800fe5c <TIM_Base_SetConfig+0x150>)
 800fdb2:	4293      	cmp	r3, r2
 800fdb4:	d003      	beq.n	800fdbe <TIM_Base_SetConfig+0xb2>
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	4a29      	ldr	r2, [pc, #164]	@ (800fe60 <TIM_Base_SetConfig+0x154>)
 800fdba:	4293      	cmp	r3, r2
 800fdbc:	d108      	bne.n	800fdd0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fdc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800fdc6:	683b      	ldr	r3, [r7, #0]
 800fdc8:	68db      	ldr	r3, [r3, #12]
 800fdca:	68fa      	ldr	r2, [r7, #12]
 800fdcc:	4313      	orrs	r3, r2
 800fdce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800fdd6:	683b      	ldr	r3, [r7, #0]
 800fdd8:	695b      	ldr	r3, [r3, #20]
 800fdda:	4313      	orrs	r3, r2
 800fddc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	68fa      	ldr	r2, [r7, #12]
 800fde2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fde4:	683b      	ldr	r3, [r7, #0]
 800fde6:	689a      	ldr	r2, [r3, #8]
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fdec:	683b      	ldr	r3, [r7, #0]
 800fdee:	681a      	ldr	r2, [r3, #0]
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	4a10      	ldr	r2, [pc, #64]	@ (800fe38 <TIM_Base_SetConfig+0x12c>)
 800fdf8:	4293      	cmp	r3, r2
 800fdfa:	d003      	beq.n	800fe04 <TIM_Base_SetConfig+0xf8>
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	4a12      	ldr	r2, [pc, #72]	@ (800fe48 <TIM_Base_SetConfig+0x13c>)
 800fe00:	4293      	cmp	r3, r2
 800fe02:	d103      	bne.n	800fe0c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fe04:	683b      	ldr	r3, [r7, #0]
 800fe06:	691a      	ldr	r2, [r3, #16]
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	2201      	movs	r2, #1
 800fe10:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	691b      	ldr	r3, [r3, #16]
 800fe16:	f003 0301 	and.w	r3, r3, #1
 800fe1a:	2b01      	cmp	r3, #1
 800fe1c:	d105      	bne.n	800fe2a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	691b      	ldr	r3, [r3, #16]
 800fe22:	f023 0201 	bic.w	r2, r3, #1
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	611a      	str	r2, [r3, #16]
  }
}
 800fe2a:	bf00      	nop
 800fe2c:	3714      	adds	r7, #20
 800fe2e:	46bd      	mov	sp, r7
 800fe30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe34:	4770      	bx	lr
 800fe36:	bf00      	nop
 800fe38:	40010000 	.word	0x40010000
 800fe3c:	40000400 	.word	0x40000400
 800fe40:	40000800 	.word	0x40000800
 800fe44:	40000c00 	.word	0x40000c00
 800fe48:	40010400 	.word	0x40010400
 800fe4c:	40014000 	.word	0x40014000
 800fe50:	40014400 	.word	0x40014400
 800fe54:	40014800 	.word	0x40014800
 800fe58:	40001800 	.word	0x40001800
 800fe5c:	40001c00 	.word	0x40001c00
 800fe60:	40002000 	.word	0x40002000

0800fe64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fe64:	b480      	push	{r7}
 800fe66:	b087      	sub	sp, #28
 800fe68:	af00      	add	r7, sp, #0
 800fe6a:	6078      	str	r0, [r7, #4]
 800fe6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	6a1b      	ldr	r3, [r3, #32]
 800fe72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	6a1b      	ldr	r3, [r3, #32]
 800fe78:	f023 0201 	bic.w	r2, r3, #1
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	685b      	ldr	r3, [r3, #4]
 800fe84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	699b      	ldr	r3, [r3, #24]
 800fe8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800fe8c:	68fb      	ldr	r3, [r7, #12]
 800fe8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fe92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fe94:	68fb      	ldr	r3, [r7, #12]
 800fe96:	f023 0303 	bic.w	r3, r3, #3
 800fe9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fe9c:	683b      	ldr	r3, [r7, #0]
 800fe9e:	681b      	ldr	r3, [r3, #0]
 800fea0:	68fa      	ldr	r2, [r7, #12]
 800fea2:	4313      	orrs	r3, r2
 800fea4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800fea6:	697b      	ldr	r3, [r7, #20]
 800fea8:	f023 0302 	bic.w	r3, r3, #2
 800feac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800feae:	683b      	ldr	r3, [r7, #0]
 800feb0:	689b      	ldr	r3, [r3, #8]
 800feb2:	697a      	ldr	r2, [r7, #20]
 800feb4:	4313      	orrs	r3, r2
 800feb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	4a20      	ldr	r2, [pc, #128]	@ (800ff3c <TIM_OC1_SetConfig+0xd8>)
 800febc:	4293      	cmp	r3, r2
 800febe:	d003      	beq.n	800fec8 <TIM_OC1_SetConfig+0x64>
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	4a1f      	ldr	r2, [pc, #124]	@ (800ff40 <TIM_OC1_SetConfig+0xdc>)
 800fec4:	4293      	cmp	r3, r2
 800fec6:	d10c      	bne.n	800fee2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800fec8:	697b      	ldr	r3, [r7, #20]
 800feca:	f023 0308 	bic.w	r3, r3, #8
 800fece:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800fed0:	683b      	ldr	r3, [r7, #0]
 800fed2:	68db      	ldr	r3, [r3, #12]
 800fed4:	697a      	ldr	r2, [r7, #20]
 800fed6:	4313      	orrs	r3, r2
 800fed8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800feda:	697b      	ldr	r3, [r7, #20]
 800fedc:	f023 0304 	bic.w	r3, r3, #4
 800fee0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	4a15      	ldr	r2, [pc, #84]	@ (800ff3c <TIM_OC1_SetConfig+0xd8>)
 800fee6:	4293      	cmp	r3, r2
 800fee8:	d003      	beq.n	800fef2 <TIM_OC1_SetConfig+0x8e>
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	4a14      	ldr	r2, [pc, #80]	@ (800ff40 <TIM_OC1_SetConfig+0xdc>)
 800feee:	4293      	cmp	r3, r2
 800fef0:	d111      	bne.n	800ff16 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800fef2:	693b      	ldr	r3, [r7, #16]
 800fef4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fef8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800fefa:	693b      	ldr	r3, [r7, #16]
 800fefc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ff00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ff02:	683b      	ldr	r3, [r7, #0]
 800ff04:	695b      	ldr	r3, [r3, #20]
 800ff06:	693a      	ldr	r2, [r7, #16]
 800ff08:	4313      	orrs	r3, r2
 800ff0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ff0c:	683b      	ldr	r3, [r7, #0]
 800ff0e:	699b      	ldr	r3, [r3, #24]
 800ff10:	693a      	ldr	r2, [r7, #16]
 800ff12:	4313      	orrs	r3, r2
 800ff14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	693a      	ldr	r2, [r7, #16]
 800ff1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	68fa      	ldr	r2, [r7, #12]
 800ff20:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ff22:	683b      	ldr	r3, [r7, #0]
 800ff24:	685a      	ldr	r2, [r3, #4]
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	697a      	ldr	r2, [r7, #20]
 800ff2e:	621a      	str	r2, [r3, #32]
}
 800ff30:	bf00      	nop
 800ff32:	371c      	adds	r7, #28
 800ff34:	46bd      	mov	sp, r7
 800ff36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff3a:	4770      	bx	lr
 800ff3c:	40010000 	.word	0x40010000
 800ff40:	40010400 	.word	0x40010400

0800ff44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ff44:	b480      	push	{r7}
 800ff46:	b087      	sub	sp, #28
 800ff48:	af00      	add	r7, sp, #0
 800ff4a:	6078      	str	r0, [r7, #4]
 800ff4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	6a1b      	ldr	r3, [r3, #32]
 800ff52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	6a1b      	ldr	r3, [r3, #32]
 800ff58:	f023 0210 	bic.w	r2, r3, #16
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	685b      	ldr	r3, [r3, #4]
 800ff64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	699b      	ldr	r3, [r3, #24]
 800ff6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ff6c:	68fb      	ldr	r3, [r7, #12]
 800ff6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ff72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ff7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ff7c:	683b      	ldr	r3, [r7, #0]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	021b      	lsls	r3, r3, #8
 800ff82:	68fa      	ldr	r2, [r7, #12]
 800ff84:	4313      	orrs	r3, r2
 800ff86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ff88:	697b      	ldr	r3, [r7, #20]
 800ff8a:	f023 0320 	bic.w	r3, r3, #32
 800ff8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ff90:	683b      	ldr	r3, [r7, #0]
 800ff92:	689b      	ldr	r3, [r3, #8]
 800ff94:	011b      	lsls	r3, r3, #4
 800ff96:	697a      	ldr	r2, [r7, #20]
 800ff98:	4313      	orrs	r3, r2
 800ff9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	4a22      	ldr	r2, [pc, #136]	@ (8010028 <TIM_OC2_SetConfig+0xe4>)
 800ffa0:	4293      	cmp	r3, r2
 800ffa2:	d003      	beq.n	800ffac <TIM_OC2_SetConfig+0x68>
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	4a21      	ldr	r2, [pc, #132]	@ (801002c <TIM_OC2_SetConfig+0xe8>)
 800ffa8:	4293      	cmp	r3, r2
 800ffaa:	d10d      	bne.n	800ffc8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ffac:	697b      	ldr	r3, [r7, #20]
 800ffae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ffb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ffb4:	683b      	ldr	r3, [r7, #0]
 800ffb6:	68db      	ldr	r3, [r3, #12]
 800ffb8:	011b      	lsls	r3, r3, #4
 800ffba:	697a      	ldr	r2, [r7, #20]
 800ffbc:	4313      	orrs	r3, r2
 800ffbe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ffc0:	697b      	ldr	r3, [r7, #20]
 800ffc2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ffc6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	4a17      	ldr	r2, [pc, #92]	@ (8010028 <TIM_OC2_SetConfig+0xe4>)
 800ffcc:	4293      	cmp	r3, r2
 800ffce:	d003      	beq.n	800ffd8 <TIM_OC2_SetConfig+0x94>
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	4a16      	ldr	r2, [pc, #88]	@ (801002c <TIM_OC2_SetConfig+0xe8>)
 800ffd4:	4293      	cmp	r3, r2
 800ffd6:	d113      	bne.n	8010000 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ffd8:	693b      	ldr	r3, [r7, #16]
 800ffda:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ffde:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ffe0:	693b      	ldr	r3, [r7, #16]
 800ffe2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ffe6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ffe8:	683b      	ldr	r3, [r7, #0]
 800ffea:	695b      	ldr	r3, [r3, #20]
 800ffec:	009b      	lsls	r3, r3, #2
 800ffee:	693a      	ldr	r2, [r7, #16]
 800fff0:	4313      	orrs	r3, r2
 800fff2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800fff4:	683b      	ldr	r3, [r7, #0]
 800fff6:	699b      	ldr	r3, [r3, #24]
 800fff8:	009b      	lsls	r3, r3, #2
 800fffa:	693a      	ldr	r2, [r7, #16]
 800fffc:	4313      	orrs	r3, r2
 800fffe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	693a      	ldr	r2, [r7, #16]
 8010004:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	68fa      	ldr	r2, [r7, #12]
 801000a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 801000c:	683b      	ldr	r3, [r7, #0]
 801000e:	685a      	ldr	r2, [r3, #4]
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	697a      	ldr	r2, [r7, #20]
 8010018:	621a      	str	r2, [r3, #32]
}
 801001a:	bf00      	nop
 801001c:	371c      	adds	r7, #28
 801001e:	46bd      	mov	sp, r7
 8010020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010024:	4770      	bx	lr
 8010026:	bf00      	nop
 8010028:	40010000 	.word	0x40010000
 801002c:	40010400 	.word	0x40010400

08010030 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010030:	b480      	push	{r7}
 8010032:	b087      	sub	sp, #28
 8010034:	af00      	add	r7, sp, #0
 8010036:	6078      	str	r0, [r7, #4]
 8010038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	6a1b      	ldr	r3, [r3, #32]
 801003e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	6a1b      	ldr	r3, [r3, #32]
 8010044:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	685b      	ldr	r3, [r3, #4]
 8010050:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	69db      	ldr	r3, [r3, #28]
 8010056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801005e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	f023 0303 	bic.w	r3, r3, #3
 8010066:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010068:	683b      	ldr	r3, [r7, #0]
 801006a:	681b      	ldr	r3, [r3, #0]
 801006c:	68fa      	ldr	r2, [r7, #12]
 801006e:	4313      	orrs	r3, r2
 8010070:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8010072:	697b      	ldr	r3, [r7, #20]
 8010074:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8010078:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801007a:	683b      	ldr	r3, [r7, #0]
 801007c:	689b      	ldr	r3, [r3, #8]
 801007e:	021b      	lsls	r3, r3, #8
 8010080:	697a      	ldr	r2, [r7, #20]
 8010082:	4313      	orrs	r3, r2
 8010084:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	4a21      	ldr	r2, [pc, #132]	@ (8010110 <TIM_OC3_SetConfig+0xe0>)
 801008a:	4293      	cmp	r3, r2
 801008c:	d003      	beq.n	8010096 <TIM_OC3_SetConfig+0x66>
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	4a20      	ldr	r2, [pc, #128]	@ (8010114 <TIM_OC3_SetConfig+0xe4>)
 8010092:	4293      	cmp	r3, r2
 8010094:	d10d      	bne.n	80100b2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8010096:	697b      	ldr	r3, [r7, #20]
 8010098:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801009c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801009e:	683b      	ldr	r3, [r7, #0]
 80100a0:	68db      	ldr	r3, [r3, #12]
 80100a2:	021b      	lsls	r3, r3, #8
 80100a4:	697a      	ldr	r2, [r7, #20]
 80100a6:	4313      	orrs	r3, r2
 80100a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80100aa:	697b      	ldr	r3, [r7, #20]
 80100ac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80100b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80100b2:	687b      	ldr	r3, [r7, #4]
 80100b4:	4a16      	ldr	r2, [pc, #88]	@ (8010110 <TIM_OC3_SetConfig+0xe0>)
 80100b6:	4293      	cmp	r3, r2
 80100b8:	d003      	beq.n	80100c2 <TIM_OC3_SetConfig+0x92>
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	4a15      	ldr	r2, [pc, #84]	@ (8010114 <TIM_OC3_SetConfig+0xe4>)
 80100be:	4293      	cmp	r3, r2
 80100c0:	d113      	bne.n	80100ea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80100c2:	693b      	ldr	r3, [r7, #16]
 80100c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80100c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80100ca:	693b      	ldr	r3, [r7, #16]
 80100cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80100d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80100d2:	683b      	ldr	r3, [r7, #0]
 80100d4:	695b      	ldr	r3, [r3, #20]
 80100d6:	011b      	lsls	r3, r3, #4
 80100d8:	693a      	ldr	r2, [r7, #16]
 80100da:	4313      	orrs	r3, r2
 80100dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80100de:	683b      	ldr	r3, [r7, #0]
 80100e0:	699b      	ldr	r3, [r3, #24]
 80100e2:	011b      	lsls	r3, r3, #4
 80100e4:	693a      	ldr	r2, [r7, #16]
 80100e6:	4313      	orrs	r3, r2
 80100e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	693a      	ldr	r2, [r7, #16]
 80100ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	68fa      	ldr	r2, [r7, #12]
 80100f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80100f6:	683b      	ldr	r3, [r7, #0]
 80100f8:	685a      	ldr	r2, [r3, #4]
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	697a      	ldr	r2, [r7, #20]
 8010102:	621a      	str	r2, [r3, #32]
}
 8010104:	bf00      	nop
 8010106:	371c      	adds	r7, #28
 8010108:	46bd      	mov	sp, r7
 801010a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801010e:	4770      	bx	lr
 8010110:	40010000 	.word	0x40010000
 8010114:	40010400 	.word	0x40010400

08010118 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010118:	b480      	push	{r7}
 801011a:	b087      	sub	sp, #28
 801011c:	af00      	add	r7, sp, #0
 801011e:	6078      	str	r0, [r7, #4]
 8010120:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	6a1b      	ldr	r3, [r3, #32]
 8010126:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	6a1b      	ldr	r3, [r3, #32]
 801012c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	685b      	ldr	r3, [r3, #4]
 8010138:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	69db      	ldr	r3, [r3, #28]
 801013e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8010140:	68fb      	ldr	r3, [r7, #12]
 8010142:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010146:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801014e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010150:	683b      	ldr	r3, [r7, #0]
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	021b      	lsls	r3, r3, #8
 8010156:	68fa      	ldr	r2, [r7, #12]
 8010158:	4313      	orrs	r3, r2
 801015a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 801015c:	693b      	ldr	r3, [r7, #16]
 801015e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8010162:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8010164:	683b      	ldr	r3, [r7, #0]
 8010166:	689b      	ldr	r3, [r3, #8]
 8010168:	031b      	lsls	r3, r3, #12
 801016a:	693a      	ldr	r2, [r7, #16]
 801016c:	4313      	orrs	r3, r2
 801016e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	4a12      	ldr	r2, [pc, #72]	@ (80101bc <TIM_OC4_SetConfig+0xa4>)
 8010174:	4293      	cmp	r3, r2
 8010176:	d003      	beq.n	8010180 <TIM_OC4_SetConfig+0x68>
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	4a11      	ldr	r2, [pc, #68]	@ (80101c0 <TIM_OC4_SetConfig+0xa8>)
 801017c:	4293      	cmp	r3, r2
 801017e:	d109      	bne.n	8010194 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010180:	697b      	ldr	r3, [r7, #20]
 8010182:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010186:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010188:	683b      	ldr	r3, [r7, #0]
 801018a:	695b      	ldr	r3, [r3, #20]
 801018c:	019b      	lsls	r3, r3, #6
 801018e:	697a      	ldr	r2, [r7, #20]
 8010190:	4313      	orrs	r3, r2
 8010192:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	697a      	ldr	r2, [r7, #20]
 8010198:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	68fa      	ldr	r2, [r7, #12]
 801019e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80101a0:	683b      	ldr	r3, [r7, #0]
 80101a2:	685a      	ldr	r2, [r3, #4]
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	693a      	ldr	r2, [r7, #16]
 80101ac:	621a      	str	r2, [r3, #32]
}
 80101ae:	bf00      	nop
 80101b0:	371c      	adds	r7, #28
 80101b2:	46bd      	mov	sp, r7
 80101b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b8:	4770      	bx	lr
 80101ba:	bf00      	nop
 80101bc:	40010000 	.word	0x40010000
 80101c0:	40010400 	.word	0x40010400

080101c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80101c4:	b480      	push	{r7}
 80101c6:	b087      	sub	sp, #28
 80101c8:	af00      	add	r7, sp, #0
 80101ca:	60f8      	str	r0, [r7, #12]
 80101cc:	60b9      	str	r1, [r7, #8]
 80101ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80101d0:	68fb      	ldr	r3, [r7, #12]
 80101d2:	6a1b      	ldr	r3, [r3, #32]
 80101d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80101d6:	68fb      	ldr	r3, [r7, #12]
 80101d8:	6a1b      	ldr	r3, [r3, #32]
 80101da:	f023 0201 	bic.w	r2, r3, #1
 80101de:	68fb      	ldr	r3, [r7, #12]
 80101e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	699b      	ldr	r3, [r3, #24]
 80101e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80101e8:	693b      	ldr	r3, [r7, #16]
 80101ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80101ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	011b      	lsls	r3, r3, #4
 80101f4:	693a      	ldr	r2, [r7, #16]
 80101f6:	4313      	orrs	r3, r2
 80101f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80101fa:	697b      	ldr	r3, [r7, #20]
 80101fc:	f023 030a 	bic.w	r3, r3, #10
 8010200:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8010202:	697a      	ldr	r2, [r7, #20]
 8010204:	68bb      	ldr	r3, [r7, #8]
 8010206:	4313      	orrs	r3, r2
 8010208:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	693a      	ldr	r2, [r7, #16]
 801020e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	697a      	ldr	r2, [r7, #20]
 8010214:	621a      	str	r2, [r3, #32]
}
 8010216:	bf00      	nop
 8010218:	371c      	adds	r7, #28
 801021a:	46bd      	mov	sp, r7
 801021c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010220:	4770      	bx	lr

08010222 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010222:	b480      	push	{r7}
 8010224:	b087      	sub	sp, #28
 8010226:	af00      	add	r7, sp, #0
 8010228:	60f8      	str	r0, [r7, #12]
 801022a:	60b9      	str	r1, [r7, #8]
 801022c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	6a1b      	ldr	r3, [r3, #32]
 8010232:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010234:	68fb      	ldr	r3, [r7, #12]
 8010236:	6a1b      	ldr	r3, [r3, #32]
 8010238:	f023 0210 	bic.w	r2, r3, #16
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	699b      	ldr	r3, [r3, #24]
 8010244:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010246:	693b      	ldr	r3, [r7, #16]
 8010248:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801024c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	031b      	lsls	r3, r3, #12
 8010252:	693a      	ldr	r2, [r7, #16]
 8010254:	4313      	orrs	r3, r2
 8010256:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010258:	697b      	ldr	r3, [r7, #20]
 801025a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801025e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010260:	68bb      	ldr	r3, [r7, #8]
 8010262:	011b      	lsls	r3, r3, #4
 8010264:	697a      	ldr	r2, [r7, #20]
 8010266:	4313      	orrs	r3, r2
 8010268:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801026a:	68fb      	ldr	r3, [r7, #12]
 801026c:	693a      	ldr	r2, [r7, #16]
 801026e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010270:	68fb      	ldr	r3, [r7, #12]
 8010272:	697a      	ldr	r2, [r7, #20]
 8010274:	621a      	str	r2, [r3, #32]
}
 8010276:	bf00      	nop
 8010278:	371c      	adds	r7, #28
 801027a:	46bd      	mov	sp, r7
 801027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010280:	4770      	bx	lr

08010282 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8010282:	b480      	push	{r7}
 8010284:	b085      	sub	sp, #20
 8010286:	af00      	add	r7, sp, #0
 8010288:	6078      	str	r0, [r7, #4]
 801028a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	689b      	ldr	r3, [r3, #8]
 8010290:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8010292:	68fb      	ldr	r3, [r7, #12]
 8010294:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010298:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801029a:	683a      	ldr	r2, [r7, #0]
 801029c:	68fb      	ldr	r3, [r7, #12]
 801029e:	4313      	orrs	r3, r2
 80102a0:	f043 0307 	orr.w	r3, r3, #7
 80102a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	68fa      	ldr	r2, [r7, #12]
 80102aa:	609a      	str	r2, [r3, #8]
}
 80102ac:	bf00      	nop
 80102ae:	3714      	adds	r7, #20
 80102b0:	46bd      	mov	sp, r7
 80102b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102b6:	4770      	bx	lr

080102b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80102b8:	b480      	push	{r7}
 80102ba:	b087      	sub	sp, #28
 80102bc:	af00      	add	r7, sp, #0
 80102be:	60f8      	str	r0, [r7, #12]
 80102c0:	60b9      	str	r1, [r7, #8]
 80102c2:	607a      	str	r2, [r7, #4]
 80102c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80102c6:	68fb      	ldr	r3, [r7, #12]
 80102c8:	689b      	ldr	r3, [r3, #8]
 80102ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80102cc:	697b      	ldr	r3, [r7, #20]
 80102ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80102d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80102d4:	683b      	ldr	r3, [r7, #0]
 80102d6:	021a      	lsls	r2, r3, #8
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	431a      	orrs	r2, r3
 80102dc:	68bb      	ldr	r3, [r7, #8]
 80102de:	4313      	orrs	r3, r2
 80102e0:	697a      	ldr	r2, [r7, #20]
 80102e2:	4313      	orrs	r3, r2
 80102e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	697a      	ldr	r2, [r7, #20]
 80102ea:	609a      	str	r2, [r3, #8]
}
 80102ec:	bf00      	nop
 80102ee:	371c      	adds	r7, #28
 80102f0:	46bd      	mov	sp, r7
 80102f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f6:	4770      	bx	lr

080102f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80102f8:	b480      	push	{r7}
 80102fa:	b087      	sub	sp, #28
 80102fc:	af00      	add	r7, sp, #0
 80102fe:	60f8      	str	r0, [r7, #12]
 8010300:	60b9      	str	r1, [r7, #8]
 8010302:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010304:	68bb      	ldr	r3, [r7, #8]
 8010306:	f003 031f 	and.w	r3, r3, #31
 801030a:	2201      	movs	r2, #1
 801030c:	fa02 f303 	lsl.w	r3, r2, r3
 8010310:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8010312:	68fb      	ldr	r3, [r7, #12]
 8010314:	6a1a      	ldr	r2, [r3, #32]
 8010316:	697b      	ldr	r3, [r7, #20]
 8010318:	43db      	mvns	r3, r3
 801031a:	401a      	ands	r2, r3
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010320:	68fb      	ldr	r3, [r7, #12]
 8010322:	6a1a      	ldr	r2, [r3, #32]
 8010324:	68bb      	ldr	r3, [r7, #8]
 8010326:	f003 031f 	and.w	r3, r3, #31
 801032a:	6879      	ldr	r1, [r7, #4]
 801032c:	fa01 f303 	lsl.w	r3, r1, r3
 8010330:	431a      	orrs	r2, r3
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	621a      	str	r2, [r3, #32]
}
 8010336:	bf00      	nop
 8010338:	371c      	adds	r7, #28
 801033a:	46bd      	mov	sp, r7
 801033c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010340:	4770      	bx	lr
	...

08010344 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010344:	b480      	push	{r7}
 8010346:	b085      	sub	sp, #20
 8010348:	af00      	add	r7, sp, #0
 801034a:	6078      	str	r0, [r7, #4]
 801034c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010354:	2b01      	cmp	r3, #1
 8010356:	d101      	bne.n	801035c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010358:	2302      	movs	r3, #2
 801035a:	e05a      	b.n	8010412 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	2201      	movs	r2, #1
 8010360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	2202      	movs	r2, #2
 8010368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	685b      	ldr	r3, [r3, #4]
 8010372:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	689b      	ldr	r3, [r3, #8]
 801037a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801037c:	68fb      	ldr	r3, [r7, #12]
 801037e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010382:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010384:	683b      	ldr	r3, [r7, #0]
 8010386:	681b      	ldr	r3, [r3, #0]
 8010388:	68fa      	ldr	r2, [r7, #12]
 801038a:	4313      	orrs	r3, r2
 801038c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	681b      	ldr	r3, [r3, #0]
 8010392:	68fa      	ldr	r2, [r7, #12]
 8010394:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	4a21      	ldr	r2, [pc, #132]	@ (8010420 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 801039c:	4293      	cmp	r3, r2
 801039e:	d022      	beq.n	80103e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80103a8:	d01d      	beq.n	80103e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	681b      	ldr	r3, [r3, #0]
 80103ae:	4a1d      	ldr	r2, [pc, #116]	@ (8010424 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80103b0:	4293      	cmp	r3, r2
 80103b2:	d018      	beq.n	80103e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	4a1b      	ldr	r2, [pc, #108]	@ (8010428 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80103ba:	4293      	cmp	r3, r2
 80103bc:	d013      	beq.n	80103e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	4a1a      	ldr	r2, [pc, #104]	@ (801042c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80103c4:	4293      	cmp	r3, r2
 80103c6:	d00e      	beq.n	80103e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	681b      	ldr	r3, [r3, #0]
 80103cc:	4a18      	ldr	r2, [pc, #96]	@ (8010430 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80103ce:	4293      	cmp	r3, r2
 80103d0:	d009      	beq.n	80103e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	4a17      	ldr	r2, [pc, #92]	@ (8010434 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80103d8:	4293      	cmp	r3, r2
 80103da:	d004      	beq.n	80103e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	681b      	ldr	r3, [r3, #0]
 80103e0:	4a15      	ldr	r2, [pc, #84]	@ (8010438 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80103e2:	4293      	cmp	r3, r2
 80103e4:	d10c      	bne.n	8010400 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80103e6:	68bb      	ldr	r3, [r7, #8]
 80103e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80103ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80103ee:	683b      	ldr	r3, [r7, #0]
 80103f0:	685b      	ldr	r3, [r3, #4]
 80103f2:	68ba      	ldr	r2, [r7, #8]
 80103f4:	4313      	orrs	r3, r2
 80103f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	68ba      	ldr	r2, [r7, #8]
 80103fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	2201      	movs	r2, #1
 8010404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	2200      	movs	r2, #0
 801040c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010410:	2300      	movs	r3, #0
}
 8010412:	4618      	mov	r0, r3
 8010414:	3714      	adds	r7, #20
 8010416:	46bd      	mov	sp, r7
 8010418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801041c:	4770      	bx	lr
 801041e:	bf00      	nop
 8010420:	40010000 	.word	0x40010000
 8010424:	40000400 	.word	0x40000400
 8010428:	40000800 	.word	0x40000800
 801042c:	40000c00 	.word	0x40000c00
 8010430:	40010400 	.word	0x40010400
 8010434:	40014000 	.word	0x40014000
 8010438:	40001800 	.word	0x40001800

0801043c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 801043c:	b480      	push	{r7}
 801043e:	b085      	sub	sp, #20
 8010440:	af00      	add	r7, sp, #0
 8010442:	6078      	str	r0, [r7, #4]
 8010444:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8010446:	2300      	movs	r3, #0
 8010448:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010450:	2b01      	cmp	r3, #1
 8010452:	d101      	bne.n	8010458 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8010454:	2302      	movs	r3, #2
 8010456:	e03d      	b.n	80104d4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	2201      	movs	r2, #1
 801045c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8010466:	683b      	ldr	r3, [r7, #0]
 8010468:	68db      	ldr	r3, [r3, #12]
 801046a:	4313      	orrs	r3, r2
 801046c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8010474:	683b      	ldr	r3, [r7, #0]
 8010476:	689b      	ldr	r3, [r3, #8]
 8010478:	4313      	orrs	r3, r2
 801047a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 801047c:	68fb      	ldr	r3, [r7, #12]
 801047e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8010482:	683b      	ldr	r3, [r7, #0]
 8010484:	685b      	ldr	r3, [r3, #4]
 8010486:	4313      	orrs	r3, r2
 8010488:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801048a:	68fb      	ldr	r3, [r7, #12]
 801048c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8010490:	683b      	ldr	r3, [r7, #0]
 8010492:	681b      	ldr	r3, [r3, #0]
 8010494:	4313      	orrs	r3, r2
 8010496:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8010498:	68fb      	ldr	r3, [r7, #12]
 801049a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801049e:	683b      	ldr	r3, [r7, #0]
 80104a0:	691b      	ldr	r3, [r3, #16]
 80104a2:	4313      	orrs	r3, r2
 80104a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80104a6:	68fb      	ldr	r3, [r7, #12]
 80104a8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80104ac:	683b      	ldr	r3, [r7, #0]
 80104ae:	695b      	ldr	r3, [r3, #20]
 80104b0:	4313      	orrs	r3, r2
 80104b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80104ba:	683b      	ldr	r3, [r7, #0]
 80104bc:	69db      	ldr	r3, [r3, #28]
 80104be:	4313      	orrs	r3, r2
 80104c0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	681b      	ldr	r3, [r3, #0]
 80104c6:	68fa      	ldr	r2, [r7, #12]
 80104c8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	2200      	movs	r2, #0
 80104ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80104d2:	2300      	movs	r3, #0
}
 80104d4:	4618      	mov	r0, r3
 80104d6:	3714      	adds	r7, #20
 80104d8:	46bd      	mov	sp, r7
 80104da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104de:	4770      	bx	lr

080104e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80104e0:	b480      	push	{r7}
 80104e2:	b083      	sub	sp, #12
 80104e4:	af00      	add	r7, sp, #0
 80104e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80104e8:	bf00      	nop
 80104ea:	370c      	adds	r7, #12
 80104ec:	46bd      	mov	sp, r7
 80104ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104f2:	4770      	bx	lr

080104f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80104f4:	b480      	push	{r7}
 80104f6:	b083      	sub	sp, #12
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80104fc:	bf00      	nop
 80104fe:	370c      	adds	r7, #12
 8010500:	46bd      	mov	sp, r7
 8010502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010506:	4770      	bx	lr

08010508 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010508:	b580      	push	{r7, lr}
 801050a:	b082      	sub	sp, #8
 801050c:	af00      	add	r7, sp, #0
 801050e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	2b00      	cmp	r3, #0
 8010514:	d101      	bne.n	801051a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010516:	2301      	movs	r3, #1
 8010518:	e042      	b.n	80105a0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010520:	b2db      	uxtb	r3, r3
 8010522:	2b00      	cmp	r3, #0
 8010524:	d106      	bne.n	8010534 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	2200      	movs	r2, #0
 801052a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801052e:	6878      	ldr	r0, [r7, #4]
 8010530:	f7fa fade 	bl	800aaf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	2224      	movs	r2, #36	@ 0x24
 8010538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	68da      	ldr	r2, [r3, #12]
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 801054a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 801054c:	6878      	ldr	r0, [r7, #4]
 801054e:	f000 fc7b 	bl	8010e48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	681b      	ldr	r3, [r3, #0]
 8010556:	691a      	ldr	r2, [r3, #16]
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	681b      	ldr	r3, [r3, #0]
 801055c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8010560:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	695a      	ldr	r2, [r3, #20]
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	681b      	ldr	r3, [r3, #0]
 801056c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8010570:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	681b      	ldr	r3, [r3, #0]
 8010576:	68da      	ldr	r2, [r3, #12]
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8010580:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	2200      	movs	r2, #0
 8010586:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	2220      	movs	r2, #32
 801058c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	2220      	movs	r2, #32
 8010594:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	2200      	movs	r2, #0
 801059c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 801059e:	2300      	movs	r3, #0
}
 80105a0:	4618      	mov	r0, r3
 80105a2:	3708      	adds	r7, #8
 80105a4:	46bd      	mov	sp, r7
 80105a6:	bd80      	pop	{r7, pc}

080105a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80105a8:	b580      	push	{r7, lr}
 80105aa:	b0ba      	sub	sp, #232	@ 0xe8
 80105ac:	af00      	add	r7, sp, #0
 80105ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	681b      	ldr	r3, [r3, #0]
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	681b      	ldr	r3, [r3, #0]
 80105be:	68db      	ldr	r3, [r3, #12]
 80105c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	681b      	ldr	r3, [r3, #0]
 80105c8:	695b      	ldr	r3, [r3, #20]
 80105ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80105ce:	2300      	movs	r3, #0
 80105d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80105d4:	2300      	movs	r3, #0
 80105d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80105da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80105de:	f003 030f 	and.w	r3, r3, #15
 80105e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80105e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d10f      	bne.n	801060e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80105ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80105f2:	f003 0320 	and.w	r3, r3, #32
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d009      	beq.n	801060e <HAL_UART_IRQHandler+0x66>
 80105fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80105fe:	f003 0320 	and.w	r3, r3, #32
 8010602:	2b00      	cmp	r3, #0
 8010604:	d003      	beq.n	801060e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8010606:	6878      	ldr	r0, [r7, #4]
 8010608:	f000 fb5f 	bl	8010cca <UART_Receive_IT>
      return;
 801060c:	e25b      	b.n	8010ac6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 801060e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010612:	2b00      	cmp	r3, #0
 8010614:	f000 80de 	beq.w	80107d4 <HAL_UART_IRQHandler+0x22c>
 8010618:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801061c:	f003 0301 	and.w	r3, r3, #1
 8010620:	2b00      	cmp	r3, #0
 8010622:	d106      	bne.n	8010632 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8010624:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010628:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 801062c:	2b00      	cmp	r3, #0
 801062e:	f000 80d1 	beq.w	80107d4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8010632:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010636:	f003 0301 	and.w	r3, r3, #1
 801063a:	2b00      	cmp	r3, #0
 801063c:	d00b      	beq.n	8010656 <HAL_UART_IRQHandler+0xae>
 801063e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010642:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010646:	2b00      	cmp	r3, #0
 8010648:	d005      	beq.n	8010656 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801064e:	f043 0201 	orr.w	r2, r3, #1
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8010656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801065a:	f003 0304 	and.w	r3, r3, #4
 801065e:	2b00      	cmp	r3, #0
 8010660:	d00b      	beq.n	801067a <HAL_UART_IRQHandler+0xd2>
 8010662:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010666:	f003 0301 	and.w	r3, r3, #1
 801066a:	2b00      	cmp	r3, #0
 801066c:	d005      	beq.n	801067a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010672:	f043 0202 	orr.w	r2, r3, #2
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 801067a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801067e:	f003 0302 	and.w	r3, r3, #2
 8010682:	2b00      	cmp	r3, #0
 8010684:	d00b      	beq.n	801069e <HAL_UART_IRQHandler+0xf6>
 8010686:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801068a:	f003 0301 	and.w	r3, r3, #1
 801068e:	2b00      	cmp	r3, #0
 8010690:	d005      	beq.n	801069e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010696:	f043 0204 	orr.w	r2, r3, #4
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 801069e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80106a2:	f003 0308 	and.w	r3, r3, #8
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d011      	beq.n	80106ce <HAL_UART_IRQHandler+0x126>
 80106aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80106ae:	f003 0320 	and.w	r3, r3, #32
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d105      	bne.n	80106c2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80106b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80106ba:	f003 0301 	and.w	r3, r3, #1
 80106be:	2b00      	cmp	r3, #0
 80106c0:	d005      	beq.n	80106ce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80106c6:	f043 0208 	orr.w	r2, r3, #8
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	f000 81f2 	beq.w	8010abc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80106d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80106dc:	f003 0320 	and.w	r3, r3, #32
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d008      	beq.n	80106f6 <HAL_UART_IRQHandler+0x14e>
 80106e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80106e8:	f003 0320 	and.w	r3, r3, #32
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d002      	beq.n	80106f6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80106f0:	6878      	ldr	r0, [r7, #4]
 80106f2:	f000 faea 	bl	8010cca <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	681b      	ldr	r3, [r3, #0]
 80106fa:	695b      	ldr	r3, [r3, #20]
 80106fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010700:	2b40      	cmp	r3, #64	@ 0x40
 8010702:	bf0c      	ite	eq
 8010704:	2301      	moveq	r3, #1
 8010706:	2300      	movne	r3, #0
 8010708:	b2db      	uxtb	r3, r3
 801070a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010712:	f003 0308 	and.w	r3, r3, #8
 8010716:	2b00      	cmp	r3, #0
 8010718:	d103      	bne.n	8010722 <HAL_UART_IRQHandler+0x17a>
 801071a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801071e:	2b00      	cmp	r3, #0
 8010720:	d04f      	beq.n	80107c2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010722:	6878      	ldr	r0, [r7, #4]
 8010724:	f000 f9f2 	bl	8010b0c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	695b      	ldr	r3, [r3, #20]
 801072e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010732:	2b40      	cmp	r3, #64	@ 0x40
 8010734:	d141      	bne.n	80107ba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	3314      	adds	r3, #20
 801073c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010740:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010744:	e853 3f00 	ldrex	r3, [r3]
 8010748:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 801074c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010750:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010754:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	3314      	adds	r3, #20
 801075e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8010762:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8010766:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801076a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 801076e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8010772:	e841 2300 	strex	r3, r2, [r1]
 8010776:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 801077a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801077e:	2b00      	cmp	r3, #0
 8010780:	d1d9      	bne.n	8010736 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010786:	2b00      	cmp	r3, #0
 8010788:	d013      	beq.n	80107b2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801078e:	4a7e      	ldr	r2, [pc, #504]	@ (8010988 <HAL_UART_IRQHandler+0x3e0>)
 8010790:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010796:	4618      	mov	r0, r3
 8010798:	f7fc fdc8 	bl	800d32c <HAL_DMA_Abort_IT>
 801079c:	4603      	mov	r3, r0
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d016      	beq.n	80107d0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80107a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80107a8:	687a      	ldr	r2, [r7, #4]
 80107aa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80107ac:	4610      	mov	r0, r2
 80107ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80107b0:	e00e      	b.n	80107d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80107b2:	6878      	ldr	r0, [r7, #4]
 80107b4:	f000 f994 	bl	8010ae0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80107b8:	e00a      	b.n	80107d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80107ba:	6878      	ldr	r0, [r7, #4]
 80107bc:	f000 f990 	bl	8010ae0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80107c0:	e006      	b.n	80107d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80107c2:	6878      	ldr	r0, [r7, #4]
 80107c4:	f000 f98c 	bl	8010ae0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	2200      	movs	r2, #0
 80107cc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80107ce:	e175      	b.n	8010abc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80107d0:	bf00      	nop
    return;
 80107d2:	e173      	b.n	8010abc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80107d8:	2b01      	cmp	r3, #1
 80107da:	f040 814f 	bne.w	8010a7c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80107de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80107e2:	f003 0310 	and.w	r3, r3, #16
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	f000 8148 	beq.w	8010a7c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80107ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80107f0:	f003 0310 	and.w	r3, r3, #16
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	f000 8141 	beq.w	8010a7c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80107fa:	2300      	movs	r3, #0
 80107fc:	60bb      	str	r3, [r7, #8]
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	681b      	ldr	r3, [r3, #0]
 8010802:	681b      	ldr	r3, [r3, #0]
 8010804:	60bb      	str	r3, [r7, #8]
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	681b      	ldr	r3, [r3, #0]
 801080a:	685b      	ldr	r3, [r3, #4]
 801080c:	60bb      	str	r3, [r7, #8]
 801080e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	695b      	ldr	r3, [r3, #20]
 8010816:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801081a:	2b40      	cmp	r3, #64	@ 0x40
 801081c:	f040 80b6 	bne.w	801098c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010824:	681b      	ldr	r3, [r3, #0]
 8010826:	685b      	ldr	r3, [r3, #4]
 8010828:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 801082c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8010830:	2b00      	cmp	r3, #0
 8010832:	f000 8145 	beq.w	8010ac0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801083a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801083e:	429a      	cmp	r2, r3
 8010840:	f080 813e 	bcs.w	8010ac0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801084a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010850:	69db      	ldr	r3, [r3, #28]
 8010852:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010856:	f000 8088 	beq.w	801096a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	330c      	adds	r3, #12
 8010860:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010864:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010868:	e853 3f00 	ldrex	r3, [r3]
 801086c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8010870:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010874:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010878:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	681b      	ldr	r3, [r3, #0]
 8010880:	330c      	adds	r3, #12
 8010882:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8010886:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 801088a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801088e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8010892:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8010896:	e841 2300 	strex	r3, r2, [r1]
 801089a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 801089e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	d1d9      	bne.n	801085a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	3314      	adds	r3, #20
 80108ac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80108b0:	e853 3f00 	ldrex	r3, [r3]
 80108b4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80108b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80108b8:	f023 0301 	bic.w	r3, r3, #1
 80108bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	681b      	ldr	r3, [r3, #0]
 80108c4:	3314      	adds	r3, #20
 80108c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80108ca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80108ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108d0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80108d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80108d6:	e841 2300 	strex	r3, r2, [r1]
 80108da:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80108dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80108de:	2b00      	cmp	r3, #0
 80108e0:	d1e1      	bne.n	80108a6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	681b      	ldr	r3, [r3, #0]
 80108e6:	3314      	adds	r3, #20
 80108e8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80108ec:	e853 3f00 	ldrex	r3, [r3]
 80108f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80108f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80108f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80108f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	681b      	ldr	r3, [r3, #0]
 8010900:	3314      	adds	r3, #20
 8010902:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8010906:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8010908:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801090a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801090c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801090e:	e841 2300 	strex	r3, r2, [r1]
 8010912:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8010914:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010916:	2b00      	cmp	r3, #0
 8010918:	d1e3      	bne.n	80108e2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	2220      	movs	r2, #32
 801091e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	2200      	movs	r2, #0
 8010926:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	681b      	ldr	r3, [r3, #0]
 801092c:	330c      	adds	r3, #12
 801092e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010930:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010932:	e853 3f00 	ldrex	r3, [r3]
 8010936:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010938:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801093a:	f023 0310 	bic.w	r3, r3, #16
 801093e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	330c      	adds	r3, #12
 8010948:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 801094c:	65ba      	str	r2, [r7, #88]	@ 0x58
 801094e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010950:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010952:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010954:	e841 2300 	strex	r3, r2, [r1]
 8010958:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801095a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801095c:	2b00      	cmp	r3, #0
 801095e:	d1e3      	bne.n	8010928 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010964:	4618      	mov	r0, r3
 8010966:	f7fc fc71 	bl	800d24c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	2202      	movs	r2, #2
 801096e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8010978:	b29b      	uxth	r3, r3
 801097a:	1ad3      	subs	r3, r2, r3
 801097c:	b29b      	uxth	r3, r3
 801097e:	4619      	mov	r1, r3
 8010980:	6878      	ldr	r0, [r7, #4]
 8010982:	f000 f8b7 	bl	8010af4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8010986:	e09b      	b.n	8010ac0 <HAL_UART_IRQHandler+0x518>
 8010988:	08010bd3 	.word	0x08010bd3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8010994:	b29b      	uxth	r3, r3
 8010996:	1ad3      	subs	r3, r2, r3
 8010998:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80109a0:	b29b      	uxth	r3, r3
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	f000 808e 	beq.w	8010ac4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80109a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	f000 8089 	beq.w	8010ac4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	681b      	ldr	r3, [r3, #0]
 80109b6:	330c      	adds	r3, #12
 80109b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109bc:	e853 3f00 	ldrex	r3, [r3]
 80109c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80109c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80109c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80109c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	330c      	adds	r3, #12
 80109d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80109d6:	647a      	str	r2, [r7, #68]	@ 0x44
 80109d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80109dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80109de:	e841 2300 	strex	r3, r2, [r1]
 80109e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80109e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d1e3      	bne.n	80109b2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	681b      	ldr	r3, [r3, #0]
 80109ee:	3314      	adds	r3, #20
 80109f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109f4:	e853 3f00 	ldrex	r3, [r3]
 80109f8:	623b      	str	r3, [r7, #32]
   return(result);
 80109fa:	6a3b      	ldr	r3, [r7, #32]
 80109fc:	f023 0301 	bic.w	r3, r3, #1
 8010a00:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	681b      	ldr	r3, [r3, #0]
 8010a08:	3314      	adds	r3, #20
 8010a0a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8010a0e:	633a      	str	r2, [r7, #48]	@ 0x30
 8010a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010a14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a16:	e841 2300 	strex	r3, r2, [r1]
 8010a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	d1e3      	bne.n	80109ea <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	2220      	movs	r2, #32
 8010a26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	2200      	movs	r2, #0
 8010a2e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	330c      	adds	r3, #12
 8010a36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a38:	693b      	ldr	r3, [r7, #16]
 8010a3a:	e853 3f00 	ldrex	r3, [r3]
 8010a3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8010a40:	68fb      	ldr	r3, [r7, #12]
 8010a42:	f023 0310 	bic.w	r3, r3, #16
 8010a46:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	681b      	ldr	r3, [r3, #0]
 8010a4e:	330c      	adds	r3, #12
 8010a50:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8010a54:	61fa      	str	r2, [r7, #28]
 8010a56:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a58:	69b9      	ldr	r1, [r7, #24]
 8010a5a:	69fa      	ldr	r2, [r7, #28]
 8010a5c:	e841 2300 	strex	r3, r2, [r1]
 8010a60:	617b      	str	r3, [r7, #20]
   return(result);
 8010a62:	697b      	ldr	r3, [r7, #20]
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	d1e3      	bne.n	8010a30 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	2202      	movs	r2, #2
 8010a6c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010a6e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8010a72:	4619      	mov	r1, r3
 8010a74:	6878      	ldr	r0, [r7, #4]
 8010a76:	f000 f83d 	bl	8010af4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8010a7a:	e023      	b.n	8010ac4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8010a7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010a80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d009      	beq.n	8010a9c <HAL_UART_IRQHandler+0x4f4>
 8010a88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010a8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	d003      	beq.n	8010a9c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8010a94:	6878      	ldr	r0, [r7, #4]
 8010a96:	f000 f8b0 	bl	8010bfa <UART_Transmit_IT>
    return;
 8010a9a:	e014      	b.n	8010ac6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8010a9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d00e      	beq.n	8010ac6 <HAL_UART_IRQHandler+0x51e>
 8010aa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010aac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	d008      	beq.n	8010ac6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8010ab4:	6878      	ldr	r0, [r7, #4]
 8010ab6:	f000 f8f0 	bl	8010c9a <UART_EndTransmit_IT>
    return;
 8010aba:	e004      	b.n	8010ac6 <HAL_UART_IRQHandler+0x51e>
    return;
 8010abc:	bf00      	nop
 8010abe:	e002      	b.n	8010ac6 <HAL_UART_IRQHandler+0x51e>
      return;
 8010ac0:	bf00      	nop
 8010ac2:	e000      	b.n	8010ac6 <HAL_UART_IRQHandler+0x51e>
      return;
 8010ac4:	bf00      	nop
  }
}
 8010ac6:	37e8      	adds	r7, #232	@ 0xe8
 8010ac8:	46bd      	mov	sp, r7
 8010aca:	bd80      	pop	{r7, pc}

08010acc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8010acc:	b480      	push	{r7}
 8010ace:	b083      	sub	sp, #12
 8010ad0:	af00      	add	r7, sp, #0
 8010ad2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8010ad4:	bf00      	nop
 8010ad6:	370c      	adds	r7, #12
 8010ad8:	46bd      	mov	sp, r7
 8010ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ade:	4770      	bx	lr

08010ae0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8010ae0:	b480      	push	{r7}
 8010ae2:	b083      	sub	sp, #12
 8010ae4:	af00      	add	r7, sp, #0
 8010ae6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8010ae8:	bf00      	nop
 8010aea:	370c      	adds	r7, #12
 8010aec:	46bd      	mov	sp, r7
 8010aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af2:	4770      	bx	lr

08010af4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010af4:	b480      	push	{r7}
 8010af6:	b083      	sub	sp, #12
 8010af8:	af00      	add	r7, sp, #0
 8010afa:	6078      	str	r0, [r7, #4]
 8010afc:	460b      	mov	r3, r1
 8010afe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8010b00:	bf00      	nop
 8010b02:	370c      	adds	r7, #12
 8010b04:	46bd      	mov	sp, r7
 8010b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b0a:	4770      	bx	lr

08010b0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010b0c:	b480      	push	{r7}
 8010b0e:	b095      	sub	sp, #84	@ 0x54
 8010b10:	af00      	add	r7, sp, #0
 8010b12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	681b      	ldr	r3, [r3, #0]
 8010b18:	330c      	adds	r3, #12
 8010b1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b1e:	e853 3f00 	ldrex	r3, [r3]
 8010b22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010b2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	330c      	adds	r3, #12
 8010b32:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010b34:	643a      	str	r2, [r7, #64]	@ 0x40
 8010b36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010b3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010b3c:	e841 2300 	strex	r3, r2, [r1]
 8010b40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d1e5      	bne.n	8010b14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	681b      	ldr	r3, [r3, #0]
 8010b4c:	3314      	adds	r3, #20
 8010b4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b50:	6a3b      	ldr	r3, [r7, #32]
 8010b52:	e853 3f00 	ldrex	r3, [r3]
 8010b56:	61fb      	str	r3, [r7, #28]
   return(result);
 8010b58:	69fb      	ldr	r3, [r7, #28]
 8010b5a:	f023 0301 	bic.w	r3, r3, #1
 8010b5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	681b      	ldr	r3, [r3, #0]
 8010b64:	3314      	adds	r3, #20
 8010b66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010b68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010b6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010b70:	e841 2300 	strex	r3, r2, [r1]
 8010b74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d1e5      	bne.n	8010b48 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010b80:	2b01      	cmp	r3, #1
 8010b82:	d119      	bne.n	8010bb8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	681b      	ldr	r3, [r3, #0]
 8010b88:	330c      	adds	r3, #12
 8010b8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b8c:	68fb      	ldr	r3, [r7, #12]
 8010b8e:	e853 3f00 	ldrex	r3, [r3]
 8010b92:	60bb      	str	r3, [r7, #8]
   return(result);
 8010b94:	68bb      	ldr	r3, [r7, #8]
 8010b96:	f023 0310 	bic.w	r3, r3, #16
 8010b9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	330c      	adds	r3, #12
 8010ba2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010ba4:	61ba      	str	r2, [r7, #24]
 8010ba6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ba8:	6979      	ldr	r1, [r7, #20]
 8010baa:	69ba      	ldr	r2, [r7, #24]
 8010bac:	e841 2300 	strex	r3, r2, [r1]
 8010bb0:	613b      	str	r3, [r7, #16]
   return(result);
 8010bb2:	693b      	ldr	r3, [r7, #16]
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	d1e5      	bne.n	8010b84 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	2220      	movs	r2, #32
 8010bbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	2200      	movs	r2, #0
 8010bc4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8010bc6:	bf00      	nop
 8010bc8:	3754      	adds	r7, #84	@ 0x54
 8010bca:	46bd      	mov	sp, r7
 8010bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bd0:	4770      	bx	lr

08010bd2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010bd2:	b580      	push	{r7, lr}
 8010bd4:	b084      	sub	sp, #16
 8010bd6:	af00      	add	r7, sp, #0
 8010bd8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010bde:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8010be0:	68fb      	ldr	r3, [r7, #12]
 8010be2:	2200      	movs	r2, #0
 8010be4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	2200      	movs	r2, #0
 8010bea:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010bec:	68f8      	ldr	r0, [r7, #12]
 8010bee:	f7ff ff77 	bl	8010ae0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010bf2:	bf00      	nop
 8010bf4:	3710      	adds	r7, #16
 8010bf6:	46bd      	mov	sp, r7
 8010bf8:	bd80      	pop	{r7, pc}

08010bfa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8010bfa:	b480      	push	{r7}
 8010bfc:	b085      	sub	sp, #20
 8010bfe:	af00      	add	r7, sp, #0
 8010c00:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010c08:	b2db      	uxtb	r3, r3
 8010c0a:	2b21      	cmp	r3, #33	@ 0x21
 8010c0c:	d13e      	bne.n	8010c8c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	689b      	ldr	r3, [r3, #8]
 8010c12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010c16:	d114      	bne.n	8010c42 <UART_Transmit_IT+0x48>
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	691b      	ldr	r3, [r3, #16]
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d110      	bne.n	8010c42 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	6a1b      	ldr	r3, [r3, #32]
 8010c24:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8010c26:	68fb      	ldr	r3, [r7, #12]
 8010c28:	881b      	ldrh	r3, [r3, #0]
 8010c2a:	461a      	mov	r2, r3
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010c34:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	6a1b      	ldr	r3, [r3, #32]
 8010c3a:	1c9a      	adds	r2, r3, #2
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	621a      	str	r2, [r3, #32]
 8010c40:	e008      	b.n	8010c54 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	6a1b      	ldr	r3, [r3, #32]
 8010c46:	1c59      	adds	r1, r3, #1
 8010c48:	687a      	ldr	r2, [r7, #4]
 8010c4a:	6211      	str	r1, [r2, #32]
 8010c4c:	781a      	ldrb	r2, [r3, #0]
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	681b      	ldr	r3, [r3, #0]
 8010c52:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8010c58:	b29b      	uxth	r3, r3
 8010c5a:	3b01      	subs	r3, #1
 8010c5c:	b29b      	uxth	r3, r3
 8010c5e:	687a      	ldr	r2, [r7, #4]
 8010c60:	4619      	mov	r1, r3
 8010c62:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d10f      	bne.n	8010c88 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	681b      	ldr	r3, [r3, #0]
 8010c6c:	68da      	ldr	r2, [r3, #12]
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	681b      	ldr	r3, [r3, #0]
 8010c72:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8010c76:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	681b      	ldr	r3, [r3, #0]
 8010c7c:	68da      	ldr	r2, [r3, #12]
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010c86:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8010c88:	2300      	movs	r3, #0
 8010c8a:	e000      	b.n	8010c8e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8010c8c:	2302      	movs	r3, #2
  }
}
 8010c8e:	4618      	mov	r0, r3
 8010c90:	3714      	adds	r7, #20
 8010c92:	46bd      	mov	sp, r7
 8010c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c98:	4770      	bx	lr

08010c9a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010c9a:	b580      	push	{r7, lr}
 8010c9c:	b082      	sub	sp, #8
 8010c9e:	af00      	add	r7, sp, #0
 8010ca0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	681b      	ldr	r3, [r3, #0]
 8010ca6:	68da      	ldr	r2, [r3, #12]
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	681b      	ldr	r3, [r3, #0]
 8010cac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8010cb0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	2220      	movs	r2, #32
 8010cb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010cba:	6878      	ldr	r0, [r7, #4]
 8010cbc:	f7f9 fc9c 	bl	800a5f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8010cc0:	2300      	movs	r3, #0
}
 8010cc2:	4618      	mov	r0, r3
 8010cc4:	3708      	adds	r7, #8
 8010cc6:	46bd      	mov	sp, r7
 8010cc8:	bd80      	pop	{r7, pc}

08010cca <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8010cca:	b580      	push	{r7, lr}
 8010ccc:	b08c      	sub	sp, #48	@ 0x30
 8010cce:	af00      	add	r7, sp, #0
 8010cd0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8010cd8:	b2db      	uxtb	r3, r3
 8010cda:	2b22      	cmp	r3, #34	@ 0x22
 8010cdc:	f040 80ae 	bne.w	8010e3c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	689b      	ldr	r3, [r3, #8]
 8010ce4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010ce8:	d117      	bne.n	8010d1a <UART_Receive_IT+0x50>
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	691b      	ldr	r3, [r3, #16]
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	d113      	bne.n	8010d1a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8010cf2:	2300      	movs	r3, #0
 8010cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	681b      	ldr	r3, [r3, #0]
 8010d00:	685b      	ldr	r3, [r3, #4]
 8010d02:	b29b      	uxth	r3, r3
 8010d04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010d08:	b29a      	uxth	r2, r3
 8010d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d0c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d12:	1c9a      	adds	r2, r3, #2
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	629a      	str	r2, [r3, #40]	@ 0x28
 8010d18:	e026      	b.n	8010d68 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8010d20:	2300      	movs	r3, #0
 8010d22:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	689b      	ldr	r3, [r3, #8]
 8010d28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010d2c:	d007      	beq.n	8010d3e <UART_Receive_IT+0x74>
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	689b      	ldr	r3, [r3, #8]
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d10a      	bne.n	8010d4c <UART_Receive_IT+0x82>
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	691b      	ldr	r3, [r3, #16]
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	d106      	bne.n	8010d4c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	685b      	ldr	r3, [r3, #4]
 8010d44:	b2da      	uxtb	r2, r3
 8010d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d48:	701a      	strb	r2, [r3, #0]
 8010d4a:	e008      	b.n	8010d5e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	681b      	ldr	r3, [r3, #0]
 8010d50:	685b      	ldr	r3, [r3, #4]
 8010d52:	b2db      	uxtb	r3, r3
 8010d54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010d58:	b2da      	uxtb	r2, r3
 8010d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d5c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d62:	1c5a      	adds	r2, r3, #1
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8010d6c:	b29b      	uxth	r3, r3
 8010d6e:	3b01      	subs	r3, #1
 8010d70:	b29b      	uxth	r3, r3
 8010d72:	687a      	ldr	r2, [r7, #4]
 8010d74:	4619      	mov	r1, r3
 8010d76:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8010d78:	2b00      	cmp	r3, #0
 8010d7a:	d15d      	bne.n	8010e38 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	68da      	ldr	r2, [r3, #12]
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	681b      	ldr	r3, [r3, #0]
 8010d86:	f022 0220 	bic.w	r2, r2, #32
 8010d8a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	68da      	ldr	r2, [r3, #12]
 8010d92:	687b      	ldr	r3, [r7, #4]
 8010d94:	681b      	ldr	r3, [r3, #0]
 8010d96:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8010d9a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	681b      	ldr	r3, [r3, #0]
 8010da0:	695a      	ldr	r2, [r3, #20]
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	f022 0201 	bic.w	r2, r2, #1
 8010daa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	2220      	movs	r2, #32
 8010db0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	2200      	movs	r2, #0
 8010db8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010dbe:	2b01      	cmp	r3, #1
 8010dc0:	d135      	bne.n	8010e2e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	2200      	movs	r2, #0
 8010dc6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	681b      	ldr	r3, [r3, #0]
 8010dcc:	330c      	adds	r3, #12
 8010dce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010dd0:	697b      	ldr	r3, [r7, #20]
 8010dd2:	e853 3f00 	ldrex	r3, [r3]
 8010dd6:	613b      	str	r3, [r7, #16]
   return(result);
 8010dd8:	693b      	ldr	r3, [r7, #16]
 8010dda:	f023 0310 	bic.w	r3, r3, #16
 8010dde:	627b      	str	r3, [r7, #36]	@ 0x24
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	330c      	adds	r3, #12
 8010de6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010de8:	623a      	str	r2, [r7, #32]
 8010dea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010dec:	69f9      	ldr	r1, [r7, #28]
 8010dee:	6a3a      	ldr	r2, [r7, #32]
 8010df0:	e841 2300 	strex	r3, r2, [r1]
 8010df4:	61bb      	str	r3, [r7, #24]
   return(result);
 8010df6:	69bb      	ldr	r3, [r7, #24]
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d1e5      	bne.n	8010dc8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	681b      	ldr	r3, [r3, #0]
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	f003 0310 	and.w	r3, r3, #16
 8010e06:	2b10      	cmp	r3, #16
 8010e08:	d10a      	bne.n	8010e20 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8010e0a:	2300      	movs	r3, #0
 8010e0c:	60fb      	str	r3, [r7, #12]
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	681b      	ldr	r3, [r3, #0]
 8010e12:	681b      	ldr	r3, [r3, #0]
 8010e14:	60fb      	str	r3, [r7, #12]
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	681b      	ldr	r3, [r3, #0]
 8010e1a:	685b      	ldr	r3, [r3, #4]
 8010e1c:	60fb      	str	r3, [r7, #12]
 8010e1e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8010e24:	4619      	mov	r1, r3
 8010e26:	6878      	ldr	r0, [r7, #4]
 8010e28:	f7ff fe64 	bl	8010af4 <HAL_UARTEx_RxEventCallback>
 8010e2c:	e002      	b.n	8010e34 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8010e2e:	6878      	ldr	r0, [r7, #4]
 8010e30:	f7ff fe4c 	bl	8010acc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8010e34:	2300      	movs	r3, #0
 8010e36:	e002      	b.n	8010e3e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8010e38:	2300      	movs	r3, #0
 8010e3a:	e000      	b.n	8010e3e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8010e3c:	2302      	movs	r3, #2
  }
}
 8010e3e:	4618      	mov	r0, r3
 8010e40:	3730      	adds	r7, #48	@ 0x30
 8010e42:	46bd      	mov	sp, r7
 8010e44:	bd80      	pop	{r7, pc}
	...

08010e48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010e48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010e4c:	b0c0      	sub	sp, #256	@ 0x100
 8010e4e:	af00      	add	r7, sp, #0
 8010e50:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010e58:	681b      	ldr	r3, [r3, #0]
 8010e5a:	691b      	ldr	r3, [r3, #16]
 8010e5c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8010e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010e64:	68d9      	ldr	r1, [r3, #12]
 8010e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010e6a:	681a      	ldr	r2, [r3, #0]
 8010e6c:	ea40 0301 	orr.w	r3, r0, r1
 8010e70:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010e72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010e76:	689a      	ldr	r2, [r3, #8]
 8010e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010e7c:	691b      	ldr	r3, [r3, #16]
 8010e7e:	431a      	orrs	r2, r3
 8010e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010e84:	695b      	ldr	r3, [r3, #20]
 8010e86:	431a      	orrs	r2, r3
 8010e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010e8c:	69db      	ldr	r3, [r3, #28]
 8010e8e:	4313      	orrs	r3, r2
 8010e90:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8010e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010e98:	681b      	ldr	r3, [r3, #0]
 8010e9a:	68db      	ldr	r3, [r3, #12]
 8010e9c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8010ea0:	f021 010c 	bic.w	r1, r1, #12
 8010ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010ea8:	681a      	ldr	r2, [r3, #0]
 8010eaa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8010eae:	430b      	orrs	r3, r1
 8010eb0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8010eb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	695b      	ldr	r3, [r3, #20]
 8010eba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8010ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010ec2:	6999      	ldr	r1, [r3, #24]
 8010ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010ec8:	681a      	ldr	r2, [r3, #0]
 8010eca:	ea40 0301 	orr.w	r3, r0, r1
 8010ece:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8010ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010ed4:	681a      	ldr	r2, [r3, #0]
 8010ed6:	4b8f      	ldr	r3, [pc, #572]	@ (8011114 <UART_SetConfig+0x2cc>)
 8010ed8:	429a      	cmp	r2, r3
 8010eda:	d005      	beq.n	8010ee8 <UART_SetConfig+0xa0>
 8010edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010ee0:	681a      	ldr	r2, [r3, #0]
 8010ee2:	4b8d      	ldr	r3, [pc, #564]	@ (8011118 <UART_SetConfig+0x2d0>)
 8010ee4:	429a      	cmp	r2, r3
 8010ee6:	d104      	bne.n	8010ef2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8010ee8:	f7fc ffb0 	bl	800de4c <HAL_RCC_GetPCLK2Freq>
 8010eec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8010ef0:	e003      	b.n	8010efa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8010ef2:	f7fc ff97 	bl	800de24 <HAL_RCC_GetPCLK1Freq>
 8010ef6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010efa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010efe:	69db      	ldr	r3, [r3, #28]
 8010f00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010f04:	f040 810c 	bne.w	8011120 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8010f08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010f0c:	2200      	movs	r2, #0
 8010f0e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8010f12:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8010f16:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8010f1a:	4622      	mov	r2, r4
 8010f1c:	462b      	mov	r3, r5
 8010f1e:	1891      	adds	r1, r2, r2
 8010f20:	65b9      	str	r1, [r7, #88]	@ 0x58
 8010f22:	415b      	adcs	r3, r3
 8010f24:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010f26:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8010f2a:	4621      	mov	r1, r4
 8010f2c:	eb12 0801 	adds.w	r8, r2, r1
 8010f30:	4629      	mov	r1, r5
 8010f32:	eb43 0901 	adc.w	r9, r3, r1
 8010f36:	f04f 0200 	mov.w	r2, #0
 8010f3a:	f04f 0300 	mov.w	r3, #0
 8010f3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8010f42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8010f46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8010f4a:	4690      	mov	r8, r2
 8010f4c:	4699      	mov	r9, r3
 8010f4e:	4623      	mov	r3, r4
 8010f50:	eb18 0303 	adds.w	r3, r8, r3
 8010f54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8010f58:	462b      	mov	r3, r5
 8010f5a:	eb49 0303 	adc.w	r3, r9, r3
 8010f5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8010f62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010f66:	685b      	ldr	r3, [r3, #4]
 8010f68:	2200      	movs	r2, #0
 8010f6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8010f6e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8010f72:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8010f76:	460b      	mov	r3, r1
 8010f78:	18db      	adds	r3, r3, r3
 8010f7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8010f7c:	4613      	mov	r3, r2
 8010f7e:	eb42 0303 	adc.w	r3, r2, r3
 8010f82:	657b      	str	r3, [r7, #84]	@ 0x54
 8010f84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8010f88:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8010f8c:	f7ef fe9c 	bl	8000cc8 <__aeabi_uldivmod>
 8010f90:	4602      	mov	r2, r0
 8010f92:	460b      	mov	r3, r1
 8010f94:	4b61      	ldr	r3, [pc, #388]	@ (801111c <UART_SetConfig+0x2d4>)
 8010f96:	fba3 2302 	umull	r2, r3, r3, r2
 8010f9a:	095b      	lsrs	r3, r3, #5
 8010f9c:	011c      	lsls	r4, r3, #4
 8010f9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010fa2:	2200      	movs	r2, #0
 8010fa4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010fa8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8010fac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8010fb0:	4642      	mov	r2, r8
 8010fb2:	464b      	mov	r3, r9
 8010fb4:	1891      	adds	r1, r2, r2
 8010fb6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8010fb8:	415b      	adcs	r3, r3
 8010fba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010fbc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8010fc0:	4641      	mov	r1, r8
 8010fc2:	eb12 0a01 	adds.w	sl, r2, r1
 8010fc6:	4649      	mov	r1, r9
 8010fc8:	eb43 0b01 	adc.w	fp, r3, r1
 8010fcc:	f04f 0200 	mov.w	r2, #0
 8010fd0:	f04f 0300 	mov.w	r3, #0
 8010fd4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8010fd8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8010fdc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010fe0:	4692      	mov	sl, r2
 8010fe2:	469b      	mov	fp, r3
 8010fe4:	4643      	mov	r3, r8
 8010fe6:	eb1a 0303 	adds.w	r3, sl, r3
 8010fea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8010fee:	464b      	mov	r3, r9
 8010ff0:	eb4b 0303 	adc.w	r3, fp, r3
 8010ff4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8010ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010ffc:	685b      	ldr	r3, [r3, #4]
 8010ffe:	2200      	movs	r2, #0
 8011000:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8011004:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8011008:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 801100c:	460b      	mov	r3, r1
 801100e:	18db      	adds	r3, r3, r3
 8011010:	643b      	str	r3, [r7, #64]	@ 0x40
 8011012:	4613      	mov	r3, r2
 8011014:	eb42 0303 	adc.w	r3, r2, r3
 8011018:	647b      	str	r3, [r7, #68]	@ 0x44
 801101a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 801101e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8011022:	f7ef fe51 	bl	8000cc8 <__aeabi_uldivmod>
 8011026:	4602      	mov	r2, r0
 8011028:	460b      	mov	r3, r1
 801102a:	4611      	mov	r1, r2
 801102c:	4b3b      	ldr	r3, [pc, #236]	@ (801111c <UART_SetConfig+0x2d4>)
 801102e:	fba3 2301 	umull	r2, r3, r3, r1
 8011032:	095b      	lsrs	r3, r3, #5
 8011034:	2264      	movs	r2, #100	@ 0x64
 8011036:	fb02 f303 	mul.w	r3, r2, r3
 801103a:	1acb      	subs	r3, r1, r3
 801103c:	00db      	lsls	r3, r3, #3
 801103e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8011042:	4b36      	ldr	r3, [pc, #216]	@ (801111c <UART_SetConfig+0x2d4>)
 8011044:	fba3 2302 	umull	r2, r3, r3, r2
 8011048:	095b      	lsrs	r3, r3, #5
 801104a:	005b      	lsls	r3, r3, #1
 801104c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8011050:	441c      	add	r4, r3
 8011052:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8011056:	2200      	movs	r2, #0
 8011058:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801105c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8011060:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8011064:	4642      	mov	r2, r8
 8011066:	464b      	mov	r3, r9
 8011068:	1891      	adds	r1, r2, r2
 801106a:	63b9      	str	r1, [r7, #56]	@ 0x38
 801106c:	415b      	adcs	r3, r3
 801106e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011070:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8011074:	4641      	mov	r1, r8
 8011076:	1851      	adds	r1, r2, r1
 8011078:	6339      	str	r1, [r7, #48]	@ 0x30
 801107a:	4649      	mov	r1, r9
 801107c:	414b      	adcs	r3, r1
 801107e:	637b      	str	r3, [r7, #52]	@ 0x34
 8011080:	f04f 0200 	mov.w	r2, #0
 8011084:	f04f 0300 	mov.w	r3, #0
 8011088:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 801108c:	4659      	mov	r1, fp
 801108e:	00cb      	lsls	r3, r1, #3
 8011090:	4651      	mov	r1, sl
 8011092:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8011096:	4651      	mov	r1, sl
 8011098:	00ca      	lsls	r2, r1, #3
 801109a:	4610      	mov	r0, r2
 801109c:	4619      	mov	r1, r3
 801109e:	4603      	mov	r3, r0
 80110a0:	4642      	mov	r2, r8
 80110a2:	189b      	adds	r3, r3, r2
 80110a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80110a8:	464b      	mov	r3, r9
 80110aa:	460a      	mov	r2, r1
 80110ac:	eb42 0303 	adc.w	r3, r2, r3
 80110b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80110b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80110b8:	685b      	ldr	r3, [r3, #4]
 80110ba:	2200      	movs	r2, #0
 80110bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80110c0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80110c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80110c8:	460b      	mov	r3, r1
 80110ca:	18db      	adds	r3, r3, r3
 80110cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80110ce:	4613      	mov	r3, r2
 80110d0:	eb42 0303 	adc.w	r3, r2, r3
 80110d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80110d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80110da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80110de:	f7ef fdf3 	bl	8000cc8 <__aeabi_uldivmod>
 80110e2:	4602      	mov	r2, r0
 80110e4:	460b      	mov	r3, r1
 80110e6:	4b0d      	ldr	r3, [pc, #52]	@ (801111c <UART_SetConfig+0x2d4>)
 80110e8:	fba3 1302 	umull	r1, r3, r3, r2
 80110ec:	095b      	lsrs	r3, r3, #5
 80110ee:	2164      	movs	r1, #100	@ 0x64
 80110f0:	fb01 f303 	mul.w	r3, r1, r3
 80110f4:	1ad3      	subs	r3, r2, r3
 80110f6:	00db      	lsls	r3, r3, #3
 80110f8:	3332      	adds	r3, #50	@ 0x32
 80110fa:	4a08      	ldr	r2, [pc, #32]	@ (801111c <UART_SetConfig+0x2d4>)
 80110fc:	fba2 2303 	umull	r2, r3, r2, r3
 8011100:	095b      	lsrs	r3, r3, #5
 8011102:	f003 0207 	and.w	r2, r3, #7
 8011106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801110a:	681b      	ldr	r3, [r3, #0]
 801110c:	4422      	add	r2, r4
 801110e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8011110:	e106      	b.n	8011320 <UART_SetConfig+0x4d8>
 8011112:	bf00      	nop
 8011114:	40011000 	.word	0x40011000
 8011118:	40011400 	.word	0x40011400
 801111c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8011120:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8011124:	2200      	movs	r2, #0
 8011126:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801112a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 801112e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8011132:	4642      	mov	r2, r8
 8011134:	464b      	mov	r3, r9
 8011136:	1891      	adds	r1, r2, r2
 8011138:	6239      	str	r1, [r7, #32]
 801113a:	415b      	adcs	r3, r3
 801113c:	627b      	str	r3, [r7, #36]	@ 0x24
 801113e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8011142:	4641      	mov	r1, r8
 8011144:	1854      	adds	r4, r2, r1
 8011146:	4649      	mov	r1, r9
 8011148:	eb43 0501 	adc.w	r5, r3, r1
 801114c:	f04f 0200 	mov.w	r2, #0
 8011150:	f04f 0300 	mov.w	r3, #0
 8011154:	00eb      	lsls	r3, r5, #3
 8011156:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 801115a:	00e2      	lsls	r2, r4, #3
 801115c:	4614      	mov	r4, r2
 801115e:	461d      	mov	r5, r3
 8011160:	4643      	mov	r3, r8
 8011162:	18e3      	adds	r3, r4, r3
 8011164:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011168:	464b      	mov	r3, r9
 801116a:	eb45 0303 	adc.w	r3, r5, r3
 801116e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011176:	685b      	ldr	r3, [r3, #4]
 8011178:	2200      	movs	r2, #0
 801117a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801117e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8011182:	f04f 0200 	mov.w	r2, #0
 8011186:	f04f 0300 	mov.w	r3, #0
 801118a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 801118e:	4629      	mov	r1, r5
 8011190:	008b      	lsls	r3, r1, #2
 8011192:	4621      	mov	r1, r4
 8011194:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8011198:	4621      	mov	r1, r4
 801119a:	008a      	lsls	r2, r1, #2
 801119c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80111a0:	f7ef fd92 	bl	8000cc8 <__aeabi_uldivmod>
 80111a4:	4602      	mov	r2, r0
 80111a6:	460b      	mov	r3, r1
 80111a8:	4b60      	ldr	r3, [pc, #384]	@ (801132c <UART_SetConfig+0x4e4>)
 80111aa:	fba3 2302 	umull	r2, r3, r3, r2
 80111ae:	095b      	lsrs	r3, r3, #5
 80111b0:	011c      	lsls	r4, r3, #4
 80111b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80111b6:	2200      	movs	r2, #0
 80111b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80111bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80111c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80111c4:	4642      	mov	r2, r8
 80111c6:	464b      	mov	r3, r9
 80111c8:	1891      	adds	r1, r2, r2
 80111ca:	61b9      	str	r1, [r7, #24]
 80111cc:	415b      	adcs	r3, r3
 80111ce:	61fb      	str	r3, [r7, #28]
 80111d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80111d4:	4641      	mov	r1, r8
 80111d6:	1851      	adds	r1, r2, r1
 80111d8:	6139      	str	r1, [r7, #16]
 80111da:	4649      	mov	r1, r9
 80111dc:	414b      	adcs	r3, r1
 80111de:	617b      	str	r3, [r7, #20]
 80111e0:	f04f 0200 	mov.w	r2, #0
 80111e4:	f04f 0300 	mov.w	r3, #0
 80111e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80111ec:	4659      	mov	r1, fp
 80111ee:	00cb      	lsls	r3, r1, #3
 80111f0:	4651      	mov	r1, sl
 80111f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80111f6:	4651      	mov	r1, sl
 80111f8:	00ca      	lsls	r2, r1, #3
 80111fa:	4610      	mov	r0, r2
 80111fc:	4619      	mov	r1, r3
 80111fe:	4603      	mov	r3, r0
 8011200:	4642      	mov	r2, r8
 8011202:	189b      	adds	r3, r3, r2
 8011204:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011208:	464b      	mov	r3, r9
 801120a:	460a      	mov	r2, r1
 801120c:	eb42 0303 	adc.w	r3, r2, r3
 8011210:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011218:	685b      	ldr	r3, [r3, #4]
 801121a:	2200      	movs	r2, #0
 801121c:	67bb      	str	r3, [r7, #120]	@ 0x78
 801121e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8011220:	f04f 0200 	mov.w	r2, #0
 8011224:	f04f 0300 	mov.w	r3, #0
 8011228:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 801122c:	4649      	mov	r1, r9
 801122e:	008b      	lsls	r3, r1, #2
 8011230:	4641      	mov	r1, r8
 8011232:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8011236:	4641      	mov	r1, r8
 8011238:	008a      	lsls	r2, r1, #2
 801123a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 801123e:	f7ef fd43 	bl	8000cc8 <__aeabi_uldivmod>
 8011242:	4602      	mov	r2, r0
 8011244:	460b      	mov	r3, r1
 8011246:	4611      	mov	r1, r2
 8011248:	4b38      	ldr	r3, [pc, #224]	@ (801132c <UART_SetConfig+0x4e4>)
 801124a:	fba3 2301 	umull	r2, r3, r3, r1
 801124e:	095b      	lsrs	r3, r3, #5
 8011250:	2264      	movs	r2, #100	@ 0x64
 8011252:	fb02 f303 	mul.w	r3, r2, r3
 8011256:	1acb      	subs	r3, r1, r3
 8011258:	011b      	lsls	r3, r3, #4
 801125a:	3332      	adds	r3, #50	@ 0x32
 801125c:	4a33      	ldr	r2, [pc, #204]	@ (801132c <UART_SetConfig+0x4e4>)
 801125e:	fba2 2303 	umull	r2, r3, r2, r3
 8011262:	095b      	lsrs	r3, r3, #5
 8011264:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8011268:	441c      	add	r4, r3
 801126a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801126e:	2200      	movs	r2, #0
 8011270:	673b      	str	r3, [r7, #112]	@ 0x70
 8011272:	677a      	str	r2, [r7, #116]	@ 0x74
 8011274:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8011278:	4642      	mov	r2, r8
 801127a:	464b      	mov	r3, r9
 801127c:	1891      	adds	r1, r2, r2
 801127e:	60b9      	str	r1, [r7, #8]
 8011280:	415b      	adcs	r3, r3
 8011282:	60fb      	str	r3, [r7, #12]
 8011284:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8011288:	4641      	mov	r1, r8
 801128a:	1851      	adds	r1, r2, r1
 801128c:	6039      	str	r1, [r7, #0]
 801128e:	4649      	mov	r1, r9
 8011290:	414b      	adcs	r3, r1
 8011292:	607b      	str	r3, [r7, #4]
 8011294:	f04f 0200 	mov.w	r2, #0
 8011298:	f04f 0300 	mov.w	r3, #0
 801129c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80112a0:	4659      	mov	r1, fp
 80112a2:	00cb      	lsls	r3, r1, #3
 80112a4:	4651      	mov	r1, sl
 80112a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80112aa:	4651      	mov	r1, sl
 80112ac:	00ca      	lsls	r2, r1, #3
 80112ae:	4610      	mov	r0, r2
 80112b0:	4619      	mov	r1, r3
 80112b2:	4603      	mov	r3, r0
 80112b4:	4642      	mov	r2, r8
 80112b6:	189b      	adds	r3, r3, r2
 80112b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80112ba:	464b      	mov	r3, r9
 80112bc:	460a      	mov	r2, r1
 80112be:	eb42 0303 	adc.w	r3, r2, r3
 80112c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80112c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112c8:	685b      	ldr	r3, [r3, #4]
 80112ca:	2200      	movs	r2, #0
 80112cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80112ce:	667a      	str	r2, [r7, #100]	@ 0x64
 80112d0:	f04f 0200 	mov.w	r2, #0
 80112d4:	f04f 0300 	mov.w	r3, #0
 80112d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80112dc:	4649      	mov	r1, r9
 80112de:	008b      	lsls	r3, r1, #2
 80112e0:	4641      	mov	r1, r8
 80112e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80112e6:	4641      	mov	r1, r8
 80112e8:	008a      	lsls	r2, r1, #2
 80112ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80112ee:	f7ef fceb 	bl	8000cc8 <__aeabi_uldivmod>
 80112f2:	4602      	mov	r2, r0
 80112f4:	460b      	mov	r3, r1
 80112f6:	4b0d      	ldr	r3, [pc, #52]	@ (801132c <UART_SetConfig+0x4e4>)
 80112f8:	fba3 1302 	umull	r1, r3, r3, r2
 80112fc:	095b      	lsrs	r3, r3, #5
 80112fe:	2164      	movs	r1, #100	@ 0x64
 8011300:	fb01 f303 	mul.w	r3, r1, r3
 8011304:	1ad3      	subs	r3, r2, r3
 8011306:	011b      	lsls	r3, r3, #4
 8011308:	3332      	adds	r3, #50	@ 0x32
 801130a:	4a08      	ldr	r2, [pc, #32]	@ (801132c <UART_SetConfig+0x4e4>)
 801130c:	fba2 2303 	umull	r2, r3, r2, r3
 8011310:	095b      	lsrs	r3, r3, #5
 8011312:	f003 020f 	and.w	r2, r3, #15
 8011316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801131a:	681b      	ldr	r3, [r3, #0]
 801131c:	4422      	add	r2, r4
 801131e:	609a      	str	r2, [r3, #8]
}
 8011320:	bf00      	nop
 8011322:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8011326:	46bd      	mov	sp, r7
 8011328:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801132c:	51eb851f 	.word	0x51eb851f

08011330 <calloc>:
 8011330:	4b02      	ldr	r3, [pc, #8]	@ (801133c <calloc+0xc>)
 8011332:	460a      	mov	r2, r1
 8011334:	4601      	mov	r1, r0
 8011336:	6818      	ldr	r0, [r3, #0]
 8011338:	f000 b802 	b.w	8011340 <_calloc_r>
 801133c:	200002cc 	.word	0x200002cc

08011340 <_calloc_r>:
 8011340:	b570      	push	{r4, r5, r6, lr}
 8011342:	fba1 5402 	umull	r5, r4, r1, r2
 8011346:	b93c      	cbnz	r4, 8011358 <_calloc_r+0x18>
 8011348:	4629      	mov	r1, r5
 801134a:	f000 f83f 	bl	80113cc <_malloc_r>
 801134e:	4606      	mov	r6, r0
 8011350:	b928      	cbnz	r0, 801135e <_calloc_r+0x1e>
 8011352:	2600      	movs	r6, #0
 8011354:	4630      	mov	r0, r6
 8011356:	bd70      	pop	{r4, r5, r6, pc}
 8011358:	220c      	movs	r2, #12
 801135a:	6002      	str	r2, [r0, #0]
 801135c:	e7f9      	b.n	8011352 <_calloc_r+0x12>
 801135e:	462a      	mov	r2, r5
 8011360:	4621      	mov	r1, r4
 8011362:	f000 fffb 	bl	801235c <memset>
 8011366:	e7f5      	b.n	8011354 <_calloc_r+0x14>

08011368 <malloc>:
 8011368:	4b02      	ldr	r3, [pc, #8]	@ (8011374 <malloc+0xc>)
 801136a:	4601      	mov	r1, r0
 801136c:	6818      	ldr	r0, [r3, #0]
 801136e:	f000 b82d 	b.w	80113cc <_malloc_r>
 8011372:	bf00      	nop
 8011374:	200002cc 	.word	0x200002cc

08011378 <free>:
 8011378:	4b02      	ldr	r3, [pc, #8]	@ (8011384 <free+0xc>)
 801137a:	4601      	mov	r1, r0
 801137c:	6818      	ldr	r0, [r3, #0]
 801137e:	f001 bed7 	b.w	8013130 <_free_r>
 8011382:	bf00      	nop
 8011384:	200002cc 	.word	0x200002cc

08011388 <sbrk_aligned>:
 8011388:	b570      	push	{r4, r5, r6, lr}
 801138a:	4e0f      	ldr	r6, [pc, #60]	@ (80113c8 <sbrk_aligned+0x40>)
 801138c:	460c      	mov	r4, r1
 801138e:	6831      	ldr	r1, [r6, #0]
 8011390:	4605      	mov	r5, r0
 8011392:	b911      	cbnz	r1, 801139a <sbrk_aligned+0x12>
 8011394:	f001 f822 	bl	80123dc <_sbrk_r>
 8011398:	6030      	str	r0, [r6, #0]
 801139a:	4621      	mov	r1, r4
 801139c:	4628      	mov	r0, r5
 801139e:	f001 f81d 	bl	80123dc <_sbrk_r>
 80113a2:	1c43      	adds	r3, r0, #1
 80113a4:	d103      	bne.n	80113ae <sbrk_aligned+0x26>
 80113a6:	f04f 34ff 	mov.w	r4, #4294967295
 80113aa:	4620      	mov	r0, r4
 80113ac:	bd70      	pop	{r4, r5, r6, pc}
 80113ae:	1cc4      	adds	r4, r0, #3
 80113b0:	f024 0403 	bic.w	r4, r4, #3
 80113b4:	42a0      	cmp	r0, r4
 80113b6:	d0f8      	beq.n	80113aa <sbrk_aligned+0x22>
 80113b8:	1a21      	subs	r1, r4, r0
 80113ba:	4628      	mov	r0, r5
 80113bc:	f001 f80e 	bl	80123dc <_sbrk_r>
 80113c0:	3001      	adds	r0, #1
 80113c2:	d1f2      	bne.n	80113aa <sbrk_aligned+0x22>
 80113c4:	e7ef      	b.n	80113a6 <sbrk_aligned+0x1e>
 80113c6:	bf00      	nop
 80113c8:	2000095c 	.word	0x2000095c

080113cc <_malloc_r>:
 80113cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80113d0:	1ccd      	adds	r5, r1, #3
 80113d2:	f025 0503 	bic.w	r5, r5, #3
 80113d6:	3508      	adds	r5, #8
 80113d8:	2d0c      	cmp	r5, #12
 80113da:	bf38      	it	cc
 80113dc:	250c      	movcc	r5, #12
 80113de:	2d00      	cmp	r5, #0
 80113e0:	4606      	mov	r6, r0
 80113e2:	db01      	blt.n	80113e8 <_malloc_r+0x1c>
 80113e4:	42a9      	cmp	r1, r5
 80113e6:	d904      	bls.n	80113f2 <_malloc_r+0x26>
 80113e8:	230c      	movs	r3, #12
 80113ea:	6033      	str	r3, [r6, #0]
 80113ec:	2000      	movs	r0, #0
 80113ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80113f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80114c8 <_malloc_r+0xfc>
 80113f6:	f000 f869 	bl	80114cc <__malloc_lock>
 80113fa:	f8d8 3000 	ldr.w	r3, [r8]
 80113fe:	461c      	mov	r4, r3
 8011400:	bb44      	cbnz	r4, 8011454 <_malloc_r+0x88>
 8011402:	4629      	mov	r1, r5
 8011404:	4630      	mov	r0, r6
 8011406:	f7ff ffbf 	bl	8011388 <sbrk_aligned>
 801140a:	1c43      	adds	r3, r0, #1
 801140c:	4604      	mov	r4, r0
 801140e:	d158      	bne.n	80114c2 <_malloc_r+0xf6>
 8011410:	f8d8 4000 	ldr.w	r4, [r8]
 8011414:	4627      	mov	r7, r4
 8011416:	2f00      	cmp	r7, #0
 8011418:	d143      	bne.n	80114a2 <_malloc_r+0xd6>
 801141a:	2c00      	cmp	r4, #0
 801141c:	d04b      	beq.n	80114b6 <_malloc_r+0xea>
 801141e:	6823      	ldr	r3, [r4, #0]
 8011420:	4639      	mov	r1, r7
 8011422:	4630      	mov	r0, r6
 8011424:	eb04 0903 	add.w	r9, r4, r3
 8011428:	f000 ffd8 	bl	80123dc <_sbrk_r>
 801142c:	4581      	cmp	r9, r0
 801142e:	d142      	bne.n	80114b6 <_malloc_r+0xea>
 8011430:	6821      	ldr	r1, [r4, #0]
 8011432:	1a6d      	subs	r5, r5, r1
 8011434:	4629      	mov	r1, r5
 8011436:	4630      	mov	r0, r6
 8011438:	f7ff ffa6 	bl	8011388 <sbrk_aligned>
 801143c:	3001      	adds	r0, #1
 801143e:	d03a      	beq.n	80114b6 <_malloc_r+0xea>
 8011440:	6823      	ldr	r3, [r4, #0]
 8011442:	442b      	add	r3, r5
 8011444:	6023      	str	r3, [r4, #0]
 8011446:	f8d8 3000 	ldr.w	r3, [r8]
 801144a:	685a      	ldr	r2, [r3, #4]
 801144c:	bb62      	cbnz	r2, 80114a8 <_malloc_r+0xdc>
 801144e:	f8c8 7000 	str.w	r7, [r8]
 8011452:	e00f      	b.n	8011474 <_malloc_r+0xa8>
 8011454:	6822      	ldr	r2, [r4, #0]
 8011456:	1b52      	subs	r2, r2, r5
 8011458:	d420      	bmi.n	801149c <_malloc_r+0xd0>
 801145a:	2a0b      	cmp	r2, #11
 801145c:	d917      	bls.n	801148e <_malloc_r+0xc2>
 801145e:	1961      	adds	r1, r4, r5
 8011460:	42a3      	cmp	r3, r4
 8011462:	6025      	str	r5, [r4, #0]
 8011464:	bf18      	it	ne
 8011466:	6059      	strne	r1, [r3, #4]
 8011468:	6863      	ldr	r3, [r4, #4]
 801146a:	bf08      	it	eq
 801146c:	f8c8 1000 	streq.w	r1, [r8]
 8011470:	5162      	str	r2, [r4, r5]
 8011472:	604b      	str	r3, [r1, #4]
 8011474:	4630      	mov	r0, r6
 8011476:	f000 f82f 	bl	80114d8 <__malloc_unlock>
 801147a:	f104 000b 	add.w	r0, r4, #11
 801147e:	1d23      	adds	r3, r4, #4
 8011480:	f020 0007 	bic.w	r0, r0, #7
 8011484:	1ac2      	subs	r2, r0, r3
 8011486:	bf1c      	itt	ne
 8011488:	1a1b      	subne	r3, r3, r0
 801148a:	50a3      	strne	r3, [r4, r2]
 801148c:	e7af      	b.n	80113ee <_malloc_r+0x22>
 801148e:	6862      	ldr	r2, [r4, #4]
 8011490:	42a3      	cmp	r3, r4
 8011492:	bf0c      	ite	eq
 8011494:	f8c8 2000 	streq.w	r2, [r8]
 8011498:	605a      	strne	r2, [r3, #4]
 801149a:	e7eb      	b.n	8011474 <_malloc_r+0xa8>
 801149c:	4623      	mov	r3, r4
 801149e:	6864      	ldr	r4, [r4, #4]
 80114a0:	e7ae      	b.n	8011400 <_malloc_r+0x34>
 80114a2:	463c      	mov	r4, r7
 80114a4:	687f      	ldr	r7, [r7, #4]
 80114a6:	e7b6      	b.n	8011416 <_malloc_r+0x4a>
 80114a8:	461a      	mov	r2, r3
 80114aa:	685b      	ldr	r3, [r3, #4]
 80114ac:	42a3      	cmp	r3, r4
 80114ae:	d1fb      	bne.n	80114a8 <_malloc_r+0xdc>
 80114b0:	2300      	movs	r3, #0
 80114b2:	6053      	str	r3, [r2, #4]
 80114b4:	e7de      	b.n	8011474 <_malloc_r+0xa8>
 80114b6:	230c      	movs	r3, #12
 80114b8:	6033      	str	r3, [r6, #0]
 80114ba:	4630      	mov	r0, r6
 80114bc:	f000 f80c 	bl	80114d8 <__malloc_unlock>
 80114c0:	e794      	b.n	80113ec <_malloc_r+0x20>
 80114c2:	6005      	str	r5, [r0, #0]
 80114c4:	e7d6      	b.n	8011474 <_malloc_r+0xa8>
 80114c6:	bf00      	nop
 80114c8:	20000960 	.word	0x20000960

080114cc <__malloc_lock>:
 80114cc:	4801      	ldr	r0, [pc, #4]	@ (80114d4 <__malloc_lock+0x8>)
 80114ce:	f000 bfd2 	b.w	8012476 <__retarget_lock_acquire_recursive>
 80114d2:	bf00      	nop
 80114d4:	20000aa4 	.word	0x20000aa4

080114d8 <__malloc_unlock>:
 80114d8:	4801      	ldr	r0, [pc, #4]	@ (80114e0 <__malloc_unlock+0x8>)
 80114da:	f000 bfcd 	b.w	8012478 <__retarget_lock_release_recursive>
 80114de:	bf00      	nop
 80114e0:	20000aa4 	.word	0x20000aa4

080114e4 <__cvt>:
 80114e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80114e8:	ec57 6b10 	vmov	r6, r7, d0
 80114ec:	2f00      	cmp	r7, #0
 80114ee:	460c      	mov	r4, r1
 80114f0:	4619      	mov	r1, r3
 80114f2:	463b      	mov	r3, r7
 80114f4:	bfbb      	ittet	lt
 80114f6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80114fa:	461f      	movlt	r7, r3
 80114fc:	2300      	movge	r3, #0
 80114fe:	232d      	movlt	r3, #45	@ 0x2d
 8011500:	700b      	strb	r3, [r1, #0]
 8011502:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011504:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8011508:	4691      	mov	r9, r2
 801150a:	f023 0820 	bic.w	r8, r3, #32
 801150e:	bfbc      	itt	lt
 8011510:	4632      	movlt	r2, r6
 8011512:	4616      	movlt	r6, r2
 8011514:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011518:	d005      	beq.n	8011526 <__cvt+0x42>
 801151a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801151e:	d100      	bne.n	8011522 <__cvt+0x3e>
 8011520:	3401      	adds	r4, #1
 8011522:	2102      	movs	r1, #2
 8011524:	e000      	b.n	8011528 <__cvt+0x44>
 8011526:	2103      	movs	r1, #3
 8011528:	ab03      	add	r3, sp, #12
 801152a:	9301      	str	r3, [sp, #4]
 801152c:	ab02      	add	r3, sp, #8
 801152e:	9300      	str	r3, [sp, #0]
 8011530:	ec47 6b10 	vmov	d0, r6, r7
 8011534:	4653      	mov	r3, sl
 8011536:	4622      	mov	r2, r4
 8011538:	f001 f836 	bl	80125a8 <_dtoa_r>
 801153c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011540:	4605      	mov	r5, r0
 8011542:	d119      	bne.n	8011578 <__cvt+0x94>
 8011544:	f019 0f01 	tst.w	r9, #1
 8011548:	d00e      	beq.n	8011568 <__cvt+0x84>
 801154a:	eb00 0904 	add.w	r9, r0, r4
 801154e:	2200      	movs	r2, #0
 8011550:	2300      	movs	r3, #0
 8011552:	4630      	mov	r0, r6
 8011554:	4639      	mov	r1, r7
 8011556:	f7ef fad7 	bl	8000b08 <__aeabi_dcmpeq>
 801155a:	b108      	cbz	r0, 8011560 <__cvt+0x7c>
 801155c:	f8cd 900c 	str.w	r9, [sp, #12]
 8011560:	2230      	movs	r2, #48	@ 0x30
 8011562:	9b03      	ldr	r3, [sp, #12]
 8011564:	454b      	cmp	r3, r9
 8011566:	d31e      	bcc.n	80115a6 <__cvt+0xc2>
 8011568:	9b03      	ldr	r3, [sp, #12]
 801156a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801156c:	1b5b      	subs	r3, r3, r5
 801156e:	4628      	mov	r0, r5
 8011570:	6013      	str	r3, [r2, #0]
 8011572:	b004      	add	sp, #16
 8011574:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011578:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801157c:	eb00 0904 	add.w	r9, r0, r4
 8011580:	d1e5      	bne.n	801154e <__cvt+0x6a>
 8011582:	7803      	ldrb	r3, [r0, #0]
 8011584:	2b30      	cmp	r3, #48	@ 0x30
 8011586:	d10a      	bne.n	801159e <__cvt+0xba>
 8011588:	2200      	movs	r2, #0
 801158a:	2300      	movs	r3, #0
 801158c:	4630      	mov	r0, r6
 801158e:	4639      	mov	r1, r7
 8011590:	f7ef faba 	bl	8000b08 <__aeabi_dcmpeq>
 8011594:	b918      	cbnz	r0, 801159e <__cvt+0xba>
 8011596:	f1c4 0401 	rsb	r4, r4, #1
 801159a:	f8ca 4000 	str.w	r4, [sl]
 801159e:	f8da 3000 	ldr.w	r3, [sl]
 80115a2:	4499      	add	r9, r3
 80115a4:	e7d3      	b.n	801154e <__cvt+0x6a>
 80115a6:	1c59      	adds	r1, r3, #1
 80115a8:	9103      	str	r1, [sp, #12]
 80115aa:	701a      	strb	r2, [r3, #0]
 80115ac:	e7d9      	b.n	8011562 <__cvt+0x7e>

080115ae <__exponent>:
 80115ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80115b0:	2900      	cmp	r1, #0
 80115b2:	bfba      	itte	lt
 80115b4:	4249      	neglt	r1, r1
 80115b6:	232d      	movlt	r3, #45	@ 0x2d
 80115b8:	232b      	movge	r3, #43	@ 0x2b
 80115ba:	2909      	cmp	r1, #9
 80115bc:	7002      	strb	r2, [r0, #0]
 80115be:	7043      	strb	r3, [r0, #1]
 80115c0:	dd29      	ble.n	8011616 <__exponent+0x68>
 80115c2:	f10d 0307 	add.w	r3, sp, #7
 80115c6:	461d      	mov	r5, r3
 80115c8:	270a      	movs	r7, #10
 80115ca:	461a      	mov	r2, r3
 80115cc:	fbb1 f6f7 	udiv	r6, r1, r7
 80115d0:	fb07 1416 	mls	r4, r7, r6, r1
 80115d4:	3430      	adds	r4, #48	@ 0x30
 80115d6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80115da:	460c      	mov	r4, r1
 80115dc:	2c63      	cmp	r4, #99	@ 0x63
 80115de:	f103 33ff 	add.w	r3, r3, #4294967295
 80115e2:	4631      	mov	r1, r6
 80115e4:	dcf1      	bgt.n	80115ca <__exponent+0x1c>
 80115e6:	3130      	adds	r1, #48	@ 0x30
 80115e8:	1e94      	subs	r4, r2, #2
 80115ea:	f803 1c01 	strb.w	r1, [r3, #-1]
 80115ee:	1c41      	adds	r1, r0, #1
 80115f0:	4623      	mov	r3, r4
 80115f2:	42ab      	cmp	r3, r5
 80115f4:	d30a      	bcc.n	801160c <__exponent+0x5e>
 80115f6:	f10d 0309 	add.w	r3, sp, #9
 80115fa:	1a9b      	subs	r3, r3, r2
 80115fc:	42ac      	cmp	r4, r5
 80115fe:	bf88      	it	hi
 8011600:	2300      	movhi	r3, #0
 8011602:	3302      	adds	r3, #2
 8011604:	4403      	add	r3, r0
 8011606:	1a18      	subs	r0, r3, r0
 8011608:	b003      	add	sp, #12
 801160a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801160c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011610:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011614:	e7ed      	b.n	80115f2 <__exponent+0x44>
 8011616:	2330      	movs	r3, #48	@ 0x30
 8011618:	3130      	adds	r1, #48	@ 0x30
 801161a:	7083      	strb	r3, [r0, #2]
 801161c:	70c1      	strb	r1, [r0, #3]
 801161e:	1d03      	adds	r3, r0, #4
 8011620:	e7f1      	b.n	8011606 <__exponent+0x58>
	...

08011624 <_printf_float>:
 8011624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011628:	b08d      	sub	sp, #52	@ 0x34
 801162a:	460c      	mov	r4, r1
 801162c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011630:	4616      	mov	r6, r2
 8011632:	461f      	mov	r7, r3
 8011634:	4605      	mov	r5, r0
 8011636:	f000 fe99 	bl	801236c <_localeconv_r>
 801163a:	6803      	ldr	r3, [r0, #0]
 801163c:	9304      	str	r3, [sp, #16]
 801163e:	4618      	mov	r0, r3
 8011640:	f7ee fe36 	bl	80002b0 <strlen>
 8011644:	2300      	movs	r3, #0
 8011646:	930a      	str	r3, [sp, #40]	@ 0x28
 8011648:	f8d8 3000 	ldr.w	r3, [r8]
 801164c:	9005      	str	r0, [sp, #20]
 801164e:	3307      	adds	r3, #7
 8011650:	f023 0307 	bic.w	r3, r3, #7
 8011654:	f103 0208 	add.w	r2, r3, #8
 8011658:	f894 a018 	ldrb.w	sl, [r4, #24]
 801165c:	f8d4 b000 	ldr.w	fp, [r4]
 8011660:	f8c8 2000 	str.w	r2, [r8]
 8011664:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011668:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801166c:	9307      	str	r3, [sp, #28]
 801166e:	f8cd 8018 	str.w	r8, [sp, #24]
 8011672:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8011676:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801167a:	4b9c      	ldr	r3, [pc, #624]	@ (80118ec <_printf_float+0x2c8>)
 801167c:	f04f 32ff 	mov.w	r2, #4294967295
 8011680:	f7ef fa74 	bl	8000b6c <__aeabi_dcmpun>
 8011684:	bb70      	cbnz	r0, 80116e4 <_printf_float+0xc0>
 8011686:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801168a:	4b98      	ldr	r3, [pc, #608]	@ (80118ec <_printf_float+0x2c8>)
 801168c:	f04f 32ff 	mov.w	r2, #4294967295
 8011690:	f7ef fa4e 	bl	8000b30 <__aeabi_dcmple>
 8011694:	bb30      	cbnz	r0, 80116e4 <_printf_float+0xc0>
 8011696:	2200      	movs	r2, #0
 8011698:	2300      	movs	r3, #0
 801169a:	4640      	mov	r0, r8
 801169c:	4649      	mov	r1, r9
 801169e:	f7ef fa3d 	bl	8000b1c <__aeabi_dcmplt>
 80116a2:	b110      	cbz	r0, 80116aa <_printf_float+0x86>
 80116a4:	232d      	movs	r3, #45	@ 0x2d
 80116a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80116aa:	4a91      	ldr	r2, [pc, #580]	@ (80118f0 <_printf_float+0x2cc>)
 80116ac:	4b91      	ldr	r3, [pc, #580]	@ (80118f4 <_printf_float+0x2d0>)
 80116ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80116b2:	bf94      	ite	ls
 80116b4:	4690      	movls	r8, r2
 80116b6:	4698      	movhi	r8, r3
 80116b8:	2303      	movs	r3, #3
 80116ba:	6123      	str	r3, [r4, #16]
 80116bc:	f02b 0304 	bic.w	r3, fp, #4
 80116c0:	6023      	str	r3, [r4, #0]
 80116c2:	f04f 0900 	mov.w	r9, #0
 80116c6:	9700      	str	r7, [sp, #0]
 80116c8:	4633      	mov	r3, r6
 80116ca:	aa0b      	add	r2, sp, #44	@ 0x2c
 80116cc:	4621      	mov	r1, r4
 80116ce:	4628      	mov	r0, r5
 80116d0:	f000 f9d2 	bl	8011a78 <_printf_common>
 80116d4:	3001      	adds	r0, #1
 80116d6:	f040 808d 	bne.w	80117f4 <_printf_float+0x1d0>
 80116da:	f04f 30ff 	mov.w	r0, #4294967295
 80116de:	b00d      	add	sp, #52	@ 0x34
 80116e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116e4:	4642      	mov	r2, r8
 80116e6:	464b      	mov	r3, r9
 80116e8:	4640      	mov	r0, r8
 80116ea:	4649      	mov	r1, r9
 80116ec:	f7ef fa3e 	bl	8000b6c <__aeabi_dcmpun>
 80116f0:	b140      	cbz	r0, 8011704 <_printf_float+0xe0>
 80116f2:	464b      	mov	r3, r9
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	bfbc      	itt	lt
 80116f8:	232d      	movlt	r3, #45	@ 0x2d
 80116fa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80116fe:	4a7e      	ldr	r2, [pc, #504]	@ (80118f8 <_printf_float+0x2d4>)
 8011700:	4b7e      	ldr	r3, [pc, #504]	@ (80118fc <_printf_float+0x2d8>)
 8011702:	e7d4      	b.n	80116ae <_printf_float+0x8a>
 8011704:	6863      	ldr	r3, [r4, #4]
 8011706:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801170a:	9206      	str	r2, [sp, #24]
 801170c:	1c5a      	adds	r2, r3, #1
 801170e:	d13b      	bne.n	8011788 <_printf_float+0x164>
 8011710:	2306      	movs	r3, #6
 8011712:	6063      	str	r3, [r4, #4]
 8011714:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011718:	2300      	movs	r3, #0
 801171a:	6022      	str	r2, [r4, #0]
 801171c:	9303      	str	r3, [sp, #12]
 801171e:	ab0a      	add	r3, sp, #40	@ 0x28
 8011720:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011724:	ab09      	add	r3, sp, #36	@ 0x24
 8011726:	9300      	str	r3, [sp, #0]
 8011728:	6861      	ldr	r1, [r4, #4]
 801172a:	ec49 8b10 	vmov	d0, r8, r9
 801172e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011732:	4628      	mov	r0, r5
 8011734:	f7ff fed6 	bl	80114e4 <__cvt>
 8011738:	9b06      	ldr	r3, [sp, #24]
 801173a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801173c:	2b47      	cmp	r3, #71	@ 0x47
 801173e:	4680      	mov	r8, r0
 8011740:	d129      	bne.n	8011796 <_printf_float+0x172>
 8011742:	1cc8      	adds	r0, r1, #3
 8011744:	db02      	blt.n	801174c <_printf_float+0x128>
 8011746:	6863      	ldr	r3, [r4, #4]
 8011748:	4299      	cmp	r1, r3
 801174a:	dd41      	ble.n	80117d0 <_printf_float+0x1ac>
 801174c:	f1aa 0a02 	sub.w	sl, sl, #2
 8011750:	fa5f fa8a 	uxtb.w	sl, sl
 8011754:	3901      	subs	r1, #1
 8011756:	4652      	mov	r2, sl
 8011758:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801175c:	9109      	str	r1, [sp, #36]	@ 0x24
 801175e:	f7ff ff26 	bl	80115ae <__exponent>
 8011762:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011764:	1813      	adds	r3, r2, r0
 8011766:	2a01      	cmp	r2, #1
 8011768:	4681      	mov	r9, r0
 801176a:	6123      	str	r3, [r4, #16]
 801176c:	dc02      	bgt.n	8011774 <_printf_float+0x150>
 801176e:	6822      	ldr	r2, [r4, #0]
 8011770:	07d2      	lsls	r2, r2, #31
 8011772:	d501      	bpl.n	8011778 <_printf_float+0x154>
 8011774:	3301      	adds	r3, #1
 8011776:	6123      	str	r3, [r4, #16]
 8011778:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801177c:	2b00      	cmp	r3, #0
 801177e:	d0a2      	beq.n	80116c6 <_printf_float+0xa2>
 8011780:	232d      	movs	r3, #45	@ 0x2d
 8011782:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011786:	e79e      	b.n	80116c6 <_printf_float+0xa2>
 8011788:	9a06      	ldr	r2, [sp, #24]
 801178a:	2a47      	cmp	r2, #71	@ 0x47
 801178c:	d1c2      	bne.n	8011714 <_printf_float+0xf0>
 801178e:	2b00      	cmp	r3, #0
 8011790:	d1c0      	bne.n	8011714 <_printf_float+0xf0>
 8011792:	2301      	movs	r3, #1
 8011794:	e7bd      	b.n	8011712 <_printf_float+0xee>
 8011796:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801179a:	d9db      	bls.n	8011754 <_printf_float+0x130>
 801179c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80117a0:	d118      	bne.n	80117d4 <_printf_float+0x1b0>
 80117a2:	2900      	cmp	r1, #0
 80117a4:	6863      	ldr	r3, [r4, #4]
 80117a6:	dd0b      	ble.n	80117c0 <_printf_float+0x19c>
 80117a8:	6121      	str	r1, [r4, #16]
 80117aa:	b913      	cbnz	r3, 80117b2 <_printf_float+0x18e>
 80117ac:	6822      	ldr	r2, [r4, #0]
 80117ae:	07d0      	lsls	r0, r2, #31
 80117b0:	d502      	bpl.n	80117b8 <_printf_float+0x194>
 80117b2:	3301      	adds	r3, #1
 80117b4:	440b      	add	r3, r1
 80117b6:	6123      	str	r3, [r4, #16]
 80117b8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80117ba:	f04f 0900 	mov.w	r9, #0
 80117be:	e7db      	b.n	8011778 <_printf_float+0x154>
 80117c0:	b913      	cbnz	r3, 80117c8 <_printf_float+0x1a4>
 80117c2:	6822      	ldr	r2, [r4, #0]
 80117c4:	07d2      	lsls	r2, r2, #31
 80117c6:	d501      	bpl.n	80117cc <_printf_float+0x1a8>
 80117c8:	3302      	adds	r3, #2
 80117ca:	e7f4      	b.n	80117b6 <_printf_float+0x192>
 80117cc:	2301      	movs	r3, #1
 80117ce:	e7f2      	b.n	80117b6 <_printf_float+0x192>
 80117d0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80117d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80117d6:	4299      	cmp	r1, r3
 80117d8:	db05      	blt.n	80117e6 <_printf_float+0x1c2>
 80117da:	6823      	ldr	r3, [r4, #0]
 80117dc:	6121      	str	r1, [r4, #16]
 80117de:	07d8      	lsls	r0, r3, #31
 80117e0:	d5ea      	bpl.n	80117b8 <_printf_float+0x194>
 80117e2:	1c4b      	adds	r3, r1, #1
 80117e4:	e7e7      	b.n	80117b6 <_printf_float+0x192>
 80117e6:	2900      	cmp	r1, #0
 80117e8:	bfd4      	ite	le
 80117ea:	f1c1 0202 	rsble	r2, r1, #2
 80117ee:	2201      	movgt	r2, #1
 80117f0:	4413      	add	r3, r2
 80117f2:	e7e0      	b.n	80117b6 <_printf_float+0x192>
 80117f4:	6823      	ldr	r3, [r4, #0]
 80117f6:	055a      	lsls	r2, r3, #21
 80117f8:	d407      	bmi.n	801180a <_printf_float+0x1e6>
 80117fa:	6923      	ldr	r3, [r4, #16]
 80117fc:	4642      	mov	r2, r8
 80117fe:	4631      	mov	r1, r6
 8011800:	4628      	mov	r0, r5
 8011802:	47b8      	blx	r7
 8011804:	3001      	adds	r0, #1
 8011806:	d12b      	bne.n	8011860 <_printf_float+0x23c>
 8011808:	e767      	b.n	80116da <_printf_float+0xb6>
 801180a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801180e:	f240 80dd 	bls.w	80119cc <_printf_float+0x3a8>
 8011812:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011816:	2200      	movs	r2, #0
 8011818:	2300      	movs	r3, #0
 801181a:	f7ef f975 	bl	8000b08 <__aeabi_dcmpeq>
 801181e:	2800      	cmp	r0, #0
 8011820:	d033      	beq.n	801188a <_printf_float+0x266>
 8011822:	4a37      	ldr	r2, [pc, #220]	@ (8011900 <_printf_float+0x2dc>)
 8011824:	2301      	movs	r3, #1
 8011826:	4631      	mov	r1, r6
 8011828:	4628      	mov	r0, r5
 801182a:	47b8      	blx	r7
 801182c:	3001      	adds	r0, #1
 801182e:	f43f af54 	beq.w	80116da <_printf_float+0xb6>
 8011832:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011836:	4543      	cmp	r3, r8
 8011838:	db02      	blt.n	8011840 <_printf_float+0x21c>
 801183a:	6823      	ldr	r3, [r4, #0]
 801183c:	07d8      	lsls	r0, r3, #31
 801183e:	d50f      	bpl.n	8011860 <_printf_float+0x23c>
 8011840:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011844:	4631      	mov	r1, r6
 8011846:	4628      	mov	r0, r5
 8011848:	47b8      	blx	r7
 801184a:	3001      	adds	r0, #1
 801184c:	f43f af45 	beq.w	80116da <_printf_float+0xb6>
 8011850:	f04f 0900 	mov.w	r9, #0
 8011854:	f108 38ff 	add.w	r8, r8, #4294967295
 8011858:	f104 0a1a 	add.w	sl, r4, #26
 801185c:	45c8      	cmp	r8, r9
 801185e:	dc09      	bgt.n	8011874 <_printf_float+0x250>
 8011860:	6823      	ldr	r3, [r4, #0]
 8011862:	079b      	lsls	r3, r3, #30
 8011864:	f100 8103 	bmi.w	8011a6e <_printf_float+0x44a>
 8011868:	68e0      	ldr	r0, [r4, #12]
 801186a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801186c:	4298      	cmp	r0, r3
 801186e:	bfb8      	it	lt
 8011870:	4618      	movlt	r0, r3
 8011872:	e734      	b.n	80116de <_printf_float+0xba>
 8011874:	2301      	movs	r3, #1
 8011876:	4652      	mov	r2, sl
 8011878:	4631      	mov	r1, r6
 801187a:	4628      	mov	r0, r5
 801187c:	47b8      	blx	r7
 801187e:	3001      	adds	r0, #1
 8011880:	f43f af2b 	beq.w	80116da <_printf_float+0xb6>
 8011884:	f109 0901 	add.w	r9, r9, #1
 8011888:	e7e8      	b.n	801185c <_printf_float+0x238>
 801188a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801188c:	2b00      	cmp	r3, #0
 801188e:	dc39      	bgt.n	8011904 <_printf_float+0x2e0>
 8011890:	4a1b      	ldr	r2, [pc, #108]	@ (8011900 <_printf_float+0x2dc>)
 8011892:	2301      	movs	r3, #1
 8011894:	4631      	mov	r1, r6
 8011896:	4628      	mov	r0, r5
 8011898:	47b8      	blx	r7
 801189a:	3001      	adds	r0, #1
 801189c:	f43f af1d 	beq.w	80116da <_printf_float+0xb6>
 80118a0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80118a4:	ea59 0303 	orrs.w	r3, r9, r3
 80118a8:	d102      	bne.n	80118b0 <_printf_float+0x28c>
 80118aa:	6823      	ldr	r3, [r4, #0]
 80118ac:	07d9      	lsls	r1, r3, #31
 80118ae:	d5d7      	bpl.n	8011860 <_printf_float+0x23c>
 80118b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80118b4:	4631      	mov	r1, r6
 80118b6:	4628      	mov	r0, r5
 80118b8:	47b8      	blx	r7
 80118ba:	3001      	adds	r0, #1
 80118bc:	f43f af0d 	beq.w	80116da <_printf_float+0xb6>
 80118c0:	f04f 0a00 	mov.w	sl, #0
 80118c4:	f104 0b1a 	add.w	fp, r4, #26
 80118c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80118ca:	425b      	negs	r3, r3
 80118cc:	4553      	cmp	r3, sl
 80118ce:	dc01      	bgt.n	80118d4 <_printf_float+0x2b0>
 80118d0:	464b      	mov	r3, r9
 80118d2:	e793      	b.n	80117fc <_printf_float+0x1d8>
 80118d4:	2301      	movs	r3, #1
 80118d6:	465a      	mov	r2, fp
 80118d8:	4631      	mov	r1, r6
 80118da:	4628      	mov	r0, r5
 80118dc:	47b8      	blx	r7
 80118de:	3001      	adds	r0, #1
 80118e0:	f43f aefb 	beq.w	80116da <_printf_float+0xb6>
 80118e4:	f10a 0a01 	add.w	sl, sl, #1
 80118e8:	e7ee      	b.n	80118c8 <_printf_float+0x2a4>
 80118ea:	bf00      	nop
 80118ec:	7fefffff 	.word	0x7fefffff
 80118f0:	080156f8 	.word	0x080156f8
 80118f4:	080156fc 	.word	0x080156fc
 80118f8:	08015700 	.word	0x08015700
 80118fc:	08015704 	.word	0x08015704
 8011900:	08015708 	.word	0x08015708
 8011904:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011906:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801190a:	4553      	cmp	r3, sl
 801190c:	bfa8      	it	ge
 801190e:	4653      	movge	r3, sl
 8011910:	2b00      	cmp	r3, #0
 8011912:	4699      	mov	r9, r3
 8011914:	dc36      	bgt.n	8011984 <_printf_float+0x360>
 8011916:	f04f 0b00 	mov.w	fp, #0
 801191a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801191e:	f104 021a 	add.w	r2, r4, #26
 8011922:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011924:	9306      	str	r3, [sp, #24]
 8011926:	eba3 0309 	sub.w	r3, r3, r9
 801192a:	455b      	cmp	r3, fp
 801192c:	dc31      	bgt.n	8011992 <_printf_float+0x36e>
 801192e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011930:	459a      	cmp	sl, r3
 8011932:	dc3a      	bgt.n	80119aa <_printf_float+0x386>
 8011934:	6823      	ldr	r3, [r4, #0]
 8011936:	07da      	lsls	r2, r3, #31
 8011938:	d437      	bmi.n	80119aa <_printf_float+0x386>
 801193a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801193c:	ebaa 0903 	sub.w	r9, sl, r3
 8011940:	9b06      	ldr	r3, [sp, #24]
 8011942:	ebaa 0303 	sub.w	r3, sl, r3
 8011946:	4599      	cmp	r9, r3
 8011948:	bfa8      	it	ge
 801194a:	4699      	movge	r9, r3
 801194c:	f1b9 0f00 	cmp.w	r9, #0
 8011950:	dc33      	bgt.n	80119ba <_printf_float+0x396>
 8011952:	f04f 0800 	mov.w	r8, #0
 8011956:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801195a:	f104 0b1a 	add.w	fp, r4, #26
 801195e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011960:	ebaa 0303 	sub.w	r3, sl, r3
 8011964:	eba3 0309 	sub.w	r3, r3, r9
 8011968:	4543      	cmp	r3, r8
 801196a:	f77f af79 	ble.w	8011860 <_printf_float+0x23c>
 801196e:	2301      	movs	r3, #1
 8011970:	465a      	mov	r2, fp
 8011972:	4631      	mov	r1, r6
 8011974:	4628      	mov	r0, r5
 8011976:	47b8      	blx	r7
 8011978:	3001      	adds	r0, #1
 801197a:	f43f aeae 	beq.w	80116da <_printf_float+0xb6>
 801197e:	f108 0801 	add.w	r8, r8, #1
 8011982:	e7ec      	b.n	801195e <_printf_float+0x33a>
 8011984:	4642      	mov	r2, r8
 8011986:	4631      	mov	r1, r6
 8011988:	4628      	mov	r0, r5
 801198a:	47b8      	blx	r7
 801198c:	3001      	adds	r0, #1
 801198e:	d1c2      	bne.n	8011916 <_printf_float+0x2f2>
 8011990:	e6a3      	b.n	80116da <_printf_float+0xb6>
 8011992:	2301      	movs	r3, #1
 8011994:	4631      	mov	r1, r6
 8011996:	4628      	mov	r0, r5
 8011998:	9206      	str	r2, [sp, #24]
 801199a:	47b8      	blx	r7
 801199c:	3001      	adds	r0, #1
 801199e:	f43f ae9c 	beq.w	80116da <_printf_float+0xb6>
 80119a2:	9a06      	ldr	r2, [sp, #24]
 80119a4:	f10b 0b01 	add.w	fp, fp, #1
 80119a8:	e7bb      	b.n	8011922 <_printf_float+0x2fe>
 80119aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80119ae:	4631      	mov	r1, r6
 80119b0:	4628      	mov	r0, r5
 80119b2:	47b8      	blx	r7
 80119b4:	3001      	adds	r0, #1
 80119b6:	d1c0      	bne.n	801193a <_printf_float+0x316>
 80119b8:	e68f      	b.n	80116da <_printf_float+0xb6>
 80119ba:	9a06      	ldr	r2, [sp, #24]
 80119bc:	464b      	mov	r3, r9
 80119be:	4442      	add	r2, r8
 80119c0:	4631      	mov	r1, r6
 80119c2:	4628      	mov	r0, r5
 80119c4:	47b8      	blx	r7
 80119c6:	3001      	adds	r0, #1
 80119c8:	d1c3      	bne.n	8011952 <_printf_float+0x32e>
 80119ca:	e686      	b.n	80116da <_printf_float+0xb6>
 80119cc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80119d0:	f1ba 0f01 	cmp.w	sl, #1
 80119d4:	dc01      	bgt.n	80119da <_printf_float+0x3b6>
 80119d6:	07db      	lsls	r3, r3, #31
 80119d8:	d536      	bpl.n	8011a48 <_printf_float+0x424>
 80119da:	2301      	movs	r3, #1
 80119dc:	4642      	mov	r2, r8
 80119de:	4631      	mov	r1, r6
 80119e0:	4628      	mov	r0, r5
 80119e2:	47b8      	blx	r7
 80119e4:	3001      	adds	r0, #1
 80119e6:	f43f ae78 	beq.w	80116da <_printf_float+0xb6>
 80119ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80119ee:	4631      	mov	r1, r6
 80119f0:	4628      	mov	r0, r5
 80119f2:	47b8      	blx	r7
 80119f4:	3001      	adds	r0, #1
 80119f6:	f43f ae70 	beq.w	80116da <_printf_float+0xb6>
 80119fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80119fe:	2200      	movs	r2, #0
 8011a00:	2300      	movs	r3, #0
 8011a02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011a06:	f7ef f87f 	bl	8000b08 <__aeabi_dcmpeq>
 8011a0a:	b9c0      	cbnz	r0, 8011a3e <_printf_float+0x41a>
 8011a0c:	4653      	mov	r3, sl
 8011a0e:	f108 0201 	add.w	r2, r8, #1
 8011a12:	4631      	mov	r1, r6
 8011a14:	4628      	mov	r0, r5
 8011a16:	47b8      	blx	r7
 8011a18:	3001      	adds	r0, #1
 8011a1a:	d10c      	bne.n	8011a36 <_printf_float+0x412>
 8011a1c:	e65d      	b.n	80116da <_printf_float+0xb6>
 8011a1e:	2301      	movs	r3, #1
 8011a20:	465a      	mov	r2, fp
 8011a22:	4631      	mov	r1, r6
 8011a24:	4628      	mov	r0, r5
 8011a26:	47b8      	blx	r7
 8011a28:	3001      	adds	r0, #1
 8011a2a:	f43f ae56 	beq.w	80116da <_printf_float+0xb6>
 8011a2e:	f108 0801 	add.w	r8, r8, #1
 8011a32:	45d0      	cmp	r8, sl
 8011a34:	dbf3      	blt.n	8011a1e <_printf_float+0x3fa>
 8011a36:	464b      	mov	r3, r9
 8011a38:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011a3c:	e6df      	b.n	80117fe <_printf_float+0x1da>
 8011a3e:	f04f 0800 	mov.w	r8, #0
 8011a42:	f104 0b1a 	add.w	fp, r4, #26
 8011a46:	e7f4      	b.n	8011a32 <_printf_float+0x40e>
 8011a48:	2301      	movs	r3, #1
 8011a4a:	4642      	mov	r2, r8
 8011a4c:	e7e1      	b.n	8011a12 <_printf_float+0x3ee>
 8011a4e:	2301      	movs	r3, #1
 8011a50:	464a      	mov	r2, r9
 8011a52:	4631      	mov	r1, r6
 8011a54:	4628      	mov	r0, r5
 8011a56:	47b8      	blx	r7
 8011a58:	3001      	adds	r0, #1
 8011a5a:	f43f ae3e 	beq.w	80116da <_printf_float+0xb6>
 8011a5e:	f108 0801 	add.w	r8, r8, #1
 8011a62:	68e3      	ldr	r3, [r4, #12]
 8011a64:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011a66:	1a5b      	subs	r3, r3, r1
 8011a68:	4543      	cmp	r3, r8
 8011a6a:	dcf0      	bgt.n	8011a4e <_printf_float+0x42a>
 8011a6c:	e6fc      	b.n	8011868 <_printf_float+0x244>
 8011a6e:	f04f 0800 	mov.w	r8, #0
 8011a72:	f104 0919 	add.w	r9, r4, #25
 8011a76:	e7f4      	b.n	8011a62 <_printf_float+0x43e>

08011a78 <_printf_common>:
 8011a78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011a7c:	4616      	mov	r6, r2
 8011a7e:	4698      	mov	r8, r3
 8011a80:	688a      	ldr	r2, [r1, #8]
 8011a82:	690b      	ldr	r3, [r1, #16]
 8011a84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011a88:	4293      	cmp	r3, r2
 8011a8a:	bfb8      	it	lt
 8011a8c:	4613      	movlt	r3, r2
 8011a8e:	6033      	str	r3, [r6, #0]
 8011a90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011a94:	4607      	mov	r7, r0
 8011a96:	460c      	mov	r4, r1
 8011a98:	b10a      	cbz	r2, 8011a9e <_printf_common+0x26>
 8011a9a:	3301      	adds	r3, #1
 8011a9c:	6033      	str	r3, [r6, #0]
 8011a9e:	6823      	ldr	r3, [r4, #0]
 8011aa0:	0699      	lsls	r1, r3, #26
 8011aa2:	bf42      	ittt	mi
 8011aa4:	6833      	ldrmi	r3, [r6, #0]
 8011aa6:	3302      	addmi	r3, #2
 8011aa8:	6033      	strmi	r3, [r6, #0]
 8011aaa:	6825      	ldr	r5, [r4, #0]
 8011aac:	f015 0506 	ands.w	r5, r5, #6
 8011ab0:	d106      	bne.n	8011ac0 <_printf_common+0x48>
 8011ab2:	f104 0a19 	add.w	sl, r4, #25
 8011ab6:	68e3      	ldr	r3, [r4, #12]
 8011ab8:	6832      	ldr	r2, [r6, #0]
 8011aba:	1a9b      	subs	r3, r3, r2
 8011abc:	42ab      	cmp	r3, r5
 8011abe:	dc26      	bgt.n	8011b0e <_printf_common+0x96>
 8011ac0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011ac4:	6822      	ldr	r2, [r4, #0]
 8011ac6:	3b00      	subs	r3, #0
 8011ac8:	bf18      	it	ne
 8011aca:	2301      	movne	r3, #1
 8011acc:	0692      	lsls	r2, r2, #26
 8011ace:	d42b      	bmi.n	8011b28 <_printf_common+0xb0>
 8011ad0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011ad4:	4641      	mov	r1, r8
 8011ad6:	4638      	mov	r0, r7
 8011ad8:	47c8      	blx	r9
 8011ada:	3001      	adds	r0, #1
 8011adc:	d01e      	beq.n	8011b1c <_printf_common+0xa4>
 8011ade:	6823      	ldr	r3, [r4, #0]
 8011ae0:	6922      	ldr	r2, [r4, #16]
 8011ae2:	f003 0306 	and.w	r3, r3, #6
 8011ae6:	2b04      	cmp	r3, #4
 8011ae8:	bf02      	ittt	eq
 8011aea:	68e5      	ldreq	r5, [r4, #12]
 8011aec:	6833      	ldreq	r3, [r6, #0]
 8011aee:	1aed      	subeq	r5, r5, r3
 8011af0:	68a3      	ldr	r3, [r4, #8]
 8011af2:	bf0c      	ite	eq
 8011af4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011af8:	2500      	movne	r5, #0
 8011afa:	4293      	cmp	r3, r2
 8011afc:	bfc4      	itt	gt
 8011afe:	1a9b      	subgt	r3, r3, r2
 8011b00:	18ed      	addgt	r5, r5, r3
 8011b02:	2600      	movs	r6, #0
 8011b04:	341a      	adds	r4, #26
 8011b06:	42b5      	cmp	r5, r6
 8011b08:	d11a      	bne.n	8011b40 <_printf_common+0xc8>
 8011b0a:	2000      	movs	r0, #0
 8011b0c:	e008      	b.n	8011b20 <_printf_common+0xa8>
 8011b0e:	2301      	movs	r3, #1
 8011b10:	4652      	mov	r2, sl
 8011b12:	4641      	mov	r1, r8
 8011b14:	4638      	mov	r0, r7
 8011b16:	47c8      	blx	r9
 8011b18:	3001      	adds	r0, #1
 8011b1a:	d103      	bne.n	8011b24 <_printf_common+0xac>
 8011b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8011b20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b24:	3501      	adds	r5, #1
 8011b26:	e7c6      	b.n	8011ab6 <_printf_common+0x3e>
 8011b28:	18e1      	adds	r1, r4, r3
 8011b2a:	1c5a      	adds	r2, r3, #1
 8011b2c:	2030      	movs	r0, #48	@ 0x30
 8011b2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011b32:	4422      	add	r2, r4
 8011b34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011b38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011b3c:	3302      	adds	r3, #2
 8011b3e:	e7c7      	b.n	8011ad0 <_printf_common+0x58>
 8011b40:	2301      	movs	r3, #1
 8011b42:	4622      	mov	r2, r4
 8011b44:	4641      	mov	r1, r8
 8011b46:	4638      	mov	r0, r7
 8011b48:	47c8      	blx	r9
 8011b4a:	3001      	adds	r0, #1
 8011b4c:	d0e6      	beq.n	8011b1c <_printf_common+0xa4>
 8011b4e:	3601      	adds	r6, #1
 8011b50:	e7d9      	b.n	8011b06 <_printf_common+0x8e>
	...

08011b54 <_printf_i>:
 8011b54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011b58:	7e0f      	ldrb	r7, [r1, #24]
 8011b5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011b5c:	2f78      	cmp	r7, #120	@ 0x78
 8011b5e:	4691      	mov	r9, r2
 8011b60:	4680      	mov	r8, r0
 8011b62:	460c      	mov	r4, r1
 8011b64:	469a      	mov	sl, r3
 8011b66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011b6a:	d807      	bhi.n	8011b7c <_printf_i+0x28>
 8011b6c:	2f62      	cmp	r7, #98	@ 0x62
 8011b6e:	d80a      	bhi.n	8011b86 <_printf_i+0x32>
 8011b70:	2f00      	cmp	r7, #0
 8011b72:	f000 80d2 	beq.w	8011d1a <_printf_i+0x1c6>
 8011b76:	2f58      	cmp	r7, #88	@ 0x58
 8011b78:	f000 80b9 	beq.w	8011cee <_printf_i+0x19a>
 8011b7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011b80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011b84:	e03a      	b.n	8011bfc <_printf_i+0xa8>
 8011b86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011b8a:	2b15      	cmp	r3, #21
 8011b8c:	d8f6      	bhi.n	8011b7c <_printf_i+0x28>
 8011b8e:	a101      	add	r1, pc, #4	@ (adr r1, 8011b94 <_printf_i+0x40>)
 8011b90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011b94:	08011bed 	.word	0x08011bed
 8011b98:	08011c01 	.word	0x08011c01
 8011b9c:	08011b7d 	.word	0x08011b7d
 8011ba0:	08011b7d 	.word	0x08011b7d
 8011ba4:	08011b7d 	.word	0x08011b7d
 8011ba8:	08011b7d 	.word	0x08011b7d
 8011bac:	08011c01 	.word	0x08011c01
 8011bb0:	08011b7d 	.word	0x08011b7d
 8011bb4:	08011b7d 	.word	0x08011b7d
 8011bb8:	08011b7d 	.word	0x08011b7d
 8011bbc:	08011b7d 	.word	0x08011b7d
 8011bc0:	08011d01 	.word	0x08011d01
 8011bc4:	08011c2b 	.word	0x08011c2b
 8011bc8:	08011cbb 	.word	0x08011cbb
 8011bcc:	08011b7d 	.word	0x08011b7d
 8011bd0:	08011b7d 	.word	0x08011b7d
 8011bd4:	08011d23 	.word	0x08011d23
 8011bd8:	08011b7d 	.word	0x08011b7d
 8011bdc:	08011c2b 	.word	0x08011c2b
 8011be0:	08011b7d 	.word	0x08011b7d
 8011be4:	08011b7d 	.word	0x08011b7d
 8011be8:	08011cc3 	.word	0x08011cc3
 8011bec:	6833      	ldr	r3, [r6, #0]
 8011bee:	1d1a      	adds	r2, r3, #4
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	6032      	str	r2, [r6, #0]
 8011bf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011bf8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011bfc:	2301      	movs	r3, #1
 8011bfe:	e09d      	b.n	8011d3c <_printf_i+0x1e8>
 8011c00:	6833      	ldr	r3, [r6, #0]
 8011c02:	6820      	ldr	r0, [r4, #0]
 8011c04:	1d19      	adds	r1, r3, #4
 8011c06:	6031      	str	r1, [r6, #0]
 8011c08:	0606      	lsls	r6, r0, #24
 8011c0a:	d501      	bpl.n	8011c10 <_printf_i+0xbc>
 8011c0c:	681d      	ldr	r5, [r3, #0]
 8011c0e:	e003      	b.n	8011c18 <_printf_i+0xc4>
 8011c10:	0645      	lsls	r5, r0, #25
 8011c12:	d5fb      	bpl.n	8011c0c <_printf_i+0xb8>
 8011c14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011c18:	2d00      	cmp	r5, #0
 8011c1a:	da03      	bge.n	8011c24 <_printf_i+0xd0>
 8011c1c:	232d      	movs	r3, #45	@ 0x2d
 8011c1e:	426d      	negs	r5, r5
 8011c20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011c24:	4859      	ldr	r0, [pc, #356]	@ (8011d8c <_printf_i+0x238>)
 8011c26:	230a      	movs	r3, #10
 8011c28:	e011      	b.n	8011c4e <_printf_i+0xfa>
 8011c2a:	6821      	ldr	r1, [r4, #0]
 8011c2c:	6833      	ldr	r3, [r6, #0]
 8011c2e:	0608      	lsls	r0, r1, #24
 8011c30:	f853 5b04 	ldr.w	r5, [r3], #4
 8011c34:	d402      	bmi.n	8011c3c <_printf_i+0xe8>
 8011c36:	0649      	lsls	r1, r1, #25
 8011c38:	bf48      	it	mi
 8011c3a:	b2ad      	uxthmi	r5, r5
 8011c3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8011c3e:	4853      	ldr	r0, [pc, #332]	@ (8011d8c <_printf_i+0x238>)
 8011c40:	6033      	str	r3, [r6, #0]
 8011c42:	bf14      	ite	ne
 8011c44:	230a      	movne	r3, #10
 8011c46:	2308      	moveq	r3, #8
 8011c48:	2100      	movs	r1, #0
 8011c4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011c4e:	6866      	ldr	r6, [r4, #4]
 8011c50:	60a6      	str	r6, [r4, #8]
 8011c52:	2e00      	cmp	r6, #0
 8011c54:	bfa2      	ittt	ge
 8011c56:	6821      	ldrge	r1, [r4, #0]
 8011c58:	f021 0104 	bicge.w	r1, r1, #4
 8011c5c:	6021      	strge	r1, [r4, #0]
 8011c5e:	b90d      	cbnz	r5, 8011c64 <_printf_i+0x110>
 8011c60:	2e00      	cmp	r6, #0
 8011c62:	d04b      	beq.n	8011cfc <_printf_i+0x1a8>
 8011c64:	4616      	mov	r6, r2
 8011c66:	fbb5 f1f3 	udiv	r1, r5, r3
 8011c6a:	fb03 5711 	mls	r7, r3, r1, r5
 8011c6e:	5dc7      	ldrb	r7, [r0, r7]
 8011c70:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011c74:	462f      	mov	r7, r5
 8011c76:	42bb      	cmp	r3, r7
 8011c78:	460d      	mov	r5, r1
 8011c7a:	d9f4      	bls.n	8011c66 <_printf_i+0x112>
 8011c7c:	2b08      	cmp	r3, #8
 8011c7e:	d10b      	bne.n	8011c98 <_printf_i+0x144>
 8011c80:	6823      	ldr	r3, [r4, #0]
 8011c82:	07df      	lsls	r7, r3, #31
 8011c84:	d508      	bpl.n	8011c98 <_printf_i+0x144>
 8011c86:	6923      	ldr	r3, [r4, #16]
 8011c88:	6861      	ldr	r1, [r4, #4]
 8011c8a:	4299      	cmp	r1, r3
 8011c8c:	bfde      	ittt	le
 8011c8e:	2330      	movle	r3, #48	@ 0x30
 8011c90:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011c94:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011c98:	1b92      	subs	r2, r2, r6
 8011c9a:	6122      	str	r2, [r4, #16]
 8011c9c:	f8cd a000 	str.w	sl, [sp]
 8011ca0:	464b      	mov	r3, r9
 8011ca2:	aa03      	add	r2, sp, #12
 8011ca4:	4621      	mov	r1, r4
 8011ca6:	4640      	mov	r0, r8
 8011ca8:	f7ff fee6 	bl	8011a78 <_printf_common>
 8011cac:	3001      	adds	r0, #1
 8011cae:	d14a      	bne.n	8011d46 <_printf_i+0x1f2>
 8011cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8011cb4:	b004      	add	sp, #16
 8011cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011cba:	6823      	ldr	r3, [r4, #0]
 8011cbc:	f043 0320 	orr.w	r3, r3, #32
 8011cc0:	6023      	str	r3, [r4, #0]
 8011cc2:	4833      	ldr	r0, [pc, #204]	@ (8011d90 <_printf_i+0x23c>)
 8011cc4:	2778      	movs	r7, #120	@ 0x78
 8011cc6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011cca:	6823      	ldr	r3, [r4, #0]
 8011ccc:	6831      	ldr	r1, [r6, #0]
 8011cce:	061f      	lsls	r7, r3, #24
 8011cd0:	f851 5b04 	ldr.w	r5, [r1], #4
 8011cd4:	d402      	bmi.n	8011cdc <_printf_i+0x188>
 8011cd6:	065f      	lsls	r7, r3, #25
 8011cd8:	bf48      	it	mi
 8011cda:	b2ad      	uxthmi	r5, r5
 8011cdc:	6031      	str	r1, [r6, #0]
 8011cde:	07d9      	lsls	r1, r3, #31
 8011ce0:	bf44      	itt	mi
 8011ce2:	f043 0320 	orrmi.w	r3, r3, #32
 8011ce6:	6023      	strmi	r3, [r4, #0]
 8011ce8:	b11d      	cbz	r5, 8011cf2 <_printf_i+0x19e>
 8011cea:	2310      	movs	r3, #16
 8011cec:	e7ac      	b.n	8011c48 <_printf_i+0xf4>
 8011cee:	4827      	ldr	r0, [pc, #156]	@ (8011d8c <_printf_i+0x238>)
 8011cf0:	e7e9      	b.n	8011cc6 <_printf_i+0x172>
 8011cf2:	6823      	ldr	r3, [r4, #0]
 8011cf4:	f023 0320 	bic.w	r3, r3, #32
 8011cf8:	6023      	str	r3, [r4, #0]
 8011cfa:	e7f6      	b.n	8011cea <_printf_i+0x196>
 8011cfc:	4616      	mov	r6, r2
 8011cfe:	e7bd      	b.n	8011c7c <_printf_i+0x128>
 8011d00:	6833      	ldr	r3, [r6, #0]
 8011d02:	6825      	ldr	r5, [r4, #0]
 8011d04:	6961      	ldr	r1, [r4, #20]
 8011d06:	1d18      	adds	r0, r3, #4
 8011d08:	6030      	str	r0, [r6, #0]
 8011d0a:	062e      	lsls	r6, r5, #24
 8011d0c:	681b      	ldr	r3, [r3, #0]
 8011d0e:	d501      	bpl.n	8011d14 <_printf_i+0x1c0>
 8011d10:	6019      	str	r1, [r3, #0]
 8011d12:	e002      	b.n	8011d1a <_printf_i+0x1c6>
 8011d14:	0668      	lsls	r0, r5, #25
 8011d16:	d5fb      	bpl.n	8011d10 <_printf_i+0x1bc>
 8011d18:	8019      	strh	r1, [r3, #0]
 8011d1a:	2300      	movs	r3, #0
 8011d1c:	6123      	str	r3, [r4, #16]
 8011d1e:	4616      	mov	r6, r2
 8011d20:	e7bc      	b.n	8011c9c <_printf_i+0x148>
 8011d22:	6833      	ldr	r3, [r6, #0]
 8011d24:	1d1a      	adds	r2, r3, #4
 8011d26:	6032      	str	r2, [r6, #0]
 8011d28:	681e      	ldr	r6, [r3, #0]
 8011d2a:	6862      	ldr	r2, [r4, #4]
 8011d2c:	2100      	movs	r1, #0
 8011d2e:	4630      	mov	r0, r6
 8011d30:	f7ee fa6e 	bl	8000210 <memchr>
 8011d34:	b108      	cbz	r0, 8011d3a <_printf_i+0x1e6>
 8011d36:	1b80      	subs	r0, r0, r6
 8011d38:	6060      	str	r0, [r4, #4]
 8011d3a:	6863      	ldr	r3, [r4, #4]
 8011d3c:	6123      	str	r3, [r4, #16]
 8011d3e:	2300      	movs	r3, #0
 8011d40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011d44:	e7aa      	b.n	8011c9c <_printf_i+0x148>
 8011d46:	6923      	ldr	r3, [r4, #16]
 8011d48:	4632      	mov	r2, r6
 8011d4a:	4649      	mov	r1, r9
 8011d4c:	4640      	mov	r0, r8
 8011d4e:	47d0      	blx	sl
 8011d50:	3001      	adds	r0, #1
 8011d52:	d0ad      	beq.n	8011cb0 <_printf_i+0x15c>
 8011d54:	6823      	ldr	r3, [r4, #0]
 8011d56:	079b      	lsls	r3, r3, #30
 8011d58:	d413      	bmi.n	8011d82 <_printf_i+0x22e>
 8011d5a:	68e0      	ldr	r0, [r4, #12]
 8011d5c:	9b03      	ldr	r3, [sp, #12]
 8011d5e:	4298      	cmp	r0, r3
 8011d60:	bfb8      	it	lt
 8011d62:	4618      	movlt	r0, r3
 8011d64:	e7a6      	b.n	8011cb4 <_printf_i+0x160>
 8011d66:	2301      	movs	r3, #1
 8011d68:	4632      	mov	r2, r6
 8011d6a:	4649      	mov	r1, r9
 8011d6c:	4640      	mov	r0, r8
 8011d6e:	47d0      	blx	sl
 8011d70:	3001      	adds	r0, #1
 8011d72:	d09d      	beq.n	8011cb0 <_printf_i+0x15c>
 8011d74:	3501      	adds	r5, #1
 8011d76:	68e3      	ldr	r3, [r4, #12]
 8011d78:	9903      	ldr	r1, [sp, #12]
 8011d7a:	1a5b      	subs	r3, r3, r1
 8011d7c:	42ab      	cmp	r3, r5
 8011d7e:	dcf2      	bgt.n	8011d66 <_printf_i+0x212>
 8011d80:	e7eb      	b.n	8011d5a <_printf_i+0x206>
 8011d82:	2500      	movs	r5, #0
 8011d84:	f104 0619 	add.w	r6, r4, #25
 8011d88:	e7f5      	b.n	8011d76 <_printf_i+0x222>
 8011d8a:	bf00      	nop
 8011d8c:	0801570a 	.word	0x0801570a
 8011d90:	0801571b 	.word	0x0801571b

08011d94 <__sflush_r>:
 8011d94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d9c:	0716      	lsls	r6, r2, #28
 8011d9e:	4605      	mov	r5, r0
 8011da0:	460c      	mov	r4, r1
 8011da2:	d454      	bmi.n	8011e4e <__sflush_r+0xba>
 8011da4:	684b      	ldr	r3, [r1, #4]
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	dc02      	bgt.n	8011db0 <__sflush_r+0x1c>
 8011daa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	dd48      	ble.n	8011e42 <__sflush_r+0xae>
 8011db0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011db2:	2e00      	cmp	r6, #0
 8011db4:	d045      	beq.n	8011e42 <__sflush_r+0xae>
 8011db6:	2300      	movs	r3, #0
 8011db8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011dbc:	682f      	ldr	r7, [r5, #0]
 8011dbe:	6a21      	ldr	r1, [r4, #32]
 8011dc0:	602b      	str	r3, [r5, #0]
 8011dc2:	d030      	beq.n	8011e26 <__sflush_r+0x92>
 8011dc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011dc6:	89a3      	ldrh	r3, [r4, #12]
 8011dc8:	0759      	lsls	r1, r3, #29
 8011dca:	d505      	bpl.n	8011dd8 <__sflush_r+0x44>
 8011dcc:	6863      	ldr	r3, [r4, #4]
 8011dce:	1ad2      	subs	r2, r2, r3
 8011dd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011dd2:	b10b      	cbz	r3, 8011dd8 <__sflush_r+0x44>
 8011dd4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011dd6:	1ad2      	subs	r2, r2, r3
 8011dd8:	2300      	movs	r3, #0
 8011dda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011ddc:	6a21      	ldr	r1, [r4, #32]
 8011dde:	4628      	mov	r0, r5
 8011de0:	47b0      	blx	r6
 8011de2:	1c43      	adds	r3, r0, #1
 8011de4:	89a3      	ldrh	r3, [r4, #12]
 8011de6:	d106      	bne.n	8011df6 <__sflush_r+0x62>
 8011de8:	6829      	ldr	r1, [r5, #0]
 8011dea:	291d      	cmp	r1, #29
 8011dec:	d82b      	bhi.n	8011e46 <__sflush_r+0xb2>
 8011dee:	4a2a      	ldr	r2, [pc, #168]	@ (8011e98 <__sflush_r+0x104>)
 8011df0:	410a      	asrs	r2, r1
 8011df2:	07d6      	lsls	r6, r2, #31
 8011df4:	d427      	bmi.n	8011e46 <__sflush_r+0xb2>
 8011df6:	2200      	movs	r2, #0
 8011df8:	6062      	str	r2, [r4, #4]
 8011dfa:	04d9      	lsls	r1, r3, #19
 8011dfc:	6922      	ldr	r2, [r4, #16]
 8011dfe:	6022      	str	r2, [r4, #0]
 8011e00:	d504      	bpl.n	8011e0c <__sflush_r+0x78>
 8011e02:	1c42      	adds	r2, r0, #1
 8011e04:	d101      	bne.n	8011e0a <__sflush_r+0x76>
 8011e06:	682b      	ldr	r3, [r5, #0]
 8011e08:	b903      	cbnz	r3, 8011e0c <__sflush_r+0x78>
 8011e0a:	6560      	str	r0, [r4, #84]	@ 0x54
 8011e0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011e0e:	602f      	str	r7, [r5, #0]
 8011e10:	b1b9      	cbz	r1, 8011e42 <__sflush_r+0xae>
 8011e12:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011e16:	4299      	cmp	r1, r3
 8011e18:	d002      	beq.n	8011e20 <__sflush_r+0x8c>
 8011e1a:	4628      	mov	r0, r5
 8011e1c:	f001 f988 	bl	8013130 <_free_r>
 8011e20:	2300      	movs	r3, #0
 8011e22:	6363      	str	r3, [r4, #52]	@ 0x34
 8011e24:	e00d      	b.n	8011e42 <__sflush_r+0xae>
 8011e26:	2301      	movs	r3, #1
 8011e28:	4628      	mov	r0, r5
 8011e2a:	47b0      	blx	r6
 8011e2c:	4602      	mov	r2, r0
 8011e2e:	1c50      	adds	r0, r2, #1
 8011e30:	d1c9      	bne.n	8011dc6 <__sflush_r+0x32>
 8011e32:	682b      	ldr	r3, [r5, #0]
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	d0c6      	beq.n	8011dc6 <__sflush_r+0x32>
 8011e38:	2b1d      	cmp	r3, #29
 8011e3a:	d001      	beq.n	8011e40 <__sflush_r+0xac>
 8011e3c:	2b16      	cmp	r3, #22
 8011e3e:	d11e      	bne.n	8011e7e <__sflush_r+0xea>
 8011e40:	602f      	str	r7, [r5, #0]
 8011e42:	2000      	movs	r0, #0
 8011e44:	e022      	b.n	8011e8c <__sflush_r+0xf8>
 8011e46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011e4a:	b21b      	sxth	r3, r3
 8011e4c:	e01b      	b.n	8011e86 <__sflush_r+0xf2>
 8011e4e:	690f      	ldr	r7, [r1, #16]
 8011e50:	2f00      	cmp	r7, #0
 8011e52:	d0f6      	beq.n	8011e42 <__sflush_r+0xae>
 8011e54:	0793      	lsls	r3, r2, #30
 8011e56:	680e      	ldr	r6, [r1, #0]
 8011e58:	bf08      	it	eq
 8011e5a:	694b      	ldreq	r3, [r1, #20]
 8011e5c:	600f      	str	r7, [r1, #0]
 8011e5e:	bf18      	it	ne
 8011e60:	2300      	movne	r3, #0
 8011e62:	eba6 0807 	sub.w	r8, r6, r7
 8011e66:	608b      	str	r3, [r1, #8]
 8011e68:	f1b8 0f00 	cmp.w	r8, #0
 8011e6c:	dde9      	ble.n	8011e42 <__sflush_r+0xae>
 8011e6e:	6a21      	ldr	r1, [r4, #32]
 8011e70:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011e72:	4643      	mov	r3, r8
 8011e74:	463a      	mov	r2, r7
 8011e76:	4628      	mov	r0, r5
 8011e78:	47b0      	blx	r6
 8011e7a:	2800      	cmp	r0, #0
 8011e7c:	dc08      	bgt.n	8011e90 <__sflush_r+0xfc>
 8011e7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011e86:	81a3      	strh	r3, [r4, #12]
 8011e88:	f04f 30ff 	mov.w	r0, #4294967295
 8011e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e90:	4407      	add	r7, r0
 8011e92:	eba8 0800 	sub.w	r8, r8, r0
 8011e96:	e7e7      	b.n	8011e68 <__sflush_r+0xd4>
 8011e98:	dfbffffe 	.word	0xdfbffffe

08011e9c <_fflush_r>:
 8011e9c:	b538      	push	{r3, r4, r5, lr}
 8011e9e:	690b      	ldr	r3, [r1, #16]
 8011ea0:	4605      	mov	r5, r0
 8011ea2:	460c      	mov	r4, r1
 8011ea4:	b913      	cbnz	r3, 8011eac <_fflush_r+0x10>
 8011ea6:	2500      	movs	r5, #0
 8011ea8:	4628      	mov	r0, r5
 8011eaa:	bd38      	pop	{r3, r4, r5, pc}
 8011eac:	b118      	cbz	r0, 8011eb6 <_fflush_r+0x1a>
 8011eae:	6a03      	ldr	r3, [r0, #32]
 8011eb0:	b90b      	cbnz	r3, 8011eb6 <_fflush_r+0x1a>
 8011eb2:	f000 f8bb 	bl	801202c <__sinit>
 8011eb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011eba:	2b00      	cmp	r3, #0
 8011ebc:	d0f3      	beq.n	8011ea6 <_fflush_r+0xa>
 8011ebe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011ec0:	07d0      	lsls	r0, r2, #31
 8011ec2:	d404      	bmi.n	8011ece <_fflush_r+0x32>
 8011ec4:	0599      	lsls	r1, r3, #22
 8011ec6:	d402      	bmi.n	8011ece <_fflush_r+0x32>
 8011ec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011eca:	f000 fad4 	bl	8012476 <__retarget_lock_acquire_recursive>
 8011ece:	4628      	mov	r0, r5
 8011ed0:	4621      	mov	r1, r4
 8011ed2:	f7ff ff5f 	bl	8011d94 <__sflush_r>
 8011ed6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011ed8:	07da      	lsls	r2, r3, #31
 8011eda:	4605      	mov	r5, r0
 8011edc:	d4e4      	bmi.n	8011ea8 <_fflush_r+0xc>
 8011ede:	89a3      	ldrh	r3, [r4, #12]
 8011ee0:	059b      	lsls	r3, r3, #22
 8011ee2:	d4e1      	bmi.n	8011ea8 <_fflush_r+0xc>
 8011ee4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011ee6:	f000 fac7 	bl	8012478 <__retarget_lock_release_recursive>
 8011eea:	e7dd      	b.n	8011ea8 <_fflush_r+0xc>

08011eec <fflush>:
 8011eec:	4601      	mov	r1, r0
 8011eee:	b920      	cbnz	r0, 8011efa <fflush+0xe>
 8011ef0:	4a04      	ldr	r2, [pc, #16]	@ (8011f04 <fflush+0x18>)
 8011ef2:	4905      	ldr	r1, [pc, #20]	@ (8011f08 <fflush+0x1c>)
 8011ef4:	4805      	ldr	r0, [pc, #20]	@ (8011f0c <fflush+0x20>)
 8011ef6:	f000 b8b1 	b.w	801205c <_fwalk_sglue>
 8011efa:	4b05      	ldr	r3, [pc, #20]	@ (8011f10 <fflush+0x24>)
 8011efc:	6818      	ldr	r0, [r3, #0]
 8011efe:	f7ff bfcd 	b.w	8011e9c <_fflush_r>
 8011f02:	bf00      	nop
 8011f04:	200002c0 	.word	0x200002c0
 8011f08:	08011e9d 	.word	0x08011e9d
 8011f0c:	200002d0 	.word	0x200002d0
 8011f10:	200002cc 	.word	0x200002cc

08011f14 <std>:
 8011f14:	2300      	movs	r3, #0
 8011f16:	b510      	push	{r4, lr}
 8011f18:	4604      	mov	r4, r0
 8011f1a:	e9c0 3300 	strd	r3, r3, [r0]
 8011f1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011f22:	6083      	str	r3, [r0, #8]
 8011f24:	8181      	strh	r1, [r0, #12]
 8011f26:	6643      	str	r3, [r0, #100]	@ 0x64
 8011f28:	81c2      	strh	r2, [r0, #14]
 8011f2a:	6183      	str	r3, [r0, #24]
 8011f2c:	4619      	mov	r1, r3
 8011f2e:	2208      	movs	r2, #8
 8011f30:	305c      	adds	r0, #92	@ 0x5c
 8011f32:	f000 fa13 	bl	801235c <memset>
 8011f36:	4b0d      	ldr	r3, [pc, #52]	@ (8011f6c <std+0x58>)
 8011f38:	6263      	str	r3, [r4, #36]	@ 0x24
 8011f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8011f70 <std+0x5c>)
 8011f3c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8011f74 <std+0x60>)
 8011f40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011f42:	4b0d      	ldr	r3, [pc, #52]	@ (8011f78 <std+0x64>)
 8011f44:	6323      	str	r3, [r4, #48]	@ 0x30
 8011f46:	4b0d      	ldr	r3, [pc, #52]	@ (8011f7c <std+0x68>)
 8011f48:	6224      	str	r4, [r4, #32]
 8011f4a:	429c      	cmp	r4, r3
 8011f4c:	d006      	beq.n	8011f5c <std+0x48>
 8011f4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011f52:	4294      	cmp	r4, r2
 8011f54:	d002      	beq.n	8011f5c <std+0x48>
 8011f56:	33d0      	adds	r3, #208	@ 0xd0
 8011f58:	429c      	cmp	r4, r3
 8011f5a:	d105      	bne.n	8011f68 <std+0x54>
 8011f5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011f60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011f64:	f000 ba86 	b.w	8012474 <__retarget_lock_init_recursive>
 8011f68:	bd10      	pop	{r4, pc}
 8011f6a:	bf00      	nop
 8011f6c:	08012179 	.word	0x08012179
 8011f70:	0801219b 	.word	0x0801219b
 8011f74:	080121d3 	.word	0x080121d3
 8011f78:	080121f7 	.word	0x080121f7
 8011f7c:	20000964 	.word	0x20000964

08011f80 <stdio_exit_handler>:
 8011f80:	4a02      	ldr	r2, [pc, #8]	@ (8011f8c <stdio_exit_handler+0xc>)
 8011f82:	4903      	ldr	r1, [pc, #12]	@ (8011f90 <stdio_exit_handler+0x10>)
 8011f84:	4803      	ldr	r0, [pc, #12]	@ (8011f94 <stdio_exit_handler+0x14>)
 8011f86:	f000 b869 	b.w	801205c <_fwalk_sglue>
 8011f8a:	bf00      	nop
 8011f8c:	200002c0 	.word	0x200002c0
 8011f90:	08011e9d 	.word	0x08011e9d
 8011f94:	200002d0 	.word	0x200002d0

08011f98 <cleanup_stdio>:
 8011f98:	6841      	ldr	r1, [r0, #4]
 8011f9a:	4b0c      	ldr	r3, [pc, #48]	@ (8011fcc <cleanup_stdio+0x34>)
 8011f9c:	4299      	cmp	r1, r3
 8011f9e:	b510      	push	{r4, lr}
 8011fa0:	4604      	mov	r4, r0
 8011fa2:	d001      	beq.n	8011fa8 <cleanup_stdio+0x10>
 8011fa4:	f7ff ff7a 	bl	8011e9c <_fflush_r>
 8011fa8:	68a1      	ldr	r1, [r4, #8]
 8011faa:	4b09      	ldr	r3, [pc, #36]	@ (8011fd0 <cleanup_stdio+0x38>)
 8011fac:	4299      	cmp	r1, r3
 8011fae:	d002      	beq.n	8011fb6 <cleanup_stdio+0x1e>
 8011fb0:	4620      	mov	r0, r4
 8011fb2:	f7ff ff73 	bl	8011e9c <_fflush_r>
 8011fb6:	68e1      	ldr	r1, [r4, #12]
 8011fb8:	4b06      	ldr	r3, [pc, #24]	@ (8011fd4 <cleanup_stdio+0x3c>)
 8011fba:	4299      	cmp	r1, r3
 8011fbc:	d004      	beq.n	8011fc8 <cleanup_stdio+0x30>
 8011fbe:	4620      	mov	r0, r4
 8011fc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011fc4:	f7ff bf6a 	b.w	8011e9c <_fflush_r>
 8011fc8:	bd10      	pop	{r4, pc}
 8011fca:	bf00      	nop
 8011fcc:	20000964 	.word	0x20000964
 8011fd0:	200009cc 	.word	0x200009cc
 8011fd4:	20000a34 	.word	0x20000a34

08011fd8 <global_stdio_init.part.0>:
 8011fd8:	b510      	push	{r4, lr}
 8011fda:	4b0b      	ldr	r3, [pc, #44]	@ (8012008 <global_stdio_init.part.0+0x30>)
 8011fdc:	4c0b      	ldr	r4, [pc, #44]	@ (801200c <global_stdio_init.part.0+0x34>)
 8011fde:	4a0c      	ldr	r2, [pc, #48]	@ (8012010 <global_stdio_init.part.0+0x38>)
 8011fe0:	601a      	str	r2, [r3, #0]
 8011fe2:	4620      	mov	r0, r4
 8011fe4:	2200      	movs	r2, #0
 8011fe6:	2104      	movs	r1, #4
 8011fe8:	f7ff ff94 	bl	8011f14 <std>
 8011fec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011ff0:	2201      	movs	r2, #1
 8011ff2:	2109      	movs	r1, #9
 8011ff4:	f7ff ff8e 	bl	8011f14 <std>
 8011ff8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011ffc:	2202      	movs	r2, #2
 8011ffe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012002:	2112      	movs	r1, #18
 8012004:	f7ff bf86 	b.w	8011f14 <std>
 8012008:	20000a9c 	.word	0x20000a9c
 801200c:	20000964 	.word	0x20000964
 8012010:	08011f81 	.word	0x08011f81

08012014 <__sfp_lock_acquire>:
 8012014:	4801      	ldr	r0, [pc, #4]	@ (801201c <__sfp_lock_acquire+0x8>)
 8012016:	f000 ba2e 	b.w	8012476 <__retarget_lock_acquire_recursive>
 801201a:	bf00      	nop
 801201c:	20000aa5 	.word	0x20000aa5

08012020 <__sfp_lock_release>:
 8012020:	4801      	ldr	r0, [pc, #4]	@ (8012028 <__sfp_lock_release+0x8>)
 8012022:	f000 ba29 	b.w	8012478 <__retarget_lock_release_recursive>
 8012026:	bf00      	nop
 8012028:	20000aa5 	.word	0x20000aa5

0801202c <__sinit>:
 801202c:	b510      	push	{r4, lr}
 801202e:	4604      	mov	r4, r0
 8012030:	f7ff fff0 	bl	8012014 <__sfp_lock_acquire>
 8012034:	6a23      	ldr	r3, [r4, #32]
 8012036:	b11b      	cbz	r3, 8012040 <__sinit+0x14>
 8012038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801203c:	f7ff bff0 	b.w	8012020 <__sfp_lock_release>
 8012040:	4b04      	ldr	r3, [pc, #16]	@ (8012054 <__sinit+0x28>)
 8012042:	6223      	str	r3, [r4, #32]
 8012044:	4b04      	ldr	r3, [pc, #16]	@ (8012058 <__sinit+0x2c>)
 8012046:	681b      	ldr	r3, [r3, #0]
 8012048:	2b00      	cmp	r3, #0
 801204a:	d1f5      	bne.n	8012038 <__sinit+0xc>
 801204c:	f7ff ffc4 	bl	8011fd8 <global_stdio_init.part.0>
 8012050:	e7f2      	b.n	8012038 <__sinit+0xc>
 8012052:	bf00      	nop
 8012054:	08011f99 	.word	0x08011f99
 8012058:	20000a9c 	.word	0x20000a9c

0801205c <_fwalk_sglue>:
 801205c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012060:	4607      	mov	r7, r0
 8012062:	4688      	mov	r8, r1
 8012064:	4614      	mov	r4, r2
 8012066:	2600      	movs	r6, #0
 8012068:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801206c:	f1b9 0901 	subs.w	r9, r9, #1
 8012070:	d505      	bpl.n	801207e <_fwalk_sglue+0x22>
 8012072:	6824      	ldr	r4, [r4, #0]
 8012074:	2c00      	cmp	r4, #0
 8012076:	d1f7      	bne.n	8012068 <_fwalk_sglue+0xc>
 8012078:	4630      	mov	r0, r6
 801207a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801207e:	89ab      	ldrh	r3, [r5, #12]
 8012080:	2b01      	cmp	r3, #1
 8012082:	d907      	bls.n	8012094 <_fwalk_sglue+0x38>
 8012084:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012088:	3301      	adds	r3, #1
 801208a:	d003      	beq.n	8012094 <_fwalk_sglue+0x38>
 801208c:	4629      	mov	r1, r5
 801208e:	4638      	mov	r0, r7
 8012090:	47c0      	blx	r8
 8012092:	4306      	orrs	r6, r0
 8012094:	3568      	adds	r5, #104	@ 0x68
 8012096:	e7e9      	b.n	801206c <_fwalk_sglue+0x10>

08012098 <iprintf>:
 8012098:	b40f      	push	{r0, r1, r2, r3}
 801209a:	b507      	push	{r0, r1, r2, lr}
 801209c:	4906      	ldr	r1, [pc, #24]	@ (80120b8 <iprintf+0x20>)
 801209e:	ab04      	add	r3, sp, #16
 80120a0:	6808      	ldr	r0, [r1, #0]
 80120a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80120a6:	6881      	ldr	r1, [r0, #8]
 80120a8:	9301      	str	r3, [sp, #4]
 80120aa:	f001 fc37 	bl	801391c <_vfiprintf_r>
 80120ae:	b003      	add	sp, #12
 80120b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80120b4:	b004      	add	sp, #16
 80120b6:	4770      	bx	lr
 80120b8:	200002cc 	.word	0x200002cc

080120bc <_puts_r>:
 80120bc:	6a03      	ldr	r3, [r0, #32]
 80120be:	b570      	push	{r4, r5, r6, lr}
 80120c0:	6884      	ldr	r4, [r0, #8]
 80120c2:	4605      	mov	r5, r0
 80120c4:	460e      	mov	r6, r1
 80120c6:	b90b      	cbnz	r3, 80120cc <_puts_r+0x10>
 80120c8:	f7ff ffb0 	bl	801202c <__sinit>
 80120cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80120ce:	07db      	lsls	r3, r3, #31
 80120d0:	d405      	bmi.n	80120de <_puts_r+0x22>
 80120d2:	89a3      	ldrh	r3, [r4, #12]
 80120d4:	0598      	lsls	r0, r3, #22
 80120d6:	d402      	bmi.n	80120de <_puts_r+0x22>
 80120d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80120da:	f000 f9cc 	bl	8012476 <__retarget_lock_acquire_recursive>
 80120de:	89a3      	ldrh	r3, [r4, #12]
 80120e0:	0719      	lsls	r1, r3, #28
 80120e2:	d502      	bpl.n	80120ea <_puts_r+0x2e>
 80120e4:	6923      	ldr	r3, [r4, #16]
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	d135      	bne.n	8012156 <_puts_r+0x9a>
 80120ea:	4621      	mov	r1, r4
 80120ec:	4628      	mov	r0, r5
 80120ee:	f000 f8c5 	bl	801227c <__swsetup_r>
 80120f2:	b380      	cbz	r0, 8012156 <_puts_r+0x9a>
 80120f4:	f04f 35ff 	mov.w	r5, #4294967295
 80120f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80120fa:	07da      	lsls	r2, r3, #31
 80120fc:	d405      	bmi.n	801210a <_puts_r+0x4e>
 80120fe:	89a3      	ldrh	r3, [r4, #12]
 8012100:	059b      	lsls	r3, r3, #22
 8012102:	d402      	bmi.n	801210a <_puts_r+0x4e>
 8012104:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012106:	f000 f9b7 	bl	8012478 <__retarget_lock_release_recursive>
 801210a:	4628      	mov	r0, r5
 801210c:	bd70      	pop	{r4, r5, r6, pc}
 801210e:	2b00      	cmp	r3, #0
 8012110:	da04      	bge.n	801211c <_puts_r+0x60>
 8012112:	69a2      	ldr	r2, [r4, #24]
 8012114:	429a      	cmp	r2, r3
 8012116:	dc17      	bgt.n	8012148 <_puts_r+0x8c>
 8012118:	290a      	cmp	r1, #10
 801211a:	d015      	beq.n	8012148 <_puts_r+0x8c>
 801211c:	6823      	ldr	r3, [r4, #0]
 801211e:	1c5a      	adds	r2, r3, #1
 8012120:	6022      	str	r2, [r4, #0]
 8012122:	7019      	strb	r1, [r3, #0]
 8012124:	68a3      	ldr	r3, [r4, #8]
 8012126:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801212a:	3b01      	subs	r3, #1
 801212c:	60a3      	str	r3, [r4, #8]
 801212e:	2900      	cmp	r1, #0
 8012130:	d1ed      	bne.n	801210e <_puts_r+0x52>
 8012132:	2b00      	cmp	r3, #0
 8012134:	da11      	bge.n	801215a <_puts_r+0x9e>
 8012136:	4622      	mov	r2, r4
 8012138:	210a      	movs	r1, #10
 801213a:	4628      	mov	r0, r5
 801213c:	f000 f85f 	bl	80121fe <__swbuf_r>
 8012140:	3001      	adds	r0, #1
 8012142:	d0d7      	beq.n	80120f4 <_puts_r+0x38>
 8012144:	250a      	movs	r5, #10
 8012146:	e7d7      	b.n	80120f8 <_puts_r+0x3c>
 8012148:	4622      	mov	r2, r4
 801214a:	4628      	mov	r0, r5
 801214c:	f000 f857 	bl	80121fe <__swbuf_r>
 8012150:	3001      	adds	r0, #1
 8012152:	d1e7      	bne.n	8012124 <_puts_r+0x68>
 8012154:	e7ce      	b.n	80120f4 <_puts_r+0x38>
 8012156:	3e01      	subs	r6, #1
 8012158:	e7e4      	b.n	8012124 <_puts_r+0x68>
 801215a:	6823      	ldr	r3, [r4, #0]
 801215c:	1c5a      	adds	r2, r3, #1
 801215e:	6022      	str	r2, [r4, #0]
 8012160:	220a      	movs	r2, #10
 8012162:	701a      	strb	r2, [r3, #0]
 8012164:	e7ee      	b.n	8012144 <_puts_r+0x88>
	...

08012168 <puts>:
 8012168:	4b02      	ldr	r3, [pc, #8]	@ (8012174 <puts+0xc>)
 801216a:	4601      	mov	r1, r0
 801216c:	6818      	ldr	r0, [r3, #0]
 801216e:	f7ff bfa5 	b.w	80120bc <_puts_r>
 8012172:	bf00      	nop
 8012174:	200002cc 	.word	0x200002cc

08012178 <__sread>:
 8012178:	b510      	push	{r4, lr}
 801217a:	460c      	mov	r4, r1
 801217c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012180:	f000 f91a 	bl	80123b8 <_read_r>
 8012184:	2800      	cmp	r0, #0
 8012186:	bfab      	itete	ge
 8012188:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801218a:	89a3      	ldrhlt	r3, [r4, #12]
 801218c:	181b      	addge	r3, r3, r0
 801218e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012192:	bfac      	ite	ge
 8012194:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012196:	81a3      	strhlt	r3, [r4, #12]
 8012198:	bd10      	pop	{r4, pc}

0801219a <__swrite>:
 801219a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801219e:	461f      	mov	r7, r3
 80121a0:	898b      	ldrh	r3, [r1, #12]
 80121a2:	05db      	lsls	r3, r3, #23
 80121a4:	4605      	mov	r5, r0
 80121a6:	460c      	mov	r4, r1
 80121a8:	4616      	mov	r6, r2
 80121aa:	d505      	bpl.n	80121b8 <__swrite+0x1e>
 80121ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80121b0:	2302      	movs	r3, #2
 80121b2:	2200      	movs	r2, #0
 80121b4:	f000 f8ee 	bl	8012394 <_lseek_r>
 80121b8:	89a3      	ldrh	r3, [r4, #12]
 80121ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80121be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80121c2:	81a3      	strh	r3, [r4, #12]
 80121c4:	4632      	mov	r2, r6
 80121c6:	463b      	mov	r3, r7
 80121c8:	4628      	mov	r0, r5
 80121ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80121ce:	f000 b915 	b.w	80123fc <_write_r>

080121d2 <__sseek>:
 80121d2:	b510      	push	{r4, lr}
 80121d4:	460c      	mov	r4, r1
 80121d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80121da:	f000 f8db 	bl	8012394 <_lseek_r>
 80121de:	1c43      	adds	r3, r0, #1
 80121e0:	89a3      	ldrh	r3, [r4, #12]
 80121e2:	bf15      	itete	ne
 80121e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80121e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80121ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80121ee:	81a3      	strheq	r3, [r4, #12]
 80121f0:	bf18      	it	ne
 80121f2:	81a3      	strhne	r3, [r4, #12]
 80121f4:	bd10      	pop	{r4, pc}

080121f6 <__sclose>:
 80121f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80121fa:	f000 b8bb 	b.w	8012374 <_close_r>

080121fe <__swbuf_r>:
 80121fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012200:	460e      	mov	r6, r1
 8012202:	4614      	mov	r4, r2
 8012204:	4605      	mov	r5, r0
 8012206:	b118      	cbz	r0, 8012210 <__swbuf_r+0x12>
 8012208:	6a03      	ldr	r3, [r0, #32]
 801220a:	b90b      	cbnz	r3, 8012210 <__swbuf_r+0x12>
 801220c:	f7ff ff0e 	bl	801202c <__sinit>
 8012210:	69a3      	ldr	r3, [r4, #24]
 8012212:	60a3      	str	r3, [r4, #8]
 8012214:	89a3      	ldrh	r3, [r4, #12]
 8012216:	071a      	lsls	r2, r3, #28
 8012218:	d501      	bpl.n	801221e <__swbuf_r+0x20>
 801221a:	6923      	ldr	r3, [r4, #16]
 801221c:	b943      	cbnz	r3, 8012230 <__swbuf_r+0x32>
 801221e:	4621      	mov	r1, r4
 8012220:	4628      	mov	r0, r5
 8012222:	f000 f82b 	bl	801227c <__swsetup_r>
 8012226:	b118      	cbz	r0, 8012230 <__swbuf_r+0x32>
 8012228:	f04f 37ff 	mov.w	r7, #4294967295
 801222c:	4638      	mov	r0, r7
 801222e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012230:	6823      	ldr	r3, [r4, #0]
 8012232:	6922      	ldr	r2, [r4, #16]
 8012234:	1a98      	subs	r0, r3, r2
 8012236:	6963      	ldr	r3, [r4, #20]
 8012238:	b2f6      	uxtb	r6, r6
 801223a:	4283      	cmp	r3, r0
 801223c:	4637      	mov	r7, r6
 801223e:	dc05      	bgt.n	801224c <__swbuf_r+0x4e>
 8012240:	4621      	mov	r1, r4
 8012242:	4628      	mov	r0, r5
 8012244:	f7ff fe2a 	bl	8011e9c <_fflush_r>
 8012248:	2800      	cmp	r0, #0
 801224a:	d1ed      	bne.n	8012228 <__swbuf_r+0x2a>
 801224c:	68a3      	ldr	r3, [r4, #8]
 801224e:	3b01      	subs	r3, #1
 8012250:	60a3      	str	r3, [r4, #8]
 8012252:	6823      	ldr	r3, [r4, #0]
 8012254:	1c5a      	adds	r2, r3, #1
 8012256:	6022      	str	r2, [r4, #0]
 8012258:	701e      	strb	r6, [r3, #0]
 801225a:	6962      	ldr	r2, [r4, #20]
 801225c:	1c43      	adds	r3, r0, #1
 801225e:	429a      	cmp	r2, r3
 8012260:	d004      	beq.n	801226c <__swbuf_r+0x6e>
 8012262:	89a3      	ldrh	r3, [r4, #12]
 8012264:	07db      	lsls	r3, r3, #31
 8012266:	d5e1      	bpl.n	801222c <__swbuf_r+0x2e>
 8012268:	2e0a      	cmp	r6, #10
 801226a:	d1df      	bne.n	801222c <__swbuf_r+0x2e>
 801226c:	4621      	mov	r1, r4
 801226e:	4628      	mov	r0, r5
 8012270:	f7ff fe14 	bl	8011e9c <_fflush_r>
 8012274:	2800      	cmp	r0, #0
 8012276:	d0d9      	beq.n	801222c <__swbuf_r+0x2e>
 8012278:	e7d6      	b.n	8012228 <__swbuf_r+0x2a>
	...

0801227c <__swsetup_r>:
 801227c:	b538      	push	{r3, r4, r5, lr}
 801227e:	4b29      	ldr	r3, [pc, #164]	@ (8012324 <__swsetup_r+0xa8>)
 8012280:	4605      	mov	r5, r0
 8012282:	6818      	ldr	r0, [r3, #0]
 8012284:	460c      	mov	r4, r1
 8012286:	b118      	cbz	r0, 8012290 <__swsetup_r+0x14>
 8012288:	6a03      	ldr	r3, [r0, #32]
 801228a:	b90b      	cbnz	r3, 8012290 <__swsetup_r+0x14>
 801228c:	f7ff fece 	bl	801202c <__sinit>
 8012290:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012294:	0719      	lsls	r1, r3, #28
 8012296:	d422      	bmi.n	80122de <__swsetup_r+0x62>
 8012298:	06da      	lsls	r2, r3, #27
 801229a:	d407      	bmi.n	80122ac <__swsetup_r+0x30>
 801229c:	2209      	movs	r2, #9
 801229e:	602a      	str	r2, [r5, #0]
 80122a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80122a4:	81a3      	strh	r3, [r4, #12]
 80122a6:	f04f 30ff 	mov.w	r0, #4294967295
 80122aa:	e033      	b.n	8012314 <__swsetup_r+0x98>
 80122ac:	0758      	lsls	r0, r3, #29
 80122ae:	d512      	bpl.n	80122d6 <__swsetup_r+0x5a>
 80122b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80122b2:	b141      	cbz	r1, 80122c6 <__swsetup_r+0x4a>
 80122b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80122b8:	4299      	cmp	r1, r3
 80122ba:	d002      	beq.n	80122c2 <__swsetup_r+0x46>
 80122bc:	4628      	mov	r0, r5
 80122be:	f000 ff37 	bl	8013130 <_free_r>
 80122c2:	2300      	movs	r3, #0
 80122c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80122c6:	89a3      	ldrh	r3, [r4, #12]
 80122c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80122cc:	81a3      	strh	r3, [r4, #12]
 80122ce:	2300      	movs	r3, #0
 80122d0:	6063      	str	r3, [r4, #4]
 80122d2:	6923      	ldr	r3, [r4, #16]
 80122d4:	6023      	str	r3, [r4, #0]
 80122d6:	89a3      	ldrh	r3, [r4, #12]
 80122d8:	f043 0308 	orr.w	r3, r3, #8
 80122dc:	81a3      	strh	r3, [r4, #12]
 80122de:	6923      	ldr	r3, [r4, #16]
 80122e0:	b94b      	cbnz	r3, 80122f6 <__swsetup_r+0x7a>
 80122e2:	89a3      	ldrh	r3, [r4, #12]
 80122e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80122e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80122ec:	d003      	beq.n	80122f6 <__swsetup_r+0x7a>
 80122ee:	4621      	mov	r1, r4
 80122f0:	4628      	mov	r0, r5
 80122f2:	f001 fc51 	bl	8013b98 <__smakebuf_r>
 80122f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80122fa:	f013 0201 	ands.w	r2, r3, #1
 80122fe:	d00a      	beq.n	8012316 <__swsetup_r+0x9a>
 8012300:	2200      	movs	r2, #0
 8012302:	60a2      	str	r2, [r4, #8]
 8012304:	6962      	ldr	r2, [r4, #20]
 8012306:	4252      	negs	r2, r2
 8012308:	61a2      	str	r2, [r4, #24]
 801230a:	6922      	ldr	r2, [r4, #16]
 801230c:	b942      	cbnz	r2, 8012320 <__swsetup_r+0xa4>
 801230e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012312:	d1c5      	bne.n	80122a0 <__swsetup_r+0x24>
 8012314:	bd38      	pop	{r3, r4, r5, pc}
 8012316:	0799      	lsls	r1, r3, #30
 8012318:	bf58      	it	pl
 801231a:	6962      	ldrpl	r2, [r4, #20]
 801231c:	60a2      	str	r2, [r4, #8]
 801231e:	e7f4      	b.n	801230a <__swsetup_r+0x8e>
 8012320:	2000      	movs	r0, #0
 8012322:	e7f7      	b.n	8012314 <__swsetup_r+0x98>
 8012324:	200002cc 	.word	0x200002cc

08012328 <memmove>:
 8012328:	4288      	cmp	r0, r1
 801232a:	b510      	push	{r4, lr}
 801232c:	eb01 0402 	add.w	r4, r1, r2
 8012330:	d902      	bls.n	8012338 <memmove+0x10>
 8012332:	4284      	cmp	r4, r0
 8012334:	4623      	mov	r3, r4
 8012336:	d807      	bhi.n	8012348 <memmove+0x20>
 8012338:	1e43      	subs	r3, r0, #1
 801233a:	42a1      	cmp	r1, r4
 801233c:	d008      	beq.n	8012350 <memmove+0x28>
 801233e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012342:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012346:	e7f8      	b.n	801233a <memmove+0x12>
 8012348:	4402      	add	r2, r0
 801234a:	4601      	mov	r1, r0
 801234c:	428a      	cmp	r2, r1
 801234e:	d100      	bne.n	8012352 <memmove+0x2a>
 8012350:	bd10      	pop	{r4, pc}
 8012352:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012356:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801235a:	e7f7      	b.n	801234c <memmove+0x24>

0801235c <memset>:
 801235c:	4402      	add	r2, r0
 801235e:	4603      	mov	r3, r0
 8012360:	4293      	cmp	r3, r2
 8012362:	d100      	bne.n	8012366 <memset+0xa>
 8012364:	4770      	bx	lr
 8012366:	f803 1b01 	strb.w	r1, [r3], #1
 801236a:	e7f9      	b.n	8012360 <memset+0x4>

0801236c <_localeconv_r>:
 801236c:	4800      	ldr	r0, [pc, #0]	@ (8012370 <_localeconv_r+0x4>)
 801236e:	4770      	bx	lr
 8012370:	2000040c 	.word	0x2000040c

08012374 <_close_r>:
 8012374:	b538      	push	{r3, r4, r5, lr}
 8012376:	4d06      	ldr	r5, [pc, #24]	@ (8012390 <_close_r+0x1c>)
 8012378:	2300      	movs	r3, #0
 801237a:	4604      	mov	r4, r0
 801237c:	4608      	mov	r0, r1
 801237e:	602b      	str	r3, [r5, #0]
 8012380:	f7f8 fd62 	bl	800ae48 <_close>
 8012384:	1c43      	adds	r3, r0, #1
 8012386:	d102      	bne.n	801238e <_close_r+0x1a>
 8012388:	682b      	ldr	r3, [r5, #0]
 801238a:	b103      	cbz	r3, 801238e <_close_r+0x1a>
 801238c:	6023      	str	r3, [r4, #0]
 801238e:	bd38      	pop	{r3, r4, r5, pc}
 8012390:	20000aa0 	.word	0x20000aa0

08012394 <_lseek_r>:
 8012394:	b538      	push	{r3, r4, r5, lr}
 8012396:	4d07      	ldr	r5, [pc, #28]	@ (80123b4 <_lseek_r+0x20>)
 8012398:	4604      	mov	r4, r0
 801239a:	4608      	mov	r0, r1
 801239c:	4611      	mov	r1, r2
 801239e:	2200      	movs	r2, #0
 80123a0:	602a      	str	r2, [r5, #0]
 80123a2:	461a      	mov	r2, r3
 80123a4:	f7f8 fd77 	bl	800ae96 <_lseek>
 80123a8:	1c43      	adds	r3, r0, #1
 80123aa:	d102      	bne.n	80123b2 <_lseek_r+0x1e>
 80123ac:	682b      	ldr	r3, [r5, #0]
 80123ae:	b103      	cbz	r3, 80123b2 <_lseek_r+0x1e>
 80123b0:	6023      	str	r3, [r4, #0]
 80123b2:	bd38      	pop	{r3, r4, r5, pc}
 80123b4:	20000aa0 	.word	0x20000aa0

080123b8 <_read_r>:
 80123b8:	b538      	push	{r3, r4, r5, lr}
 80123ba:	4d07      	ldr	r5, [pc, #28]	@ (80123d8 <_read_r+0x20>)
 80123bc:	4604      	mov	r4, r0
 80123be:	4608      	mov	r0, r1
 80123c0:	4611      	mov	r1, r2
 80123c2:	2200      	movs	r2, #0
 80123c4:	602a      	str	r2, [r5, #0]
 80123c6:	461a      	mov	r2, r3
 80123c8:	f7f8 fd05 	bl	800add6 <_read>
 80123cc:	1c43      	adds	r3, r0, #1
 80123ce:	d102      	bne.n	80123d6 <_read_r+0x1e>
 80123d0:	682b      	ldr	r3, [r5, #0]
 80123d2:	b103      	cbz	r3, 80123d6 <_read_r+0x1e>
 80123d4:	6023      	str	r3, [r4, #0]
 80123d6:	bd38      	pop	{r3, r4, r5, pc}
 80123d8:	20000aa0 	.word	0x20000aa0

080123dc <_sbrk_r>:
 80123dc:	b538      	push	{r3, r4, r5, lr}
 80123de:	4d06      	ldr	r5, [pc, #24]	@ (80123f8 <_sbrk_r+0x1c>)
 80123e0:	2300      	movs	r3, #0
 80123e2:	4604      	mov	r4, r0
 80123e4:	4608      	mov	r0, r1
 80123e6:	602b      	str	r3, [r5, #0]
 80123e8:	f7f8 fd62 	bl	800aeb0 <_sbrk>
 80123ec:	1c43      	adds	r3, r0, #1
 80123ee:	d102      	bne.n	80123f6 <_sbrk_r+0x1a>
 80123f0:	682b      	ldr	r3, [r5, #0]
 80123f2:	b103      	cbz	r3, 80123f6 <_sbrk_r+0x1a>
 80123f4:	6023      	str	r3, [r4, #0]
 80123f6:	bd38      	pop	{r3, r4, r5, pc}
 80123f8:	20000aa0 	.word	0x20000aa0

080123fc <_write_r>:
 80123fc:	b538      	push	{r3, r4, r5, lr}
 80123fe:	4d07      	ldr	r5, [pc, #28]	@ (801241c <_write_r+0x20>)
 8012400:	4604      	mov	r4, r0
 8012402:	4608      	mov	r0, r1
 8012404:	4611      	mov	r1, r2
 8012406:	2200      	movs	r2, #0
 8012408:	602a      	str	r2, [r5, #0]
 801240a:	461a      	mov	r2, r3
 801240c:	f7f8 fd00 	bl	800ae10 <_write>
 8012410:	1c43      	adds	r3, r0, #1
 8012412:	d102      	bne.n	801241a <_write_r+0x1e>
 8012414:	682b      	ldr	r3, [r5, #0]
 8012416:	b103      	cbz	r3, 801241a <_write_r+0x1e>
 8012418:	6023      	str	r3, [r4, #0]
 801241a:	bd38      	pop	{r3, r4, r5, pc}
 801241c:	20000aa0 	.word	0x20000aa0

08012420 <__errno>:
 8012420:	4b01      	ldr	r3, [pc, #4]	@ (8012428 <__errno+0x8>)
 8012422:	6818      	ldr	r0, [r3, #0]
 8012424:	4770      	bx	lr
 8012426:	bf00      	nop
 8012428:	200002cc 	.word	0x200002cc

0801242c <__libc_init_array>:
 801242c:	b570      	push	{r4, r5, r6, lr}
 801242e:	4d0d      	ldr	r5, [pc, #52]	@ (8012464 <__libc_init_array+0x38>)
 8012430:	4c0d      	ldr	r4, [pc, #52]	@ (8012468 <__libc_init_array+0x3c>)
 8012432:	1b64      	subs	r4, r4, r5
 8012434:	10a4      	asrs	r4, r4, #2
 8012436:	2600      	movs	r6, #0
 8012438:	42a6      	cmp	r6, r4
 801243a:	d109      	bne.n	8012450 <__libc_init_array+0x24>
 801243c:	4d0b      	ldr	r5, [pc, #44]	@ (801246c <__libc_init_array+0x40>)
 801243e:	4c0c      	ldr	r4, [pc, #48]	@ (8012470 <__libc_init_array+0x44>)
 8012440:	f002 fe86 	bl	8015150 <_init>
 8012444:	1b64      	subs	r4, r4, r5
 8012446:	10a4      	asrs	r4, r4, #2
 8012448:	2600      	movs	r6, #0
 801244a:	42a6      	cmp	r6, r4
 801244c:	d105      	bne.n	801245a <__libc_init_array+0x2e>
 801244e:	bd70      	pop	{r4, r5, r6, pc}
 8012450:	f855 3b04 	ldr.w	r3, [r5], #4
 8012454:	4798      	blx	r3
 8012456:	3601      	adds	r6, #1
 8012458:	e7ee      	b.n	8012438 <__libc_init_array+0xc>
 801245a:	f855 3b04 	ldr.w	r3, [r5], #4
 801245e:	4798      	blx	r3
 8012460:	3601      	adds	r6, #1
 8012462:	e7f2      	b.n	801244a <__libc_init_array+0x1e>
 8012464:	08015c48 	.word	0x08015c48
 8012468:	08015c48 	.word	0x08015c48
 801246c:	08015c48 	.word	0x08015c48
 8012470:	08015c4c 	.word	0x08015c4c

08012474 <__retarget_lock_init_recursive>:
 8012474:	4770      	bx	lr

08012476 <__retarget_lock_acquire_recursive>:
 8012476:	4770      	bx	lr

08012478 <__retarget_lock_release_recursive>:
 8012478:	4770      	bx	lr

0801247a <memcpy>:
 801247a:	440a      	add	r2, r1
 801247c:	4291      	cmp	r1, r2
 801247e:	f100 33ff 	add.w	r3, r0, #4294967295
 8012482:	d100      	bne.n	8012486 <memcpy+0xc>
 8012484:	4770      	bx	lr
 8012486:	b510      	push	{r4, lr}
 8012488:	f811 4b01 	ldrb.w	r4, [r1], #1
 801248c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012490:	4291      	cmp	r1, r2
 8012492:	d1f9      	bne.n	8012488 <memcpy+0xe>
 8012494:	bd10      	pop	{r4, pc}

08012496 <quorem>:
 8012496:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801249a:	6903      	ldr	r3, [r0, #16]
 801249c:	690c      	ldr	r4, [r1, #16]
 801249e:	42a3      	cmp	r3, r4
 80124a0:	4607      	mov	r7, r0
 80124a2:	db7e      	blt.n	80125a2 <quorem+0x10c>
 80124a4:	3c01      	subs	r4, #1
 80124a6:	f101 0814 	add.w	r8, r1, #20
 80124aa:	00a3      	lsls	r3, r4, #2
 80124ac:	f100 0514 	add.w	r5, r0, #20
 80124b0:	9300      	str	r3, [sp, #0]
 80124b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80124b6:	9301      	str	r3, [sp, #4]
 80124b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80124bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80124c0:	3301      	adds	r3, #1
 80124c2:	429a      	cmp	r2, r3
 80124c4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80124c8:	fbb2 f6f3 	udiv	r6, r2, r3
 80124cc:	d32e      	bcc.n	801252c <quorem+0x96>
 80124ce:	f04f 0a00 	mov.w	sl, #0
 80124d2:	46c4      	mov	ip, r8
 80124d4:	46ae      	mov	lr, r5
 80124d6:	46d3      	mov	fp, sl
 80124d8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80124dc:	b298      	uxth	r0, r3
 80124de:	fb06 a000 	mla	r0, r6, r0, sl
 80124e2:	0c02      	lsrs	r2, r0, #16
 80124e4:	0c1b      	lsrs	r3, r3, #16
 80124e6:	fb06 2303 	mla	r3, r6, r3, r2
 80124ea:	f8de 2000 	ldr.w	r2, [lr]
 80124ee:	b280      	uxth	r0, r0
 80124f0:	b292      	uxth	r2, r2
 80124f2:	1a12      	subs	r2, r2, r0
 80124f4:	445a      	add	r2, fp
 80124f6:	f8de 0000 	ldr.w	r0, [lr]
 80124fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80124fe:	b29b      	uxth	r3, r3
 8012500:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012504:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012508:	b292      	uxth	r2, r2
 801250a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801250e:	45e1      	cmp	r9, ip
 8012510:	f84e 2b04 	str.w	r2, [lr], #4
 8012514:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012518:	d2de      	bcs.n	80124d8 <quorem+0x42>
 801251a:	9b00      	ldr	r3, [sp, #0]
 801251c:	58eb      	ldr	r3, [r5, r3]
 801251e:	b92b      	cbnz	r3, 801252c <quorem+0x96>
 8012520:	9b01      	ldr	r3, [sp, #4]
 8012522:	3b04      	subs	r3, #4
 8012524:	429d      	cmp	r5, r3
 8012526:	461a      	mov	r2, r3
 8012528:	d32f      	bcc.n	801258a <quorem+0xf4>
 801252a:	613c      	str	r4, [r7, #16]
 801252c:	4638      	mov	r0, r7
 801252e:	f001 f8c3 	bl	80136b8 <__mcmp>
 8012532:	2800      	cmp	r0, #0
 8012534:	db25      	blt.n	8012582 <quorem+0xec>
 8012536:	4629      	mov	r1, r5
 8012538:	2000      	movs	r0, #0
 801253a:	f858 2b04 	ldr.w	r2, [r8], #4
 801253e:	f8d1 c000 	ldr.w	ip, [r1]
 8012542:	fa1f fe82 	uxth.w	lr, r2
 8012546:	fa1f f38c 	uxth.w	r3, ip
 801254a:	eba3 030e 	sub.w	r3, r3, lr
 801254e:	4403      	add	r3, r0
 8012550:	0c12      	lsrs	r2, r2, #16
 8012552:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012556:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801255a:	b29b      	uxth	r3, r3
 801255c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012560:	45c1      	cmp	r9, r8
 8012562:	f841 3b04 	str.w	r3, [r1], #4
 8012566:	ea4f 4022 	mov.w	r0, r2, asr #16
 801256a:	d2e6      	bcs.n	801253a <quorem+0xa4>
 801256c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012570:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012574:	b922      	cbnz	r2, 8012580 <quorem+0xea>
 8012576:	3b04      	subs	r3, #4
 8012578:	429d      	cmp	r5, r3
 801257a:	461a      	mov	r2, r3
 801257c:	d30b      	bcc.n	8012596 <quorem+0x100>
 801257e:	613c      	str	r4, [r7, #16]
 8012580:	3601      	adds	r6, #1
 8012582:	4630      	mov	r0, r6
 8012584:	b003      	add	sp, #12
 8012586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801258a:	6812      	ldr	r2, [r2, #0]
 801258c:	3b04      	subs	r3, #4
 801258e:	2a00      	cmp	r2, #0
 8012590:	d1cb      	bne.n	801252a <quorem+0x94>
 8012592:	3c01      	subs	r4, #1
 8012594:	e7c6      	b.n	8012524 <quorem+0x8e>
 8012596:	6812      	ldr	r2, [r2, #0]
 8012598:	3b04      	subs	r3, #4
 801259a:	2a00      	cmp	r2, #0
 801259c:	d1ef      	bne.n	801257e <quorem+0xe8>
 801259e:	3c01      	subs	r4, #1
 80125a0:	e7ea      	b.n	8012578 <quorem+0xe2>
 80125a2:	2000      	movs	r0, #0
 80125a4:	e7ee      	b.n	8012584 <quorem+0xee>
	...

080125a8 <_dtoa_r>:
 80125a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125ac:	69c7      	ldr	r7, [r0, #28]
 80125ae:	b099      	sub	sp, #100	@ 0x64
 80125b0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80125b4:	ec55 4b10 	vmov	r4, r5, d0
 80125b8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80125ba:	9109      	str	r1, [sp, #36]	@ 0x24
 80125bc:	4683      	mov	fp, r0
 80125be:	920e      	str	r2, [sp, #56]	@ 0x38
 80125c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80125c2:	b97f      	cbnz	r7, 80125e4 <_dtoa_r+0x3c>
 80125c4:	2010      	movs	r0, #16
 80125c6:	f7fe fecf 	bl	8011368 <malloc>
 80125ca:	4602      	mov	r2, r0
 80125cc:	f8cb 001c 	str.w	r0, [fp, #28]
 80125d0:	b920      	cbnz	r0, 80125dc <_dtoa_r+0x34>
 80125d2:	4ba7      	ldr	r3, [pc, #668]	@ (8012870 <_dtoa_r+0x2c8>)
 80125d4:	21ef      	movs	r1, #239	@ 0xef
 80125d6:	48a7      	ldr	r0, [pc, #668]	@ (8012874 <_dtoa_r+0x2cc>)
 80125d8:	f001 fb3c 	bl	8013c54 <__assert_func>
 80125dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80125e0:	6007      	str	r7, [r0, #0]
 80125e2:	60c7      	str	r7, [r0, #12]
 80125e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80125e8:	6819      	ldr	r1, [r3, #0]
 80125ea:	b159      	cbz	r1, 8012604 <_dtoa_r+0x5c>
 80125ec:	685a      	ldr	r2, [r3, #4]
 80125ee:	604a      	str	r2, [r1, #4]
 80125f0:	2301      	movs	r3, #1
 80125f2:	4093      	lsls	r3, r2
 80125f4:	608b      	str	r3, [r1, #8]
 80125f6:	4658      	mov	r0, fp
 80125f8:	f000 fe24 	bl	8013244 <_Bfree>
 80125fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012600:	2200      	movs	r2, #0
 8012602:	601a      	str	r2, [r3, #0]
 8012604:	1e2b      	subs	r3, r5, #0
 8012606:	bfb9      	ittee	lt
 8012608:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801260c:	9303      	strlt	r3, [sp, #12]
 801260e:	2300      	movge	r3, #0
 8012610:	6033      	strge	r3, [r6, #0]
 8012612:	9f03      	ldr	r7, [sp, #12]
 8012614:	4b98      	ldr	r3, [pc, #608]	@ (8012878 <_dtoa_r+0x2d0>)
 8012616:	bfbc      	itt	lt
 8012618:	2201      	movlt	r2, #1
 801261a:	6032      	strlt	r2, [r6, #0]
 801261c:	43bb      	bics	r3, r7
 801261e:	d112      	bne.n	8012646 <_dtoa_r+0x9e>
 8012620:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012622:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012626:	6013      	str	r3, [r2, #0]
 8012628:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801262c:	4323      	orrs	r3, r4
 801262e:	f000 854d 	beq.w	80130cc <_dtoa_r+0xb24>
 8012632:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012634:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801288c <_dtoa_r+0x2e4>
 8012638:	2b00      	cmp	r3, #0
 801263a:	f000 854f 	beq.w	80130dc <_dtoa_r+0xb34>
 801263e:	f10a 0303 	add.w	r3, sl, #3
 8012642:	f000 bd49 	b.w	80130d8 <_dtoa_r+0xb30>
 8012646:	ed9d 7b02 	vldr	d7, [sp, #8]
 801264a:	2200      	movs	r2, #0
 801264c:	ec51 0b17 	vmov	r0, r1, d7
 8012650:	2300      	movs	r3, #0
 8012652:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8012656:	f7ee fa57 	bl	8000b08 <__aeabi_dcmpeq>
 801265a:	4680      	mov	r8, r0
 801265c:	b158      	cbz	r0, 8012676 <_dtoa_r+0xce>
 801265e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012660:	2301      	movs	r3, #1
 8012662:	6013      	str	r3, [r2, #0]
 8012664:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012666:	b113      	cbz	r3, 801266e <_dtoa_r+0xc6>
 8012668:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801266a:	4b84      	ldr	r3, [pc, #528]	@ (801287c <_dtoa_r+0x2d4>)
 801266c:	6013      	str	r3, [r2, #0]
 801266e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8012890 <_dtoa_r+0x2e8>
 8012672:	f000 bd33 	b.w	80130dc <_dtoa_r+0xb34>
 8012676:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801267a:	aa16      	add	r2, sp, #88	@ 0x58
 801267c:	a917      	add	r1, sp, #92	@ 0x5c
 801267e:	4658      	mov	r0, fp
 8012680:	f001 f8ca 	bl	8013818 <__d2b>
 8012684:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012688:	4681      	mov	r9, r0
 801268a:	2e00      	cmp	r6, #0
 801268c:	d077      	beq.n	801277e <_dtoa_r+0x1d6>
 801268e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012690:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8012694:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012698:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801269c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80126a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80126a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80126a8:	4619      	mov	r1, r3
 80126aa:	2200      	movs	r2, #0
 80126ac:	4b74      	ldr	r3, [pc, #464]	@ (8012880 <_dtoa_r+0x2d8>)
 80126ae:	f7ed fe0b 	bl	80002c8 <__aeabi_dsub>
 80126b2:	a369      	add	r3, pc, #420	@ (adr r3, 8012858 <_dtoa_r+0x2b0>)
 80126b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126b8:	f7ed ffbe 	bl	8000638 <__aeabi_dmul>
 80126bc:	a368      	add	r3, pc, #416	@ (adr r3, 8012860 <_dtoa_r+0x2b8>)
 80126be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126c2:	f7ed fe03 	bl	80002cc <__adddf3>
 80126c6:	4604      	mov	r4, r0
 80126c8:	4630      	mov	r0, r6
 80126ca:	460d      	mov	r5, r1
 80126cc:	f7ed ff4a 	bl	8000564 <__aeabi_i2d>
 80126d0:	a365      	add	r3, pc, #404	@ (adr r3, 8012868 <_dtoa_r+0x2c0>)
 80126d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126d6:	f7ed ffaf 	bl	8000638 <__aeabi_dmul>
 80126da:	4602      	mov	r2, r0
 80126dc:	460b      	mov	r3, r1
 80126de:	4620      	mov	r0, r4
 80126e0:	4629      	mov	r1, r5
 80126e2:	f7ed fdf3 	bl	80002cc <__adddf3>
 80126e6:	4604      	mov	r4, r0
 80126e8:	460d      	mov	r5, r1
 80126ea:	f7ee fa55 	bl	8000b98 <__aeabi_d2iz>
 80126ee:	2200      	movs	r2, #0
 80126f0:	4607      	mov	r7, r0
 80126f2:	2300      	movs	r3, #0
 80126f4:	4620      	mov	r0, r4
 80126f6:	4629      	mov	r1, r5
 80126f8:	f7ee fa10 	bl	8000b1c <__aeabi_dcmplt>
 80126fc:	b140      	cbz	r0, 8012710 <_dtoa_r+0x168>
 80126fe:	4638      	mov	r0, r7
 8012700:	f7ed ff30 	bl	8000564 <__aeabi_i2d>
 8012704:	4622      	mov	r2, r4
 8012706:	462b      	mov	r3, r5
 8012708:	f7ee f9fe 	bl	8000b08 <__aeabi_dcmpeq>
 801270c:	b900      	cbnz	r0, 8012710 <_dtoa_r+0x168>
 801270e:	3f01      	subs	r7, #1
 8012710:	2f16      	cmp	r7, #22
 8012712:	d851      	bhi.n	80127b8 <_dtoa_r+0x210>
 8012714:	4b5b      	ldr	r3, [pc, #364]	@ (8012884 <_dtoa_r+0x2dc>)
 8012716:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801271a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801271e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012722:	f7ee f9fb 	bl	8000b1c <__aeabi_dcmplt>
 8012726:	2800      	cmp	r0, #0
 8012728:	d048      	beq.n	80127bc <_dtoa_r+0x214>
 801272a:	3f01      	subs	r7, #1
 801272c:	2300      	movs	r3, #0
 801272e:	9312      	str	r3, [sp, #72]	@ 0x48
 8012730:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012732:	1b9b      	subs	r3, r3, r6
 8012734:	1e5a      	subs	r2, r3, #1
 8012736:	bf44      	itt	mi
 8012738:	f1c3 0801 	rsbmi	r8, r3, #1
 801273c:	2300      	movmi	r3, #0
 801273e:	9208      	str	r2, [sp, #32]
 8012740:	bf54      	ite	pl
 8012742:	f04f 0800 	movpl.w	r8, #0
 8012746:	9308      	strmi	r3, [sp, #32]
 8012748:	2f00      	cmp	r7, #0
 801274a:	db39      	blt.n	80127c0 <_dtoa_r+0x218>
 801274c:	9b08      	ldr	r3, [sp, #32]
 801274e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8012750:	443b      	add	r3, r7
 8012752:	9308      	str	r3, [sp, #32]
 8012754:	2300      	movs	r3, #0
 8012756:	930a      	str	r3, [sp, #40]	@ 0x28
 8012758:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801275a:	2b09      	cmp	r3, #9
 801275c:	d864      	bhi.n	8012828 <_dtoa_r+0x280>
 801275e:	2b05      	cmp	r3, #5
 8012760:	bfc4      	itt	gt
 8012762:	3b04      	subgt	r3, #4
 8012764:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8012766:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012768:	f1a3 0302 	sub.w	r3, r3, #2
 801276c:	bfcc      	ite	gt
 801276e:	2400      	movgt	r4, #0
 8012770:	2401      	movle	r4, #1
 8012772:	2b03      	cmp	r3, #3
 8012774:	d863      	bhi.n	801283e <_dtoa_r+0x296>
 8012776:	e8df f003 	tbb	[pc, r3]
 801277a:	372a      	.short	0x372a
 801277c:	5535      	.short	0x5535
 801277e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8012782:	441e      	add	r6, r3
 8012784:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012788:	2b20      	cmp	r3, #32
 801278a:	bfc1      	itttt	gt
 801278c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012790:	409f      	lslgt	r7, r3
 8012792:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012796:	fa24 f303 	lsrgt.w	r3, r4, r3
 801279a:	bfd6      	itet	le
 801279c:	f1c3 0320 	rsble	r3, r3, #32
 80127a0:	ea47 0003 	orrgt.w	r0, r7, r3
 80127a4:	fa04 f003 	lslle.w	r0, r4, r3
 80127a8:	f7ed fecc 	bl	8000544 <__aeabi_ui2d>
 80127ac:	2201      	movs	r2, #1
 80127ae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80127b2:	3e01      	subs	r6, #1
 80127b4:	9214      	str	r2, [sp, #80]	@ 0x50
 80127b6:	e777      	b.n	80126a8 <_dtoa_r+0x100>
 80127b8:	2301      	movs	r3, #1
 80127ba:	e7b8      	b.n	801272e <_dtoa_r+0x186>
 80127bc:	9012      	str	r0, [sp, #72]	@ 0x48
 80127be:	e7b7      	b.n	8012730 <_dtoa_r+0x188>
 80127c0:	427b      	negs	r3, r7
 80127c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80127c4:	2300      	movs	r3, #0
 80127c6:	eba8 0807 	sub.w	r8, r8, r7
 80127ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80127cc:	e7c4      	b.n	8012758 <_dtoa_r+0x1b0>
 80127ce:	2300      	movs	r3, #0
 80127d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80127d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80127d4:	2b00      	cmp	r3, #0
 80127d6:	dc35      	bgt.n	8012844 <_dtoa_r+0x29c>
 80127d8:	2301      	movs	r3, #1
 80127da:	9300      	str	r3, [sp, #0]
 80127dc:	9307      	str	r3, [sp, #28]
 80127de:	461a      	mov	r2, r3
 80127e0:	920e      	str	r2, [sp, #56]	@ 0x38
 80127e2:	e00b      	b.n	80127fc <_dtoa_r+0x254>
 80127e4:	2301      	movs	r3, #1
 80127e6:	e7f3      	b.n	80127d0 <_dtoa_r+0x228>
 80127e8:	2300      	movs	r3, #0
 80127ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 80127ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80127ee:	18fb      	adds	r3, r7, r3
 80127f0:	9300      	str	r3, [sp, #0]
 80127f2:	3301      	adds	r3, #1
 80127f4:	2b01      	cmp	r3, #1
 80127f6:	9307      	str	r3, [sp, #28]
 80127f8:	bfb8      	it	lt
 80127fa:	2301      	movlt	r3, #1
 80127fc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8012800:	2100      	movs	r1, #0
 8012802:	2204      	movs	r2, #4
 8012804:	f102 0514 	add.w	r5, r2, #20
 8012808:	429d      	cmp	r5, r3
 801280a:	d91f      	bls.n	801284c <_dtoa_r+0x2a4>
 801280c:	6041      	str	r1, [r0, #4]
 801280e:	4658      	mov	r0, fp
 8012810:	f000 fcd8 	bl	80131c4 <_Balloc>
 8012814:	4682      	mov	sl, r0
 8012816:	2800      	cmp	r0, #0
 8012818:	d13c      	bne.n	8012894 <_dtoa_r+0x2ec>
 801281a:	4b1b      	ldr	r3, [pc, #108]	@ (8012888 <_dtoa_r+0x2e0>)
 801281c:	4602      	mov	r2, r0
 801281e:	f240 11af 	movw	r1, #431	@ 0x1af
 8012822:	e6d8      	b.n	80125d6 <_dtoa_r+0x2e>
 8012824:	2301      	movs	r3, #1
 8012826:	e7e0      	b.n	80127ea <_dtoa_r+0x242>
 8012828:	2401      	movs	r4, #1
 801282a:	2300      	movs	r3, #0
 801282c:	9309      	str	r3, [sp, #36]	@ 0x24
 801282e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012830:	f04f 33ff 	mov.w	r3, #4294967295
 8012834:	9300      	str	r3, [sp, #0]
 8012836:	9307      	str	r3, [sp, #28]
 8012838:	2200      	movs	r2, #0
 801283a:	2312      	movs	r3, #18
 801283c:	e7d0      	b.n	80127e0 <_dtoa_r+0x238>
 801283e:	2301      	movs	r3, #1
 8012840:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012842:	e7f5      	b.n	8012830 <_dtoa_r+0x288>
 8012844:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012846:	9300      	str	r3, [sp, #0]
 8012848:	9307      	str	r3, [sp, #28]
 801284a:	e7d7      	b.n	80127fc <_dtoa_r+0x254>
 801284c:	3101      	adds	r1, #1
 801284e:	0052      	lsls	r2, r2, #1
 8012850:	e7d8      	b.n	8012804 <_dtoa_r+0x25c>
 8012852:	bf00      	nop
 8012854:	f3af 8000 	nop.w
 8012858:	636f4361 	.word	0x636f4361
 801285c:	3fd287a7 	.word	0x3fd287a7
 8012860:	8b60c8b3 	.word	0x8b60c8b3
 8012864:	3fc68a28 	.word	0x3fc68a28
 8012868:	509f79fb 	.word	0x509f79fb
 801286c:	3fd34413 	.word	0x3fd34413
 8012870:	08015739 	.word	0x08015739
 8012874:	08015750 	.word	0x08015750
 8012878:	7ff00000 	.word	0x7ff00000
 801287c:	08015709 	.word	0x08015709
 8012880:	3ff80000 	.word	0x3ff80000
 8012884:	08015848 	.word	0x08015848
 8012888:	080157a8 	.word	0x080157a8
 801288c:	08015735 	.word	0x08015735
 8012890:	08015708 	.word	0x08015708
 8012894:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012898:	6018      	str	r0, [r3, #0]
 801289a:	9b07      	ldr	r3, [sp, #28]
 801289c:	2b0e      	cmp	r3, #14
 801289e:	f200 80a4 	bhi.w	80129ea <_dtoa_r+0x442>
 80128a2:	2c00      	cmp	r4, #0
 80128a4:	f000 80a1 	beq.w	80129ea <_dtoa_r+0x442>
 80128a8:	2f00      	cmp	r7, #0
 80128aa:	dd33      	ble.n	8012914 <_dtoa_r+0x36c>
 80128ac:	4bad      	ldr	r3, [pc, #692]	@ (8012b64 <_dtoa_r+0x5bc>)
 80128ae:	f007 020f 	and.w	r2, r7, #15
 80128b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80128b6:	ed93 7b00 	vldr	d7, [r3]
 80128ba:	05f8      	lsls	r0, r7, #23
 80128bc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80128c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80128c4:	d516      	bpl.n	80128f4 <_dtoa_r+0x34c>
 80128c6:	4ba8      	ldr	r3, [pc, #672]	@ (8012b68 <_dtoa_r+0x5c0>)
 80128c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80128cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80128d0:	f7ed ffdc 	bl	800088c <__aeabi_ddiv>
 80128d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80128d8:	f004 040f 	and.w	r4, r4, #15
 80128dc:	2603      	movs	r6, #3
 80128de:	4da2      	ldr	r5, [pc, #648]	@ (8012b68 <_dtoa_r+0x5c0>)
 80128e0:	b954      	cbnz	r4, 80128f8 <_dtoa_r+0x350>
 80128e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80128e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80128ea:	f7ed ffcf 	bl	800088c <__aeabi_ddiv>
 80128ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80128f2:	e028      	b.n	8012946 <_dtoa_r+0x39e>
 80128f4:	2602      	movs	r6, #2
 80128f6:	e7f2      	b.n	80128de <_dtoa_r+0x336>
 80128f8:	07e1      	lsls	r1, r4, #31
 80128fa:	d508      	bpl.n	801290e <_dtoa_r+0x366>
 80128fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012900:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012904:	f7ed fe98 	bl	8000638 <__aeabi_dmul>
 8012908:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801290c:	3601      	adds	r6, #1
 801290e:	1064      	asrs	r4, r4, #1
 8012910:	3508      	adds	r5, #8
 8012912:	e7e5      	b.n	80128e0 <_dtoa_r+0x338>
 8012914:	f000 80d2 	beq.w	8012abc <_dtoa_r+0x514>
 8012918:	427c      	negs	r4, r7
 801291a:	4b92      	ldr	r3, [pc, #584]	@ (8012b64 <_dtoa_r+0x5bc>)
 801291c:	4d92      	ldr	r5, [pc, #584]	@ (8012b68 <_dtoa_r+0x5c0>)
 801291e:	f004 020f 	and.w	r2, r4, #15
 8012922:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012926:	e9d3 2300 	ldrd	r2, r3, [r3]
 801292a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801292e:	f7ed fe83 	bl	8000638 <__aeabi_dmul>
 8012932:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012936:	1124      	asrs	r4, r4, #4
 8012938:	2300      	movs	r3, #0
 801293a:	2602      	movs	r6, #2
 801293c:	2c00      	cmp	r4, #0
 801293e:	f040 80b2 	bne.w	8012aa6 <_dtoa_r+0x4fe>
 8012942:	2b00      	cmp	r3, #0
 8012944:	d1d3      	bne.n	80128ee <_dtoa_r+0x346>
 8012946:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012948:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801294c:	2b00      	cmp	r3, #0
 801294e:	f000 80b7 	beq.w	8012ac0 <_dtoa_r+0x518>
 8012952:	4b86      	ldr	r3, [pc, #536]	@ (8012b6c <_dtoa_r+0x5c4>)
 8012954:	2200      	movs	r2, #0
 8012956:	4620      	mov	r0, r4
 8012958:	4629      	mov	r1, r5
 801295a:	f7ee f8df 	bl	8000b1c <__aeabi_dcmplt>
 801295e:	2800      	cmp	r0, #0
 8012960:	f000 80ae 	beq.w	8012ac0 <_dtoa_r+0x518>
 8012964:	9b07      	ldr	r3, [sp, #28]
 8012966:	2b00      	cmp	r3, #0
 8012968:	f000 80aa 	beq.w	8012ac0 <_dtoa_r+0x518>
 801296c:	9b00      	ldr	r3, [sp, #0]
 801296e:	2b00      	cmp	r3, #0
 8012970:	dd37      	ble.n	80129e2 <_dtoa_r+0x43a>
 8012972:	1e7b      	subs	r3, r7, #1
 8012974:	9304      	str	r3, [sp, #16]
 8012976:	4620      	mov	r0, r4
 8012978:	4b7d      	ldr	r3, [pc, #500]	@ (8012b70 <_dtoa_r+0x5c8>)
 801297a:	2200      	movs	r2, #0
 801297c:	4629      	mov	r1, r5
 801297e:	f7ed fe5b 	bl	8000638 <__aeabi_dmul>
 8012982:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012986:	9c00      	ldr	r4, [sp, #0]
 8012988:	3601      	adds	r6, #1
 801298a:	4630      	mov	r0, r6
 801298c:	f7ed fdea 	bl	8000564 <__aeabi_i2d>
 8012990:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012994:	f7ed fe50 	bl	8000638 <__aeabi_dmul>
 8012998:	4b76      	ldr	r3, [pc, #472]	@ (8012b74 <_dtoa_r+0x5cc>)
 801299a:	2200      	movs	r2, #0
 801299c:	f7ed fc96 	bl	80002cc <__adddf3>
 80129a0:	4605      	mov	r5, r0
 80129a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80129a6:	2c00      	cmp	r4, #0
 80129a8:	f040 808d 	bne.w	8012ac6 <_dtoa_r+0x51e>
 80129ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80129b0:	4b71      	ldr	r3, [pc, #452]	@ (8012b78 <_dtoa_r+0x5d0>)
 80129b2:	2200      	movs	r2, #0
 80129b4:	f7ed fc88 	bl	80002c8 <__aeabi_dsub>
 80129b8:	4602      	mov	r2, r0
 80129ba:	460b      	mov	r3, r1
 80129bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80129c0:	462a      	mov	r2, r5
 80129c2:	4633      	mov	r3, r6
 80129c4:	f7ee f8c8 	bl	8000b58 <__aeabi_dcmpgt>
 80129c8:	2800      	cmp	r0, #0
 80129ca:	f040 828b 	bne.w	8012ee4 <_dtoa_r+0x93c>
 80129ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80129d2:	462a      	mov	r2, r5
 80129d4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80129d8:	f7ee f8a0 	bl	8000b1c <__aeabi_dcmplt>
 80129dc:	2800      	cmp	r0, #0
 80129de:	f040 8128 	bne.w	8012c32 <_dtoa_r+0x68a>
 80129e2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80129e6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80129ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80129ec:	2b00      	cmp	r3, #0
 80129ee:	f2c0 815a 	blt.w	8012ca6 <_dtoa_r+0x6fe>
 80129f2:	2f0e      	cmp	r7, #14
 80129f4:	f300 8157 	bgt.w	8012ca6 <_dtoa_r+0x6fe>
 80129f8:	4b5a      	ldr	r3, [pc, #360]	@ (8012b64 <_dtoa_r+0x5bc>)
 80129fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80129fe:	ed93 7b00 	vldr	d7, [r3]
 8012a02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	ed8d 7b00 	vstr	d7, [sp]
 8012a0a:	da03      	bge.n	8012a14 <_dtoa_r+0x46c>
 8012a0c:	9b07      	ldr	r3, [sp, #28]
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	f340 8101 	ble.w	8012c16 <_dtoa_r+0x66e>
 8012a14:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8012a18:	4656      	mov	r6, sl
 8012a1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012a1e:	4620      	mov	r0, r4
 8012a20:	4629      	mov	r1, r5
 8012a22:	f7ed ff33 	bl	800088c <__aeabi_ddiv>
 8012a26:	f7ee f8b7 	bl	8000b98 <__aeabi_d2iz>
 8012a2a:	4680      	mov	r8, r0
 8012a2c:	f7ed fd9a 	bl	8000564 <__aeabi_i2d>
 8012a30:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012a34:	f7ed fe00 	bl	8000638 <__aeabi_dmul>
 8012a38:	4602      	mov	r2, r0
 8012a3a:	460b      	mov	r3, r1
 8012a3c:	4620      	mov	r0, r4
 8012a3e:	4629      	mov	r1, r5
 8012a40:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012a44:	f7ed fc40 	bl	80002c8 <__aeabi_dsub>
 8012a48:	f806 4b01 	strb.w	r4, [r6], #1
 8012a4c:	9d07      	ldr	r5, [sp, #28]
 8012a4e:	eba6 040a 	sub.w	r4, r6, sl
 8012a52:	42a5      	cmp	r5, r4
 8012a54:	4602      	mov	r2, r0
 8012a56:	460b      	mov	r3, r1
 8012a58:	f040 8117 	bne.w	8012c8a <_dtoa_r+0x6e2>
 8012a5c:	f7ed fc36 	bl	80002cc <__adddf3>
 8012a60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012a64:	4604      	mov	r4, r0
 8012a66:	460d      	mov	r5, r1
 8012a68:	f7ee f876 	bl	8000b58 <__aeabi_dcmpgt>
 8012a6c:	2800      	cmp	r0, #0
 8012a6e:	f040 80f9 	bne.w	8012c64 <_dtoa_r+0x6bc>
 8012a72:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012a76:	4620      	mov	r0, r4
 8012a78:	4629      	mov	r1, r5
 8012a7a:	f7ee f845 	bl	8000b08 <__aeabi_dcmpeq>
 8012a7e:	b118      	cbz	r0, 8012a88 <_dtoa_r+0x4e0>
 8012a80:	f018 0f01 	tst.w	r8, #1
 8012a84:	f040 80ee 	bne.w	8012c64 <_dtoa_r+0x6bc>
 8012a88:	4649      	mov	r1, r9
 8012a8a:	4658      	mov	r0, fp
 8012a8c:	f000 fbda 	bl	8013244 <_Bfree>
 8012a90:	2300      	movs	r3, #0
 8012a92:	7033      	strb	r3, [r6, #0]
 8012a94:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012a96:	3701      	adds	r7, #1
 8012a98:	601f      	str	r7, [r3, #0]
 8012a9a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012a9c:	2b00      	cmp	r3, #0
 8012a9e:	f000 831d 	beq.w	80130dc <_dtoa_r+0xb34>
 8012aa2:	601e      	str	r6, [r3, #0]
 8012aa4:	e31a      	b.n	80130dc <_dtoa_r+0xb34>
 8012aa6:	07e2      	lsls	r2, r4, #31
 8012aa8:	d505      	bpl.n	8012ab6 <_dtoa_r+0x50e>
 8012aaa:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012aae:	f7ed fdc3 	bl	8000638 <__aeabi_dmul>
 8012ab2:	3601      	adds	r6, #1
 8012ab4:	2301      	movs	r3, #1
 8012ab6:	1064      	asrs	r4, r4, #1
 8012ab8:	3508      	adds	r5, #8
 8012aba:	e73f      	b.n	801293c <_dtoa_r+0x394>
 8012abc:	2602      	movs	r6, #2
 8012abe:	e742      	b.n	8012946 <_dtoa_r+0x39e>
 8012ac0:	9c07      	ldr	r4, [sp, #28]
 8012ac2:	9704      	str	r7, [sp, #16]
 8012ac4:	e761      	b.n	801298a <_dtoa_r+0x3e2>
 8012ac6:	4b27      	ldr	r3, [pc, #156]	@ (8012b64 <_dtoa_r+0x5bc>)
 8012ac8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012aca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012ace:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012ad2:	4454      	add	r4, sl
 8012ad4:	2900      	cmp	r1, #0
 8012ad6:	d053      	beq.n	8012b80 <_dtoa_r+0x5d8>
 8012ad8:	4928      	ldr	r1, [pc, #160]	@ (8012b7c <_dtoa_r+0x5d4>)
 8012ada:	2000      	movs	r0, #0
 8012adc:	f7ed fed6 	bl	800088c <__aeabi_ddiv>
 8012ae0:	4633      	mov	r3, r6
 8012ae2:	462a      	mov	r2, r5
 8012ae4:	f7ed fbf0 	bl	80002c8 <__aeabi_dsub>
 8012ae8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8012aec:	4656      	mov	r6, sl
 8012aee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012af2:	f7ee f851 	bl	8000b98 <__aeabi_d2iz>
 8012af6:	4605      	mov	r5, r0
 8012af8:	f7ed fd34 	bl	8000564 <__aeabi_i2d>
 8012afc:	4602      	mov	r2, r0
 8012afe:	460b      	mov	r3, r1
 8012b00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012b04:	f7ed fbe0 	bl	80002c8 <__aeabi_dsub>
 8012b08:	3530      	adds	r5, #48	@ 0x30
 8012b0a:	4602      	mov	r2, r0
 8012b0c:	460b      	mov	r3, r1
 8012b0e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012b12:	f806 5b01 	strb.w	r5, [r6], #1
 8012b16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8012b1a:	f7ed ffff 	bl	8000b1c <__aeabi_dcmplt>
 8012b1e:	2800      	cmp	r0, #0
 8012b20:	d171      	bne.n	8012c06 <_dtoa_r+0x65e>
 8012b22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012b26:	4911      	ldr	r1, [pc, #68]	@ (8012b6c <_dtoa_r+0x5c4>)
 8012b28:	2000      	movs	r0, #0
 8012b2a:	f7ed fbcd 	bl	80002c8 <__aeabi_dsub>
 8012b2e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8012b32:	f7ed fff3 	bl	8000b1c <__aeabi_dcmplt>
 8012b36:	2800      	cmp	r0, #0
 8012b38:	f040 8095 	bne.w	8012c66 <_dtoa_r+0x6be>
 8012b3c:	42a6      	cmp	r6, r4
 8012b3e:	f43f af50 	beq.w	80129e2 <_dtoa_r+0x43a>
 8012b42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8012b46:	4b0a      	ldr	r3, [pc, #40]	@ (8012b70 <_dtoa_r+0x5c8>)
 8012b48:	2200      	movs	r2, #0
 8012b4a:	f7ed fd75 	bl	8000638 <__aeabi_dmul>
 8012b4e:	4b08      	ldr	r3, [pc, #32]	@ (8012b70 <_dtoa_r+0x5c8>)
 8012b50:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8012b54:	2200      	movs	r2, #0
 8012b56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012b5a:	f7ed fd6d 	bl	8000638 <__aeabi_dmul>
 8012b5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012b62:	e7c4      	b.n	8012aee <_dtoa_r+0x546>
 8012b64:	08015848 	.word	0x08015848
 8012b68:	08015820 	.word	0x08015820
 8012b6c:	3ff00000 	.word	0x3ff00000
 8012b70:	40240000 	.word	0x40240000
 8012b74:	401c0000 	.word	0x401c0000
 8012b78:	40140000 	.word	0x40140000
 8012b7c:	3fe00000 	.word	0x3fe00000
 8012b80:	4631      	mov	r1, r6
 8012b82:	4628      	mov	r0, r5
 8012b84:	f7ed fd58 	bl	8000638 <__aeabi_dmul>
 8012b88:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8012b8c:	9415      	str	r4, [sp, #84]	@ 0x54
 8012b8e:	4656      	mov	r6, sl
 8012b90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012b94:	f7ee f800 	bl	8000b98 <__aeabi_d2iz>
 8012b98:	4605      	mov	r5, r0
 8012b9a:	f7ed fce3 	bl	8000564 <__aeabi_i2d>
 8012b9e:	4602      	mov	r2, r0
 8012ba0:	460b      	mov	r3, r1
 8012ba2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012ba6:	f7ed fb8f 	bl	80002c8 <__aeabi_dsub>
 8012baa:	3530      	adds	r5, #48	@ 0x30
 8012bac:	f806 5b01 	strb.w	r5, [r6], #1
 8012bb0:	4602      	mov	r2, r0
 8012bb2:	460b      	mov	r3, r1
 8012bb4:	42a6      	cmp	r6, r4
 8012bb6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012bba:	f04f 0200 	mov.w	r2, #0
 8012bbe:	d124      	bne.n	8012c0a <_dtoa_r+0x662>
 8012bc0:	4bac      	ldr	r3, [pc, #688]	@ (8012e74 <_dtoa_r+0x8cc>)
 8012bc2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8012bc6:	f7ed fb81 	bl	80002cc <__adddf3>
 8012bca:	4602      	mov	r2, r0
 8012bcc:	460b      	mov	r3, r1
 8012bce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012bd2:	f7ed ffc1 	bl	8000b58 <__aeabi_dcmpgt>
 8012bd6:	2800      	cmp	r0, #0
 8012bd8:	d145      	bne.n	8012c66 <_dtoa_r+0x6be>
 8012bda:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8012bde:	49a5      	ldr	r1, [pc, #660]	@ (8012e74 <_dtoa_r+0x8cc>)
 8012be0:	2000      	movs	r0, #0
 8012be2:	f7ed fb71 	bl	80002c8 <__aeabi_dsub>
 8012be6:	4602      	mov	r2, r0
 8012be8:	460b      	mov	r3, r1
 8012bea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012bee:	f7ed ff95 	bl	8000b1c <__aeabi_dcmplt>
 8012bf2:	2800      	cmp	r0, #0
 8012bf4:	f43f aef5 	beq.w	80129e2 <_dtoa_r+0x43a>
 8012bf8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8012bfa:	1e73      	subs	r3, r6, #1
 8012bfc:	9315      	str	r3, [sp, #84]	@ 0x54
 8012bfe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012c02:	2b30      	cmp	r3, #48	@ 0x30
 8012c04:	d0f8      	beq.n	8012bf8 <_dtoa_r+0x650>
 8012c06:	9f04      	ldr	r7, [sp, #16]
 8012c08:	e73e      	b.n	8012a88 <_dtoa_r+0x4e0>
 8012c0a:	4b9b      	ldr	r3, [pc, #620]	@ (8012e78 <_dtoa_r+0x8d0>)
 8012c0c:	f7ed fd14 	bl	8000638 <__aeabi_dmul>
 8012c10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012c14:	e7bc      	b.n	8012b90 <_dtoa_r+0x5e8>
 8012c16:	d10c      	bne.n	8012c32 <_dtoa_r+0x68a>
 8012c18:	4b98      	ldr	r3, [pc, #608]	@ (8012e7c <_dtoa_r+0x8d4>)
 8012c1a:	2200      	movs	r2, #0
 8012c1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012c20:	f7ed fd0a 	bl	8000638 <__aeabi_dmul>
 8012c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012c28:	f7ed ff8c 	bl	8000b44 <__aeabi_dcmpge>
 8012c2c:	2800      	cmp	r0, #0
 8012c2e:	f000 8157 	beq.w	8012ee0 <_dtoa_r+0x938>
 8012c32:	2400      	movs	r4, #0
 8012c34:	4625      	mov	r5, r4
 8012c36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012c38:	43db      	mvns	r3, r3
 8012c3a:	9304      	str	r3, [sp, #16]
 8012c3c:	4656      	mov	r6, sl
 8012c3e:	2700      	movs	r7, #0
 8012c40:	4621      	mov	r1, r4
 8012c42:	4658      	mov	r0, fp
 8012c44:	f000 fafe 	bl	8013244 <_Bfree>
 8012c48:	2d00      	cmp	r5, #0
 8012c4a:	d0dc      	beq.n	8012c06 <_dtoa_r+0x65e>
 8012c4c:	b12f      	cbz	r7, 8012c5a <_dtoa_r+0x6b2>
 8012c4e:	42af      	cmp	r7, r5
 8012c50:	d003      	beq.n	8012c5a <_dtoa_r+0x6b2>
 8012c52:	4639      	mov	r1, r7
 8012c54:	4658      	mov	r0, fp
 8012c56:	f000 faf5 	bl	8013244 <_Bfree>
 8012c5a:	4629      	mov	r1, r5
 8012c5c:	4658      	mov	r0, fp
 8012c5e:	f000 faf1 	bl	8013244 <_Bfree>
 8012c62:	e7d0      	b.n	8012c06 <_dtoa_r+0x65e>
 8012c64:	9704      	str	r7, [sp, #16]
 8012c66:	4633      	mov	r3, r6
 8012c68:	461e      	mov	r6, r3
 8012c6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012c6e:	2a39      	cmp	r2, #57	@ 0x39
 8012c70:	d107      	bne.n	8012c82 <_dtoa_r+0x6da>
 8012c72:	459a      	cmp	sl, r3
 8012c74:	d1f8      	bne.n	8012c68 <_dtoa_r+0x6c0>
 8012c76:	9a04      	ldr	r2, [sp, #16]
 8012c78:	3201      	adds	r2, #1
 8012c7a:	9204      	str	r2, [sp, #16]
 8012c7c:	2230      	movs	r2, #48	@ 0x30
 8012c7e:	f88a 2000 	strb.w	r2, [sl]
 8012c82:	781a      	ldrb	r2, [r3, #0]
 8012c84:	3201      	adds	r2, #1
 8012c86:	701a      	strb	r2, [r3, #0]
 8012c88:	e7bd      	b.n	8012c06 <_dtoa_r+0x65e>
 8012c8a:	4b7b      	ldr	r3, [pc, #492]	@ (8012e78 <_dtoa_r+0x8d0>)
 8012c8c:	2200      	movs	r2, #0
 8012c8e:	f7ed fcd3 	bl	8000638 <__aeabi_dmul>
 8012c92:	2200      	movs	r2, #0
 8012c94:	2300      	movs	r3, #0
 8012c96:	4604      	mov	r4, r0
 8012c98:	460d      	mov	r5, r1
 8012c9a:	f7ed ff35 	bl	8000b08 <__aeabi_dcmpeq>
 8012c9e:	2800      	cmp	r0, #0
 8012ca0:	f43f aebb 	beq.w	8012a1a <_dtoa_r+0x472>
 8012ca4:	e6f0      	b.n	8012a88 <_dtoa_r+0x4e0>
 8012ca6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012ca8:	2a00      	cmp	r2, #0
 8012caa:	f000 80db 	beq.w	8012e64 <_dtoa_r+0x8bc>
 8012cae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012cb0:	2a01      	cmp	r2, #1
 8012cb2:	f300 80bf 	bgt.w	8012e34 <_dtoa_r+0x88c>
 8012cb6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012cb8:	2a00      	cmp	r2, #0
 8012cba:	f000 80b7 	beq.w	8012e2c <_dtoa_r+0x884>
 8012cbe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8012cc2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8012cc4:	4646      	mov	r6, r8
 8012cc6:	9a08      	ldr	r2, [sp, #32]
 8012cc8:	2101      	movs	r1, #1
 8012cca:	441a      	add	r2, r3
 8012ccc:	4658      	mov	r0, fp
 8012cce:	4498      	add	r8, r3
 8012cd0:	9208      	str	r2, [sp, #32]
 8012cd2:	f000 fb6b 	bl	80133ac <__i2b>
 8012cd6:	4605      	mov	r5, r0
 8012cd8:	b15e      	cbz	r6, 8012cf2 <_dtoa_r+0x74a>
 8012cda:	9b08      	ldr	r3, [sp, #32]
 8012cdc:	2b00      	cmp	r3, #0
 8012cde:	dd08      	ble.n	8012cf2 <_dtoa_r+0x74a>
 8012ce0:	42b3      	cmp	r3, r6
 8012ce2:	9a08      	ldr	r2, [sp, #32]
 8012ce4:	bfa8      	it	ge
 8012ce6:	4633      	movge	r3, r6
 8012ce8:	eba8 0803 	sub.w	r8, r8, r3
 8012cec:	1af6      	subs	r6, r6, r3
 8012cee:	1ad3      	subs	r3, r2, r3
 8012cf0:	9308      	str	r3, [sp, #32]
 8012cf2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012cf4:	b1f3      	cbz	r3, 8012d34 <_dtoa_r+0x78c>
 8012cf6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012cf8:	2b00      	cmp	r3, #0
 8012cfa:	f000 80b7 	beq.w	8012e6c <_dtoa_r+0x8c4>
 8012cfe:	b18c      	cbz	r4, 8012d24 <_dtoa_r+0x77c>
 8012d00:	4629      	mov	r1, r5
 8012d02:	4622      	mov	r2, r4
 8012d04:	4658      	mov	r0, fp
 8012d06:	f000 fc11 	bl	801352c <__pow5mult>
 8012d0a:	464a      	mov	r2, r9
 8012d0c:	4601      	mov	r1, r0
 8012d0e:	4605      	mov	r5, r0
 8012d10:	4658      	mov	r0, fp
 8012d12:	f000 fb61 	bl	80133d8 <__multiply>
 8012d16:	4649      	mov	r1, r9
 8012d18:	9004      	str	r0, [sp, #16]
 8012d1a:	4658      	mov	r0, fp
 8012d1c:	f000 fa92 	bl	8013244 <_Bfree>
 8012d20:	9b04      	ldr	r3, [sp, #16]
 8012d22:	4699      	mov	r9, r3
 8012d24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012d26:	1b1a      	subs	r2, r3, r4
 8012d28:	d004      	beq.n	8012d34 <_dtoa_r+0x78c>
 8012d2a:	4649      	mov	r1, r9
 8012d2c:	4658      	mov	r0, fp
 8012d2e:	f000 fbfd 	bl	801352c <__pow5mult>
 8012d32:	4681      	mov	r9, r0
 8012d34:	2101      	movs	r1, #1
 8012d36:	4658      	mov	r0, fp
 8012d38:	f000 fb38 	bl	80133ac <__i2b>
 8012d3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012d3e:	4604      	mov	r4, r0
 8012d40:	2b00      	cmp	r3, #0
 8012d42:	f000 81cf 	beq.w	80130e4 <_dtoa_r+0xb3c>
 8012d46:	461a      	mov	r2, r3
 8012d48:	4601      	mov	r1, r0
 8012d4a:	4658      	mov	r0, fp
 8012d4c:	f000 fbee 	bl	801352c <__pow5mult>
 8012d50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012d52:	2b01      	cmp	r3, #1
 8012d54:	4604      	mov	r4, r0
 8012d56:	f300 8095 	bgt.w	8012e84 <_dtoa_r+0x8dc>
 8012d5a:	9b02      	ldr	r3, [sp, #8]
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	f040 8087 	bne.w	8012e70 <_dtoa_r+0x8c8>
 8012d62:	9b03      	ldr	r3, [sp, #12]
 8012d64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	f040 8089 	bne.w	8012e80 <_dtoa_r+0x8d8>
 8012d6e:	9b03      	ldr	r3, [sp, #12]
 8012d70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012d74:	0d1b      	lsrs	r3, r3, #20
 8012d76:	051b      	lsls	r3, r3, #20
 8012d78:	b12b      	cbz	r3, 8012d86 <_dtoa_r+0x7de>
 8012d7a:	9b08      	ldr	r3, [sp, #32]
 8012d7c:	3301      	adds	r3, #1
 8012d7e:	9308      	str	r3, [sp, #32]
 8012d80:	f108 0801 	add.w	r8, r8, #1
 8012d84:	2301      	movs	r3, #1
 8012d86:	930a      	str	r3, [sp, #40]	@ 0x28
 8012d88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012d8a:	2b00      	cmp	r3, #0
 8012d8c:	f000 81b0 	beq.w	80130f0 <_dtoa_r+0xb48>
 8012d90:	6923      	ldr	r3, [r4, #16]
 8012d92:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012d96:	6918      	ldr	r0, [r3, #16]
 8012d98:	f000 fabc 	bl	8013314 <__hi0bits>
 8012d9c:	f1c0 0020 	rsb	r0, r0, #32
 8012da0:	9b08      	ldr	r3, [sp, #32]
 8012da2:	4418      	add	r0, r3
 8012da4:	f010 001f 	ands.w	r0, r0, #31
 8012da8:	d077      	beq.n	8012e9a <_dtoa_r+0x8f2>
 8012daa:	f1c0 0320 	rsb	r3, r0, #32
 8012dae:	2b04      	cmp	r3, #4
 8012db0:	dd6b      	ble.n	8012e8a <_dtoa_r+0x8e2>
 8012db2:	9b08      	ldr	r3, [sp, #32]
 8012db4:	f1c0 001c 	rsb	r0, r0, #28
 8012db8:	4403      	add	r3, r0
 8012dba:	4480      	add	r8, r0
 8012dbc:	4406      	add	r6, r0
 8012dbe:	9308      	str	r3, [sp, #32]
 8012dc0:	f1b8 0f00 	cmp.w	r8, #0
 8012dc4:	dd05      	ble.n	8012dd2 <_dtoa_r+0x82a>
 8012dc6:	4649      	mov	r1, r9
 8012dc8:	4642      	mov	r2, r8
 8012dca:	4658      	mov	r0, fp
 8012dcc:	f000 fc08 	bl	80135e0 <__lshift>
 8012dd0:	4681      	mov	r9, r0
 8012dd2:	9b08      	ldr	r3, [sp, #32]
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	dd05      	ble.n	8012de4 <_dtoa_r+0x83c>
 8012dd8:	4621      	mov	r1, r4
 8012dda:	461a      	mov	r2, r3
 8012ddc:	4658      	mov	r0, fp
 8012dde:	f000 fbff 	bl	80135e0 <__lshift>
 8012de2:	4604      	mov	r4, r0
 8012de4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012de6:	2b00      	cmp	r3, #0
 8012de8:	d059      	beq.n	8012e9e <_dtoa_r+0x8f6>
 8012dea:	4621      	mov	r1, r4
 8012dec:	4648      	mov	r0, r9
 8012dee:	f000 fc63 	bl	80136b8 <__mcmp>
 8012df2:	2800      	cmp	r0, #0
 8012df4:	da53      	bge.n	8012e9e <_dtoa_r+0x8f6>
 8012df6:	1e7b      	subs	r3, r7, #1
 8012df8:	9304      	str	r3, [sp, #16]
 8012dfa:	4649      	mov	r1, r9
 8012dfc:	2300      	movs	r3, #0
 8012dfe:	220a      	movs	r2, #10
 8012e00:	4658      	mov	r0, fp
 8012e02:	f000 fa41 	bl	8013288 <__multadd>
 8012e06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012e08:	4681      	mov	r9, r0
 8012e0a:	2b00      	cmp	r3, #0
 8012e0c:	f000 8172 	beq.w	80130f4 <_dtoa_r+0xb4c>
 8012e10:	2300      	movs	r3, #0
 8012e12:	4629      	mov	r1, r5
 8012e14:	220a      	movs	r2, #10
 8012e16:	4658      	mov	r0, fp
 8012e18:	f000 fa36 	bl	8013288 <__multadd>
 8012e1c:	9b00      	ldr	r3, [sp, #0]
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	4605      	mov	r5, r0
 8012e22:	dc67      	bgt.n	8012ef4 <_dtoa_r+0x94c>
 8012e24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e26:	2b02      	cmp	r3, #2
 8012e28:	dc41      	bgt.n	8012eae <_dtoa_r+0x906>
 8012e2a:	e063      	b.n	8012ef4 <_dtoa_r+0x94c>
 8012e2c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012e2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8012e32:	e746      	b.n	8012cc2 <_dtoa_r+0x71a>
 8012e34:	9b07      	ldr	r3, [sp, #28]
 8012e36:	1e5c      	subs	r4, r3, #1
 8012e38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012e3a:	42a3      	cmp	r3, r4
 8012e3c:	bfbf      	itttt	lt
 8012e3e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8012e40:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8012e42:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8012e44:	1ae3      	sublt	r3, r4, r3
 8012e46:	bfb4      	ite	lt
 8012e48:	18d2      	addlt	r2, r2, r3
 8012e4a:	1b1c      	subge	r4, r3, r4
 8012e4c:	9b07      	ldr	r3, [sp, #28]
 8012e4e:	bfbc      	itt	lt
 8012e50:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8012e52:	2400      	movlt	r4, #0
 8012e54:	2b00      	cmp	r3, #0
 8012e56:	bfb5      	itete	lt
 8012e58:	eba8 0603 	sublt.w	r6, r8, r3
 8012e5c:	9b07      	ldrge	r3, [sp, #28]
 8012e5e:	2300      	movlt	r3, #0
 8012e60:	4646      	movge	r6, r8
 8012e62:	e730      	b.n	8012cc6 <_dtoa_r+0x71e>
 8012e64:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8012e66:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8012e68:	4646      	mov	r6, r8
 8012e6a:	e735      	b.n	8012cd8 <_dtoa_r+0x730>
 8012e6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012e6e:	e75c      	b.n	8012d2a <_dtoa_r+0x782>
 8012e70:	2300      	movs	r3, #0
 8012e72:	e788      	b.n	8012d86 <_dtoa_r+0x7de>
 8012e74:	3fe00000 	.word	0x3fe00000
 8012e78:	40240000 	.word	0x40240000
 8012e7c:	40140000 	.word	0x40140000
 8012e80:	9b02      	ldr	r3, [sp, #8]
 8012e82:	e780      	b.n	8012d86 <_dtoa_r+0x7de>
 8012e84:	2300      	movs	r3, #0
 8012e86:	930a      	str	r3, [sp, #40]	@ 0x28
 8012e88:	e782      	b.n	8012d90 <_dtoa_r+0x7e8>
 8012e8a:	d099      	beq.n	8012dc0 <_dtoa_r+0x818>
 8012e8c:	9a08      	ldr	r2, [sp, #32]
 8012e8e:	331c      	adds	r3, #28
 8012e90:	441a      	add	r2, r3
 8012e92:	4498      	add	r8, r3
 8012e94:	441e      	add	r6, r3
 8012e96:	9208      	str	r2, [sp, #32]
 8012e98:	e792      	b.n	8012dc0 <_dtoa_r+0x818>
 8012e9a:	4603      	mov	r3, r0
 8012e9c:	e7f6      	b.n	8012e8c <_dtoa_r+0x8e4>
 8012e9e:	9b07      	ldr	r3, [sp, #28]
 8012ea0:	9704      	str	r7, [sp, #16]
 8012ea2:	2b00      	cmp	r3, #0
 8012ea4:	dc20      	bgt.n	8012ee8 <_dtoa_r+0x940>
 8012ea6:	9300      	str	r3, [sp, #0]
 8012ea8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012eaa:	2b02      	cmp	r3, #2
 8012eac:	dd1e      	ble.n	8012eec <_dtoa_r+0x944>
 8012eae:	9b00      	ldr	r3, [sp, #0]
 8012eb0:	2b00      	cmp	r3, #0
 8012eb2:	f47f aec0 	bne.w	8012c36 <_dtoa_r+0x68e>
 8012eb6:	4621      	mov	r1, r4
 8012eb8:	2205      	movs	r2, #5
 8012eba:	4658      	mov	r0, fp
 8012ebc:	f000 f9e4 	bl	8013288 <__multadd>
 8012ec0:	4601      	mov	r1, r0
 8012ec2:	4604      	mov	r4, r0
 8012ec4:	4648      	mov	r0, r9
 8012ec6:	f000 fbf7 	bl	80136b8 <__mcmp>
 8012eca:	2800      	cmp	r0, #0
 8012ecc:	f77f aeb3 	ble.w	8012c36 <_dtoa_r+0x68e>
 8012ed0:	4656      	mov	r6, sl
 8012ed2:	2331      	movs	r3, #49	@ 0x31
 8012ed4:	f806 3b01 	strb.w	r3, [r6], #1
 8012ed8:	9b04      	ldr	r3, [sp, #16]
 8012eda:	3301      	adds	r3, #1
 8012edc:	9304      	str	r3, [sp, #16]
 8012ede:	e6ae      	b.n	8012c3e <_dtoa_r+0x696>
 8012ee0:	9c07      	ldr	r4, [sp, #28]
 8012ee2:	9704      	str	r7, [sp, #16]
 8012ee4:	4625      	mov	r5, r4
 8012ee6:	e7f3      	b.n	8012ed0 <_dtoa_r+0x928>
 8012ee8:	9b07      	ldr	r3, [sp, #28]
 8012eea:	9300      	str	r3, [sp, #0]
 8012eec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012eee:	2b00      	cmp	r3, #0
 8012ef0:	f000 8104 	beq.w	80130fc <_dtoa_r+0xb54>
 8012ef4:	2e00      	cmp	r6, #0
 8012ef6:	dd05      	ble.n	8012f04 <_dtoa_r+0x95c>
 8012ef8:	4629      	mov	r1, r5
 8012efa:	4632      	mov	r2, r6
 8012efc:	4658      	mov	r0, fp
 8012efe:	f000 fb6f 	bl	80135e0 <__lshift>
 8012f02:	4605      	mov	r5, r0
 8012f04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	d05a      	beq.n	8012fc0 <_dtoa_r+0xa18>
 8012f0a:	6869      	ldr	r1, [r5, #4]
 8012f0c:	4658      	mov	r0, fp
 8012f0e:	f000 f959 	bl	80131c4 <_Balloc>
 8012f12:	4606      	mov	r6, r0
 8012f14:	b928      	cbnz	r0, 8012f22 <_dtoa_r+0x97a>
 8012f16:	4b84      	ldr	r3, [pc, #528]	@ (8013128 <_dtoa_r+0xb80>)
 8012f18:	4602      	mov	r2, r0
 8012f1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012f1e:	f7ff bb5a 	b.w	80125d6 <_dtoa_r+0x2e>
 8012f22:	692a      	ldr	r2, [r5, #16]
 8012f24:	3202      	adds	r2, #2
 8012f26:	0092      	lsls	r2, r2, #2
 8012f28:	f105 010c 	add.w	r1, r5, #12
 8012f2c:	300c      	adds	r0, #12
 8012f2e:	f7ff faa4 	bl	801247a <memcpy>
 8012f32:	2201      	movs	r2, #1
 8012f34:	4631      	mov	r1, r6
 8012f36:	4658      	mov	r0, fp
 8012f38:	f000 fb52 	bl	80135e0 <__lshift>
 8012f3c:	f10a 0301 	add.w	r3, sl, #1
 8012f40:	9307      	str	r3, [sp, #28]
 8012f42:	9b00      	ldr	r3, [sp, #0]
 8012f44:	4453      	add	r3, sl
 8012f46:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012f48:	9b02      	ldr	r3, [sp, #8]
 8012f4a:	f003 0301 	and.w	r3, r3, #1
 8012f4e:	462f      	mov	r7, r5
 8012f50:	930a      	str	r3, [sp, #40]	@ 0x28
 8012f52:	4605      	mov	r5, r0
 8012f54:	9b07      	ldr	r3, [sp, #28]
 8012f56:	4621      	mov	r1, r4
 8012f58:	3b01      	subs	r3, #1
 8012f5a:	4648      	mov	r0, r9
 8012f5c:	9300      	str	r3, [sp, #0]
 8012f5e:	f7ff fa9a 	bl	8012496 <quorem>
 8012f62:	4639      	mov	r1, r7
 8012f64:	9002      	str	r0, [sp, #8]
 8012f66:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8012f6a:	4648      	mov	r0, r9
 8012f6c:	f000 fba4 	bl	80136b8 <__mcmp>
 8012f70:	462a      	mov	r2, r5
 8012f72:	9008      	str	r0, [sp, #32]
 8012f74:	4621      	mov	r1, r4
 8012f76:	4658      	mov	r0, fp
 8012f78:	f000 fbba 	bl	80136f0 <__mdiff>
 8012f7c:	68c2      	ldr	r2, [r0, #12]
 8012f7e:	4606      	mov	r6, r0
 8012f80:	bb02      	cbnz	r2, 8012fc4 <_dtoa_r+0xa1c>
 8012f82:	4601      	mov	r1, r0
 8012f84:	4648      	mov	r0, r9
 8012f86:	f000 fb97 	bl	80136b8 <__mcmp>
 8012f8a:	4602      	mov	r2, r0
 8012f8c:	4631      	mov	r1, r6
 8012f8e:	4658      	mov	r0, fp
 8012f90:	920e      	str	r2, [sp, #56]	@ 0x38
 8012f92:	f000 f957 	bl	8013244 <_Bfree>
 8012f96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012f9a:	9e07      	ldr	r6, [sp, #28]
 8012f9c:	ea43 0102 	orr.w	r1, r3, r2
 8012fa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012fa2:	4319      	orrs	r1, r3
 8012fa4:	d110      	bne.n	8012fc8 <_dtoa_r+0xa20>
 8012fa6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012faa:	d029      	beq.n	8013000 <_dtoa_r+0xa58>
 8012fac:	9b08      	ldr	r3, [sp, #32]
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	dd02      	ble.n	8012fb8 <_dtoa_r+0xa10>
 8012fb2:	9b02      	ldr	r3, [sp, #8]
 8012fb4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8012fb8:	9b00      	ldr	r3, [sp, #0]
 8012fba:	f883 8000 	strb.w	r8, [r3]
 8012fbe:	e63f      	b.n	8012c40 <_dtoa_r+0x698>
 8012fc0:	4628      	mov	r0, r5
 8012fc2:	e7bb      	b.n	8012f3c <_dtoa_r+0x994>
 8012fc4:	2201      	movs	r2, #1
 8012fc6:	e7e1      	b.n	8012f8c <_dtoa_r+0x9e4>
 8012fc8:	9b08      	ldr	r3, [sp, #32]
 8012fca:	2b00      	cmp	r3, #0
 8012fcc:	db04      	blt.n	8012fd8 <_dtoa_r+0xa30>
 8012fce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012fd0:	430b      	orrs	r3, r1
 8012fd2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012fd4:	430b      	orrs	r3, r1
 8012fd6:	d120      	bne.n	801301a <_dtoa_r+0xa72>
 8012fd8:	2a00      	cmp	r2, #0
 8012fda:	dded      	ble.n	8012fb8 <_dtoa_r+0xa10>
 8012fdc:	4649      	mov	r1, r9
 8012fde:	2201      	movs	r2, #1
 8012fe0:	4658      	mov	r0, fp
 8012fe2:	f000 fafd 	bl	80135e0 <__lshift>
 8012fe6:	4621      	mov	r1, r4
 8012fe8:	4681      	mov	r9, r0
 8012fea:	f000 fb65 	bl	80136b8 <__mcmp>
 8012fee:	2800      	cmp	r0, #0
 8012ff0:	dc03      	bgt.n	8012ffa <_dtoa_r+0xa52>
 8012ff2:	d1e1      	bne.n	8012fb8 <_dtoa_r+0xa10>
 8012ff4:	f018 0f01 	tst.w	r8, #1
 8012ff8:	d0de      	beq.n	8012fb8 <_dtoa_r+0xa10>
 8012ffa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012ffe:	d1d8      	bne.n	8012fb2 <_dtoa_r+0xa0a>
 8013000:	9a00      	ldr	r2, [sp, #0]
 8013002:	2339      	movs	r3, #57	@ 0x39
 8013004:	7013      	strb	r3, [r2, #0]
 8013006:	4633      	mov	r3, r6
 8013008:	461e      	mov	r6, r3
 801300a:	3b01      	subs	r3, #1
 801300c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013010:	2a39      	cmp	r2, #57	@ 0x39
 8013012:	d052      	beq.n	80130ba <_dtoa_r+0xb12>
 8013014:	3201      	adds	r2, #1
 8013016:	701a      	strb	r2, [r3, #0]
 8013018:	e612      	b.n	8012c40 <_dtoa_r+0x698>
 801301a:	2a00      	cmp	r2, #0
 801301c:	dd07      	ble.n	801302e <_dtoa_r+0xa86>
 801301e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8013022:	d0ed      	beq.n	8013000 <_dtoa_r+0xa58>
 8013024:	9a00      	ldr	r2, [sp, #0]
 8013026:	f108 0301 	add.w	r3, r8, #1
 801302a:	7013      	strb	r3, [r2, #0]
 801302c:	e608      	b.n	8012c40 <_dtoa_r+0x698>
 801302e:	9b07      	ldr	r3, [sp, #28]
 8013030:	9a07      	ldr	r2, [sp, #28]
 8013032:	f803 8c01 	strb.w	r8, [r3, #-1]
 8013036:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013038:	4293      	cmp	r3, r2
 801303a:	d028      	beq.n	801308e <_dtoa_r+0xae6>
 801303c:	4649      	mov	r1, r9
 801303e:	2300      	movs	r3, #0
 8013040:	220a      	movs	r2, #10
 8013042:	4658      	mov	r0, fp
 8013044:	f000 f920 	bl	8013288 <__multadd>
 8013048:	42af      	cmp	r7, r5
 801304a:	4681      	mov	r9, r0
 801304c:	f04f 0300 	mov.w	r3, #0
 8013050:	f04f 020a 	mov.w	r2, #10
 8013054:	4639      	mov	r1, r7
 8013056:	4658      	mov	r0, fp
 8013058:	d107      	bne.n	801306a <_dtoa_r+0xac2>
 801305a:	f000 f915 	bl	8013288 <__multadd>
 801305e:	4607      	mov	r7, r0
 8013060:	4605      	mov	r5, r0
 8013062:	9b07      	ldr	r3, [sp, #28]
 8013064:	3301      	adds	r3, #1
 8013066:	9307      	str	r3, [sp, #28]
 8013068:	e774      	b.n	8012f54 <_dtoa_r+0x9ac>
 801306a:	f000 f90d 	bl	8013288 <__multadd>
 801306e:	4629      	mov	r1, r5
 8013070:	4607      	mov	r7, r0
 8013072:	2300      	movs	r3, #0
 8013074:	220a      	movs	r2, #10
 8013076:	4658      	mov	r0, fp
 8013078:	f000 f906 	bl	8013288 <__multadd>
 801307c:	4605      	mov	r5, r0
 801307e:	e7f0      	b.n	8013062 <_dtoa_r+0xaba>
 8013080:	9b00      	ldr	r3, [sp, #0]
 8013082:	2b00      	cmp	r3, #0
 8013084:	bfcc      	ite	gt
 8013086:	461e      	movgt	r6, r3
 8013088:	2601      	movle	r6, #1
 801308a:	4456      	add	r6, sl
 801308c:	2700      	movs	r7, #0
 801308e:	4649      	mov	r1, r9
 8013090:	2201      	movs	r2, #1
 8013092:	4658      	mov	r0, fp
 8013094:	f000 faa4 	bl	80135e0 <__lshift>
 8013098:	4621      	mov	r1, r4
 801309a:	4681      	mov	r9, r0
 801309c:	f000 fb0c 	bl	80136b8 <__mcmp>
 80130a0:	2800      	cmp	r0, #0
 80130a2:	dcb0      	bgt.n	8013006 <_dtoa_r+0xa5e>
 80130a4:	d102      	bne.n	80130ac <_dtoa_r+0xb04>
 80130a6:	f018 0f01 	tst.w	r8, #1
 80130aa:	d1ac      	bne.n	8013006 <_dtoa_r+0xa5e>
 80130ac:	4633      	mov	r3, r6
 80130ae:	461e      	mov	r6, r3
 80130b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80130b4:	2a30      	cmp	r2, #48	@ 0x30
 80130b6:	d0fa      	beq.n	80130ae <_dtoa_r+0xb06>
 80130b8:	e5c2      	b.n	8012c40 <_dtoa_r+0x698>
 80130ba:	459a      	cmp	sl, r3
 80130bc:	d1a4      	bne.n	8013008 <_dtoa_r+0xa60>
 80130be:	9b04      	ldr	r3, [sp, #16]
 80130c0:	3301      	adds	r3, #1
 80130c2:	9304      	str	r3, [sp, #16]
 80130c4:	2331      	movs	r3, #49	@ 0x31
 80130c6:	f88a 3000 	strb.w	r3, [sl]
 80130ca:	e5b9      	b.n	8012c40 <_dtoa_r+0x698>
 80130cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80130ce:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 801312c <_dtoa_r+0xb84>
 80130d2:	b11b      	cbz	r3, 80130dc <_dtoa_r+0xb34>
 80130d4:	f10a 0308 	add.w	r3, sl, #8
 80130d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80130da:	6013      	str	r3, [r2, #0]
 80130dc:	4650      	mov	r0, sl
 80130de:	b019      	add	sp, #100	@ 0x64
 80130e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80130e6:	2b01      	cmp	r3, #1
 80130e8:	f77f ae37 	ble.w	8012d5a <_dtoa_r+0x7b2>
 80130ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80130ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80130f0:	2001      	movs	r0, #1
 80130f2:	e655      	b.n	8012da0 <_dtoa_r+0x7f8>
 80130f4:	9b00      	ldr	r3, [sp, #0]
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	f77f aed6 	ble.w	8012ea8 <_dtoa_r+0x900>
 80130fc:	4656      	mov	r6, sl
 80130fe:	4621      	mov	r1, r4
 8013100:	4648      	mov	r0, r9
 8013102:	f7ff f9c8 	bl	8012496 <quorem>
 8013106:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801310a:	f806 8b01 	strb.w	r8, [r6], #1
 801310e:	9b00      	ldr	r3, [sp, #0]
 8013110:	eba6 020a 	sub.w	r2, r6, sl
 8013114:	4293      	cmp	r3, r2
 8013116:	ddb3      	ble.n	8013080 <_dtoa_r+0xad8>
 8013118:	4649      	mov	r1, r9
 801311a:	2300      	movs	r3, #0
 801311c:	220a      	movs	r2, #10
 801311e:	4658      	mov	r0, fp
 8013120:	f000 f8b2 	bl	8013288 <__multadd>
 8013124:	4681      	mov	r9, r0
 8013126:	e7ea      	b.n	80130fe <_dtoa_r+0xb56>
 8013128:	080157a8 	.word	0x080157a8
 801312c:	0801572c 	.word	0x0801572c

08013130 <_free_r>:
 8013130:	b538      	push	{r3, r4, r5, lr}
 8013132:	4605      	mov	r5, r0
 8013134:	2900      	cmp	r1, #0
 8013136:	d041      	beq.n	80131bc <_free_r+0x8c>
 8013138:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801313c:	1f0c      	subs	r4, r1, #4
 801313e:	2b00      	cmp	r3, #0
 8013140:	bfb8      	it	lt
 8013142:	18e4      	addlt	r4, r4, r3
 8013144:	f7fe f9c2 	bl	80114cc <__malloc_lock>
 8013148:	4a1d      	ldr	r2, [pc, #116]	@ (80131c0 <_free_r+0x90>)
 801314a:	6813      	ldr	r3, [r2, #0]
 801314c:	b933      	cbnz	r3, 801315c <_free_r+0x2c>
 801314e:	6063      	str	r3, [r4, #4]
 8013150:	6014      	str	r4, [r2, #0]
 8013152:	4628      	mov	r0, r5
 8013154:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013158:	f7fe b9be 	b.w	80114d8 <__malloc_unlock>
 801315c:	42a3      	cmp	r3, r4
 801315e:	d908      	bls.n	8013172 <_free_r+0x42>
 8013160:	6820      	ldr	r0, [r4, #0]
 8013162:	1821      	adds	r1, r4, r0
 8013164:	428b      	cmp	r3, r1
 8013166:	bf01      	itttt	eq
 8013168:	6819      	ldreq	r1, [r3, #0]
 801316a:	685b      	ldreq	r3, [r3, #4]
 801316c:	1809      	addeq	r1, r1, r0
 801316e:	6021      	streq	r1, [r4, #0]
 8013170:	e7ed      	b.n	801314e <_free_r+0x1e>
 8013172:	461a      	mov	r2, r3
 8013174:	685b      	ldr	r3, [r3, #4]
 8013176:	b10b      	cbz	r3, 801317c <_free_r+0x4c>
 8013178:	42a3      	cmp	r3, r4
 801317a:	d9fa      	bls.n	8013172 <_free_r+0x42>
 801317c:	6811      	ldr	r1, [r2, #0]
 801317e:	1850      	adds	r0, r2, r1
 8013180:	42a0      	cmp	r0, r4
 8013182:	d10b      	bne.n	801319c <_free_r+0x6c>
 8013184:	6820      	ldr	r0, [r4, #0]
 8013186:	4401      	add	r1, r0
 8013188:	1850      	adds	r0, r2, r1
 801318a:	4283      	cmp	r3, r0
 801318c:	6011      	str	r1, [r2, #0]
 801318e:	d1e0      	bne.n	8013152 <_free_r+0x22>
 8013190:	6818      	ldr	r0, [r3, #0]
 8013192:	685b      	ldr	r3, [r3, #4]
 8013194:	6053      	str	r3, [r2, #4]
 8013196:	4408      	add	r0, r1
 8013198:	6010      	str	r0, [r2, #0]
 801319a:	e7da      	b.n	8013152 <_free_r+0x22>
 801319c:	d902      	bls.n	80131a4 <_free_r+0x74>
 801319e:	230c      	movs	r3, #12
 80131a0:	602b      	str	r3, [r5, #0]
 80131a2:	e7d6      	b.n	8013152 <_free_r+0x22>
 80131a4:	6820      	ldr	r0, [r4, #0]
 80131a6:	1821      	adds	r1, r4, r0
 80131a8:	428b      	cmp	r3, r1
 80131aa:	bf04      	itt	eq
 80131ac:	6819      	ldreq	r1, [r3, #0]
 80131ae:	685b      	ldreq	r3, [r3, #4]
 80131b0:	6063      	str	r3, [r4, #4]
 80131b2:	bf04      	itt	eq
 80131b4:	1809      	addeq	r1, r1, r0
 80131b6:	6021      	streq	r1, [r4, #0]
 80131b8:	6054      	str	r4, [r2, #4]
 80131ba:	e7ca      	b.n	8013152 <_free_r+0x22>
 80131bc:	bd38      	pop	{r3, r4, r5, pc}
 80131be:	bf00      	nop
 80131c0:	20000960 	.word	0x20000960

080131c4 <_Balloc>:
 80131c4:	b570      	push	{r4, r5, r6, lr}
 80131c6:	69c6      	ldr	r6, [r0, #28]
 80131c8:	4604      	mov	r4, r0
 80131ca:	460d      	mov	r5, r1
 80131cc:	b976      	cbnz	r6, 80131ec <_Balloc+0x28>
 80131ce:	2010      	movs	r0, #16
 80131d0:	f7fe f8ca 	bl	8011368 <malloc>
 80131d4:	4602      	mov	r2, r0
 80131d6:	61e0      	str	r0, [r4, #28]
 80131d8:	b920      	cbnz	r0, 80131e4 <_Balloc+0x20>
 80131da:	4b18      	ldr	r3, [pc, #96]	@ (801323c <_Balloc+0x78>)
 80131dc:	4818      	ldr	r0, [pc, #96]	@ (8013240 <_Balloc+0x7c>)
 80131de:	216b      	movs	r1, #107	@ 0x6b
 80131e0:	f000 fd38 	bl	8013c54 <__assert_func>
 80131e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80131e8:	6006      	str	r6, [r0, #0]
 80131ea:	60c6      	str	r6, [r0, #12]
 80131ec:	69e6      	ldr	r6, [r4, #28]
 80131ee:	68f3      	ldr	r3, [r6, #12]
 80131f0:	b183      	cbz	r3, 8013214 <_Balloc+0x50>
 80131f2:	69e3      	ldr	r3, [r4, #28]
 80131f4:	68db      	ldr	r3, [r3, #12]
 80131f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80131fa:	b9b8      	cbnz	r0, 801322c <_Balloc+0x68>
 80131fc:	2101      	movs	r1, #1
 80131fe:	fa01 f605 	lsl.w	r6, r1, r5
 8013202:	1d72      	adds	r2, r6, #5
 8013204:	0092      	lsls	r2, r2, #2
 8013206:	4620      	mov	r0, r4
 8013208:	f7fe f89a 	bl	8011340 <_calloc_r>
 801320c:	b160      	cbz	r0, 8013228 <_Balloc+0x64>
 801320e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013212:	e00e      	b.n	8013232 <_Balloc+0x6e>
 8013214:	2221      	movs	r2, #33	@ 0x21
 8013216:	2104      	movs	r1, #4
 8013218:	4620      	mov	r0, r4
 801321a:	f7fe f891 	bl	8011340 <_calloc_r>
 801321e:	69e3      	ldr	r3, [r4, #28]
 8013220:	60f0      	str	r0, [r6, #12]
 8013222:	68db      	ldr	r3, [r3, #12]
 8013224:	2b00      	cmp	r3, #0
 8013226:	d1e4      	bne.n	80131f2 <_Balloc+0x2e>
 8013228:	2000      	movs	r0, #0
 801322a:	bd70      	pop	{r4, r5, r6, pc}
 801322c:	6802      	ldr	r2, [r0, #0]
 801322e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013232:	2300      	movs	r3, #0
 8013234:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013238:	e7f7      	b.n	801322a <_Balloc+0x66>
 801323a:	bf00      	nop
 801323c:	08015739 	.word	0x08015739
 8013240:	080157b9 	.word	0x080157b9

08013244 <_Bfree>:
 8013244:	b570      	push	{r4, r5, r6, lr}
 8013246:	69c6      	ldr	r6, [r0, #28]
 8013248:	4605      	mov	r5, r0
 801324a:	460c      	mov	r4, r1
 801324c:	b976      	cbnz	r6, 801326c <_Bfree+0x28>
 801324e:	2010      	movs	r0, #16
 8013250:	f7fe f88a 	bl	8011368 <malloc>
 8013254:	4602      	mov	r2, r0
 8013256:	61e8      	str	r0, [r5, #28]
 8013258:	b920      	cbnz	r0, 8013264 <_Bfree+0x20>
 801325a:	4b09      	ldr	r3, [pc, #36]	@ (8013280 <_Bfree+0x3c>)
 801325c:	4809      	ldr	r0, [pc, #36]	@ (8013284 <_Bfree+0x40>)
 801325e:	218f      	movs	r1, #143	@ 0x8f
 8013260:	f000 fcf8 	bl	8013c54 <__assert_func>
 8013264:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013268:	6006      	str	r6, [r0, #0]
 801326a:	60c6      	str	r6, [r0, #12]
 801326c:	b13c      	cbz	r4, 801327e <_Bfree+0x3a>
 801326e:	69eb      	ldr	r3, [r5, #28]
 8013270:	6862      	ldr	r2, [r4, #4]
 8013272:	68db      	ldr	r3, [r3, #12]
 8013274:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013278:	6021      	str	r1, [r4, #0]
 801327a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801327e:	bd70      	pop	{r4, r5, r6, pc}
 8013280:	08015739 	.word	0x08015739
 8013284:	080157b9 	.word	0x080157b9

08013288 <__multadd>:
 8013288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801328c:	690d      	ldr	r5, [r1, #16]
 801328e:	4607      	mov	r7, r0
 8013290:	460c      	mov	r4, r1
 8013292:	461e      	mov	r6, r3
 8013294:	f101 0c14 	add.w	ip, r1, #20
 8013298:	2000      	movs	r0, #0
 801329a:	f8dc 3000 	ldr.w	r3, [ip]
 801329e:	b299      	uxth	r1, r3
 80132a0:	fb02 6101 	mla	r1, r2, r1, r6
 80132a4:	0c1e      	lsrs	r6, r3, #16
 80132a6:	0c0b      	lsrs	r3, r1, #16
 80132a8:	fb02 3306 	mla	r3, r2, r6, r3
 80132ac:	b289      	uxth	r1, r1
 80132ae:	3001      	adds	r0, #1
 80132b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80132b4:	4285      	cmp	r5, r0
 80132b6:	f84c 1b04 	str.w	r1, [ip], #4
 80132ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80132be:	dcec      	bgt.n	801329a <__multadd+0x12>
 80132c0:	b30e      	cbz	r6, 8013306 <__multadd+0x7e>
 80132c2:	68a3      	ldr	r3, [r4, #8]
 80132c4:	42ab      	cmp	r3, r5
 80132c6:	dc19      	bgt.n	80132fc <__multadd+0x74>
 80132c8:	6861      	ldr	r1, [r4, #4]
 80132ca:	4638      	mov	r0, r7
 80132cc:	3101      	adds	r1, #1
 80132ce:	f7ff ff79 	bl	80131c4 <_Balloc>
 80132d2:	4680      	mov	r8, r0
 80132d4:	b928      	cbnz	r0, 80132e2 <__multadd+0x5a>
 80132d6:	4602      	mov	r2, r0
 80132d8:	4b0c      	ldr	r3, [pc, #48]	@ (801330c <__multadd+0x84>)
 80132da:	480d      	ldr	r0, [pc, #52]	@ (8013310 <__multadd+0x88>)
 80132dc:	21ba      	movs	r1, #186	@ 0xba
 80132de:	f000 fcb9 	bl	8013c54 <__assert_func>
 80132e2:	6922      	ldr	r2, [r4, #16]
 80132e4:	3202      	adds	r2, #2
 80132e6:	f104 010c 	add.w	r1, r4, #12
 80132ea:	0092      	lsls	r2, r2, #2
 80132ec:	300c      	adds	r0, #12
 80132ee:	f7ff f8c4 	bl	801247a <memcpy>
 80132f2:	4621      	mov	r1, r4
 80132f4:	4638      	mov	r0, r7
 80132f6:	f7ff ffa5 	bl	8013244 <_Bfree>
 80132fa:	4644      	mov	r4, r8
 80132fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013300:	3501      	adds	r5, #1
 8013302:	615e      	str	r6, [r3, #20]
 8013304:	6125      	str	r5, [r4, #16]
 8013306:	4620      	mov	r0, r4
 8013308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801330c:	080157a8 	.word	0x080157a8
 8013310:	080157b9 	.word	0x080157b9

08013314 <__hi0bits>:
 8013314:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013318:	4603      	mov	r3, r0
 801331a:	bf36      	itet	cc
 801331c:	0403      	lslcc	r3, r0, #16
 801331e:	2000      	movcs	r0, #0
 8013320:	2010      	movcc	r0, #16
 8013322:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013326:	bf3c      	itt	cc
 8013328:	021b      	lslcc	r3, r3, #8
 801332a:	3008      	addcc	r0, #8
 801332c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013330:	bf3c      	itt	cc
 8013332:	011b      	lslcc	r3, r3, #4
 8013334:	3004      	addcc	r0, #4
 8013336:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801333a:	bf3c      	itt	cc
 801333c:	009b      	lslcc	r3, r3, #2
 801333e:	3002      	addcc	r0, #2
 8013340:	2b00      	cmp	r3, #0
 8013342:	db05      	blt.n	8013350 <__hi0bits+0x3c>
 8013344:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013348:	f100 0001 	add.w	r0, r0, #1
 801334c:	bf08      	it	eq
 801334e:	2020      	moveq	r0, #32
 8013350:	4770      	bx	lr

08013352 <__lo0bits>:
 8013352:	6803      	ldr	r3, [r0, #0]
 8013354:	4602      	mov	r2, r0
 8013356:	f013 0007 	ands.w	r0, r3, #7
 801335a:	d00b      	beq.n	8013374 <__lo0bits+0x22>
 801335c:	07d9      	lsls	r1, r3, #31
 801335e:	d421      	bmi.n	80133a4 <__lo0bits+0x52>
 8013360:	0798      	lsls	r0, r3, #30
 8013362:	bf49      	itett	mi
 8013364:	085b      	lsrmi	r3, r3, #1
 8013366:	089b      	lsrpl	r3, r3, #2
 8013368:	2001      	movmi	r0, #1
 801336a:	6013      	strmi	r3, [r2, #0]
 801336c:	bf5c      	itt	pl
 801336e:	6013      	strpl	r3, [r2, #0]
 8013370:	2002      	movpl	r0, #2
 8013372:	4770      	bx	lr
 8013374:	b299      	uxth	r1, r3
 8013376:	b909      	cbnz	r1, 801337c <__lo0bits+0x2a>
 8013378:	0c1b      	lsrs	r3, r3, #16
 801337a:	2010      	movs	r0, #16
 801337c:	b2d9      	uxtb	r1, r3
 801337e:	b909      	cbnz	r1, 8013384 <__lo0bits+0x32>
 8013380:	3008      	adds	r0, #8
 8013382:	0a1b      	lsrs	r3, r3, #8
 8013384:	0719      	lsls	r1, r3, #28
 8013386:	bf04      	itt	eq
 8013388:	091b      	lsreq	r3, r3, #4
 801338a:	3004      	addeq	r0, #4
 801338c:	0799      	lsls	r1, r3, #30
 801338e:	bf04      	itt	eq
 8013390:	089b      	lsreq	r3, r3, #2
 8013392:	3002      	addeq	r0, #2
 8013394:	07d9      	lsls	r1, r3, #31
 8013396:	d403      	bmi.n	80133a0 <__lo0bits+0x4e>
 8013398:	085b      	lsrs	r3, r3, #1
 801339a:	f100 0001 	add.w	r0, r0, #1
 801339e:	d003      	beq.n	80133a8 <__lo0bits+0x56>
 80133a0:	6013      	str	r3, [r2, #0]
 80133a2:	4770      	bx	lr
 80133a4:	2000      	movs	r0, #0
 80133a6:	4770      	bx	lr
 80133a8:	2020      	movs	r0, #32
 80133aa:	4770      	bx	lr

080133ac <__i2b>:
 80133ac:	b510      	push	{r4, lr}
 80133ae:	460c      	mov	r4, r1
 80133b0:	2101      	movs	r1, #1
 80133b2:	f7ff ff07 	bl	80131c4 <_Balloc>
 80133b6:	4602      	mov	r2, r0
 80133b8:	b928      	cbnz	r0, 80133c6 <__i2b+0x1a>
 80133ba:	4b05      	ldr	r3, [pc, #20]	@ (80133d0 <__i2b+0x24>)
 80133bc:	4805      	ldr	r0, [pc, #20]	@ (80133d4 <__i2b+0x28>)
 80133be:	f240 1145 	movw	r1, #325	@ 0x145
 80133c2:	f000 fc47 	bl	8013c54 <__assert_func>
 80133c6:	2301      	movs	r3, #1
 80133c8:	6144      	str	r4, [r0, #20]
 80133ca:	6103      	str	r3, [r0, #16]
 80133cc:	bd10      	pop	{r4, pc}
 80133ce:	bf00      	nop
 80133d0:	080157a8 	.word	0x080157a8
 80133d4:	080157b9 	.word	0x080157b9

080133d8 <__multiply>:
 80133d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80133dc:	4614      	mov	r4, r2
 80133de:	690a      	ldr	r2, [r1, #16]
 80133e0:	6923      	ldr	r3, [r4, #16]
 80133e2:	429a      	cmp	r2, r3
 80133e4:	bfa8      	it	ge
 80133e6:	4623      	movge	r3, r4
 80133e8:	460f      	mov	r7, r1
 80133ea:	bfa4      	itt	ge
 80133ec:	460c      	movge	r4, r1
 80133ee:	461f      	movge	r7, r3
 80133f0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80133f4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80133f8:	68a3      	ldr	r3, [r4, #8]
 80133fa:	6861      	ldr	r1, [r4, #4]
 80133fc:	eb0a 0609 	add.w	r6, sl, r9
 8013400:	42b3      	cmp	r3, r6
 8013402:	b085      	sub	sp, #20
 8013404:	bfb8      	it	lt
 8013406:	3101      	addlt	r1, #1
 8013408:	f7ff fedc 	bl	80131c4 <_Balloc>
 801340c:	b930      	cbnz	r0, 801341c <__multiply+0x44>
 801340e:	4602      	mov	r2, r0
 8013410:	4b44      	ldr	r3, [pc, #272]	@ (8013524 <__multiply+0x14c>)
 8013412:	4845      	ldr	r0, [pc, #276]	@ (8013528 <__multiply+0x150>)
 8013414:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013418:	f000 fc1c 	bl	8013c54 <__assert_func>
 801341c:	f100 0514 	add.w	r5, r0, #20
 8013420:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013424:	462b      	mov	r3, r5
 8013426:	2200      	movs	r2, #0
 8013428:	4543      	cmp	r3, r8
 801342a:	d321      	bcc.n	8013470 <__multiply+0x98>
 801342c:	f107 0114 	add.w	r1, r7, #20
 8013430:	f104 0214 	add.w	r2, r4, #20
 8013434:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8013438:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801343c:	9302      	str	r3, [sp, #8]
 801343e:	1b13      	subs	r3, r2, r4
 8013440:	3b15      	subs	r3, #21
 8013442:	f023 0303 	bic.w	r3, r3, #3
 8013446:	3304      	adds	r3, #4
 8013448:	f104 0715 	add.w	r7, r4, #21
 801344c:	42ba      	cmp	r2, r7
 801344e:	bf38      	it	cc
 8013450:	2304      	movcc	r3, #4
 8013452:	9301      	str	r3, [sp, #4]
 8013454:	9b02      	ldr	r3, [sp, #8]
 8013456:	9103      	str	r1, [sp, #12]
 8013458:	428b      	cmp	r3, r1
 801345a:	d80c      	bhi.n	8013476 <__multiply+0x9e>
 801345c:	2e00      	cmp	r6, #0
 801345e:	dd03      	ble.n	8013468 <__multiply+0x90>
 8013460:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013464:	2b00      	cmp	r3, #0
 8013466:	d05b      	beq.n	8013520 <__multiply+0x148>
 8013468:	6106      	str	r6, [r0, #16]
 801346a:	b005      	add	sp, #20
 801346c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013470:	f843 2b04 	str.w	r2, [r3], #4
 8013474:	e7d8      	b.n	8013428 <__multiply+0x50>
 8013476:	f8b1 a000 	ldrh.w	sl, [r1]
 801347a:	f1ba 0f00 	cmp.w	sl, #0
 801347e:	d024      	beq.n	80134ca <__multiply+0xf2>
 8013480:	f104 0e14 	add.w	lr, r4, #20
 8013484:	46a9      	mov	r9, r5
 8013486:	f04f 0c00 	mov.w	ip, #0
 801348a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801348e:	f8d9 3000 	ldr.w	r3, [r9]
 8013492:	fa1f fb87 	uxth.w	fp, r7
 8013496:	b29b      	uxth	r3, r3
 8013498:	fb0a 330b 	mla	r3, sl, fp, r3
 801349c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80134a0:	f8d9 7000 	ldr.w	r7, [r9]
 80134a4:	4463      	add	r3, ip
 80134a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80134aa:	fb0a c70b 	mla	r7, sl, fp, ip
 80134ae:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80134b2:	b29b      	uxth	r3, r3
 80134b4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80134b8:	4572      	cmp	r2, lr
 80134ba:	f849 3b04 	str.w	r3, [r9], #4
 80134be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80134c2:	d8e2      	bhi.n	801348a <__multiply+0xb2>
 80134c4:	9b01      	ldr	r3, [sp, #4]
 80134c6:	f845 c003 	str.w	ip, [r5, r3]
 80134ca:	9b03      	ldr	r3, [sp, #12]
 80134cc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80134d0:	3104      	adds	r1, #4
 80134d2:	f1b9 0f00 	cmp.w	r9, #0
 80134d6:	d021      	beq.n	801351c <__multiply+0x144>
 80134d8:	682b      	ldr	r3, [r5, #0]
 80134da:	f104 0c14 	add.w	ip, r4, #20
 80134de:	46ae      	mov	lr, r5
 80134e0:	f04f 0a00 	mov.w	sl, #0
 80134e4:	f8bc b000 	ldrh.w	fp, [ip]
 80134e8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80134ec:	fb09 770b 	mla	r7, r9, fp, r7
 80134f0:	4457      	add	r7, sl
 80134f2:	b29b      	uxth	r3, r3
 80134f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80134f8:	f84e 3b04 	str.w	r3, [lr], #4
 80134fc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013500:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013504:	f8be 3000 	ldrh.w	r3, [lr]
 8013508:	fb09 330a 	mla	r3, r9, sl, r3
 801350c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8013510:	4562      	cmp	r2, ip
 8013512:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013516:	d8e5      	bhi.n	80134e4 <__multiply+0x10c>
 8013518:	9f01      	ldr	r7, [sp, #4]
 801351a:	51eb      	str	r3, [r5, r7]
 801351c:	3504      	adds	r5, #4
 801351e:	e799      	b.n	8013454 <__multiply+0x7c>
 8013520:	3e01      	subs	r6, #1
 8013522:	e79b      	b.n	801345c <__multiply+0x84>
 8013524:	080157a8 	.word	0x080157a8
 8013528:	080157b9 	.word	0x080157b9

0801352c <__pow5mult>:
 801352c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013530:	4615      	mov	r5, r2
 8013532:	f012 0203 	ands.w	r2, r2, #3
 8013536:	4607      	mov	r7, r0
 8013538:	460e      	mov	r6, r1
 801353a:	d007      	beq.n	801354c <__pow5mult+0x20>
 801353c:	4c25      	ldr	r4, [pc, #148]	@ (80135d4 <__pow5mult+0xa8>)
 801353e:	3a01      	subs	r2, #1
 8013540:	2300      	movs	r3, #0
 8013542:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013546:	f7ff fe9f 	bl	8013288 <__multadd>
 801354a:	4606      	mov	r6, r0
 801354c:	10ad      	asrs	r5, r5, #2
 801354e:	d03d      	beq.n	80135cc <__pow5mult+0xa0>
 8013550:	69fc      	ldr	r4, [r7, #28]
 8013552:	b97c      	cbnz	r4, 8013574 <__pow5mult+0x48>
 8013554:	2010      	movs	r0, #16
 8013556:	f7fd ff07 	bl	8011368 <malloc>
 801355a:	4602      	mov	r2, r0
 801355c:	61f8      	str	r0, [r7, #28]
 801355e:	b928      	cbnz	r0, 801356c <__pow5mult+0x40>
 8013560:	4b1d      	ldr	r3, [pc, #116]	@ (80135d8 <__pow5mult+0xac>)
 8013562:	481e      	ldr	r0, [pc, #120]	@ (80135dc <__pow5mult+0xb0>)
 8013564:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013568:	f000 fb74 	bl	8013c54 <__assert_func>
 801356c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013570:	6004      	str	r4, [r0, #0]
 8013572:	60c4      	str	r4, [r0, #12]
 8013574:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013578:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801357c:	b94c      	cbnz	r4, 8013592 <__pow5mult+0x66>
 801357e:	f240 2171 	movw	r1, #625	@ 0x271
 8013582:	4638      	mov	r0, r7
 8013584:	f7ff ff12 	bl	80133ac <__i2b>
 8013588:	2300      	movs	r3, #0
 801358a:	f8c8 0008 	str.w	r0, [r8, #8]
 801358e:	4604      	mov	r4, r0
 8013590:	6003      	str	r3, [r0, #0]
 8013592:	f04f 0900 	mov.w	r9, #0
 8013596:	07eb      	lsls	r3, r5, #31
 8013598:	d50a      	bpl.n	80135b0 <__pow5mult+0x84>
 801359a:	4631      	mov	r1, r6
 801359c:	4622      	mov	r2, r4
 801359e:	4638      	mov	r0, r7
 80135a0:	f7ff ff1a 	bl	80133d8 <__multiply>
 80135a4:	4631      	mov	r1, r6
 80135a6:	4680      	mov	r8, r0
 80135a8:	4638      	mov	r0, r7
 80135aa:	f7ff fe4b 	bl	8013244 <_Bfree>
 80135ae:	4646      	mov	r6, r8
 80135b0:	106d      	asrs	r5, r5, #1
 80135b2:	d00b      	beq.n	80135cc <__pow5mult+0xa0>
 80135b4:	6820      	ldr	r0, [r4, #0]
 80135b6:	b938      	cbnz	r0, 80135c8 <__pow5mult+0x9c>
 80135b8:	4622      	mov	r2, r4
 80135ba:	4621      	mov	r1, r4
 80135bc:	4638      	mov	r0, r7
 80135be:	f7ff ff0b 	bl	80133d8 <__multiply>
 80135c2:	6020      	str	r0, [r4, #0]
 80135c4:	f8c0 9000 	str.w	r9, [r0]
 80135c8:	4604      	mov	r4, r0
 80135ca:	e7e4      	b.n	8013596 <__pow5mult+0x6a>
 80135cc:	4630      	mov	r0, r6
 80135ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80135d2:	bf00      	nop
 80135d4:	08015814 	.word	0x08015814
 80135d8:	08015739 	.word	0x08015739
 80135dc:	080157b9 	.word	0x080157b9

080135e0 <__lshift>:
 80135e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80135e4:	460c      	mov	r4, r1
 80135e6:	6849      	ldr	r1, [r1, #4]
 80135e8:	6923      	ldr	r3, [r4, #16]
 80135ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80135ee:	68a3      	ldr	r3, [r4, #8]
 80135f0:	4607      	mov	r7, r0
 80135f2:	4691      	mov	r9, r2
 80135f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80135f8:	f108 0601 	add.w	r6, r8, #1
 80135fc:	42b3      	cmp	r3, r6
 80135fe:	db0b      	blt.n	8013618 <__lshift+0x38>
 8013600:	4638      	mov	r0, r7
 8013602:	f7ff fddf 	bl	80131c4 <_Balloc>
 8013606:	4605      	mov	r5, r0
 8013608:	b948      	cbnz	r0, 801361e <__lshift+0x3e>
 801360a:	4602      	mov	r2, r0
 801360c:	4b28      	ldr	r3, [pc, #160]	@ (80136b0 <__lshift+0xd0>)
 801360e:	4829      	ldr	r0, [pc, #164]	@ (80136b4 <__lshift+0xd4>)
 8013610:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013614:	f000 fb1e 	bl	8013c54 <__assert_func>
 8013618:	3101      	adds	r1, #1
 801361a:	005b      	lsls	r3, r3, #1
 801361c:	e7ee      	b.n	80135fc <__lshift+0x1c>
 801361e:	2300      	movs	r3, #0
 8013620:	f100 0114 	add.w	r1, r0, #20
 8013624:	f100 0210 	add.w	r2, r0, #16
 8013628:	4618      	mov	r0, r3
 801362a:	4553      	cmp	r3, sl
 801362c:	db33      	blt.n	8013696 <__lshift+0xb6>
 801362e:	6920      	ldr	r0, [r4, #16]
 8013630:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013634:	f104 0314 	add.w	r3, r4, #20
 8013638:	f019 091f 	ands.w	r9, r9, #31
 801363c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013640:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013644:	d02b      	beq.n	801369e <__lshift+0xbe>
 8013646:	f1c9 0e20 	rsb	lr, r9, #32
 801364a:	468a      	mov	sl, r1
 801364c:	2200      	movs	r2, #0
 801364e:	6818      	ldr	r0, [r3, #0]
 8013650:	fa00 f009 	lsl.w	r0, r0, r9
 8013654:	4310      	orrs	r0, r2
 8013656:	f84a 0b04 	str.w	r0, [sl], #4
 801365a:	f853 2b04 	ldr.w	r2, [r3], #4
 801365e:	459c      	cmp	ip, r3
 8013660:	fa22 f20e 	lsr.w	r2, r2, lr
 8013664:	d8f3      	bhi.n	801364e <__lshift+0x6e>
 8013666:	ebac 0304 	sub.w	r3, ip, r4
 801366a:	3b15      	subs	r3, #21
 801366c:	f023 0303 	bic.w	r3, r3, #3
 8013670:	3304      	adds	r3, #4
 8013672:	f104 0015 	add.w	r0, r4, #21
 8013676:	4584      	cmp	ip, r0
 8013678:	bf38      	it	cc
 801367a:	2304      	movcc	r3, #4
 801367c:	50ca      	str	r2, [r1, r3]
 801367e:	b10a      	cbz	r2, 8013684 <__lshift+0xa4>
 8013680:	f108 0602 	add.w	r6, r8, #2
 8013684:	3e01      	subs	r6, #1
 8013686:	4638      	mov	r0, r7
 8013688:	612e      	str	r6, [r5, #16]
 801368a:	4621      	mov	r1, r4
 801368c:	f7ff fdda 	bl	8013244 <_Bfree>
 8013690:	4628      	mov	r0, r5
 8013692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013696:	f842 0f04 	str.w	r0, [r2, #4]!
 801369a:	3301      	adds	r3, #1
 801369c:	e7c5      	b.n	801362a <__lshift+0x4a>
 801369e:	3904      	subs	r1, #4
 80136a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80136a4:	f841 2f04 	str.w	r2, [r1, #4]!
 80136a8:	459c      	cmp	ip, r3
 80136aa:	d8f9      	bhi.n	80136a0 <__lshift+0xc0>
 80136ac:	e7ea      	b.n	8013684 <__lshift+0xa4>
 80136ae:	bf00      	nop
 80136b0:	080157a8 	.word	0x080157a8
 80136b4:	080157b9 	.word	0x080157b9

080136b8 <__mcmp>:
 80136b8:	690a      	ldr	r2, [r1, #16]
 80136ba:	4603      	mov	r3, r0
 80136bc:	6900      	ldr	r0, [r0, #16]
 80136be:	1a80      	subs	r0, r0, r2
 80136c0:	b530      	push	{r4, r5, lr}
 80136c2:	d10e      	bne.n	80136e2 <__mcmp+0x2a>
 80136c4:	3314      	adds	r3, #20
 80136c6:	3114      	adds	r1, #20
 80136c8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80136cc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80136d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80136d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80136d8:	4295      	cmp	r5, r2
 80136da:	d003      	beq.n	80136e4 <__mcmp+0x2c>
 80136dc:	d205      	bcs.n	80136ea <__mcmp+0x32>
 80136de:	f04f 30ff 	mov.w	r0, #4294967295
 80136e2:	bd30      	pop	{r4, r5, pc}
 80136e4:	42a3      	cmp	r3, r4
 80136e6:	d3f3      	bcc.n	80136d0 <__mcmp+0x18>
 80136e8:	e7fb      	b.n	80136e2 <__mcmp+0x2a>
 80136ea:	2001      	movs	r0, #1
 80136ec:	e7f9      	b.n	80136e2 <__mcmp+0x2a>
	...

080136f0 <__mdiff>:
 80136f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80136f4:	4689      	mov	r9, r1
 80136f6:	4606      	mov	r6, r0
 80136f8:	4611      	mov	r1, r2
 80136fa:	4648      	mov	r0, r9
 80136fc:	4614      	mov	r4, r2
 80136fe:	f7ff ffdb 	bl	80136b8 <__mcmp>
 8013702:	1e05      	subs	r5, r0, #0
 8013704:	d112      	bne.n	801372c <__mdiff+0x3c>
 8013706:	4629      	mov	r1, r5
 8013708:	4630      	mov	r0, r6
 801370a:	f7ff fd5b 	bl	80131c4 <_Balloc>
 801370e:	4602      	mov	r2, r0
 8013710:	b928      	cbnz	r0, 801371e <__mdiff+0x2e>
 8013712:	4b3f      	ldr	r3, [pc, #252]	@ (8013810 <__mdiff+0x120>)
 8013714:	f240 2137 	movw	r1, #567	@ 0x237
 8013718:	483e      	ldr	r0, [pc, #248]	@ (8013814 <__mdiff+0x124>)
 801371a:	f000 fa9b 	bl	8013c54 <__assert_func>
 801371e:	2301      	movs	r3, #1
 8013720:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013724:	4610      	mov	r0, r2
 8013726:	b003      	add	sp, #12
 8013728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801372c:	bfbc      	itt	lt
 801372e:	464b      	movlt	r3, r9
 8013730:	46a1      	movlt	r9, r4
 8013732:	4630      	mov	r0, r6
 8013734:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013738:	bfba      	itte	lt
 801373a:	461c      	movlt	r4, r3
 801373c:	2501      	movlt	r5, #1
 801373e:	2500      	movge	r5, #0
 8013740:	f7ff fd40 	bl	80131c4 <_Balloc>
 8013744:	4602      	mov	r2, r0
 8013746:	b918      	cbnz	r0, 8013750 <__mdiff+0x60>
 8013748:	4b31      	ldr	r3, [pc, #196]	@ (8013810 <__mdiff+0x120>)
 801374a:	f240 2145 	movw	r1, #581	@ 0x245
 801374e:	e7e3      	b.n	8013718 <__mdiff+0x28>
 8013750:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013754:	6926      	ldr	r6, [r4, #16]
 8013756:	60c5      	str	r5, [r0, #12]
 8013758:	f109 0310 	add.w	r3, r9, #16
 801375c:	f109 0514 	add.w	r5, r9, #20
 8013760:	f104 0e14 	add.w	lr, r4, #20
 8013764:	f100 0b14 	add.w	fp, r0, #20
 8013768:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801376c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013770:	9301      	str	r3, [sp, #4]
 8013772:	46d9      	mov	r9, fp
 8013774:	f04f 0c00 	mov.w	ip, #0
 8013778:	9b01      	ldr	r3, [sp, #4]
 801377a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801377e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013782:	9301      	str	r3, [sp, #4]
 8013784:	fa1f f38a 	uxth.w	r3, sl
 8013788:	4619      	mov	r1, r3
 801378a:	b283      	uxth	r3, r0
 801378c:	1acb      	subs	r3, r1, r3
 801378e:	0c00      	lsrs	r0, r0, #16
 8013790:	4463      	add	r3, ip
 8013792:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013796:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801379a:	b29b      	uxth	r3, r3
 801379c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80137a0:	4576      	cmp	r6, lr
 80137a2:	f849 3b04 	str.w	r3, [r9], #4
 80137a6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80137aa:	d8e5      	bhi.n	8013778 <__mdiff+0x88>
 80137ac:	1b33      	subs	r3, r6, r4
 80137ae:	3b15      	subs	r3, #21
 80137b0:	f023 0303 	bic.w	r3, r3, #3
 80137b4:	3415      	adds	r4, #21
 80137b6:	3304      	adds	r3, #4
 80137b8:	42a6      	cmp	r6, r4
 80137ba:	bf38      	it	cc
 80137bc:	2304      	movcc	r3, #4
 80137be:	441d      	add	r5, r3
 80137c0:	445b      	add	r3, fp
 80137c2:	461e      	mov	r6, r3
 80137c4:	462c      	mov	r4, r5
 80137c6:	4544      	cmp	r4, r8
 80137c8:	d30e      	bcc.n	80137e8 <__mdiff+0xf8>
 80137ca:	f108 0103 	add.w	r1, r8, #3
 80137ce:	1b49      	subs	r1, r1, r5
 80137d0:	f021 0103 	bic.w	r1, r1, #3
 80137d4:	3d03      	subs	r5, #3
 80137d6:	45a8      	cmp	r8, r5
 80137d8:	bf38      	it	cc
 80137da:	2100      	movcc	r1, #0
 80137dc:	440b      	add	r3, r1
 80137de:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80137e2:	b191      	cbz	r1, 801380a <__mdiff+0x11a>
 80137e4:	6117      	str	r7, [r2, #16]
 80137e6:	e79d      	b.n	8013724 <__mdiff+0x34>
 80137e8:	f854 1b04 	ldr.w	r1, [r4], #4
 80137ec:	46e6      	mov	lr, ip
 80137ee:	0c08      	lsrs	r0, r1, #16
 80137f0:	fa1c fc81 	uxtah	ip, ip, r1
 80137f4:	4471      	add	r1, lr
 80137f6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80137fa:	b289      	uxth	r1, r1
 80137fc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013800:	f846 1b04 	str.w	r1, [r6], #4
 8013804:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013808:	e7dd      	b.n	80137c6 <__mdiff+0xd6>
 801380a:	3f01      	subs	r7, #1
 801380c:	e7e7      	b.n	80137de <__mdiff+0xee>
 801380e:	bf00      	nop
 8013810:	080157a8 	.word	0x080157a8
 8013814:	080157b9 	.word	0x080157b9

08013818 <__d2b>:
 8013818:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801381c:	460f      	mov	r7, r1
 801381e:	2101      	movs	r1, #1
 8013820:	ec59 8b10 	vmov	r8, r9, d0
 8013824:	4616      	mov	r6, r2
 8013826:	f7ff fccd 	bl	80131c4 <_Balloc>
 801382a:	4604      	mov	r4, r0
 801382c:	b930      	cbnz	r0, 801383c <__d2b+0x24>
 801382e:	4602      	mov	r2, r0
 8013830:	4b23      	ldr	r3, [pc, #140]	@ (80138c0 <__d2b+0xa8>)
 8013832:	4824      	ldr	r0, [pc, #144]	@ (80138c4 <__d2b+0xac>)
 8013834:	f240 310f 	movw	r1, #783	@ 0x30f
 8013838:	f000 fa0c 	bl	8013c54 <__assert_func>
 801383c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013840:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013844:	b10d      	cbz	r5, 801384a <__d2b+0x32>
 8013846:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801384a:	9301      	str	r3, [sp, #4]
 801384c:	f1b8 0300 	subs.w	r3, r8, #0
 8013850:	d023      	beq.n	801389a <__d2b+0x82>
 8013852:	4668      	mov	r0, sp
 8013854:	9300      	str	r3, [sp, #0]
 8013856:	f7ff fd7c 	bl	8013352 <__lo0bits>
 801385a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801385e:	b1d0      	cbz	r0, 8013896 <__d2b+0x7e>
 8013860:	f1c0 0320 	rsb	r3, r0, #32
 8013864:	fa02 f303 	lsl.w	r3, r2, r3
 8013868:	430b      	orrs	r3, r1
 801386a:	40c2      	lsrs	r2, r0
 801386c:	6163      	str	r3, [r4, #20]
 801386e:	9201      	str	r2, [sp, #4]
 8013870:	9b01      	ldr	r3, [sp, #4]
 8013872:	61a3      	str	r3, [r4, #24]
 8013874:	2b00      	cmp	r3, #0
 8013876:	bf0c      	ite	eq
 8013878:	2201      	moveq	r2, #1
 801387a:	2202      	movne	r2, #2
 801387c:	6122      	str	r2, [r4, #16]
 801387e:	b1a5      	cbz	r5, 80138aa <__d2b+0x92>
 8013880:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013884:	4405      	add	r5, r0
 8013886:	603d      	str	r5, [r7, #0]
 8013888:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801388c:	6030      	str	r0, [r6, #0]
 801388e:	4620      	mov	r0, r4
 8013890:	b003      	add	sp, #12
 8013892:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013896:	6161      	str	r1, [r4, #20]
 8013898:	e7ea      	b.n	8013870 <__d2b+0x58>
 801389a:	a801      	add	r0, sp, #4
 801389c:	f7ff fd59 	bl	8013352 <__lo0bits>
 80138a0:	9b01      	ldr	r3, [sp, #4]
 80138a2:	6163      	str	r3, [r4, #20]
 80138a4:	3020      	adds	r0, #32
 80138a6:	2201      	movs	r2, #1
 80138a8:	e7e8      	b.n	801387c <__d2b+0x64>
 80138aa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80138ae:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80138b2:	6038      	str	r0, [r7, #0]
 80138b4:	6918      	ldr	r0, [r3, #16]
 80138b6:	f7ff fd2d 	bl	8013314 <__hi0bits>
 80138ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80138be:	e7e5      	b.n	801388c <__d2b+0x74>
 80138c0:	080157a8 	.word	0x080157a8
 80138c4:	080157b9 	.word	0x080157b9

080138c8 <__sfputc_r>:
 80138c8:	6893      	ldr	r3, [r2, #8]
 80138ca:	3b01      	subs	r3, #1
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	b410      	push	{r4}
 80138d0:	6093      	str	r3, [r2, #8]
 80138d2:	da08      	bge.n	80138e6 <__sfputc_r+0x1e>
 80138d4:	6994      	ldr	r4, [r2, #24]
 80138d6:	42a3      	cmp	r3, r4
 80138d8:	db01      	blt.n	80138de <__sfputc_r+0x16>
 80138da:	290a      	cmp	r1, #10
 80138dc:	d103      	bne.n	80138e6 <__sfputc_r+0x1e>
 80138de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80138e2:	f7fe bc8c 	b.w	80121fe <__swbuf_r>
 80138e6:	6813      	ldr	r3, [r2, #0]
 80138e8:	1c58      	adds	r0, r3, #1
 80138ea:	6010      	str	r0, [r2, #0]
 80138ec:	7019      	strb	r1, [r3, #0]
 80138ee:	4608      	mov	r0, r1
 80138f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80138f4:	4770      	bx	lr

080138f6 <__sfputs_r>:
 80138f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80138f8:	4606      	mov	r6, r0
 80138fa:	460f      	mov	r7, r1
 80138fc:	4614      	mov	r4, r2
 80138fe:	18d5      	adds	r5, r2, r3
 8013900:	42ac      	cmp	r4, r5
 8013902:	d101      	bne.n	8013908 <__sfputs_r+0x12>
 8013904:	2000      	movs	r0, #0
 8013906:	e007      	b.n	8013918 <__sfputs_r+0x22>
 8013908:	f814 1b01 	ldrb.w	r1, [r4], #1
 801390c:	463a      	mov	r2, r7
 801390e:	4630      	mov	r0, r6
 8013910:	f7ff ffda 	bl	80138c8 <__sfputc_r>
 8013914:	1c43      	adds	r3, r0, #1
 8013916:	d1f3      	bne.n	8013900 <__sfputs_r+0xa>
 8013918:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801391c <_vfiprintf_r>:
 801391c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013920:	460d      	mov	r5, r1
 8013922:	b09d      	sub	sp, #116	@ 0x74
 8013924:	4614      	mov	r4, r2
 8013926:	4698      	mov	r8, r3
 8013928:	4606      	mov	r6, r0
 801392a:	b118      	cbz	r0, 8013934 <_vfiprintf_r+0x18>
 801392c:	6a03      	ldr	r3, [r0, #32]
 801392e:	b90b      	cbnz	r3, 8013934 <_vfiprintf_r+0x18>
 8013930:	f7fe fb7c 	bl	801202c <__sinit>
 8013934:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013936:	07d9      	lsls	r1, r3, #31
 8013938:	d405      	bmi.n	8013946 <_vfiprintf_r+0x2a>
 801393a:	89ab      	ldrh	r3, [r5, #12]
 801393c:	059a      	lsls	r2, r3, #22
 801393e:	d402      	bmi.n	8013946 <_vfiprintf_r+0x2a>
 8013940:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013942:	f7fe fd98 	bl	8012476 <__retarget_lock_acquire_recursive>
 8013946:	89ab      	ldrh	r3, [r5, #12]
 8013948:	071b      	lsls	r3, r3, #28
 801394a:	d501      	bpl.n	8013950 <_vfiprintf_r+0x34>
 801394c:	692b      	ldr	r3, [r5, #16]
 801394e:	b99b      	cbnz	r3, 8013978 <_vfiprintf_r+0x5c>
 8013950:	4629      	mov	r1, r5
 8013952:	4630      	mov	r0, r6
 8013954:	f7fe fc92 	bl	801227c <__swsetup_r>
 8013958:	b170      	cbz	r0, 8013978 <_vfiprintf_r+0x5c>
 801395a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801395c:	07dc      	lsls	r4, r3, #31
 801395e:	d504      	bpl.n	801396a <_vfiprintf_r+0x4e>
 8013960:	f04f 30ff 	mov.w	r0, #4294967295
 8013964:	b01d      	add	sp, #116	@ 0x74
 8013966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801396a:	89ab      	ldrh	r3, [r5, #12]
 801396c:	0598      	lsls	r0, r3, #22
 801396e:	d4f7      	bmi.n	8013960 <_vfiprintf_r+0x44>
 8013970:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013972:	f7fe fd81 	bl	8012478 <__retarget_lock_release_recursive>
 8013976:	e7f3      	b.n	8013960 <_vfiprintf_r+0x44>
 8013978:	2300      	movs	r3, #0
 801397a:	9309      	str	r3, [sp, #36]	@ 0x24
 801397c:	2320      	movs	r3, #32
 801397e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013982:	f8cd 800c 	str.w	r8, [sp, #12]
 8013986:	2330      	movs	r3, #48	@ 0x30
 8013988:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013b38 <_vfiprintf_r+0x21c>
 801398c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013990:	f04f 0901 	mov.w	r9, #1
 8013994:	4623      	mov	r3, r4
 8013996:	469a      	mov	sl, r3
 8013998:	f813 2b01 	ldrb.w	r2, [r3], #1
 801399c:	b10a      	cbz	r2, 80139a2 <_vfiprintf_r+0x86>
 801399e:	2a25      	cmp	r2, #37	@ 0x25
 80139a0:	d1f9      	bne.n	8013996 <_vfiprintf_r+0x7a>
 80139a2:	ebba 0b04 	subs.w	fp, sl, r4
 80139a6:	d00b      	beq.n	80139c0 <_vfiprintf_r+0xa4>
 80139a8:	465b      	mov	r3, fp
 80139aa:	4622      	mov	r2, r4
 80139ac:	4629      	mov	r1, r5
 80139ae:	4630      	mov	r0, r6
 80139b0:	f7ff ffa1 	bl	80138f6 <__sfputs_r>
 80139b4:	3001      	adds	r0, #1
 80139b6:	f000 80a7 	beq.w	8013b08 <_vfiprintf_r+0x1ec>
 80139ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80139bc:	445a      	add	r2, fp
 80139be:	9209      	str	r2, [sp, #36]	@ 0x24
 80139c0:	f89a 3000 	ldrb.w	r3, [sl]
 80139c4:	2b00      	cmp	r3, #0
 80139c6:	f000 809f 	beq.w	8013b08 <_vfiprintf_r+0x1ec>
 80139ca:	2300      	movs	r3, #0
 80139cc:	f04f 32ff 	mov.w	r2, #4294967295
 80139d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80139d4:	f10a 0a01 	add.w	sl, sl, #1
 80139d8:	9304      	str	r3, [sp, #16]
 80139da:	9307      	str	r3, [sp, #28]
 80139dc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80139e0:	931a      	str	r3, [sp, #104]	@ 0x68
 80139e2:	4654      	mov	r4, sl
 80139e4:	2205      	movs	r2, #5
 80139e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80139ea:	4853      	ldr	r0, [pc, #332]	@ (8013b38 <_vfiprintf_r+0x21c>)
 80139ec:	f7ec fc10 	bl	8000210 <memchr>
 80139f0:	9a04      	ldr	r2, [sp, #16]
 80139f2:	b9d8      	cbnz	r0, 8013a2c <_vfiprintf_r+0x110>
 80139f4:	06d1      	lsls	r1, r2, #27
 80139f6:	bf44      	itt	mi
 80139f8:	2320      	movmi	r3, #32
 80139fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80139fe:	0713      	lsls	r3, r2, #28
 8013a00:	bf44      	itt	mi
 8013a02:	232b      	movmi	r3, #43	@ 0x2b
 8013a04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013a08:	f89a 3000 	ldrb.w	r3, [sl]
 8013a0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8013a0e:	d015      	beq.n	8013a3c <_vfiprintf_r+0x120>
 8013a10:	9a07      	ldr	r2, [sp, #28]
 8013a12:	4654      	mov	r4, sl
 8013a14:	2000      	movs	r0, #0
 8013a16:	f04f 0c0a 	mov.w	ip, #10
 8013a1a:	4621      	mov	r1, r4
 8013a1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013a20:	3b30      	subs	r3, #48	@ 0x30
 8013a22:	2b09      	cmp	r3, #9
 8013a24:	d94b      	bls.n	8013abe <_vfiprintf_r+0x1a2>
 8013a26:	b1b0      	cbz	r0, 8013a56 <_vfiprintf_r+0x13a>
 8013a28:	9207      	str	r2, [sp, #28]
 8013a2a:	e014      	b.n	8013a56 <_vfiprintf_r+0x13a>
 8013a2c:	eba0 0308 	sub.w	r3, r0, r8
 8013a30:	fa09 f303 	lsl.w	r3, r9, r3
 8013a34:	4313      	orrs	r3, r2
 8013a36:	9304      	str	r3, [sp, #16]
 8013a38:	46a2      	mov	sl, r4
 8013a3a:	e7d2      	b.n	80139e2 <_vfiprintf_r+0xc6>
 8013a3c:	9b03      	ldr	r3, [sp, #12]
 8013a3e:	1d19      	adds	r1, r3, #4
 8013a40:	681b      	ldr	r3, [r3, #0]
 8013a42:	9103      	str	r1, [sp, #12]
 8013a44:	2b00      	cmp	r3, #0
 8013a46:	bfbb      	ittet	lt
 8013a48:	425b      	neglt	r3, r3
 8013a4a:	f042 0202 	orrlt.w	r2, r2, #2
 8013a4e:	9307      	strge	r3, [sp, #28]
 8013a50:	9307      	strlt	r3, [sp, #28]
 8013a52:	bfb8      	it	lt
 8013a54:	9204      	strlt	r2, [sp, #16]
 8013a56:	7823      	ldrb	r3, [r4, #0]
 8013a58:	2b2e      	cmp	r3, #46	@ 0x2e
 8013a5a:	d10a      	bne.n	8013a72 <_vfiprintf_r+0x156>
 8013a5c:	7863      	ldrb	r3, [r4, #1]
 8013a5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8013a60:	d132      	bne.n	8013ac8 <_vfiprintf_r+0x1ac>
 8013a62:	9b03      	ldr	r3, [sp, #12]
 8013a64:	1d1a      	adds	r2, r3, #4
 8013a66:	681b      	ldr	r3, [r3, #0]
 8013a68:	9203      	str	r2, [sp, #12]
 8013a6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013a6e:	3402      	adds	r4, #2
 8013a70:	9305      	str	r3, [sp, #20]
 8013a72:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013b48 <_vfiprintf_r+0x22c>
 8013a76:	7821      	ldrb	r1, [r4, #0]
 8013a78:	2203      	movs	r2, #3
 8013a7a:	4650      	mov	r0, sl
 8013a7c:	f7ec fbc8 	bl	8000210 <memchr>
 8013a80:	b138      	cbz	r0, 8013a92 <_vfiprintf_r+0x176>
 8013a82:	9b04      	ldr	r3, [sp, #16]
 8013a84:	eba0 000a 	sub.w	r0, r0, sl
 8013a88:	2240      	movs	r2, #64	@ 0x40
 8013a8a:	4082      	lsls	r2, r0
 8013a8c:	4313      	orrs	r3, r2
 8013a8e:	3401      	adds	r4, #1
 8013a90:	9304      	str	r3, [sp, #16]
 8013a92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013a96:	4829      	ldr	r0, [pc, #164]	@ (8013b3c <_vfiprintf_r+0x220>)
 8013a98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013a9c:	2206      	movs	r2, #6
 8013a9e:	f7ec fbb7 	bl	8000210 <memchr>
 8013aa2:	2800      	cmp	r0, #0
 8013aa4:	d03f      	beq.n	8013b26 <_vfiprintf_r+0x20a>
 8013aa6:	4b26      	ldr	r3, [pc, #152]	@ (8013b40 <_vfiprintf_r+0x224>)
 8013aa8:	bb1b      	cbnz	r3, 8013af2 <_vfiprintf_r+0x1d6>
 8013aaa:	9b03      	ldr	r3, [sp, #12]
 8013aac:	3307      	adds	r3, #7
 8013aae:	f023 0307 	bic.w	r3, r3, #7
 8013ab2:	3308      	adds	r3, #8
 8013ab4:	9303      	str	r3, [sp, #12]
 8013ab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ab8:	443b      	add	r3, r7
 8013aba:	9309      	str	r3, [sp, #36]	@ 0x24
 8013abc:	e76a      	b.n	8013994 <_vfiprintf_r+0x78>
 8013abe:	fb0c 3202 	mla	r2, ip, r2, r3
 8013ac2:	460c      	mov	r4, r1
 8013ac4:	2001      	movs	r0, #1
 8013ac6:	e7a8      	b.n	8013a1a <_vfiprintf_r+0xfe>
 8013ac8:	2300      	movs	r3, #0
 8013aca:	3401      	adds	r4, #1
 8013acc:	9305      	str	r3, [sp, #20]
 8013ace:	4619      	mov	r1, r3
 8013ad0:	f04f 0c0a 	mov.w	ip, #10
 8013ad4:	4620      	mov	r0, r4
 8013ad6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013ada:	3a30      	subs	r2, #48	@ 0x30
 8013adc:	2a09      	cmp	r2, #9
 8013ade:	d903      	bls.n	8013ae8 <_vfiprintf_r+0x1cc>
 8013ae0:	2b00      	cmp	r3, #0
 8013ae2:	d0c6      	beq.n	8013a72 <_vfiprintf_r+0x156>
 8013ae4:	9105      	str	r1, [sp, #20]
 8013ae6:	e7c4      	b.n	8013a72 <_vfiprintf_r+0x156>
 8013ae8:	fb0c 2101 	mla	r1, ip, r1, r2
 8013aec:	4604      	mov	r4, r0
 8013aee:	2301      	movs	r3, #1
 8013af0:	e7f0      	b.n	8013ad4 <_vfiprintf_r+0x1b8>
 8013af2:	ab03      	add	r3, sp, #12
 8013af4:	9300      	str	r3, [sp, #0]
 8013af6:	462a      	mov	r2, r5
 8013af8:	4b12      	ldr	r3, [pc, #72]	@ (8013b44 <_vfiprintf_r+0x228>)
 8013afa:	a904      	add	r1, sp, #16
 8013afc:	4630      	mov	r0, r6
 8013afe:	f7fd fd91 	bl	8011624 <_printf_float>
 8013b02:	4607      	mov	r7, r0
 8013b04:	1c78      	adds	r0, r7, #1
 8013b06:	d1d6      	bne.n	8013ab6 <_vfiprintf_r+0x19a>
 8013b08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013b0a:	07d9      	lsls	r1, r3, #31
 8013b0c:	d405      	bmi.n	8013b1a <_vfiprintf_r+0x1fe>
 8013b0e:	89ab      	ldrh	r3, [r5, #12]
 8013b10:	059a      	lsls	r2, r3, #22
 8013b12:	d402      	bmi.n	8013b1a <_vfiprintf_r+0x1fe>
 8013b14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013b16:	f7fe fcaf 	bl	8012478 <__retarget_lock_release_recursive>
 8013b1a:	89ab      	ldrh	r3, [r5, #12]
 8013b1c:	065b      	lsls	r3, r3, #25
 8013b1e:	f53f af1f 	bmi.w	8013960 <_vfiprintf_r+0x44>
 8013b22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013b24:	e71e      	b.n	8013964 <_vfiprintf_r+0x48>
 8013b26:	ab03      	add	r3, sp, #12
 8013b28:	9300      	str	r3, [sp, #0]
 8013b2a:	462a      	mov	r2, r5
 8013b2c:	4b05      	ldr	r3, [pc, #20]	@ (8013b44 <_vfiprintf_r+0x228>)
 8013b2e:	a904      	add	r1, sp, #16
 8013b30:	4630      	mov	r0, r6
 8013b32:	f7fe f80f 	bl	8011b54 <_printf_i>
 8013b36:	e7e4      	b.n	8013b02 <_vfiprintf_r+0x1e6>
 8013b38:	08015910 	.word	0x08015910
 8013b3c:	0801591a 	.word	0x0801591a
 8013b40:	08011625 	.word	0x08011625
 8013b44:	080138f7 	.word	0x080138f7
 8013b48:	08015916 	.word	0x08015916

08013b4c <__swhatbuf_r>:
 8013b4c:	b570      	push	{r4, r5, r6, lr}
 8013b4e:	460c      	mov	r4, r1
 8013b50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b54:	2900      	cmp	r1, #0
 8013b56:	b096      	sub	sp, #88	@ 0x58
 8013b58:	4615      	mov	r5, r2
 8013b5a:	461e      	mov	r6, r3
 8013b5c:	da0d      	bge.n	8013b7a <__swhatbuf_r+0x2e>
 8013b5e:	89a3      	ldrh	r3, [r4, #12]
 8013b60:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013b64:	f04f 0100 	mov.w	r1, #0
 8013b68:	bf14      	ite	ne
 8013b6a:	2340      	movne	r3, #64	@ 0x40
 8013b6c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013b70:	2000      	movs	r0, #0
 8013b72:	6031      	str	r1, [r6, #0]
 8013b74:	602b      	str	r3, [r5, #0]
 8013b76:	b016      	add	sp, #88	@ 0x58
 8013b78:	bd70      	pop	{r4, r5, r6, pc}
 8013b7a:	466a      	mov	r2, sp
 8013b7c:	f000 f848 	bl	8013c10 <_fstat_r>
 8013b80:	2800      	cmp	r0, #0
 8013b82:	dbec      	blt.n	8013b5e <__swhatbuf_r+0x12>
 8013b84:	9901      	ldr	r1, [sp, #4]
 8013b86:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013b8a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013b8e:	4259      	negs	r1, r3
 8013b90:	4159      	adcs	r1, r3
 8013b92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013b96:	e7eb      	b.n	8013b70 <__swhatbuf_r+0x24>

08013b98 <__smakebuf_r>:
 8013b98:	898b      	ldrh	r3, [r1, #12]
 8013b9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013b9c:	079d      	lsls	r5, r3, #30
 8013b9e:	4606      	mov	r6, r0
 8013ba0:	460c      	mov	r4, r1
 8013ba2:	d507      	bpl.n	8013bb4 <__smakebuf_r+0x1c>
 8013ba4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013ba8:	6023      	str	r3, [r4, #0]
 8013baa:	6123      	str	r3, [r4, #16]
 8013bac:	2301      	movs	r3, #1
 8013bae:	6163      	str	r3, [r4, #20]
 8013bb0:	b003      	add	sp, #12
 8013bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013bb4:	ab01      	add	r3, sp, #4
 8013bb6:	466a      	mov	r2, sp
 8013bb8:	f7ff ffc8 	bl	8013b4c <__swhatbuf_r>
 8013bbc:	9f00      	ldr	r7, [sp, #0]
 8013bbe:	4605      	mov	r5, r0
 8013bc0:	4639      	mov	r1, r7
 8013bc2:	4630      	mov	r0, r6
 8013bc4:	f7fd fc02 	bl	80113cc <_malloc_r>
 8013bc8:	b948      	cbnz	r0, 8013bde <__smakebuf_r+0x46>
 8013bca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013bce:	059a      	lsls	r2, r3, #22
 8013bd0:	d4ee      	bmi.n	8013bb0 <__smakebuf_r+0x18>
 8013bd2:	f023 0303 	bic.w	r3, r3, #3
 8013bd6:	f043 0302 	orr.w	r3, r3, #2
 8013bda:	81a3      	strh	r3, [r4, #12]
 8013bdc:	e7e2      	b.n	8013ba4 <__smakebuf_r+0xc>
 8013bde:	89a3      	ldrh	r3, [r4, #12]
 8013be0:	6020      	str	r0, [r4, #0]
 8013be2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013be6:	81a3      	strh	r3, [r4, #12]
 8013be8:	9b01      	ldr	r3, [sp, #4]
 8013bea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013bee:	b15b      	cbz	r3, 8013c08 <__smakebuf_r+0x70>
 8013bf0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013bf4:	4630      	mov	r0, r6
 8013bf6:	f000 f81d 	bl	8013c34 <_isatty_r>
 8013bfa:	b128      	cbz	r0, 8013c08 <__smakebuf_r+0x70>
 8013bfc:	89a3      	ldrh	r3, [r4, #12]
 8013bfe:	f023 0303 	bic.w	r3, r3, #3
 8013c02:	f043 0301 	orr.w	r3, r3, #1
 8013c06:	81a3      	strh	r3, [r4, #12]
 8013c08:	89a3      	ldrh	r3, [r4, #12]
 8013c0a:	431d      	orrs	r5, r3
 8013c0c:	81a5      	strh	r5, [r4, #12]
 8013c0e:	e7cf      	b.n	8013bb0 <__smakebuf_r+0x18>

08013c10 <_fstat_r>:
 8013c10:	b538      	push	{r3, r4, r5, lr}
 8013c12:	4d07      	ldr	r5, [pc, #28]	@ (8013c30 <_fstat_r+0x20>)
 8013c14:	2300      	movs	r3, #0
 8013c16:	4604      	mov	r4, r0
 8013c18:	4608      	mov	r0, r1
 8013c1a:	4611      	mov	r1, r2
 8013c1c:	602b      	str	r3, [r5, #0]
 8013c1e:	f7f7 f91f 	bl	800ae60 <_fstat>
 8013c22:	1c43      	adds	r3, r0, #1
 8013c24:	d102      	bne.n	8013c2c <_fstat_r+0x1c>
 8013c26:	682b      	ldr	r3, [r5, #0]
 8013c28:	b103      	cbz	r3, 8013c2c <_fstat_r+0x1c>
 8013c2a:	6023      	str	r3, [r4, #0]
 8013c2c:	bd38      	pop	{r3, r4, r5, pc}
 8013c2e:	bf00      	nop
 8013c30:	20000aa0 	.word	0x20000aa0

08013c34 <_isatty_r>:
 8013c34:	b538      	push	{r3, r4, r5, lr}
 8013c36:	4d06      	ldr	r5, [pc, #24]	@ (8013c50 <_isatty_r+0x1c>)
 8013c38:	2300      	movs	r3, #0
 8013c3a:	4604      	mov	r4, r0
 8013c3c:	4608      	mov	r0, r1
 8013c3e:	602b      	str	r3, [r5, #0]
 8013c40:	f7f7 f91e 	bl	800ae80 <_isatty>
 8013c44:	1c43      	adds	r3, r0, #1
 8013c46:	d102      	bne.n	8013c4e <_isatty_r+0x1a>
 8013c48:	682b      	ldr	r3, [r5, #0]
 8013c4a:	b103      	cbz	r3, 8013c4e <_isatty_r+0x1a>
 8013c4c:	6023      	str	r3, [r4, #0]
 8013c4e:	bd38      	pop	{r3, r4, r5, pc}
 8013c50:	20000aa0 	.word	0x20000aa0

08013c54 <__assert_func>:
 8013c54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013c56:	4614      	mov	r4, r2
 8013c58:	461a      	mov	r2, r3
 8013c5a:	4b09      	ldr	r3, [pc, #36]	@ (8013c80 <__assert_func+0x2c>)
 8013c5c:	681b      	ldr	r3, [r3, #0]
 8013c5e:	4605      	mov	r5, r0
 8013c60:	68d8      	ldr	r0, [r3, #12]
 8013c62:	b954      	cbnz	r4, 8013c7a <__assert_func+0x26>
 8013c64:	4b07      	ldr	r3, [pc, #28]	@ (8013c84 <__assert_func+0x30>)
 8013c66:	461c      	mov	r4, r3
 8013c68:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013c6c:	9100      	str	r1, [sp, #0]
 8013c6e:	462b      	mov	r3, r5
 8013c70:	4905      	ldr	r1, [pc, #20]	@ (8013c88 <__assert_func+0x34>)
 8013c72:	f000 f82d 	bl	8013cd0 <fiprintf>
 8013c76:	f000 f83d 	bl	8013cf4 <abort>
 8013c7a:	4b04      	ldr	r3, [pc, #16]	@ (8013c8c <__assert_func+0x38>)
 8013c7c:	e7f4      	b.n	8013c68 <__assert_func+0x14>
 8013c7e:	bf00      	nop
 8013c80:	200002cc 	.word	0x200002cc
 8013c84:	08015966 	.word	0x08015966
 8013c88:	08015938 	.word	0x08015938
 8013c8c:	0801592b 	.word	0x0801592b

08013c90 <__ascii_mbtowc>:
 8013c90:	b082      	sub	sp, #8
 8013c92:	b901      	cbnz	r1, 8013c96 <__ascii_mbtowc+0x6>
 8013c94:	a901      	add	r1, sp, #4
 8013c96:	b142      	cbz	r2, 8013caa <__ascii_mbtowc+0x1a>
 8013c98:	b14b      	cbz	r3, 8013cae <__ascii_mbtowc+0x1e>
 8013c9a:	7813      	ldrb	r3, [r2, #0]
 8013c9c:	600b      	str	r3, [r1, #0]
 8013c9e:	7812      	ldrb	r2, [r2, #0]
 8013ca0:	1e10      	subs	r0, r2, #0
 8013ca2:	bf18      	it	ne
 8013ca4:	2001      	movne	r0, #1
 8013ca6:	b002      	add	sp, #8
 8013ca8:	4770      	bx	lr
 8013caa:	4610      	mov	r0, r2
 8013cac:	e7fb      	b.n	8013ca6 <__ascii_mbtowc+0x16>
 8013cae:	f06f 0001 	mvn.w	r0, #1
 8013cb2:	e7f8      	b.n	8013ca6 <__ascii_mbtowc+0x16>

08013cb4 <__ascii_wctomb>:
 8013cb4:	4603      	mov	r3, r0
 8013cb6:	4608      	mov	r0, r1
 8013cb8:	b141      	cbz	r1, 8013ccc <__ascii_wctomb+0x18>
 8013cba:	2aff      	cmp	r2, #255	@ 0xff
 8013cbc:	d904      	bls.n	8013cc8 <__ascii_wctomb+0x14>
 8013cbe:	228a      	movs	r2, #138	@ 0x8a
 8013cc0:	601a      	str	r2, [r3, #0]
 8013cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8013cc6:	4770      	bx	lr
 8013cc8:	700a      	strb	r2, [r1, #0]
 8013cca:	2001      	movs	r0, #1
 8013ccc:	4770      	bx	lr
	...

08013cd0 <fiprintf>:
 8013cd0:	b40e      	push	{r1, r2, r3}
 8013cd2:	b503      	push	{r0, r1, lr}
 8013cd4:	4601      	mov	r1, r0
 8013cd6:	ab03      	add	r3, sp, #12
 8013cd8:	4805      	ldr	r0, [pc, #20]	@ (8013cf0 <fiprintf+0x20>)
 8013cda:	f853 2b04 	ldr.w	r2, [r3], #4
 8013cde:	6800      	ldr	r0, [r0, #0]
 8013ce0:	9301      	str	r3, [sp, #4]
 8013ce2:	f7ff fe1b 	bl	801391c <_vfiprintf_r>
 8013ce6:	b002      	add	sp, #8
 8013ce8:	f85d eb04 	ldr.w	lr, [sp], #4
 8013cec:	b003      	add	sp, #12
 8013cee:	4770      	bx	lr
 8013cf0:	200002cc 	.word	0x200002cc

08013cf4 <abort>:
 8013cf4:	b508      	push	{r3, lr}
 8013cf6:	2006      	movs	r0, #6
 8013cf8:	f000 f82c 	bl	8013d54 <raise>
 8013cfc:	2001      	movs	r0, #1
 8013cfe:	f7f7 f85f 	bl	800adc0 <_exit>

08013d02 <_raise_r>:
 8013d02:	291f      	cmp	r1, #31
 8013d04:	b538      	push	{r3, r4, r5, lr}
 8013d06:	4605      	mov	r5, r0
 8013d08:	460c      	mov	r4, r1
 8013d0a:	d904      	bls.n	8013d16 <_raise_r+0x14>
 8013d0c:	2316      	movs	r3, #22
 8013d0e:	6003      	str	r3, [r0, #0]
 8013d10:	f04f 30ff 	mov.w	r0, #4294967295
 8013d14:	bd38      	pop	{r3, r4, r5, pc}
 8013d16:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013d18:	b112      	cbz	r2, 8013d20 <_raise_r+0x1e>
 8013d1a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013d1e:	b94b      	cbnz	r3, 8013d34 <_raise_r+0x32>
 8013d20:	4628      	mov	r0, r5
 8013d22:	f000 f831 	bl	8013d88 <_getpid_r>
 8013d26:	4622      	mov	r2, r4
 8013d28:	4601      	mov	r1, r0
 8013d2a:	4628      	mov	r0, r5
 8013d2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013d30:	f000 b818 	b.w	8013d64 <_kill_r>
 8013d34:	2b01      	cmp	r3, #1
 8013d36:	d00a      	beq.n	8013d4e <_raise_r+0x4c>
 8013d38:	1c59      	adds	r1, r3, #1
 8013d3a:	d103      	bne.n	8013d44 <_raise_r+0x42>
 8013d3c:	2316      	movs	r3, #22
 8013d3e:	6003      	str	r3, [r0, #0]
 8013d40:	2001      	movs	r0, #1
 8013d42:	e7e7      	b.n	8013d14 <_raise_r+0x12>
 8013d44:	2100      	movs	r1, #0
 8013d46:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013d4a:	4620      	mov	r0, r4
 8013d4c:	4798      	blx	r3
 8013d4e:	2000      	movs	r0, #0
 8013d50:	e7e0      	b.n	8013d14 <_raise_r+0x12>
	...

08013d54 <raise>:
 8013d54:	4b02      	ldr	r3, [pc, #8]	@ (8013d60 <raise+0xc>)
 8013d56:	4601      	mov	r1, r0
 8013d58:	6818      	ldr	r0, [r3, #0]
 8013d5a:	f7ff bfd2 	b.w	8013d02 <_raise_r>
 8013d5e:	bf00      	nop
 8013d60:	200002cc 	.word	0x200002cc

08013d64 <_kill_r>:
 8013d64:	b538      	push	{r3, r4, r5, lr}
 8013d66:	4d07      	ldr	r5, [pc, #28]	@ (8013d84 <_kill_r+0x20>)
 8013d68:	2300      	movs	r3, #0
 8013d6a:	4604      	mov	r4, r0
 8013d6c:	4608      	mov	r0, r1
 8013d6e:	4611      	mov	r1, r2
 8013d70:	602b      	str	r3, [r5, #0]
 8013d72:	f7f7 f815 	bl	800ada0 <_kill>
 8013d76:	1c43      	adds	r3, r0, #1
 8013d78:	d102      	bne.n	8013d80 <_kill_r+0x1c>
 8013d7a:	682b      	ldr	r3, [r5, #0]
 8013d7c:	b103      	cbz	r3, 8013d80 <_kill_r+0x1c>
 8013d7e:	6023      	str	r3, [r4, #0]
 8013d80:	bd38      	pop	{r3, r4, r5, pc}
 8013d82:	bf00      	nop
 8013d84:	20000aa0 	.word	0x20000aa0

08013d88 <_getpid_r>:
 8013d88:	f7f7 b802 	b.w	800ad90 <_getpid>

08013d8c <sqrt>:
 8013d8c:	b538      	push	{r3, r4, r5, lr}
 8013d8e:	ed2d 8b02 	vpush	{d8}
 8013d92:	ec55 4b10 	vmov	r4, r5, d0
 8013d96:	f000 f925 	bl	8013fe4 <__ieee754_sqrt>
 8013d9a:	4622      	mov	r2, r4
 8013d9c:	462b      	mov	r3, r5
 8013d9e:	4620      	mov	r0, r4
 8013da0:	4629      	mov	r1, r5
 8013da2:	eeb0 8a40 	vmov.f32	s16, s0
 8013da6:	eef0 8a60 	vmov.f32	s17, s1
 8013daa:	f7ec fedf 	bl	8000b6c <__aeabi_dcmpun>
 8013dae:	b990      	cbnz	r0, 8013dd6 <sqrt+0x4a>
 8013db0:	2200      	movs	r2, #0
 8013db2:	2300      	movs	r3, #0
 8013db4:	4620      	mov	r0, r4
 8013db6:	4629      	mov	r1, r5
 8013db8:	f7ec feb0 	bl	8000b1c <__aeabi_dcmplt>
 8013dbc:	b158      	cbz	r0, 8013dd6 <sqrt+0x4a>
 8013dbe:	f7fe fb2f 	bl	8012420 <__errno>
 8013dc2:	2321      	movs	r3, #33	@ 0x21
 8013dc4:	6003      	str	r3, [r0, #0]
 8013dc6:	2200      	movs	r2, #0
 8013dc8:	2300      	movs	r3, #0
 8013dca:	4610      	mov	r0, r2
 8013dcc:	4619      	mov	r1, r3
 8013dce:	f7ec fd5d 	bl	800088c <__aeabi_ddiv>
 8013dd2:	ec41 0b18 	vmov	d8, r0, r1
 8013dd6:	eeb0 0a48 	vmov.f32	s0, s16
 8013dda:	eef0 0a68 	vmov.f32	s1, s17
 8013dde:	ecbd 8b02 	vpop	{d8}
 8013de2:	bd38      	pop	{r3, r4, r5, pc}
 8013de4:	0000      	movs	r0, r0
	...

08013de8 <cos>:
 8013de8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013dea:	ec53 2b10 	vmov	r2, r3, d0
 8013dee:	4826      	ldr	r0, [pc, #152]	@ (8013e88 <cos+0xa0>)
 8013df0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8013df4:	4281      	cmp	r1, r0
 8013df6:	d806      	bhi.n	8013e06 <cos+0x1e>
 8013df8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8013e80 <cos+0x98>
 8013dfc:	b005      	add	sp, #20
 8013dfe:	f85d eb04 	ldr.w	lr, [sp], #4
 8013e02:	f000 b9c9 	b.w	8014198 <__kernel_cos>
 8013e06:	4821      	ldr	r0, [pc, #132]	@ (8013e8c <cos+0xa4>)
 8013e08:	4281      	cmp	r1, r0
 8013e0a:	d908      	bls.n	8013e1e <cos+0x36>
 8013e0c:	4610      	mov	r0, r2
 8013e0e:	4619      	mov	r1, r3
 8013e10:	f7ec fa5a 	bl	80002c8 <__aeabi_dsub>
 8013e14:	ec41 0b10 	vmov	d0, r0, r1
 8013e18:	b005      	add	sp, #20
 8013e1a:	f85d fb04 	ldr.w	pc, [sp], #4
 8013e1e:	4668      	mov	r0, sp
 8013e20:	f000 fb3e 	bl	80144a0 <__ieee754_rem_pio2>
 8013e24:	f000 0003 	and.w	r0, r0, #3
 8013e28:	2801      	cmp	r0, #1
 8013e2a:	d00b      	beq.n	8013e44 <cos+0x5c>
 8013e2c:	2802      	cmp	r0, #2
 8013e2e:	d015      	beq.n	8013e5c <cos+0x74>
 8013e30:	b9d8      	cbnz	r0, 8013e6a <cos+0x82>
 8013e32:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013e36:	ed9d 0b00 	vldr	d0, [sp]
 8013e3a:	f000 f9ad 	bl	8014198 <__kernel_cos>
 8013e3e:	ec51 0b10 	vmov	r0, r1, d0
 8013e42:	e7e7      	b.n	8013e14 <cos+0x2c>
 8013e44:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013e48:	ed9d 0b00 	vldr	d0, [sp]
 8013e4c:	f000 fa6c 	bl	8014328 <__kernel_sin>
 8013e50:	ec53 2b10 	vmov	r2, r3, d0
 8013e54:	4610      	mov	r0, r2
 8013e56:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8013e5a:	e7db      	b.n	8013e14 <cos+0x2c>
 8013e5c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013e60:	ed9d 0b00 	vldr	d0, [sp]
 8013e64:	f000 f998 	bl	8014198 <__kernel_cos>
 8013e68:	e7f2      	b.n	8013e50 <cos+0x68>
 8013e6a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013e6e:	ed9d 0b00 	vldr	d0, [sp]
 8013e72:	2001      	movs	r0, #1
 8013e74:	f000 fa58 	bl	8014328 <__kernel_sin>
 8013e78:	e7e1      	b.n	8013e3e <cos+0x56>
 8013e7a:	bf00      	nop
 8013e7c:	f3af 8000 	nop.w
	...
 8013e88:	3fe921fb 	.word	0x3fe921fb
 8013e8c:	7fefffff 	.word	0x7fefffff

08013e90 <sin>:
 8013e90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013e92:	ec53 2b10 	vmov	r2, r3, d0
 8013e96:	4826      	ldr	r0, [pc, #152]	@ (8013f30 <sin+0xa0>)
 8013e98:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8013e9c:	4281      	cmp	r1, r0
 8013e9e:	d807      	bhi.n	8013eb0 <sin+0x20>
 8013ea0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8013f28 <sin+0x98>
 8013ea4:	2000      	movs	r0, #0
 8013ea6:	b005      	add	sp, #20
 8013ea8:	f85d eb04 	ldr.w	lr, [sp], #4
 8013eac:	f000 ba3c 	b.w	8014328 <__kernel_sin>
 8013eb0:	4820      	ldr	r0, [pc, #128]	@ (8013f34 <sin+0xa4>)
 8013eb2:	4281      	cmp	r1, r0
 8013eb4:	d908      	bls.n	8013ec8 <sin+0x38>
 8013eb6:	4610      	mov	r0, r2
 8013eb8:	4619      	mov	r1, r3
 8013eba:	f7ec fa05 	bl	80002c8 <__aeabi_dsub>
 8013ebe:	ec41 0b10 	vmov	d0, r0, r1
 8013ec2:	b005      	add	sp, #20
 8013ec4:	f85d fb04 	ldr.w	pc, [sp], #4
 8013ec8:	4668      	mov	r0, sp
 8013eca:	f000 fae9 	bl	80144a0 <__ieee754_rem_pio2>
 8013ece:	f000 0003 	and.w	r0, r0, #3
 8013ed2:	2801      	cmp	r0, #1
 8013ed4:	d00c      	beq.n	8013ef0 <sin+0x60>
 8013ed6:	2802      	cmp	r0, #2
 8013ed8:	d011      	beq.n	8013efe <sin+0x6e>
 8013eda:	b9e8      	cbnz	r0, 8013f18 <sin+0x88>
 8013edc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013ee0:	ed9d 0b00 	vldr	d0, [sp]
 8013ee4:	2001      	movs	r0, #1
 8013ee6:	f000 fa1f 	bl	8014328 <__kernel_sin>
 8013eea:	ec51 0b10 	vmov	r0, r1, d0
 8013eee:	e7e6      	b.n	8013ebe <sin+0x2e>
 8013ef0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013ef4:	ed9d 0b00 	vldr	d0, [sp]
 8013ef8:	f000 f94e 	bl	8014198 <__kernel_cos>
 8013efc:	e7f5      	b.n	8013eea <sin+0x5a>
 8013efe:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013f02:	ed9d 0b00 	vldr	d0, [sp]
 8013f06:	2001      	movs	r0, #1
 8013f08:	f000 fa0e 	bl	8014328 <__kernel_sin>
 8013f0c:	ec53 2b10 	vmov	r2, r3, d0
 8013f10:	4610      	mov	r0, r2
 8013f12:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8013f16:	e7d2      	b.n	8013ebe <sin+0x2e>
 8013f18:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013f1c:	ed9d 0b00 	vldr	d0, [sp]
 8013f20:	f000 f93a 	bl	8014198 <__kernel_cos>
 8013f24:	e7f2      	b.n	8013f0c <sin+0x7c>
 8013f26:	bf00      	nop
	...
 8013f30:	3fe921fb 	.word	0x3fe921fb
 8013f34:	7fefffff 	.word	0x7fefffff

08013f38 <fmaxf>:
 8013f38:	b508      	push	{r3, lr}
 8013f3a:	ed2d 8b02 	vpush	{d8}
 8013f3e:	eeb0 8a40 	vmov.f32	s16, s0
 8013f42:	eef0 8a60 	vmov.f32	s17, s1
 8013f46:	f000 f831 	bl	8013fac <__fpclassifyf>
 8013f4a:	b930      	cbnz	r0, 8013f5a <fmaxf+0x22>
 8013f4c:	eeb0 8a68 	vmov.f32	s16, s17
 8013f50:	eeb0 0a48 	vmov.f32	s0, s16
 8013f54:	ecbd 8b02 	vpop	{d8}
 8013f58:	bd08      	pop	{r3, pc}
 8013f5a:	eeb0 0a68 	vmov.f32	s0, s17
 8013f5e:	f000 f825 	bl	8013fac <__fpclassifyf>
 8013f62:	2800      	cmp	r0, #0
 8013f64:	d0f4      	beq.n	8013f50 <fmaxf+0x18>
 8013f66:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8013f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f6e:	dded      	ble.n	8013f4c <fmaxf+0x14>
 8013f70:	e7ee      	b.n	8013f50 <fmaxf+0x18>

08013f72 <fminf>:
 8013f72:	b508      	push	{r3, lr}
 8013f74:	ed2d 8b02 	vpush	{d8}
 8013f78:	eeb0 8a40 	vmov.f32	s16, s0
 8013f7c:	eef0 8a60 	vmov.f32	s17, s1
 8013f80:	f000 f814 	bl	8013fac <__fpclassifyf>
 8013f84:	b930      	cbnz	r0, 8013f94 <fminf+0x22>
 8013f86:	eeb0 8a68 	vmov.f32	s16, s17
 8013f8a:	eeb0 0a48 	vmov.f32	s0, s16
 8013f8e:	ecbd 8b02 	vpop	{d8}
 8013f92:	bd08      	pop	{r3, pc}
 8013f94:	eeb0 0a68 	vmov.f32	s0, s17
 8013f98:	f000 f808 	bl	8013fac <__fpclassifyf>
 8013f9c:	2800      	cmp	r0, #0
 8013f9e:	d0f4      	beq.n	8013f8a <fminf+0x18>
 8013fa0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8013fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013fa8:	d5ed      	bpl.n	8013f86 <fminf+0x14>
 8013faa:	e7ee      	b.n	8013f8a <fminf+0x18>

08013fac <__fpclassifyf>:
 8013fac:	ee10 3a10 	vmov	r3, s0
 8013fb0:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8013fb4:	d00d      	beq.n	8013fd2 <__fpclassifyf+0x26>
 8013fb6:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8013fba:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8013fbe:	d30a      	bcc.n	8013fd6 <__fpclassifyf+0x2a>
 8013fc0:	4b07      	ldr	r3, [pc, #28]	@ (8013fe0 <__fpclassifyf+0x34>)
 8013fc2:	1e42      	subs	r2, r0, #1
 8013fc4:	429a      	cmp	r2, r3
 8013fc6:	d908      	bls.n	8013fda <__fpclassifyf+0x2e>
 8013fc8:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8013fcc:	4258      	negs	r0, r3
 8013fce:	4158      	adcs	r0, r3
 8013fd0:	4770      	bx	lr
 8013fd2:	2002      	movs	r0, #2
 8013fd4:	4770      	bx	lr
 8013fd6:	2004      	movs	r0, #4
 8013fd8:	4770      	bx	lr
 8013fda:	2003      	movs	r0, #3
 8013fdc:	4770      	bx	lr
 8013fde:	bf00      	nop
 8013fe0:	007ffffe 	.word	0x007ffffe

08013fe4 <__ieee754_sqrt>:
 8013fe4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013fe8:	4a68      	ldr	r2, [pc, #416]	@ (801418c <__ieee754_sqrt+0x1a8>)
 8013fea:	ec55 4b10 	vmov	r4, r5, d0
 8013fee:	43aa      	bics	r2, r5
 8013ff0:	462b      	mov	r3, r5
 8013ff2:	4621      	mov	r1, r4
 8013ff4:	d110      	bne.n	8014018 <__ieee754_sqrt+0x34>
 8013ff6:	4622      	mov	r2, r4
 8013ff8:	4620      	mov	r0, r4
 8013ffa:	4629      	mov	r1, r5
 8013ffc:	f7ec fb1c 	bl	8000638 <__aeabi_dmul>
 8014000:	4602      	mov	r2, r0
 8014002:	460b      	mov	r3, r1
 8014004:	4620      	mov	r0, r4
 8014006:	4629      	mov	r1, r5
 8014008:	f7ec f960 	bl	80002cc <__adddf3>
 801400c:	4604      	mov	r4, r0
 801400e:	460d      	mov	r5, r1
 8014010:	ec45 4b10 	vmov	d0, r4, r5
 8014014:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014018:	2d00      	cmp	r5, #0
 801401a:	dc0e      	bgt.n	801403a <__ieee754_sqrt+0x56>
 801401c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8014020:	4322      	orrs	r2, r4
 8014022:	d0f5      	beq.n	8014010 <__ieee754_sqrt+0x2c>
 8014024:	b19d      	cbz	r5, 801404e <__ieee754_sqrt+0x6a>
 8014026:	4622      	mov	r2, r4
 8014028:	4620      	mov	r0, r4
 801402a:	4629      	mov	r1, r5
 801402c:	f7ec f94c 	bl	80002c8 <__aeabi_dsub>
 8014030:	4602      	mov	r2, r0
 8014032:	460b      	mov	r3, r1
 8014034:	f7ec fc2a 	bl	800088c <__aeabi_ddiv>
 8014038:	e7e8      	b.n	801400c <__ieee754_sqrt+0x28>
 801403a:	152a      	asrs	r2, r5, #20
 801403c:	d115      	bne.n	801406a <__ieee754_sqrt+0x86>
 801403e:	2000      	movs	r0, #0
 8014040:	e009      	b.n	8014056 <__ieee754_sqrt+0x72>
 8014042:	0acb      	lsrs	r3, r1, #11
 8014044:	3a15      	subs	r2, #21
 8014046:	0549      	lsls	r1, r1, #21
 8014048:	2b00      	cmp	r3, #0
 801404a:	d0fa      	beq.n	8014042 <__ieee754_sqrt+0x5e>
 801404c:	e7f7      	b.n	801403e <__ieee754_sqrt+0x5a>
 801404e:	462a      	mov	r2, r5
 8014050:	e7fa      	b.n	8014048 <__ieee754_sqrt+0x64>
 8014052:	005b      	lsls	r3, r3, #1
 8014054:	3001      	adds	r0, #1
 8014056:	02dc      	lsls	r4, r3, #11
 8014058:	d5fb      	bpl.n	8014052 <__ieee754_sqrt+0x6e>
 801405a:	1e44      	subs	r4, r0, #1
 801405c:	1b12      	subs	r2, r2, r4
 801405e:	f1c0 0420 	rsb	r4, r0, #32
 8014062:	fa21 f404 	lsr.w	r4, r1, r4
 8014066:	4323      	orrs	r3, r4
 8014068:	4081      	lsls	r1, r0
 801406a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801406e:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8014072:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014076:	07d2      	lsls	r2, r2, #31
 8014078:	bf5c      	itt	pl
 801407a:	005b      	lslpl	r3, r3, #1
 801407c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8014080:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014084:	bf58      	it	pl
 8014086:	0049      	lslpl	r1, r1, #1
 8014088:	2600      	movs	r6, #0
 801408a:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801408e:	106d      	asrs	r5, r5, #1
 8014090:	0049      	lsls	r1, r1, #1
 8014092:	2016      	movs	r0, #22
 8014094:	4632      	mov	r2, r6
 8014096:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801409a:	1917      	adds	r7, r2, r4
 801409c:	429f      	cmp	r7, r3
 801409e:	bfde      	ittt	le
 80140a0:	193a      	addle	r2, r7, r4
 80140a2:	1bdb      	suble	r3, r3, r7
 80140a4:	1936      	addle	r6, r6, r4
 80140a6:	0fcf      	lsrs	r7, r1, #31
 80140a8:	3801      	subs	r0, #1
 80140aa:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 80140ae:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80140b2:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80140b6:	d1f0      	bne.n	801409a <__ieee754_sqrt+0xb6>
 80140b8:	4604      	mov	r4, r0
 80140ba:	2720      	movs	r7, #32
 80140bc:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80140c0:	429a      	cmp	r2, r3
 80140c2:	eb00 0e0c 	add.w	lr, r0, ip
 80140c6:	db02      	blt.n	80140ce <__ieee754_sqrt+0xea>
 80140c8:	d113      	bne.n	80140f2 <__ieee754_sqrt+0x10e>
 80140ca:	458e      	cmp	lr, r1
 80140cc:	d811      	bhi.n	80140f2 <__ieee754_sqrt+0x10e>
 80140ce:	f1be 0f00 	cmp.w	lr, #0
 80140d2:	eb0e 000c 	add.w	r0, lr, ip
 80140d6:	da42      	bge.n	801415e <__ieee754_sqrt+0x17a>
 80140d8:	2800      	cmp	r0, #0
 80140da:	db40      	blt.n	801415e <__ieee754_sqrt+0x17a>
 80140dc:	f102 0801 	add.w	r8, r2, #1
 80140e0:	1a9b      	subs	r3, r3, r2
 80140e2:	458e      	cmp	lr, r1
 80140e4:	bf88      	it	hi
 80140e6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80140ea:	eba1 010e 	sub.w	r1, r1, lr
 80140ee:	4464      	add	r4, ip
 80140f0:	4642      	mov	r2, r8
 80140f2:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80140f6:	3f01      	subs	r7, #1
 80140f8:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80140fc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8014100:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8014104:	d1dc      	bne.n	80140c0 <__ieee754_sqrt+0xdc>
 8014106:	4319      	orrs	r1, r3
 8014108:	d01b      	beq.n	8014142 <__ieee754_sqrt+0x15e>
 801410a:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8014190 <__ieee754_sqrt+0x1ac>
 801410e:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8014194 <__ieee754_sqrt+0x1b0>
 8014112:	e9da 0100 	ldrd	r0, r1, [sl]
 8014116:	e9db 2300 	ldrd	r2, r3, [fp]
 801411a:	f7ec f8d5 	bl	80002c8 <__aeabi_dsub>
 801411e:	e9da 8900 	ldrd	r8, r9, [sl]
 8014122:	4602      	mov	r2, r0
 8014124:	460b      	mov	r3, r1
 8014126:	4640      	mov	r0, r8
 8014128:	4649      	mov	r1, r9
 801412a:	f7ec fd01 	bl	8000b30 <__aeabi_dcmple>
 801412e:	b140      	cbz	r0, 8014142 <__ieee754_sqrt+0x15e>
 8014130:	f1b4 3fff 	cmp.w	r4, #4294967295
 8014134:	e9da 0100 	ldrd	r0, r1, [sl]
 8014138:	e9db 2300 	ldrd	r2, r3, [fp]
 801413c:	d111      	bne.n	8014162 <__ieee754_sqrt+0x17e>
 801413e:	3601      	adds	r6, #1
 8014140:	463c      	mov	r4, r7
 8014142:	1072      	asrs	r2, r6, #1
 8014144:	0863      	lsrs	r3, r4, #1
 8014146:	07f1      	lsls	r1, r6, #31
 8014148:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 801414c:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8014150:	bf48      	it	mi
 8014152:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8014156:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 801415a:	4618      	mov	r0, r3
 801415c:	e756      	b.n	801400c <__ieee754_sqrt+0x28>
 801415e:	4690      	mov	r8, r2
 8014160:	e7be      	b.n	80140e0 <__ieee754_sqrt+0xfc>
 8014162:	f7ec f8b3 	bl	80002cc <__adddf3>
 8014166:	e9da 8900 	ldrd	r8, r9, [sl]
 801416a:	4602      	mov	r2, r0
 801416c:	460b      	mov	r3, r1
 801416e:	4640      	mov	r0, r8
 8014170:	4649      	mov	r1, r9
 8014172:	f7ec fcd3 	bl	8000b1c <__aeabi_dcmplt>
 8014176:	b120      	cbz	r0, 8014182 <__ieee754_sqrt+0x19e>
 8014178:	1ca0      	adds	r0, r4, #2
 801417a:	bf08      	it	eq
 801417c:	3601      	addeq	r6, #1
 801417e:	3402      	adds	r4, #2
 8014180:	e7df      	b.n	8014142 <__ieee754_sqrt+0x15e>
 8014182:	1c63      	adds	r3, r4, #1
 8014184:	f023 0401 	bic.w	r4, r3, #1
 8014188:	e7db      	b.n	8014142 <__ieee754_sqrt+0x15e>
 801418a:	bf00      	nop
 801418c:	7ff00000 	.word	0x7ff00000
 8014190:	20000490 	.word	0x20000490
 8014194:	20000488 	.word	0x20000488

08014198 <__kernel_cos>:
 8014198:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801419c:	ec57 6b10 	vmov	r6, r7, d0
 80141a0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80141a4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 80141a8:	ed8d 1b00 	vstr	d1, [sp]
 80141ac:	d206      	bcs.n	80141bc <__kernel_cos+0x24>
 80141ae:	4630      	mov	r0, r6
 80141b0:	4639      	mov	r1, r7
 80141b2:	f7ec fcf1 	bl	8000b98 <__aeabi_d2iz>
 80141b6:	2800      	cmp	r0, #0
 80141b8:	f000 8088 	beq.w	80142cc <__kernel_cos+0x134>
 80141bc:	4632      	mov	r2, r6
 80141be:	463b      	mov	r3, r7
 80141c0:	4630      	mov	r0, r6
 80141c2:	4639      	mov	r1, r7
 80141c4:	f7ec fa38 	bl	8000638 <__aeabi_dmul>
 80141c8:	4b51      	ldr	r3, [pc, #324]	@ (8014310 <__kernel_cos+0x178>)
 80141ca:	2200      	movs	r2, #0
 80141cc:	4604      	mov	r4, r0
 80141ce:	460d      	mov	r5, r1
 80141d0:	f7ec fa32 	bl	8000638 <__aeabi_dmul>
 80141d4:	a340      	add	r3, pc, #256	@ (adr r3, 80142d8 <__kernel_cos+0x140>)
 80141d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141da:	4682      	mov	sl, r0
 80141dc:	468b      	mov	fp, r1
 80141de:	4620      	mov	r0, r4
 80141e0:	4629      	mov	r1, r5
 80141e2:	f7ec fa29 	bl	8000638 <__aeabi_dmul>
 80141e6:	a33e      	add	r3, pc, #248	@ (adr r3, 80142e0 <__kernel_cos+0x148>)
 80141e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141ec:	f7ec f86e 	bl	80002cc <__adddf3>
 80141f0:	4622      	mov	r2, r4
 80141f2:	462b      	mov	r3, r5
 80141f4:	f7ec fa20 	bl	8000638 <__aeabi_dmul>
 80141f8:	a33b      	add	r3, pc, #236	@ (adr r3, 80142e8 <__kernel_cos+0x150>)
 80141fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141fe:	f7ec f863 	bl	80002c8 <__aeabi_dsub>
 8014202:	4622      	mov	r2, r4
 8014204:	462b      	mov	r3, r5
 8014206:	f7ec fa17 	bl	8000638 <__aeabi_dmul>
 801420a:	a339      	add	r3, pc, #228	@ (adr r3, 80142f0 <__kernel_cos+0x158>)
 801420c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014210:	f7ec f85c 	bl	80002cc <__adddf3>
 8014214:	4622      	mov	r2, r4
 8014216:	462b      	mov	r3, r5
 8014218:	f7ec fa0e 	bl	8000638 <__aeabi_dmul>
 801421c:	a336      	add	r3, pc, #216	@ (adr r3, 80142f8 <__kernel_cos+0x160>)
 801421e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014222:	f7ec f851 	bl	80002c8 <__aeabi_dsub>
 8014226:	4622      	mov	r2, r4
 8014228:	462b      	mov	r3, r5
 801422a:	f7ec fa05 	bl	8000638 <__aeabi_dmul>
 801422e:	a334      	add	r3, pc, #208	@ (adr r3, 8014300 <__kernel_cos+0x168>)
 8014230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014234:	f7ec f84a 	bl	80002cc <__adddf3>
 8014238:	4622      	mov	r2, r4
 801423a:	462b      	mov	r3, r5
 801423c:	f7ec f9fc 	bl	8000638 <__aeabi_dmul>
 8014240:	4622      	mov	r2, r4
 8014242:	462b      	mov	r3, r5
 8014244:	f7ec f9f8 	bl	8000638 <__aeabi_dmul>
 8014248:	e9dd 2300 	ldrd	r2, r3, [sp]
 801424c:	4604      	mov	r4, r0
 801424e:	460d      	mov	r5, r1
 8014250:	4630      	mov	r0, r6
 8014252:	4639      	mov	r1, r7
 8014254:	f7ec f9f0 	bl	8000638 <__aeabi_dmul>
 8014258:	460b      	mov	r3, r1
 801425a:	4602      	mov	r2, r0
 801425c:	4629      	mov	r1, r5
 801425e:	4620      	mov	r0, r4
 8014260:	f7ec f832 	bl	80002c8 <__aeabi_dsub>
 8014264:	4b2b      	ldr	r3, [pc, #172]	@ (8014314 <__kernel_cos+0x17c>)
 8014266:	4598      	cmp	r8, r3
 8014268:	4606      	mov	r6, r0
 801426a:	460f      	mov	r7, r1
 801426c:	d810      	bhi.n	8014290 <__kernel_cos+0xf8>
 801426e:	4602      	mov	r2, r0
 8014270:	460b      	mov	r3, r1
 8014272:	4650      	mov	r0, sl
 8014274:	4659      	mov	r1, fp
 8014276:	f7ec f827 	bl	80002c8 <__aeabi_dsub>
 801427a:	460b      	mov	r3, r1
 801427c:	4926      	ldr	r1, [pc, #152]	@ (8014318 <__kernel_cos+0x180>)
 801427e:	4602      	mov	r2, r0
 8014280:	2000      	movs	r0, #0
 8014282:	f7ec f821 	bl	80002c8 <__aeabi_dsub>
 8014286:	ec41 0b10 	vmov	d0, r0, r1
 801428a:	b003      	add	sp, #12
 801428c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014290:	4b22      	ldr	r3, [pc, #136]	@ (801431c <__kernel_cos+0x184>)
 8014292:	4921      	ldr	r1, [pc, #132]	@ (8014318 <__kernel_cos+0x180>)
 8014294:	4598      	cmp	r8, r3
 8014296:	bf8c      	ite	hi
 8014298:	4d21      	ldrhi	r5, [pc, #132]	@ (8014320 <__kernel_cos+0x188>)
 801429a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801429e:	2400      	movs	r4, #0
 80142a0:	4622      	mov	r2, r4
 80142a2:	462b      	mov	r3, r5
 80142a4:	2000      	movs	r0, #0
 80142a6:	f7ec f80f 	bl	80002c8 <__aeabi_dsub>
 80142aa:	4622      	mov	r2, r4
 80142ac:	4680      	mov	r8, r0
 80142ae:	4689      	mov	r9, r1
 80142b0:	462b      	mov	r3, r5
 80142b2:	4650      	mov	r0, sl
 80142b4:	4659      	mov	r1, fp
 80142b6:	f7ec f807 	bl	80002c8 <__aeabi_dsub>
 80142ba:	4632      	mov	r2, r6
 80142bc:	463b      	mov	r3, r7
 80142be:	f7ec f803 	bl	80002c8 <__aeabi_dsub>
 80142c2:	4602      	mov	r2, r0
 80142c4:	460b      	mov	r3, r1
 80142c6:	4640      	mov	r0, r8
 80142c8:	4649      	mov	r1, r9
 80142ca:	e7da      	b.n	8014282 <__kernel_cos+0xea>
 80142cc:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8014308 <__kernel_cos+0x170>
 80142d0:	e7db      	b.n	801428a <__kernel_cos+0xf2>
 80142d2:	bf00      	nop
 80142d4:	f3af 8000 	nop.w
 80142d8:	be8838d4 	.word	0xbe8838d4
 80142dc:	bda8fae9 	.word	0xbda8fae9
 80142e0:	bdb4b1c4 	.word	0xbdb4b1c4
 80142e4:	3e21ee9e 	.word	0x3e21ee9e
 80142e8:	809c52ad 	.word	0x809c52ad
 80142ec:	3e927e4f 	.word	0x3e927e4f
 80142f0:	19cb1590 	.word	0x19cb1590
 80142f4:	3efa01a0 	.word	0x3efa01a0
 80142f8:	16c15177 	.word	0x16c15177
 80142fc:	3f56c16c 	.word	0x3f56c16c
 8014300:	5555554c 	.word	0x5555554c
 8014304:	3fa55555 	.word	0x3fa55555
 8014308:	00000000 	.word	0x00000000
 801430c:	3ff00000 	.word	0x3ff00000
 8014310:	3fe00000 	.word	0x3fe00000
 8014314:	3fd33332 	.word	0x3fd33332
 8014318:	3ff00000 	.word	0x3ff00000
 801431c:	3fe90000 	.word	0x3fe90000
 8014320:	3fd20000 	.word	0x3fd20000
 8014324:	00000000 	.word	0x00000000

08014328 <__kernel_sin>:
 8014328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801432c:	ec55 4b10 	vmov	r4, r5, d0
 8014330:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8014334:	b085      	sub	sp, #20
 8014336:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801433a:	ed8d 1b02 	vstr	d1, [sp, #8]
 801433e:	4680      	mov	r8, r0
 8014340:	d205      	bcs.n	801434e <__kernel_sin+0x26>
 8014342:	4620      	mov	r0, r4
 8014344:	4629      	mov	r1, r5
 8014346:	f7ec fc27 	bl	8000b98 <__aeabi_d2iz>
 801434a:	2800      	cmp	r0, #0
 801434c:	d052      	beq.n	80143f4 <__kernel_sin+0xcc>
 801434e:	4622      	mov	r2, r4
 8014350:	462b      	mov	r3, r5
 8014352:	4620      	mov	r0, r4
 8014354:	4629      	mov	r1, r5
 8014356:	f7ec f96f 	bl	8000638 <__aeabi_dmul>
 801435a:	4682      	mov	sl, r0
 801435c:	468b      	mov	fp, r1
 801435e:	4602      	mov	r2, r0
 8014360:	460b      	mov	r3, r1
 8014362:	4620      	mov	r0, r4
 8014364:	4629      	mov	r1, r5
 8014366:	f7ec f967 	bl	8000638 <__aeabi_dmul>
 801436a:	a342      	add	r3, pc, #264	@ (adr r3, 8014474 <__kernel_sin+0x14c>)
 801436c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014370:	e9cd 0100 	strd	r0, r1, [sp]
 8014374:	4650      	mov	r0, sl
 8014376:	4659      	mov	r1, fp
 8014378:	f7ec f95e 	bl	8000638 <__aeabi_dmul>
 801437c:	a33f      	add	r3, pc, #252	@ (adr r3, 801447c <__kernel_sin+0x154>)
 801437e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014382:	f7eb ffa1 	bl	80002c8 <__aeabi_dsub>
 8014386:	4652      	mov	r2, sl
 8014388:	465b      	mov	r3, fp
 801438a:	f7ec f955 	bl	8000638 <__aeabi_dmul>
 801438e:	a33d      	add	r3, pc, #244	@ (adr r3, 8014484 <__kernel_sin+0x15c>)
 8014390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014394:	f7eb ff9a 	bl	80002cc <__adddf3>
 8014398:	4652      	mov	r2, sl
 801439a:	465b      	mov	r3, fp
 801439c:	f7ec f94c 	bl	8000638 <__aeabi_dmul>
 80143a0:	a33a      	add	r3, pc, #232	@ (adr r3, 801448c <__kernel_sin+0x164>)
 80143a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143a6:	f7eb ff8f 	bl	80002c8 <__aeabi_dsub>
 80143aa:	4652      	mov	r2, sl
 80143ac:	465b      	mov	r3, fp
 80143ae:	f7ec f943 	bl	8000638 <__aeabi_dmul>
 80143b2:	a338      	add	r3, pc, #224	@ (adr r3, 8014494 <__kernel_sin+0x16c>)
 80143b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143b8:	f7eb ff88 	bl	80002cc <__adddf3>
 80143bc:	4606      	mov	r6, r0
 80143be:	460f      	mov	r7, r1
 80143c0:	f1b8 0f00 	cmp.w	r8, #0
 80143c4:	d11b      	bne.n	80143fe <__kernel_sin+0xd6>
 80143c6:	4602      	mov	r2, r0
 80143c8:	460b      	mov	r3, r1
 80143ca:	4650      	mov	r0, sl
 80143cc:	4659      	mov	r1, fp
 80143ce:	f7ec f933 	bl	8000638 <__aeabi_dmul>
 80143d2:	a325      	add	r3, pc, #148	@ (adr r3, 8014468 <__kernel_sin+0x140>)
 80143d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143d8:	f7eb ff76 	bl	80002c8 <__aeabi_dsub>
 80143dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80143e0:	f7ec f92a 	bl	8000638 <__aeabi_dmul>
 80143e4:	4602      	mov	r2, r0
 80143e6:	460b      	mov	r3, r1
 80143e8:	4620      	mov	r0, r4
 80143ea:	4629      	mov	r1, r5
 80143ec:	f7eb ff6e 	bl	80002cc <__adddf3>
 80143f0:	4604      	mov	r4, r0
 80143f2:	460d      	mov	r5, r1
 80143f4:	ec45 4b10 	vmov	d0, r4, r5
 80143f8:	b005      	add	sp, #20
 80143fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014402:	4b1b      	ldr	r3, [pc, #108]	@ (8014470 <__kernel_sin+0x148>)
 8014404:	2200      	movs	r2, #0
 8014406:	f7ec f917 	bl	8000638 <__aeabi_dmul>
 801440a:	4632      	mov	r2, r6
 801440c:	4680      	mov	r8, r0
 801440e:	4689      	mov	r9, r1
 8014410:	463b      	mov	r3, r7
 8014412:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014416:	f7ec f90f 	bl	8000638 <__aeabi_dmul>
 801441a:	4602      	mov	r2, r0
 801441c:	460b      	mov	r3, r1
 801441e:	4640      	mov	r0, r8
 8014420:	4649      	mov	r1, r9
 8014422:	f7eb ff51 	bl	80002c8 <__aeabi_dsub>
 8014426:	4652      	mov	r2, sl
 8014428:	465b      	mov	r3, fp
 801442a:	f7ec f905 	bl	8000638 <__aeabi_dmul>
 801442e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014432:	f7eb ff49 	bl	80002c8 <__aeabi_dsub>
 8014436:	a30c      	add	r3, pc, #48	@ (adr r3, 8014468 <__kernel_sin+0x140>)
 8014438:	e9d3 2300 	ldrd	r2, r3, [r3]
 801443c:	4606      	mov	r6, r0
 801443e:	460f      	mov	r7, r1
 8014440:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014444:	f7ec f8f8 	bl	8000638 <__aeabi_dmul>
 8014448:	4602      	mov	r2, r0
 801444a:	460b      	mov	r3, r1
 801444c:	4630      	mov	r0, r6
 801444e:	4639      	mov	r1, r7
 8014450:	f7eb ff3c 	bl	80002cc <__adddf3>
 8014454:	4602      	mov	r2, r0
 8014456:	460b      	mov	r3, r1
 8014458:	4620      	mov	r0, r4
 801445a:	4629      	mov	r1, r5
 801445c:	f7eb ff34 	bl	80002c8 <__aeabi_dsub>
 8014460:	e7c6      	b.n	80143f0 <__kernel_sin+0xc8>
 8014462:	bf00      	nop
 8014464:	f3af 8000 	nop.w
 8014468:	55555549 	.word	0x55555549
 801446c:	3fc55555 	.word	0x3fc55555
 8014470:	3fe00000 	.word	0x3fe00000
 8014474:	5acfd57c 	.word	0x5acfd57c
 8014478:	3de5d93a 	.word	0x3de5d93a
 801447c:	8a2b9ceb 	.word	0x8a2b9ceb
 8014480:	3e5ae5e6 	.word	0x3e5ae5e6
 8014484:	57b1fe7d 	.word	0x57b1fe7d
 8014488:	3ec71de3 	.word	0x3ec71de3
 801448c:	19c161d5 	.word	0x19c161d5
 8014490:	3f2a01a0 	.word	0x3f2a01a0
 8014494:	1110f8a6 	.word	0x1110f8a6
 8014498:	3f811111 	.word	0x3f811111
 801449c:	00000000 	.word	0x00000000

080144a0 <__ieee754_rem_pio2>:
 80144a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80144a4:	ec57 6b10 	vmov	r6, r7, d0
 80144a8:	4bc5      	ldr	r3, [pc, #788]	@ (80147c0 <__ieee754_rem_pio2+0x320>)
 80144aa:	b08d      	sub	sp, #52	@ 0x34
 80144ac:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80144b0:	4598      	cmp	r8, r3
 80144b2:	4604      	mov	r4, r0
 80144b4:	9704      	str	r7, [sp, #16]
 80144b6:	d807      	bhi.n	80144c8 <__ieee754_rem_pio2+0x28>
 80144b8:	2200      	movs	r2, #0
 80144ba:	2300      	movs	r3, #0
 80144bc:	ed80 0b00 	vstr	d0, [r0]
 80144c0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80144c4:	2500      	movs	r5, #0
 80144c6:	e028      	b.n	801451a <__ieee754_rem_pio2+0x7a>
 80144c8:	4bbe      	ldr	r3, [pc, #760]	@ (80147c4 <__ieee754_rem_pio2+0x324>)
 80144ca:	4598      	cmp	r8, r3
 80144cc:	d878      	bhi.n	80145c0 <__ieee754_rem_pio2+0x120>
 80144ce:	9b04      	ldr	r3, [sp, #16]
 80144d0:	4dbd      	ldr	r5, [pc, #756]	@ (80147c8 <__ieee754_rem_pio2+0x328>)
 80144d2:	2b00      	cmp	r3, #0
 80144d4:	4630      	mov	r0, r6
 80144d6:	a3ac      	add	r3, pc, #688	@ (adr r3, 8014788 <__ieee754_rem_pio2+0x2e8>)
 80144d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144dc:	4639      	mov	r1, r7
 80144de:	dd38      	ble.n	8014552 <__ieee754_rem_pio2+0xb2>
 80144e0:	f7eb fef2 	bl	80002c8 <__aeabi_dsub>
 80144e4:	45a8      	cmp	r8, r5
 80144e6:	4606      	mov	r6, r0
 80144e8:	460f      	mov	r7, r1
 80144ea:	d01a      	beq.n	8014522 <__ieee754_rem_pio2+0x82>
 80144ec:	a3a8      	add	r3, pc, #672	@ (adr r3, 8014790 <__ieee754_rem_pio2+0x2f0>)
 80144ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144f2:	f7eb fee9 	bl	80002c8 <__aeabi_dsub>
 80144f6:	4602      	mov	r2, r0
 80144f8:	460b      	mov	r3, r1
 80144fa:	4680      	mov	r8, r0
 80144fc:	4689      	mov	r9, r1
 80144fe:	4630      	mov	r0, r6
 8014500:	4639      	mov	r1, r7
 8014502:	f7eb fee1 	bl	80002c8 <__aeabi_dsub>
 8014506:	a3a2      	add	r3, pc, #648	@ (adr r3, 8014790 <__ieee754_rem_pio2+0x2f0>)
 8014508:	e9d3 2300 	ldrd	r2, r3, [r3]
 801450c:	f7eb fedc 	bl	80002c8 <__aeabi_dsub>
 8014510:	e9c4 8900 	strd	r8, r9, [r4]
 8014514:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8014518:	2501      	movs	r5, #1
 801451a:	4628      	mov	r0, r5
 801451c:	b00d      	add	sp, #52	@ 0x34
 801451e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014522:	a39d      	add	r3, pc, #628	@ (adr r3, 8014798 <__ieee754_rem_pio2+0x2f8>)
 8014524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014528:	f7eb fece 	bl	80002c8 <__aeabi_dsub>
 801452c:	a39c      	add	r3, pc, #624	@ (adr r3, 80147a0 <__ieee754_rem_pio2+0x300>)
 801452e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014532:	4606      	mov	r6, r0
 8014534:	460f      	mov	r7, r1
 8014536:	f7eb fec7 	bl	80002c8 <__aeabi_dsub>
 801453a:	4602      	mov	r2, r0
 801453c:	460b      	mov	r3, r1
 801453e:	4680      	mov	r8, r0
 8014540:	4689      	mov	r9, r1
 8014542:	4630      	mov	r0, r6
 8014544:	4639      	mov	r1, r7
 8014546:	f7eb febf 	bl	80002c8 <__aeabi_dsub>
 801454a:	a395      	add	r3, pc, #596	@ (adr r3, 80147a0 <__ieee754_rem_pio2+0x300>)
 801454c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014550:	e7dc      	b.n	801450c <__ieee754_rem_pio2+0x6c>
 8014552:	f7eb febb 	bl	80002cc <__adddf3>
 8014556:	45a8      	cmp	r8, r5
 8014558:	4606      	mov	r6, r0
 801455a:	460f      	mov	r7, r1
 801455c:	d018      	beq.n	8014590 <__ieee754_rem_pio2+0xf0>
 801455e:	a38c      	add	r3, pc, #560	@ (adr r3, 8014790 <__ieee754_rem_pio2+0x2f0>)
 8014560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014564:	f7eb feb2 	bl	80002cc <__adddf3>
 8014568:	4602      	mov	r2, r0
 801456a:	460b      	mov	r3, r1
 801456c:	4680      	mov	r8, r0
 801456e:	4689      	mov	r9, r1
 8014570:	4630      	mov	r0, r6
 8014572:	4639      	mov	r1, r7
 8014574:	f7eb fea8 	bl	80002c8 <__aeabi_dsub>
 8014578:	a385      	add	r3, pc, #532	@ (adr r3, 8014790 <__ieee754_rem_pio2+0x2f0>)
 801457a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801457e:	f7eb fea5 	bl	80002cc <__adddf3>
 8014582:	f04f 35ff 	mov.w	r5, #4294967295
 8014586:	e9c4 8900 	strd	r8, r9, [r4]
 801458a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801458e:	e7c4      	b.n	801451a <__ieee754_rem_pio2+0x7a>
 8014590:	a381      	add	r3, pc, #516	@ (adr r3, 8014798 <__ieee754_rem_pio2+0x2f8>)
 8014592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014596:	f7eb fe99 	bl	80002cc <__adddf3>
 801459a:	a381      	add	r3, pc, #516	@ (adr r3, 80147a0 <__ieee754_rem_pio2+0x300>)
 801459c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145a0:	4606      	mov	r6, r0
 80145a2:	460f      	mov	r7, r1
 80145a4:	f7eb fe92 	bl	80002cc <__adddf3>
 80145a8:	4602      	mov	r2, r0
 80145aa:	460b      	mov	r3, r1
 80145ac:	4680      	mov	r8, r0
 80145ae:	4689      	mov	r9, r1
 80145b0:	4630      	mov	r0, r6
 80145b2:	4639      	mov	r1, r7
 80145b4:	f7eb fe88 	bl	80002c8 <__aeabi_dsub>
 80145b8:	a379      	add	r3, pc, #484	@ (adr r3, 80147a0 <__ieee754_rem_pio2+0x300>)
 80145ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145be:	e7de      	b.n	801457e <__ieee754_rem_pio2+0xde>
 80145c0:	4b82      	ldr	r3, [pc, #520]	@ (80147cc <__ieee754_rem_pio2+0x32c>)
 80145c2:	4598      	cmp	r8, r3
 80145c4:	f200 80d1 	bhi.w	801476a <__ieee754_rem_pio2+0x2ca>
 80145c8:	f000 f966 	bl	8014898 <fabs>
 80145cc:	ec57 6b10 	vmov	r6, r7, d0
 80145d0:	a375      	add	r3, pc, #468	@ (adr r3, 80147a8 <__ieee754_rem_pio2+0x308>)
 80145d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145d6:	4630      	mov	r0, r6
 80145d8:	4639      	mov	r1, r7
 80145da:	f7ec f82d 	bl	8000638 <__aeabi_dmul>
 80145de:	4b7c      	ldr	r3, [pc, #496]	@ (80147d0 <__ieee754_rem_pio2+0x330>)
 80145e0:	2200      	movs	r2, #0
 80145e2:	f7eb fe73 	bl	80002cc <__adddf3>
 80145e6:	f7ec fad7 	bl	8000b98 <__aeabi_d2iz>
 80145ea:	4605      	mov	r5, r0
 80145ec:	f7eb ffba 	bl	8000564 <__aeabi_i2d>
 80145f0:	4602      	mov	r2, r0
 80145f2:	460b      	mov	r3, r1
 80145f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80145f8:	a363      	add	r3, pc, #396	@ (adr r3, 8014788 <__ieee754_rem_pio2+0x2e8>)
 80145fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145fe:	f7ec f81b 	bl	8000638 <__aeabi_dmul>
 8014602:	4602      	mov	r2, r0
 8014604:	460b      	mov	r3, r1
 8014606:	4630      	mov	r0, r6
 8014608:	4639      	mov	r1, r7
 801460a:	f7eb fe5d 	bl	80002c8 <__aeabi_dsub>
 801460e:	a360      	add	r3, pc, #384	@ (adr r3, 8014790 <__ieee754_rem_pio2+0x2f0>)
 8014610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014614:	4682      	mov	sl, r0
 8014616:	468b      	mov	fp, r1
 8014618:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801461c:	f7ec f80c 	bl	8000638 <__aeabi_dmul>
 8014620:	2d1f      	cmp	r5, #31
 8014622:	4606      	mov	r6, r0
 8014624:	460f      	mov	r7, r1
 8014626:	dc0c      	bgt.n	8014642 <__ieee754_rem_pio2+0x1a2>
 8014628:	4b6a      	ldr	r3, [pc, #424]	@ (80147d4 <__ieee754_rem_pio2+0x334>)
 801462a:	1e6a      	subs	r2, r5, #1
 801462c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014630:	4543      	cmp	r3, r8
 8014632:	d006      	beq.n	8014642 <__ieee754_rem_pio2+0x1a2>
 8014634:	4632      	mov	r2, r6
 8014636:	463b      	mov	r3, r7
 8014638:	4650      	mov	r0, sl
 801463a:	4659      	mov	r1, fp
 801463c:	f7eb fe44 	bl	80002c8 <__aeabi_dsub>
 8014640:	e00e      	b.n	8014660 <__ieee754_rem_pio2+0x1c0>
 8014642:	463b      	mov	r3, r7
 8014644:	4632      	mov	r2, r6
 8014646:	4650      	mov	r0, sl
 8014648:	4659      	mov	r1, fp
 801464a:	f7eb fe3d 	bl	80002c8 <__aeabi_dsub>
 801464e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8014652:	9305      	str	r3, [sp, #20]
 8014654:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014658:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801465c:	2b10      	cmp	r3, #16
 801465e:	dc02      	bgt.n	8014666 <__ieee754_rem_pio2+0x1c6>
 8014660:	e9c4 0100 	strd	r0, r1, [r4]
 8014664:	e039      	b.n	80146da <__ieee754_rem_pio2+0x23a>
 8014666:	a34c      	add	r3, pc, #304	@ (adr r3, 8014798 <__ieee754_rem_pio2+0x2f8>)
 8014668:	e9d3 2300 	ldrd	r2, r3, [r3]
 801466c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014670:	f7eb ffe2 	bl	8000638 <__aeabi_dmul>
 8014674:	4606      	mov	r6, r0
 8014676:	460f      	mov	r7, r1
 8014678:	4602      	mov	r2, r0
 801467a:	460b      	mov	r3, r1
 801467c:	4650      	mov	r0, sl
 801467e:	4659      	mov	r1, fp
 8014680:	f7eb fe22 	bl	80002c8 <__aeabi_dsub>
 8014684:	4602      	mov	r2, r0
 8014686:	460b      	mov	r3, r1
 8014688:	4680      	mov	r8, r0
 801468a:	4689      	mov	r9, r1
 801468c:	4650      	mov	r0, sl
 801468e:	4659      	mov	r1, fp
 8014690:	f7eb fe1a 	bl	80002c8 <__aeabi_dsub>
 8014694:	4632      	mov	r2, r6
 8014696:	463b      	mov	r3, r7
 8014698:	f7eb fe16 	bl	80002c8 <__aeabi_dsub>
 801469c:	a340      	add	r3, pc, #256	@ (adr r3, 80147a0 <__ieee754_rem_pio2+0x300>)
 801469e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146a2:	4606      	mov	r6, r0
 80146a4:	460f      	mov	r7, r1
 80146a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80146aa:	f7eb ffc5 	bl	8000638 <__aeabi_dmul>
 80146ae:	4632      	mov	r2, r6
 80146b0:	463b      	mov	r3, r7
 80146b2:	f7eb fe09 	bl	80002c8 <__aeabi_dsub>
 80146b6:	4602      	mov	r2, r0
 80146b8:	460b      	mov	r3, r1
 80146ba:	4606      	mov	r6, r0
 80146bc:	460f      	mov	r7, r1
 80146be:	4640      	mov	r0, r8
 80146c0:	4649      	mov	r1, r9
 80146c2:	f7eb fe01 	bl	80002c8 <__aeabi_dsub>
 80146c6:	9a05      	ldr	r2, [sp, #20]
 80146c8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80146cc:	1ad3      	subs	r3, r2, r3
 80146ce:	2b31      	cmp	r3, #49	@ 0x31
 80146d0:	dc20      	bgt.n	8014714 <__ieee754_rem_pio2+0x274>
 80146d2:	e9c4 0100 	strd	r0, r1, [r4]
 80146d6:	46c2      	mov	sl, r8
 80146d8:	46cb      	mov	fp, r9
 80146da:	e9d4 8900 	ldrd	r8, r9, [r4]
 80146de:	4650      	mov	r0, sl
 80146e0:	4642      	mov	r2, r8
 80146e2:	464b      	mov	r3, r9
 80146e4:	4659      	mov	r1, fp
 80146e6:	f7eb fdef 	bl	80002c8 <__aeabi_dsub>
 80146ea:	463b      	mov	r3, r7
 80146ec:	4632      	mov	r2, r6
 80146ee:	f7eb fdeb 	bl	80002c8 <__aeabi_dsub>
 80146f2:	9b04      	ldr	r3, [sp, #16]
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80146fa:	f6bf af0e 	bge.w	801451a <__ieee754_rem_pio2+0x7a>
 80146fe:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8014702:	6063      	str	r3, [r4, #4]
 8014704:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014708:	f8c4 8000 	str.w	r8, [r4]
 801470c:	60a0      	str	r0, [r4, #8]
 801470e:	60e3      	str	r3, [r4, #12]
 8014710:	426d      	negs	r5, r5
 8014712:	e702      	b.n	801451a <__ieee754_rem_pio2+0x7a>
 8014714:	a326      	add	r3, pc, #152	@ (adr r3, 80147b0 <__ieee754_rem_pio2+0x310>)
 8014716:	e9d3 2300 	ldrd	r2, r3, [r3]
 801471a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801471e:	f7eb ff8b 	bl	8000638 <__aeabi_dmul>
 8014722:	4606      	mov	r6, r0
 8014724:	460f      	mov	r7, r1
 8014726:	4602      	mov	r2, r0
 8014728:	460b      	mov	r3, r1
 801472a:	4640      	mov	r0, r8
 801472c:	4649      	mov	r1, r9
 801472e:	f7eb fdcb 	bl	80002c8 <__aeabi_dsub>
 8014732:	4602      	mov	r2, r0
 8014734:	460b      	mov	r3, r1
 8014736:	4682      	mov	sl, r0
 8014738:	468b      	mov	fp, r1
 801473a:	4640      	mov	r0, r8
 801473c:	4649      	mov	r1, r9
 801473e:	f7eb fdc3 	bl	80002c8 <__aeabi_dsub>
 8014742:	4632      	mov	r2, r6
 8014744:	463b      	mov	r3, r7
 8014746:	f7eb fdbf 	bl	80002c8 <__aeabi_dsub>
 801474a:	a31b      	add	r3, pc, #108	@ (adr r3, 80147b8 <__ieee754_rem_pio2+0x318>)
 801474c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014750:	4606      	mov	r6, r0
 8014752:	460f      	mov	r7, r1
 8014754:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014758:	f7eb ff6e 	bl	8000638 <__aeabi_dmul>
 801475c:	4632      	mov	r2, r6
 801475e:	463b      	mov	r3, r7
 8014760:	f7eb fdb2 	bl	80002c8 <__aeabi_dsub>
 8014764:	4606      	mov	r6, r0
 8014766:	460f      	mov	r7, r1
 8014768:	e764      	b.n	8014634 <__ieee754_rem_pio2+0x194>
 801476a:	4b1b      	ldr	r3, [pc, #108]	@ (80147d8 <__ieee754_rem_pio2+0x338>)
 801476c:	4598      	cmp	r8, r3
 801476e:	d935      	bls.n	80147dc <__ieee754_rem_pio2+0x33c>
 8014770:	4632      	mov	r2, r6
 8014772:	463b      	mov	r3, r7
 8014774:	4630      	mov	r0, r6
 8014776:	4639      	mov	r1, r7
 8014778:	f7eb fda6 	bl	80002c8 <__aeabi_dsub>
 801477c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8014780:	e9c4 0100 	strd	r0, r1, [r4]
 8014784:	e69e      	b.n	80144c4 <__ieee754_rem_pio2+0x24>
 8014786:	bf00      	nop
 8014788:	54400000 	.word	0x54400000
 801478c:	3ff921fb 	.word	0x3ff921fb
 8014790:	1a626331 	.word	0x1a626331
 8014794:	3dd0b461 	.word	0x3dd0b461
 8014798:	1a600000 	.word	0x1a600000
 801479c:	3dd0b461 	.word	0x3dd0b461
 80147a0:	2e037073 	.word	0x2e037073
 80147a4:	3ba3198a 	.word	0x3ba3198a
 80147a8:	6dc9c883 	.word	0x6dc9c883
 80147ac:	3fe45f30 	.word	0x3fe45f30
 80147b0:	2e000000 	.word	0x2e000000
 80147b4:	3ba3198a 	.word	0x3ba3198a
 80147b8:	252049c1 	.word	0x252049c1
 80147bc:	397b839a 	.word	0x397b839a
 80147c0:	3fe921fb 	.word	0x3fe921fb
 80147c4:	4002d97b 	.word	0x4002d97b
 80147c8:	3ff921fb 	.word	0x3ff921fb
 80147cc:	413921fb 	.word	0x413921fb
 80147d0:	3fe00000 	.word	0x3fe00000
 80147d4:	08015a68 	.word	0x08015a68
 80147d8:	7fefffff 	.word	0x7fefffff
 80147dc:	ea4f 5528 	mov.w	r5, r8, asr #20
 80147e0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80147e4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80147e8:	4630      	mov	r0, r6
 80147ea:	460f      	mov	r7, r1
 80147ec:	f7ec f9d4 	bl	8000b98 <__aeabi_d2iz>
 80147f0:	f7eb feb8 	bl	8000564 <__aeabi_i2d>
 80147f4:	4602      	mov	r2, r0
 80147f6:	460b      	mov	r3, r1
 80147f8:	4630      	mov	r0, r6
 80147fa:	4639      	mov	r1, r7
 80147fc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014800:	f7eb fd62 	bl	80002c8 <__aeabi_dsub>
 8014804:	4b22      	ldr	r3, [pc, #136]	@ (8014890 <__ieee754_rem_pio2+0x3f0>)
 8014806:	2200      	movs	r2, #0
 8014808:	f7eb ff16 	bl	8000638 <__aeabi_dmul>
 801480c:	460f      	mov	r7, r1
 801480e:	4606      	mov	r6, r0
 8014810:	f7ec f9c2 	bl	8000b98 <__aeabi_d2iz>
 8014814:	f7eb fea6 	bl	8000564 <__aeabi_i2d>
 8014818:	4602      	mov	r2, r0
 801481a:	460b      	mov	r3, r1
 801481c:	4630      	mov	r0, r6
 801481e:	4639      	mov	r1, r7
 8014820:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8014824:	f7eb fd50 	bl	80002c8 <__aeabi_dsub>
 8014828:	4b19      	ldr	r3, [pc, #100]	@ (8014890 <__ieee754_rem_pio2+0x3f0>)
 801482a:	2200      	movs	r2, #0
 801482c:	f7eb ff04 	bl	8000638 <__aeabi_dmul>
 8014830:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8014834:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8014838:	f04f 0803 	mov.w	r8, #3
 801483c:	2600      	movs	r6, #0
 801483e:	2700      	movs	r7, #0
 8014840:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8014844:	4632      	mov	r2, r6
 8014846:	463b      	mov	r3, r7
 8014848:	46c2      	mov	sl, r8
 801484a:	f108 38ff 	add.w	r8, r8, #4294967295
 801484e:	f7ec f95b 	bl	8000b08 <__aeabi_dcmpeq>
 8014852:	2800      	cmp	r0, #0
 8014854:	d1f4      	bne.n	8014840 <__ieee754_rem_pio2+0x3a0>
 8014856:	4b0f      	ldr	r3, [pc, #60]	@ (8014894 <__ieee754_rem_pio2+0x3f4>)
 8014858:	9301      	str	r3, [sp, #4]
 801485a:	2302      	movs	r3, #2
 801485c:	9300      	str	r3, [sp, #0]
 801485e:	462a      	mov	r2, r5
 8014860:	4653      	mov	r3, sl
 8014862:	4621      	mov	r1, r4
 8014864:	a806      	add	r0, sp, #24
 8014866:	f000 f81f 	bl	80148a8 <__kernel_rem_pio2>
 801486a:	9b04      	ldr	r3, [sp, #16]
 801486c:	2b00      	cmp	r3, #0
 801486e:	4605      	mov	r5, r0
 8014870:	f6bf ae53 	bge.w	801451a <__ieee754_rem_pio2+0x7a>
 8014874:	e9d4 2100 	ldrd	r2, r1, [r4]
 8014878:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801487c:	e9c4 2300 	strd	r2, r3, [r4]
 8014880:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8014884:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014888:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801488c:	e740      	b.n	8014710 <__ieee754_rem_pio2+0x270>
 801488e:	bf00      	nop
 8014890:	41700000 	.word	0x41700000
 8014894:	08015ae8 	.word	0x08015ae8

08014898 <fabs>:
 8014898:	ec51 0b10 	vmov	r0, r1, d0
 801489c:	4602      	mov	r2, r0
 801489e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80148a2:	ec43 2b10 	vmov	d0, r2, r3
 80148a6:	4770      	bx	lr

080148a8 <__kernel_rem_pio2>:
 80148a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148ac:	ed2d 8b02 	vpush	{d8}
 80148b0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80148b4:	f112 0f14 	cmn.w	r2, #20
 80148b8:	9306      	str	r3, [sp, #24]
 80148ba:	9104      	str	r1, [sp, #16]
 80148bc:	4bbe      	ldr	r3, [pc, #760]	@ (8014bb8 <__kernel_rem_pio2+0x310>)
 80148be:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80148c0:	9008      	str	r0, [sp, #32]
 80148c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80148c6:	9300      	str	r3, [sp, #0]
 80148c8:	9b06      	ldr	r3, [sp, #24]
 80148ca:	f103 33ff 	add.w	r3, r3, #4294967295
 80148ce:	bfa8      	it	ge
 80148d0:	1ed4      	subge	r4, r2, #3
 80148d2:	9305      	str	r3, [sp, #20]
 80148d4:	bfb2      	itee	lt
 80148d6:	2400      	movlt	r4, #0
 80148d8:	2318      	movge	r3, #24
 80148da:	fb94 f4f3 	sdivge	r4, r4, r3
 80148de:	f06f 0317 	mvn.w	r3, #23
 80148e2:	fb04 3303 	mla	r3, r4, r3, r3
 80148e6:	eb03 0b02 	add.w	fp, r3, r2
 80148ea:	9b00      	ldr	r3, [sp, #0]
 80148ec:	9a05      	ldr	r2, [sp, #20]
 80148ee:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8014ba8 <__kernel_rem_pio2+0x300>
 80148f2:	eb03 0802 	add.w	r8, r3, r2
 80148f6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80148f8:	1aa7      	subs	r7, r4, r2
 80148fa:	ae20      	add	r6, sp, #128	@ 0x80
 80148fc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8014900:	2500      	movs	r5, #0
 8014902:	4545      	cmp	r5, r8
 8014904:	dd13      	ble.n	801492e <__kernel_rem_pio2+0x86>
 8014906:	9b06      	ldr	r3, [sp, #24]
 8014908:	aa20      	add	r2, sp, #128	@ 0x80
 801490a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801490e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8014912:	f04f 0800 	mov.w	r8, #0
 8014916:	9b00      	ldr	r3, [sp, #0]
 8014918:	4598      	cmp	r8, r3
 801491a:	dc31      	bgt.n	8014980 <__kernel_rem_pio2+0xd8>
 801491c:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8014ba8 <__kernel_rem_pio2+0x300>
 8014920:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8014924:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014928:	462f      	mov	r7, r5
 801492a:	2600      	movs	r6, #0
 801492c:	e01b      	b.n	8014966 <__kernel_rem_pio2+0xbe>
 801492e:	42ef      	cmn	r7, r5
 8014930:	d407      	bmi.n	8014942 <__kernel_rem_pio2+0x9a>
 8014932:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8014936:	f7eb fe15 	bl	8000564 <__aeabi_i2d>
 801493a:	e8e6 0102 	strd	r0, r1, [r6], #8
 801493e:	3501      	adds	r5, #1
 8014940:	e7df      	b.n	8014902 <__kernel_rem_pio2+0x5a>
 8014942:	ec51 0b18 	vmov	r0, r1, d8
 8014946:	e7f8      	b.n	801493a <__kernel_rem_pio2+0x92>
 8014948:	e9d7 2300 	ldrd	r2, r3, [r7]
 801494c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8014950:	f7eb fe72 	bl	8000638 <__aeabi_dmul>
 8014954:	4602      	mov	r2, r0
 8014956:	460b      	mov	r3, r1
 8014958:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801495c:	f7eb fcb6 	bl	80002cc <__adddf3>
 8014960:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014964:	3601      	adds	r6, #1
 8014966:	9b05      	ldr	r3, [sp, #20]
 8014968:	429e      	cmp	r6, r3
 801496a:	f1a7 0708 	sub.w	r7, r7, #8
 801496e:	ddeb      	ble.n	8014948 <__kernel_rem_pio2+0xa0>
 8014970:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014974:	f108 0801 	add.w	r8, r8, #1
 8014978:	ecaa 7b02 	vstmia	sl!, {d7}
 801497c:	3508      	adds	r5, #8
 801497e:	e7ca      	b.n	8014916 <__kernel_rem_pio2+0x6e>
 8014980:	9b00      	ldr	r3, [sp, #0]
 8014982:	f8dd 8000 	ldr.w	r8, [sp]
 8014986:	aa0c      	add	r2, sp, #48	@ 0x30
 8014988:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801498c:	930a      	str	r3, [sp, #40]	@ 0x28
 801498e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8014990:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8014994:	9309      	str	r3, [sp, #36]	@ 0x24
 8014996:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801499a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801499c:	ab98      	add	r3, sp, #608	@ 0x260
 801499e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80149a2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 80149a6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80149aa:	ac0c      	add	r4, sp, #48	@ 0x30
 80149ac:	ab70      	add	r3, sp, #448	@ 0x1c0
 80149ae:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 80149b2:	46a1      	mov	r9, r4
 80149b4:	46c2      	mov	sl, r8
 80149b6:	f1ba 0f00 	cmp.w	sl, #0
 80149ba:	f1a5 0508 	sub.w	r5, r5, #8
 80149be:	dc77      	bgt.n	8014ab0 <__kernel_rem_pio2+0x208>
 80149c0:	4658      	mov	r0, fp
 80149c2:	ed9d 0b02 	vldr	d0, [sp, #8]
 80149c6:	f000 fac7 	bl	8014f58 <scalbn>
 80149ca:	ec57 6b10 	vmov	r6, r7, d0
 80149ce:	2200      	movs	r2, #0
 80149d0:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80149d4:	4630      	mov	r0, r6
 80149d6:	4639      	mov	r1, r7
 80149d8:	f7eb fe2e 	bl	8000638 <__aeabi_dmul>
 80149dc:	ec41 0b10 	vmov	d0, r0, r1
 80149e0:	f000 fb3a 	bl	8015058 <floor>
 80149e4:	4b75      	ldr	r3, [pc, #468]	@ (8014bbc <__kernel_rem_pio2+0x314>)
 80149e6:	ec51 0b10 	vmov	r0, r1, d0
 80149ea:	2200      	movs	r2, #0
 80149ec:	f7eb fe24 	bl	8000638 <__aeabi_dmul>
 80149f0:	4602      	mov	r2, r0
 80149f2:	460b      	mov	r3, r1
 80149f4:	4630      	mov	r0, r6
 80149f6:	4639      	mov	r1, r7
 80149f8:	f7eb fc66 	bl	80002c8 <__aeabi_dsub>
 80149fc:	460f      	mov	r7, r1
 80149fe:	4606      	mov	r6, r0
 8014a00:	f7ec f8ca 	bl	8000b98 <__aeabi_d2iz>
 8014a04:	9002      	str	r0, [sp, #8]
 8014a06:	f7eb fdad 	bl	8000564 <__aeabi_i2d>
 8014a0a:	4602      	mov	r2, r0
 8014a0c:	460b      	mov	r3, r1
 8014a0e:	4630      	mov	r0, r6
 8014a10:	4639      	mov	r1, r7
 8014a12:	f7eb fc59 	bl	80002c8 <__aeabi_dsub>
 8014a16:	f1bb 0f00 	cmp.w	fp, #0
 8014a1a:	4606      	mov	r6, r0
 8014a1c:	460f      	mov	r7, r1
 8014a1e:	dd6c      	ble.n	8014afa <__kernel_rem_pio2+0x252>
 8014a20:	f108 31ff 	add.w	r1, r8, #4294967295
 8014a24:	ab0c      	add	r3, sp, #48	@ 0x30
 8014a26:	9d02      	ldr	r5, [sp, #8]
 8014a28:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014a2c:	f1cb 0018 	rsb	r0, fp, #24
 8014a30:	fa43 f200 	asr.w	r2, r3, r0
 8014a34:	4415      	add	r5, r2
 8014a36:	4082      	lsls	r2, r0
 8014a38:	1a9b      	subs	r3, r3, r2
 8014a3a:	aa0c      	add	r2, sp, #48	@ 0x30
 8014a3c:	9502      	str	r5, [sp, #8]
 8014a3e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8014a42:	f1cb 0217 	rsb	r2, fp, #23
 8014a46:	fa43 f902 	asr.w	r9, r3, r2
 8014a4a:	f1b9 0f00 	cmp.w	r9, #0
 8014a4e:	dd64      	ble.n	8014b1a <__kernel_rem_pio2+0x272>
 8014a50:	9b02      	ldr	r3, [sp, #8]
 8014a52:	2200      	movs	r2, #0
 8014a54:	3301      	adds	r3, #1
 8014a56:	9302      	str	r3, [sp, #8]
 8014a58:	4615      	mov	r5, r2
 8014a5a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8014a5e:	4590      	cmp	r8, r2
 8014a60:	f300 80b8 	bgt.w	8014bd4 <__kernel_rem_pio2+0x32c>
 8014a64:	f1bb 0f00 	cmp.w	fp, #0
 8014a68:	dd07      	ble.n	8014a7a <__kernel_rem_pio2+0x1d2>
 8014a6a:	f1bb 0f01 	cmp.w	fp, #1
 8014a6e:	f000 80bf 	beq.w	8014bf0 <__kernel_rem_pio2+0x348>
 8014a72:	f1bb 0f02 	cmp.w	fp, #2
 8014a76:	f000 80c6 	beq.w	8014c06 <__kernel_rem_pio2+0x35e>
 8014a7a:	f1b9 0f02 	cmp.w	r9, #2
 8014a7e:	d14c      	bne.n	8014b1a <__kernel_rem_pio2+0x272>
 8014a80:	4632      	mov	r2, r6
 8014a82:	463b      	mov	r3, r7
 8014a84:	494e      	ldr	r1, [pc, #312]	@ (8014bc0 <__kernel_rem_pio2+0x318>)
 8014a86:	2000      	movs	r0, #0
 8014a88:	f7eb fc1e 	bl	80002c8 <__aeabi_dsub>
 8014a8c:	4606      	mov	r6, r0
 8014a8e:	460f      	mov	r7, r1
 8014a90:	2d00      	cmp	r5, #0
 8014a92:	d042      	beq.n	8014b1a <__kernel_rem_pio2+0x272>
 8014a94:	4658      	mov	r0, fp
 8014a96:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8014bb0 <__kernel_rem_pio2+0x308>
 8014a9a:	f000 fa5d 	bl	8014f58 <scalbn>
 8014a9e:	4630      	mov	r0, r6
 8014aa0:	4639      	mov	r1, r7
 8014aa2:	ec53 2b10 	vmov	r2, r3, d0
 8014aa6:	f7eb fc0f 	bl	80002c8 <__aeabi_dsub>
 8014aaa:	4606      	mov	r6, r0
 8014aac:	460f      	mov	r7, r1
 8014aae:	e034      	b.n	8014b1a <__kernel_rem_pio2+0x272>
 8014ab0:	4b44      	ldr	r3, [pc, #272]	@ (8014bc4 <__kernel_rem_pio2+0x31c>)
 8014ab2:	2200      	movs	r2, #0
 8014ab4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014ab8:	f7eb fdbe 	bl	8000638 <__aeabi_dmul>
 8014abc:	f7ec f86c 	bl	8000b98 <__aeabi_d2iz>
 8014ac0:	f7eb fd50 	bl	8000564 <__aeabi_i2d>
 8014ac4:	4b40      	ldr	r3, [pc, #256]	@ (8014bc8 <__kernel_rem_pio2+0x320>)
 8014ac6:	2200      	movs	r2, #0
 8014ac8:	4606      	mov	r6, r0
 8014aca:	460f      	mov	r7, r1
 8014acc:	f7eb fdb4 	bl	8000638 <__aeabi_dmul>
 8014ad0:	4602      	mov	r2, r0
 8014ad2:	460b      	mov	r3, r1
 8014ad4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014ad8:	f7eb fbf6 	bl	80002c8 <__aeabi_dsub>
 8014adc:	f7ec f85c 	bl	8000b98 <__aeabi_d2iz>
 8014ae0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014ae4:	f849 0b04 	str.w	r0, [r9], #4
 8014ae8:	4639      	mov	r1, r7
 8014aea:	4630      	mov	r0, r6
 8014aec:	f7eb fbee 	bl	80002cc <__adddf3>
 8014af0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014af4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014af8:	e75d      	b.n	80149b6 <__kernel_rem_pio2+0x10e>
 8014afa:	d107      	bne.n	8014b0c <__kernel_rem_pio2+0x264>
 8014afc:	f108 33ff 	add.w	r3, r8, #4294967295
 8014b00:	aa0c      	add	r2, sp, #48	@ 0x30
 8014b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014b06:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8014b0a:	e79e      	b.n	8014a4a <__kernel_rem_pio2+0x1a2>
 8014b0c:	4b2f      	ldr	r3, [pc, #188]	@ (8014bcc <__kernel_rem_pio2+0x324>)
 8014b0e:	2200      	movs	r2, #0
 8014b10:	f7ec f818 	bl	8000b44 <__aeabi_dcmpge>
 8014b14:	2800      	cmp	r0, #0
 8014b16:	d143      	bne.n	8014ba0 <__kernel_rem_pio2+0x2f8>
 8014b18:	4681      	mov	r9, r0
 8014b1a:	2200      	movs	r2, #0
 8014b1c:	2300      	movs	r3, #0
 8014b1e:	4630      	mov	r0, r6
 8014b20:	4639      	mov	r1, r7
 8014b22:	f7eb fff1 	bl	8000b08 <__aeabi_dcmpeq>
 8014b26:	2800      	cmp	r0, #0
 8014b28:	f000 80bf 	beq.w	8014caa <__kernel_rem_pio2+0x402>
 8014b2c:	f108 33ff 	add.w	r3, r8, #4294967295
 8014b30:	2200      	movs	r2, #0
 8014b32:	9900      	ldr	r1, [sp, #0]
 8014b34:	428b      	cmp	r3, r1
 8014b36:	da6e      	bge.n	8014c16 <__kernel_rem_pio2+0x36e>
 8014b38:	2a00      	cmp	r2, #0
 8014b3a:	f000 8089 	beq.w	8014c50 <__kernel_rem_pio2+0x3a8>
 8014b3e:	f108 38ff 	add.w	r8, r8, #4294967295
 8014b42:	ab0c      	add	r3, sp, #48	@ 0x30
 8014b44:	f1ab 0b18 	sub.w	fp, fp, #24
 8014b48:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8014b4c:	2b00      	cmp	r3, #0
 8014b4e:	d0f6      	beq.n	8014b3e <__kernel_rem_pio2+0x296>
 8014b50:	4658      	mov	r0, fp
 8014b52:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8014bb0 <__kernel_rem_pio2+0x308>
 8014b56:	f000 f9ff 	bl	8014f58 <scalbn>
 8014b5a:	f108 0301 	add.w	r3, r8, #1
 8014b5e:	00da      	lsls	r2, r3, #3
 8014b60:	9205      	str	r2, [sp, #20]
 8014b62:	ec55 4b10 	vmov	r4, r5, d0
 8014b66:	aa70      	add	r2, sp, #448	@ 0x1c0
 8014b68:	f8df b058 	ldr.w	fp, [pc, #88]	@ 8014bc4 <__kernel_rem_pio2+0x31c>
 8014b6c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8014b70:	4646      	mov	r6, r8
 8014b72:	f04f 0a00 	mov.w	sl, #0
 8014b76:	2e00      	cmp	r6, #0
 8014b78:	f280 80cf 	bge.w	8014d1a <__kernel_rem_pio2+0x472>
 8014b7c:	4644      	mov	r4, r8
 8014b7e:	2c00      	cmp	r4, #0
 8014b80:	f2c0 80fd 	blt.w	8014d7e <__kernel_rem_pio2+0x4d6>
 8014b84:	4b12      	ldr	r3, [pc, #72]	@ (8014bd0 <__kernel_rem_pio2+0x328>)
 8014b86:	461f      	mov	r7, r3
 8014b88:	ab70      	add	r3, sp, #448	@ 0x1c0
 8014b8a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014b8e:	9306      	str	r3, [sp, #24]
 8014b90:	f04f 0a00 	mov.w	sl, #0
 8014b94:	f04f 0b00 	mov.w	fp, #0
 8014b98:	2600      	movs	r6, #0
 8014b9a:	eba8 0504 	sub.w	r5, r8, r4
 8014b9e:	e0e2      	b.n	8014d66 <__kernel_rem_pio2+0x4be>
 8014ba0:	f04f 0902 	mov.w	r9, #2
 8014ba4:	e754      	b.n	8014a50 <__kernel_rem_pio2+0x1a8>
 8014ba6:	bf00      	nop
	...
 8014bb4:	3ff00000 	.word	0x3ff00000
 8014bb8:	08015c30 	.word	0x08015c30
 8014bbc:	40200000 	.word	0x40200000
 8014bc0:	3ff00000 	.word	0x3ff00000
 8014bc4:	3e700000 	.word	0x3e700000
 8014bc8:	41700000 	.word	0x41700000
 8014bcc:	3fe00000 	.word	0x3fe00000
 8014bd0:	08015bf0 	.word	0x08015bf0
 8014bd4:	f854 3b04 	ldr.w	r3, [r4], #4
 8014bd8:	b945      	cbnz	r5, 8014bec <__kernel_rem_pio2+0x344>
 8014bda:	b123      	cbz	r3, 8014be6 <__kernel_rem_pio2+0x33e>
 8014bdc:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8014be0:	f844 3c04 	str.w	r3, [r4, #-4]
 8014be4:	2301      	movs	r3, #1
 8014be6:	3201      	adds	r2, #1
 8014be8:	461d      	mov	r5, r3
 8014bea:	e738      	b.n	8014a5e <__kernel_rem_pio2+0x1b6>
 8014bec:	1acb      	subs	r3, r1, r3
 8014bee:	e7f7      	b.n	8014be0 <__kernel_rem_pio2+0x338>
 8014bf0:	f108 32ff 	add.w	r2, r8, #4294967295
 8014bf4:	ab0c      	add	r3, sp, #48	@ 0x30
 8014bf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014bfa:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8014bfe:	a90c      	add	r1, sp, #48	@ 0x30
 8014c00:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8014c04:	e739      	b.n	8014a7a <__kernel_rem_pio2+0x1d2>
 8014c06:	f108 32ff 	add.w	r2, r8, #4294967295
 8014c0a:	ab0c      	add	r3, sp, #48	@ 0x30
 8014c0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014c10:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8014c14:	e7f3      	b.n	8014bfe <__kernel_rem_pio2+0x356>
 8014c16:	a90c      	add	r1, sp, #48	@ 0x30
 8014c18:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8014c1c:	3b01      	subs	r3, #1
 8014c1e:	430a      	orrs	r2, r1
 8014c20:	e787      	b.n	8014b32 <__kernel_rem_pio2+0x28a>
 8014c22:	3401      	adds	r4, #1
 8014c24:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8014c28:	2a00      	cmp	r2, #0
 8014c2a:	d0fa      	beq.n	8014c22 <__kernel_rem_pio2+0x37a>
 8014c2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014c2e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8014c32:	eb0d 0503 	add.w	r5, sp, r3
 8014c36:	9b06      	ldr	r3, [sp, #24]
 8014c38:	aa20      	add	r2, sp, #128	@ 0x80
 8014c3a:	4443      	add	r3, r8
 8014c3c:	f108 0701 	add.w	r7, r8, #1
 8014c40:	3d98      	subs	r5, #152	@ 0x98
 8014c42:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8014c46:	4444      	add	r4, r8
 8014c48:	42bc      	cmp	r4, r7
 8014c4a:	da04      	bge.n	8014c56 <__kernel_rem_pio2+0x3ae>
 8014c4c:	46a0      	mov	r8, r4
 8014c4e:	e6a2      	b.n	8014996 <__kernel_rem_pio2+0xee>
 8014c50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014c52:	2401      	movs	r4, #1
 8014c54:	e7e6      	b.n	8014c24 <__kernel_rem_pio2+0x37c>
 8014c56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c58:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8014c5c:	f7eb fc82 	bl	8000564 <__aeabi_i2d>
 8014c60:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8014f28 <__kernel_rem_pio2+0x680>
 8014c64:	e8e6 0102 	strd	r0, r1, [r6], #8
 8014c68:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014c6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8014c70:	46b2      	mov	sl, r6
 8014c72:	f04f 0800 	mov.w	r8, #0
 8014c76:	9b05      	ldr	r3, [sp, #20]
 8014c78:	4598      	cmp	r8, r3
 8014c7a:	dd05      	ble.n	8014c88 <__kernel_rem_pio2+0x3e0>
 8014c7c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014c80:	3701      	adds	r7, #1
 8014c82:	eca5 7b02 	vstmia	r5!, {d7}
 8014c86:	e7df      	b.n	8014c48 <__kernel_rem_pio2+0x3a0>
 8014c88:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8014c8c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8014c90:	f7eb fcd2 	bl	8000638 <__aeabi_dmul>
 8014c94:	4602      	mov	r2, r0
 8014c96:	460b      	mov	r3, r1
 8014c98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014c9c:	f7eb fb16 	bl	80002cc <__adddf3>
 8014ca0:	f108 0801 	add.w	r8, r8, #1
 8014ca4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014ca8:	e7e5      	b.n	8014c76 <__kernel_rem_pio2+0x3ce>
 8014caa:	f1cb 0000 	rsb	r0, fp, #0
 8014cae:	ec47 6b10 	vmov	d0, r6, r7
 8014cb2:	f000 f951 	bl	8014f58 <scalbn>
 8014cb6:	ec55 4b10 	vmov	r4, r5, d0
 8014cba:	4b9d      	ldr	r3, [pc, #628]	@ (8014f30 <__kernel_rem_pio2+0x688>)
 8014cbc:	2200      	movs	r2, #0
 8014cbe:	4620      	mov	r0, r4
 8014cc0:	4629      	mov	r1, r5
 8014cc2:	f7eb ff3f 	bl	8000b44 <__aeabi_dcmpge>
 8014cc6:	b300      	cbz	r0, 8014d0a <__kernel_rem_pio2+0x462>
 8014cc8:	4b9a      	ldr	r3, [pc, #616]	@ (8014f34 <__kernel_rem_pio2+0x68c>)
 8014cca:	2200      	movs	r2, #0
 8014ccc:	4620      	mov	r0, r4
 8014cce:	4629      	mov	r1, r5
 8014cd0:	f7eb fcb2 	bl	8000638 <__aeabi_dmul>
 8014cd4:	f7eb ff60 	bl	8000b98 <__aeabi_d2iz>
 8014cd8:	4606      	mov	r6, r0
 8014cda:	f7eb fc43 	bl	8000564 <__aeabi_i2d>
 8014cde:	4b94      	ldr	r3, [pc, #592]	@ (8014f30 <__kernel_rem_pio2+0x688>)
 8014ce0:	2200      	movs	r2, #0
 8014ce2:	f7eb fca9 	bl	8000638 <__aeabi_dmul>
 8014ce6:	460b      	mov	r3, r1
 8014ce8:	4602      	mov	r2, r0
 8014cea:	4629      	mov	r1, r5
 8014cec:	4620      	mov	r0, r4
 8014cee:	f7eb faeb 	bl	80002c8 <__aeabi_dsub>
 8014cf2:	f7eb ff51 	bl	8000b98 <__aeabi_d2iz>
 8014cf6:	ab0c      	add	r3, sp, #48	@ 0x30
 8014cf8:	f10b 0b18 	add.w	fp, fp, #24
 8014cfc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8014d00:	f108 0801 	add.w	r8, r8, #1
 8014d04:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8014d08:	e722      	b.n	8014b50 <__kernel_rem_pio2+0x2a8>
 8014d0a:	4620      	mov	r0, r4
 8014d0c:	4629      	mov	r1, r5
 8014d0e:	f7eb ff43 	bl	8000b98 <__aeabi_d2iz>
 8014d12:	ab0c      	add	r3, sp, #48	@ 0x30
 8014d14:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8014d18:	e71a      	b.n	8014b50 <__kernel_rem_pio2+0x2a8>
 8014d1a:	ab0c      	add	r3, sp, #48	@ 0x30
 8014d1c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8014d20:	f7eb fc20 	bl	8000564 <__aeabi_i2d>
 8014d24:	4622      	mov	r2, r4
 8014d26:	462b      	mov	r3, r5
 8014d28:	f7eb fc86 	bl	8000638 <__aeabi_dmul>
 8014d2c:	4652      	mov	r2, sl
 8014d2e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8014d32:	465b      	mov	r3, fp
 8014d34:	4620      	mov	r0, r4
 8014d36:	4629      	mov	r1, r5
 8014d38:	f7eb fc7e 	bl	8000638 <__aeabi_dmul>
 8014d3c:	3e01      	subs	r6, #1
 8014d3e:	4604      	mov	r4, r0
 8014d40:	460d      	mov	r5, r1
 8014d42:	e718      	b.n	8014b76 <__kernel_rem_pio2+0x2ce>
 8014d44:	9906      	ldr	r1, [sp, #24]
 8014d46:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8014d4a:	9106      	str	r1, [sp, #24]
 8014d4c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8014d50:	f7eb fc72 	bl	8000638 <__aeabi_dmul>
 8014d54:	4602      	mov	r2, r0
 8014d56:	460b      	mov	r3, r1
 8014d58:	4650      	mov	r0, sl
 8014d5a:	4659      	mov	r1, fp
 8014d5c:	f7eb fab6 	bl	80002cc <__adddf3>
 8014d60:	3601      	adds	r6, #1
 8014d62:	4682      	mov	sl, r0
 8014d64:	468b      	mov	fp, r1
 8014d66:	9b00      	ldr	r3, [sp, #0]
 8014d68:	429e      	cmp	r6, r3
 8014d6a:	dc01      	bgt.n	8014d70 <__kernel_rem_pio2+0x4c8>
 8014d6c:	42b5      	cmp	r5, r6
 8014d6e:	dae9      	bge.n	8014d44 <__kernel_rem_pio2+0x49c>
 8014d70:	ab48      	add	r3, sp, #288	@ 0x120
 8014d72:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8014d76:	e9c5 ab00 	strd	sl, fp, [r5]
 8014d7a:	3c01      	subs	r4, #1
 8014d7c:	e6ff      	b.n	8014b7e <__kernel_rem_pio2+0x2d6>
 8014d7e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8014d80:	2b02      	cmp	r3, #2
 8014d82:	dc0b      	bgt.n	8014d9c <__kernel_rem_pio2+0x4f4>
 8014d84:	2b00      	cmp	r3, #0
 8014d86:	dc39      	bgt.n	8014dfc <__kernel_rem_pio2+0x554>
 8014d88:	d05d      	beq.n	8014e46 <__kernel_rem_pio2+0x59e>
 8014d8a:	9b02      	ldr	r3, [sp, #8]
 8014d8c:	f003 0007 	and.w	r0, r3, #7
 8014d90:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8014d94:	ecbd 8b02 	vpop	{d8}
 8014d98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d9c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8014d9e:	2b03      	cmp	r3, #3
 8014da0:	d1f3      	bne.n	8014d8a <__kernel_rem_pio2+0x4e2>
 8014da2:	9b05      	ldr	r3, [sp, #20]
 8014da4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8014da8:	eb0d 0403 	add.w	r4, sp, r3
 8014dac:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8014db0:	4625      	mov	r5, r4
 8014db2:	46c2      	mov	sl, r8
 8014db4:	f1ba 0f00 	cmp.w	sl, #0
 8014db8:	f1a5 0508 	sub.w	r5, r5, #8
 8014dbc:	dc6b      	bgt.n	8014e96 <__kernel_rem_pio2+0x5ee>
 8014dbe:	4645      	mov	r5, r8
 8014dc0:	2d01      	cmp	r5, #1
 8014dc2:	f1a4 0408 	sub.w	r4, r4, #8
 8014dc6:	f300 8087 	bgt.w	8014ed8 <__kernel_rem_pio2+0x630>
 8014dca:	9c05      	ldr	r4, [sp, #20]
 8014dcc:	ab48      	add	r3, sp, #288	@ 0x120
 8014dce:	441c      	add	r4, r3
 8014dd0:	2000      	movs	r0, #0
 8014dd2:	2100      	movs	r1, #0
 8014dd4:	f1b8 0f01 	cmp.w	r8, #1
 8014dd8:	f300 809c 	bgt.w	8014f14 <__kernel_rem_pio2+0x66c>
 8014ddc:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8014de0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8014de4:	f1b9 0f00 	cmp.w	r9, #0
 8014de8:	f040 80a6 	bne.w	8014f38 <__kernel_rem_pio2+0x690>
 8014dec:	9b04      	ldr	r3, [sp, #16]
 8014dee:	e9c3 7800 	strd	r7, r8, [r3]
 8014df2:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8014df6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8014dfa:	e7c6      	b.n	8014d8a <__kernel_rem_pio2+0x4e2>
 8014dfc:	9d05      	ldr	r5, [sp, #20]
 8014dfe:	ab48      	add	r3, sp, #288	@ 0x120
 8014e00:	441d      	add	r5, r3
 8014e02:	4644      	mov	r4, r8
 8014e04:	2000      	movs	r0, #0
 8014e06:	2100      	movs	r1, #0
 8014e08:	2c00      	cmp	r4, #0
 8014e0a:	da35      	bge.n	8014e78 <__kernel_rem_pio2+0x5d0>
 8014e0c:	f1b9 0f00 	cmp.w	r9, #0
 8014e10:	d038      	beq.n	8014e84 <__kernel_rem_pio2+0x5dc>
 8014e12:	4602      	mov	r2, r0
 8014e14:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014e18:	9c04      	ldr	r4, [sp, #16]
 8014e1a:	e9c4 2300 	strd	r2, r3, [r4]
 8014e1e:	4602      	mov	r2, r0
 8014e20:	460b      	mov	r3, r1
 8014e22:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8014e26:	f7eb fa4f 	bl	80002c8 <__aeabi_dsub>
 8014e2a:	ad4a      	add	r5, sp, #296	@ 0x128
 8014e2c:	2401      	movs	r4, #1
 8014e2e:	45a0      	cmp	r8, r4
 8014e30:	da2b      	bge.n	8014e8a <__kernel_rem_pio2+0x5e2>
 8014e32:	f1b9 0f00 	cmp.w	r9, #0
 8014e36:	d002      	beq.n	8014e3e <__kernel_rem_pio2+0x596>
 8014e38:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014e3c:	4619      	mov	r1, r3
 8014e3e:	9b04      	ldr	r3, [sp, #16]
 8014e40:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8014e44:	e7a1      	b.n	8014d8a <__kernel_rem_pio2+0x4e2>
 8014e46:	9c05      	ldr	r4, [sp, #20]
 8014e48:	ab48      	add	r3, sp, #288	@ 0x120
 8014e4a:	441c      	add	r4, r3
 8014e4c:	2000      	movs	r0, #0
 8014e4e:	2100      	movs	r1, #0
 8014e50:	f1b8 0f00 	cmp.w	r8, #0
 8014e54:	da09      	bge.n	8014e6a <__kernel_rem_pio2+0x5c2>
 8014e56:	f1b9 0f00 	cmp.w	r9, #0
 8014e5a:	d002      	beq.n	8014e62 <__kernel_rem_pio2+0x5ba>
 8014e5c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014e60:	4619      	mov	r1, r3
 8014e62:	9b04      	ldr	r3, [sp, #16]
 8014e64:	e9c3 0100 	strd	r0, r1, [r3]
 8014e68:	e78f      	b.n	8014d8a <__kernel_rem_pio2+0x4e2>
 8014e6a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8014e6e:	f7eb fa2d 	bl	80002cc <__adddf3>
 8014e72:	f108 38ff 	add.w	r8, r8, #4294967295
 8014e76:	e7eb      	b.n	8014e50 <__kernel_rem_pio2+0x5a8>
 8014e78:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8014e7c:	f7eb fa26 	bl	80002cc <__adddf3>
 8014e80:	3c01      	subs	r4, #1
 8014e82:	e7c1      	b.n	8014e08 <__kernel_rem_pio2+0x560>
 8014e84:	4602      	mov	r2, r0
 8014e86:	460b      	mov	r3, r1
 8014e88:	e7c6      	b.n	8014e18 <__kernel_rem_pio2+0x570>
 8014e8a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8014e8e:	f7eb fa1d 	bl	80002cc <__adddf3>
 8014e92:	3401      	adds	r4, #1
 8014e94:	e7cb      	b.n	8014e2e <__kernel_rem_pio2+0x586>
 8014e96:	ed95 7b00 	vldr	d7, [r5]
 8014e9a:	ed8d 7b00 	vstr	d7, [sp]
 8014e9e:	ed95 7b02 	vldr	d7, [r5, #8]
 8014ea2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014ea6:	ec53 2b17 	vmov	r2, r3, d7
 8014eaa:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014eae:	f7eb fa0d 	bl	80002cc <__adddf3>
 8014eb2:	4602      	mov	r2, r0
 8014eb4:	460b      	mov	r3, r1
 8014eb6:	4606      	mov	r6, r0
 8014eb8:	460f      	mov	r7, r1
 8014eba:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014ebe:	f7eb fa03 	bl	80002c8 <__aeabi_dsub>
 8014ec2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014ec6:	f7eb fa01 	bl	80002cc <__adddf3>
 8014eca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014ece:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8014ed2:	e9c5 6700 	strd	r6, r7, [r5]
 8014ed6:	e76d      	b.n	8014db4 <__kernel_rem_pio2+0x50c>
 8014ed8:	ed94 7b00 	vldr	d7, [r4]
 8014edc:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8014ee0:	ec51 0b17 	vmov	r0, r1, d7
 8014ee4:	4652      	mov	r2, sl
 8014ee6:	465b      	mov	r3, fp
 8014ee8:	ed8d 7b00 	vstr	d7, [sp]
 8014eec:	f7eb f9ee 	bl	80002cc <__adddf3>
 8014ef0:	4602      	mov	r2, r0
 8014ef2:	460b      	mov	r3, r1
 8014ef4:	4606      	mov	r6, r0
 8014ef6:	460f      	mov	r7, r1
 8014ef8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014efc:	f7eb f9e4 	bl	80002c8 <__aeabi_dsub>
 8014f00:	4652      	mov	r2, sl
 8014f02:	465b      	mov	r3, fp
 8014f04:	f7eb f9e2 	bl	80002cc <__adddf3>
 8014f08:	3d01      	subs	r5, #1
 8014f0a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8014f0e:	e9c4 6700 	strd	r6, r7, [r4]
 8014f12:	e755      	b.n	8014dc0 <__kernel_rem_pio2+0x518>
 8014f14:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8014f18:	f7eb f9d8 	bl	80002cc <__adddf3>
 8014f1c:	f108 38ff 	add.w	r8, r8, #4294967295
 8014f20:	e758      	b.n	8014dd4 <__kernel_rem_pio2+0x52c>
 8014f22:	bf00      	nop
 8014f24:	f3af 8000 	nop.w
	...
 8014f30:	41700000 	.word	0x41700000
 8014f34:	3e700000 	.word	0x3e700000
 8014f38:	9b04      	ldr	r3, [sp, #16]
 8014f3a:	9a04      	ldr	r2, [sp, #16]
 8014f3c:	601f      	str	r7, [r3, #0]
 8014f3e:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8014f42:	605c      	str	r4, [r3, #4]
 8014f44:	609d      	str	r5, [r3, #8]
 8014f46:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8014f4a:	60d3      	str	r3, [r2, #12]
 8014f4c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014f50:	6110      	str	r0, [r2, #16]
 8014f52:	6153      	str	r3, [r2, #20]
 8014f54:	e719      	b.n	8014d8a <__kernel_rem_pio2+0x4e2>
 8014f56:	bf00      	nop

08014f58 <scalbn>:
 8014f58:	b570      	push	{r4, r5, r6, lr}
 8014f5a:	ec55 4b10 	vmov	r4, r5, d0
 8014f5e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8014f62:	4606      	mov	r6, r0
 8014f64:	462b      	mov	r3, r5
 8014f66:	b991      	cbnz	r1, 8014f8e <scalbn+0x36>
 8014f68:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8014f6c:	4323      	orrs	r3, r4
 8014f6e:	d03d      	beq.n	8014fec <scalbn+0x94>
 8014f70:	4b35      	ldr	r3, [pc, #212]	@ (8015048 <scalbn+0xf0>)
 8014f72:	4620      	mov	r0, r4
 8014f74:	4629      	mov	r1, r5
 8014f76:	2200      	movs	r2, #0
 8014f78:	f7eb fb5e 	bl	8000638 <__aeabi_dmul>
 8014f7c:	4b33      	ldr	r3, [pc, #204]	@ (801504c <scalbn+0xf4>)
 8014f7e:	429e      	cmp	r6, r3
 8014f80:	4604      	mov	r4, r0
 8014f82:	460d      	mov	r5, r1
 8014f84:	da0f      	bge.n	8014fa6 <scalbn+0x4e>
 8014f86:	a328      	add	r3, pc, #160	@ (adr r3, 8015028 <scalbn+0xd0>)
 8014f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f8c:	e01e      	b.n	8014fcc <scalbn+0x74>
 8014f8e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8014f92:	4291      	cmp	r1, r2
 8014f94:	d10b      	bne.n	8014fae <scalbn+0x56>
 8014f96:	4622      	mov	r2, r4
 8014f98:	4620      	mov	r0, r4
 8014f9a:	4629      	mov	r1, r5
 8014f9c:	f7eb f996 	bl	80002cc <__adddf3>
 8014fa0:	4604      	mov	r4, r0
 8014fa2:	460d      	mov	r5, r1
 8014fa4:	e022      	b.n	8014fec <scalbn+0x94>
 8014fa6:	460b      	mov	r3, r1
 8014fa8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8014fac:	3936      	subs	r1, #54	@ 0x36
 8014fae:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8014fb2:	4296      	cmp	r6, r2
 8014fb4:	dd0d      	ble.n	8014fd2 <scalbn+0x7a>
 8014fb6:	2d00      	cmp	r5, #0
 8014fb8:	a11d      	add	r1, pc, #116	@ (adr r1, 8015030 <scalbn+0xd8>)
 8014fba:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014fbe:	da02      	bge.n	8014fc6 <scalbn+0x6e>
 8014fc0:	a11d      	add	r1, pc, #116	@ (adr r1, 8015038 <scalbn+0xe0>)
 8014fc2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014fc6:	a31a      	add	r3, pc, #104	@ (adr r3, 8015030 <scalbn+0xd8>)
 8014fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fcc:	f7eb fb34 	bl	8000638 <__aeabi_dmul>
 8014fd0:	e7e6      	b.n	8014fa0 <scalbn+0x48>
 8014fd2:	1872      	adds	r2, r6, r1
 8014fd4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8014fd8:	428a      	cmp	r2, r1
 8014fda:	dcec      	bgt.n	8014fb6 <scalbn+0x5e>
 8014fdc:	2a00      	cmp	r2, #0
 8014fde:	dd08      	ble.n	8014ff2 <scalbn+0x9a>
 8014fe0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8014fe4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8014fe8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8014fec:	ec45 4b10 	vmov	d0, r4, r5
 8014ff0:	bd70      	pop	{r4, r5, r6, pc}
 8014ff2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8014ff6:	da08      	bge.n	801500a <scalbn+0xb2>
 8014ff8:	2d00      	cmp	r5, #0
 8014ffa:	a10b      	add	r1, pc, #44	@ (adr r1, 8015028 <scalbn+0xd0>)
 8014ffc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015000:	dac1      	bge.n	8014f86 <scalbn+0x2e>
 8015002:	a10f      	add	r1, pc, #60	@ (adr r1, 8015040 <scalbn+0xe8>)
 8015004:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015008:	e7bd      	b.n	8014f86 <scalbn+0x2e>
 801500a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801500e:	3236      	adds	r2, #54	@ 0x36
 8015010:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8015014:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8015018:	4620      	mov	r0, r4
 801501a:	4b0d      	ldr	r3, [pc, #52]	@ (8015050 <scalbn+0xf8>)
 801501c:	4629      	mov	r1, r5
 801501e:	2200      	movs	r2, #0
 8015020:	e7d4      	b.n	8014fcc <scalbn+0x74>
 8015022:	bf00      	nop
 8015024:	f3af 8000 	nop.w
 8015028:	c2f8f359 	.word	0xc2f8f359
 801502c:	01a56e1f 	.word	0x01a56e1f
 8015030:	8800759c 	.word	0x8800759c
 8015034:	7e37e43c 	.word	0x7e37e43c
 8015038:	8800759c 	.word	0x8800759c
 801503c:	fe37e43c 	.word	0xfe37e43c
 8015040:	c2f8f359 	.word	0xc2f8f359
 8015044:	81a56e1f 	.word	0x81a56e1f
 8015048:	43500000 	.word	0x43500000
 801504c:	ffff3cb0 	.word	0xffff3cb0
 8015050:	3c900000 	.word	0x3c900000
 8015054:	00000000 	.word	0x00000000

08015058 <floor>:
 8015058:	ec51 0b10 	vmov	r0, r1, d0
 801505c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8015060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015064:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8015068:	2e13      	cmp	r6, #19
 801506a:	460c      	mov	r4, r1
 801506c:	4605      	mov	r5, r0
 801506e:	4680      	mov	r8, r0
 8015070:	dc34      	bgt.n	80150dc <floor+0x84>
 8015072:	2e00      	cmp	r6, #0
 8015074:	da17      	bge.n	80150a6 <floor+0x4e>
 8015076:	a332      	add	r3, pc, #200	@ (adr r3, 8015140 <floor+0xe8>)
 8015078:	e9d3 2300 	ldrd	r2, r3, [r3]
 801507c:	f7eb f926 	bl	80002cc <__adddf3>
 8015080:	2200      	movs	r2, #0
 8015082:	2300      	movs	r3, #0
 8015084:	f7eb fd68 	bl	8000b58 <__aeabi_dcmpgt>
 8015088:	b150      	cbz	r0, 80150a0 <floor+0x48>
 801508a:	2c00      	cmp	r4, #0
 801508c:	da55      	bge.n	801513a <floor+0xe2>
 801508e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8015092:	432c      	orrs	r4, r5
 8015094:	2500      	movs	r5, #0
 8015096:	42ac      	cmp	r4, r5
 8015098:	4c2b      	ldr	r4, [pc, #172]	@ (8015148 <floor+0xf0>)
 801509a:	bf08      	it	eq
 801509c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80150a0:	4621      	mov	r1, r4
 80150a2:	4628      	mov	r0, r5
 80150a4:	e023      	b.n	80150ee <floor+0x96>
 80150a6:	4f29      	ldr	r7, [pc, #164]	@ (801514c <floor+0xf4>)
 80150a8:	4137      	asrs	r7, r6
 80150aa:	ea01 0307 	and.w	r3, r1, r7
 80150ae:	4303      	orrs	r3, r0
 80150b0:	d01d      	beq.n	80150ee <floor+0x96>
 80150b2:	a323      	add	r3, pc, #140	@ (adr r3, 8015140 <floor+0xe8>)
 80150b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150b8:	f7eb f908 	bl	80002cc <__adddf3>
 80150bc:	2200      	movs	r2, #0
 80150be:	2300      	movs	r3, #0
 80150c0:	f7eb fd4a 	bl	8000b58 <__aeabi_dcmpgt>
 80150c4:	2800      	cmp	r0, #0
 80150c6:	d0eb      	beq.n	80150a0 <floor+0x48>
 80150c8:	2c00      	cmp	r4, #0
 80150ca:	bfbe      	ittt	lt
 80150cc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80150d0:	4133      	asrlt	r3, r6
 80150d2:	18e4      	addlt	r4, r4, r3
 80150d4:	ea24 0407 	bic.w	r4, r4, r7
 80150d8:	2500      	movs	r5, #0
 80150da:	e7e1      	b.n	80150a0 <floor+0x48>
 80150dc:	2e33      	cmp	r6, #51	@ 0x33
 80150de:	dd0a      	ble.n	80150f6 <floor+0x9e>
 80150e0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80150e4:	d103      	bne.n	80150ee <floor+0x96>
 80150e6:	4602      	mov	r2, r0
 80150e8:	460b      	mov	r3, r1
 80150ea:	f7eb f8ef 	bl	80002cc <__adddf3>
 80150ee:	ec41 0b10 	vmov	d0, r0, r1
 80150f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80150f6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80150fa:	f04f 37ff 	mov.w	r7, #4294967295
 80150fe:	40df      	lsrs	r7, r3
 8015100:	4207      	tst	r7, r0
 8015102:	d0f4      	beq.n	80150ee <floor+0x96>
 8015104:	a30e      	add	r3, pc, #56	@ (adr r3, 8015140 <floor+0xe8>)
 8015106:	e9d3 2300 	ldrd	r2, r3, [r3]
 801510a:	f7eb f8df 	bl	80002cc <__adddf3>
 801510e:	2200      	movs	r2, #0
 8015110:	2300      	movs	r3, #0
 8015112:	f7eb fd21 	bl	8000b58 <__aeabi_dcmpgt>
 8015116:	2800      	cmp	r0, #0
 8015118:	d0c2      	beq.n	80150a0 <floor+0x48>
 801511a:	2c00      	cmp	r4, #0
 801511c:	da0a      	bge.n	8015134 <floor+0xdc>
 801511e:	2e14      	cmp	r6, #20
 8015120:	d101      	bne.n	8015126 <floor+0xce>
 8015122:	3401      	adds	r4, #1
 8015124:	e006      	b.n	8015134 <floor+0xdc>
 8015126:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801512a:	2301      	movs	r3, #1
 801512c:	40b3      	lsls	r3, r6
 801512e:	441d      	add	r5, r3
 8015130:	4545      	cmp	r5, r8
 8015132:	d3f6      	bcc.n	8015122 <floor+0xca>
 8015134:	ea25 0507 	bic.w	r5, r5, r7
 8015138:	e7b2      	b.n	80150a0 <floor+0x48>
 801513a:	2500      	movs	r5, #0
 801513c:	462c      	mov	r4, r5
 801513e:	e7af      	b.n	80150a0 <floor+0x48>
 8015140:	8800759c 	.word	0x8800759c
 8015144:	7e37e43c 	.word	0x7e37e43c
 8015148:	bff00000 	.word	0xbff00000
 801514c:	000fffff 	.word	0x000fffff

08015150 <_init>:
 8015150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015152:	bf00      	nop
 8015154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015156:	bc08      	pop	{r3}
 8015158:	469e      	mov	lr, r3
 801515a:	4770      	bx	lr

0801515c <_fini>:
 801515c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801515e:	bf00      	nop
 8015160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015162:	bc08      	pop	{r3}
 8015164:	469e      	mov	lr, r3
 8015166:	4770      	bx	lr
