#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun 19 01:21:08 2021
# Process ID: 1935
# Current directory: /home/peter/Documents/PYNQ/LABS/lab3/lab3
# Command line: vivado
# Log file: /home/peter/Documents/PYNQ/LABS/lab3/lab3/vivado.log
# Journal file: /home/peter/Documents/PYNQ/LABS/lab3/lab3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/peter/Documents/PYNQ/LABS/lab3/lab3/lab3.xpr
update_compile_order -fileset sources_1
save_project_as lab4 /home/peter/Documents/PYNQ/LABS/lab4 -force
import_files
open_bd_design {/home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/system.bd}
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
generate_target all [get_files  /home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_led_ip_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_bram_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_3] }
export_ip_user_files -of_objects [get_files /home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 {system_xbar_0_synth_1 system_led_ip_0_0_synth_1 system_axi_bram_ctrl_0_0_synth_1 system_axi_bram_ctrl_0_bram_0_synth_1 system_auto_pc_2_synth_1 system_auto_pc_1_synth_1 system_auto_pc_0_synth_1 system_auto_pc_3_synth_1}
export_simulation -of_objects [get_files /home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/system.bd] -directory /home/peter/Documents/PYNQ/LABS/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir /home/peter/Documents/PYNQ/LABS/lab4/lab4.ip_user_files -ipstatic_source_dir /home/peter/Documents/PYNQ/LABS/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/peter/Documents/PYNQ/LABS/lab4/lab4.cache/compile_simlib/modelsim} {questa=/home/peter/Documents/PYNQ/LABS/lab4/lab4.cache/compile_simlib/questa} {ies=/home/peter/Documents/PYNQ/LABS/lab4/lab4.cache/compile_simlib/ies} {xcelium=/home/peter/Documents/PYNQ/LABS/lab4/lab4.cache/compile_simlib/xcelium} {vcs=/home/peter/Documents/PYNQ/LABS/lab4/lab4.cache/compile_simlib/vcs} {riviera=/home/peter/Documents/PYNQ/LABS/lab4/lab4.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
file copy -force /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/impl_1/system_wrapper.sysdef /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk/system_wrapper.hdf

launch_sdk -workspace /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk/system_wrapper.hdf
file mkdir /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk
file copy -force /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/impl_1/system_wrapper.sysdef /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk/system_wrapper.hdf

launch_sdk -workspace /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk/system_wrapper.hdf
