#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17986d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1798860 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x17a4450 .functor NOT 1, L_0x17cf5d0, C4<0>, C4<0>, C4<0>;
L_0x17cf360 .functor XOR 1, L_0x17cf200, L_0x17cf2c0, C4<0>, C4<0>;
L_0x17cf4c0 .functor XOR 1, L_0x17cf360, L_0x17cf420, C4<0>, C4<0>;
v0x17cb620_0 .net *"_ivl_10", 0 0, L_0x17cf420;  1 drivers
v0x17cb720_0 .net *"_ivl_12", 0 0, L_0x17cf4c0;  1 drivers
v0x17cb800_0 .net *"_ivl_2", 0 0, L_0x17ce260;  1 drivers
v0x17cb8c0_0 .net *"_ivl_4", 0 0, L_0x17cf200;  1 drivers
v0x17cb9a0_0 .net *"_ivl_6", 0 0, L_0x17cf2c0;  1 drivers
v0x17cbad0_0 .net *"_ivl_8", 0 0, L_0x17cf360;  1 drivers
v0x17cbbb0_0 .net "a", 0 0, v0x17c89c0_0;  1 drivers
v0x17cbc50_0 .net "b", 0 0, v0x17c8a60_0;  1 drivers
v0x17cbcf0_0 .net "c", 0 0, v0x17c8b00_0;  1 drivers
v0x17cbd90_0 .var "clk", 0 0;
v0x17cbe30_0 .net "d", 0 0, v0x17c8c70_0;  1 drivers
v0x17cbed0_0 .net "out_dut", 0 0, L_0x17cefa0;  1 drivers
v0x17cbf70_0 .net "out_ref", 0 0, L_0x17cce30;  1 drivers
v0x17cc010_0 .var/2u "stats1", 159 0;
v0x17cc0b0_0 .var/2u "strobe", 0 0;
v0x17cc150_0 .net "tb_match", 0 0, L_0x17cf5d0;  1 drivers
v0x17cc210_0 .net "tb_mismatch", 0 0, L_0x17a4450;  1 drivers
v0x17cc2d0_0 .net "wavedrom_enable", 0 0, v0x17c8d60_0;  1 drivers
v0x17cc370_0 .net "wavedrom_title", 511 0, v0x17c8e00_0;  1 drivers
L_0x17ce260 .concat [ 1 0 0 0], L_0x17cce30;
L_0x17cf200 .concat [ 1 0 0 0], L_0x17cce30;
L_0x17cf2c0 .concat [ 1 0 0 0], L_0x17cefa0;
L_0x17cf420 .concat [ 1 0 0 0], L_0x17cce30;
L_0x17cf5d0 .cmp/eeq 1, L_0x17ce260, L_0x17cf4c0;
S_0x17989f0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1798860;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1799170 .functor NOT 1, v0x17c8b00_0, C4<0>, C4<0>, C4<0>;
L_0x17a4d10 .functor NOT 1, v0x17c8a60_0, C4<0>, C4<0>, C4<0>;
L_0x17cc580 .functor AND 1, L_0x1799170, L_0x17a4d10, C4<1>, C4<1>;
L_0x17cc620 .functor NOT 1, v0x17c8c70_0, C4<0>, C4<0>, C4<0>;
L_0x17cc750 .functor NOT 1, v0x17c89c0_0, C4<0>, C4<0>, C4<0>;
L_0x17cc850 .functor AND 1, L_0x17cc620, L_0x17cc750, C4<1>, C4<1>;
L_0x17cc930 .functor OR 1, L_0x17cc580, L_0x17cc850, C4<0>, C4<0>;
L_0x17cc9f0 .functor AND 1, v0x17c89c0_0, v0x17c8b00_0, C4<1>, C4<1>;
L_0x17ccab0 .functor AND 1, L_0x17cc9f0, v0x17c8c70_0, C4<1>, C4<1>;
L_0x17ccb70 .functor OR 1, L_0x17cc930, L_0x17ccab0, C4<0>, C4<0>;
L_0x17ccce0 .functor AND 1, v0x17c8a60_0, v0x17c8b00_0, C4<1>, C4<1>;
L_0x17ccd50 .functor AND 1, L_0x17ccce0, v0x17c8c70_0, C4<1>, C4<1>;
L_0x17cce30 .functor OR 1, L_0x17ccb70, L_0x17ccd50, C4<0>, C4<0>;
v0x17a46c0_0 .net *"_ivl_0", 0 0, L_0x1799170;  1 drivers
v0x17a4760_0 .net *"_ivl_10", 0 0, L_0x17cc850;  1 drivers
v0x17c71b0_0 .net *"_ivl_12", 0 0, L_0x17cc930;  1 drivers
v0x17c7270_0 .net *"_ivl_14", 0 0, L_0x17cc9f0;  1 drivers
v0x17c7350_0 .net *"_ivl_16", 0 0, L_0x17ccab0;  1 drivers
v0x17c7480_0 .net *"_ivl_18", 0 0, L_0x17ccb70;  1 drivers
v0x17c7560_0 .net *"_ivl_2", 0 0, L_0x17a4d10;  1 drivers
v0x17c7640_0 .net *"_ivl_20", 0 0, L_0x17ccce0;  1 drivers
v0x17c7720_0 .net *"_ivl_22", 0 0, L_0x17ccd50;  1 drivers
v0x17c7800_0 .net *"_ivl_4", 0 0, L_0x17cc580;  1 drivers
v0x17c78e0_0 .net *"_ivl_6", 0 0, L_0x17cc620;  1 drivers
v0x17c79c0_0 .net *"_ivl_8", 0 0, L_0x17cc750;  1 drivers
v0x17c7aa0_0 .net "a", 0 0, v0x17c89c0_0;  alias, 1 drivers
v0x17c7b60_0 .net "b", 0 0, v0x17c8a60_0;  alias, 1 drivers
v0x17c7c20_0 .net "c", 0 0, v0x17c8b00_0;  alias, 1 drivers
v0x17c7ce0_0 .net "d", 0 0, v0x17c8c70_0;  alias, 1 drivers
v0x17c7da0_0 .net "out", 0 0, L_0x17cce30;  alias, 1 drivers
S_0x17c7f00 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1798860;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17c89c0_0 .var "a", 0 0;
v0x17c8a60_0 .var "b", 0 0;
v0x17c8b00_0 .var "c", 0 0;
v0x17c8bd0_0 .net "clk", 0 0, v0x17cbd90_0;  1 drivers
v0x17c8c70_0 .var "d", 0 0;
v0x17c8d60_0 .var "wavedrom_enable", 0 0;
v0x17c8e00_0 .var "wavedrom_title", 511 0;
S_0x17c81a0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x17c7f00;
 .timescale -12 -12;
v0x17c8400_0 .var/2s "count", 31 0;
E_0x1793620/0 .event negedge, v0x17c8bd0_0;
E_0x1793620/1 .event posedge, v0x17c8bd0_0;
E_0x1793620 .event/or E_0x1793620/0, E_0x1793620/1;
E_0x1793870 .event negedge, v0x17c8bd0_0;
E_0x177d9f0 .event posedge, v0x17c8bd0_0;
S_0x17c8500 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17c7f00;
 .timescale -12 -12;
v0x17c8700_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17c87e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17c7f00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17c8f60 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1798860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x17ccf90 .functor NOT 1, v0x17c8b00_0, C4<0>, C4<0>, C4<0>;
L_0x17cd000 .functor NOT 1, v0x17c8c70_0, C4<0>, C4<0>, C4<0>;
L_0x17cd090 .functor AND 1, L_0x17ccf90, L_0x17cd000, C4<1>, C4<1>;
L_0x17cd1a0 .functor NOT 1, v0x17c8a60_0, C4<0>, C4<0>, C4<0>;
L_0x17cd240 .functor NOT 1, v0x17c8c70_0, C4<0>, C4<0>, C4<0>;
L_0x17cd3c0 .functor AND 1, L_0x17cd1a0, L_0x17cd240, C4<1>, C4<1>;
L_0x17cd510 .functor OR 1, L_0x17cd090, L_0x17cd3c0, C4<0>, C4<0>;
L_0x17cd620 .functor NOT 1, v0x17c89c0_0, C4<0>, C4<0>, C4<0>;
L_0x17cd6e0 .functor AND 1, L_0x17cd620, v0x17c8a60_0, C4<1>, C4<1>;
L_0x17cd7a0 .functor AND 1, L_0x17cd6e0, v0x17c8c70_0, C4<1>, C4<1>;
L_0x17cd8c0 .functor OR 1, L_0x17cd510, L_0x17cd7a0, C4<0>, C4<0>;
L_0x17cd980 .functor AND 1, v0x17c89c0_0, v0x17c8a60_0, C4<1>, C4<1>;
L_0x17cdb70 .functor NOT 1, v0x17c8b00_0, C4<0>, C4<0>, C4<0>;
L_0x17cdcf0 .functor AND 1, L_0x17cd980, L_0x17cdb70, C4<1>, C4<1>;
L_0x17cdb00 .functor OR 1, L_0x17cd8c0, L_0x17cdcf0, C4<0>, C4<0>;
L_0x17cdf20 .functor NOT 1, v0x17c8a60_0, C4<0>, C4<0>, C4<0>;
L_0x17ce020 .functor AND 1, v0x17c89c0_0, L_0x17cdf20, C4<1>, C4<1>;
L_0x17ce1f0 .functor NOT 1, v0x17c8b00_0, C4<0>, C4<0>, C4<0>;
L_0x17ce300 .functor AND 1, L_0x17ce020, L_0x17ce1f0, C4<1>, C4<1>;
L_0x17ce410 .functor NOT 1, v0x17c8c70_0, C4<0>, C4<0>, C4<0>;
L_0x17ce530 .functor AND 1, L_0x17ce300, L_0x17ce410, C4<1>, C4<1>;
L_0x17ce640 .functor OR 1, L_0x17cdb00, L_0x17ce530, C4<0>, C4<0>;
L_0x17ce810 .functor AND 1, v0x17c89c0_0, v0x17c8a60_0, C4<1>, C4<1>;
L_0x17ce880 .functor AND 1, L_0x17ce810, v0x17c8b00_0, C4<1>, C4<1>;
L_0x17cea10 .functor AND 1, L_0x17ce880, v0x17c8c70_0, C4<1>, C4<1>;
L_0x17cead0 .functor OR 1, L_0x17ce640, L_0x17cea10, C4<0>, C4<0>;
L_0x17cecc0 .functor NOT 1, v0x17c8a60_0, C4<0>, C4<0>, C4<0>;
L_0x17ced30 .functor AND 1, v0x17c89c0_0, L_0x17cecc0, C4<1>, C4<1>;
L_0x17ceee0 .functor AND 1, L_0x17ced30, v0x17c8c70_0, C4<1>, C4<1>;
L_0x17cefa0 .functor OR 1, L_0x17cead0, L_0x17ceee0, C4<0>, C4<0>;
v0x17c9250_0 .net *"_ivl_0", 0 0, L_0x17ccf90;  1 drivers
v0x17c9330_0 .net *"_ivl_10", 0 0, L_0x17cd3c0;  1 drivers
v0x17c9410_0 .net *"_ivl_12", 0 0, L_0x17cd510;  1 drivers
v0x17c9500_0 .net *"_ivl_14", 0 0, L_0x17cd620;  1 drivers
v0x17c95e0_0 .net *"_ivl_16", 0 0, L_0x17cd6e0;  1 drivers
v0x17c9710_0 .net *"_ivl_18", 0 0, L_0x17cd7a0;  1 drivers
v0x17c97f0_0 .net *"_ivl_2", 0 0, L_0x17cd000;  1 drivers
v0x17c98d0_0 .net *"_ivl_20", 0 0, L_0x17cd8c0;  1 drivers
v0x17c99b0_0 .net *"_ivl_22", 0 0, L_0x17cd980;  1 drivers
v0x17c9a90_0 .net *"_ivl_24", 0 0, L_0x17cdb70;  1 drivers
v0x17c9b70_0 .net *"_ivl_26", 0 0, L_0x17cdcf0;  1 drivers
v0x17c9c50_0 .net *"_ivl_28", 0 0, L_0x17cdb00;  1 drivers
v0x17c9d30_0 .net *"_ivl_30", 0 0, L_0x17cdf20;  1 drivers
v0x17c9e10_0 .net *"_ivl_32", 0 0, L_0x17ce020;  1 drivers
v0x17c9ef0_0 .net *"_ivl_34", 0 0, L_0x17ce1f0;  1 drivers
v0x17c9fd0_0 .net *"_ivl_36", 0 0, L_0x17ce300;  1 drivers
v0x17ca0b0_0 .net *"_ivl_38", 0 0, L_0x17ce410;  1 drivers
v0x17ca2a0_0 .net *"_ivl_4", 0 0, L_0x17cd090;  1 drivers
v0x17ca380_0 .net *"_ivl_40", 0 0, L_0x17ce530;  1 drivers
v0x17ca460_0 .net *"_ivl_42", 0 0, L_0x17ce640;  1 drivers
v0x17ca540_0 .net *"_ivl_44", 0 0, L_0x17ce810;  1 drivers
v0x17ca620_0 .net *"_ivl_46", 0 0, L_0x17ce880;  1 drivers
v0x17ca700_0 .net *"_ivl_48", 0 0, L_0x17cea10;  1 drivers
v0x17ca7e0_0 .net *"_ivl_50", 0 0, L_0x17cead0;  1 drivers
v0x17ca8c0_0 .net *"_ivl_52", 0 0, L_0x17cecc0;  1 drivers
v0x17ca9a0_0 .net *"_ivl_54", 0 0, L_0x17ced30;  1 drivers
v0x17caa80_0 .net *"_ivl_56", 0 0, L_0x17ceee0;  1 drivers
v0x17cab60_0 .net *"_ivl_6", 0 0, L_0x17cd1a0;  1 drivers
v0x17cac40_0 .net *"_ivl_8", 0 0, L_0x17cd240;  1 drivers
v0x17cad20_0 .net "a", 0 0, v0x17c89c0_0;  alias, 1 drivers
v0x17cadc0_0 .net "b", 0 0, v0x17c8a60_0;  alias, 1 drivers
v0x17caeb0_0 .net "c", 0 0, v0x17c8b00_0;  alias, 1 drivers
v0x17cafa0_0 .net "d", 0 0, v0x17c8c70_0;  alias, 1 drivers
v0x17cb2a0_0 .net "out", 0 0, L_0x17cefa0;  alias, 1 drivers
S_0x17cb400 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1798860;
 .timescale -12 -12;
E_0x17933c0 .event anyedge, v0x17cc0b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17cc0b0_0;
    %nor/r;
    %assign/vec4 v0x17cc0b0_0, 0;
    %wait E_0x17933c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17c7f00;
T_3 ;
    %fork t_1, S_0x17c81a0;
    %jmp t_0;
    .scope S_0x17c81a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17c8400_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17c8c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c8b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c8a60_0, 0;
    %assign/vec4 v0x17c89c0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x177d9f0;
    %load/vec4 v0x17c8400_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x17c8400_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17c8c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c8b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c8a60_0, 0;
    %assign/vec4 v0x17c89c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1793870;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17c87e0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1793620;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17c89c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c8a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c8b00_0, 0;
    %assign/vec4 v0x17c8c70_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x17c7f00;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1798860;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17cbd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17cc0b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1798860;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17cbd90_0;
    %inv;
    %store/vec4 v0x17cbd90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1798860;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17c8bd0_0, v0x17cc210_0, v0x17cbbb0_0, v0x17cbc50_0, v0x17cbcf0_0, v0x17cbe30_0, v0x17cbf70_0, v0x17cbed0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1798860;
T_7 ;
    %load/vec4 v0x17cc010_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17cc010_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17cc010_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17cc010_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17cc010_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17cc010_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17cc010_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1798860;
T_8 ;
    %wait E_0x1793620;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17cc010_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cc010_0, 4, 32;
    %load/vec4 v0x17cc150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17cc010_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cc010_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17cc010_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cc010_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17cbf70_0;
    %load/vec4 v0x17cbf70_0;
    %load/vec4 v0x17cbed0_0;
    %xor;
    %load/vec4 v0x17cbf70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17cc010_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cc010_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17cc010_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cc010_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/kmap2/iter4/response3/top_module.sv";
