<dec f='llvm/llvm/include/llvm/CodeGen/LiveRegMatrix.h' l='124' type='void llvm::LiveRegMatrix::unassign(llvm::LiveInterval &amp; VirtReg)'/>
<def f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='120' ll='135' type='void llvm::LiveRegMatrix::unassign(llvm::LiveInterval &amp; VirtReg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveRegMatrix.h' l='121'>/// Unassign VirtReg from its PhysReg.
  /// Assuming that VirtReg was previously assigned to a PhysReg, this undoes
  /// the assignment and updates VirtRegMap accordingly.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='147' u='c' c='_ZN12_GLOBAL__N_17RABasic19LRE_CanEraseVirtRegEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='165' u='c' c='_ZN12_GLOBAL__N_17RABasic21LRE_WillShrinkVirtRegEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='235' u='c' c='_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='639' u='c' c='_ZN12_GLOBAL__N_18RAGreedy19LRE_CanEraseVirtRegEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='657' u='c' c='_ZN12_GLOBAL__N_18RAGreedy21LRE_WillShrinkVirtRegEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1082' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2673' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2692' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2701' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2720' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2974' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='117' u='c' c='_ZNK12_GLOBAL__N_114GCNNSAReassign18tryAssignRegistersERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='324' u='c' c='_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='655' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE'/>
