# AES-Encryption-and-Decryption-64-BITS
Verilog implementation of a 64-bit AES block supporting encryption and decryption. Features key expansion, SubBytes, ShiftRows, MixColumns, and AddRoundKey. Verified using a scoreboard with random tests, achieving 100% correctness.
