vendor_name = ModelSim
source_file = 1, /home/gustavof/pem/pem_shared/system verilog/gustavo/cronometro2/cronometro2.sv
source_file = 1, /home/gustavof/pem/pem_shared/system verilog/gustavo/cronometro2/DE1_TOP.v
source_file = 1, /home/gustavof/pem/pem_shared/system verilog/gustavo/cronometro2/seg7.sv
source_file = 1, /home/gustavof/pem/pem_shared/system verilog/gustavo/cronometro2/db/cronometro2.cbx.xml
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/gustavof/pem/pem_shared/system verilog/gustavo/cronometro2/db/lpm_divide_25m.tdf
source_file = 1, /home/gustavof/pem/pem_shared/system verilog/gustavo/cronometro2/db/sign_div_unsign_9kh.tdf
source_file = 1, /home/gustavof/pem/pem_shared/system verilog/gustavo/cronometro2/db/alt_u_div_kve.tdf
source_file = 1, /home/gustavof/pem/pem_shared/system verilog/gustavo/cronometro2/db/add_sub_lkc.tdf
source_file = 1, /home/gustavof/pem/pem_shared/system verilog/gustavo/cronometro2/db/add_sub_mkc.tdf
source_file = 1, /home/gustavof/pem/pem_shared/system verilog/gustavo/cronometro2/db/lpm_divide_vcm.tdf
design_name = DE1_TOP
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4, cr2instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0, cr2instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4, cr2instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0, cr2instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4, cr2instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4, cr2instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0, cr2instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0, cr2instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4, cr2instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4, DE1_TOP, 1
instance = comp, cr2instance_acont_a14_a, cr2instance|cont[14], DE1_TOP, 1
instance = comp, cr2instance_acont_a12_a, cr2instance|cont[12], DE1_TOP, 1
instance = comp, cr2instance_acont_a17_a, cr2instance|cont[17], DE1_TOP, 1
instance = comp, cr2instance_acont_a3_a, cr2instance|cont[3], DE1_TOP, 1
instance = comp, cr2instance_acont_a1_a, cr2instance|cont[1], DE1_TOP, 1
instance = comp, cr2instance_acont_a1_a_a21, cr2instance|cont[1]~21, DE1_TOP, 1
instance = comp, cr2instance_acont_a3_a_a25, cr2instance|cont[3]~25, DE1_TOP, 1
instance = comp, cr2instance_acont_a12_a_a43, cr2instance|cont[12]~43, DE1_TOP, 1
instance = comp, cr2instance_acont_a14_a_a47, cr2instance|cont[14]~47, DE1_TOP, 1
instance = comp, cr2instance_acont_a17_a_a53, cr2instance|cont[17]~53, DE1_TOP, 1
instance = comp, cr2instance_as_lap2_a5_a, cr2instance|s_lap2[5], DE1_TOP, 1
instance = comp, cr2instance_as_lap3_a4_a, cr2instance|s_lap3[4], DE1_TOP, 1
instance = comp, cr2instance_as_lap1_a3_a, cr2instance|s_lap1[3], DE1_TOP, 1
instance = comp, cr2instance_aMux68_a0, cr2instance|Mux68~0, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17, cr2instance|Mod0|auto_generated|divider|divider|StageOut[18]~17, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18, cr2instance|Mod0|auto_generated|divider|divider|StageOut[17]~18, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20, cr2instance|Mod0|auto_generated|divider|divider|StageOut[16]~20, DE1_TOP, 1
instance = comp, cr2instance_as_lap2_a2_a, cr2instance|s_lap2[2], DE1_TOP, 1
instance = comp, cr2instance_aMux69_a0, cr2instance|Mux69~0, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23, cr2instance|Mod0|auto_generated|divider|divider|StageOut[15]~23, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26, cr2instance|Mod0|auto_generated|divider|divider|StageOut[21]~26, DE1_TOP, 1
instance = comp, cr2instance_as_lap1_a1_a, cr2instance|s_lap1[1], DE1_TOP, 1
instance = comp, cr2instance_aMux70_a0, cr2instance|Mux70~0, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29, cr2instance|Mod0|auto_generated|divider|divider|StageOut[20]~29, DE1_TOP, 1
instance = comp, cr2instance_as_lap3_a0_a, cr2instance|s_lap3[0], DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17, cr2instance|Div0|auto_generated|divider|divider|StageOut[18]~17, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19, cr2instance|Div0|auto_generated|divider|divider|StageOut[17]~19, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20, cr2instance|Div0|auto_generated|divider|divider|StageOut[16]~20, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22, cr2instance|Div0|auto_generated|divider|divider|StageOut[15]~22, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24, cr2instance|Div0|auto_generated|divider|divider|StageOut[23]~24, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27, cr2instance|Div0|auto_generated|divider|divider|StageOut[21]~27, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28, cr2instance|Div0|auto_generated|divider|divider|StageOut[20]~28, DE1_TOP, 1
instance = comp, cr2instance_am_lap2_a5_a, cr2instance|m_lap2[5], DE1_TOP, 1
instance = comp, cr2instance_am_lap2_a4_a, cr2instance|m_lap2[4], DE1_TOP, 1
instance = comp, cr2instance_aMux73_a0, cr2instance|Mux73~0, DE1_TOP, 1
instance = comp, cr2instance_am_lap3_a3_a, cr2instance|m_lap3[3], DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16, cr2instance|Mod1|auto_generated|divider|divider|StageOut[18]~16, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19, cr2instance|Mod1|auto_generated|divider|divider|StageOut[17]~19, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20, cr2instance|Mod1|auto_generated|divider|divider|StageOut[16]~20, DE1_TOP, 1
instance = comp, cr2instance_am_lap1_a2_a, cr2instance|m_lap1[2], DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22, cr2instance|Mod1|auto_generated|divider|divider|StageOut[15]~22, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24, cr2instance|Mod1|auto_generated|divider|divider|StageOut[23]~24, DE1_TOP, 1
instance = comp, cr2instance_am_lap1_a1_a, cr2instance|m_lap1[1], DE1_TOP, 1
instance = comp, cr2instance_aMux76_a0, cr2instance|Mux76~0, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28, cr2instance|Mod1|auto_generated|divider|divider|StageOut[20]~28, DE1_TOP, 1
instance = comp, cr2instance_am_lap2_a0_a, cr2instance|m_lap2[0], DE1_TOP, 1
instance = comp, cr2instance_aMux77_a0, cr2instance|Mux77~0, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16, cr2instance|Div1|auto_generated|divider|divider|StageOut[18]~16, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19, cr2instance|Div1|auto_generated|divider|divider|StageOut[17]~19, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21, cr2instance|Div1|auto_generated|divider|divider|StageOut[16]~21, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23, cr2instance|Div1|auto_generated|divider|divider|StageOut[15]~23, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24, cr2instance|Div1|auto_generated|divider|divider|StageOut[23]~24, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27, cr2instance|Div1|auto_generated|divider|divider|StageOut[21]~27, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29, cr2instance|Div1|auto_generated|divider|divider|StageOut[20]~29, DE1_TOP, 1
instance = comp, cr2instance_ac_lap1_a0_a, cr2instance|c_lap1[0], DE1_TOP, 1
instance = comp, cr2instance_ac_lap2_a5_a, cr2instance|c_lap2[5], DE1_TOP, 1
instance = comp, cr2instance_aMux34_a0, cr2instance|Mux34~0, DE1_TOP, 1
instance = comp, cr2instance_aMux38_a0, cr2instance|Mux38~0, DE1_TOP, 1
instance = comp, cr2instance_aMux53_a0, cr2instance|Mux53~0, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a33, cr2instance|Mod0|auto_generated|divider|divider|StageOut[23]~33, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a31, cr2instance|Div0|auto_generated|divider|divider|StageOut[22]~31, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a31, cr2instance|Div1|auto_generated|divider|divider|StageOut[22]~31, DE1_TOP, 1
instance = comp, KEY_a2_a_aI, KEY[2], DE1_TOP, 1
instance = comp, CLOCK_50_aI, CLOCK_50, DE1_TOP, 1
instance = comp, KEY_a1_a_aI, KEY[1], DE1_TOP, 1
instance = comp, CLOCK_50_aclkctrl, CLOCK_50~clkctrl, DE1_TOP, 1
instance = comp, cr2instance_as_lap2_a2_a_afeeder, cr2instance|s_lap2[2]~feeder, DE1_TOP, 1
instance = comp, cr2instance_am_lap2_a5_a_afeeder, cr2instance|m_lap2[5]~feeder, DE1_TOP, 1
instance = comp, cr2instance_asegundos_a0_a_a6, cr2instance|segundos[0]~6, DE1_TOP, 1
instance = comp, KEY_a0_a_aI, KEY[0], DE1_TOP, 1
instance = comp, cr2instance_aLessThan2_a0, cr2instance|LessThan2~0, DE1_TOP, 1
instance = comp, cr2instance_aLessThan2_a1, cr2instance|LessThan2~1, DE1_TOP, 1
instance = comp, cr2instance_acentesimos_a0_a_a7, cr2instance|centesimos[0]~7, DE1_TOP, 1
instance = comp, cr2instance_acentesimos_a1_a_a10, cr2instance|centesimos[1]~10, DE1_TOP, 1
instance = comp, cr2instance_astart_a0, cr2instance|start~0, DE1_TOP, 1
instance = comp, cr2instance_astart, cr2instance|start, DE1_TOP, 1
instance = comp, cr2instance_acont_a0_a_a19, cr2instance|cont[0]~19, DE1_TOP, 1
instance = comp, cr2instance_aLessThan0_a1, cr2instance|LessThan0~1, DE1_TOP, 1
instance = comp, cr2instance_acont_a5_a_a29, cr2instance|cont[5]~29, DE1_TOP, 1
instance = comp, cr2instance_acont_a5_a, cr2instance|cont[5], DE1_TOP, 1
instance = comp, cr2instance_acont_a7_a_a33, cr2instance|cont[7]~33, DE1_TOP, 1
instance = comp, cr2instance_acont_a7_a, cr2instance|cont[7], DE1_TOP, 1
instance = comp, cr2instance_aLessThan0_a0, cr2instance|LessThan0~0, DE1_TOP, 1
instance = comp, cr2instance_aLessThan0_a2, cr2instance|LessThan0~2, DE1_TOP, 1
instance = comp, cr2instance_aLessThan0_a4, cr2instance|LessThan0~4, DE1_TOP, 1
instance = comp, cr2instance_acont_a0_a, cr2instance|cont[0], DE1_TOP, 1
instance = comp, cr2instance_acont_a2_a_a23, cr2instance|cont[2]~23, DE1_TOP, 1
instance = comp, cr2instance_acont_a2_a, cr2instance|cont[2], DE1_TOP, 1
instance = comp, cr2instance_acont_a4_a_a27, cr2instance|cont[4]~27, DE1_TOP, 1
instance = comp, cr2instance_acont_a4_a, cr2instance|cont[4], DE1_TOP, 1
instance = comp, cr2instance_acont_a6_a_a31, cr2instance|cont[6]~31, DE1_TOP, 1
instance = comp, cr2instance_acont_a6_a, cr2instance|cont[6], DE1_TOP, 1
instance = comp, cr2instance_acont_a8_a_a35, cr2instance|cont[8]~35, DE1_TOP, 1
instance = comp, cr2instance_acont_a8_a, cr2instance|cont[8], DE1_TOP, 1
instance = comp, cr2instance_acont_a9_a_a37, cr2instance|cont[9]~37, DE1_TOP, 1
instance = comp, cr2instance_acont_a9_a, cr2instance|cont[9], DE1_TOP, 1
instance = comp, cr2instance_acont_a10_a_a39, cr2instance|cont[10]~39, DE1_TOP, 1
instance = comp, cr2instance_acont_a10_a, cr2instance|cont[10], DE1_TOP, 1
instance = comp, cr2instance_acont_a11_a_a41, cr2instance|cont[11]~41, DE1_TOP, 1
instance = comp, cr2instance_acont_a11_a, cr2instance|cont[11], DE1_TOP, 1
instance = comp, cr2instance_acont_a13_a_a45, cr2instance|cont[13]~45, DE1_TOP, 1
instance = comp, cr2instance_acont_a13_a, cr2instance|cont[13], DE1_TOP, 1
instance = comp, cr2instance_acont_a15_a_a49, cr2instance|cont[15]~49, DE1_TOP, 1
instance = comp, cr2instance_acont_a16_a_a51, cr2instance|cont[16]~51, DE1_TOP, 1
instance = comp, cr2instance_acont_a16_a, cr2instance|cont[16], DE1_TOP, 1
instance = comp, cr2instance_acont_a18_a_a55, cr2instance|cont[18]~55, DE1_TOP, 1
instance = comp, cr2instance_acont_a18_a, cr2instance|cont[18], DE1_TOP, 1
instance = comp, cr2instance_acont_a15_a, cr2instance|cont[15], DE1_TOP, 1
instance = comp, cr2instance_aLessThan0_a3, cr2instance|LessThan0~3, DE1_TOP, 1
instance = comp, cr2instance_acentesimos_a6_a_a9, cr2instance|centesimos[6]~9, DE1_TOP, 1
instance = comp, cr2instance_acentesimos_a1_a, cr2instance|centesimos[1], DE1_TOP, 1
instance = comp, cr2instance_acentesimos_a2_a_a12, cr2instance|centesimos[2]~12, DE1_TOP, 1
instance = comp, cr2instance_acentesimos_a3_a_a14, cr2instance|centesimos[3]~14, DE1_TOP, 1
instance = comp, cr2instance_acentesimos_a3_a, cr2instance|centesimos[3], DE1_TOP, 1
instance = comp, cr2instance_acentesimos_a4_a_a16, cr2instance|centesimos[4]~16, DE1_TOP, 1
instance = comp, cr2instance_acentesimos_a5_a_a18, cr2instance|centesimos[5]~18, DE1_TOP, 1
instance = comp, cr2instance_acentesimos_a5_a, cr2instance|centesimos[5], DE1_TOP, 1
instance = comp, cr2instance_acentesimos_a4_a, cr2instance|centesimos[4], DE1_TOP, 1
instance = comp, cr2instance_acentesimos_a0_a, cr2instance|centesimos[0], DE1_TOP, 1
instance = comp, cr2instance_aLessThan1_a0, cr2instance|LessThan1~0, DE1_TOP, 1
instance = comp, cr2instance_aLessThan1_a1, cr2instance|LessThan1~1, DE1_TOP, 1
instance = comp, cr2instance_asegundos_a5_a_a18, cr2instance|segundos[5]~18, DE1_TOP, 1
instance = comp, cr2instance_asegundos_a0_a, cr2instance|segundos[0], DE1_TOP, 1
instance = comp, cr2instance_asegundos_a1_a_a8, cr2instance|segundos[1]~8, DE1_TOP, 1
instance = comp, cr2instance_asegundos_a1_a, cr2instance|segundos[1], DE1_TOP, 1
instance = comp, cr2instance_asegundos_a2_a_a10, cr2instance|segundos[2]~10, DE1_TOP, 1
instance = comp, cr2instance_asegundos_a2_a, cr2instance|segundos[2], DE1_TOP, 1
instance = comp, cr2instance_asegundos_a3_a_a12, cr2instance|segundos[3]~12, DE1_TOP, 1
instance = comp, cr2instance_asegundos_a4_a_a14, cr2instance|segundos[4]~14, DE1_TOP, 1
instance = comp, cr2instance_asegundos_a4_a, cr2instance|segundos[4], DE1_TOP, 1
instance = comp, cr2instance_asegundos_a5_a_a16, cr2instance|segundos[5]~16, DE1_TOP, 1
instance = comp, cr2instance_asegundos_a5_a, cr2instance|segundos[5], DE1_TOP, 1
instance = comp, cr2instance_acont_lap_a1_a_afeeder, cr2instance|cont_lap[1]~feeder, DE1_TOP, 1
instance = comp, cr2instance_acont_lap_a1_a, cr2instance|cont_lap[1], DE1_TOP, 1
instance = comp, cr2instance_am_lap1_a4_a_a0, cr2instance|m_lap1[4]~0, DE1_TOP, 1
instance = comp, cr2instance_acont_lap_a0_a, cr2instance|cont_lap[0], DE1_TOP, 1
instance = comp, cr2instance_aMux33_a0, cr2instance|Mux33~0, DE1_TOP, 1
instance = comp, cr2instance_as_lap3_a5_a, cr2instance|s_lap3[5], DE1_TOP, 1
instance = comp, SW_a1_a_aI, SW[1], DE1_TOP, 1
instance = comp, SW_a0_a_aI, SW[0], DE1_TOP, 1
instance = comp, cr2instance_aMux21_a0, cr2instance|Mux21~0, DE1_TOP, 1
instance = comp, cr2instance_as_lap1_a5_a, cr2instance|s_lap1[5], DE1_TOP, 1
instance = comp, cr2instance_aMux66_a0, cr2instance|Mux66~0, DE1_TOP, 1
instance = comp, cr2instance_aMux66_a1, cr2instance|Mux66~1, DE1_TOP, 1
instance = comp, cr2instance_aMux22_a0, cr2instance|Mux22~0, DE1_TOP, 1
instance = comp, cr2instance_as_lap1_a4_a, cr2instance|s_lap1[4], DE1_TOP, 1
instance = comp, cr2instance_as_lap2_a4_a, cr2instance|s_lap2[4], DE1_TOP, 1
instance = comp, cr2instance_aMux67_a0, cr2instance|Mux67~0, DE1_TOP, 1
instance = comp, cr2instance_aMux67_a1, cr2instance|Mux67~1, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0, cr2instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2, cr2instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6, cr2instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16, cr2instance|Mod0|auto_generated|divider|divider|StageOut[18]~16, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19, cr2instance|Mod0|auto_generated|divider|divider|StageOut[17]~19, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21, cr2instance|Mod0|auto_generated|divider|divider|StageOut[16]~21, DE1_TOP, 1
instance = comp, cr2instance_aMux36_a0, cr2instance|Mux36~0, DE1_TOP, 1
instance = comp, cr2instance_as_lap3_a2_a, cr2instance|s_lap3[2], DE1_TOP, 1
instance = comp, cr2instance_aMux24_a0, cr2instance|Mux24~0, DE1_TOP, 1
instance = comp, cr2instance_as_lap1_a2_a, cr2instance|s_lap1[2], DE1_TOP, 1
instance = comp, cr2instance_aMux69_a1, cr2instance|Mux69~1, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22, cr2instance|Mod0|auto_generated|divider|divider|StageOut[15]~22, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0, cr2instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2, cr2instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4, cr2instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7, cr2instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8, cr2instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25, cr2instance|Mod0|auto_generated|divider|divider|StageOut[22]~25, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34, cr2instance|Mod0|auto_generated|divider|divider|StageOut[22]~34, DE1_TOP, 1
instance = comp, cr2instance_aMux37_a0, cr2instance|Mux37~0, DE1_TOP, 1
instance = comp, cr2instance_as_lap3_a1_a, cr2instance|s_lap3[1], DE1_TOP, 1
instance = comp, cr2instance_aMux25_a0, cr2instance|Mux25~0, DE1_TOP, 1
instance = comp, cr2instance_as_lap2_a1_a, cr2instance|s_lap2[1], DE1_TOP, 1
instance = comp, cr2instance_aMux70_a1, cr2instance|Mux70~1, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance0_aWideOr6_a6, cr2instance|seg7instance0|WideOr6~6, DE1_TOP, 1
instance = comp, cr2instance_aMux26_a0, cr2instance|Mux26~0, DE1_TOP, 1
instance = comp, cr2instance_as_lap2_a0_a, cr2instance|s_lap2[0], DE1_TOP, 1
instance = comp, cr2instance_aMux71_a0, cr2instance|Mux71~0, DE1_TOP, 1
instance = comp, cr2instance_as_lap1_a0_a, cr2instance|s_lap1[0], DE1_TOP, 1
instance = comp, cr2instance_aMux71_a1, cr2instance|Mux71~1, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance0_aWideOr6_a4, cr2instance|seg7instance0|WideOr6~4, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27, cr2instance|Mod0|auto_generated|divider|divider|StageOut[21]~27, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28, cr2instance|Mod0|auto_generated|divider|divider|StageOut[20]~28, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0, cr2instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2, cr2instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance0_aWideOr6_a3, cr2instance|seg7instance0|WideOr6~3, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance0_aWideOr6_a2, cr2instance|seg7instance0|WideOr6~2, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24, cr2instance|Mod0|auto_generated|divider|divider|StageOut[23]~24, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4, cr2instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7, cr2instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8, cr2instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance0_aWideOr6_a5, cr2instance|seg7instance0|WideOr6~5, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance0_aWideOr5_a0, cr2instance|seg7instance0|WideOr5~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance0_aWideOr5_a1, cr2instance|seg7instance0|WideOr5~1, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance0_aWideOr5_a2, cr2instance|seg7instance0|WideOr5~2, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance0_aWideOr5_a3, cr2instance|seg7instance0|WideOr5~3, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance0_aWideOr5_a4, cr2instance|seg7instance0|WideOr5~4, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30, cr2instance|Mod0|auto_generated|divider|divider|StageOut[26]~30, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32, cr2instance|Mod0|auto_generated|divider|divider|StageOut[28]~32, DE1_TOP, 1
instance = comp, cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31, cr2instance|Mod0|auto_generated|divider|divider|StageOut[27]~31, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance0_aWideOr4_a0, cr2instance|seg7instance0|WideOr4~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance0_aWideOr3_a0, cr2instance|seg7instance0|WideOr3~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance0_aWideOr2_a0, cr2instance|seg7instance0|WideOr2~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance0_aWideOr1_a0, cr2instance|seg7instance0|WideOr1~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance0_aWideOr0_a0, cr2instance|seg7instance0|WideOr0~0, DE1_TOP, 1
instance = comp, cr2instance_aMux35_a0, cr2instance|Mux35~0, DE1_TOP, 1
instance = comp, cr2instance_as_lap3_a3_a, cr2instance|s_lap3[3], DE1_TOP, 1
instance = comp, cr2instance_asegundos_a3_a, cr2instance|segundos[3], DE1_TOP, 1
instance = comp, cr2instance_aMux23_a0, cr2instance|Mux23~0, DE1_TOP, 1
instance = comp, cr2instance_as_lap2_a3_a, cr2instance|s_lap2[3], DE1_TOP, 1
instance = comp, cr2instance_aMux68_a1, cr2instance|Mux68~1, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2, cr2instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6, cr2instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16, cr2instance|Div0|auto_generated|divider|divider|StageOut[18]~16, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18, cr2instance|Div0|auto_generated|divider|divider|StageOut[17]~18, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21, cr2instance|Div0|auto_generated|divider|divider|StageOut[16]~21, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23, cr2instance|Div0|auto_generated|divider|divider|StageOut[15]~23, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2, cr2instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7, cr2instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8, cr2instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a30, cr2instance|Div0|auto_generated|divider|divider|StageOut[23]~30, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25, cr2instance|Div0|auto_generated|divider|divider|StageOut[22]~25, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26, cr2instance|Div0|auto_generated|divider|divider|StageOut[21]~26, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29, cr2instance|Div0|auto_generated|divider|divider|StageOut[20]~29, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1, cr2instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3, cr2instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5, cr2instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7, cr2instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, DE1_TOP, 1
instance = comp, cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8, cr2instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance1_aWideOr6_a0, cr2instance|seg7instance1|WideOr6~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance1_aWideOr5_a0, cr2instance|seg7instance1|WideOr5~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance1_aWideOr4_a0, cr2instance|seg7instance1|WideOr4~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance1_aWideOr3_a0, cr2instance|seg7instance1|WideOr3~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance1_aWideOr2_a0, cr2instance|seg7instance1|WideOr2~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance1_aWideOr1_a0, cr2instance|seg7instance1|WideOr1~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance1_aWideOr0_a0, cr2instance|seg7instance1|WideOr0~0, DE1_TOP, 1
instance = comp, cr2instance_aminutos_a0_a_a6, cr2instance|minutos[0]~6, DE1_TOP, 1
instance = comp, cr2instance_aminutos_a1_a_a8, cr2instance|minutos[1]~8, DE1_TOP, 1
instance = comp, cr2instance_aminutos_a2_a_a10, cr2instance|minutos[2]~10, DE1_TOP, 1
instance = comp, cr2instance_aminutos_a3_a_a12, cr2instance|minutos[3]~12, DE1_TOP, 1
instance = comp, cr2instance_aminutos_a5_a_a18, cr2instance|minutos[5]~18, DE1_TOP, 1
instance = comp, cr2instance_aminutos_a3_a, cr2instance|minutos[3], DE1_TOP, 1
instance = comp, cr2instance_aminutos_a4_a_a14, cr2instance|minutos[4]~14, DE1_TOP, 1
instance = comp, cr2instance_aminutos_a4_a, cr2instance|minutos[4], DE1_TOP, 1
instance = comp, cr2instance_aminutos_a5_a_a16, cr2instance|minutos[5]~16, DE1_TOP, 1
instance = comp, cr2instance_aminutos_a5_a, cr2instance|minutos[5], DE1_TOP, 1
instance = comp, cr2instance_aminutos_a0_a, cr2instance|minutos[0], DE1_TOP, 1
instance = comp, cr2instance_aLessThan3_a0, cr2instance|LessThan3~0, DE1_TOP, 1
instance = comp, cr2instance_aLessThan3_a1, cr2instance|LessThan3~1, DE1_TOP, 1
instance = comp, cr2instance_aminutos_a1_a, cr2instance|minutos[1], DE1_TOP, 1
instance = comp, cr2instance_aminutos_a2_a, cr2instance|minutos[2], DE1_TOP, 1
instance = comp, cr2instance_aMux42_a0, cr2instance|Mux42~0, DE1_TOP, 1
instance = comp, cr2instance_am_lap2_a2_a, cr2instance|m_lap2[2], DE1_TOP, 1
instance = comp, cr2instance_aMux75_a0, cr2instance|Mux75~0, DE1_TOP, 1
instance = comp, cr2instance_aMux54_a0, cr2instance|Mux54~0, DE1_TOP, 1
instance = comp, cr2instance_am_lap3_a2_a, cr2instance|m_lap3[2], DE1_TOP, 1
instance = comp, cr2instance_aMux75_a1, cr2instance|Mux75~1, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23, cr2instance|Mod1|auto_generated|divider|divider|StageOut[15]~23, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0, cr2instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0, DE1_TOP, 1
instance = comp, cr2instance_aMux39_a0, cr2instance|Mux39~0, DE1_TOP, 1
instance = comp, cr2instance_am_lap1_a5_a, cr2instance|m_lap1[5], DE1_TOP, 1
instance = comp, cr2instance_aMux72_a0, cr2instance|Mux72~0, DE1_TOP, 1
instance = comp, cr2instance_aMux51_a0, cr2instance|Mux51~0, DE1_TOP, 1
instance = comp, cr2instance_am_lap3_a5_a, cr2instance|m_lap3[5], DE1_TOP, 1
instance = comp, cr2instance_aMux72_a1, cr2instance|Mux72~1, DE1_TOP, 1
instance = comp, cr2instance_aMux40_a0, cr2instance|Mux40~0, DE1_TOP, 1
instance = comp, cr2instance_am_lap1_a4_a, cr2instance|m_lap1[4], DE1_TOP, 1
instance = comp, cr2instance_aMux52_a0, cr2instance|Mux52~0, DE1_TOP, 1
instance = comp, cr2instance_am_lap3_a4_a, cr2instance|m_lap3[4], DE1_TOP, 1
instance = comp, cr2instance_aMux73_a1, cr2instance|Mux73~1, DE1_TOP, 1
instance = comp, cr2instance_aMux41_a0, cr2instance|Mux41~0, DE1_TOP, 1
instance = comp, cr2instance_am_lap2_a3_a, cr2instance|m_lap2[3], DE1_TOP, 1
instance = comp, cr2instance_am_lap1_a3_a, cr2instance|m_lap1[3], DE1_TOP, 1
instance = comp, cr2instance_aMux74_a0, cr2instance|Mux74~0, DE1_TOP, 1
instance = comp, cr2instance_aMux74_a1, cr2instance|Mux74~1, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0, cr2instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2, cr2instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4, cr2instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6, cr2instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17, cr2instance|Mod1|auto_generated|divider|divider|StageOut[18]~17, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18, cr2instance|Mod1|auto_generated|divider|divider|StageOut[17]~18, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21, cr2instance|Mod1|auto_generated|divider|divider|StageOut[16]~21, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2, cr2instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7, cr2instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8, cr2instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27, cr2instance|Mod1|auto_generated|divider|divider|StageOut[21]~27, DE1_TOP, 1
instance = comp, cr2instance_aMux55_a0, cr2instance|Mux55~0, DE1_TOP, 1
instance = comp, cr2instance_am_lap3_a1_a, cr2instance|m_lap3[1], DE1_TOP, 1
instance = comp, cr2instance_aMux43_a0, cr2instance|Mux43~0, DE1_TOP, 1
instance = comp, cr2instance_am_lap2_a1_a, cr2instance|m_lap2[1], DE1_TOP, 1
instance = comp, cr2instance_aMux76_a1, cr2instance|Mux76~1, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance2_aWideOr6_a6, cr2instance|seg7instance2|WideOr6~6, DE1_TOP, 1
instance = comp, cr2instance_aMux56_a0, cr2instance|Mux56~0, DE1_TOP, 1
instance = comp, cr2instance_am_lap3_a0_a, cr2instance|m_lap3[0], DE1_TOP, 1
instance = comp, cr2instance_aMux44_a0, cr2instance|Mux44~0, DE1_TOP, 1
instance = comp, cr2instance_am_lap1_a0_a, cr2instance|m_lap1[0], DE1_TOP, 1
instance = comp, cr2instance_aMux77_a1, cr2instance|Mux77~1, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance2_aWideOr6_a2, cr2instance|seg7instance2|WideOr6~2, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29, cr2instance|Mod1|auto_generated|divider|divider|StageOut[20]~29, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0, cr2instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26, cr2instance|Mod1|auto_generated|divider|divider|StageOut[21]~26, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2, cr2instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25, cr2instance|Mod1|auto_generated|divider|divider|StageOut[22]~25, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4, cr2instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance2_aWideOr6_a3, cr2instance|seg7instance2|WideOr6~3, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance2_aWideOr6_a4, cr2instance|seg7instance2|WideOr6~4, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a33, cr2instance|Mod1|auto_generated|divider|divider|StageOut[23]~33, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7, cr2instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8, cr2instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance2_aWideOr6_a5, cr2instance|seg7instance2|WideOr6~5, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance2_aWideOr5_a1, cr2instance|seg7instance2|WideOr5~1, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34, cr2instance|Mod1|auto_generated|divider|divider|StageOut[22]~34, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance2_aWideOr5_a0, cr2instance|seg7instance2|WideOr5~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance2_aWideOr5_a2, cr2instance|seg7instance2|WideOr5~2, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance2_aWideOr5_a3, cr2instance|seg7instance2|WideOr5~3, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance2_aWideOr5_a4, cr2instance|seg7instance2|WideOr5~4, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32, cr2instance|Mod1|auto_generated|divider|divider|StageOut[28]~32, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30, cr2instance|Mod1|auto_generated|divider|divider|StageOut[26]~30, DE1_TOP, 1
instance = comp, cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31, cr2instance|Mod1|auto_generated|divider|divider|StageOut[27]~31, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance2_aWideOr4_a0, cr2instance|seg7instance2|WideOr4~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance2_aWideOr3_a0, cr2instance|seg7instance2|WideOr3~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance2_aWideOr2_a0, cr2instance|seg7instance2|WideOr2~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance2_aWideOr1_a0, cr2instance|seg7instance2|WideOr1~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance2_aWideOr0_a0, cr2instance|seg7instance2|WideOr0~0, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2, cr2instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4, cr2instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6, cr2instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17, cr2instance|Div1|auto_generated|divider|divider|StageOut[18]~17, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18, cr2instance|Div1|auto_generated|divider|divider|StageOut[17]~18, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20, cr2instance|Div1|auto_generated|divider|divider|StageOut[16]~20, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22, cr2instance|Div1|auto_generated|divider|divider|StageOut[15]~22, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2, cr2instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7, cr2instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8, cr2instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a30, cr2instance|Div1|auto_generated|divider|divider|StageOut[23]~30, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25, cr2instance|Div1|auto_generated|divider|divider|StageOut[22]~25, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26, cr2instance|Div1|auto_generated|divider|divider|StageOut[21]~26, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28, cr2instance|Div1|auto_generated|divider|divider|StageOut[20]~28, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1, cr2instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3, cr2instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5, cr2instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7, cr2instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7, DE1_TOP, 1
instance = comp, cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8, cr2instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance3_aWideOr6_a0, cr2instance|seg7instance3|WideOr6~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance3_aWideOr5_a0, cr2instance|seg7instance3|WideOr5~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance3_aWideOr4_a0, cr2instance|seg7instance3|WideOr4~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance3_aWideOr3_a0, cr2instance|seg7instance3|WideOr3~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance3_aWideOr2_a0, cr2instance|seg7instance3|WideOr2~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance3_aWideOr1_a0, cr2instance|seg7instance3|WideOr1~0, DE1_TOP, 1
instance = comp, cr2instance_aseg7instance3_aWideOr0_a0, cr2instance|seg7instance3|WideOr0~0, DE1_TOP, 1
instance = comp, cr2instance_aMux20_a0, cr2instance|Mux20~0, DE1_TOP, 1
instance = comp, cr2instance_ac_lap3_a0_a, cr2instance|c_lap3[0], DE1_TOP, 1
instance = comp, cr2instance_aMux6_a0, cr2instance|Mux6~0, DE1_TOP, 1
instance = comp, cr2instance_ac_lap2_a0_a, cr2instance|c_lap2[0], DE1_TOP, 1
instance = comp, cr2instance_aMux65_a0, cr2instance|Mux65~0, DE1_TOP, 1
instance = comp, cr2instance_aMux65_a1, cr2instance|Mux65~1, DE1_TOP, 1
instance = comp, cr2instance_aMux5_a0, cr2instance|Mux5~0, DE1_TOP, 1
instance = comp, cr2instance_ac_lap2_a1_a, cr2instance|c_lap2[1], DE1_TOP, 1
instance = comp, cr2instance_aMux64_a0, cr2instance|Mux64~0, DE1_TOP, 1
instance = comp, cr2instance_ac_lap1_a1_a, cr2instance|c_lap1[1], DE1_TOP, 1
instance = comp, cr2instance_aMux19_a0, cr2instance|Mux19~0, DE1_TOP, 1
instance = comp, cr2instance_ac_lap3_a1_a, cr2instance|c_lap3[1], DE1_TOP, 1
instance = comp, cr2instance_aMux64_a1, cr2instance|Mux64~1, DE1_TOP, 1
instance = comp, cr2instance_acentesimos_a2_a, cr2instance|centesimos[2], DE1_TOP, 1
instance = comp, cr2instance_aMux18_a0, cr2instance|Mux18~0, DE1_TOP, 1
instance = comp, cr2instance_ac_lap3_a2_a, cr2instance|c_lap3[2], DE1_TOP, 1
instance = comp, cr2instance_aMux4_a0, cr2instance|Mux4~0, DE1_TOP, 1
instance = comp, cr2instance_ac_lap2_a2_a, cr2instance|c_lap2[2], DE1_TOP, 1
instance = comp, cr2instance_ac_lap1_a2_a, cr2instance|c_lap1[2], DE1_TOP, 1
instance = comp, cr2instance_aMux63_a0, cr2instance|Mux63~0, DE1_TOP, 1
instance = comp, cr2instance_aMux63_a1, cr2instance|Mux63~1, DE1_TOP, 1
instance = comp, cr2instance_aMux3_a0, cr2instance|Mux3~0, DE1_TOP, 1
instance = comp, cr2instance_ac_lap2_a3_a_afeeder, cr2instance|c_lap2[3]~feeder, DE1_TOP, 1
instance = comp, cr2instance_ac_lap2_a3_a, cr2instance|c_lap2[3], DE1_TOP, 1
instance = comp, cr2instance_aMux62_a0, cr2instance|Mux62~0, DE1_TOP, 1
instance = comp, cr2instance_ac_lap1_a3_a, cr2instance|c_lap1[3], DE1_TOP, 1
instance = comp, cr2instance_aMux17_a0, cr2instance|Mux17~0, DE1_TOP, 1
instance = comp, cr2instance_ac_lap3_a3_a, cr2instance|c_lap3[3], DE1_TOP, 1
instance = comp, cr2instance_aMux62_a1, cr2instance|Mux62~1, DE1_TOP, 1
instance = comp, cr2instance_aMux16_a0, cr2instance|Mux16~0, DE1_TOP, 1
instance = comp, cr2instance_ac_lap3_a4_a, cr2instance|c_lap3[4], DE1_TOP, 1
instance = comp, cr2instance_aMux2_a0, cr2instance|Mux2~0, DE1_TOP, 1
instance = comp, cr2instance_ac_lap1_a4_a, cr2instance|c_lap1[4], DE1_TOP, 1
instance = comp, cr2instance_aMux61_a0, cr2instance|Mux61~0, DE1_TOP, 1
instance = comp, cr2instance_ac_lap2_a4_a, cr2instance|c_lap2[4], DE1_TOP, 1
instance = comp, cr2instance_aMux61_a1, cr2instance|Mux61~1, DE1_TOP, 1
instance = comp, cr2instance_aMux15_a0, cr2instance|Mux15~0, DE1_TOP, 1
instance = comp, cr2instance_ac_lap3_a5_a, cr2instance|c_lap3[5], DE1_TOP, 1
instance = comp, cr2instance_aMux1_a0, cr2instance|Mux1~0, DE1_TOP, 1
instance = comp, cr2instance_ac_lap1_a5_a, cr2instance|c_lap1[5], DE1_TOP, 1
instance = comp, cr2instance_aMux60_a0, cr2instance|Mux60~0, DE1_TOP, 1
instance = comp, cr2instance_aMux60_a1, cr2instance|Mux60~1, DE1_TOP, 1
instance = comp, cr2instance_acentesimos_a6_a_a20, cr2instance|centesimos[6]~20, DE1_TOP, 1
instance = comp, cr2instance_acentesimos_a6_a, cr2instance|centesimos[6], DE1_TOP, 1
instance = comp, cr2instance_aMux0_a0, cr2instance|Mux0~0, DE1_TOP, 1
instance = comp, cr2instance_ac_lap1_a6_a, cr2instance|c_lap1[6], DE1_TOP, 1
instance = comp, cr2instance_aMux59_a0, cr2instance|Mux59~0, DE1_TOP, 1
instance = comp, cr2instance_aMux14_a0, cr2instance|Mux14~0, DE1_TOP, 1
instance = comp, cr2instance_ac_lap3_a6_a, cr2instance|c_lap3[6], DE1_TOP, 1
instance = comp, cr2instance_ac_lap2_a6_a, cr2instance|c_lap2[6], DE1_TOP, 1
instance = comp, cr2instance_aMux59_a1, cr2instance|Mux59~1, DE1_TOP, 1
instance = comp, SD_DAT3_aI, SD_DAT3, DE1_TOP, 1
instance = comp, SD_CMD_aI, SD_CMD, DE1_TOP, 1
instance = comp, DRAM_DQ_a0_a_aI, DRAM_DQ[0], DE1_TOP, 1
instance = comp, DRAM_DQ_a1_a_aI, DRAM_DQ[1], DE1_TOP, 1
instance = comp, DRAM_DQ_a2_a_aI, DRAM_DQ[2], DE1_TOP, 1
instance = comp, DRAM_DQ_a3_a_aI, DRAM_DQ[3], DE1_TOP, 1
instance = comp, DRAM_DQ_a4_a_aI, DRAM_DQ[4], DE1_TOP, 1
instance = comp, DRAM_DQ_a5_a_aI, DRAM_DQ[5], DE1_TOP, 1
instance = comp, DRAM_DQ_a6_a_aI, DRAM_DQ[6], DE1_TOP, 1
instance = comp, DRAM_DQ_a7_a_aI, DRAM_DQ[7], DE1_TOP, 1
instance = comp, DRAM_DQ_a8_a_aI, DRAM_DQ[8], DE1_TOP, 1
instance = comp, DRAM_DQ_a9_a_aI, DRAM_DQ[9], DE1_TOP, 1
instance = comp, DRAM_DQ_a10_a_aI, DRAM_DQ[10], DE1_TOP, 1
instance = comp, DRAM_DQ_a11_a_aI, DRAM_DQ[11], DE1_TOP, 1
instance = comp, DRAM_DQ_a12_a_aI, DRAM_DQ[12], DE1_TOP, 1
instance = comp, DRAM_DQ_a13_a_aI, DRAM_DQ[13], DE1_TOP, 1
instance = comp, DRAM_DQ_a14_a_aI, DRAM_DQ[14], DE1_TOP, 1
instance = comp, DRAM_DQ_a15_a_aI, DRAM_DQ[15], DE1_TOP, 1
instance = comp, FL_DQ_a0_a_aI, FL_DQ[0], DE1_TOP, 1
instance = comp, FL_DQ_a1_a_aI, FL_DQ[1], DE1_TOP, 1
instance = comp, FL_DQ_a2_a_aI, FL_DQ[2], DE1_TOP, 1
instance = comp, FL_DQ_a3_a_aI, FL_DQ[3], DE1_TOP, 1
instance = comp, FL_DQ_a4_a_aI, FL_DQ[4], DE1_TOP, 1
instance = comp, FL_DQ_a5_a_aI, FL_DQ[5], DE1_TOP, 1
instance = comp, FL_DQ_a6_a_aI, FL_DQ[6], DE1_TOP, 1
instance = comp, FL_DQ_a7_a_aI, FL_DQ[7], DE1_TOP, 1
instance = comp, SRAM_DQ_a0_a_aI, SRAM_DQ[0], DE1_TOP, 1
instance = comp, SRAM_DQ_a1_a_aI, SRAM_DQ[1], DE1_TOP, 1
instance = comp, SRAM_DQ_a2_a_aI, SRAM_DQ[2], DE1_TOP, 1
instance = comp, SRAM_DQ_a3_a_aI, SRAM_DQ[3], DE1_TOP, 1
instance = comp, SRAM_DQ_a4_a_aI, SRAM_DQ[4], DE1_TOP, 1
instance = comp, SRAM_DQ_a5_a_aI, SRAM_DQ[5], DE1_TOP, 1
instance = comp, SRAM_DQ_a6_a_aI, SRAM_DQ[6], DE1_TOP, 1
instance = comp, SRAM_DQ_a7_a_aI, SRAM_DQ[7], DE1_TOP, 1
instance = comp, SRAM_DQ_a8_a_aI, SRAM_DQ[8], DE1_TOP, 1
instance = comp, SRAM_DQ_a9_a_aI, SRAM_DQ[9], DE1_TOP, 1
instance = comp, SRAM_DQ_a10_a_aI, SRAM_DQ[10], DE1_TOP, 1
instance = comp, SRAM_DQ_a11_a_aI, SRAM_DQ[11], DE1_TOP, 1
instance = comp, SRAM_DQ_a12_a_aI, SRAM_DQ[12], DE1_TOP, 1
instance = comp, SRAM_DQ_a13_a_aI, SRAM_DQ[13], DE1_TOP, 1
instance = comp, SRAM_DQ_a14_a_aI, SRAM_DQ[14], DE1_TOP, 1
instance = comp, SRAM_DQ_a15_a_aI, SRAM_DQ[15], DE1_TOP, 1
instance = comp, SD_DAT_aI, SD_DAT, DE1_TOP, 1
instance = comp, I2C_SDAT_aI, I2C_SDAT, DE1_TOP, 1
instance = comp, AUD_ADCLRCK_aI, AUD_ADCLRCK, DE1_TOP, 1
instance = comp, AUD_DACLRCK_aI, AUD_DACLRCK, DE1_TOP, 1
instance = comp, AUD_BCLK_aI, AUD_BCLK, DE1_TOP, 1
instance = comp, GPIO_0_a0_a_aI, GPIO_0[0], DE1_TOP, 1
instance = comp, GPIO_0_a1_a_aI, GPIO_0[1], DE1_TOP, 1
instance = comp, GPIO_0_a2_a_aI, GPIO_0[2], DE1_TOP, 1
instance = comp, GPIO_0_a3_a_aI, GPIO_0[3], DE1_TOP, 1
instance = comp, GPIO_0_a4_a_aI, GPIO_0[4], DE1_TOP, 1
instance = comp, GPIO_0_a5_a_aI, GPIO_0[5], DE1_TOP, 1
instance = comp, GPIO_0_a6_a_aI, GPIO_0[6], DE1_TOP, 1
instance = comp, GPIO_0_a7_a_aI, GPIO_0[7], DE1_TOP, 1
instance = comp, GPIO_0_a8_a_aI, GPIO_0[8], DE1_TOP, 1
instance = comp, GPIO_0_a9_a_aI, GPIO_0[9], DE1_TOP, 1
instance = comp, GPIO_0_a10_a_aI, GPIO_0[10], DE1_TOP, 1
instance = comp, GPIO_0_a11_a_aI, GPIO_0[11], DE1_TOP, 1
instance = comp, GPIO_0_a12_a_aI, GPIO_0[12], DE1_TOP, 1
instance = comp, GPIO_0_a13_a_aI, GPIO_0[13], DE1_TOP, 1
instance = comp, GPIO_0_a14_a_aI, GPIO_0[14], DE1_TOP, 1
instance = comp, GPIO_0_a15_a_aI, GPIO_0[15], DE1_TOP, 1
instance = comp, GPIO_0_a16_a_aI, GPIO_0[16], DE1_TOP, 1
instance = comp, GPIO_0_a17_a_aI, GPIO_0[17], DE1_TOP, 1
instance = comp, GPIO_0_a18_a_aI, GPIO_0[18], DE1_TOP, 1
instance = comp, GPIO_0_a19_a_aI, GPIO_0[19], DE1_TOP, 1
instance = comp, GPIO_0_a20_a_aI, GPIO_0[20], DE1_TOP, 1
instance = comp, GPIO_0_a21_a_aI, GPIO_0[21], DE1_TOP, 1
instance = comp, GPIO_0_a22_a_aI, GPIO_0[22], DE1_TOP, 1
instance = comp, GPIO_0_a23_a_aI, GPIO_0[23], DE1_TOP, 1
instance = comp, GPIO_0_a24_a_aI, GPIO_0[24], DE1_TOP, 1
instance = comp, GPIO_0_a25_a_aI, GPIO_0[25], DE1_TOP, 1
instance = comp, GPIO_0_a26_a_aI, GPIO_0[26], DE1_TOP, 1
instance = comp, GPIO_0_a27_a_aI, GPIO_0[27], DE1_TOP, 1
instance = comp, GPIO_0_a28_a_aI, GPIO_0[28], DE1_TOP, 1
instance = comp, GPIO_0_a29_a_aI, GPIO_0[29], DE1_TOP, 1
instance = comp, GPIO_0_a30_a_aI, GPIO_0[30], DE1_TOP, 1
instance = comp, GPIO_0_a31_a_aI, GPIO_0[31], DE1_TOP, 1
instance = comp, GPIO_0_a32_a_aI, GPIO_0[32], DE1_TOP, 1
instance = comp, GPIO_0_a33_a_aI, GPIO_0[33], DE1_TOP, 1
instance = comp, GPIO_0_a34_a_aI, GPIO_0[34], DE1_TOP, 1
instance = comp, GPIO_0_a35_a_aI, GPIO_0[35], DE1_TOP, 1
instance = comp, GPIO_1_a0_a_aI, GPIO_1[0], DE1_TOP, 1
instance = comp, GPIO_1_a1_a_aI, GPIO_1[1], DE1_TOP, 1
instance = comp, GPIO_1_a2_a_aI, GPIO_1[2], DE1_TOP, 1
instance = comp, GPIO_1_a3_a_aI, GPIO_1[3], DE1_TOP, 1
instance = comp, GPIO_1_a4_a_aI, GPIO_1[4], DE1_TOP, 1
instance = comp, GPIO_1_a5_a_aI, GPIO_1[5], DE1_TOP, 1
instance = comp, GPIO_1_a6_a_aI, GPIO_1[6], DE1_TOP, 1
instance = comp, GPIO_1_a7_a_aI, GPIO_1[7], DE1_TOP, 1
instance = comp, GPIO_1_a8_a_aI, GPIO_1[8], DE1_TOP, 1
instance = comp, GPIO_1_a9_a_aI, GPIO_1[9], DE1_TOP, 1
instance = comp, GPIO_1_a10_a_aI, GPIO_1[10], DE1_TOP, 1
instance = comp, GPIO_1_a11_a_aI, GPIO_1[11], DE1_TOP, 1
instance = comp, GPIO_1_a12_a_aI, GPIO_1[12], DE1_TOP, 1
instance = comp, GPIO_1_a13_a_aI, GPIO_1[13], DE1_TOP, 1
instance = comp, GPIO_1_a14_a_aI, GPIO_1[14], DE1_TOP, 1
instance = comp, GPIO_1_a15_a_aI, GPIO_1[15], DE1_TOP, 1
instance = comp, GPIO_1_a16_a_aI, GPIO_1[16], DE1_TOP, 1
instance = comp, GPIO_1_a17_a_aI, GPIO_1[17], DE1_TOP, 1
instance = comp, GPIO_1_a18_a_aI, GPIO_1[18], DE1_TOP, 1
instance = comp, GPIO_1_a19_a_aI, GPIO_1[19], DE1_TOP, 1
instance = comp, GPIO_1_a20_a_aI, GPIO_1[20], DE1_TOP, 1
instance = comp, GPIO_1_a21_a_aI, GPIO_1[21], DE1_TOP, 1
instance = comp, GPIO_1_a22_a_aI, GPIO_1[22], DE1_TOP, 1
instance = comp, GPIO_1_a23_a_aI, GPIO_1[23], DE1_TOP, 1
instance = comp, GPIO_1_a24_a_aI, GPIO_1[24], DE1_TOP, 1
instance = comp, GPIO_1_a25_a_aI, GPIO_1[25], DE1_TOP, 1
instance = comp, GPIO_1_a26_a_aI, GPIO_1[26], DE1_TOP, 1
instance = comp, GPIO_1_a27_a_aI, GPIO_1[27], DE1_TOP, 1
instance = comp, GPIO_1_a28_a_aI, GPIO_1[28], DE1_TOP, 1
instance = comp, GPIO_1_a29_a_aI, GPIO_1[29], DE1_TOP, 1
instance = comp, GPIO_1_a30_a_aI, GPIO_1[30], DE1_TOP, 1
instance = comp, GPIO_1_a31_a_aI, GPIO_1[31], DE1_TOP, 1
instance = comp, GPIO_1_a32_a_aI, GPIO_1[32], DE1_TOP, 1
instance = comp, GPIO_1_a33_a_aI, GPIO_1[33], DE1_TOP, 1
instance = comp, GPIO_1_a34_a_aI, GPIO_1[34], DE1_TOP, 1
instance = comp, GPIO_1_a35_a_aI, GPIO_1[35], DE1_TOP, 1
instance = comp, CLOCK_24_a0_a_aI, CLOCK_24[0], DE1_TOP, 1
instance = comp, CLOCK_24_a1_a_aI, CLOCK_24[1], DE1_TOP, 1
instance = comp, CLOCK_27_a0_a_aI, CLOCK_27[0], DE1_TOP, 1
instance = comp, CLOCK_27_a1_a_aI, CLOCK_27[1], DE1_TOP, 1
instance = comp, EXT_CLOCK_aI, EXT_CLOCK, DE1_TOP, 1
instance = comp, KEY_a3_a_aI, KEY[3], DE1_TOP, 1
instance = comp, SW_a2_a_aI, SW[2], DE1_TOP, 1
instance = comp, SW_a3_a_aI, SW[3], DE1_TOP, 1
instance = comp, SW_a4_a_aI, SW[4], DE1_TOP, 1
instance = comp, SW_a5_a_aI, SW[5], DE1_TOP, 1
instance = comp, SW_a6_a_aI, SW[6], DE1_TOP, 1
instance = comp, SW_a7_a_aI, SW[7], DE1_TOP, 1
instance = comp, SW_a8_a_aI, SW[8], DE1_TOP, 1
instance = comp, SW_a9_a_aI, SW[9], DE1_TOP, 1
instance = comp, HEX0_a0_a_aI, HEX0[0], DE1_TOP, 1
instance = comp, HEX0_a1_a_aI, HEX0[1], DE1_TOP, 1
instance = comp, HEX0_a2_a_aI, HEX0[2], DE1_TOP, 1
instance = comp, HEX0_a3_a_aI, HEX0[3], DE1_TOP, 1
instance = comp, HEX0_a4_a_aI, HEX0[4], DE1_TOP, 1
instance = comp, HEX0_a5_a_aI, HEX0[5], DE1_TOP, 1
instance = comp, HEX0_a6_a_aI, HEX0[6], DE1_TOP, 1
instance = comp, HEX1_a0_a_aI, HEX1[0], DE1_TOP, 1
instance = comp, HEX1_a1_a_aI, HEX1[1], DE1_TOP, 1
instance = comp, HEX1_a2_a_aI, HEX1[2], DE1_TOP, 1
instance = comp, HEX1_a3_a_aI, HEX1[3], DE1_TOP, 1
instance = comp, HEX1_a4_a_aI, HEX1[4], DE1_TOP, 1
instance = comp, HEX1_a5_a_aI, HEX1[5], DE1_TOP, 1
instance = comp, HEX1_a6_a_aI, HEX1[6], DE1_TOP, 1
instance = comp, HEX2_a0_a_aI, HEX2[0], DE1_TOP, 1
instance = comp, HEX2_a1_a_aI, HEX2[1], DE1_TOP, 1
instance = comp, HEX2_a2_a_aI, HEX2[2], DE1_TOP, 1
instance = comp, HEX2_a3_a_aI, HEX2[3], DE1_TOP, 1
instance = comp, HEX2_a4_a_aI, HEX2[4], DE1_TOP, 1
instance = comp, HEX2_a5_a_aI, HEX2[5], DE1_TOP, 1
instance = comp, HEX2_a6_a_aI, HEX2[6], DE1_TOP, 1
instance = comp, HEX3_a0_a_aI, HEX3[0], DE1_TOP, 1
instance = comp, HEX3_a1_a_aI, HEX3[1], DE1_TOP, 1
instance = comp, HEX3_a2_a_aI, HEX3[2], DE1_TOP, 1
instance = comp, HEX3_a3_a_aI, HEX3[3], DE1_TOP, 1
instance = comp, HEX3_a4_a_aI, HEX3[4], DE1_TOP, 1
instance = comp, HEX3_a5_a_aI, HEX3[5], DE1_TOP, 1
instance = comp, HEX3_a6_a_aI, HEX3[6], DE1_TOP, 1
instance = comp, LEDG_a0_a_aI, LEDG[0], DE1_TOP, 1
instance = comp, LEDG_a1_a_aI, LEDG[1], DE1_TOP, 1
instance = comp, LEDG_a2_a_aI, LEDG[2], DE1_TOP, 1
instance = comp, LEDG_a3_a_aI, LEDG[3], DE1_TOP, 1
instance = comp, LEDG_a4_a_aI, LEDG[4], DE1_TOP, 1
instance = comp, LEDG_a5_a_aI, LEDG[5], DE1_TOP, 1
instance = comp, LEDG_a6_a_aI, LEDG[6], DE1_TOP, 1
instance = comp, LEDG_a7_a_aI, LEDG[7], DE1_TOP, 1
instance = comp, LEDR_a0_a_aI, LEDR[0], DE1_TOP, 1
instance = comp, LEDR_a1_a_aI, LEDR[1], DE1_TOP, 1
instance = comp, LEDR_a2_a_aI, LEDR[2], DE1_TOP, 1
instance = comp, LEDR_a3_a_aI, LEDR[3], DE1_TOP, 1
instance = comp, LEDR_a4_a_aI, LEDR[4], DE1_TOP, 1
instance = comp, LEDR_a5_a_aI, LEDR[5], DE1_TOP, 1
instance = comp, LEDR_a6_a_aI, LEDR[6], DE1_TOP, 1
instance = comp, LEDR_a7_a_aI, LEDR[7], DE1_TOP, 1
instance = comp, LEDR_a8_a_aI, LEDR[8], DE1_TOP, 1
instance = comp, LEDR_a9_a_aI, LEDR[9], DE1_TOP, 1
instance = comp, UART_TXD_aI, UART_TXD, DE1_TOP, 1
instance = comp, UART_RXD_aI, UART_RXD, DE1_TOP, 1
instance = comp, DRAM_ADDR_a0_a_aI, DRAM_ADDR[0], DE1_TOP, 1
instance = comp, DRAM_ADDR_a1_a_aI, DRAM_ADDR[1], DE1_TOP, 1
instance = comp, DRAM_ADDR_a2_a_aI, DRAM_ADDR[2], DE1_TOP, 1
instance = comp, DRAM_ADDR_a3_a_aI, DRAM_ADDR[3], DE1_TOP, 1
instance = comp, DRAM_ADDR_a4_a_aI, DRAM_ADDR[4], DE1_TOP, 1
instance = comp, DRAM_ADDR_a5_a_aI, DRAM_ADDR[5], DE1_TOP, 1
instance = comp, DRAM_ADDR_a6_a_aI, DRAM_ADDR[6], DE1_TOP, 1
instance = comp, DRAM_ADDR_a7_a_aI, DRAM_ADDR[7], DE1_TOP, 1
instance = comp, DRAM_ADDR_a8_a_aI, DRAM_ADDR[8], DE1_TOP, 1
instance = comp, DRAM_ADDR_a9_a_aI, DRAM_ADDR[9], DE1_TOP, 1
instance = comp, DRAM_ADDR_a10_a_aI, DRAM_ADDR[10], DE1_TOP, 1
instance = comp, DRAM_ADDR_a11_a_aI, DRAM_ADDR[11], DE1_TOP, 1
instance = comp, DRAM_LDQM_aI, DRAM_LDQM, DE1_TOP, 1
instance = comp, DRAM_UDQM_aI, DRAM_UDQM, DE1_TOP, 1
instance = comp, DRAM_WE_N_aI, DRAM_WE_N, DE1_TOP, 1
instance = comp, DRAM_CAS_N_aI, DRAM_CAS_N, DE1_TOP, 1
instance = comp, DRAM_RAS_N_aI, DRAM_RAS_N, DE1_TOP, 1
instance = comp, DRAM_CS_N_aI, DRAM_CS_N, DE1_TOP, 1
instance = comp, DRAM_BA_0_aI, DRAM_BA_0, DE1_TOP, 1
instance = comp, DRAM_BA_1_aI, DRAM_BA_1, DE1_TOP, 1
instance = comp, DRAM_CLK_aI, DRAM_CLK, DE1_TOP, 1
instance = comp, DRAM_CKE_aI, DRAM_CKE, DE1_TOP, 1
instance = comp, FL_ADDR_a0_a_aI, FL_ADDR[0], DE1_TOP, 1
instance = comp, FL_ADDR_a1_a_aI, FL_ADDR[1], DE1_TOP, 1
instance = comp, FL_ADDR_a2_a_aI, FL_ADDR[2], DE1_TOP, 1
instance = comp, FL_ADDR_a3_a_aI, FL_ADDR[3], DE1_TOP, 1
instance = comp, FL_ADDR_a4_a_aI, FL_ADDR[4], DE1_TOP, 1
instance = comp, FL_ADDR_a5_a_aI, FL_ADDR[5], DE1_TOP, 1
instance = comp, FL_ADDR_a6_a_aI, FL_ADDR[6], DE1_TOP, 1
instance = comp, FL_ADDR_a7_a_aI, FL_ADDR[7], DE1_TOP, 1
instance = comp, FL_ADDR_a8_a_aI, FL_ADDR[8], DE1_TOP, 1
instance = comp, FL_ADDR_a9_a_aI, FL_ADDR[9], DE1_TOP, 1
instance = comp, FL_ADDR_a10_a_aI, FL_ADDR[10], DE1_TOP, 1
instance = comp, FL_ADDR_a11_a_aI, FL_ADDR[11], DE1_TOP, 1
instance = comp, FL_ADDR_a12_a_aI, FL_ADDR[12], DE1_TOP, 1
instance = comp, FL_ADDR_a13_a_aI, FL_ADDR[13], DE1_TOP, 1
instance = comp, FL_ADDR_a14_a_aI, FL_ADDR[14], DE1_TOP, 1
instance = comp, FL_ADDR_a15_a_aI, FL_ADDR[15], DE1_TOP, 1
instance = comp, FL_ADDR_a16_a_aI, FL_ADDR[16], DE1_TOP, 1
instance = comp, FL_ADDR_a17_a_aI, FL_ADDR[17], DE1_TOP, 1
instance = comp, FL_ADDR_a18_a_aI, FL_ADDR[18], DE1_TOP, 1
instance = comp, FL_ADDR_a19_a_aI, FL_ADDR[19], DE1_TOP, 1
instance = comp, FL_ADDR_a20_a_aI, FL_ADDR[20], DE1_TOP, 1
instance = comp, FL_ADDR_a21_a_aI, FL_ADDR[21], DE1_TOP, 1
instance = comp, FL_WE_N_aI, FL_WE_N, DE1_TOP, 1
instance = comp, FL_RST_N_aI, FL_RST_N, DE1_TOP, 1
instance = comp, FL_OE_N_aI, FL_OE_N, DE1_TOP, 1
instance = comp, FL_CE_N_aI, FL_CE_N, DE1_TOP, 1
instance = comp, SRAM_ADDR_a0_a_aI, SRAM_ADDR[0], DE1_TOP, 1
instance = comp, SRAM_ADDR_a1_a_aI, SRAM_ADDR[1], DE1_TOP, 1
instance = comp, SRAM_ADDR_a2_a_aI, SRAM_ADDR[2], DE1_TOP, 1
instance = comp, SRAM_ADDR_a3_a_aI, SRAM_ADDR[3], DE1_TOP, 1
instance = comp, SRAM_ADDR_a4_a_aI, SRAM_ADDR[4], DE1_TOP, 1
instance = comp, SRAM_ADDR_a5_a_aI, SRAM_ADDR[5], DE1_TOP, 1
instance = comp, SRAM_ADDR_a6_a_aI, SRAM_ADDR[6], DE1_TOP, 1
instance = comp, SRAM_ADDR_a7_a_aI, SRAM_ADDR[7], DE1_TOP, 1
instance = comp, SRAM_ADDR_a8_a_aI, SRAM_ADDR[8], DE1_TOP, 1
instance = comp, SRAM_ADDR_a9_a_aI, SRAM_ADDR[9], DE1_TOP, 1
instance = comp, SRAM_ADDR_a10_a_aI, SRAM_ADDR[10], DE1_TOP, 1
instance = comp, SRAM_ADDR_a11_a_aI, SRAM_ADDR[11], DE1_TOP, 1
instance = comp, SRAM_ADDR_a12_a_aI, SRAM_ADDR[12], DE1_TOP, 1
instance = comp, SRAM_ADDR_a13_a_aI, SRAM_ADDR[13], DE1_TOP, 1
instance = comp, SRAM_ADDR_a14_a_aI, SRAM_ADDR[14], DE1_TOP, 1
instance = comp, SRAM_ADDR_a15_a_aI, SRAM_ADDR[15], DE1_TOP, 1
instance = comp, SRAM_ADDR_a16_a_aI, SRAM_ADDR[16], DE1_TOP, 1
instance = comp, SRAM_ADDR_a17_a_aI, SRAM_ADDR[17], DE1_TOP, 1
instance = comp, SRAM_UB_N_aI, SRAM_UB_N, DE1_TOP, 1
instance = comp, SRAM_LB_N_aI, SRAM_LB_N, DE1_TOP, 1
instance = comp, SRAM_WE_N_aI, SRAM_WE_N, DE1_TOP, 1
instance = comp, SRAM_CE_N_aI, SRAM_CE_N, DE1_TOP, 1
instance = comp, SRAM_OE_N_aI, SRAM_OE_N, DE1_TOP, 1
instance = comp, SD_CLK_aI, SD_CLK, DE1_TOP, 1
instance = comp, TDI_aI, TDI, DE1_TOP, 1
instance = comp, TCK_aI, TCK, DE1_TOP, 1
instance = comp, TCS_aI, TCS, DE1_TOP, 1
instance = comp, TDO_aI, TDO, DE1_TOP, 1
instance = comp, I2C_SCLK_aI, I2C_SCLK, DE1_TOP, 1
instance = comp, PS2_DAT_aI, PS2_DAT, DE1_TOP, 1
instance = comp, PS2_CLK_aI, PS2_CLK, DE1_TOP, 1
instance = comp, VGA_HS_aI, VGA_HS, DE1_TOP, 1
instance = comp, VGA_VS_aI, VGA_VS, DE1_TOP, 1
instance = comp, VGA_R_a0_a_aI, VGA_R[0], DE1_TOP, 1
instance = comp, VGA_R_a1_a_aI, VGA_R[1], DE1_TOP, 1
instance = comp, VGA_R_a2_a_aI, VGA_R[2], DE1_TOP, 1
instance = comp, VGA_R_a3_a_aI, VGA_R[3], DE1_TOP, 1
instance = comp, VGA_G_a0_a_aI, VGA_G[0], DE1_TOP, 1
instance = comp, VGA_G_a1_a_aI, VGA_G[1], DE1_TOP, 1
instance = comp, VGA_G_a2_a_aI, VGA_G[2], DE1_TOP, 1
instance = comp, VGA_G_a3_a_aI, VGA_G[3], DE1_TOP, 1
instance = comp, VGA_B_a0_a_aI, VGA_B[0], DE1_TOP, 1
instance = comp, VGA_B_a1_a_aI, VGA_B[1], DE1_TOP, 1
instance = comp, VGA_B_a2_a_aI, VGA_B[2], DE1_TOP, 1
instance = comp, VGA_B_a3_a_aI, VGA_B[3], DE1_TOP, 1
instance = comp, AUD_ADCDAT_aI, AUD_ADCDAT, DE1_TOP, 1
instance = comp, AUD_DACDAT_aI, AUD_DACDAT, DE1_TOP, 1
instance = comp, AUD_XCK_aI, AUD_XCK, DE1_TOP, 1
