read -sv run_verilog_mid/adder_32b_18_57_93cedf120abd6461f202fd1ea522265d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_57_93cedf120abd6461f202fd1ea522265d_yosys.v
