// Seed: 1655277567
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4[1'h0] = id_5;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input uwire id_2,
    output supply1 id_3,
    output wand id_4,
    input wor id_5,
    input supply0 id_6,
    output uwire id_7,
    input supply0 id_8,
    output wire id_9
);
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  wand id_19 = id_5;
  wire id_20;
  supply0 id_21 = 1'b0;
  assign id_21 = 1'b0;
  wire id_22;
  import id_23::*;
  module_0 modCall_1 (
      id_21,
      id_12,
      id_14,
      id_23,
      id_12,
      id_20,
      id_14
  );
  assign id_23[1] = 1;
  wire id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31;
endmodule
