// Seed: 502755738
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  assign module_2.id_3 = 0;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_5, id_6, id_7, id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_6
  );
  assign id_7 = 1;
  xnor primCall (id_3, id_8, id_7, id_5);
endmodule
module module_2 (
    input uwire id_0,
    input tri1 id_1,
    output tri id_2,
    input uwire id_3,
    input uwire id_4 id_8,
    input tri id_5,
    output tri0 id_6
);
  wire id_9;
  wire id_10;
  wire id_11, id_12, id_13, id_14;
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_15,
      id_10,
      id_14,
      id_10
  );
  tri0 id_17, id_18;
  generate
    assign id_18 = id_4;
  endgenerate
endmodule
