INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ros3142/Desktop/RTL Projects/ES91r_Mitchell_Sharum/ES91r_Mitchell_Sharum.srcs/sources_1/new/crc_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ros3142/Desktop/RTL Projects/ES91r_Mitchell_Sharum/ES91r_Mitchell_Sharum.srcs/sources_1/new/eth_mac_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ros3142/Desktop/RTL Projects/ES91r_Mitchell_Sharum/ES91r_Mitchell_Sharum.srcs/sources_1/new/tb_eth_mac_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_eth_mac_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ros3142/Desktop/RTL Projects/ES91r_Mitchell_Sharum/ES91r_Mitchell_Sharum.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ros3142/Desktop/RTL Projects/ES91r_Mitchell_Sharum/ES91r_Mitchell_Sharum.srcs/sources_1/new/tb_crc_gen.sv" into library xil_defaultlib
