Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May 12 17:21:42 2025
| Host         : MYBOYY running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    57 |
|    Minimum number of control sets                        |    57 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    57 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    40 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              73 |           28 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             108 |           45 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-------------------------------------------------------+-----------------------------+------------------+----------------+--------------+
|        Clock Signal        |                     Enable Signal                     |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-------------------------------------------------------+-----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_0_63_0_0_i_1__0_n_0      |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_0_63_0_0_i_1_n_0      |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_0_127_0_0_i_1_n_0     |                             |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_0_127_0_0_i_1__0_n_0     |                             |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG             | controller/state                                      | reset_IBUF                  |                2 |              4 |         2.00 |
|  controller/pixel_clk_BUFG |                                                       | controller/red[3]_i_1_n_0   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_1280_1535_0_0_i_1__0_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_0_255_0_0_i_1__0_n_0     |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_2048_2303_0_0_i_1__0_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_3328_3583_0_0_i_1__0_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_3584_3839_0_0_i_1__0_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_3328_3583_0_0_i_1_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_3840_4095_0_0_i_1__0_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_4096_4351_0_0_i_1__0_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_1024_1279_0_0_i_1__0_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/neighbor_idx[3]_i_1_n_0                    | reset_IBUF                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_1792_2047_0_0_i_1__0_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_768_1023_0_0_i_1__0_n_0  |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_512_767_0_0_i_1__0_n_0   |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_4352_4607_0_0_i_1__0_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_256_511_0_0_i_1_n_0   |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/E[0]                          | reset_IBUF                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_2048_2303_0_0_i_1_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_1792_2047_0_0_i_1_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_2560_2815_0_0_i_1_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_0_255_0_0_i_1_n_0     |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_4352_4607_0_0_i_1_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_1280_1535_0_0_i_1_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_256_511_0_0_i_1__0_n_0   |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_2304_2559_0_0_i_1_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_4096_4351_0_0_i_1_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_3072_3327_0_0_i_1_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_2816_3071_0_0_i_1_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_1536_1791_0_0_i_1_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_1024_1279_0_0_i_1_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_3840_4095_0_0_i_1_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_512_767_0_0_i_1_n_0   |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_768_1023_0_0_i_1_n_0  |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/current_grid/mem_reg_3584_3839_0_0_i_1_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_1536_1791_0_0_i_1__0_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_2304_2559_0_0_i_1__0_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_2816_3071_0_0_i_1__0_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_2560_2815_0_0_i_1__0_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/next_grid/mem_reg_3072_3327_0_0_i_1__0_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | controller/cursor_y                                   | reset_IBUF                  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG             | controller/update_y[5]_i_1_n_0                        | reset_IBUF                  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG             | controller/cursor_x                                   | reset_IBUF                  |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG             | controller/update_x[6]_i_1_n_0                        | reset_IBUF                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG             | controller/btn_sample                                 | reset_IBUF                  |                2 |              8 |         4.00 |
|  controller/pixel_clk_BUFG |                                                       | controller/green[3]_i_1_n_0 |                3 |              8 |         2.67 |
|  controller/pixel_clk_BUFG |                                                       | reset_IBUF                  |                5 |             10 |         2.00 |
|  controller/pixel_clk_BUFG | controller/v_count                                    | reset_IBUF                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG             | controller/clear_addr[12]_i_1_n_0                     | reset_IBUF                  |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG             | controller/copy_addr[12]_i_1_n_0                      | reset_IBUF                  |                6 |             13 |         2.17 |
|  clk_IBUF_BUFG             | controller/next_addr[12]_i_1_n_0                      | reset_IBUF                  |                6 |             13 |         2.17 |
|  clk_IBUF_BUFG             | controller/curr_addr[12]_i_1_n_0                      | reset_IBUF                  |                9 |             13 |         1.44 |
|  clk_IBUF_BUFG             |                                                       | reset_IBUF                  |               23 |             63 |         2.74 |
+----------------------------+-------------------------------------------------------+-----------------------------+------------------+----------------+--------------+


