	component clk_pll is
		port (
			reset_reset_n                     : in  std_logic := 'X'; -- reset_n
			clk_clk                           : in  std_logic := 'X'; -- clk
			clk_o_clk                         : out std_logic;        -- clk
			altpll_0_areset_conduit_export    : in  std_logic := 'X'; -- export
			altpll_0_locked_conduit_export    : out std_logic;        -- export
			altpll_0_phasedone_conduit_export : out std_logic         -- export
		);
	end component clk_pll;

