<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: CAN</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__PAC55xx__can.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">CAN<div class="ingroups"><a class="el" href="group__PAC55xx__defines.html">PAC55xx Defines</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>CAN definitions for the Qorvo PAC55xx series of microcontrollers.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for CAN:</div>
<div class="dyncontent">
<div class="center"><img src="group__PAC55xx__can.png" border="0" usemap="#agroup____PAC55xx____can" alt=""/></div>
<map name="agroup____PAC55xx____can" id="agroup____PAC55xx____can">
<area shape="rect" title="CAN definitions for the Qorvo PAC55xx series of microcontrollers." alt="" coords="185,390,236,415"/>
<area shape="rect" href="group__can__acr__bits.html" title="CAN Acceptance Code/Mask Register." alt="" coords="311,5,477,45"/>
<area shape="rect" href="group__can__alc__txrxerr__ecc.html" title=" " alt="" coords="307,69,481,109"/>
<area shape="rect" href="group__can__bit__masks.html" title=" " alt="" coords="309,133,479,173"/>
<area shape="rect" href="group__can__btr01__rmc__imr.html" title=" " alt="" coords="299,197,489,237"/>
<area shape="rect" href="group__can__btr0__bits.html" title="CAN Bus Timing 0 Register bit definitions." alt="" coords="294,262,494,287"/>
<area shape="rect" href="group__can__btr1__bits.html" title="CAN Bus Timing 1 Register bit definitions." alt="" coords="295,311,493,337"/>
<area shape="rect" href="group__can__cmr__bits.html" title="CAN Command Register." alt="" coords="305,361,483,386"/>
<area shape="rect" href="group__can__ecc__bits.html" title="CAN Error Code Capture Register bit definitions." alt="" coords="305,411,483,451"/>
<area shape="rect" href="group__can__imr__bits.html" title="CAN Interrupt Mask Register bit definitions." alt="" coords="321,475,467,501"/>
<area shape="rect" href="group__can__isr__bits.html" title="CAN Interrupt Status Register bit definitions." alt="" coords="317,525,471,565"/>
<area shape="rect" href="group__can__isr__sr__cmr__mr.html" title=" " alt="" coords="284,590,504,615"/>
<area shape="rect" href="group__can__mr__bits.html" title="CAN Mode Register bit definitions." alt="" coords="320,639,468,665"/>
<area shape="rect" href="group__can__rmc__bits.html" title="CAN Receive Message Counter Register bit definitions." alt="" coords="310,689,478,729"/>
<area shape="rect" href="group__can__sr__bits.html" title="CAN Status Register." alt="" coords="317,754,471,779"/>
<area shape="rect" href="group__PAC55xx__defines.html" title="Defined Constants and Types for the PAC55xx series." alt="" coords="5,390,137,415"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__can__isr__sr__cmr__mr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__can__isr__sr__cmr__mr.html">CAN ISR/SR/CMR/MR Registers</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__can__btr01__rmc__imr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__can__btr01__rmc__imr.html">CAN BTR1/BTR0/RMC/IMR Registers</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__can__alc__txrxerr__ecc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__can__alc__txrxerr__ecc.html">CAN ALC/TXERR/RXERR/ECC Registers</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__can__mr__bits"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__can__mr__bits.html">CAN Mode Register</a></td></tr>
<tr class="memdesc:group__can__mr__bits"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Mode Register bit definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__can__cmr__bits"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__can__cmr__bits.html">CAN Command Register</a></td></tr>
<tr class="memdesc:group__can__cmr__bits"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Command Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__can__sr__bits"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__can__sr__bits.html">CAN Status Register</a></td></tr>
<tr class="memdesc:group__can__sr__bits"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Status Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__can__isr__bits"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__can__isr__bits.html">CAN Interrupt Status Register</a></td></tr>
<tr class="memdesc:group__can__isr__bits"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Interrupt Status Register bit definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__can__imr__bits"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__can__imr__bits.html">CAN Mask Register</a></td></tr>
<tr class="memdesc:group__can__imr__bits"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Interrupt Mask Register bit definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__can__rmc__bits"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__can__rmc__bits.html">CAN Receive Message Counter Register.</a></td></tr>
<tr class="memdesc:group__can__rmc__bits"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Receive Message Counter Register bit definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__can__btr0__bits"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__can__btr0__bits.html">CAN Bus Timing 0 Register.</a></td></tr>
<tr class="memdesc:group__can__btr0__bits"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bus Timing 0 Register bit definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__can__btr1__bits"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__can__btr1__bits.html">CAN Bus Timing 1 Register</a></td></tr>
<tr class="memdesc:group__can__btr1__bits"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bus Timing 1 Register bit definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__can__ecc__bits"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__can__ecc__bits.html">CAN Error Code Capture Register</a></td></tr>
<tr class="memdesc:group__can__ecc__bits"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Error Code Capture Register bit definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__can__acr__bits"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__can__acr__bits.html">CAN Acceptance Code Register</a></td></tr>
<tr class="memdesc:group__can__acr__bits"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Acceptance Code/Mask Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__can__bit__masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__can__bit__masks.html">CAN Miscellaneous Bit Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab541cf5c19323bf64841955ef0d08385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PAC55xx__can.html#gab541cf5c19323bf64841955ef0d08385">CAN_TXBUF</a>(can_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((can_base) + 0x0008)</td></tr>
<tr class="memdesc:gab541cf5c19323bf64841955ef0d08385"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmit Buffer Register RW, default 00000000h.  <a href="group__PAC55xx__can.html#gab541cf5c19323bf64841955ef0d08385">More...</a><br /></td></tr>
<tr class="separator:gab541cf5c19323bf64841955ef0d08385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga240b21cbb99dee714c6371f6432a8a10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PAC55xx__can.html#ga240b21cbb99dee714c6371f6432a8a10">CAN_RXBUF</a>(can_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((can_base) + 0x000C)</td></tr>
<tr class="memdesc:ga240b21cbb99dee714c6371f6432a8a10"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Receive Buffer Register RO, default 00000000h.  <a href="group__PAC55xx__can.html#ga240b21cbb99dee714c6371f6432a8a10">More...</a><br /></td></tr>
<tr class="separator:ga240b21cbb99dee714c6371f6432a8a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148a23cee3b948085b79d2904c18a528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PAC55xx__can.html#ga148a23cee3b948085b79d2904c18a528">CAN_ACR</a>(can_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((can_base) + 0x0010)</td></tr>
<tr class="memdesc:ga148a23cee3b948085b79d2904c18a528"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Acceptance Code Register RW, default 00000000h.  <a href="group__PAC55xx__can.html#ga148a23cee3b948085b79d2904c18a528">More...</a><br /></td></tr>
<tr class="separator:ga148a23cee3b948085b79d2904c18a528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c23b5e5ba3df2a3033224efc7b80b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PAC55xx__can.html#ga81c23b5e5ba3df2a3033224efc7b80b6">CAN_AMR</a>(can_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((can_base) + 0x0014)</td></tr>
<tr class="memdesc:ga81c23b5e5ba3df2a3033224efc7b80b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Acceptance Mask Register RW, default 00000000h.  <a href="group__PAC55xx__can.html#ga81c23b5e5ba3df2a3033224efc7b80b6">More...</a><br /></td></tr>
<tr class="separator:ga81c23b5e5ba3df2a3033224efc7b80b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >CAN definitions for the Qorvo PAC55xx series of microcontrollers. </p>
<dl class="section author"><dt>Author</dt><dd>Kevin Stefanik <a href="#" onclick="location.href='mai'+'lto:'+'kev'+'in'+'@al'+'lo'+'cor'+'.t'+'ech'; return false;">kevin<span class="obfuscator">.nosp@m.</span>@all<span class="obfuscator">.nosp@m.</span>ocor.<span class="obfuscator">.nosp@m.</span>tech</a> LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a> </dd></dl>
<dl class="section date"><dt>Date</dt><dd>February 13, 2020</dd></dl>
<p>Definitions in this file come from the PAC55XX Family User Guide Rev 1.23 by Active-Semi dated November 19, 2019.</p>
<p >Note: all memory-mapped writes must be performed using 32-bit registers. Any 8-bit memory-mapped registers below may only be used to read. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga148a23cee3b948085b79d2904c18a528" name="ga148a23cee3b948085b79d2904c18a528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga148a23cee3b948085b79d2904c18a528">&#9670;&nbsp;</a></span>CAN_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ACR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">can_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((can_base) + 0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN Acceptance Code Register RW, default 00000000h. </p>

<p class="definition">Definition at line <a class="el" href="can_8h_source.html#l00078">78</a> of file <a class="el" href="can_8h_source.html">can.h</a>.</p>

</div>
</div>
<a id="ga81c23b5e5ba3df2a3033224efc7b80b6" name="ga81c23b5e5ba3df2a3033224efc7b80b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81c23b5e5ba3df2a3033224efc7b80b6">&#9670;&nbsp;</a></span>CAN_AMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_AMR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">can_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((can_base) + 0x0014)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN Acceptance Mask Register RW, default 00000000h. </p>

<p class="definition">Definition at line <a class="el" href="can_8h_source.html#l00080">80</a> of file <a class="el" href="can_8h_source.html">can.h</a>.</p>

</div>
</div>
<a id="ga240b21cbb99dee714c6371f6432a8a10" name="ga240b21cbb99dee714c6371f6432a8a10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga240b21cbb99dee714c6371f6432a8a10">&#9670;&nbsp;</a></span>CAN_RXBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RXBUF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">can_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((can_base) + 0x000C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN Receive Buffer Register RO, default 00000000h. </p>

<p class="definition">Definition at line <a class="el" href="can_8h_source.html#l00076">76</a> of file <a class="el" href="can_8h_source.html">can.h</a>.</p>

</div>
</div>
<a id="gab541cf5c19323bf64841955ef0d08385" name="gab541cf5c19323bf64841955ef0d08385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab541cf5c19323bf64841955ef0d08385">&#9670;&nbsp;</a></span>CAN_TXBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TXBUF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">can_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((can_base) + 0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN Transmit Buffer Register RW, default 00000000h. </p>

<p class="definition">Definition at line <a class="el" href="can_8h_source.html#l00074">74</a> of file <a class="el" href="can_8h_source.html">can.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:13:13 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
