# VHDLMachines

[![MacOS Monterey Swift Debug CI](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-macOS-debug.yml/badge.svg)](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-macOS-debug.yml)
[![MacOS Monterey Swift Release CI](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-macOS-release.yml/badge.svg)](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-macOS-release.yml)
[![Ubuntu 20.04 Swift Debug CI](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-linux-debug.yml/badge.svg)](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-linux-debug.yml)
[![Ubuntu 20.04 Swift Release CI](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-linux-release.yml/badge.svg)](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-linux-release.yml)
[![Ubuntu 22.04 Swift Debug CI](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-linux-debug-22_04.yml/badge.svg)](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-linux-debug-22_04.yml)
[![Ubuntu 22.04 Swift Release CI](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-linux-release-22_04.yml/badge.svg)](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-linux-release-22_04.yml)
[![Swift Coverage Test](https://github.com/mipalgu/VHDLMachines/actions/workflows/cov.yml/badge.svg)](https://github.com/mipalgu/VHDLMachines/actions/workflows/cov.yml)
[![Swift Lint](https://github.com/mipalgu/VHDLMachines/actions/workflows/swiftlint.yml/badge.svg)](https://github.com/mipalgu/VHDLMachines/actions/workflows/swiftlint.yml)
[![MacOS Ventura Swift Debug CI](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-macOS13-debug.yml/badge.svg)](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-macOS13-debug.yml)
[![MacOS Ventura Swift Release CI](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-macOS13-release.yml/badge.svg)](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-macOS13-release.yml)

A package for defining the `.machine` format for `VHDL` Logic-Labelled Finite-State Machines.
