* Log file for the circuit /home/frathoso/Dropbox/ASpring_2014/Capstone/atpg/benchmarks/s953.bench.
* Number of faults detected by each test pattern:

test    1: 010100001100111111010111101111111110010010000 0000111111110111000011111010101000000000000001001000  193 faults detected
test    2: 101110011100110000111000001010000111011001101 1110001100011100001001000110001001000001000001001000   98 faults detected
test    3: 110111110100010010000000010001101011011110011 0011100011001100101101110000100000000000010010010101  107 faults detected
test    4: 111101001110001000010010010110001111111110001 0010011001111100111101110000000000100000011000000000   38 faults detected
test    5: 010111010010001110000001010000010111000010110 1001001000001111100000110000000100000010001100100000   60 faults detected
test    6: 010111000011000100010001101111011111111011111 1111011111011111011011100000000000100000011000000000   13 faults detected
test    7: 010111001100011110000011001000000001110001111 1101000100101001011001010001100000000000010000000100   22 faults detected
test    8: 001111111011100110000001010000000100010001001 0100001000000001101001010000000000000010000000000000   15 faults detected
test    9: 111110000011000000101111000000110111001011000 0110101000101111000000100111001001000001011000000000   21 faults detected
test   10: 010101111011001010000010111010101111000111100 1100101101111100100110110000000010000010001010010000   32 faults detected
test   11: 110110101010111100010000100000011111111111101 1110001001001110011111100010000000000000011000000000    5 faults detected
test   12: 010001010011001010000000110011001100110010101 1000001011010000111011110000000000000010011000000000   16 faults detected
test   13: 010001100100011001000000111111101100101010001 0010111111010000111010100000000000000000000000000100   10 faults detected
test   14: 011111110001001110001101001000110010111011001 0110100100000111011001110001100000000000000001000100   21 faults detected
test   15: 110000010101000010001101000101111111110010010 0001111011001111010001110001100000000000001001000100    6 faults detected
test   16: 110010110100011110000011000000111100000101010 0101101001100011000100011000100000000000010000000100    8 faults detected
test   17: 111011000101001110000011011001000000011100011 0011000110100001101101000000000000000010001001000100   14 faults detected
test   18: 111010110111011100100111111010000010100101111 1101000100110101111110000101101001000001011000000000    8 faults detected
test   19: 111000001110010010000011111010110101100101000 0100101100111011110110010000100000000000010000000000   12 faults detected
test   20: 010010001010011010000001110001001101111011100 1110001011001001110011110000000000000000010000000000    6 faults detected
test   21: 110111111000010110001001111101111011100101000 0100110111001111110110000000000000000000000000000100   19 faults detected
test   22: 010000010100110100110100111100000011100110000 0000010100001100110110100100000000000000000001001000    6 faults detected
test   23: 111101001100011000000011001100011110000101100 1100011101100111000100000110100010000010011000000100   13 faults detected
test   24: 000101100111001010000101000010110110101111101 1110101000010111011100110000101000001001001000000000   26 faults detected
test   25: 001110100000010010001010100000000010010110011 0001000000100100001111110001000000000000010000000100   16 faults detected
test   26: 110001011111101110010110110010000100000110100 1000001000110000100110110010101000001001000000000000    1 faults detected
test   27: 110111110011110011000111101100001011100101001 0100010101101101011110010001100000000000000000000000   12 faults detected
test   28: 111101000000011010000000101000111011110001100 1100100101001110010011011000000000000000010100000100   14 faults detected
test   29: 111001000111010000011001010100101100000100011 0001111001000001101100000010000100000000000000000000    9 faults detected
test   30: 000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000011000000100    4 faults detected
test   31: 011010110000100110000111101110110011001101110 1111110100111111000110010000010000011001000001101000   17 faults detected
test   32: 000110001100001010000001011011010011011110101 1010000110011111101101110000000010000010001100100100    5 faults detected
test   33: 000101111000010010000011110111101110011101010 0111111011110101100111010001000000000000010010010101    9 faults detected
test   34: 001111111110001110000010110101101110011001010 0111111011100100100011010000000000000010011000000000    8 faults detected
test   35: 010000111010000010001100111010101000010011111 1101100101010000101011110000000110000010001100100000    9 faults detected
test   36: 010111010110100011101110100000100100000100111 1001101000100000001110000000000000000000000000000000    5 faults detected
test   37: 111000010011111110001011000101100001010110011 0001110010101001001101110001000000000000000000000000    3 faults detected
test   38: 001111111110011100101100001001000100001011100 1110001110000000000000100011001001000001011100100000    7 faults detected
test   39: 110111101001101010000010000001101011111010000 0010100011101100010001110000000000000010000001001000    6 faults detected
test   40: 101111100100000100000110011111100011111110101 1010110110111100111101100000000000000000000000000100    3 faults detected
test   41: 001100000110010010000101111000100100000000111 1001101100000001101010000000000000000000000000000000    9 faults detected
test   42: 011111011001101010001001101101101111011010100 1010111111001101000011110000001000011000100001011000   13 faults detected
test   43: 100010111000011110001010101100111001011011000 0110110101101010000011110011000100000010010100000100   13 faults detected
test   44: 111000010110001010000000100101010100110111100 1100011010000010010111110000100010000010010100000000   12 faults detected
test   45: 010111010010110010001011010010110011101101001 0110100000111111111100010001000000000000000000000000    1 faults detected
test   46: 100001110100010010000001100010001011111100011 0011000001011101011111011000000100000000010100000100   10 faults detected
test   47: 100000110110011110000101000000111110000001011 0101101001000111001000010000100000000000011000000000    4 faults detected
test   48: 001111101100110100111110011111110001101010100 1010110110111010110000100000000000000000000001001000    1 faults detected
test   49: 001111010010010010001100101010000110001101110 1111001100010100000110000000000000000000000000000000    1 faults detected
test   50: 111111000101101100101001001001011110100001000 0100001111000111010000000000000000000000000001001000    3 faults detected
test   51: 101010101110011011000111000101000011110001111 1101010010101101011001011010100010000000010000000000    9 faults detected
test   52: 100110011000100010000000001001110001011011101 1110100110001010001001110000000010000010001101101000    3 faults detected
test   53: 000011101001110100010001010110010110111001110 1111011000010111110001010000000000100010011001001000    2 faults detected
test   54: 001110000110001000011010100101101110000110001 0000111011100100001110100011000000000000000000000000    4 faults detected
test   55: 111000101010101100100000100111110110101011010 0111111010010110010010100100101001000001011000000010    6 faults detected
test   56: 111110000001100011000011011010010000100111110 1101000100110011110100110000011000000101100001001000   13 faults detected
test   57: 010111101000010110000010110110100110010100100 1000111000110100100111011001000000000000010000000100    5 faults detected
test   58: 001010000100011010000111101000000011101101101 1110000100101101011110010010100010000010010100000100    1 faults detected
test   59: 101000100111000110000001011111001011010000000 0000010111011101100001010001000100000010010010000000    8 faults detected
test   60: 010100000100010110001000111110000111010011010 0101011100011100100011110001100000000000000000000100    1 faults detected
test   61: 011101100010100111000000000100101100110011111 1101111001000000011001111000011000010101101000000000    3 faults detected
test   62: 001010110011100011000000011110110000010101100 1100110100010010100101010000011000000101100000100000    2 faults detected
test   63: 110110100100100110000010110001101101100000100 1000101011101000110010000000000000000010000001001000    2 faults detected
test   64: 110000010000001110001010011011001110100101001 0100001111110100111100010001010000001000101000000100    4 faults detected
test   65: 001000111001110111011011101010001000111000011 0011000101110001011011011011010000000000000001001000    3 faults detected
test   66: 101110000000101010000000110111001010000000100 1000010011010100100010000000000000000010001001001000    3 faults detected
test   67: 111000100111010000111000010011110110011111000 0110101010010110100101100111001001000001000000000000    2 faults detected
test   68: 010000100111101110011110001101101100001111100 1110111111100000000100100000000000000000000000000000    2 faults detected
test   69: 101000011110011110000001100010011111110101001 0100001001011111011111011000000110000000010100000000    4 faults detected
test   70: 011110111000011010000000000001011100111010010 0011001011000010010001111001000000000000010000000100    2 faults detected
test   71: 101001000000010010000010101111100000010000010 0001110110110000000011011000000000000000010100000100    2 faults detected
test   72: 010101111011100110000010110011011110011010110 1011001011110110100011110000000000000010000000000000    2 faults detected
test   73: 110111001110110011000001001100101001001001101 1110110101001001001000010000011000000101100000000000    1 faults detected
test   74: 101110101110011110000011111110101111011110011 0011111101111101101111110001000000000000010000000000    3 faults detected
test   75: 011110110000111110010111010011110011100001101 1100100010111111111000010000101000001001000001101000    4 faults detected
test   76: 101110001101001000000000110010110000001010101 1010100000010010101010100000000000000000011001000100    1 faults detected
test   77: 011101101011001110000011111001111100000110000 0000101111100011100110110000000100000010001010010000    1 faults detected
test   78: 111011000011011000110011011100111011100010101 1000110101101111111000100010001001000000011100100000    3 faults detected
test   79: 000111110101011011000011011110101110100101011 0101111101110101111100010000011000001101110001100100    1 faults detected
test   80: 111100001001110011111011111100101100110101000 0100111101100001110111000000000000000000000001001000    2 faults detected
test   81: 111000101011101111001000011110100000011000011 0011110100010000101001000000000000000000000000000000    2 faults detected
test   82: 011110100001001111000111100100100111010110111 1001111000101101001111100000000000000000000001000100    1 faults detected
test   83: 100111101111011110100000001000011001001011010 0111000101001010000000100000000000000000000000000000    1 faults detected
test   84: 100111010000001011001001001011010100101011001 0110001110010011011000111011000100000000001000000100    1 faults detected
test   85: 000101111101000110011011100101000101110111000 0100011010101001010111110011010000011001000001000100    2 faults detected
test   86: 110010001100011110000011101100110111001111000 0110111100101111000110110000000000000000010000000100    1 faults detected
test   87: 100001100001000110001010110000110100001101100 1110101000100010100110010001010000001000110001000100    3 faults detected
test   88: 100100101111010110001000011011010001010111010 0101000110011010100101110001000000000000010000000000    1 faults detected
test   89: 101001000100011101010111110011101110001010001 0010101011110101101010100000000000000000000000000100    1 faults detected
test   90: 101111010100100010010100111000110000011110101 1010100100000010101111110000101000001001000001101000    1 faults detected
test   91: 010110101001011110000001111011001100100001100 1100001111010001110010010000000000000000010001000100    2 faults detected

End of test pattern generation.

	*******************************************************
	*                                                     *
	*          Welcome to atalanta (version 2.0)          *
	*                                                     *
	*               Dong S. Ha (ha@vt.edu)                *
	*            Web: http://www.ee.vt.edu/ha             *
	*  Virginia Polytechnic Institute & State University  *
	*                                                     *
	*******************************************************

******   SUMMARY OF TEST PATTERN GENERATION RESULTS   ******
1. Circuit structure
   Name of the circuit                       : 16_inputs
   Number of primary inputs                  : 45
   Number of primary outputs                 : 52
   Number of gates                           : 395
   Level of the circuit                      : 16

2. ATPG parameters
   Test pattern generation mode              : RPT + DTPG + TC
   Limit of random patterns (packets)        : 16
   Backtrack limit                           : 10
   Initial random number generator seed      : 1399730425
   Test pattern compaction mode              : REVERSE + SHUFFLE 
   Limit of suffling compaction              : 2
   Number of shuffles                        : 8

3. Test pattern generation results
   Number of test patterns before compaction : 147
   Number of test patterns after compaction  : 91
   Fault coverage                            : 100.000 %
   Number of collapsed faults                : 1079
   Number of identified redundant faults     : 0
   Number of aborted faults                  : 0
   Total number of backtrackings             : 0

4. Memory used                               : 1024 Kbytes

5. CPU time
   Initialization                            : 0.000 secs
   Fault simulation                          : 0.000 secs
   FAN                                       : 0.000 secs
   Total                                     : 0.000 secs
