Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Apr  5 15:41:27 2024
| Host         : P1-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 20          
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  12          
TIMING-18  Warning           Missing input or output delay               30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (3)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.978        0.000                      0                  103        0.197        0.000                      0                  103        4.500        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.978        0.000                      0                  103        0.197        0.000                      0                  103        4.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 ImageData/MemoryArray_reg_4_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.193ns  (logic 3.630ns (44.308%)  route 4.563ns (55.692%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 15.038 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.671     5.273    ImageData/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  ImageData/MemoryArray_reg_4_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.145 r  ImageData/MemoryArray_reg_4_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.210    ImageData/MemoryArray_reg_4_1_n_0
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.635 r  ImageData/MemoryArray_reg_5_1/DOADO[0]
                         net (fo=1, routed)           2.943    11.578    ImageData/MemoryArray_reg_5_1_n_35
    SLICE_X60Y95         LUT6 (Prop_lut6_I1_O)        0.124    11.702 r  ImageData/MemoryArray_reg_i_21/O
                         net (fo=1, routed)           0.000    11.702    ImageData/MemoryArray_reg_i_21_n_0
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I0_O)      0.209    11.911 r  ImageData/MemoryArray_reg_i_7/O
                         net (fo=1, routed)           1.555    13.466    ColorPalette/ADDRARDADDR[1]
    RAMB18_X2Y44         RAMB18E1                                     r  ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.616    15.038    ColorPalette/CLK
    RAMB18_X2Y44         RAMB18E1                                     r  ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.218    
                         clock uncertainty           -0.035    15.183    
    RAMB18_X2Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.739    14.444    ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -13.466    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 ImageData/MemoryArray_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.029ns  (logic 3.630ns (45.212%)  route 4.399ns (54.788%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 15.038 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.689     5.291    ImageData/CLK
    RAMB36_X0Y10         RAMB36E1                                     r  ImageData/MemoryArray_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.163 r  ImageData/MemoryArray_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.228    ImageData/MemoryArray_reg_0_2_n_0
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.653 r  ImageData/MemoryArray_reg_1_2/DOADO[0]
                         net (fo=1, routed)           2.957    11.610    ImageData/MemoryArray_reg_1_2_n_35
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.734 r  ImageData/MemoryArray_reg_i_19/O
                         net (fo=1, routed)           0.000    11.734    ImageData/MemoryArray_reg_i_19_n_0
    SLICE_X62Y95         MUXF7 (Prop_muxf7_I0_O)      0.209    11.943 r  ImageData/MemoryArray_reg_i_6/O
                         net (fo=1, routed)           1.377    13.320    ColorPalette/ADDRARDADDR[2]
    RAMB18_X2Y44         RAMB18E1                                     r  ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.616    15.038    ColorPalette/CLK
    RAMB18_X2Y44         RAMB18E1                                     r  ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.218    
                         clock uncertainty           -0.035    15.183    
    RAMB18_X2Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.739    14.444    ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -13.320    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 ImageData/MemoryArray_reg_2_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 3.633ns (46.626%)  route 4.159ns (53.374%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 15.038 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.857     5.459    ImageData/CLK
    RAMB36_X0Y30         RAMB36E1                                     r  ImageData/MemoryArray_reg_2_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.331 r  ImageData/MemoryArray_reg_2_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.396    ImageData/MemoryArray_reg_2_3_n_0
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.821 r  ImageData/MemoryArray_reg_3_3/DOADO[0]
                         net (fo=1, routed)           2.789    11.610    ImageData/MemoryArray_reg_3_3_n_35
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.124    11.734 r  ImageData/MemoryArray_reg_i_17/O
                         net (fo=1, routed)           0.000    11.734    ImageData/MemoryArray_reg_i_17_n_0
    SLICE_X51Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    11.946 r  ImageData/MemoryArray_reg_i_5/O
                         net (fo=1, routed)           1.305    13.251    ColorPalette/ADDRARDADDR[3]
    RAMB18_X2Y44         RAMB18E1                                     r  ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.616    15.038    ColorPalette/CLK
    RAMB18_X2Y44         RAMB18E1                                     r  ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.188    15.226    
                         clock uncertainty           -0.035    15.191    
    RAMB18_X2Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.741    14.450    ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                         -13.251    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 ImageData/MemoryArray_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 3.633ns (45.916%)  route 4.279ns (54.084%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 15.038 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.684     5.286    ImageData/CLK
    RAMB36_X0Y12         RAMB36E1                                     r  ImageData/MemoryArray_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.158 r  ImageData/MemoryArray_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.223    ImageData/MemoryArray_reg_0_0_n_0
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.648 r  ImageData/MemoryArray_reg_1_0/DOADO[0]
                         net (fo=1, routed)           2.914    11.563    ImageData/MemoryArray_reg_1_0_n_35
    SLICE_X51Y105        LUT6 (Prop_lut6_I5_O)        0.124    11.687 r  ImageData/MemoryArray_reg_i_23/O
                         net (fo=1, routed)           0.000    11.687    ImageData/MemoryArray_reg_i_23_n_0
    SLICE_X51Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    11.899 r  ImageData/MemoryArray_reg_i_8/O
                         net (fo=1, routed)           1.300    13.198    ColorPalette/ADDRARDADDR[0]
    RAMB18_X2Y44         RAMB18E1                                     r  ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.616    15.038    ColorPalette/CLK
    RAMB18_X2Y44         RAMB18E1                                     r  ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.218    
                         clock uncertainty           -0.035    15.183    
    RAMB18_X2Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.741    14.442    ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -13.198    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 ImageData/MemoryArray_reg_6_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 3.633ns (50.412%)  route 3.574ns (49.588%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 15.038 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.672     5.275    ImageData/CLK
    RAMB36_X0Y20         RAMB36E1                                     r  ImageData/MemoryArray_reg_6_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.147 r  ImageData/MemoryArray_reg_6_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.212    ImageData/MemoryArray_reg_6_6_n_0
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.637 r  ImageData/MemoryArray_reg_7_6/DOADO[0]
                         net (fo=1, routed)           2.871    11.508    ImageData/MemoryArray_reg_7_6_n_35
    SLICE_X72Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.632 r  ImageData/MemoryArray_reg_i_11/O
                         net (fo=1, routed)           0.000    11.632    ImageData/MemoryArray_reg_i_11_n_0
    SLICE_X72Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    11.844 r  ImageData/MemoryArray_reg_i_2/O
                         net (fo=1, routed)           0.638    12.481    ColorPalette/ADDRARDADDR[6]
    RAMB18_X2Y44         RAMB18E1                                     r  ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.616    15.038    ColorPalette/CLK
    RAMB18_X2Y44         RAMB18E1                                     r  ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.188    15.226    
                         clock uncertainty           -0.035    15.191    
    RAMB18_X2Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.741    14.450    ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                         -12.481    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 ImageData/MemoryArray_reg_4_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 3.633ns (54.718%)  route 3.007ns (45.282%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 15.038 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.753     5.355    ImageData/CLK
    RAMB36_X2Y12         RAMB36E1                                     r  ImageData/MemoryArray_reg_4_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.227 r  ImageData/MemoryArray_reg_4_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.292    ImageData/MemoryArray_reg_4_7_n_0
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.717 r  ImageData/MemoryArray_reg_5_7/DOADO[0]
                         net (fo=1, routed)           2.143    10.860    ImageData/MemoryArray_reg_5_7_n_35
    SLICE_X72Y104        LUT6 (Prop_lut6_I1_O)        0.124    10.984 r  ImageData/MemoryArray_reg_i_9/O
                         net (fo=1, routed)           0.000    10.984    ImageData/MemoryArray_reg_i_9_n_0
    SLICE_X72Y104        MUXF7 (Prop_muxf7_I0_O)      0.212    11.196 r  ImageData/MemoryArray_reg_i_1/O
                         net (fo=1, routed)           0.799    11.995    ColorPalette/ADDRARDADDR[7]
    RAMB18_X2Y44         RAMB18E1                                     r  ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.616    15.038    ColorPalette/CLK
    RAMB18_X2Y44         RAMB18E1                                     r  ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.218    
                         clock uncertainty           -0.035    15.183    
    RAMB18_X2Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    14.442    ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 3.633ns (56.826%)  route 2.760ns (43.174%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 15.038 - 10.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.740     5.342    ImageData/CLK
    RAMB36_X2Y14         RAMB36E1                                     r  ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.214 r  ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.279    ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.704 r  ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=1, routed)           2.114    10.818    ImageData/MemoryArray_reg_1_5_n_35
    SLICE_X72Y110        LUT6 (Prop_lut6_I5_O)        0.124    10.942 r  ImageData/MemoryArray_reg_i_13/O
                         net (fo=1, routed)           0.000    10.942    ImageData/MemoryArray_reg_i_13_n_0
    SLICE_X72Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    11.154 r  ImageData/MemoryArray_reg_i_3/O
                         net (fo=1, routed)           0.581    11.735    ColorPalette/ADDRARDADDR[5]
    RAMB18_X2Y44         RAMB18E1                                     r  ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.616    15.038    ColorPalette/CLK
    RAMB18_X2Y44         RAMB18E1                                     r  ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.218    
                         clock uncertainty           -0.035    15.183    
    RAMB18_X2Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.741    14.442    ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 ImageData/MemoryArray_reg_4_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 3.633ns (59.126%)  route 2.511ns (40.874%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 15.038 - 10.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.750     5.353    ImageData/CLK
    RAMB36_X3Y20         RAMB36E1                                     r  ImageData/MemoryArray_reg_4_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.225 r  ImageData/MemoryArray_reg_4_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.290    ImageData/MemoryArray_reg_4_4_n_0
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.715 r  ImageData/MemoryArray_reg_5_4/DOADO[0]
                         net (fo=1, routed)           1.631    10.346    ImageData/MemoryArray_reg_5_4_n_35
    SLICE_X71Y110        LUT6 (Prop_lut6_I1_O)        0.124    10.470 r  ImageData/MemoryArray_reg_i_15/O
                         net (fo=1, routed)           0.000    10.470    ImageData/MemoryArray_reg_i_15_n_0
    SLICE_X71Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    10.682 r  ImageData/MemoryArray_reg_i_4/O
                         net (fo=1, routed)           0.815    11.497    ColorPalette/ADDRARDADDR[4]
    RAMB18_X2Y44         RAMB18E1                                     r  ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.616    15.038    ColorPalette/CLK
    RAMB18_X2Y44         RAMB18E1                                     r  ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.262    
    RAMB18_X2Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.741    14.521    ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -11.497    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 ImageData/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ImageData/MemoryArray_reg_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 0.668ns (12.110%)  route 4.848ns (87.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 15.063 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.647     5.250    ImageData/CLK
    SLICE_X14Y97         FDCE                                         r  ImageData/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDCE (Prop_fdce_C_Q)         0.518     5.768 f  ImageData/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           3.899     9.666    ImageData/ImageData/MemoryArray_reg_0_0_cooolgate_en_sig_1
    SLICE_X65Y62         LUT5 (Prop_lut5_I4_O)        0.150     9.816 r  ImageData/MemoryArray_reg_0_7_ENARDEN_cooolgate_en_gate_16_LOPT_REMAP/O
                         net (fo=1, routed)           0.949    10.766    ImageData/MemoryArray_reg_0_7_ENARDEN_cooolgate_en_sig_9
    RAMB36_X3Y12         RAMB36E1                                     r  ImageData/MemoryArray_reg_0_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.641    15.063    ImageData/CLK
    RAMB36_X3Y12         RAMB36E1                                     r  ImageData/MemoryArray_reg_0_7/CLKARDCLK
                         clock pessimism              0.187    15.250    
                         clock uncertainty           -0.035    15.215    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    14.570    ImageData/MemoryArray_reg_0_7
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 ImageData/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ImageData/MemoryArray_reg_0_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 0.642ns (11.945%)  route 4.733ns (88.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.647     5.250    ImageData/CLK
    SLICE_X14Y97         FDCE                                         r  ImageData/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDCE (Prop_fdce_C_Q)         0.518     5.768 f  ImageData/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           3.899     9.666    ImageData/ImageData/MemoryArray_reg_0_0_cooolgate_en_sig_1
    SLICE_X65Y62         LUT5 (Prop_lut5_I4_O)        0.124     9.790 r  ImageData/MemoryArray_reg_0_6_ENARDEN_cooolgate_en_gate_14_LOPT_REMAP/O
                         net (fo=1, routed)           0.834    10.624    ImageData/MemoryArray_reg_0_6_ENARDEN_cooolgate_en_sig_8
    RAMB36_X2Y10         RAMB36E1                                     r  ImageData/MemoryArray_reg_0_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.638    15.060    ImageData/CLK
    RAMB36_X2Y10         RAMB36E1                                     r  ImageData/MemoryArray_reg_0_6/CLKARDCLK
                         clock pessimism              0.187    15.247    
                         clock uncertainty           -0.035    15.212    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.769    ImageData/MemoryArray_reg_0_6
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 psiface/ps2_data_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psiface/frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.588     1.507    psiface/CLK
    SLICE_X88Y124        FDRE                                         r  psiface/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  psiface/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.116     1.788    psiface/ps2_data_s
    SLICE_X89Y124        FDRE                                         r  psiface/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.856     2.022    psiface/CLK
    SLICE_X89Y124        FDRE                                         r  psiface/frame_reg[10]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X89Y124        FDRE (Hold_fdre_C_D)         0.070     1.590    psiface/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 psiface/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psiface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.588     1.507    psiface/CLK
    SLICE_X88Y124        FDRE                                         r  psiface/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.148     1.655 r  psiface/data_inter_reg/Q
                         net (fo=5, routed)           0.075     1.730    psiface/data_inter
    SLICE_X88Y124        LUT4 (Prop_lut4_I0_O)        0.098     1.828 r  psiface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.828    psiface/ps2_data_clean_i_1_n_0
    SLICE_X88Y124        FDRE                                         r  psiface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.856     2.022    psiface/CLK
    SLICE_X88Y124        FDRE                                         r  psiface/ps2_data_clean_reg/C
                         clock pessimism             -0.514     1.507    
    SLICE_X88Y124        FDRE (Hold_fdre_C_D)         0.120     1.627    psiface/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 psiface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psiface/frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.586%)  route 0.117ns (45.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.592     1.511    psiface/CLK
    SLICE_X89Y120        FDRE                                         r  psiface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  psiface/frame_reg[4]/Q
                         net (fo=2, routed)           0.117     1.770    psiface/frame_reg_n_0_[4]
    SLICE_X89Y120        FDRE                                         r  psiface/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.861     2.027    psiface/CLK
    SLICE_X89Y120        FDRE                                         r  psiface/frame_reg[3]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X89Y120        FDRE (Hold_fdre_C_D)         0.047     1.558    psiface/frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 psiface/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psiface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.469%)  route 0.148ns (41.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.591     1.510    psiface/CLK
    SLICE_X88Y122        FDRE                                         r  psiface/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  psiface/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.148     1.823    psiface/clk_count_reg[2]
    SLICE_X88Y121        LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  psiface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    psiface/clk_count[0]_i_1_n_0
    SLICE_X88Y121        FDRE                                         r  psiface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.860     2.026    psiface/CLK
    SLICE_X88Y121        FDRE                                         r  psiface/clk_count_reg[0]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X88Y121        FDRE (Hold_fdre_C_D)         0.121     1.645    psiface/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 psiface/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psiface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.144%)  route 0.150ns (41.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.591     1.510    psiface/CLK
    SLICE_X88Y122        FDRE                                         r  psiface/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  psiface/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.150     1.825    psiface/clk_count_reg[2]
    SLICE_X88Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.870 r  psiface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    psiface/clk_count[1]_i_1_n_0
    SLICE_X88Y121        FDRE                                         r  psiface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.860     2.026    psiface/CLK
    SLICE_X88Y121        FDRE                                         r  psiface/clk_count_reg[1]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X88Y121        FDRE (Hold_fdre_C_D)         0.120     1.644    psiface/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 psiface/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psiface/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.755%)  route 0.159ns (43.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.591     1.510    psiface/CLK
    SLICE_X88Y122        FDRE                                         r  psiface/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  psiface/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.159     1.834    psiface/FSM_onehot_state_reg_n_0_[4]
    SLICE_X88Y123        LUT4 (Prop_lut4_I2_O)        0.045     1.879 r  psiface/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.879    psiface/FSM_onehot_state[0]_i_1_n_0
    SLICE_X88Y123        FDRE                                         r  psiface/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.857     2.023    psiface/CLK
    SLICE_X88Y123        FDRE                                         r  psiface/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X88Y123        FDRE (Hold_fdre_C_D)         0.120     1.641    psiface/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 psiface/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psiface/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.589     1.508    psiface/CLK
    SLICE_X88Y123        FDRE                                         r  psiface/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.164     1.672 r  psiface/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.149     1.822    psiface/FSM_onehot_state_reg_n_0_[2]
    SLICE_X88Y123        LUT3 (Prop_lut3_I1_O)        0.045     1.867 r  psiface/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.867    psiface/FSM_onehot_state[2]_i_1_n_0
    SLICE_X88Y123        FDRE                                         r  psiface/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.857     2.023    psiface/CLK
    SLICE_X88Y123        FDRE                                         r  psiface/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X88Y123        FDRE (Hold_fdre_C_D)         0.121     1.629    psiface/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 psiface/frame_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psiface/frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.155%)  route 0.186ns (56.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.588     1.507    psiface/CLK
    SLICE_X89Y124        FDRE                                         r  psiface/frame_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y124        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  psiface/frame_reg[9]/Q
                         net (fo=3, routed)           0.186     1.834    psiface/frame_reg_n_0_[9]
    SLICE_X89Y122        FDRE                                         r  psiface/frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.859     2.025    psiface/CLK
    SLICE_X89Y122        FDRE                                         r  psiface/frame_reg[8]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X89Y122        FDRE (Hold_fdre_C_D)         0.070     1.593    psiface/frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 psiface/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psiface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.591     1.510    psiface/CLK
    SLICE_X88Y122        FDRE                                         r  psiface/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  psiface/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.160     1.835    psiface/clk_count_reg[3]
    SLICE_X88Y122        LUT6 (Prop_lut6_I3_O)        0.045     1.880 r  psiface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.880    psiface/clk_count[3]_i_1_n_0
    SLICE_X88Y122        FDRE                                         r  psiface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.859     2.025    psiface/CLK
    SLICE_X88Y122        FDRE                                         r  psiface/clk_count_reg[3]/C
                         clock pessimism             -0.514     1.510    
    SLICE_X88Y122        FDRE (Hold_fdre_C_D)         0.121     1.631    psiface/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 psiface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psiface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.217%)  route 0.156ns (40.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.591     1.510    psiface/CLK
    SLICE_X89Y121        FDRE                                         r  psiface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.128     1.638 r  psiface/clk_inter_reg/Q
                         net (fo=5, routed)           0.156     1.795    psiface/clk_inter
    SLICE_X88Y121        LUT4 (Prop_lut4_I0_O)        0.099     1.894 r  psiface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.894    psiface/ps2_clk_clean_i_1_n_0
    SLICE_X88Y121        FDRE                                         r  psiface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.860     2.026    psiface/CLK
    SLICE_X88Y121        FDRE                                         r  psiface/ps2_clk_clean_reg/C
                         clock pessimism             -0.502     1.523    
    SLICE_X88Y121        FDRE (Hold_fdre_C_D)         0.121     1.644    psiface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12   ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y26   ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10   ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y26   ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y20   ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14   ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10   ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y12   ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13   ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y27   ImageData/MemoryArray_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y103  pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y103  pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y103  pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y103  pixCounter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y97   ImageData/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y97   ImageData/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y94   ImageData/ImageData/MemoryArray_reg_2_0_cooolgate_en_gate_18_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y94   ImageData/ImageData/MemoryArray_reg_2_0_cooolgate_en_gate_18_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y93   ImageData/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y93   ImageData/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y103  pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y103  pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y103  pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y103  pixCounter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y97   ImageData/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y97   ImageData/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y94   ImageData/ImageData/MemoryArray_reg_2_0_cooolgate_en_gate_18_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y94   ImageData/ImageData/MemoryArray_reg_2_0_cooolgate_en_gate_18_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y93   ImageData/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y93   ImageData/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/C



