=====
SETUP
-16.284
55.479
39.195
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/n358_s7
51.223
52.045
mem/data_mem_3_s8
53.233
53.858
mem/data_mem_3_data_mem_3_0_0_s0
55.479
=====
SETUP
-16.275
55.470
39.195
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/n358_s7
51.223
52.045
mem/data_mem_2_s8
53.547
54.349
mem/data_mem_2_data_mem_2_0_0_s0
55.470
=====
SETUP
-16.163
55.132
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/unsigned_sub_12_s
22.998
23.956
cpu_1/cpu_alu/unsigned_sub_13_s
23.956
24.013
cpu_1/cpu_alu/unsigned_sub_14_s
24.013
24.070
cpu_1/cpu_alu/unsigned_sub_15_s
24.070
24.127
cpu_1/cpu_alu/unsigned_sub_16_s
24.127
24.184
cpu_1/cpu_alu/unsigned_sub_17_s
24.184
24.241
cpu_1/cpu_alu/unsigned_sub_18_s
24.241
24.298
cpu_1/cpu_alu/unsigned_sub_19_s
24.298
24.355
cpu_1/cpu_alu/unsigned_sub_20_s
24.355
24.412
cpu_1/cpu_alu/unsigned_sub_21_s
24.412
24.469
cpu_1/cpu_alu/unsigned_sub_22_s
24.469
25.032
cpu_1/n2033_s17
25.842
26.664
cpu_1/n2033_s18
28.123
29.149
cpu_1/n2033_s14
29.568
30.594
cpu_1/n2033_s11
31.013
31.835
cpu_1/n2033_s5
33.124
34.156
bu/data_out_new_24_s15
37.382
38.204
bu/data_out_new_30_s13
40.813
41.635
programMemory_inst/n427_s7
42.135
42.957
programMemory_inst/n427_s5
42.962
43.994
bu/data_out_new_25_s6
49.893
50.519
bu/data_out_new_25_s2
51.825
52.647
bu/data_out_new_25_s0
54.100
55.132
cpu_1/MEMWB_DMemOut_25_s0
55.132
=====
SETUP
-16.043
55.238
39.195
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/n358_s7
51.223
52.045
mem/data_mem_1_s8
52.578
53.203
mem/data_mem_1_data_mem_1_0_0_s0
55.238
=====
SETUP
-15.943
55.138
39.195
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/n358_s7
51.223
52.045
mem/data_mem_2_s8
53.547
54.349
mem/data_mem_2_data_mem_2_0_0_s
55.138
=====
SETUP
-15.925
55.251
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/n355_s5
52.190
53.012
mem/state_0_s5
53.023
54.049
mem/state_0_s0
55.251
=====
SETUP
-15.893
55.088
39.195
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/n358_s7
51.223
52.025
mem/data_mem_0_s7
52.458
53.519
mem/data_mem_0_data_mem_0_0_0_s
55.088
=====
SETUP
-15.869
54.837
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/unsigned_sub_12_s
22.998
23.956
cpu_1/cpu_alu/unsigned_sub_13_s
23.956
24.013
cpu_1/cpu_alu/unsigned_sub_14_s
24.013
24.070
cpu_1/cpu_alu/unsigned_sub_15_s
24.070
24.127
cpu_1/cpu_alu/unsigned_sub_16_s
24.127
24.184
cpu_1/cpu_alu/unsigned_sub_17_s
24.184
24.241
cpu_1/cpu_alu/unsigned_sub_18_s
24.241
24.298
cpu_1/cpu_alu/unsigned_sub_19_s
24.298
24.355
cpu_1/cpu_alu/unsigned_sub_20_s
24.355
24.412
cpu_1/cpu_alu/unsigned_sub_21_s
24.412
24.469
cpu_1/cpu_alu/unsigned_sub_22_s
24.469
25.032
cpu_1/n2033_s17
25.842
26.664
cpu_1/n2033_s18
28.123
29.149
cpu_1/n2033_s14
29.568
30.594
cpu_1/n2033_s11
31.013
31.835
cpu_1/n2033_s5
33.124
34.156
bu/data_out_new_24_s15
37.382
38.204
bu/data_out_new_30_s13
40.813
41.635
ppu_inst/n26737_s8
42.449
43.271
ppu_inst/n26737_s5
43.277
44.099
bu/data_out_new_31_s12
45.448
46.074
bu/data_out_new_7_s4
52.096
52.918
bu/data_out_new_7_s0
53.738
54.837
cpu_1/MEMWB_DMemOut_7_s0
54.837
=====
SETUP
-15.846
54.815
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/n358_s7
51.223
52.045
mem/n385_s5
53.716
54.815
mem/data_out_4_s0
54.815
=====
SETUP
-15.812
54.780
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/unsigned_sub_12_s
22.998
23.956
cpu_1/cpu_alu/unsigned_sub_13_s
23.956
24.013
cpu_1/cpu_alu/unsigned_sub_14_s
24.013
24.070
cpu_1/cpu_alu/unsigned_sub_15_s
24.070
24.127
cpu_1/cpu_alu/unsigned_sub_16_s
24.127
24.184
cpu_1/cpu_alu/unsigned_sub_17_s
24.184
24.241
cpu_1/cpu_alu/unsigned_sub_18_s
24.241
24.298
cpu_1/cpu_alu/unsigned_sub_19_s
24.298
24.355
cpu_1/cpu_alu/unsigned_sub_20_s
24.355
24.412
cpu_1/cpu_alu/unsigned_sub_21_s
24.412
24.469
cpu_1/cpu_alu/unsigned_sub_22_s
24.469
25.032
cpu_1/n2033_s17
25.842
26.664
cpu_1/n2033_s18
28.123
29.149
cpu_1/n2033_s14
29.568
30.594
cpu_1/n2033_s11
31.013
31.835
cpu_1/n2033_s5
33.124
34.156
bu/data_out_new_24_s15
37.382
38.204
bu/data_out_new_30_s13
40.813
41.635
flashController/n7_s22
42.135
42.761
flashController/n7_s4
43.565
44.191
flashController/n542_s20
45.350
46.449
flashController/n542_s26
48.462
49.561
flashController/n542_s31
50.894
51.716
flashController/n544_s15
53.681
54.780
flashController/data_out_29_s0
54.780
=====
SETUP
-15.785
54.980
39.195
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/n358_s7
51.223
52.045
mem/data_mem_3_s8
53.233
53.858
mem/data_mem_3_data_mem_3_0_0_s
54.980
=====
SETUP
-15.779
54.748
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/n358_s7
51.223
52.045
mem/n365_s5
53.716
54.748
mem/data_out_24_s0
54.748
=====
SETUP
-15.777
54.746
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/unsigned_sub_12_s
22.998
23.956
cpu_1/cpu_alu/unsigned_sub_13_s
23.956
24.013
cpu_1/cpu_alu/unsigned_sub_14_s
24.013
24.070
cpu_1/cpu_alu/unsigned_sub_15_s
24.070
24.127
cpu_1/cpu_alu/unsigned_sub_16_s
24.127
24.184
cpu_1/cpu_alu/unsigned_sub_17_s
24.184
24.241
cpu_1/cpu_alu/unsigned_sub_18_s
24.241
24.298
cpu_1/cpu_alu/unsigned_sub_19_s
24.298
24.355
cpu_1/cpu_alu/unsigned_sub_20_s
24.355
24.412
cpu_1/cpu_alu/unsigned_sub_21_s
24.412
24.469
cpu_1/cpu_alu/unsigned_sub_22_s
24.469
25.032
cpu_1/n2033_s17
25.842
26.664
cpu_1/n2033_s18
28.123
29.149
cpu_1/n2033_s14
29.568
30.594
cpu_1/n2033_s11
31.013
31.835
cpu_1/n2033_s5
33.124
34.156
bu/data_out_new_24_s15
37.382
38.204
bu/data_out_new_30_s13
40.813
41.635
ppu_inst/n26737_s8
42.449
43.271
ppu_inst/n26737_s5
43.277
44.099
bu/data_out_new_31_s12
45.448
46.074
bu/data_out_new_5_s4
52.426
53.228
bu/data_out_new_5_s0
53.647
54.746
cpu_1/MEMWB_DMemOut_5_s0
54.746
=====
SETUP
-15.631
54.956
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/data_out_31_s6
51.870
52.969
mem/data_out_31_s5
52.975
53.777
mem/data_out_10_s0
54.956
=====
SETUP
-15.631
54.956
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/data_out_31_s6
51.870
52.969
mem/data_out_31_s5
52.975
53.777
mem/data_out_15_s0
54.956
=====
SETUP
-15.631
54.956
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/data_out_31_s6
51.870
52.969
mem/data_out_31_s5
52.975
53.777
mem/data_out_25_s0
54.956
=====
SETUP
-15.631
54.956
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/data_out_31_s6
51.870
52.969
mem/data_out_31_s5
52.975
53.777
mem/data_out_26_s0
54.956
=====
SETUP
-15.631
54.956
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/data_out_31_s6
51.870
52.969
mem/data_out_31_s5
52.975
53.777
mem/data_out_29_s0
54.956
=====
SETUP
-15.621
54.947
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/data_out_31_s6
51.870
52.969
mem/data_out_31_s5
52.975
53.777
mem/data_out_11_s0
54.947
=====
SETUP
-15.621
54.947
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/data_out_31_s6
51.870
52.969
mem/data_out_31_s5
52.975
53.777
mem/data_out_12_s0
54.947
=====
SETUP
-15.605
54.574
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/n358_s7
51.223
52.045
mem/n387_s5
53.542
54.574
mem/data_out_2_s0
54.574
=====
SETUP
-15.605
54.574
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/n358_s7
51.223
52.045
mem/n382_s5
53.542
54.574
mem/data_out_7_s0
54.574
=====
SETUP
-15.571
54.540
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/n358_s7
51.223
52.045
mem/n389_s5
53.718
54.540
mem/data_out_0_s0
54.540
=====
SETUP
-15.535
54.861
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/data_out_31_s6
51.870
52.969
mem/data_out_31_s5
52.975
53.777
mem/data_out_22_s0
54.861
=====
SETUP
-15.525
54.720
39.195
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.747
5.705
cpu_1/control_bypass_ex/n18_s0
5.705
5.762
cpu_1/control_bypass_ex/n19_s0
5.762
5.819
cpu_1/control_bypass_ex/n20_s0
5.819
5.876
cpu_1/control_bypass_ex/n21_s0
5.876
5.933
cpu_1/ALUInA_31_s11
8.125
9.157
cpu_1/ALUInA_21_s3
11.671
12.297
cpu_1/ALUInA_12_s3
12.308
13.130
cpu_1/ALUInA_12_s0
19.751
20.377
cpu_1/cpu_alu/n44_s5
21.852
22.478
cpu_1/cpu_alu/n42_s3
23.458
24.557
cpu_1/data_addr_Z_9_s33
26.042
26.668
cpu_1/data_addr_Z_9_s26
27.643
28.742
cpu_1/data_addr_Z_9_s19
31.164
31.986
cpu_1/data_addr_Z_9_s15
33.445
34.071
flashController/n7_s13
37.342
38.374
bu/btn_ren_Z_s4
39.198
40.297
uart_controller/n168_s15
41.597
42.419
uart_controller/n168_s14
43.240
43.866
bu/uart_ren_Z_s0
47.619
48.245
mem/n358_s7
51.223
52.025
mem/data_mem_0_s7
52.458
53.519
mem/data_mem_0_data_mem_0_0_0_s0
54.720
=====
HOLD
-1.697
1.118
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
1.118
=====
HOLD
-1.414
1.400
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
1.400
=====
HOLD
-1.386
1.428
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
1.428
=====
HOLD
-1.386
1.428
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
1.428
=====
HOLD
-1.150
1.664
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
1.664
=====
HOLD
-1.145
1.670
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
1.670
=====
HOLD
-1.145
1.670
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
1.670
=====
HOLD
-1.107
1.707
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
1.707
=====
HOLD
-1.070
1.744
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
1.744
=====
HOLD
-0.891
1.924
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
1.924
=====
HOLD
-0.874
1.941
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
1.941
=====
HOLD
-0.847
1.968
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
1.968
=====
HOLD
-0.842
1.973
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
1.973
=====
HOLD
-0.824
1.990
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
1.990
=====
HOLD
-0.803
2.012
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
2.012
=====
HOLD
-0.517
2.297
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
2.297
=====
HOLD
0.321
1.910
1.589
clk_ibuf
0.000
1.392
ppu_inst/spritesEn_s0
1.577
1.910
ppu_inst/sprite_buffer/dpb_inst_0
1.910
=====
HOLD
0.321
1.910
1.589
clk_ibuf
0.000
1.392
ppu_inst/textEn_s0
1.577
1.910
ppu_inst/attributes_Buffer/dpx9b_inst_0
1.910
=====
HOLD
0.321
1.910
1.589
clk_ibuf
0.000
1.392
ppu_inst/textEn_s0
1.577
1.910
ppu_inst/text_Buffer/dpx9b_inst_0
1.910
=====
HOLD
0.479
2.141
1.663
clk_ibuf
0.000
1.392
ppu_inst/writeSprite_7_s0
1.577
1.910
ppu_inst/sprite_buffer/dpb_inst_0
2.141
=====
HOLD
0.479
2.141
1.663
clk_ibuf
0.000
1.392
ppu_inst/writeSprite_3_s0
1.577
1.910
ppu_inst/sprite_buffer/dpb_inst_0
2.141
=====
HOLD
0.479
2.141
1.663
clk_ibuf
0.000
1.392
ppu_inst/writeAttr_3_s0
1.577
1.910
ppu_inst/attributes_Buffer/dpx9b_inst_0
2.141
=====
HOLD
0.496
2.148
1.652
clk_ibuf
0.000
1.392
ppu_inst/text_address_10_s0
1.577
1.910
ppu_inst/sprite_buffer/dpb_inst_0
2.148
=====
HOLD
0.500
2.151
1.652
clk_ibuf
0.000
1.392
ppu_inst/text_address_9_s0
1.577
1.910
ppu_inst/text_Buffer/dpx9b_inst_0
2.151
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7_1_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_1_s0
1.084
