{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737918322633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737918322633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 20:05:22 2025 " "Processing started: Sun Jan 26 20:05:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737918322633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918322633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PINOUT -c PINOUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off PINOUT -c PINOUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918322633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737918322926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737918322926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pinout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pinout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PINOUT-rtl " "Found design unit 1: PINOUT-rtl" {  } { { "PINOUT.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328453 ""} { "Info" "ISGN_ENTITY_NAME" "1 PINOUT " "Found entity 1: PINOUT" {  } { { "PINOUT.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/packages/std_definitions.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/smon/source/vhdl_projects/packages/std_definitions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 std_definitions " "Found design unit 1: std_definitions" {  } { { "../../packages/std_definitions.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/packages/std_definitions.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/packages/commands_p.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/smon/source/vhdl_projects/packages/commands_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 commands " "Found design unit 1: commands" {  } { { "../../packages/Commands_p.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/packages/Commands_p.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/tilt_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/tilt_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tilt-behav " "Found design unit 1: tilt-behav" {  } { { "../../entities/tilt_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_ea.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328458 ""} { "Info" "ISGN_ENTITY_NAME" "1 tilt " "Found entity 1: tilt" {  } { { "../../entities/tilt_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/tilt_axis_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tilt_axis-behav " "Found design unit 1: tilt_axis-behav" {  } { { "../../entities/tilt_axis_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328459 ""} { "Info" "ISGN_ENTITY_NAME" "1 tilt_axis " "Found entity 1: tilt_axis" {  } { { "../../entities/tilt_axis_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/sync_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/sync_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-behav " "Found design unit 1: sync-behav" {  } { { "../../entities/sync_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/sync_ea.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328461 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../../entities/sync_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/sync_ea.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/strb_generator_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/strb_generator_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 strb_generator-behav " "Found design unit 1: strb_generator-behav" {  } { { "../../entities/strb_generator_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/strb_generator_ea.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328462 ""} { "Info" "ISGN_ENTITY_NAME" "1 strb_generator " "Found entity 1: strb_generator" {  } { { "../../entities/strb_generator_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/strb_generator_ea.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/servo_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/servo_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo-behav " "Found design unit 1: servo-behav" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328463 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/sample_hold_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/sample_hold_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_hold-behav " "Found design unit 1: sample_hold-behav" {  } { { "../../entities/sample_hold_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/sample_hold_ea.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328465 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_hold " "Found entity 1: sample_hold" {  } { { "../../entities/sample_hold_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/sample_hold_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/pwm_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/pwm_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-behav " "Found design unit 1: pwm-behav" {  } { { "../../entities/pwm_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/pwm_ea.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328466 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../../entities/pwm_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/pwm_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/moving_average_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/moving_average_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moving_average_filter-behav " "Found design unit 1: moving_average_filter-behav" {  } { { "../../entities/moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/moving_average_ea.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328467 ""} { "Info" "ISGN_ENTITY_NAME" "1 moving_average_filter " "Found entity 1: moving_average_filter" {  } { { "../../entities/moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/moving_average_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/delta_adc_ea.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/delta_adc_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delta_adc-debug " "Found design unit 1: delta_adc-debug" {  } { { "../../entities/delta_adc_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/delta_adc_ea.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328469 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 delta_adc-behav " "Found design unit 2: delta_adc-behav" {  } { { "../../entities/delta_adc_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/delta_adc_ea.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328469 ""} { "Info" "ISGN_ENTITY_NAME" "1 delta_adc " "Found entity 1: delta_adc" {  } { { "../../entities/delta_adc_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/delta_adc_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/debouncer_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/debouncer_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behav " "Found design unit 1: debouncer-behav" {  } { { "../../entities/debouncer_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/debouncer_ea.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328470 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../../entities/debouncer_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/debouncer_ea.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/counter_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/counter_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behav " "Found design unit 1: counter-behav" {  } { { "../../entities/counter_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/counter_ea.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328471 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../entities/counter_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/counter_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/cmd_rom_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/cmd_rom_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmd_rom-behav " "Found design unit 1: cmd_rom-behav" {  } { { "../../entities/cmd_rom_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_rom_ea.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328472 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmd_rom " "Found entity 1: cmd_rom" {  } { { "../../entities/cmd_rom_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_rom_ea.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/cmd_proc_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/cmd_proc_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmd_proc-behav " "Found design unit 1: cmd_proc-behav" {  } { { "../../entities/cmd_proc_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_proc_ea.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328474 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmd_proc " "Found entity 1: cmd_proc" {  } { { "../../entities/cmd_proc_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_proc_ea.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/clean_btn_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/clean_btn_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clean_btn-behav " "Found design unit 1: clean_btn-behav" {  } { { "../../entities/clean_btn_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/clean_btn_ea.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328475 ""} { "Info" "ISGN_ENTITY_NAME" "1 clean_btn " "Found entity 1: clean_btn" {  } { { "../../entities/clean_btn_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/clean_btn_ea.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/btn2strb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/btn2strb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btn2strb-behav " "Found design unit 1: btn2strb-behav" {  } { { "../../entities/btn2strb.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/btn2strb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328476 ""} { "Info" "ISGN_ENTITY_NAME" "1 btn2strb " "Found entity 1: btn2strb" {  } { { "../../entities/btn2strb.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/btn2strb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/btn_ctrl_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/btn_ctrl_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btn_ctrl-behav " "Found design unit 1: btn_ctrl-behav" {  } { { "../../entities/btn_ctrl_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/btn_ctrl_ea.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328478 ""} { "Info" "ISGN_ENTITY_NAME" "1 btn_ctrl " "Found entity 1: btn_ctrl" {  } { { "../../entities/btn_ctrl_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/btn_ctrl_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/bin2bcd_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/bin2bcd_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-behav " "Found design unit 1: bin2bcd-behav" {  } { { "../../entities/bin2bcd_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/bin2bcd_ea.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328479 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../../entities/bin2bcd_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/bin2bcd_ea.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/bcd_to_7seg_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/bcd_to_7seg_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg-behav " "Found design unit 1: bcd_to_7seg-behav" {  } { { "../../entities/bcd_to_7seg_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/bcd_to_7seg_ea.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328480 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "../../entities/bcd_to_7seg_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/bcd_to_7seg_ea.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/accu_reg_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/accu_reg_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accu_reg-behav " "Found design unit 1: accu_reg-behav" {  } { { "../../entities/accu_reg_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/accu_reg_ea.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328482 ""} { "Info" "ISGN_ENTITY_NAME" "1 accu_reg " "Found entity 1: accu_reg" {  } { { "../../entities/accu_reg_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/accu_reg_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/ex_11/tl_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/ex_11/tl_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tl-behav " "Found design unit 1: tl-behav" {  } { { "../tl_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/tl_ea.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328483 ""} { "Info" "ISGN_ENTITY_NAME" "1 tl " "Found entity 1: tl" {  } { { "../tl_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/tl_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918328483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PINOUT " "Elaborating entity \"PINOUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737918328514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tl tl:tl_ent A:behav " "Elaborating entity \"tl\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\"" {  } { { "pinout.vhd" "tl_ent" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "servo tl:tl_ent\|servo:servo_x_ent A:behav " "Elaborating entity \"servo\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|servo:servo_x_ent\"" {  } { { "../tl_ea.vhd" "servo_x_ent" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/tl_ea.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pwm tl:tl_ent\|servo:servo_x_ent\|pwm:pwm_ent A:behav " "Elaborating entity \"pwm\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|servo:servo_x_ent\|pwm:pwm_ent\"" {  } { { "../../entities/servo_ea.vhd" "pwm_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter tl:tl_ent\|servo:servo_x_ent\|pwm:pwm_ent\|counter:cnt_ent A:behav " "Elaborating entity \"counter\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|servo:servo_x_ent\|pwm:pwm_ent\|counter:cnt_ent\"" {  } { { "../../entities/pwm_ea.vhd" "cnt_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/pwm_ea.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "btn_ctrl tl:tl_ent\|btn_ctrl:btn_ctrl_ent A:behav " "Elaborating entity \"btn_ctrl\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|btn_ctrl:btn_ctrl_ent\"" {  } { { "../tl_ea.vhd" "btn_ctrl_ent" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/tl_ea.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clean_btn tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent A:behav " "Elaborating entity \"clean_btn\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\"" {  } { { "../../entities/btn_ctrl_ea.vhd" "inc_clean_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/btn_ctrl_ea.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sync tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\|sync:sync_ent A:behav " "Elaborating entity \"sync\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\|sync:sync_ent\"" {  } { { "../../entities/clean_btn_ea.vhd" "sync_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/clean_btn_ea.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debouncer tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\|debouncer:debouncer_ent A:behav " "Elaborating entity \"debouncer\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\|debouncer:debouncer_ent\"" {  } { { "../../entities/clean_btn_ea.vhd" "debouncer_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/clean_btn_ea.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "strb_generator tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\|debouncer:debouncer_ent\|strb_generator:strb_ent A:behav " "Elaborating entity \"strb_generator\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\|debouncer:debouncer_ent\|strb_generator:strb_ent\"" {  } { { "../../entities/debouncer_ea.vhd" "strb_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/debouncer_ea.vhd" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\|debouncer:debouncer_ent\|strb_generator:strb_ent\|counter:cnt_ent A:behav " "Elaborating entity \"counter\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\|debouncer:debouncer_ent\|strb_generator:strb_ent\|counter:cnt_ent\"" {  } { { "../../entities/strb_generator_ea.vhd" "cnt_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/strb_generator_ea.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tilt_axis tl:tl_ent\|tilt_axis:tilt_x A:behav " "Elaborating entity \"tilt_axis\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\"" {  } { { "../tl_ea.vhd" "tilt_x" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/tl_ea.vhd" 112 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "delta_adc tl:tl_ent\|tilt_axis:tilt_x\|delta_adc:adc_ent A:debug " "Elaborating entity \"delta_adc\" using architecture \"A:debug\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\|delta_adc:adc_ent\"" {  } { { "../../entities/tilt_axis_ea.vhd" "adc_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328545 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sampling_strb delta_adc_ea.vhd(33) " "VHDL Signal Declaration warning at delta_adc_ea.vhd(33): used explicit default value for signal \"sampling_strb\" because signal was never assigned a value" {  } { { "../../entities/delta_adc_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/delta_adc_ea.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737918328545 "|PINOUT|tl:tl_ent|tilt_axis:tilt_x|delta_adc:adc_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sampling_strb delta_adc_ea.vhd(63) " "VHDL Process Statement warning at delta_adc_ea.vhd(63): signal \"sampling_strb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../entities/delta_adc_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/delta_adc_ea.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737918328545 "|PINOUT|tl:tl_ent|tilt_axis:tilt_x|delta_adc:adc_ent"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "adc_val_o delta_adc_ea.vhd(23) " "Using initial value X (don't care) for net \"adc_val_o\" at delta_adc_ea.vhd(23)" {  } { { "../../entities/delta_adc_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/delta_adc_ea.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918328546 "|PINOUT|tl:tl_ent|tilt_axis:tilt_x|delta_adc:adc_ent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pwm tl:tl_ent\|tilt_axis:tilt_x\|delta_adc:adc_ent\|pwm:pwm_ent A:behav " "Elaborating entity \"pwm\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\|delta_adc:adc_ent\|pwm:pwm_ent\"" {  } { { "../../entities/delta_adc_ea.vhd" "pwm_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/delta_adc_ea.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter tl:tl_ent\|tilt_axis:tilt_x\|delta_adc:adc_ent\|pwm:pwm_ent\|counter:cnt_ent A:behav " "Elaborating entity \"counter\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\|delta_adc:adc_ent\|pwm:pwm_ent\|counter:cnt_ent\"" {  } { { "../../entities/pwm_ea.vhd" "cnt_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/pwm_ea.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "moving_average_filter tl:tl_ent\|tilt_axis:tilt_x\|moving_average_filter:mov_avg_ent A:behav " "Elaborating entity \"moving_average_filter\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\|moving_average_filter:mov_avg_ent\"" {  } { { "../../entities/tilt_axis_ea.vhd" "mov_avg_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328559 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum moving_average_ea.vhd(52) " "VHDL Process Statement warning at moving_average_ea.vhd(52): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../entities/moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/moving_average_ea.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737918328560 "|PINOUT|tl:tl_ent|tilt_axis:tilt_x|moving_average_filter:mov_avg_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum moving_average_ea.vhd(57) " "VHDL Process Statement warning at moving_average_ea.vhd(57): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../entities/moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/moving_average_ea.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737918328560 "|PINOUT|tl:tl_ent|tilt_axis:tilt_x|moving_average_filter:mov_avg_ent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sample_hold tl:tl_ent\|tilt_axis:tilt_x\|sample_hold:sample_hold_ent A:behav " "Elaborating entity \"sample_hold\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\|sample_hold:sample_hold_ent\"" {  } { { "../../entities/tilt_axis_ea.vhd" "sample_hold_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tilt tl:tl_ent\|tilt_axis:tilt_x\|tilt:tilt_ent A:behav " "Elaborating entity \"tilt\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\|tilt:tilt_ent\"" {  } { { "../../entities/tilt_axis_ea.vhd" "tilt_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bin2bcd tl:tl_ent\|tilt_axis:tilt_x\|bin2bcd:bin2bcd_ent A:behav " "Elaborating entity \"bin2bcd\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\|bin2bcd:bin2bcd_ent\"" {  } { { "../../entities/tilt_axis_ea.vhd" "bin2bcd_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" 108 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bcd_to_7seg tl:tl_ent\|tilt_axis:tilt_x\|bcd_to_7seg:seg_ones_ent A:behav " "Elaborating entity \"bcd_to_7seg\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\|bcd_to_7seg:seg_ones_ent\"" {  } { { "../../entities/tilt_axis_ea.vhd" "seg_ones_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" 116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "btn2strb tl:tl_ent\|btn2strb:btn2strb A:behav " "Elaborating entity \"btn2strb\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|btn2strb:btn2strb\"" {  } { { "../tl_ea.vhd" "btn2strb" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/tl_ea.vhd" 146 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cmd_proc tl:tl_ent\|cmd_proc:cmd_proc_ent A:behav " "Elaborating entity \"cmd_proc\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|cmd_proc:cmd_proc_ent\"" {  } { { "../tl_ea.vhd" "cmd_proc_ent" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/tl_ea.vhd" 154 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "accu_reg tl:tl_ent\|cmd_proc:cmd_proc_ent\|accu_reg:accu_reg_dr_ent A:behav " "Elaborating entity \"accu_reg\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|cmd_proc:cmd_proc_ent\|accu_reg:accu_reg_dr_ent\"" {  } { { "../../entities/cmd_proc_ea.vhd" "accu_reg_dr_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_proc_ea.vhd" 85 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "strb_generator tl:tl_ent\|cmd_proc:cmd_proc_ent\|strb_generator:step_strb_ent A:behav " "Elaborating entity \"strb_generator\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|cmd_proc:cmd_proc_ent\|strb_generator:step_strb_ent\"" {  } { { "../../entities/cmd_proc_ea.vhd" "step_strb_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_proc_ea.vhd" 111 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "strb_generator tl:tl_ent\|cmd_proc:cmd_proc_ent\|strb_generator:micro_step_strb_ent A:behav " "Elaborating entity \"strb_generator\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|cmd_proc:cmd_proc_ent\|strb_generator:micro_step_strb_ent\"" {  } { { "../../entities/cmd_proc_ea.vhd" "micro_step_strb_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_proc_ea.vhd" 122 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter tl:tl_ent\|cmd_proc:cmd_proc_ent\|strb_generator:micro_step_strb_ent\|counter:cnt_ent A:behav " "Elaborating entity \"counter\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|cmd_proc:cmd_proc_ent\|strb_generator:micro_step_strb_ent\|counter:cnt_ent\"" {  } { { "../../entities/strb_generator_ea.vhd" "cnt_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/strb_generator_ea.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cmd_rom tl:tl_ent\|cmd_proc:cmd_proc_ent\|cmd_rom:rom_ent A:behav " "Elaborating entity \"cmd_rom\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|cmd_proc:cmd_proc_ent\|cmd_rom:rom_ent\"" {  } { { "../../entities/cmd_proc_ea.vhd" "rom_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_proc_ea.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918328651 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "tl:tl_ent\|cmd_proc:cmd_proc_ent\|cmd_rom:rom_ent\|ROMMEM " "RAM logic \"tl:tl_ent\|cmd_proc:cmd_proc_ent\|cmd_rom:rom_ent\|ROMMEM\" is uninferred due to inappropriate RAM size" {  } { { "../../entities/cmd_rom_ea.vhd" "ROMMEM" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_rom_ea.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1737918329009 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1737918329009 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "3 64 0 1 1 " "3 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "61 63 " "Addresses ranging from 61 to 63 are not initialized" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/db/PINOUT.ram0_cmd_rom_565410ab.hdl.mif" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/db/PINOUT.ram0_cmd_rom_565410ab.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1737918329010 ""}  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/db/PINOUT.ram0_cmd_rom_565410ab.hdl.mif" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/db/PINOUT.ram0_cmd_rom_565410ab.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1737918329010 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO\[9\]\" and its non-tri-state driver." {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO\[26\]\" and its non-tri-state driver." {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO\[27\]\" and its non-tri-state driver." {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO\[34\]\" and its non-tri-state driver." {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO\[35\]\" and its non-tri-state driver." {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737918329223 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1737918329223 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918329223 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1737918329223 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[9\]~synth " "Node \"GPIO\[9\]~synth\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918329394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[26\]~synth " "Node \"GPIO\[26\]~synth\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918329394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[27\]~synth " "Node \"GPIO\[27\]~synth\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918329394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[34\]~synth " "Node \"GPIO\[34\]~synth\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918329394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918329394 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737918329394 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918329394 "|PINOUT|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737918329394 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737918329454 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_z_ent\|on_cnt_val\[13\] High " "Register tl:tl_ent\|servo:servo_z_ent\|on_cnt_val\[13\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_z_ent\|on_cnt_val\[19\] High " "Register tl:tl_ent\|servo:servo_z_ent\|on_cnt_val\[19\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[19\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[19\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[18\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[18\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[17\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[17\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[16\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[16\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[14\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[14\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[13\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[13\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[9\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[9\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[8\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[8\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[7\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[7\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[5\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[5\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[4\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[4\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[3\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[3\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[2\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[2\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[0\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[0\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[1\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[1\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[19\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[19\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[18\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[18\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[17\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[17\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[16\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[16\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[14\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[14\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[13\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[13\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[9\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[9\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[8\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[8\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[7\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[7\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[5\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[5\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[4\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[4\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[3\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[3\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[2\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[2\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[0\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[0\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[1\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[1\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918329543 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1737918329543 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737918329634 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737918329778 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918329778 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918329855 "|PINOUT|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918329855 "|PINOUT|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918329855 "|PINOUT|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918329855 "|PINOUT|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918329855 "|PINOUT|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918329855 "|PINOUT|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918329855 "|PINOUT|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918329855 "|PINOUT|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918329855 "|PINOUT|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918329855 "|PINOUT|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918329855 "|PINOUT|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737918329855 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "555 " "Implemented 555 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737918329857 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737918329857 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737918329857 ""} { "Info" "ICUT_CUT_TM_LCELLS" "459 " "Implemented 459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737918329857 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737918329857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737918329872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 20:05:29 2025 " "Processing ended: Sun Jan 26 20:05:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737918329872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737918329872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737918329872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918329872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1737918330937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737918330937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 20:05:30 2025 " "Processing started: Sun Jan 26 20:05:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737918330937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1737918330937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PINOUT -c PINOUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PINOUT -c PINOUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1737918330937 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1737918331128 ""}
{ "Info" "0" "" "Project  = PINOUT" {  } {  } 0 0 "Project  = PINOUT" 0 0 "Fitter" 0 0 1737918331128 ""}
{ "Info" "0" "" "Revision = PINOUT" {  } {  } 0 0 "Revision = PINOUT" 0 0 "Fitter" 0 0 1737918331129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1737918331213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1737918331213 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PINOUT 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"PINOUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1737918331222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737918331252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737918331252 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1737918331533 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1737918331587 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1737918331713 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1737918339049 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 305 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 305 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1737918339216 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 274 global CLKCTRL_G7 " "KEY\[0\]~inputCLKENA0 with 274 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1737918339216 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1737918339216 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1737918339216 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AJ4 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1737918339218 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1737918339218 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1737918339218 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737918339218 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737918339231 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737918339232 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737918339234 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1737918339235 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1737918339235 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737918339236 ""}
{ "Info" "ISTA_SDC_FOUND" "PINOUT.SDC " "Reading SDC File: 'PINOUT.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1737918339811 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PINOUT.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at PINOUT.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1737918339814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PINOUT.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at PINOUT.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737918339814 ""}  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1737918339814 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PINOUT.sdc 16 altera_reserved_tdi port " "Ignored filter at PINOUT.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1737918339814 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PINOUT.sdc 16 altera_reserved_tck clock " "Ignored filter at PINOUT.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1737918339815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay PINOUT.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at PINOUT.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737918339815 ""}  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1737918339815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay PINOUT.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at PINOUT.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1737918339815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PINOUT.sdc 17 altera_reserved_tms port " "Ignored filter at PINOUT.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1737918339815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay PINOUT.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at PINOUT.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737918339815 ""}  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1737918339815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay PINOUT.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at PINOUT.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1737918339815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PINOUT.sdc 18 altera_reserved_tdo port " "Ignored filter at PINOUT.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1737918339815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay PINOUT.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at PINOUT.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737918339815 ""}  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1737918339815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay PINOUT.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at PINOUT.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1737918339815 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1737918339815 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1737918339819 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1737918339820 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737918339820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737918339820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737918339820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737918339820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737918339820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737918339820 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1737918339820 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737918339846 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1737918339847 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737918339847 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737918339978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737918343506 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1737918343796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737918351627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737918362374 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737918362742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737918362742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737918363732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1737918366129 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737918366129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1737918366331 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1737918366331 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1737918366331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737918366333 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1737918367810 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737918367841 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737918368209 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737918368209 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737918368564 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737918370802 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently enabled " "Pin GPIO\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently enabled " "Pin GPIO\[26\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently enabled " "Pin GPIO\[27\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently enabled " "Pin GPIO\[34\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently enabled " "Pin GPIO\[35\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737918371000 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1737918371000 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.fit.smsg " "Generated suppressed messages file C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1737918371065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7356 " "Peak virtual memory: 7356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737918371475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 20:06:11 2025 " "Processing ended: Sun Jan 26 20:06:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737918371475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737918371475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737918371475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737918371475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1737918372482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737918372482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 20:06:12 2025 " "Processing started: Sun Jan 26 20:06:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737918372482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1737918372482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PINOUT -c PINOUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PINOUT -c PINOUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1737918372482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1737918373036 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1737918376873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737918377176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 20:06:17 2025 " "Processing ended: Sun Jan 26 20:06:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737918377176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737918377176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737918377176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1737918377176 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1737918377786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1737918378217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737918378217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 20:06:17 2025 " "Processing started: Sun Jan 26 20:06:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737918378217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1737918378217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PINOUT -c PINOUT " "Command: quartus_sta PINOUT -c PINOUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1737918378218 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1737918378302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1737918378786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1737918378786 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737918378815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737918378815 ""}
{ "Info" "ISTA_SDC_FOUND" "PINOUT.SDC " "Reading SDC File: 'PINOUT.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1737918379190 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PINOUT.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at PINOUT.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737918379192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PINOUT.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at PINOUT.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737918379193 ""}  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737918379193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PINOUT.sdc 16 altera_reserved_tdi port " "Ignored filter at PINOUT.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737918379193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PINOUT.sdc 16 altera_reserved_tck clock " "Ignored filter at PINOUT.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737918379193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay PINOUT.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at PINOUT.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737918379193 ""}  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737918379193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay PINOUT.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at PINOUT.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737918379193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PINOUT.sdc 17 altera_reserved_tms port " "Ignored filter at PINOUT.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737918379193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay PINOUT.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at PINOUT.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737918379193 ""}  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737918379193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay PINOUT.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at PINOUT.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737918379193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PINOUT.sdc 18 altera_reserved_tdo port " "Ignored filter at PINOUT.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737918379193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay PINOUT.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at PINOUT.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737918379194 ""}  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737918379194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay PINOUT.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at PINOUT.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737918379194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1737918379194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737918379198 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1737918379199 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1737918379206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.950 " "Worst-case setup slack is 13.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918379217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918379217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.950               0.000 CLOCK_50  " "   13.950               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918379217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737918379217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.216 " "Worst-case hold slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918379220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918379220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 CLOCK_50  " "    0.216               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918379220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737918379220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737918379222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737918379223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.218 " "Worst-case minimum pulse width slack is 9.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918379225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918379225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.218               0.000 CLOCK_50  " "    9.218               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918379225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737918379225 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918379230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918379230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918379230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918379230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 51.045 ns " "Worst Case Available Settling Time: 51.045 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918379230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918379230 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737918379230 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737918379232 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737918379259 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737918379999 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737918380057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.156 " "Worst-case setup slack is 14.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.156               0.000 CLOCK_50  " "   14.156               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737918380063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.207 " "Worst-case hold slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 CLOCK_50  " "    0.207               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737918380066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737918380068 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737918380070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.285 " "Worst-case minimum pulse width slack is 9.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.285               0.000 CLOCK_50  " "    9.285               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737918380071 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918380076 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918380076 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918380076 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918380076 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 51.278 ns " "Worst Case Available Settling Time: 51.278 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918380076 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918380076 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737918380076 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1737918380078 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737918380193 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737918380822 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737918380880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.781 " "Worst-case setup slack is 15.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.781               0.000 CLOCK_50  " "   15.781               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737918380883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 CLOCK_50  " "    0.126               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737918380885 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737918380887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737918380889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.101 " "Worst-case minimum pulse width slack is 9.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.101               0.000 CLOCK_50  " "    9.101               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918380891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737918380891 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918380895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918380895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918380895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918380895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 53.959 ns " "Worst Case Available Settling Time: 53.959 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918380895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918380895 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737918380895 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737918380897 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737918381023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.269 " "Worst-case setup slack is 16.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918381026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918381026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.269               0.000 CLOCK_50  " "   16.269               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918381026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737918381026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.116 " "Worst-case hold slack is 0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918381029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918381029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 CLOCK_50  " "    0.116               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918381029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737918381029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737918381031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737918381034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.065 " "Worst-case minimum pulse width slack is 9.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918381036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918381036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.065               0.000 CLOCK_50  " "    9.065               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737918381036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737918381036 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918381040 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918381040 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918381040 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918381040 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 54.565 ns " "Worst Case Available Settling Time: 54.565 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918381040 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737918381040 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737918381040 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737918382429 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737918382430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5256 " "Peak virtual memory: 5256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737918382473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 20:06:22 2025 " "Processing ended: Sun Jan 26 20:06:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737918382473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737918382473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737918382473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737918382473 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 172 s " "Quartus Prime Full Compilation was successful. 0 errors, 172 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737918383134 ""}
