Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Nov 25 16:28:40 2024
| Host         : aringadre-IdeaPad-Flex-5-14ALC05 running 64-bit Linux Mint 22
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_timing_summary_routed.rpt -pb basys3_timing_summary_routed.pb -rpx basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
TIMING-8   Critical Warning  No common period between related clocks                    4           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
LUTAR-1    Warning           LUT drives async reset alert                               1           
TIMING-15  Warning           Large hold violation                                       1           
TIMING-16  Warning           Large setup violation                                      155         
TIMING-18  Warning           Missing input or output delay                              16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.968    -1170.148                    177                  455       -4.087       -4.087                      1                  455        3.000        0.000                       0                   190  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)                 Period(ns)      Frequency(MHz)
-----                            ------------                 ----------      --------------
clk_100                          {0.000 5.000}                10.000          100.000         
  clk_1k                         {0.000 500000.024}           1000000.047     0.001           
mmcm_100_to_25_175/inst/clk_100  {0.000 5.000}                10.000          100.000         
  clk_25_175_mmcm_100_to_25_175  {0.000 19.863}               39.725          25.173          
  clkfbout_mmcm_100_to_25_175    {0.000 20.000}               40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
clk_100                                 6.573         0.000                      0                   51         0.199         0.000                      0                   51         4.500         0.000                       0                    37  
  clk_1k                           999998.750         0.000                      0                    4         0.248         0.000                      0                    4    499999.438         0.000                       0                     4  
mmcm_100_to_25_175/inst/clk_100                                                                                                                                                         3.000         0.000                       0                     1  
  clk_25_175_mmcm_100_to_25_175        25.653         0.000                      0                  355         0.180         0.000                      0                  355        19.363         0.000                       0                   145  
  clkfbout_mmcm_100_to_25_175                                                                                                                                                          37.845         0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                            WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                            -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------  
clk_1k                         clk_100                               8.382         0.000                      0                    1         0.175         0.000                      0                    1  
clk_25_175_mmcm_100_to_25_175  clk_100                              -2.692        -2.692                      1                    2        -4.087        -4.087                      1                    2  
clk_100                        clk_1k                           990007.750         0.000                      0                    4         0.352         0.000                      0                    4  
clk_100                        clk_25_175_mmcm_100_to_25_175        -8.968     -1026.857                    154                  154         0.474         0.000                      0                  154  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_100                        clk_25_175_mmcm_100_to_25_175       -6.588     -140.599                     22                   22        0.875        0.000                      0                   22  
**async_default**              clk_25_175_mmcm_100_to_25_175  clk_25_175_mmcm_100_to_25_175       35.034        0.000                      0                   22        0.921        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_100                                                       
(none)                         clk_1k                                                        
(none)                         clk_25_175_mmcm_100_to_25_175                                 
(none)                         clkfbout_mmcm_100_to_25_175                                   
(none)                                                        clk_100                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        6.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.766ns (26.711%)  route 2.102ns (73.289%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  clk_100M_to_clk_1k/counter_q_reg[6]/Q
                         net (fo=3, routed)           1.177     6.847    clk_100M_to_clk_1k/counter_q[6]
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  clk_100M_to_clk_1k/counter_q[17]_i_4/O
                         net (fo=1, routed)           0.263     7.234    clk_100M_to_clk_1k/counter_q[17]_i_4_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.358 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.661     8.019    clk_100M_to_clk_1k/p_0_in
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[5]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X64Y16         FDRE (Setup_fdre_C_R)       -0.524    14.592    clk_100M_to_clk_1k/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.766ns (26.711%)  route 2.102ns (73.289%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  clk_100M_to_clk_1k/counter_q_reg[6]/Q
                         net (fo=3, routed)           1.177     6.847    clk_100M_to_clk_1k/counter_q[6]
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  clk_100M_to_clk_1k/counter_q[17]_i_4/O
                         net (fo=1, routed)           0.263     7.234    clk_100M_to_clk_1k/counter_q[17]_i_4_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.358 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.661     8.019    clk_100M_to_clk_1k/p_0_in
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[6]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X64Y16         FDRE (Setup_fdre_C_R)       -0.524    14.592    clk_100M_to_clk_1k/counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.766ns (26.711%)  route 2.102ns (73.289%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  clk_100M_to_clk_1k/counter_q_reg[6]/Q
                         net (fo=3, routed)           1.177     6.847    clk_100M_to_clk_1k/counter_q[6]
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  clk_100M_to_clk_1k/counter_q[17]_i_4/O
                         net (fo=1, routed)           0.263     7.234    clk_100M_to_clk_1k/counter_q[17]_i_4_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.358 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.661     8.019    clk_100M_to_clk_1k/p_0_in
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[7]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X64Y16         FDRE (Setup_fdre_C_R)       -0.524    14.592    clk_100M_to_clk_1k/counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.766ns (26.711%)  route 2.102ns (73.289%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  clk_100M_to_clk_1k/counter_q_reg[6]/Q
                         net (fo=3, routed)           1.177     6.847    clk_100M_to_clk_1k/counter_q[6]
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  clk_100M_to_clk_1k/counter_q[17]_i_4/O
                         net (fo=1, routed)           0.263     7.234    clk_100M_to_clk_1k/counter_q[17]_i_4_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.358 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.661     8.019    clk_100M_to_clk_1k/p_0_in
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[8]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X64Y16         FDRE (Setup_fdre_C_R)       -0.524    14.592    clk_100M_to_clk_1k/counter_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.766ns (28.065%)  route 1.963ns (71.935%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  clk_100M_to_clk_1k/counter_q_reg[6]/Q
                         net (fo=3, routed)           1.177     6.847    clk_100M_to_clk_1k/counter_q[6]
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  clk_100M_to_clk_1k/counter_q[17]_i_4/O
                         net (fo=1, routed)           0.263     7.234    clk_100M_to_clk_1k/counter_q[17]_i_4_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.358 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.523     7.881    clk_100M_to_clk_1k/p_0_in
    SLICE_X64Y15         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y15         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X64Y15         FDRE (Setup_fdre_C_R)       -0.524    14.569    clk_100M_to_clk_1k/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.766ns (28.065%)  route 1.963ns (71.935%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  clk_100M_to_clk_1k/counter_q_reg[6]/Q
                         net (fo=3, routed)           1.177     6.847    clk_100M_to_clk_1k/counter_q[6]
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  clk_100M_to_clk_1k/counter_q[17]_i_4/O
                         net (fo=1, routed)           0.263     7.234    clk_100M_to_clk_1k/counter_q[17]_i_4_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.358 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.523     7.881    clk_100M_to_clk_1k/p_0_in
    SLICE_X64Y15         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y15         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X64Y15         FDRE (Setup_fdre_C_R)       -0.524    14.569    clk_100M_to_clk_1k/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.766ns (28.065%)  route 1.963ns (71.935%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  clk_100M_to_clk_1k/counter_q_reg[6]/Q
                         net (fo=3, routed)           1.177     6.847    clk_100M_to_clk_1k/counter_q[6]
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  clk_100M_to_clk_1k/counter_q[17]_i_4/O
                         net (fo=1, routed)           0.263     7.234    clk_100M_to_clk_1k/counter_q[17]_i_4_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.358 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.523     7.881    clk_100M_to_clk_1k/p_0_in
    SLICE_X64Y15         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y15         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[3]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X64Y15         FDRE (Setup_fdre_C_R)       -0.524    14.569    clk_100M_to_clk_1k/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.766ns (28.065%)  route 1.963ns (71.935%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  clk_100M_to_clk_1k/counter_q_reg[6]/Q
                         net (fo=3, routed)           1.177     6.847    clk_100M_to_clk_1k/counter_q[6]
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  clk_100M_to_clk_1k/counter_q[17]_i_4/O
                         net (fo=1, routed)           0.263     7.234    clk_100M_to_clk_1k/counter_q[17]_i_4_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.358 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.523     7.881    clk_100M_to_clk_1k/p_0_in
    SLICE_X64Y15         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y15         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[4]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X64Y15         FDRE (Setup_fdre_C_R)       -0.524    14.569    clk_100M_to_clk_1k/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.766ns (28.169%)  route 1.953ns (71.831%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  clk_100M_to_clk_1k/counter_q_reg[6]/Q
                         net (fo=3, routed)           1.177     6.847    clk_100M_to_clk_1k/counter_q[6]
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  clk_100M_to_clk_1k/counter_q[17]_i_4/O
                         net (fo=1, routed)           0.263     7.234    clk_100M_to_clk_1k/counter_q[17]_i_4_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.358 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.513     7.871    clk_100M_to_clk_1k/p_0_in
    SLICE_X64Y18         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509    14.850    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y18         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[13]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDRE (Setup_fdre_C_R)       -0.524    14.565    clk_100M_to_clk_1k/counter_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.766ns (28.169%)  route 1.953ns (71.831%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  clk_100M_to_clk_1k/counter_q_reg[6]/Q
                         net (fo=3, routed)           1.177     6.847    clk_100M_to_clk_1k/counter_q[6]
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  clk_100M_to_clk_1k/counter_q[17]_i_4/O
                         net (fo=1, routed)           0.263     7.234    clk_100M_to_clk_1k/counter_q[17]_i_4_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.358 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.513     7.871    clk_100M_to_clk_1k/p_0_in
    SLICE_X64Y18         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509    14.850    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y18         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[14]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDRE (Setup_fdre_C_R)       -0.524    14.565    clk_100M_to_clk_1k/counter_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  6.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 synchronizer_7seg/clk_target_q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synchronizer_7seg/sync_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    synchronizer_7seg/clk_sample_i
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/clk_target_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.148     1.616 f  synchronizer_7seg/clk_target_q1_reg/Q
                         net (fo=2, routed)           0.073     1.689    synchronizer_7seg/clk_target_q1
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.098     1.787 r  synchronizer_7seg/sync_data_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    synchronizer_7seg/sync_data_q[0]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.853     1.980    synchronizer_7seg/clk_sample_i
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.120     1.588    synchronizer_7seg/sync_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 synchronizer_25_175/clk_target_q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synchronizer_25_175/sync_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    synchronizer_25_175/clk_sample_i
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/clk_target_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.128     1.575 f  synchronizer_25_175/clk_target_q1_reg/Q
                         net (fo=2, routed)           0.076     1.651    synchronizer_25_175/clk_target_q1
    SLICE_X48Y39         LUT4 (Prop_lut4_I1_O)        0.099     1.750 r  synchronizer_25_175/sync_data_q[0]_i_1/O
                         net (fo=6, routed)           0.000     1.750    synchronizer_25_175/sync_data_q[0]_i_1_n_0
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.834     1.961    synchronizer_25_175/clk_sample_i
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.091     1.538    synchronizer_25_175/sync_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 synchronizer_25_175/clk_target_q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synchronizer_25_175/clk_target_q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    synchronizer_25_175/clk_sample_i
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/clk_target_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  synchronizer_25_175/clk_target_q1_reg/Q
                         net (fo=2, routed)           0.134     1.709    synchronizer_25_175/clk_target_q1
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/clk_target_q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.834     1.961    synchronizer_25_175/clk_sample_i
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/clk_target_q2_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.012     1.459    synchronizer_25_175/clk_target_q2_reg
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y17         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  clk_100M_to_clk_1k/counter_q_reg[11]/Q
                         net (fo=2, routed)           0.125     1.762    clk_100M_to_clk_1k/counter_q[11]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  clk_100M_to_clk_1k/counter_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    clk_100M_to_clk_1k/p_1_in[11]
    SLICE_X64Y17         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     1.985    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y17         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.134     1.606    clk_100M_to_clk_1k/counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y15         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  clk_100M_to_clk_1k/counter_q_reg[3]/Q
                         net (fo=3, routed)           0.127     1.765    clk_100M_to_clk_1k/counter_q[3]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  clk_100M_to_clk_1k/counter_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    clk_100M_to_clk_1k/p_1_in[3]
    SLICE_X64Y15         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y15         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.134     1.608    clk_100M_to_clk_1k/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y15         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  clk_100M_to_clk_1k/counter_q_reg[0]/Q
                         net (fo=4, routed)           0.179     1.794    clk_100M_to_clk_1k/counter_q[0]
    SLICE_X65Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.839 r  clk_100M_to_clk_1k/counter_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.839    clk_100M_to_clk_1k/p_1_in[0]
    SLICE_X65Y15         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y15         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.091     1.565    clk_100M_to_clk_1k/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y18         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  clk_100M_to_clk_1k/counter_q_reg[15]/Q
                         net (fo=3, routed)           0.137     1.772    clk_100M_to_clk_1k/counter_q[15]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.882 r  clk_100M_to_clk_1k/counter_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    clk_100M_to_clk_1k/p_1_in[15]
    SLICE_X64Y18         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y18         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     1.605    clk_100M_to_clk_1k/counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  clk_100M_to_clk_1k/counter_q_reg[7]/Q
                         net (fo=3, routed)           0.137     1.774    clk_100M_to_clk_1k/counter_q[7]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  clk_100M_to_clk_1k/counter_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    clk_100M_to_clk_1k/p_1_in[7]
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y16         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134     1.607    clk_100M_to_clk_1k/counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 synchronizer_7seg/clk_target_q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synchronizer_7seg/clk_target_q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    synchronizer_7seg/clk_sample_i
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/clk_target_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  synchronizer_7seg/clk_target_q1_reg/Q
                         net (fo=2, routed)           0.134     1.750    synchronizer_7seg/clk_target_q1
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/clk_target_q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.853     1.980    synchronizer_7seg/clk_sample_i
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/clk_target_q2_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)        -0.001     1.467    synchronizer_7seg/clk_target_q2_reg
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/clk_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.254ns (64.885%)  route 0.137ns (35.115%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X64Y18         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  clk_100M_to_clk_1k/counter_q_reg[14]/Q
                         net (fo=3, routed)           0.074     1.709    clk_100M_to_clk_1k/counter_q[14]
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.754 r  clk_100M_to_clk_1k/clk_q_i_2/O
                         net (fo=2, routed)           0.064     1.818    clk_100M_to_clk_1k/clk_q_i_2_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.863 r  clk_100M_to_clk_1k/clk_q_i_1/O
                         net (fo=1, routed)           0.000     1.863    clk_100M_to_clk_1k/clk_d
    SLICE_X65Y18         FDRE                                         r  clk_100M_to_clk_1k/clk_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE                                         r  clk_100M_to_clk_1k/clk_q_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.091     1.575    clk_100M_to_clk_1k/clk_q_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   clk_100M_to_clk_1k/clk_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y15   clk_100M_to_clk_1k/counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   clk_100M_to_clk_1k/counter_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   clk_100M_to_clk_1k/counter_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   clk_100M_to_clk_1k/counter_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   clk_100M_to_clk_1k/counter_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   clk_100M_to_clk_1k/counter_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   clk_100M_to_clk_1k/counter_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   clk_100M_to_clk_1k/counter_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   clk_100M_to_clk_1k/clk_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   clk_100M_to_clk_1k/clk_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   clk_100M_to_clk_1k/counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   clk_100M_to_clk_1k/counter_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   clk_100M_to_clk_1k/counter_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   clk_100M_to_clk_1k/counter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   clk_100M_to_clk_1k/counter_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   clk_100M_to_clk_1k/counter_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   clk_100M_to_clk_1k/counter_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   clk_100M_to_clk_1k/counter_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   clk_100M_to_clk_1k/clk_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   clk_100M_to_clk_1k/clk_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   clk_100M_to_clk_1k/counter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   clk_100M_to_clk_1k/counter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   clk_100M_to_clk_1k/counter_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   clk_100M_to_clk_1k/counter_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   clk_100M_to_clk_1k/counter_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   clk_100M_to_clk_1k/counter_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   clk_100M_to_clk_1k/counter_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   clk_100M_to_clk_1k/counter_q_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_1k
  To Clock:  clk_1k

Setup :            0  Failing Endpoints,  Worst Slack   999998.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack   499999.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999998.750ns  (required time - arrival time)
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            basys3_7seg_driver/state_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000.062ns  (clk_1k rise@1000000.062ns - clk_1k rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.518ns (39.253%)  route 0.802ns (60.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 1000006.062 - 1000000.062 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.909     6.513    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     7.031 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=17, routed)          0.802     7.833    basys3_7seg_driver/anode_o[1]
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk_100 (IN)
                         net (fo=0)                   0.000 1000000.062    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509 1000004.875    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.367 1000005.250 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.779 1000006.000    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[2]/C
                         clock pessimism              0.517 1000006.500    
                         clock uncertainty           -0.035 1000006.438    
    SLICE_X64Y28         FDSE (Setup_fdse_C_D)       -0.028 1000006.438    basys3_7seg_driver/state_q_reg[2]
  -------------------------------------------------------------------
                         required time                      1000006.562    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                              999998.750    

Slack (MET) :             999998.875ns  (required time - arrival time)
  Source:                 basys3_7seg_driver/state_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            basys3_7seg_driver/state_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000.062ns  (clk_1k rise@1000000.062ns - clk_1k rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.160%)  route 0.604ns (53.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 1000006.062 - 1000000.062 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.909     6.513    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     7.031 r  basys3_7seg_driver/state_q_reg[2]/Q
                         net (fo=17, routed)          0.604     7.635    basys3_7seg_driver/anode_o[2]
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk_100 (IN)
                         net (fo=0)                   0.000 1000000.062    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509 1000004.875    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.367 1000005.250 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.779 1000006.000    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/C
                         clock pessimism              0.517 1000006.500    
                         clock uncertainty           -0.035 1000006.438    
    SLICE_X64Y28         FDSE (Setup_fdse_C_D)       -0.028 1000006.438    basys3_7seg_driver/state_q_reg[3]
  -------------------------------------------------------------------
                         required time                      1000006.562    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                              999998.875    

Slack (MET) :             999999.000ns  (required time - arrival time)
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            basys3_7seg_driver/state_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000.062ns  (clk_1k rise@1000000.062ns - clk_1k rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.518ns (48.778%)  route 0.544ns (51.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 1000006.062 - 1000000.062 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.909     6.513    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     7.031 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=13, routed)          0.544     7.575    basys3_7seg_driver/anode_o[0]
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk_100 (IN)
                         net (fo=0)                   0.000 1000000.062    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509 1000004.875    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.367 1000005.250 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.779 1000006.000    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[1]/C
                         clock pessimism              0.517 1000006.500    
                         clock uncertainty           -0.035 1000006.438    
    SLICE_X64Y28         FDSE (Setup_fdse_C_D)       -0.045 1000006.375    basys3_7seg_driver/state_q_reg[1]
  -------------------------------------------------------------------
                         required time                      1000006.562    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                              999999.000    

Slack (MET) :             999999.125ns  (required time - arrival time)
  Source:                 basys3_7seg_driver/state_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            basys3_7seg_driver/state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000.062ns  (clk_1k rise@1000000.062ns - clk_1k rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.518ns (58.790%)  route 0.363ns (41.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 1000006.062 - 1000000.062 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.909     6.513    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     7.031 r  basys3_7seg_driver/state_q_reg[3]/Q
                         net (fo=17, routed)          0.363     7.394    basys3_7seg_driver/anode_o[3]
    SLICE_X64Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk_100 (IN)
                         net (fo=0)                   0.000 1000000.062    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509 1000004.875    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.367 1000005.250 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.779 1000006.000    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
                         clock pessimism              0.517 1000006.500    
                         clock uncertainty           -0.035 1000006.438    
    SLICE_X64Y28         FDRE (Setup_fdre_C_D)       -0.031 1000006.438    basys3_7seg_driver/state_q_reg[0]
  -------------------------------------------------------------------
                         required time                      1000006.562    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                              999999.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 basys3_7seg_driver/state_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            basys3_7seg_driver/state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.402%)  route 0.143ns (46.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.394     2.006    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.170 r  basys3_7seg_driver/state_q_reg[3]/Q
                         net (fo=17, routed)          0.143     2.313    basys3_7seg_driver/anode_o[3]
    SLICE_X64Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.175     2.159 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.455     2.614    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
                         clock pessimism             -0.608     2.006    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.059     2.065    basys3_7seg_driver/state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            basys3_7seg_driver/state_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.816%)  route 0.194ns (54.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.394     2.006    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=13, routed)          0.194     2.364    basys3_7seg_driver/anode_o[0]
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.175     2.159 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.455     2.614    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[1]/C
                         clock pessimism             -0.608     2.006    
    SLICE_X64Y28         FDSE (Hold_fdse_C_D)         0.052     2.058    basys3_7seg_driver/state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 basys3_7seg_driver/state_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            basys3_7seg_driver/state_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.595%)  route 0.212ns (56.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.394     2.006    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.170 r  basys3_7seg_driver/state_q_reg[2]/Q
                         net (fo=17, routed)          0.212     2.382    basys3_7seg_driver/anode_o[2]
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.175     2.159 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.455     2.614    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/C
                         clock pessimism             -0.608     2.006    
    SLICE_X64Y28         FDSE (Hold_fdse_C_D)         0.063     2.069    basys3_7seg_driver/state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            basys3_7seg_driver/state_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.943%)  route 0.403ns (71.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.394     2.006    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.170 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=17, routed)          0.403     2.573    basys3_7seg_driver/anode_o[1]
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.175     2.159 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.455     2.614    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[2]/C
                         clock pessimism             -0.608     2.006    
    SLICE_X64Y28         FDSE (Hold_fdse_C_D)         0.063     2.069    basys3_7seg_driver/state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.504    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1k
Waveform(ns):       { 0.000 500000.031 }
Period(ns):         1000000.062
Sources:            { clk_100M_to_clk_1k/clk_1k_o }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)   Slack(ns)   Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         1000000.047  999999.000  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         1000000.047  999999.000  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         1000000.047  999999.000  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         1000000.047  999999.000  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         499999.966   499999.442  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         499999.966   499999.442  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         499999.966   499999.442  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         499999.966   499999.442  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000.082   499999.558  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         500000.082   499999.558  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         500000.082   499999.558  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         500000.082   499999.558  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000.024   499999.500  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000.024   499999.500  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         500000.024   499999.500  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         500000.024   499999.500  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         500000.024   499999.500  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         500000.024   499999.500  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         500000.024   499999.500  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         500000.024   499999.500  SLICE_X64Y28  basys3_7seg_driver/state_q_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_100_to_25_175/inst/clk_100
  To Clock:  mmcm_100_to_25_175/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_100_to_25_175/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_100_to_25_175/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_175_mmcm_100_to_25_175
  To Clock:  clk_25_175_mmcm_100_to_25_175

Setup :            0  Failing Endpoints,  Worst Slack       25.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.653ns  (required time - arrival time)
  Source:                 dinorun/vga_timer/position_y_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/FSM_sequential_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        13.897ns  (logic 3.576ns (25.733%)  route 10.321ns (74.267%))
  Logic Levels:           14  (CARRY4=1 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.170 - 39.725 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.568     1.568    dinorun/vga_timer/clk_i
    SLICE_X48Y40         FDRE                                         r  dinorun/vga_timer/position_y_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.419     1.987 r  dinorun/vga_timer/position_y_o_reg[4]/Q
                         net (fo=73, routed)          2.923     4.910    dinorun/dino/_81_/A[4]
    SLICE_X55Y31         LUT2 (Prop_lut2_I0_O)        0.299     5.209 r  dinorun/dino/_81_/Y[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.209    dinorun/dino/_81_/Y[4]_INST_0_i_2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.633 r  dinorun/dino/_81_/Y[4]_INST_0/O[1]
                         net (fo=61, routed)          2.519     8.153    dinorun/dino/_81__n_6
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.303     8.456 f  dinorun/dino/_75__i_4/O
                         net (fo=4, routed)           0.659     9.115    dinorun/dino/_76_/A[47]
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     9.239 f  dinorun/dino/_76_/Y[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.239    dinorun/dino/_76_/Y[0]_INST_0_i_12_n_0
    SLICE_X59Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     9.451 f  dinorun/dino/_76_/Y[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.862    10.312    dinorun/dino/_76_/Y[0]_INST_0_i_7_n_0
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.299    10.611 f  dinorun/dino/_76_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.611    dinorun/dino/_76_/Y[0]_INST_0_i_2_n_0
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    10.828 f  dinorun/dino/_76_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.912    11.741    dinorun/dino/_70_/A[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.328    12.069 f  dinorun/dino/_70_/Y[0]_INST_0/O
                         net (fo=1, routed)           1.171    13.239    dinorun/dino/_71_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.331    13.570 f  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.149    13.719    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.124    13.843 f  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.294    14.137    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.124    14.261 f  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.351    14.613    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124    14.737 f  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.196    14.933    dinorun/dinoPixel
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.124    15.057 f  dinorun/FSM_sequential_state_q[0]_i_3/O
                         net (fo=1, routed)           0.284    15.341    dinorun/FSM_sequential_state_q[0]_i_3_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I4_O)        0.124    15.465 r  dinorun/FSM_sequential_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    15.465    dinorun/FSM_sequential_state_q[0]_i_1_n_0
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.445    41.170    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
                         clock pessimism              0.080    41.250    
                         clock uncertainty           -0.164    41.087    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)        0.031    41.118    dinorun/FSM_sequential_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         41.118    
                         arrival time                         -15.465    
  -------------------------------------------------------------------
                         slack                                 25.653    

Slack (MET) :             25.740ns  (required time - arrival time)
  Source:                 dinorun/vga_timer/position_y_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/FSM_sequential_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        13.804ns  (logic 3.452ns (25.007%)  route 10.352ns (74.993%))
  Logic Levels:           13  (CARRY4=1 LUT2=2 LUT3=4 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.167 - 39.725 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.568     1.568    dinorun/vga_timer/clk_i
    SLICE_X48Y40         FDRE                                         r  dinorun/vga_timer/position_y_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.419     1.987 r  dinorun/vga_timer/position_y_o_reg[4]/Q
                         net (fo=73, routed)          2.923     4.910    dinorun/dino/_81_/A[4]
    SLICE_X55Y31         LUT2 (Prop_lut2_I0_O)        0.299     5.209 r  dinorun/dino/_81_/Y[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.209    dinorun/dino/_81_/Y[4]_INST_0_i_2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.633 f  dinorun/dino/_81_/Y[4]_INST_0/O[1]
                         net (fo=61, routed)          2.519     8.153    dinorun/dino/_81__n_6
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.303     8.456 r  dinorun/dino/_75__i_4/O
                         net (fo=4, routed)           0.659     9.115    dinorun/dino/_76_/A[47]
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     9.239 r  dinorun/dino/_76_/Y[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.239    dinorun/dino/_76_/Y[0]_INST_0_i_12_n_0
    SLICE_X59Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     9.451 r  dinorun/dino/_76_/Y[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.862    10.312    dinorun/dino/_76_/Y[0]_INST_0_i_7_n_0
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.299    10.611 r  dinorun/dino/_76_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.611    dinorun/dino/_76_/Y[0]_INST_0_i_2_n_0
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    10.828 r  dinorun/dino/_76_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.912    11.741    dinorun/dino/_70_/A[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.328    12.069 r  dinorun/dino/_70_/Y[0]_INST_0/O
                         net (fo=1, routed)           1.171    13.239    dinorun/dino/_71_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.331    13.570 r  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.149    13.719    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.124    13.843 r  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.294    14.137    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.124    14.261 r  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.351    14.613    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124    14.737 r  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.512    15.248    dinorun/dinoPixel
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.372 r  dinorun/FSM_sequential_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    15.372    dinorun/FSM_sequential_state_q[1]_i_1_n_0
    SLICE_X51Y31         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.442    41.167    dinorun/clk_25_175_i
    SLICE_X51Y31         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[1]/C
                         clock pessimism              0.080    41.247    
                         clock uncertainty           -0.164    41.084    
    SLICE_X51Y31         FDRE (Setup_fdre_C_D)        0.029    41.113    dinorun/FSM_sequential_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         41.113    
                         arrival time                         -15.372    
  -------------------------------------------------------------------
                         slack                                 25.740    

Slack (MET) :             31.118ns  (required time - arrival time)
  Source:                 dinorun/dino/_46_/Q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/dino/_45_/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        8.449ns  (logic 3.743ns (44.303%)  route 4.706ns (55.697%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.173 - 39.725 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.566     1.566    dinorun/dino/_46_/CLK
    SLICE_X52Y36         FDSE                                         r  dinorun/dino/_46_/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.478     2.044 r  dinorun/dino/_46_/Q_reg[0]/Q
                         net (fo=9, routed)           1.392     3.436    dinorun/dino/_51_/A[0]
    SLICE_X52Y33         LUT2 (Prop_lut2_I0_O)        0.296     3.732 r  dinorun/dino/_51_/Y[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.732    dinorun/dino/_51_/Y[0]_INST_0_i_8_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.245 r  dinorun/dino/_51_/Y[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    dinorun/dino/_51_/Y[0]_INST_0_i_1_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.402 r  dinorun/dino/_51_/Y[0]_INST_0/CO[1]
                         net (fo=4, routed)           1.210     5.613    dinorun/dino/_55_/A[0]
    SLICE_X47Y34         LUT3 (Prop_lut3_I1_O)        0.332     5.945 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872     6.817    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.941 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000     6.941    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.473 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.473    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.695 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600     8.295    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299     8.594 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.594    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.052 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.631     9.683    dinorun/dino/_64_/S
    SLICE_X53Y37         LUT2 (Prop_lut2_I1_O)        0.332    10.015 r  dinorun/dino/_64_/Y[7]_INST_0/O
                         net (fo=1, routed)           0.000    10.015    dinorun/dino/_45_/D[7]
    SLICE_X53Y37         FDRE                                         r  dinorun/dino/_45_/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.448    41.173    dinorun/dino/_45_/CLK
    SLICE_X53Y37         FDRE                                         r  dinorun/dino/_45_/Q_reg[7]/C
                         clock pessimism              0.094    41.267    
                         clock uncertainty           -0.164    41.104    
    SLICE_X53Y37         FDRE (Setup_fdre_C_D)        0.029    41.133    dinorun/dino/_45_/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         41.133    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                 31.118    

Slack (MET) :             31.131ns  (required time - arrival time)
  Source:                 dinorun/dino/_46_/Q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/dino/_46_/Q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 3.743ns (44.457%)  route 4.676ns (55.543%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.171 - 39.725 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.566     1.566    dinorun/dino/_46_/CLK
    SLICE_X52Y36         FDSE                                         r  dinorun/dino/_46_/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.478     2.044 r  dinorun/dino/_46_/Q_reg[0]/Q
                         net (fo=9, routed)           1.392     3.436    dinorun/dino/_51_/A[0]
    SLICE_X52Y33         LUT2 (Prop_lut2_I0_O)        0.296     3.732 r  dinorun/dino/_51_/Y[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.732    dinorun/dino/_51_/Y[0]_INST_0_i_8_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.245 r  dinorun/dino/_51_/Y[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    dinorun/dino/_51_/Y[0]_INST_0_i_1_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.402 r  dinorun/dino/_51_/Y[0]_INST_0/CO[1]
                         net (fo=4, routed)           1.210     5.613    dinorun/dino/_55_/A[0]
    SLICE_X47Y34         LUT3 (Prop_lut3_I1_O)        0.332     5.945 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872     6.817    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.941 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000     6.941    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.473 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.473    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.695 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600     8.295    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299     8.594 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.594    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.052 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.602     9.654    dinorun/dino/_65_/S
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.332     9.986 r  dinorun/dino/_65_/Y[10]_INST_0/O
                         net (fo=1, routed)           0.000     9.986    dinorun/dino/_46_/D[10]
    SLICE_X48Y36         FDRE                                         r  dinorun/dino/_46_/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.446    41.171    dinorun/dino/_46_/CLK
    SLICE_X48Y36         FDRE                                         r  dinorun/dino/_46_/Q_reg[10]/C
                         clock pessimism              0.080    41.251    
                         clock uncertainty           -0.164    41.088    
    SLICE_X48Y36         FDRE (Setup_fdre_C_D)        0.029    41.117    dinorun/dino/_46_/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         41.117    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                 31.131    

Slack (MET) :             31.134ns  (required time - arrival time)
  Source:                 dinorun/dino/_46_/Q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/dino/_45_/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 3.743ns (44.457%)  route 4.676ns (55.543%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.171 - 39.725 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.566     1.566    dinorun/dino/_46_/CLK
    SLICE_X52Y36         FDSE                                         r  dinorun/dino/_46_/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.478     2.044 r  dinorun/dino/_46_/Q_reg[0]/Q
                         net (fo=9, routed)           1.392     3.436    dinorun/dino/_51_/A[0]
    SLICE_X52Y33         LUT2 (Prop_lut2_I0_O)        0.296     3.732 r  dinorun/dino/_51_/Y[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.732    dinorun/dino/_51_/Y[0]_INST_0_i_8_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.245 r  dinorun/dino/_51_/Y[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    dinorun/dino/_51_/Y[0]_INST_0_i_1_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.402 r  dinorun/dino/_51_/Y[0]_INST_0/CO[1]
                         net (fo=4, routed)           1.210     5.613    dinorun/dino/_55_/A[0]
    SLICE_X47Y34         LUT3 (Prop_lut3_I1_O)        0.332     5.945 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872     6.817    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.941 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000     6.941    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.473 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.473    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.695 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600     8.295    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299     8.594 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.594    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.052 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.602     9.654    dinorun/dino/_64_/S
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.332     9.986 r  dinorun/dino/_64_/Y[8]_INST_0/O
                         net (fo=1, routed)           0.000     9.986    dinorun/dino/_45_/D[8]
    SLICE_X48Y36         FDRE                                         r  dinorun/dino/_45_/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.446    41.171    dinorun/dino/_45_/CLK
    SLICE_X48Y36         FDRE                                         r  dinorun/dino/_45_/Q_reg[8]/C
                         clock pessimism              0.080    41.251    
                         clock uncertainty           -0.164    41.088    
    SLICE_X48Y36         FDRE (Setup_fdre_C_D)        0.032    41.120    dinorun/dino/_45_/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         41.120    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                 31.134    

Slack (MET) :             31.136ns  (required time - arrival time)
  Source:                 dinorun/dino/_46_/Q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/dino/_45_/Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        8.416ns  (logic 3.743ns (44.472%)  route 4.673ns (55.528%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.171 - 39.725 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.566     1.566    dinorun/dino/_46_/CLK
    SLICE_X52Y36         FDSE                                         r  dinorun/dino/_46_/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.478     2.044 r  dinorun/dino/_46_/Q_reg[0]/Q
                         net (fo=9, routed)           1.392     3.436    dinorun/dino/_51_/A[0]
    SLICE_X52Y33         LUT2 (Prop_lut2_I0_O)        0.296     3.732 r  dinorun/dino/_51_/Y[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.732    dinorun/dino/_51_/Y[0]_INST_0_i_8_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.245 r  dinorun/dino/_51_/Y[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    dinorun/dino/_51_/Y[0]_INST_0_i_1_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.402 r  dinorun/dino/_51_/Y[0]_INST_0/CO[1]
                         net (fo=4, routed)           1.210     5.613    dinorun/dino/_55_/A[0]
    SLICE_X47Y34         LUT3 (Prop_lut3_I1_O)        0.332     5.945 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872     6.817    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.941 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000     6.941    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.473 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.473    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.695 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600     8.295    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299     8.594 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.594    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.052 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.599     9.651    dinorun/dino/_64_/S
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.332     9.983 r  dinorun/dino/_64_/Y[9]_INST_0/O
                         net (fo=1, routed)           0.000     9.983    dinorun/dino/_45_/D[9]
    SLICE_X48Y36         FDRE                                         r  dinorun/dino/_45_/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.446    41.171    dinorun/dino/_45_/CLK
    SLICE_X48Y36         FDRE                                         r  dinorun/dino/_45_/Q_reg[9]/C
                         clock pessimism              0.080    41.251    
                         clock uncertainty           -0.164    41.088    
    SLICE_X48Y36         FDRE (Setup_fdre_C_D)        0.031    41.119    dinorun/dino/_45_/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         41.119    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                 31.136    

Slack (MET) :             31.136ns  (required time - arrival time)
  Source:                 dinorun/dino/_46_/Q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/dino/_46_/Q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        8.416ns  (logic 3.743ns (44.473%)  route 4.673ns (55.527%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.171 - 39.725 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.566     1.566    dinorun/dino/_46_/CLK
    SLICE_X52Y36         FDSE                                         r  dinorun/dino/_46_/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.478     2.044 r  dinorun/dino/_46_/Q_reg[0]/Q
                         net (fo=9, routed)           1.392     3.436    dinorun/dino/_51_/A[0]
    SLICE_X52Y33         LUT2 (Prop_lut2_I0_O)        0.296     3.732 r  dinorun/dino/_51_/Y[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.732    dinorun/dino/_51_/Y[0]_INST_0_i_8_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.245 r  dinorun/dino/_51_/Y[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    dinorun/dino/_51_/Y[0]_INST_0_i_1_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.402 r  dinorun/dino/_51_/Y[0]_INST_0/CO[1]
                         net (fo=4, routed)           1.210     5.613    dinorun/dino/_55_/A[0]
    SLICE_X47Y34         LUT3 (Prop_lut3_I1_O)        0.332     5.945 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872     6.817    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.941 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000     6.941    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.473 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.473    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.695 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600     8.295    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299     8.594 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.594    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.052 r  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.599     9.651    dinorun/dino/_65_/S
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.332     9.983 r  dinorun/dino/_65_/Y[6]_INST_0/O
                         net (fo=1, routed)           0.000     9.983    dinorun/dino/_46_/D[6]
    SLICE_X48Y36         FDSE                                         r  dinorun/dino/_46_/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.446    41.171    dinorun/dino/_46_/CLK
    SLICE_X48Y36         FDSE                                         r  dinorun/dino/_46_/Q_reg[6]/C
                         clock pessimism              0.080    41.251    
                         clock uncertainty           -0.164    41.088    
    SLICE_X48Y36         FDSE (Setup_fdse_C_D)        0.031    41.119    dinorun/dino/_46_/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.119    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                 31.136    

Slack (MET) :             31.139ns  (required time - arrival time)
  Source:                 dinorun/dino/_46_/Q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/dino/_46_/Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        8.429ns  (logic 3.743ns (44.406%)  route 4.686ns (55.594%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.175 - 39.725 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.566     1.566    dinorun/dino/_46_/CLK
    SLICE_X52Y36         FDSE                                         r  dinorun/dino/_46_/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.478     2.044 r  dinorun/dino/_46_/Q_reg[0]/Q
                         net (fo=9, routed)           1.392     3.436    dinorun/dino/_51_/A[0]
    SLICE_X52Y33         LUT2 (Prop_lut2_I0_O)        0.296     3.732 r  dinorun/dino/_51_/Y[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.732    dinorun/dino/_51_/Y[0]_INST_0_i_8_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.245 r  dinorun/dino/_51_/Y[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    dinorun/dino/_51_/Y[0]_INST_0_i_1_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.402 r  dinorun/dino/_51_/Y[0]_INST_0/CO[1]
                         net (fo=4, routed)           1.210     5.613    dinorun/dino/_55_/A[0]
    SLICE_X47Y34         LUT3 (Prop_lut3_I1_O)        0.332     5.945 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872     6.817    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.941 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000     6.941    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.473 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.473    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.695 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600     8.295    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299     8.594 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.594    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.052 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.612     9.663    dinorun/dino/_65_/S
    SLICE_X53Y39         LUT2 (Prop_lut2_I1_O)        0.332     9.995 r  dinorun/dino/_65_/Y[9]_INST_0/O
                         net (fo=1, routed)           0.000     9.995    dinorun/dino/_46_/D[9]
    SLICE_X53Y39         FDRE                                         r  dinorun/dino/_46_/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450    41.175    dinorun/dino/_46_/CLK
    SLICE_X53Y39         FDRE                                         r  dinorun/dino/_46_/Q_reg[9]/C
                         clock pessimism              0.094    41.269    
                         clock uncertainty           -0.164    41.106    
    SLICE_X53Y39         FDRE (Setup_fdre_C_D)        0.029    41.135    dinorun/dino/_46_/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         41.135    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                 31.139    

Slack (MET) :             31.144ns  (required time - arrival time)
  Source:                 dinorun/dino/_46_/Q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/dino/_46_/Q_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        8.426ns  (logic 3.743ns (44.422%)  route 4.683ns (55.578%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.175 - 39.725 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.566     1.566    dinorun/dino/_46_/CLK
    SLICE_X52Y36         FDSE                                         r  dinorun/dino/_46_/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.478     2.044 r  dinorun/dino/_46_/Q_reg[0]/Q
                         net (fo=9, routed)           1.392     3.436    dinorun/dino/_51_/A[0]
    SLICE_X52Y33         LUT2 (Prop_lut2_I0_O)        0.296     3.732 r  dinorun/dino/_51_/Y[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.732    dinorun/dino/_51_/Y[0]_INST_0_i_8_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.245 r  dinorun/dino/_51_/Y[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    dinorun/dino/_51_/Y[0]_INST_0_i_1_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.402 r  dinorun/dino/_51_/Y[0]_INST_0/CO[1]
                         net (fo=4, routed)           1.210     5.613    dinorun/dino/_55_/A[0]
    SLICE_X47Y34         LUT3 (Prop_lut3_I1_O)        0.332     5.945 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872     6.817    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.941 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000     6.941    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.473 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.473    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.695 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600     8.295    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299     8.594 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.594    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.052 r  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.609     9.660    dinorun/dino/_65_/S
    SLICE_X53Y39         LUT2 (Prop_lut2_I1_O)        0.332     9.992 r  dinorun/dino/_65_/Y[8]_INST_0/O
                         net (fo=1, routed)           0.000     9.992    dinorun/dino/_46_/D[8]
    SLICE_X53Y39         FDSE                                         r  dinorun/dino/_46_/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450    41.175    dinorun/dino/_46_/CLK
    SLICE_X53Y39         FDSE                                         r  dinorun/dino/_46_/Q_reg[8]/C
                         clock pessimism              0.094    41.269    
                         clock uncertainty           -0.164    41.106    
    SLICE_X53Y39         FDSE (Setup_fdse_C_D)        0.031    41.137    dinorun/dino/_46_/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         41.137    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                 31.144    

Slack (MET) :             31.159ns  (required time - arrival time)
  Source:                 dinorun/dino/_46_/Q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/dino/_46_/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        8.408ns  (logic 3.743ns (44.516%)  route 4.665ns (55.484%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.174 - 39.725 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.566     1.566    dinorun/dino/_46_/CLK
    SLICE_X52Y36         FDSE                                         r  dinorun/dino/_46_/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.478     2.044 r  dinorun/dino/_46_/Q_reg[0]/Q
                         net (fo=9, routed)           1.392     3.436    dinorun/dino/_51_/A[0]
    SLICE_X52Y33         LUT2 (Prop_lut2_I0_O)        0.296     3.732 r  dinorun/dino/_51_/Y[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.732    dinorun/dino/_51_/Y[0]_INST_0_i_8_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.245 r  dinorun/dino/_51_/Y[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    dinorun/dino/_51_/Y[0]_INST_0_i_1_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.402 r  dinorun/dino/_51_/Y[0]_INST_0/CO[1]
                         net (fo=4, routed)           1.210     5.613    dinorun/dino/_55_/A[0]
    SLICE_X47Y34         LUT3 (Prop_lut3_I1_O)        0.332     5.945 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872     6.817    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.941 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000     6.941    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.473 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.473    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.695 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600     8.295    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299     8.594 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.594    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.052 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.591     9.643    dinorun/dino/_65_/S
    SLICE_X53Y38         LUT2 (Prop_lut2_I1_O)        0.332     9.975 r  dinorun/dino/_65_/Y[4]_INST_0/O
                         net (fo=1, routed)           0.000     9.975    dinorun/dino/_46_/D[4]
    SLICE_X53Y38         FDRE                                         r  dinorun/dino/_46_/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.449    41.174    dinorun/dino/_46_/CLK
    SLICE_X53Y38         FDRE                                         r  dinorun/dino/_46_/Q_reg[4]/C
                         clock pessimism              0.094    41.268    
                         clock uncertainty           -0.164    41.105    
    SLICE_X53Y38         FDRE (Setup_fdre_C_D)        0.029    41.134    dinorun/dino/_46_/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         41.134    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 31.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dinorun/score_counter/digit1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/score_counter/digit2_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.109%)  route 0.152ns (44.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.564     0.564    dinorun/score_counter/clk_i
    SLICE_X49Y39         FDRE                                         r  dinorun/score_counter/digit1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  dinorun/score_counter/digit1_q_reg[0]/Q
                         net (fo=7, routed)           0.152     0.856    dinorun/score_counter/digit1_o[0]
    SLICE_X50Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  dinorun/score_counter/digit2_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.901    dinorun/score_counter/digit2_d[0]
    SLICE_X50Y39         FDRE                                         r  dinorun/score_counter/digit2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.835     0.835    dinorun/score_counter/clk_i
    SLICE_X50Y39         FDRE                                         r  dinorun/score_counter/digit2_q_reg[0]/C
                         clock pessimism             -0.234     0.601    
    SLICE_X50Y39         FDRE (Hold_fdre_C_D)         0.121     0.722    dinorun/score_counter/digit2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dinorun/lfsr16/lfsr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/lfsr16/lfsr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.786%)  route 0.154ns (52.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.562     0.562    dinorun/lfsr16/clk_i
    SLICE_X51Y36         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  dinorun/lfsr16/lfsr_q_reg[5]/Q
                         net (fo=2, routed)           0.154     0.857    dinorun/lfsr16/rand_o[5]
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.833     0.833    dinorun/lfsr16/clk_i
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[6]/C
                         clock pessimism             -0.255     0.578    
    SLICE_X51Y37         FDRE (Hold_fdre_C_D)         0.076     0.654    dinorun/lfsr16/lfsr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 dinorun/lfsr16/lfsr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/lfsr16/lfsr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.166%)  route 0.178ns (55.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.562     0.562    dinorun/lfsr16/clk_i
    SLICE_X51Y36         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  dinorun/lfsr16/lfsr_q_reg[7]/Q
                         net (fo=4, routed)           0.178     0.881    dinorun/lfsr16/rand_o[7]
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.833     0.833    dinorun/lfsr16/clk_i
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[8]/C
                         clock pessimism             -0.255     0.578    
    SLICE_X51Y37         FDRE (Hold_fdre_C_D)         0.078     0.656    dinorun/lfsr16/lfsr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dinorun/lfsr16/lfsr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/lfsr16/lfsr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.562     0.562    dinorun/lfsr16/clk_i
    SLICE_X51Y35         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  dinorun/lfsr16/lfsr_q_reg[1]/Q
                         net (fo=1, routed)           0.177     0.879    dinorun/lfsr16/lfsr_q_reg_n_0_[1]
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.833     0.833    dinorun/lfsr16/clk_i
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[2]/C
                         clock pessimism             -0.255     0.578    
    SLICE_X51Y37         FDRE (Hold_fdre_C_D)         0.075     0.653    dinorun/lfsr16/lfsr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dinorun/cactus2/cactus_x_q_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus2/cactus_x_q_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.565     0.565    dinorun/cactus2/clk_i
    SLICE_X51Y40         FDPE                                         r  dinorun/cactus2/cactus_x_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.706 r  dinorun/cactus2/cactus_x_q_reg[7]/Q
                         net (fo=10, routed)          0.134     0.840    dinorun/cactus2/cactus_x_q_reg[7]
    SLICE_X51Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.885 r  dinorun/cactus2/cactus_x_q[7]_i_1/O
                         net (fo=1, routed)           0.000     0.885    dinorun/cactus2/p_0_in__0[7]
    SLICE_X51Y40         FDPE                                         r  dinorun/cactus2/cactus_x_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.836     0.836    dinorun/cactus2/clk_i
    SLICE_X51Y40         FDPE                                         r  dinorun/cactus2/cactus_x_q_reg[7]/C
                         clock pessimism             -0.271     0.565    
    SLICE_X51Y40         FDPE (Hold_fdpe_C_D)         0.092     0.657    dinorun/cactus2/cactus_x_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dinorun/vga_timer/position_y_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/vga_timer/position_y_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.901%)  route 0.159ns (46.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.565     0.565    dinorun/vga_timer/clk_i
    SLICE_X48Y41         FDRE                                         r  dinorun/vga_timer/position_y_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  dinorun/vga_timer/position_y_o_reg[1]/Q
                         net (fo=66, routed)          0.159     0.865    dinorun/vga_timer/position_y_o[1]
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.045     0.910 r  dinorun/vga_timer/position_y_o[5]_i_1/O
                         net (fo=1, routed)           0.000     0.910    dinorun/vga_timer/p_0_in__0[5]
    SLICE_X48Y40         FDRE                                         r  dinorun/vga_timer/position_y_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.835     0.835    dinorun/vga_timer/clk_i
    SLICE_X48Y40         FDRE                                         r  dinorun/vga_timer/position_y_o_reg[5]/C
                         clock pessimism             -0.254     0.581    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.092     0.673    dinorun/vga_timer/position_y_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dinorun/cactus2/cactus_x_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus2/cactus_x_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.229ns (66.312%)  route 0.116ns (33.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.564     0.564    dinorun/cactus2/clk_i
    SLICE_X51Y39         FDCE                                         r  dinorun/cactus2/cactus_x_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDCE (Prop_fdce_C_Q)         0.128     0.692 r  dinorun/cactus2/cactus_x_q_reg[4]/Q
                         net (fo=12, routed)          0.116     0.808    dinorun/cactus2/cactus_x_q_reg[4]
    SLICE_X51Y39         LUT5 (Prop_lut5_I3_O)        0.101     0.909 r  dinorun/cactus2/cactus_x_q[6]_i_1/O
                         net (fo=1, routed)           0.000     0.909    dinorun/cactus2/p_0_in__0[6]
    SLICE_X51Y39         FDCE                                         r  dinorun/cactus2/cactus_x_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.835     0.835    dinorun/cactus2/clk_i
    SLICE_X51Y39         FDCE                                         r  dinorun/cactus2/cactus_x_q_reg[6]/C
                         clock pessimism             -0.271     0.564    
    SLICE_X51Y39         FDCE (Hold_fdce_C_D)         0.107     0.671    dinorun/cactus2/cactus_x_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dinorun/score_counter/digit0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/score_counter/digit0_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.675%)  route 0.116ns (33.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.565     0.565    dinorun/score_counter/clk_i
    SLICE_X49Y42         FDRE                                         r  dinorun/score_counter/digit0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.128     0.693 r  dinorun/score_counter/digit0_q_reg[1]/Q
                         net (fo=7, routed)           0.116     0.809    dinorun/score_counter/digit0_o[1]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.104     0.913 r  dinorun/score_counter/digit0_q[3]_i_2/O
                         net (fo=1, routed)           0.000     0.913    dinorun/score_counter/p_0_in[3]
    SLICE_X49Y42         FDRE                                         r  dinorun/score_counter/digit0_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.835     0.835    dinorun/score_counter/clk_i
    SLICE_X49Y42         FDRE                                         r  dinorun/score_counter/digit0_q_reg[3]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)         0.107     0.672    dinorun/score_counter/digit0_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dinorun/flash_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/flash_counter_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.566     0.566    dinorun/clk_25_175_i
    SLICE_X57Y39         FDRE                                         r  dinorun/flash_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  dinorun/flash_counter_q_reg[1]/Q
                         net (fo=7, routed)           0.168     0.875    dinorun/flash_counter_q_reg[1]
    SLICE_X57Y39         LUT4 (Prop_lut4_I2_O)        0.042     0.917 r  dinorun/flash_counter_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.917    dinorun/p_0_in[3]
    SLICE_X57Y39         FDRE                                         r  dinorun/flash_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.835     0.835    dinorun/clk_25_175_i
    SLICE_X57Y39         FDRE                                         r  dinorun/flash_counter_q_reg[3]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X57Y39         FDRE (Hold_fdre_C_D)         0.107     0.673    dinorun/flash_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dinorun/score_counter/digit3_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/score_counter/digit3_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.251ns (66.661%)  route 0.126ns (33.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.565     0.565    dinorun/score_counter/clk_i
    SLICE_X50Y41         FDRE                                         r  dinorun/score_counter/digit3_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.148     0.713 r  dinorun/score_counter/digit3_q_reg[1]/Q
                         net (fo=4, routed)           0.126     0.838    dinorun/score_counter/digit3_o[1]
    SLICE_X50Y41         LUT4 (Prop_lut4_I0_O)        0.103     0.941 r  dinorun/score_counter/digit3_q[3]_i_2/O
                         net (fo=1, routed)           0.000     0.941    dinorun/score_counter/p_0_in__0[3]
    SLICE_X50Y41         FDRE                                         r  dinorun/score_counter/digit3_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.836     0.836    dinorun/score_counter/clk_i
    SLICE_X50Y41         FDRE                                         r  dinorun/score_counter/digit3_q_reg[3]/C
                         clock pessimism             -0.271     0.565    
    SLICE_X50Y41         FDRE (Hold_fdre_C_D)         0.131     0.696    dinorun/score_counter/digit3_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_175_mmcm_100_to_25_175
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    mmcm_100_to_25_175/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X53Y33     dinorun/FSM_sequential_state_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X51Y31     dinorun/FSM_sequential_state_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X57Y39     dinorun/flash_counter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X57Y39     dinorun/flash_counter_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X57Y39     dinorun/flash_counter_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X57Y39     dinorun/flash_counter_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X57Y38     dinorun/flash_counter_q_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X48Y29     dinorun/flash_dino_q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X53Y33     dinorun/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X53Y33     dinorun/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y31     dinorun/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y31     dinorun/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X57Y39     dinorun/flash_counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X57Y39     dinorun/flash_counter_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X57Y39     dinorun/flash_counter_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X57Y39     dinorun/flash_counter_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X57Y39     dinorun/flash_counter_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X57Y39     dinorun/flash_counter_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X53Y33     dinorun/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X53Y33     dinorun/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y31     dinorun/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y31     dinorun/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X57Y39     dinorun/flash_counter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X57Y39     dinorun/flash_counter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X57Y39     dinorun/flash_counter_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X57Y39     dinorun/flash_counter_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X57Y39     dinorun/flash_counter_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X57Y39     dinorun/flash_counter_q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_100_to_25_175
  To Clock:  clkfbout_mmcm_100_to_25_175

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_100_to_25_175
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    mmcm_100_to_25_175/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_1k
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        8.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/clk_q_reg/Q
                            (clock source 'clk_1k'  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            synchronizer_7seg/clk_target_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.954ns  (clk_100 rise@500009.969ns - clk_1k fall@500000.031ns)
  Data Path Delay:        0.931ns  (logic 0.000ns (0.000%)  route 0.906ns (97.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 500014.812 - 500009.969 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 500005.625 - 500000.031 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k fall edge) 500000.031 500000.031 f  
    W5                                                0.000 500000.031 r  clk_100 (IN)
                         net (fo=0)                   0.000 500000.031    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458 500001.500 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967 500003.469    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 500003.562 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627 500005.188    clk_100M_to_clk_1k/clk_100M_i
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456 500005.656 f  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.906 500006.562    synchronizer_7seg/clk_target_i
    SLICE_X64Y27         FDRE                                         f  synchronizer_7seg/clk_target_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)500009.969 500009.969 r  
    W5                                                0.000 500009.969 r  clk_100 (IN)
                         net (fo=0)                   0.000 500009.969    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 500011.344 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 500013.219    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 500013.312 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.505 500014.812    synchronizer_7seg/clk_sample_i
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/clk_target_q1_reg/C
                         clock pessimism              0.180 500015.000    
                         clock uncertainty           -0.035 500014.969    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)       -0.016 500014.938    synchronizer_7seg/clk_target_q1_reg
  -------------------------------------------------------------------
                         required time                      500014.938    
                         arrival time                       -500006.531    
  -------------------------------------------------------------------
                         slack                                  8.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/clk_q_reg/Q
                            (clock source 'clk_1k'  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            synchronizer_7seg/clk_target_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@500000.031ns - clk_1k fall@500000.031ns)
  Data Path Delay:        0.349ns  (logic 0.000ns (0.000%)  route 0.376ns (107.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 500002.000 - 500000.031 ) 
    Source Clock Delay      (SCD):    1.630ns = ( 500001.656 - 500000.031 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k fall edge) 500000.031 500000.031 f  
    W5                                                0.000 500000.031 r  clk_100 (IN)
                         net (fo=0)                   0.000 500000.031    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226 500000.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631 500000.875    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 500000.906 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588 500001.500    clk_100M_to_clk_1k/clk_100M_i
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141 500001.656 f  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.376 500002.031    synchronizer_7seg/clk_target_i
    SLICE_X64Y27         FDRE                                         f  synchronizer_7seg/clk_target_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)500000.031 500000.031 r  
    W5                                                0.000 500000.031 r  clk_100 (IN)
                         net (fo=0)                   0.000 500000.031    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414 500000.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685 500001.125    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029 500001.156 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.853 500002.000    synchronizer_7seg/clk_sample_i
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/clk_target_q1_reg/C
                         clock pessimism             -0.244 500001.750    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.060 500001.812    synchronizer_7seg/clk_target_q1_reg
  -------------------------------------------------------------------
                         required time                      -500001.844    
                         arrival time                       500002.000    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_175_mmcm_100_to_25_175
  To Clock:  clk_100

Setup :            1  Failing Endpoint ,  Worst Slack       -2.692ns,  Total Violation       -2.692ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -4.087ns,  Total Violation       -4.087ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.692ns  (required time - arrival time)
  Source:                 dinorun/vsync_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            game_synchronizer/clk_target_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.034ns  (clk_100 rise@7230.000ns - clk_25_175_mmcm_100_to_25_175 rise@7229.966ns)
  Data Path Delay:        2.890ns  (logic 0.204ns (7.059%)  route 2.686ns (92.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 7231.447 - 7230.000 ) 
    Source Clock Delay      (SCD):    0.830ns = ( 7230.795 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  7229.966 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817  7230.782    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375  7229.407 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530  7229.937    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  7229.966 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.830  7230.795    dinorun/clk_25_175_i
    SLICE_X54Y33         FDRE                                         r  dinorun/vsync_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.204  7231.000 r  dinorun/vsync_q_reg/Q
                         net (fo=2, routed)           2.686  7233.686    game_synchronizer/clk_target_i
    SLICE_X56Y35         FDRE                                         r  game_synchronizer/clk_target_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge) 7230.000  7230.000 r  
    W5                                                0.000  7230.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  7230.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226  7230.227 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631  7230.857    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026  7230.883 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564  7231.447    game_synchronizer/clk_sample_i
    SLICE_X56Y35         FDRE                                         r  game_synchronizer/clk_target_q1_reg/C
                         clock pessimism              0.000  7231.447    
                         clock uncertainty           -0.410  7231.036    
    SLICE_X56Y35         FDRE (Setup_fdre_C_D)       -0.043  7230.993    game_synchronizer/clk_target_q1_reg
  -------------------------------------------------------------------
                         required time                       7230.994    
                         arrival time                       -7233.686    
  -------------------------------------------------------------------
                         slack                                 -2.692    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_25_175_mmcm_100_to_25_175'  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            synchronizer_25_175/clk_target_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.034ns  (clk_100 rise@7230.000ns - clk_25_175_mmcm_100_to_25_175 rise@7229.966ns)
  Data Path Delay:        1.467ns  (logic 0.029ns (1.977%)  route 1.438ns (98.023%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 7231.447 - 7230.000 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 7229.407 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  7229.966 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817  7230.782    mmcm_100_to_25_175/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375  7229.407 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530  7229.937    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  7229.966 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.908  7230.874    synchronizer_25_175/clk_target_i
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/clk_target_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge) 7230.000  7230.000 r  
    W5                                                0.000  7230.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  7230.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226  7230.227 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631  7230.857    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026  7230.883 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564  7231.447    synchronizer_25_175/clk_sample_i
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/clk_target_q1_reg/C
                         clock pessimism              0.000  7231.447    
                         clock uncertainty           -0.410  7231.036    
    SLICE_X48Y39         FDRE (Setup_fdre_C_D)       -0.005  7231.031    synchronizer_25_175/clk_target_q1_reg
  -------------------------------------------------------------------
                         required time                       7231.032    
                         arrival time                       -7230.874    
  -------------------------------------------------------------------
                         slack                                  0.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.087ns  (arrival time - required time)
  Source:                 mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_25_175_mmcm_100_to_25_175'  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            synchronizer_25_175/clk_target_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.091ns (2.778%)  route 3.185ns (97.222%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        6.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.089ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457     1.457    mmcm_100_to_25_175/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.604     1.604    synchronizer_25_175/clk_target_i
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/clk_target_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.568     5.089    synchronizer_25_175/clk_sample_i
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/clk_target_q1_reg/C
                         clock pessimism              0.000     5.089    
                         clock uncertainty            0.410     5.500    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.191     5.691    synchronizer_25_175/clk_target_q1_reg
  -------------------------------------------------------------------
                         required time                         -5.691    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                 -4.087    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 dinorun/vsync_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            game_synchronizer/clk_target_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 0.418ns (8.822%)  route 4.320ns (91.178%))
  Logic Levels:           0  
  Clock Path Skew:        3.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457     1.457    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.445     1.445    dinorun/clk_25_175_i
    SLICE_X54Y33         FDRE                                         r  dinorun/vsync_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.418     1.863 r  dinorun/vsync_q_reg/Q
                         net (fo=2, routed)           4.320     6.183    game_synchronizer/clk_target_i
    SLICE_X56Y35         FDRE                                         r  game_synchronizer/clk_target_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    game_synchronizer/clk_sample_i
    SLICE_X56Y35         FDRE                                         r  game_synchronizer/clk_target_q1_reg/C
                         clock pessimism              0.000     5.087    
                         clock uncertainty            0.410     5.498    
    SLICE_X56Y35         FDRE (Hold_fdre_C_D)         0.243     5.741    game_synchronizer/clk_target_q1_reg
  -------------------------------------------------------------------
                         required time                         -5.741    
                         arrival time                           6.183    
  -------------------------------------------------------------------
                         slack                                  0.443    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_1k

Setup :            0  Failing Endpoints,  Worst Slack   990007.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             990007.750ns  (required time - arrival time)
  Source:                 synchronizer_7seg/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7seg_driver/state_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            990010.125ns  (clk_1k rise@1000000.062ns - clk_100 rise@9990.000ns)
  Data Path Delay:        2.839ns  (logic 0.518ns (18.247%)  route 2.321ns (81.753%))
  Logic Levels:           0  
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 1000006.062 - 1000000.062 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 9995.143 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  9990.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.621  9995.142    synchronizer_7seg/clk_sample_i
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518  9995.659 r  synchronizer_7seg/sync_data_q_reg[0]/Q
                         net (fo=5, routed)           2.321  9997.980    basys3_7seg_driver/p_0_in
    SLICE_X64Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk_100 (IN)
                         net (fo=0)                   0.000 1000000.062    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509 1000004.875    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.367 1000005.250 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.779 1000006.000    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
                         clock pessimism              0.180 1000006.188    
                         clock uncertainty           -0.035 1000006.125    
    SLICE_X64Y28         FDRE (Setup_fdre_C_R)       -0.524 1000005.625    basys3_7seg_driver/state_q_reg[0]
  -------------------------------------------------------------------
                         required time                      1000005.750    
                         arrival time                       -9997.980    
  -------------------------------------------------------------------
                         slack                              990007.750    

Slack (MET) :             990007.750ns  (required time - arrival time)
  Source:                 synchronizer_7seg/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7seg_driver/state_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            990010.125ns  (clk_1k rise@1000000.062ns - clk_100 rise@9990.000ns)
  Data Path Delay:        2.839ns  (logic 0.518ns (18.247%)  route 2.321ns (81.753%))
  Logic Levels:           0  
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 1000006.062 - 1000000.062 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 9995.143 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  9990.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.621  9995.142    synchronizer_7seg/clk_sample_i
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518  9995.659 r  synchronizer_7seg/sync_data_q_reg[0]/Q
                         net (fo=5, routed)           2.321  9997.980    basys3_7seg_driver/p_0_in
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk_100 (IN)
                         net (fo=0)                   0.000 1000000.062    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509 1000004.875    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.367 1000005.250 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.779 1000006.000    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[1]/C
                         clock pessimism              0.180 1000006.188    
                         clock uncertainty           -0.035 1000006.125    
    SLICE_X64Y28         FDSE (Setup_fdse_C_S)       -0.524 1000005.625    basys3_7seg_driver/state_q_reg[1]
  -------------------------------------------------------------------
                         required time                      1000005.750    
                         arrival time                       -9997.980    
  -------------------------------------------------------------------
                         slack                              990007.750    

Slack (MET) :             990007.750ns  (required time - arrival time)
  Source:                 synchronizer_7seg/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7seg_driver/state_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            990010.125ns  (clk_1k rise@1000000.062ns - clk_100 rise@9990.000ns)
  Data Path Delay:        2.839ns  (logic 0.518ns (18.247%)  route 2.321ns (81.753%))
  Logic Levels:           0  
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 1000006.062 - 1000000.062 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 9995.143 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  9990.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.621  9995.142    synchronizer_7seg/clk_sample_i
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518  9995.659 r  synchronizer_7seg/sync_data_q_reg[0]/Q
                         net (fo=5, routed)           2.321  9997.980    basys3_7seg_driver/p_0_in
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk_100 (IN)
                         net (fo=0)                   0.000 1000000.062    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509 1000004.875    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.367 1000005.250 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.779 1000006.000    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[2]/C
                         clock pessimism              0.180 1000006.188    
                         clock uncertainty           -0.035 1000006.125    
    SLICE_X64Y28         FDSE (Setup_fdse_C_S)       -0.524 1000005.625    basys3_7seg_driver/state_q_reg[2]
  -------------------------------------------------------------------
                         required time                      1000005.750    
                         arrival time                       -9997.980    
  -------------------------------------------------------------------
                         slack                              990007.750    

Slack (MET) :             990007.750ns  (required time - arrival time)
  Source:                 synchronizer_7seg/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7seg_driver/state_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            990010.125ns  (clk_1k rise@1000000.062ns - clk_100 rise@9990.000ns)
  Data Path Delay:        2.839ns  (logic 0.518ns (18.247%)  route 2.321ns (81.753%))
  Logic Levels:           0  
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 1000006.062 - 1000000.062 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 9995.143 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  9990.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.621  9995.142    synchronizer_7seg/clk_sample_i
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518  9995.659 r  synchronizer_7seg/sync_data_q_reg[0]/Q
                         net (fo=5, routed)           2.321  9997.980    basys3_7seg_driver/p_0_in
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk_100 (IN)
                         net (fo=0)                   0.000 1000000.062    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509 1000004.875    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.367 1000005.250 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.779 1000006.000    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/C
                         clock pessimism              0.180 1000006.188    
                         clock uncertainty           -0.035 1000006.125    
    SLICE_X64Y28         FDSE (Setup_fdse_C_S)       -0.524 1000005.625    basys3_7seg_driver/state_q_reg[3]
  -------------------------------------------------------------------
                         required time                      1000005.750    
                         arrival time                       -9997.980    
  -------------------------------------------------------------------
                         slack                              990007.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 synchronizer_7seg/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7seg_driver/state_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.164ns (12.987%)  route 1.099ns (87.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    synchronizer_7seg/clk_sample_i
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  synchronizer_7seg/sync_data_q_reg[0]/Q
                         net (fo=5, routed)           1.099     2.731    basys3_7seg_driver/p_0_in
    SLICE_X64Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.175     2.159 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.455     2.614    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
                         clock pessimism             -0.244     2.370    
    SLICE_X64Y28         FDRE (Hold_fdre_C_R)         0.009     2.379    basys3_7seg_driver/state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 synchronizer_7seg/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7seg_driver/state_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.164ns (12.987%)  route 1.099ns (87.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    synchronizer_7seg/clk_sample_i
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  synchronizer_7seg/sync_data_q_reg[0]/Q
                         net (fo=5, routed)           1.099     2.731    basys3_7seg_driver/p_0_in
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.175     2.159 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.455     2.614    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[1]/C
                         clock pessimism             -0.244     2.370    
    SLICE_X64Y28         FDSE (Hold_fdse_C_S)         0.009     2.379    basys3_7seg_driver/state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 synchronizer_7seg/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7seg_driver/state_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.164ns (12.987%)  route 1.099ns (87.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    synchronizer_7seg/clk_sample_i
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  synchronizer_7seg/sync_data_q_reg[0]/Q
                         net (fo=5, routed)           1.099     2.731    basys3_7seg_driver/p_0_in
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.175     2.159 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.455     2.614    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[2]/C
                         clock pessimism             -0.244     2.370    
    SLICE_X64Y28         FDSE (Hold_fdse_C_S)         0.009     2.379    basys3_7seg_driver/state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 synchronizer_7seg/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7seg_driver/state_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.164ns (12.987%)  route 1.099ns (87.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    synchronizer_7seg/clk_sample_i
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  synchronizer_7seg/sync_data_q_reg[0]/Q
                         net (fo=5, routed)           1.099     2.731    basys3_7seg_driver/p_0_in
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.175     2.159 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.455     2.614    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/C
                         clock pessimism             -0.244     2.370    
    SLICE_X64Y28         FDSE (Hold_fdse_C_S)         0.009     2.379    basys3_7seg_driver/state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.352    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_25_175_mmcm_100_to_25_175

Setup :          154  Failing Endpoints,  Worst Slack       -8.968ns,  Total Violation    -1026.857ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.968ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_45_/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.989ns  (logic 2.609ns (52.299%)  route 2.380ns (47.701%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 4331.483 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 4335.081 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.560  4335.082    game_synchronizer/clk_sample_i
    SLICE_X46Y34         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518  4335.600 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=2, routed)           0.276  4335.876    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X47Y34         LUT3 (Prop_lut3_I2_O)        0.124  4336.000 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872  4336.872    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124  4336.996 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000  4336.996    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  4337.528 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000  4337.528    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  4337.750 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600  4338.350    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299  4338.649 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000  4338.649    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  4339.107 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.631  4339.738    dinorun/dino/_64_/S
    SLICE_X53Y37         LUT2 (Prop_lut2_I1_O)        0.332  4340.070 r  dinorun/dino/_64_/Y[7]_INST_0/O
                         net (fo=1, routed)           0.000  4340.070    dinorun/dino/_45_/D[7]
    SLICE_X53Y37         FDRE                                         r  dinorun/dino/_45_/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.448  4331.483    dinorun/dino/_45_/CLK
    SLICE_X53Y37         FDRE                                         r  dinorun/dino/_45_/Q_reg[7]/C
                         clock pessimism              0.000  4331.483    
                         clock uncertainty           -0.410  4331.072    
    SLICE_X53Y37         FDRE (Setup_fdre_C_D)        0.029  4331.101    dinorun/dino/_45_/Q_reg[7]
  -------------------------------------------------------------------
                         required time                       4331.102    
                         arrival time                       -4340.070    
  -------------------------------------------------------------------
                         slack                                 -8.968    

Slack (VIOLATED) :        -8.947ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_46_/Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.969ns  (logic 2.609ns (52.506%)  route 2.360ns (47.494%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 4331.485 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 4335.081 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.560  4335.082    game_synchronizer/clk_sample_i
    SLICE_X46Y34         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518  4335.600 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=2, routed)           0.276  4335.876    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X47Y34         LUT3 (Prop_lut3_I2_O)        0.124  4336.000 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872  4336.872    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124  4336.996 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000  4336.996    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  4337.528 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000  4337.528    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  4337.750 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600  4338.350    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299  4338.649 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000  4338.649    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  4339.107 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.612  4339.719    dinorun/dino/_65_/S
    SLICE_X53Y39         LUT2 (Prop_lut2_I1_O)        0.332  4340.051 r  dinorun/dino/_65_/Y[9]_INST_0/O
                         net (fo=1, routed)           0.000  4340.051    dinorun/dino/_46_/D[9]
    SLICE_X53Y39         FDRE                                         r  dinorun/dino/_46_/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450  4331.485    dinorun/dino/_46_/CLK
    SLICE_X53Y39         FDRE                                         r  dinorun/dino/_46_/Q_reg[9]/C
                         clock pessimism              0.000  4331.485    
                         clock uncertainty           -0.410  4331.074    
    SLICE_X53Y39         FDRE (Setup_fdre_C_D)        0.029  4331.103    dinorun/dino/_46_/Q_reg[9]
  -------------------------------------------------------------------
                         required time                       4331.104    
                         arrival time                       -4340.050    
  -------------------------------------------------------------------
                         slack                                 -8.947    

Slack (VIOLATED) :        -8.942ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_46_/Q_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.966ns  (logic 2.609ns (52.538%)  route 2.357ns (47.462%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 4331.485 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 4335.081 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.560  4335.082    game_synchronizer/clk_sample_i
    SLICE_X46Y34         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518  4335.600 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=2, routed)           0.276  4335.876    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X47Y34         LUT3 (Prop_lut3_I2_O)        0.124  4336.000 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872  4336.872    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124  4336.996 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000  4336.996    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  4337.528 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000  4337.528    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  4337.750 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600  4338.350    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299  4338.649 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000  4338.649    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  4339.107 r  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.609  4339.716    dinorun/dino/_65_/S
    SLICE_X53Y39         LUT2 (Prop_lut2_I1_O)        0.332  4340.048 r  dinorun/dino/_65_/Y[8]_INST_0/O
                         net (fo=1, routed)           0.000  4340.048    dinorun/dino/_46_/D[8]
    SLICE_X53Y39         FDSE                                         r  dinorun/dino/_46_/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450  4331.485    dinorun/dino/_46_/CLK
    SLICE_X53Y39         FDSE                                         r  dinorun/dino/_46_/Q_reg[8]/C
                         clock pessimism              0.000  4331.485    
                         clock uncertainty           -0.410  4331.074    
    SLICE_X53Y39         FDSE (Setup_fdse_C_D)        0.031  4331.105    dinorun/dino/_46_/Q_reg[8]
  -------------------------------------------------------------------
                         required time                       4331.105    
                         arrival time                       -4340.047    
  -------------------------------------------------------------------
                         slack                                 -8.942    

Slack (VIOLATED) :        -8.941ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_46_/Q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.959ns  (logic 2.609ns (52.608%)  route 2.350ns (47.392%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 4331.481 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 4335.081 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.560  4335.082    game_synchronizer/clk_sample_i
    SLICE_X46Y34         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518  4335.600 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=2, routed)           0.276  4335.876    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X47Y34         LUT3 (Prop_lut3_I2_O)        0.124  4336.000 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872  4336.872    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124  4336.996 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000  4336.996    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  4337.528 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000  4337.528    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  4337.750 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600  4338.350    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299  4338.649 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000  4338.649    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  4339.107 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.602  4339.709    dinorun/dino/_65_/S
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.332  4340.041 r  dinorun/dino/_65_/Y[10]_INST_0/O
                         net (fo=1, routed)           0.000  4340.041    dinorun/dino/_46_/D[10]
    SLICE_X48Y36         FDRE                                         r  dinorun/dino/_46_/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.446  4331.481    dinorun/dino/_46_/CLK
    SLICE_X48Y36         FDRE                                         r  dinorun/dino/_46_/Q_reg[10]/C
                         clock pessimism              0.000  4331.481    
                         clock uncertainty           -0.410  4331.070    
    SLICE_X48Y36         FDRE (Setup_fdre_C_D)        0.029  4331.099    dinorun/dino/_46_/Q_reg[10]
  -------------------------------------------------------------------
                         required time                       4331.100    
                         arrival time                       -4340.041    
  -------------------------------------------------------------------
                         slack                                 -8.941    

Slack (VIOLATED) :        -8.938ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_45_/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.959ns  (logic 2.609ns (52.608%)  route 2.350ns (47.392%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 4331.481 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 4335.081 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.560  4335.082    game_synchronizer/clk_sample_i
    SLICE_X46Y34         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518  4335.600 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=2, routed)           0.276  4335.876    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X47Y34         LUT3 (Prop_lut3_I2_O)        0.124  4336.000 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872  4336.872    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124  4336.996 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000  4336.996    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  4337.528 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000  4337.528    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  4337.750 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600  4338.350    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299  4338.649 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000  4338.649    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  4339.107 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.602  4339.709    dinorun/dino/_64_/S
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.332  4340.041 r  dinorun/dino/_64_/Y[8]_INST_0/O
                         net (fo=1, routed)           0.000  4340.041    dinorun/dino/_45_/D[8]
    SLICE_X48Y36         FDRE                                         r  dinorun/dino/_45_/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.446  4331.481    dinorun/dino/_45_/CLK
    SLICE_X48Y36         FDRE                                         r  dinorun/dino/_45_/Q_reg[8]/C
                         clock pessimism              0.000  4331.481    
                         clock uncertainty           -0.410  4331.070    
    SLICE_X48Y36         FDRE (Setup_fdre_C_D)        0.032  4331.103    dinorun/dino/_45_/Q_reg[8]
  -------------------------------------------------------------------
                         required time                       4331.103    
                         arrival time                       -4340.041    
  -------------------------------------------------------------------
                         slack                                 -8.938    

Slack (VIOLATED) :        -8.936ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_45_/Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.956ns  (logic 2.609ns (52.639%)  route 2.347ns (47.361%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 4331.481 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 4335.081 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.560  4335.082    game_synchronizer/clk_sample_i
    SLICE_X46Y34         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518  4335.600 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=2, routed)           0.276  4335.876    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X47Y34         LUT3 (Prop_lut3_I2_O)        0.124  4336.000 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872  4336.872    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124  4336.996 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000  4336.996    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  4337.528 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000  4337.528    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  4337.750 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600  4338.350    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299  4338.649 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000  4338.649    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  4339.107 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.599  4339.706    dinorun/dino/_64_/S
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.332  4340.038 r  dinorun/dino/_64_/Y[9]_INST_0/O
                         net (fo=1, routed)           0.000  4340.038    dinorun/dino/_45_/D[9]
    SLICE_X48Y36         FDRE                                         r  dinorun/dino/_45_/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.446  4331.481    dinorun/dino/_45_/CLK
    SLICE_X48Y36         FDRE                                         r  dinorun/dino/_45_/Q_reg[9]/C
                         clock pessimism              0.000  4331.481    
                         clock uncertainty           -0.410  4331.070    
    SLICE_X48Y36         FDRE (Setup_fdre_C_D)        0.031  4331.101    dinorun/dino/_45_/Q_reg[9]
  -------------------------------------------------------------------
                         required time                       4331.102    
                         arrival time                       -4340.038    
  -------------------------------------------------------------------
                         slack                                 -8.936    

Slack (VIOLATED) :        -8.936ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_46_/Q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.956ns  (logic 2.609ns (52.641%)  route 2.347ns (47.359%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 4331.481 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 4335.081 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.560  4335.082    game_synchronizer/clk_sample_i
    SLICE_X46Y34         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518  4335.600 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=2, routed)           0.276  4335.876    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X47Y34         LUT3 (Prop_lut3_I2_O)        0.124  4336.000 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872  4336.872    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124  4336.996 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000  4336.996    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  4337.528 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000  4337.528    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  4337.750 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600  4338.350    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299  4338.649 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000  4338.649    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  4339.107 r  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.599  4339.706    dinorun/dino/_65_/S
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.332  4340.038 r  dinorun/dino/_65_/Y[6]_INST_0/O
                         net (fo=1, routed)           0.000  4340.038    dinorun/dino/_46_/D[6]
    SLICE_X48Y36         FDSE                                         r  dinorun/dino/_46_/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.446  4331.481    dinorun/dino/_46_/CLK
    SLICE_X48Y36         FDSE                                         r  dinorun/dino/_46_/Q_reg[6]/C
                         clock pessimism              0.000  4331.481    
                         clock uncertainty           -0.410  4331.070    
    SLICE_X48Y36         FDSE (Setup_fdse_C_D)        0.031  4331.101    dinorun/dino/_46_/Q_reg[6]
  -------------------------------------------------------------------
                         required time                       4331.102    
                         arrival time                       -4340.038    
  -------------------------------------------------------------------
                         slack                                 -8.936    

Slack (VIOLATED) :        -8.927ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_46_/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.948ns  (logic 2.609ns (52.727%)  route 2.339ns (47.273%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 4331.484 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 4335.081 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.560  4335.082    game_synchronizer/clk_sample_i
    SLICE_X46Y34         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518  4335.600 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=2, routed)           0.276  4335.876    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X47Y34         LUT3 (Prop_lut3_I2_O)        0.124  4336.000 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872  4336.872    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124  4336.996 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000  4336.996    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  4337.528 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000  4337.528    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  4337.750 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600  4338.350    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299  4338.649 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000  4338.649    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  4339.107 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.591  4339.698    dinorun/dino/_65_/S
    SLICE_X53Y38         LUT2 (Prop_lut2_I1_O)        0.332  4340.030 r  dinorun/dino/_65_/Y[4]_INST_0/O
                         net (fo=1, routed)           0.000  4340.030    dinorun/dino/_46_/D[4]
    SLICE_X53Y38         FDRE                                         r  dinorun/dino/_46_/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.449  4331.484    dinorun/dino/_46_/CLK
    SLICE_X53Y38         FDRE                                         r  dinorun/dino/_46_/Q_reg[4]/C
                         clock pessimism              0.000  4331.484    
                         clock uncertainty           -0.410  4331.073    
    SLICE_X53Y38         FDRE (Setup_fdre_C_D)        0.029  4331.102    dinorun/dino/_46_/Q_reg[4]
  -------------------------------------------------------------------
                         required time                       4331.103    
                         arrival time                       -4340.030    
  -------------------------------------------------------------------
                         slack                                 -8.927    

Slack (VIOLATED) :        -8.922ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_46_/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.945ns  (logic 2.609ns (52.759%)  route 2.336ns (47.241%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 4331.484 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 4335.081 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.560  4335.082    game_synchronizer/clk_sample_i
    SLICE_X46Y34         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518  4335.600 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=2, routed)           0.276  4335.876    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X47Y34         LUT3 (Prop_lut3_I2_O)        0.124  4336.000 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872  4336.872    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124  4336.996 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000  4336.996    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  4337.528 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000  4337.528    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  4337.750 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600  4338.350    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299  4338.649 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000  4338.649    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  4339.107 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.588  4339.695    dinorun/dino/_65_/S
    SLICE_X53Y38         LUT2 (Prop_lut2_I1_O)        0.332  4340.027 r  dinorun/dino/_65_/Y[3]_INST_0/O
                         net (fo=1, routed)           0.000  4340.027    dinorun/dino/_46_/D[3]
    SLICE_X53Y38         FDRE                                         r  dinorun/dino/_46_/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.449  4331.484    dinorun/dino/_46_/CLK
    SLICE_X53Y38         FDRE                                         r  dinorun/dino/_46_/Q_reg[3]/C
                         clock pessimism              0.000  4331.484    
                         clock uncertainty           -0.410  4331.073    
    SLICE_X53Y38         FDRE (Setup_fdre_C_D)        0.031  4331.104    dinorun/dino/_46_/Q_reg[3]
  -------------------------------------------------------------------
                         required time                       4331.104    
                         arrival time                       -4340.026    
  -------------------------------------------------------------------
                         slack                                 -8.922    

Slack (VIOLATED) :        -8.918ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_45_/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.940ns  (logic 2.609ns (52.815%)  route 2.331ns (47.185%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 4331.483 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 4335.081 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.560  4335.082    game_synchronizer/clk_sample_i
    SLICE_X46Y34         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518  4335.600 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=2, routed)           0.276  4335.876    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X47Y34         LUT3 (Prop_lut3_I2_O)        0.124  4336.000 r  dinorun/dino/_55_/Y[0]_INST_0_replica_comp/O
                         net (fo=16, routed)          0.872  4336.872    dinorun/dino/_40_/Y[0]_repN_alias
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124  4336.996 r  dinorun/dino/_40_/Y[4]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.000  4336.996    dinorun/dino/_40_/Y[4]_INST_0_i_4_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  4337.528 r  dinorun/dino/_40_/Y[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000  4337.528    dinorun/dino/_40_/Y[4]_INST_0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  4337.750 r  dinorun/dino/_40_/Y[8]_INST_0/O[0]
                         net (fo=2, routed)           0.600  4338.350    dinorun/dino/_52_/A[8]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.299  4338.649 r  dinorun/dino/_52_/Y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000  4338.649    dinorun/dino/_52_/Y[0]_INST_0_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  4339.107 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.583  4339.689    dinorun/dino/_64_/S
    SLICE_X53Y37         LUT2 (Prop_lut2_I1_O)        0.332  4340.021 r  dinorun/dino/_64_/Y[6]_INST_0/O
                         net (fo=1, routed)           0.000  4340.021    dinorun/dino/_45_/D[6]
    SLICE_X53Y37         FDRE                                         r  dinorun/dino/_45_/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.448  4331.483    dinorun/dino/_45_/CLK
    SLICE_X53Y37         FDRE                                         r  dinorun/dino/_45_/Q_reg[6]/C
                         clock pessimism              0.000  4331.483    
                         clock uncertainty           -0.410  4331.072    
    SLICE_X53Y37         FDRE (Setup_fdre_C_D)        0.031  4331.103    dinorun/dino/_45_/Q_reg[6]
  -------------------------------------------------------------------
                         required time                       4331.104    
                         arrival time                       -4340.021    
  -------------------------------------------------------------------
                         slack                                 -8.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 synchronizer_25_175/sync_data_q_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/lfsr16/lfsr_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.457%)  route 0.117ns (41.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.565     1.448    synchronizer_25_175/clk_sample_i
    SLICE_X52Y41         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  synchronizer_25_175/sync_data_q_reg[0]_replica_2/Q
                         net (fo=1, routed)           0.117     1.729    dinorun/lfsr16/sync_data_o[0]_repN_2_alias
    SLICE_X52Y40         FDSE                                         r  dinorun/lfsr16/lfsr_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.836     0.836    dinorun/lfsr16/clk_i
    SLICE_X52Y40         FDSE                                         r  dinorun/lfsr16/lfsr_q_reg[0]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.410     1.246    
    SLICE_X52Y40         FDSE (Hold_fdse_C_S)         0.009     1.255    dinorun/lfsr16/lfsr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 synchronizer_25_175/sync_data_q_reg[0]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/FSM_sequential_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.592%)  route 0.213ns (53.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.560     1.443    synchronizer_25_175/clk_sample_i
    SLICE_X51Y32         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  synchronizer_25_175/sync_data_q_reg[0]_replica_4/Q
                         net (fo=2, routed)           0.213     1.797    dinorun/sync_data_o[0]_repN_4_alias
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  dinorun/FSM_sequential_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    dinorun/FSM_sequential_state_q[0]_i_1_n_0
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.830     0.830    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.410     1.240    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.092     1.332    dinorun/FSM_sequential_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 synchronizer_25_175/sync_data_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/FSM_sequential_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.858%)  route 0.229ns (55.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.558     1.441    synchronizer_25_175/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  synchronizer_25_175/sync_data_q_reg[0]_replica/Q
                         net (fo=2, routed)           0.229     1.811    dinorun/sync_data_o[0]_repN_alias
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.856 r  dinorun/FSM_sequential_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    dinorun/FSM_sequential_state_q[1]_i_1_n_0
    SLICE_X51Y31         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.828     0.828    dinorun/clk_25_175_i
    SLICE_X51Y31         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[1]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.410     1.238    
    SLICE_X51Y31         FDRE (Hold_fdre_C_D)         0.091     1.329    dinorun/FSM_sequential_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 synchronizer_25_175/sync_data_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/flash_dino_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.150%)  route 0.235ns (55.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.558     1.441    synchronizer_25_175/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  synchronizer_25_175/sync_data_q_reg[0]_replica/Q
                         net (fo=2, routed)           0.235     1.817    dinorun/sync_data_o[0]_repN_alias
    SLICE_X48Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.862 r  dinorun/flash_dino_q_i_1/O
                         net (fo=1, routed)           0.000     1.862    dinorun/flash_dino_q_i_1_n_0
    SLICE_X48Y29         FDRE                                         r  dinorun/flash_dino_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.825     0.825    dinorun/clk_25_175_i
    SLICE_X48Y29         FDRE                                         r  dinorun/flash_dino_q_reg/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.410     1.235    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.091     1.326    dinorun/flash_dino_q_reg
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 synchronizer_25_175/sync_data_q_reg[0]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/lfsr16/lfsr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.161%)  route 0.272ns (65.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    synchronizer_25_175/clk_sample_i
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  synchronizer_25_175/sync_data_q_reg[0]_replica_3/Q
                         net (fo=16, routed)          0.272     1.860    dinorun/lfsr16/sync_data_o[0]_repN_3_alias
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.833     0.833    dinorun/lfsr16/clk_i
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[12]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.410     1.243    
    SLICE_X51Y37         FDRE (Hold_fdre_C_R)        -0.018     1.225    dinorun/lfsr16/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 synchronizer_25_175/sync_data_q_reg[0]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/lfsr16/lfsr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.161%)  route 0.272ns (65.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    synchronizer_25_175/clk_sample_i
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  synchronizer_25_175/sync_data_q_reg[0]_replica_3/Q
                         net (fo=16, routed)          0.272     1.860    dinorun/lfsr16/sync_data_o[0]_repN_3_alias
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.833     0.833    dinorun/lfsr16/clk_i
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[13]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.410     1.243    
    SLICE_X51Y37         FDRE (Hold_fdre_C_R)        -0.018     1.225    dinorun/lfsr16/lfsr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 synchronizer_25_175/sync_data_q_reg[0]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/lfsr16/lfsr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.161%)  route 0.272ns (65.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    synchronizer_25_175/clk_sample_i
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  synchronizer_25_175/sync_data_q_reg[0]_replica_3/Q
                         net (fo=16, routed)          0.272     1.860    dinorun/lfsr16/sync_data_o[0]_repN_3_alias
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.833     0.833    dinorun/lfsr16/clk_i
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[14]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.410     1.243    
    SLICE_X51Y37         FDRE (Hold_fdre_C_R)        -0.018     1.225    dinorun/lfsr16/lfsr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 synchronizer_25_175/sync_data_q_reg[0]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/lfsr16/lfsr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.161%)  route 0.272ns (65.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    synchronizer_25_175/clk_sample_i
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  synchronizer_25_175/sync_data_q_reg[0]_replica_3/Q
                         net (fo=16, routed)          0.272     1.860    dinorun/lfsr16/sync_data_o[0]_repN_3_alias
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.833     0.833    dinorun/lfsr16/clk_i
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[15]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.410     1.243    
    SLICE_X51Y37         FDRE (Hold_fdre_C_R)        -0.018     1.225    dinorun/lfsr16/lfsr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 synchronizer_25_175/sync_data_q_reg[0]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/lfsr16/lfsr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.161%)  route 0.272ns (65.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    synchronizer_25_175/clk_sample_i
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  synchronizer_25_175/sync_data_q_reg[0]_replica_3/Q
                         net (fo=16, routed)          0.272     1.860    dinorun/lfsr16/sync_data_o[0]_repN_3_alias
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.833     0.833    dinorun/lfsr16/clk_i
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[2]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.410     1.243    
    SLICE_X51Y37         FDRE (Hold_fdre_C_R)        -0.018     1.225    dinorun/lfsr16/lfsr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 synchronizer_25_175/sync_data_q_reg[0]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/lfsr16/lfsr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.161%)  route 0.272ns (65.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    synchronizer_25_175/clk_sample_i
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  synchronizer_25_175/sync_data_q_reg[0]_replica_3/Q
                         net (fo=16, routed)          0.272     1.860    dinorun/lfsr16/sync_data_o[0]_repN_3_alias
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.833     0.833    dinorun/lfsr16/clk_i
    SLICE_X51Y37         FDRE                                         r  dinorun/lfsr16/lfsr_q_reg[4]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.410     1.243    
    SLICE_X51Y37         FDRE (Hold_fdre_C_R)        -0.018     1.225    dinorun/lfsr16/lfsr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.635    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100
  To Clock:  clk_25_175_mmcm_100_to_25_175

Setup :           22  Failing Endpoints,  Worst Slack       -6.588ns,  Total Violation     -140.599ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.588ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus/cactus_x_q_reg[9]/PRE
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        2.220ns  (logic 0.642ns (28.914%)  route 1.578ns (71.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 4331.486 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 4335.084 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563  4335.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518  4335.603 f  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.704  4336.307    dinorun/down_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124  4336.431 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.874  4337.305    dinorun/cactus/rst_ni
    SLICE_X51Y41         FDPE                                         f  dinorun/cactus/cactus_x_q_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.451  4331.486    dinorun/cactus/clk_i
    SLICE_X51Y41         FDPE                                         r  dinorun/cactus/cactus_x_q_reg[9]/C
                         clock pessimism              0.000  4331.486    
                         clock uncertainty           -0.410  4331.075    
    SLICE_X51Y41         FDPE (Recov_fdpe_C_PRE)     -0.359  4330.716    dinorun/cactus/cactus_x_q_reg[9]
  -------------------------------------------------------------------
                         required time                       4330.717    
                         arrival time                       -4337.305    
  -------------------------------------------------------------------
                         slack                                 -6.588    

Slack (VIOLATED) :        -6.519ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus/cactus_x_q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        2.104ns  (logic 0.642ns (30.512%)  route 1.462ns (69.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 4331.485 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 4335.084 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563  4335.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518  4335.603 f  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.704  4336.307    dinorun/down_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124  4336.431 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.758  4337.188    dinorun/cactus/rst_ni
    SLICE_X49Y41         FDCE                                         f  dinorun/cactus/cactus_x_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450  4331.485    dinorun/cactus/clk_i
    SLICE_X49Y41         FDCE                                         r  dinorun/cactus/cactus_x_q_reg[10]/C
                         clock pessimism              0.000  4331.485    
                         clock uncertainty           -0.410  4331.074    
    SLICE_X49Y41         FDCE (Recov_fdce_C_CLR)     -0.405  4330.669    dinorun/cactus/cactus_x_q_reg[10]
  -------------------------------------------------------------------
                         required time                       4330.669    
                         arrival time                       -4337.188    
  -------------------------------------------------------------------
                         slack                                 -6.519    

Slack (VIOLATED) :        -6.519ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus/cactus_x_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        2.104ns  (logic 0.642ns (30.512%)  route 1.462ns (69.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 4331.485 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 4335.084 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563  4335.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518  4335.603 f  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.704  4336.307    dinorun/down_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124  4336.431 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.758  4337.188    dinorun/cactus/rst_ni
    SLICE_X49Y41         FDCE                                         f  dinorun/cactus/cactus_x_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450  4331.485    dinorun/cactus/clk_i
    SLICE_X49Y41         FDCE                                         r  dinorun/cactus/cactus_x_q_reg[3]/C
                         clock pessimism              0.000  4331.485    
                         clock uncertainty           -0.410  4331.074    
    SLICE_X49Y41         FDCE (Recov_fdce_C_CLR)     -0.405  4330.669    dinorun/cactus/cactus_x_q_reg[3]
  -------------------------------------------------------------------
                         required time                       4330.669    
                         arrival time                       -4337.188    
  -------------------------------------------------------------------
                         slack                                 -6.519    

Slack (VIOLATED) :        -6.519ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus/cactus_x_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        2.104ns  (logic 0.642ns (30.512%)  route 1.462ns (69.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 4331.485 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 4335.084 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563  4335.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518  4335.603 f  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.704  4336.307    dinorun/down_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124  4336.431 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.758  4337.188    dinorun/cactus/rst_ni
    SLICE_X49Y41         FDCE                                         f  dinorun/cactus/cactus_x_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450  4331.485    dinorun/cactus/clk_i
    SLICE_X49Y41         FDCE                                         r  dinorun/cactus/cactus_x_q_reg[5]/C
                         clock pessimism              0.000  4331.485    
                         clock uncertainty           -0.410  4331.074    
    SLICE_X49Y41         FDCE (Recov_fdce_C_CLR)     -0.405  4330.669    dinorun/cactus/cactus_x_q_reg[5]
  -------------------------------------------------------------------
                         required time                       4330.669    
                         arrival time                       -4337.188    
  -------------------------------------------------------------------
                         slack                                 -6.519    

Slack (VIOLATED) :        -6.519ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus/cactus_x_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        2.104ns  (logic 0.642ns (30.512%)  route 1.462ns (69.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 4331.485 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 4335.084 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563  4335.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518  4335.603 f  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.704  4336.307    dinorun/down_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124  4336.431 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.758  4337.188    dinorun/cactus/rst_ni
    SLICE_X49Y41         FDCE                                         f  dinorun/cactus/cactus_x_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450  4331.485    dinorun/cactus/clk_i
    SLICE_X49Y41         FDCE                                         r  dinorun/cactus/cactus_x_q_reg[6]/C
                         clock pessimism              0.000  4331.485    
                         clock uncertainty           -0.410  4331.074    
    SLICE_X49Y41         FDCE (Recov_fdce_C_CLR)     -0.405  4330.669    dinorun/cactus/cactus_x_q_reg[6]
  -------------------------------------------------------------------
                         required time                       4330.669    
                         arrival time                       -4337.188    
  -------------------------------------------------------------------
                         slack                                 -6.519    

Slack (VIOLATED) :        -6.519ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus/cactus_x_q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        2.104ns  (logic 0.642ns (30.512%)  route 1.462ns (69.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 4331.485 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 4335.084 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563  4335.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518  4335.603 f  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.704  4336.307    dinorun/down_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124  4336.431 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.758  4337.188    dinorun/cactus/rst_ni
    SLICE_X49Y41         FDCE                                         f  dinorun/cactus/cactus_x_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450  4331.485    dinorun/cactus/clk_i
    SLICE_X49Y41         FDCE                                         r  dinorun/cactus/cactus_x_q_reg[8]/C
                         clock pessimism              0.000  4331.485    
                         clock uncertainty           -0.410  4331.074    
    SLICE_X49Y41         FDCE (Recov_fdce_C_CLR)     -0.405  4330.669    dinorun/cactus/cactus_x_q_reg[8]
  -------------------------------------------------------------------
                         required time                       4330.669    
                         arrival time                       -4337.188    
  -------------------------------------------------------------------
                         slack                                 -6.519    

Slack (VIOLATED) :        -6.473ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus/cactus_x_q_reg[7]/PRE
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        2.104ns  (logic 0.642ns (30.512%)  route 1.462ns (69.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 4331.485 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 4335.084 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563  4335.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518  4335.603 f  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.704  4336.307    dinorun/down_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124  4336.431 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.758  4337.188    dinorun/cactus/rst_ni
    SLICE_X49Y41         FDPE                                         f  dinorun/cactus/cactus_x_q_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450  4331.485    dinorun/cactus/clk_i
    SLICE_X49Y41         FDPE                                         r  dinorun/cactus/cactus_x_q_reg[7]/C
                         clock pessimism              0.000  4331.485    
                         clock uncertainty           -0.410  4331.074    
    SLICE_X49Y41         FDPE (Recov_fdpe_C_PRE)     -0.359  4330.715    dinorun/cactus/cactus_x_q_reg[7]
  -------------------------------------------------------------------
                         required time                       4330.715    
                         arrival time                       -4337.188    
  -------------------------------------------------------------------
                         slack                                 -6.473    

Slack (VIOLATED) :        -6.444ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus/cactus_x_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        2.112ns  (logic 0.642ns (30.399%)  route 1.470ns (69.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 4331.482 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 4335.084 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563  4335.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518  4335.603 f  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.704  4336.307    dinorun/down_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124  4336.431 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.766  4337.197    dinorun/cactus/rst_ni
    SLICE_X50Y36         FDCE                                         f  dinorun/cactus/cactus_x_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.447  4331.482    dinorun/cactus/clk_i
    SLICE_X50Y36         FDCE                                         r  dinorun/cactus/cactus_x_q_reg[4]/C
                         clock pessimism              0.000  4331.482    
                         clock uncertainty           -0.410  4331.071    
    SLICE_X50Y36         FDCE (Recov_fdce_C_CLR)     -0.319  4330.752    dinorun/cactus/cactus_x_q_reg[4]
  -------------------------------------------------------------------
                         required time                       4330.753    
                         arrival time                       -4337.196    
  -------------------------------------------------------------------
                         slack                                 -6.444    

Slack (VIOLATED) :        -6.443ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus2/cactus_x_q_reg[7]/PRE
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        2.075ns  (logic 0.642ns (30.947%)  route 1.433ns (69.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 4331.485 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 4335.084 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563  4335.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518  4335.603 f  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.704  4336.307    dinorun/down_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124  4336.431 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.729  4337.159    dinorun/cactus2/rst_ni
    SLICE_X51Y40         FDPE                                         f  dinorun/cactus2/cactus_x_q_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450  4331.485    dinorun/cactus2/clk_i
    SLICE_X51Y40         FDPE                                         r  dinorun/cactus2/cactus_x_q_reg[7]/C
                         clock pessimism              0.000  4331.485    
                         clock uncertainty           -0.410  4331.074    
    SLICE_X51Y40         FDPE (Recov_fdpe_C_PRE)     -0.359  4330.715    dinorun/cactus2/cactus_x_q_reg[7]
  -------------------------------------------------------------------
                         required time                       4330.715    
                         arrival time                       -4337.159    
  -------------------------------------------------------------------
                         slack                                 -6.443    

Slack (VIOLATED) :        -6.370ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus/active_q_reg/CLR
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        1.952ns  (logic 0.642ns (32.892%)  route 1.310ns (67.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 4331.482 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 4335.084 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563  4335.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518  4335.603 f  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.704  4336.307    dinorun/down_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124  4336.431 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.606  4337.037    dinorun/cactus/rst_ni
    SLICE_X49Y37         FDCE                                         f  dinorun/cactus/active_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.447  4331.482    dinorun/cactus/clk_i
    SLICE_X49Y37         FDCE                                         r  dinorun/cactus/active_q_reg/C
                         clock pessimism              0.000  4331.482    
                         clock uncertainty           -0.410  4331.071    
    SLICE_X49Y37         FDCE (Recov_fdce_C_CLR)     -0.405  4330.667    dinorun/cactus/active_q_reg
  -------------------------------------------------------------------
                         required time                       4330.667    
                         arrival time                       -4337.037    
  -------------------------------------------------------------------
                         slack                                 -6.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 game_synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus/cactus_image_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.100%)  route 0.393ns (67.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.565     1.448    game_synchronizer/clk_sample_i
    SLICE_X49Y40         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  game_synchronizer/sync_data_q_reg[2]/Q
                         net (fo=4, routed)           0.205     1.794    dinorun/start_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.188     2.028    dinorun/cactus/rst_ni
    SLICE_X49Y38         FDCE                                         f  dinorun/cactus/cactus_image_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.834     0.834    dinorun/cactus/clk_i
    SLICE_X49Y38         FDCE                                         r  dinorun/cactus/cactus_image_q_reg[0]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.410     1.244    
    SLICE_X49Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.152    dinorun/cactus/cactus_image_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 game_synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus2/active_q_reg/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.100%)  route 0.393ns (67.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.565     1.448    game_synchronizer/clk_sample_i
    SLICE_X49Y40         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  game_synchronizer/sync_data_q_reg[2]/Q
                         net (fo=4, routed)           0.205     1.794    dinorun/start_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.188     2.028    dinorun/cactus2/rst_ni
    SLICE_X49Y38         FDCE                                         f  dinorun/cactus2/active_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.834     0.834    dinorun/cactus2/clk_i
    SLICE_X49Y38         FDCE                                         r  dinorun/cactus2/active_q_reg/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.410     1.244    
    SLICE_X49Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.152    dinorun/cactus2/active_q_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 game_synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus2/cactus_image_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.100%)  route 0.393ns (67.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.565     1.448    game_synchronizer/clk_sample_i
    SLICE_X49Y40         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  game_synchronizer/sync_data_q_reg[2]/Q
                         net (fo=4, routed)           0.205     1.794    dinorun/start_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.188     2.028    dinorun/cactus2/rst_ni
    SLICE_X49Y38         FDCE                                         f  dinorun/cactus2/cactus_image_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.834     0.834    dinorun/cactus2/clk_i
    SLICE_X49Y38         FDCE                                         r  dinorun/cactus2/cactus_image_q_reg[0]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.410     1.244    
    SLICE_X49Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.152    dinorun/cactus2/cactus_image_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 game_synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus/active_q_reg/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.980%)  route 0.456ns (71.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.565     1.448    game_synchronizer/clk_sample_i
    SLICE_X49Y40         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  game_synchronizer/sync_data_q_reg[2]/Q
                         net (fo=4, routed)           0.205     1.794    dinorun/start_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.251     2.090    dinorun/cactus/rst_ni
    SLICE_X49Y37         FDCE                                         f  dinorun/cactus/active_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.832     0.832    dinorun/cactus/clk_i
    SLICE_X49Y37         FDCE                                         r  dinorun/cactus/active_q_reg/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.410     1.242    
    SLICE_X49Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.150    dinorun/cactus/active_q_reg
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 game_synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus/cactus_image_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.980%)  route 0.456ns (71.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.565     1.448    game_synchronizer/clk_sample_i
    SLICE_X49Y40         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  game_synchronizer/sync_data_q_reg[2]/Q
                         net (fo=4, routed)           0.205     1.794    dinorun/start_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.251     2.090    dinorun/cactus/rst_ni
    SLICE_X49Y37         FDCE                                         f  dinorun/cactus/cactus_image_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.832     0.832    dinorun/cactus/clk_i
    SLICE_X49Y37         FDCE                                         r  dinorun/cactus/cactus_image_q_reg[1]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.410     1.242    
    SLICE_X49Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.150    dinorun/cactus/cactus_image_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 game_synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus2/cactus_image_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.980%)  route 0.456ns (71.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.565     1.448    game_synchronizer/clk_sample_i
    SLICE_X49Y40         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  game_synchronizer/sync_data_q_reg[2]/Q
                         net (fo=4, routed)           0.205     1.794    dinorun/start_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.251     2.090    dinorun/cactus2/rst_ni
    SLICE_X49Y37         FDCE                                         f  dinorun/cactus2/cactus_image_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.832     0.832    dinorun/cactus2/clk_i
    SLICE_X49Y37         FDCE                                         r  dinorun/cactus2/cactus_image_q_reg[1]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.410     1.242    
    SLICE_X49Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.150    dinorun/cactus2/cactus_image_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 game_synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus2/cactus_x_q_reg[10]/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.537%)  route 0.466ns (71.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.565     1.448    game_synchronizer/clk_sample_i
    SLICE_X49Y40         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  game_synchronizer/sync_data_q_reg[2]/Q
                         net (fo=4, routed)           0.205     1.794    dinorun/start_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.261     2.100    dinorun/cactus2/rst_ni
    SLICE_X51Y39         FDCE                                         f  dinorun/cactus2/cactus_x_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.835     0.835    dinorun/cactus2/clk_i
    SLICE_X51Y39         FDCE                                         r  dinorun/cactus2/cactus_x_q_reg[10]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.410     1.245    
    SLICE_X51Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.153    dinorun/cactus2/cactus_x_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 game_synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus2/cactus_x_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.537%)  route 0.466ns (71.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.565     1.448    game_synchronizer/clk_sample_i
    SLICE_X49Y40         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  game_synchronizer/sync_data_q_reg[2]/Q
                         net (fo=4, routed)           0.205     1.794    dinorun/start_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.261     2.100    dinorun/cactus2/rst_ni
    SLICE_X51Y39         FDCE                                         f  dinorun/cactus2/cactus_x_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.835     0.835    dinorun/cactus2/clk_i
    SLICE_X51Y39         FDCE                                         r  dinorun/cactus2/cactus_x_q_reg[3]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.410     1.245    
    SLICE_X51Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.153    dinorun/cactus2/cactus_x_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 game_synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus2/cactus_x_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.537%)  route 0.466ns (71.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.565     1.448    game_synchronizer/clk_sample_i
    SLICE_X49Y40         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  game_synchronizer/sync_data_q_reg[2]/Q
                         net (fo=4, routed)           0.205     1.794    dinorun/start_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.261     2.100    dinorun/cactus2/rst_ni
    SLICE_X51Y39         FDCE                                         f  dinorun/cactus2/cactus_x_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.835     0.835    dinorun/cactus2/clk_i
    SLICE_X51Y39         FDCE                                         r  dinorun/cactus2/cactus_x_q_reg[4]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.410     1.245    
    SLICE_X51Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.153    dinorun/cactus2/cactus_x_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 game_synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/cactus2/cactus_x_q_reg[5]/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.537%)  route 0.466ns (71.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.565     1.448    game_synchronizer/clk_sample_i
    SLICE_X49Y40         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  game_synchronizer/sync_data_q_reg[2]/Q
                         net (fo=4, routed)           0.205     1.794    dinorun/start_i
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.261     2.100    dinorun/cactus2/rst_ni
    SLICE_X51Y39         FDCE                                         f  dinorun/cactus2/cactus_x_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.835     0.835    dinorun/cactus2/clk_i
    SLICE_X51Y39         FDCE                                         r  dinorun/cactus2/cactus_x_q_reg[5]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.410     1.245    
    SLICE_X51Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.153    dinorun/cactus2/cactus_x_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.947    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_25_175_mmcm_100_to_25_175
  To Clock:  clk_25_175_mmcm_100_to_25_175

Setup :            0  Failing Endpoints,  Worst Slack       35.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.034ns  (required time - arrival time)
  Source:                 dinorun/FSM_sequential_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus/cactus_x_q_reg[9]/PRE
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.580ns (13.965%)  route 3.573ns (86.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.176 - 39.725 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.560     1.560    dinorun/clk_25_175_i
    SLICE_X51Y31         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  dinorun/FSM_sequential_state_q_reg[1]/Q
                         net (fo=58, routed)          2.699     4.715    dinorun/dinoHit
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     4.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.874     5.714    dinorun/cactus/rst_ni
    SLICE_X51Y41         FDPE                                         f  dinorun/cactus/cactus_x_q_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.451    41.176    dinorun/cactus/clk_i
    SLICE_X51Y41         FDPE                                         r  dinorun/cactus/cactus_x_q_reg[9]/C
                         clock pessimism              0.094    41.270    
                         clock uncertainty           -0.164    41.107    
    SLICE_X51Y41         FDPE (Recov_fdpe_C_PRE)     -0.359    40.748    dinorun/cactus/cactus_x_q_reg[9]
  -------------------------------------------------------------------
                         required time                         40.748    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 35.034    

Slack (MET) :             35.089ns  (required time - arrival time)
  Source:                 dinorun/FSM_sequential_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus/cactus_x_q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.580ns (14.367%)  route 3.457ns (85.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.175 - 39.725 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.560     1.560    dinorun/clk_25_175_i
    SLICE_X51Y31         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  dinorun/FSM_sequential_state_q_reg[1]/Q
                         net (fo=58, routed)          2.699     4.715    dinorun/dinoHit
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     4.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.758     5.597    dinorun/cactus/rst_ni
    SLICE_X49Y41         FDCE                                         f  dinorun/cactus/cactus_x_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450    41.175    dinorun/cactus/clk_i
    SLICE_X49Y41         FDCE                                         r  dinorun/cactus/cactus_x_q_reg[10]/C
                         clock pessimism              0.080    41.255    
                         clock uncertainty           -0.164    41.092    
    SLICE_X49Y41         FDCE (Recov_fdce_C_CLR)     -0.405    40.687    dinorun/cactus/cactus_x_q_reg[10]
  -------------------------------------------------------------------
                         required time                         40.687    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 35.089    

Slack (MET) :             35.089ns  (required time - arrival time)
  Source:                 dinorun/FSM_sequential_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus/cactus_x_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.580ns (14.367%)  route 3.457ns (85.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.175 - 39.725 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.560     1.560    dinorun/clk_25_175_i
    SLICE_X51Y31         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  dinorun/FSM_sequential_state_q_reg[1]/Q
                         net (fo=58, routed)          2.699     4.715    dinorun/dinoHit
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     4.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.758     5.597    dinorun/cactus/rst_ni
    SLICE_X49Y41         FDCE                                         f  dinorun/cactus/cactus_x_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450    41.175    dinorun/cactus/clk_i
    SLICE_X49Y41         FDCE                                         r  dinorun/cactus/cactus_x_q_reg[3]/C
                         clock pessimism              0.080    41.255    
                         clock uncertainty           -0.164    41.092    
    SLICE_X49Y41         FDCE (Recov_fdce_C_CLR)     -0.405    40.687    dinorun/cactus/cactus_x_q_reg[3]
  -------------------------------------------------------------------
                         required time                         40.687    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 35.089    

Slack (MET) :             35.089ns  (required time - arrival time)
  Source:                 dinorun/FSM_sequential_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus/cactus_x_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.580ns (14.367%)  route 3.457ns (85.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.175 - 39.725 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.560     1.560    dinorun/clk_25_175_i
    SLICE_X51Y31         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  dinorun/FSM_sequential_state_q_reg[1]/Q
                         net (fo=58, routed)          2.699     4.715    dinorun/dinoHit
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     4.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.758     5.597    dinorun/cactus/rst_ni
    SLICE_X49Y41         FDCE                                         f  dinorun/cactus/cactus_x_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450    41.175    dinorun/cactus/clk_i
    SLICE_X49Y41         FDCE                                         r  dinorun/cactus/cactus_x_q_reg[5]/C
                         clock pessimism              0.080    41.255    
                         clock uncertainty           -0.164    41.092    
    SLICE_X49Y41         FDCE (Recov_fdce_C_CLR)     -0.405    40.687    dinorun/cactus/cactus_x_q_reg[5]
  -------------------------------------------------------------------
                         required time                         40.687    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 35.089    

Slack (MET) :             35.089ns  (required time - arrival time)
  Source:                 dinorun/FSM_sequential_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus/cactus_x_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.580ns (14.367%)  route 3.457ns (85.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.175 - 39.725 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.560     1.560    dinorun/clk_25_175_i
    SLICE_X51Y31         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  dinorun/FSM_sequential_state_q_reg[1]/Q
                         net (fo=58, routed)          2.699     4.715    dinorun/dinoHit
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     4.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.758     5.597    dinorun/cactus/rst_ni
    SLICE_X49Y41         FDCE                                         f  dinorun/cactus/cactus_x_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450    41.175    dinorun/cactus/clk_i
    SLICE_X49Y41         FDCE                                         r  dinorun/cactus/cactus_x_q_reg[6]/C
                         clock pessimism              0.080    41.255    
                         clock uncertainty           -0.164    41.092    
    SLICE_X49Y41         FDCE (Recov_fdce_C_CLR)     -0.405    40.687    dinorun/cactus/cactus_x_q_reg[6]
  -------------------------------------------------------------------
                         required time                         40.687    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 35.089    

Slack (MET) :             35.089ns  (required time - arrival time)
  Source:                 dinorun/FSM_sequential_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus/cactus_x_q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.580ns (14.367%)  route 3.457ns (85.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.175 - 39.725 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.560     1.560    dinorun/clk_25_175_i
    SLICE_X51Y31         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  dinorun/FSM_sequential_state_q_reg[1]/Q
                         net (fo=58, routed)          2.699     4.715    dinorun/dinoHit
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     4.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.758     5.597    dinorun/cactus/rst_ni
    SLICE_X49Y41         FDCE                                         f  dinorun/cactus/cactus_x_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450    41.175    dinorun/cactus/clk_i
    SLICE_X49Y41         FDCE                                         r  dinorun/cactus/cactus_x_q_reg[8]/C
                         clock pessimism              0.080    41.255    
                         clock uncertainty           -0.164    41.092    
    SLICE_X49Y41         FDCE (Recov_fdce_C_CLR)     -0.405    40.687    dinorun/cactus/cactus_x_q_reg[8]
  -------------------------------------------------------------------
                         required time                         40.687    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 35.089    

Slack (MET) :             35.135ns  (required time - arrival time)
  Source:                 dinorun/FSM_sequential_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus/cactus_x_q_reg[7]/PRE
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.580ns (14.367%)  route 3.457ns (85.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.175 - 39.725 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.560     1.560    dinorun/clk_25_175_i
    SLICE_X51Y31         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  dinorun/FSM_sequential_state_q_reg[1]/Q
                         net (fo=58, routed)          2.699     4.715    dinorun/dinoHit
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     4.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.758     5.597    dinorun/cactus/rst_ni
    SLICE_X49Y41         FDPE                                         f  dinorun/cactus/cactus_x_q_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450    41.175    dinorun/cactus/clk_i
    SLICE_X49Y41         FDPE                                         r  dinorun/cactus/cactus_x_q_reg[7]/C
                         clock pessimism              0.080    41.255    
                         clock uncertainty           -0.164    41.092    
    SLICE_X49Y41         FDPE (Recov_fdpe_C_PRE)     -0.359    40.733    dinorun/cactus/cactus_x_q_reg[7]
  -------------------------------------------------------------------
                         required time                         40.733    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 35.135    

Slack (MET) :             35.179ns  (required time - arrival time)
  Source:                 dinorun/FSM_sequential_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus/cactus_x_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.580ns (14.339%)  route 3.465ns (85.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.172 - 39.725 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.560     1.560    dinorun/clk_25_175_i
    SLICE_X51Y31         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  dinorun/FSM_sequential_state_q_reg[1]/Q
                         net (fo=58, routed)          2.699     4.715    dinorun/dinoHit
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     4.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.766     5.605    dinorun/cactus/rst_ni
    SLICE_X50Y36         FDCE                                         f  dinorun/cactus/cactus_x_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.447    41.172    dinorun/cactus/clk_i
    SLICE_X50Y36         FDCE                                         r  dinorun/cactus/cactus_x_q_reg[4]/C
                         clock pessimism              0.094    41.266    
                         clock uncertainty           -0.164    41.103    
    SLICE_X50Y36         FDCE (Recov_fdce_C_CLR)     -0.319    40.784    dinorun/cactus/cactus_x_q_reg[4]
  -------------------------------------------------------------------
                         required time                         40.784    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 35.179    

Slack (MET) :             35.179ns  (required time - arrival time)
  Source:                 dinorun/FSM_sequential_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus2/cactus_x_q_reg[7]/PRE
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.580ns (14.473%)  route 3.427ns (85.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.175 - 39.725 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.560     1.560    dinorun/clk_25_175_i
    SLICE_X51Y31         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  dinorun/FSM_sequential_state_q_reg[1]/Q
                         net (fo=58, routed)          2.699     4.715    dinorun/dinoHit
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     4.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.729     5.568    dinorun/cactus2/rst_ni
    SLICE_X51Y40         FDPE                                         f  dinorun/cactus2/cactus_x_q_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.450    41.175    dinorun/cactus2/clk_i
    SLICE_X51Y40         FDPE                                         r  dinorun/cactus2/cactus_x_q_reg[7]/C
                         clock pessimism              0.094    41.269    
                         clock uncertainty           -0.164    41.106    
    SLICE_X51Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    40.747    dinorun/cactus2/cactus_x_q_reg[7]
  -------------------------------------------------------------------
                         required time                         40.747    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                 35.179    

Slack (MET) :             35.239ns  (required time - arrival time)
  Source:                 dinorun/FSM_sequential_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus/active_q_reg/CLR
                            (recovery check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.580ns (14.930%)  route 3.305ns (85.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.172 - 39.725 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.560     1.560    dinorun/clk_25_175_i
    SLICE_X51Y31         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  dinorun/FSM_sequential_state_q_reg[1]/Q
                         net (fo=58, routed)          2.699     4.715    dinorun/dinoHit
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     4.839 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.606     5.445    dinorun/cactus/rst_ni
    SLICE_X49Y37         FDCE                                         f  dinorun/cactus/active_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.447    41.172    dinorun/cactus/clk_i
    SLICE_X49Y37         FDCE                                         r  dinorun/cactus/active_q_reg/C
                         clock pessimism              0.080    41.252    
                         clock uncertainty           -0.164    41.089    
    SLICE_X49Y37         FDCE (Recov_fdce_C_CLR)     -0.405    40.684    dinorun/cactus/active_q_reg
  -------------------------------------------------------------------
                         required time                         40.684    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                 35.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 dinorun/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus/cactus_image_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.186ns (21.426%)  route 0.682ns (78.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561     0.561    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  dinorun/FSM_sequential_state_q_reg[0]/Q
                         net (fo=30, routed)          0.494     1.195    dinorun/state_q[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.240 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.188     1.429    dinorun/cactus/rst_ni
    SLICE_X49Y38         FDCE                                         f  dinorun/cactus/cactus_image_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.834     0.834    dinorun/cactus/clk_i
    SLICE_X49Y38         FDCE                                         r  dinorun/cactus/cactus_image_q_reg[0]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X49Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.508    dinorun/cactus/cactus_image_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 dinorun/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus2/active_q_reg/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.186ns (21.426%)  route 0.682ns (78.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561     0.561    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  dinorun/FSM_sequential_state_q_reg[0]/Q
                         net (fo=30, routed)          0.494     1.195    dinorun/state_q[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.240 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.188     1.429    dinorun/cactus2/rst_ni
    SLICE_X49Y38         FDCE                                         f  dinorun/cactus2/active_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.834     0.834    dinorun/cactus2/clk_i
    SLICE_X49Y38         FDCE                                         r  dinorun/cactus2/active_q_reg/C
                         clock pessimism             -0.234     0.600    
    SLICE_X49Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.508    dinorun/cactus2/active_q_reg
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 dinorun/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus2/cactus_image_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.186ns (21.426%)  route 0.682ns (78.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561     0.561    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  dinorun/FSM_sequential_state_q_reg[0]/Q
                         net (fo=30, routed)          0.494     1.195    dinorun/state_q[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.240 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.188     1.429    dinorun/cactus2/rst_ni
    SLICE_X49Y38         FDCE                                         f  dinorun/cactus2/cactus_image_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.834     0.834    dinorun/cactus2/clk_i
    SLICE_X49Y38         FDCE                                         r  dinorun/cactus2/cactus_image_q_reg[0]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X49Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.508    dinorun/cactus2/cactus_image_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 dinorun/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus/active_q_reg/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (19.990%)  route 0.744ns (80.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561     0.561    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  dinorun/FSM_sequential_state_q_reg[0]/Q
                         net (fo=30, routed)          0.494     1.195    dinorun/state_q[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.240 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.251     1.491    dinorun/cactus/rst_ni
    SLICE_X49Y37         FDCE                                         f  dinorun/cactus/active_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.832     0.832    dinorun/cactus/clk_i
    SLICE_X49Y37         FDCE                                         r  dinorun/cactus/active_q_reg/C
                         clock pessimism             -0.234     0.598    
    SLICE_X49Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.506    dinorun/cactus/active_q_reg
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 dinorun/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus/cactus_image_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (19.990%)  route 0.744ns (80.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561     0.561    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  dinorun/FSM_sequential_state_q_reg[0]/Q
                         net (fo=30, routed)          0.494     1.195    dinorun/state_q[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.240 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.251     1.491    dinorun/cactus/rst_ni
    SLICE_X49Y37         FDCE                                         f  dinorun/cactus/cactus_image_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.832     0.832    dinorun/cactus/clk_i
    SLICE_X49Y37         FDCE                                         r  dinorun/cactus/cactus_image_q_reg[1]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X49Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.506    dinorun/cactus/cactus_image_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 dinorun/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus2/cactus_image_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (19.990%)  route 0.744ns (80.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561     0.561    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  dinorun/FSM_sequential_state_q_reg[0]/Q
                         net (fo=30, routed)          0.494     1.195    dinorun/state_q[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.240 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.251     1.491    dinorun/cactus2/rst_ni
    SLICE_X49Y37         FDCE                                         f  dinorun/cactus2/cactus_image_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.832     0.832    dinorun/cactus2/clk_i
    SLICE_X49Y37         FDCE                                         r  dinorun/cactus2/cactus_image_q_reg[1]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X49Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.506    dinorun/cactus2/cactus_image_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 dinorun/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus2/cactus_x_q_reg[10]/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.778%)  route 0.754ns (80.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561     0.561    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  dinorun/FSM_sequential_state_q_reg[0]/Q
                         net (fo=30, routed)          0.494     1.195    dinorun/state_q[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.240 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.261     1.501    dinorun/cactus2/rst_ni
    SLICE_X51Y39         FDCE                                         f  dinorun/cactus2/cactus_x_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.835     0.835    dinorun/cactus2/clk_i
    SLICE_X51Y39         FDCE                                         r  dinorun/cactus2/cactus_x_q_reg[10]/C
                         clock pessimism             -0.255     0.580    
    SLICE_X51Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.488    dinorun/cactus2/cactus_x_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 dinorun/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus2/cactus_x_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.778%)  route 0.754ns (80.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561     0.561    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  dinorun/FSM_sequential_state_q_reg[0]/Q
                         net (fo=30, routed)          0.494     1.195    dinorun/state_q[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.240 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.261     1.501    dinorun/cactus2/rst_ni
    SLICE_X51Y39         FDCE                                         f  dinorun/cactus2/cactus_x_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.835     0.835    dinorun/cactus2/clk_i
    SLICE_X51Y39         FDCE                                         r  dinorun/cactus2/cactus_x_q_reg[3]/C
                         clock pessimism             -0.255     0.580    
    SLICE_X51Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.488    dinorun/cactus2/cactus_x_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 dinorun/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus2/cactus_x_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.778%)  route 0.754ns (80.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561     0.561    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  dinorun/FSM_sequential_state_q_reg[0]/Q
                         net (fo=30, routed)          0.494     1.195    dinorun/state_q[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.240 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.261     1.501    dinorun/cactus2/rst_ni
    SLICE_X51Y39         FDCE                                         f  dinorun/cactus2/cactus_x_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.835     0.835    dinorun/cactus2/clk_i
    SLICE_X51Y39         FDCE                                         r  dinorun/cactus2/cactus_x_q_reg[4]/C
                         clock pessimism             -0.255     0.580    
    SLICE_X51Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.488    dinorun/cactus2/cactus_x_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 dinorun/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/cactus2/cactus_x_q_reg[5]/CLR
                            (removal check against rising-edge clock clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.778%)  route 0.754ns (80.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561     0.561    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  dinorun/FSM_sequential_state_q_reg[0]/Q
                         net (fo=30, routed)          0.494     1.195    dinorun/state_q[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.240 f  dinorun/score_counter_i_1/O
                         net (fo=91, routed)          0.261     1.501    dinorun/cactus2/rst_ni
    SLICE_X51Y39         FDCE                                         f  dinorun/cactus2/cactus_x_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.835     0.835    dinorun/cactus2/clk_i
    SLICE_X51Y39         FDCE                                         r  dinorun/cactus2/cactus_x_q_reg[5]/C
                         clock pessimism             -0.255     0.580    
    SLICE_X51Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.488    dinorun/cactus2/cactus_x_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  1.013    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.873ns  (logic 4.783ns (43.989%)  route 6.090ns (56.011%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563     5.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.302     5.904    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.313     6.341    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.465 r  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.149     6.614    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.738 r  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.294     7.032    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.156 r  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.351     7.507    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.631 r  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           1.270     8.901    dinorun/dinoPixel
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.124     9.025 r  dinorun/vga_green_o[0]_INST_0/O
                         net (fo=1, routed)           3.411    12.436    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.957 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.957    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.686ns  (logic 4.781ns (44.745%)  route 5.904ns (55.255%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563     5.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.302     5.904    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.313     6.341    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.465 f  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.149     6.614    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.738 f  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.294     7.032    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.156 f  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.351     7.507    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.631 f  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.532     8.164    dinorun/dinoPixel
    SLICE_X56Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.288 r  dinorun/vga_red_o[3]_INST_0/O
                         net (fo=5, routed)           3.963    12.251    vgaBlue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    15.770 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.770    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.678ns  (logic 4.767ns (44.648%)  route 5.911ns (55.352%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563     5.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.302     5.904    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.313     6.341    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.465 r  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.149     6.614    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.738 r  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.294     7.032    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.156 r  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.351     7.507    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.631 r  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           1.260     8.891    dinorun/dinoPixel
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.124     9.015 r  dinorun/vga_green_o[1]_INST_0/O
                         net (fo=1, routed)           3.242    12.257    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    15.762 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.762    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.549ns  (logic 4.786ns (45.367%)  route 5.763ns (54.633%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563     5.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.302     5.904    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.313     6.341    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.465 f  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.149     6.614    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.738 f  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.294     7.032    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.156 f  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.351     7.507    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.631 f  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.532     8.164    dinorun/dinoPixel
    SLICE_X56Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.288 r  dinorun/vga_red_o[3]_INST_0/O
                         net (fo=5, routed)           3.822    12.110    vgaBlue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    15.633 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.633    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.533ns  (logic 4.792ns (45.499%)  route 5.741ns (54.501%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563     5.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.302     5.904    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.313     6.341    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.465 r  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.149     6.614    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.738 r  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.294     7.032    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.156 r  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.351     7.507    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.631 r  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.876     8.507    dinorun/dinoPixel
    SLICE_X56Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  dinorun/vga_green_o[3]_INST_0/O
                         net (fo=1, routed)           3.456    12.087    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    15.617 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.617    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.415ns  (logic 4.791ns (46.002%)  route 5.624ns (53.998%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563     5.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.302     5.904    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.313     6.341    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.465 r  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.149     6.614    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.738 r  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.294     7.032    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.156 r  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.351     7.507    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.631 r  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.872     8.503    dinorun/dinoPixel
    SLICE_X56Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.627 r  dinorun/vga_green_o[2]_INST_0/O
                         net (fo=1, routed)           3.343    11.970    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    15.499 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.499    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.256ns  (logic 4.786ns (46.666%)  route 5.470ns (53.334%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563     5.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.302     5.904    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.313     6.341    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.465 f  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.149     6.614    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.738 f  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.294     7.032    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.156 f  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.351     7.507    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.631 f  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.532     8.164    dinorun/dinoPixel
    SLICE_X56Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.288 r  dinorun/vga_red_o[3]_INST_0/O
                         net (fo=5, routed)           3.529    11.816    vgaBlue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    15.340 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.340    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.086ns  (logic 4.764ns (47.237%)  route 5.322ns (52.763%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563     5.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.302     5.904    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.313     6.341    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.465 f  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.149     6.614    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.738 f  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.294     7.032    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.156 f  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.351     7.507    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.631 f  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.532     8.164    dinorun/dinoPixel
    SLICE_X56Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.288 r  dinorun/vga_red_o[3]_INST_0/O
                         net (fo=5, routed)           3.381    11.668    vgaBlue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    15.171 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.171    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.939ns  (logic 4.757ns (47.864%)  route 5.182ns (52.135%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563     5.084    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.302     5.904    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.313     6.341    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.465 f  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.149     6.614    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.738 f  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.294     7.032    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.156 f  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.351     7.507    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.631 f  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.532     8.164    dinorun/dinoPixel
    SLICE_X56Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.288 r  dinorun/vga_red_o[3]_INST_0/O
                         net (fo=5, routed)           3.241    11.528    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    15.023 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.023    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.500ns  (logic 1.631ns (46.582%)  route 1.870ns (53.418%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.444    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.120     1.728    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.773 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.119     1.892    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.937 f  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.049     1.986    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.045     2.031 f  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.106     2.137    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.045     2.182 f  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.114     2.296    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.341 f  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.231     2.572    dinorun/dinoPixel
    SLICE_X56Y34         LUT6 (Prop_lut6_I3_O)        0.045     2.617 r  dinorun/vga_red_o[3]_INST_0/O
                         net (fo=5, routed)           1.131     3.748    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.944 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.944    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.560ns  (logic 1.638ns (45.996%)  route 1.923ns (54.004%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.444    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.120     1.728    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.773 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.119     1.892    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.937 f  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.049     1.986    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.045     2.031 f  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.106     2.137    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.045     2.182 f  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.114     2.296    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.341 f  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.231     2.572    dinorun/dinoPixel
    SLICE_X56Y34         LUT6 (Prop_lut6_I3_O)        0.045     2.617 r  dinorun/vga_red_o[3]_INST_0/O
                         net (fo=5, routed)           1.184     3.801    vgaBlue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     5.005 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.005    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.643ns  (logic 1.659ns (45.540%)  route 1.984ns (54.460%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.444    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.120     1.728    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.773 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.119     1.892    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.937 f  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.049     1.986    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.045     2.031 f  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.106     2.137    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.045     2.182 f  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.114     2.296    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.341 f  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.231     2.572    dinorun/dinoPixel
    SLICE_X56Y34         LUT6 (Prop_lut6_I3_O)        0.045     2.617 r  dinorun/vga_red_o[3]_INST_0/O
                         net (fo=5, routed)           1.245     3.862    vgaBlue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     5.087 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.087    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.724ns  (logic 1.664ns (44.684%)  route 2.060ns (55.316%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.444    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.120     1.728    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.773 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.119     1.892    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.937 r  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.049     1.986    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.045     2.031 r  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.106     2.137    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.045     2.182 r  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.114     2.296    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.341 r  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.372     2.713    dinorun/dinoPixel
    SLICE_X56Y39         LUT6 (Prop_lut6_I1_O)        0.045     2.758 r  dinorun/vga_green_o[2]_INST_0/O
                         net (fo=1, routed)           1.180     3.938    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     5.168 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.168    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.761ns  (logic 1.665ns (44.280%)  route 2.096ns (55.720%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.444    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.120     1.728    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.773 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.119     1.892    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.937 r  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.049     1.986    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.045     2.031 r  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.106     2.137    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.045     2.182 r  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.114     2.296    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.341 r  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.363     2.704    dinorun/dinoPixel
    SLICE_X56Y39         LUT6 (Prop_lut6_I4_O)        0.045     2.749 r  dinorun/vga_green_o[3]_INST_0/O
                         net (fo=1, routed)           1.225     3.974    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     5.205 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.205    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.772ns  (logic 1.659ns (43.974%)  route 2.113ns (56.026%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.444    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.120     1.728    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.773 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.119     1.892    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.937 f  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.049     1.986    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.045     2.031 f  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.106     2.137    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.045     2.182 f  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.114     2.296    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.341 f  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.231     2.572    dinorun/dinoPixel
    SLICE_X56Y34         LUT6 (Prop_lut6_I3_O)        0.045     2.617 r  dinorun/vga_red_o[3]_INST_0/O
                         net (fo=5, routed)           1.374     3.991    vgaBlue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     5.216 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.216    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.783ns  (logic 1.641ns (43.366%)  route 2.143ns (56.634%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.444    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.120     1.728    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.773 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.119     1.892    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.937 r  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.049     1.986    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.045     2.031 r  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.106     2.137    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.045     2.182 r  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.114     2.296    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.341 r  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.507     2.848    dinorun/dinoPixel
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.045     2.893 r  dinorun/vga_green_o[1]_INST_0/O
                         net (fo=1, routed)           1.128     4.021    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     5.227 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.227    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.823ns  (logic 1.654ns (43.277%)  route 2.168ns (56.723%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.444    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.120     1.728    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.773 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.119     1.892    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.937 f  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.049     1.986    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.045     2.031 f  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.106     2.137    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.045     2.182 f  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.114     2.296    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.341 f  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.231     2.572    dinorun/dinoPixel
    SLICE_X56Y34         LUT6 (Prop_lut6_I3_O)        0.045     2.617 r  dinorun/vga_red_o[3]_INST_0/O
                         net (fo=5, routed)           1.429     4.046    vgaBlue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     5.267 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.267    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.878ns  (logic 1.656ns (42.700%)  route 2.222ns (57.300%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.444    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  game_synchronizer/sync_data_q_reg[0]/Q
                         net (fo=4, routed)           0.120     1.728    dinorun/down_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.773 r  dinorun/dino_i_3/O
                         net (fo=2, routed)           0.119     1.892    dinorun/dino/_71_/S
    SLICE_X51Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.937 r  dinorun/dino/_71_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.049     1.986    dinorun/dino/_72_/B[0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.045     2.031 r  dinorun/dino/_72_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.106     2.137    dinorun/dino/_62_/A[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.045     2.182 r  dinorun/dino/_62_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.114     2.296    dinorun/dino/_63_/B[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.341 r  dinorun/dino/_63_/Y[0]_INST_0/O
                         net (fo=7, routed)           0.512     2.853    dinorun/dinoPixel
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.045     2.898 r  dinorun/vga_green_o[0]_INST_0/O
                         net (fo=1, routed)           1.202     4.100    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     5.322 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.322    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_1k
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.907ns  (logic 5.070ns (46.488%)  route 5.837ns (53.512%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.909     6.513    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     7.031 r  basys3_7seg_driver/state_q_reg[3]/Q
                         net (fo=17, routed)          1.953     8.984    basys3_7seg_driver/anode_o[3]
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.108 r  basys3_7seg_driver/hex_decoder_i_8/O
                         net (fo=1, routed)           0.000     9.108    basys3_7seg_driver/hex_decoder_i_8_n_0
    SLICE_X58Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     9.353 r  basys3_7seg_driver/hex_decoder_i_2/O
                         net (fo=7, routed)           0.984    10.337    basys3_7seg_driver/hex_decoder/d2
    SLICE_X62Y33         LUT4 (Prop_lut4_I2_O)        0.326    10.663 f  basys3_7seg_driver/hex_decoder/G_INST_0/O
                         net (fo=1, routed)           0.453    11.115    basys3_7seg_driver/segmentVal[6]
    SLICE_X64Y31         LUT5 (Prop_lut5_I4_O)        0.326    11.441 r  basys3_7seg_driver/segments_o[6]_INST_0/O
                         net (fo=1, routed)           2.447    13.889    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    17.420 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.420    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.851ns  (logic 4.845ns (44.645%)  route 6.007ns (55.355%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.909     6.513    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     7.031 r  basys3_7seg_driver/state_q_reg[3]/Q
                         net (fo=17, routed)          1.953     8.984    basys3_7seg_driver/anode_o[3]
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.108 r  basys3_7seg_driver/hex_decoder_i_8/O
                         net (fo=1, routed)           0.000     9.108    basys3_7seg_driver/hex_decoder_i_8_n_0
    SLICE_X58Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     9.353 r  basys3_7seg_driver/hex_decoder_i_2/O
                         net (fo=7, routed)           1.135    10.487    basys3_7seg_driver/hex_decoder/d2
    SLICE_X62Y32         LUT4 (Prop_lut4_I2_O)        0.298    10.785 f  basys3_7seg_driver/hex_decoder/D_INST_0/O
                         net (fo=1, routed)           1.009    11.794    basys3_7seg_driver/segmentVal[3]
    SLICE_X64Y28         LUT5 (Prop_lut5_I4_O)        0.124    11.918 r  basys3_7seg_driver/segments_o[3]_INST_0/O
                         net (fo=1, routed)           1.911    13.829    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    17.365 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.365    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.640ns  (logic 4.838ns (45.473%)  route 5.801ns (54.527%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.909     6.513    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     7.031 r  basys3_7seg_driver/state_q_reg[3]/Q
                         net (fo=17, routed)          1.953     8.984    basys3_7seg_driver/anode_o[3]
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.108 r  basys3_7seg_driver/hex_decoder_i_8/O
                         net (fo=1, routed)           0.000     9.108    basys3_7seg_driver/hex_decoder_i_8_n_0
    SLICE_X58Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     9.353 r  basys3_7seg_driver/hex_decoder_i_2/O
                         net (fo=7, routed)           1.142    10.495    basys3_7seg_driver/hex_decoder/d2
    SLICE_X62Y32         LUT4 (Prop_lut4_I2_O)        0.298    10.793 f  basys3_7seg_driver/hex_decoder/B_INST_0/O
                         net (fo=1, routed)           0.802    11.595    basys3_7seg_driver/segmentVal[1]
    SLICE_X64Y31         LUT5 (Prop_lut5_I4_O)        0.124    11.719 r  basys3_7seg_driver/segments_o[1]_INST_0/O
                         net (fo=1, routed)           1.905    13.624    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    17.153 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.153    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.577ns  (logic 5.065ns (47.886%)  route 5.512ns (52.114%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.909     6.513    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     7.031 r  basys3_7seg_driver/state_q_reg[3]/Q
                         net (fo=17, routed)          1.953     8.984    basys3_7seg_driver/anode_o[3]
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.108 r  basys3_7seg_driver/hex_decoder_i_8/O
                         net (fo=1, routed)           0.000     9.108    basys3_7seg_driver/hex_decoder_i_8_n_0
    SLICE_X58Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     9.353 r  basys3_7seg_driver/hex_decoder_i_2/O
                         net (fo=7, routed)           1.135    10.487    basys3_7seg_driver/hex_decoder/d2
    SLICE_X62Y32         LUT4 (Prop_lut4_I2_O)        0.326    10.813 f  basys3_7seg_driver/hex_decoder/E_INST_0/O
                         net (fo=1, routed)           0.288    11.101    basys3_7seg_driver/segmentVal[4]
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.332    11.433 r  basys3_7seg_driver/segments_o[4]_INST_0/O
                         net (fo=1, routed)           2.137    13.570    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.090 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.090    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.514ns  (logic 4.844ns (46.075%)  route 5.670ns (53.925%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.909     6.513    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     7.031 r  basys3_7seg_driver/state_q_reg[3]/Q
                         net (fo=17, routed)          1.953     8.984    basys3_7seg_driver/anode_o[3]
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.108 r  basys3_7seg_driver/hex_decoder_i_8/O
                         net (fo=1, routed)           0.000     9.108    basys3_7seg_driver/hex_decoder_i_8_n_0
    SLICE_X58Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     9.353 r  basys3_7seg_driver/hex_decoder_i_2/O
                         net (fo=7, routed)           0.963    10.315    basys3_7seg_driver/hex_decoder/d2
    SLICE_X62Y32         LUT4 (Prop_lut4_I2_O)        0.298    10.613 f  basys3_7seg_driver/hex_decoder/C_INST_0/O
                         net (fo=1, routed)           0.665    11.279    basys3_7seg_driver/segmentVal[2]
    SLICE_X64Y31         LUT5 (Prop_lut5_I4_O)        0.124    11.403 r  basys3_7seg_driver/segments_o[2]_INST_0/O
                         net (fo=1, routed)           2.089    13.492    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.027 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.027    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.373ns  (logic 5.050ns (48.681%)  route 5.323ns (51.319%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.909     6.513    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     7.031 r  basys3_7seg_driver/state_q_reg[3]/Q
                         net (fo=17, routed)          1.953     8.984    basys3_7seg_driver/anode_o[3]
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.108 r  basys3_7seg_driver/hex_decoder_i_8/O
                         net (fo=1, routed)           0.000     9.108    basys3_7seg_driver/hex_decoder_i_8_n_0
    SLICE_X58Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     9.353 r  basys3_7seg_driver/hex_decoder_i_2/O
                         net (fo=7, routed)           1.142    10.495    basys3_7seg_driver/hex_decoder/d2
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.326    10.821 f  basys3_7seg_driver/hex_decoder/A_INST_0/O
                         net (fo=1, routed)           0.317    11.138    basys3_7seg_driver/segmentVal[0]
    SLICE_X64Y31         LUT5 (Prop_lut5_I4_O)        0.326    11.464 r  basys3_7seg_driver/segments_o[0]_INST_0/O
                         net (fo=1, routed)           1.912    13.376    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.886 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.886    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.180ns  (logic 4.813ns (47.282%)  route 5.367ns (52.718%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.909     6.513    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     7.031 r  basys3_7seg_driver/state_q_reg[3]/Q
                         net (fo=17, routed)          1.953     8.984    basys3_7seg_driver/anode_o[3]
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.108 r  basys3_7seg_driver/hex_decoder_i_8/O
                         net (fo=1, routed)           0.000     9.108    basys3_7seg_driver/hex_decoder_i_8_n_0
    SLICE_X58Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     9.353 r  basys3_7seg_driver/hex_decoder_i_2/O
                         net (fo=7, routed)           0.984    10.337    basys3_7seg_driver/hex_decoder/d2
    SLICE_X62Y33         LUT4 (Prop_lut4_I2_O)        0.298    10.635 f  basys3_7seg_driver/hex_decoder/F_INST_0/O
                         net (fo=1, routed)           0.279    10.914    basys3_7seg_driver/segmentVal[5]
    SLICE_X62Y33         LUT5 (Prop_lut5_I4_O)        0.124    11.038 r  basys3_7seg_driver/segments_o[5]_INST_0/O
                         net (fo=1, routed)           2.151    13.189    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.693 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.693    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.013ns  (logic 4.028ns (66.992%)  route 1.985ns (33.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.909     6.513    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     7.031 r  basys3_7seg_driver/state_q_reg[3]/Q
                         net (fo=17, routed)          1.985     9.016    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.526 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.526    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.010ns  (logic 4.021ns (66.900%)  route 1.989ns (33.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.909     6.513    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     7.031 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=13, routed)          1.989     9.021    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.523 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.523    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 4.041ns (70.422%)  route 1.697ns (29.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.909     6.513    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     7.031 r  basys3_7seg_driver/state_q_reg[2]/Q
                         net (fo=17, routed)          1.697     8.728    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.251 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.251    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 1.364ns (81.654%)  route 0.307ns (18.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.394     2.006    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.170 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=17, routed)          0.307     2.477    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.677 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.677    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.388ns (79.987%)  route 0.347ns (20.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.394     2.006    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.170 r  basys3_7seg_driver/state_q_reg[2]/Q
                         net (fo=17, routed)          0.347     2.517    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.741 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.741    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.375ns (74.702%)  route 0.466ns (25.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.394     2.006    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.170 r  basys3_7seg_driver/state_q_reg[3]/Q
                         net (fo=17, routed)          0.466     2.636    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.847 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.847    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.368ns (73.693%)  route 0.488ns (26.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.394     2.006    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=13, routed)          0.488     2.658    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.862 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.862    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.445ns (69.422%)  route 0.637ns (30.578%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.394     2.006    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=13, routed)          0.194     2.364    basys3_7seg_driver/anode_o[0]
    SLICE_X64Y28         LUT5 (Prop_lut5_I3_O)        0.045     2.409 r  basys3_7seg_driver/segments_o[3]_INST_0/O
                         net (fo=1, routed)           0.443     2.852    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.088 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.088    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.421ns (67.371%)  route 0.688ns (32.629%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.394     2.006    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=13, routed)          0.244     2.414    basys3_7seg_driver/anode_o[0]
    SLICE_X64Y31         LUT5 (Prop_lut5_I3_O)        0.045     2.459 r  basys3_7seg_driver/segments_o[0]_INST_0/O
                         net (fo=1, routed)           0.444     2.903    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.115 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.115    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.439ns (67.123%)  route 0.705ns (32.877%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.394     2.006    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=13, routed)          0.248     2.418    basys3_7seg_driver/anode_o[0]
    SLICE_X64Y31         LUT5 (Prop_lut5_I3_O)        0.045     2.463 r  basys3_7seg_driver/segments_o[1]_INST_0/O
                         net (fo=1, routed)           0.457     2.920    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.150 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.150    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.445ns (66.011%)  route 0.744ns (33.989%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.394     2.006    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.170 r  basys3_7seg_driver/state_q_reg[3]/Q
                         net (fo=17, routed)          0.218     2.388    basys3_7seg_driver/anode_o[3]
    SLICE_X64Y31         LUT5 (Prop_lut5_I2_O)        0.045     2.433 r  basys3_7seg_driver/segments_o[2]_INST_0/O
                         net (fo=1, routed)           0.526     2.959    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.195 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.195    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.430ns (61.776%)  route 0.885ns (38.224%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.394     2.006    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDSE                                         r  basys3_7seg_driver/state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.170 r  basys3_7seg_driver/state_q_reg[2]/Q
                         net (fo=17, routed)          0.334     2.504    basys3_7seg_driver/anode_o[2]
    SLICE_X62Y32         LUT5 (Prop_lut5_I0_O)        0.045     2.549 r  basys3_7seg_driver/segments_o[4]_INST_0/O
                         net (fo=1, routed)           0.551     3.100    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.321 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.321    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.415ns (59.360%)  route 0.968ns (40.640%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=5, routed)           0.394     2.006    basys3_7seg_driver/clk_1k_i
    SLICE_X64Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=13, routed)          0.404     2.574    basys3_7seg_driver/anode_o[0]
    SLICE_X62Y33         LUT5 (Prop_lut5_I3_O)        0.045     2.619 r  basys3_7seg_driver/segments_o[5]_INST_0/O
                         net (fo=1, routed)           0.564     3.183    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.389 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.389    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_175_mmcm_100_to_25_175
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dinorun/vga_timer/position_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.839ns  (logic 11.418ns (30.994%)  route 25.421ns (69.006%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=4 LUT4=2 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.568     1.568    dinorun/vga_timer/clk_i
    SLICE_X48Y40         FDRE                                         r  dinorun/vga_timer/position_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456     2.024 r  dinorun/vga_timer/position_y_o_reg[3]/Q
                         net (fo=77, routed)          4.315     6.339    dinorun/title/pixel_y_i[3]
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  dinorun/title/pixel_o_INST_0_i_262/O
                         net (fo=1, routed)           1.026     7.489    dinorun/title/pixel_o_INST_0_i_262_n_0
    SLICE_X47Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.613 r  dinorun/title/pixel_o_INST_0_i_167/O
                         net (fo=1, routed)           0.000     7.613    dinorun/title/pixel_o_INST_0_i_167_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.840 f  dinorun/title/pixel_o_INST_0_i_114/O[1]
                         net (fo=39, routed)          2.012     9.853    dinorun/title/title_y0[9]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.303    10.156 r  dinorun/title/pixel_o_INST_0_i_236/O
                         net (fo=4, routed)           1.208    11.363    dinorun/title/pixel_o_INST_0_i_236_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.761 r  dinorun/title/pixel_o_INST_0_i_461/CO[3]
                         net (fo=1, routed)           0.000    11.761    dinorun/title/pixel_o_INST_0_i_461_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.875 r  dinorun/title/pixel_o_INST_0_i_395/CO[3]
                         net (fo=1, routed)           0.000    11.875    dinorun/title/pixel_o_INST_0_i_395_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.989 r  dinorun/title/pixel_o_INST_0_i_299/CO[3]
                         net (fo=33, routed)          1.063    13.052    dinorun/title/pixel_o_INST_0_i_299_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.650 r  dinorun/title/pixel_o_INST_0_i_328/O[1]
                         net (fo=3, routed)           1.124    14.775    dinorun/title/pixel_o_INST_0_i_328_n_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.331    15.106 r  dinorun/title/pixel_o_INST_0_i_216/O
                         net (fo=1, routed)           0.477    15.583    dinorun/title/pixel_o_INST_0_i_216_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    16.298 r  dinorun/title/pixel_o_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.298    dinorun/title/pixel_o_INST_0_i_142_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.412 r  dinorun/title/pixel_o_INST_0_i_545/CO[3]
                         net (fo=1, routed)           0.000    16.412    dinorun/title/pixel_o_INST_0_i_545_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.526 r  dinorun/title/pixel_o_INST_0_i_497/CO[3]
                         net (fo=1, routed)           0.000    16.526    dinorun/title/pixel_o_INST_0_i_497_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  dinorun/title/pixel_o_INST_0_i_434/CO[3]
                         net (fo=1, routed)           0.000    16.640    dinorun/title/pixel_o_INST_0_i_434_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.879 r  dinorun/title/pixel_o_INST_0_i_359/O[2]
                         net (fo=3, routed)           0.663    17.542    dinorun/title/pixel_o_INST_0_i_359_n_5
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.302    17.844 r  dinorun/title/pixel_o_INST_0_i_360/O
                         net (fo=2, routed)           0.818    18.662    dinorun/title/pixel_o_INST_0_i_360_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I1_O)        0.124    18.786 r  dinorun/title/pixel_o_INST_0_i_273/O
                         net (fo=2, routed)           0.802    19.588    dinorun/title/pixel_o_INST_0_i_273_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124    19.712 r  dinorun/title/pixel_o_INST_0_i_277/O
                         net (fo=1, routed)           0.000    19.712    dinorun/title/pixel_o_INST_0_i_277_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    20.256 r  dinorun/title/pixel_o_INST_0_i_171/O[2]
                         net (fo=3, routed)           1.319    21.575    dinorun/title/pixel_o_INST_0_i_171_n_5
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.301    21.876 r  dinorun/title/pixel_o_INST_0_i_173/O
                         net (fo=1, routed)           0.000    21.876    dinorun/title/pixel_o_INST_0_i_173_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.274 r  dinorun/title/pixel_o_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.274    dinorun/title/pixel_o_INST_0_i_117_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.496 r  dinorun/title/pixel_o_INST_0_i_66/O[0]
                         net (fo=3, routed)           0.817    23.313    dinorun/title/pixel_o_INST_0_i_66_n_7
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.299    23.612 r  dinorun/title/pixel_o_INST_0_i_112/O
                         net (fo=1, routed)           0.000    23.612    dinorun/title/pixel_o_INST_0_i_112_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.162 r  dinorun/title/pixel_o_INST_0_i_64/CO[3]
                         net (fo=4, routed)           1.492    25.654    dinorun/title/pixel_o_INST_0_i_64_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I1_O)        0.118    25.772 r  dinorun/title/pixel_o_INST_0_i_25/O
                         net (fo=7, routed)           1.265    27.037    dinorun/title/title_y[2]
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.326    27.363 f  dinorun/title/pixel_o_INST_0_i_10/O
                         net (fo=1, routed)           0.444    27.807    dinorun/title/pixel_o_INST_0_i_10_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.931 f  dinorun/title/pixel_o_INST_0_i_1/O
                         net (fo=1, routed)           0.939    28.871    dinorun/title/pixel_o_INST_0_i_1_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.995 f  dinorun/title/pixel_o_INST_0/O
                         net (fo=3, routed)           1.081    30.075    dinorun/titlePixel
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.124    30.199 r  dinorun/vga_green_o[3]_INST_0_i_3/O
                         net (fo=4, routed)           1.212    31.411    dinorun/vga_green_o[3]_INST_0_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    31.535 r  dinorun/vga_green_o[2]_INST_0/O
                         net (fo=1, routed)           3.343    34.879    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    38.408 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.408    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_timer/position_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.704ns  (logic 11.410ns (31.086%)  route 25.294ns (68.914%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=4 LUT4=2 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.568     1.568    dinorun/vga_timer/clk_i
    SLICE_X48Y40         FDRE                                         r  dinorun/vga_timer/position_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456     2.024 r  dinorun/vga_timer/position_y_o_reg[3]/Q
                         net (fo=77, routed)          4.315     6.339    dinorun/title/pixel_y_i[3]
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  dinorun/title/pixel_o_INST_0_i_262/O
                         net (fo=1, routed)           1.026     7.489    dinorun/title/pixel_o_INST_0_i_262_n_0
    SLICE_X47Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.613 r  dinorun/title/pixel_o_INST_0_i_167/O
                         net (fo=1, routed)           0.000     7.613    dinorun/title/pixel_o_INST_0_i_167_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.840 f  dinorun/title/pixel_o_INST_0_i_114/O[1]
                         net (fo=39, routed)          2.012     9.853    dinorun/title/title_y0[9]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.303    10.156 r  dinorun/title/pixel_o_INST_0_i_236/O
                         net (fo=4, routed)           1.208    11.363    dinorun/title/pixel_o_INST_0_i_236_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.761 r  dinorun/title/pixel_o_INST_0_i_461/CO[3]
                         net (fo=1, routed)           0.000    11.761    dinorun/title/pixel_o_INST_0_i_461_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.875 r  dinorun/title/pixel_o_INST_0_i_395/CO[3]
                         net (fo=1, routed)           0.000    11.875    dinorun/title/pixel_o_INST_0_i_395_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.989 r  dinorun/title/pixel_o_INST_0_i_299/CO[3]
                         net (fo=33, routed)          1.063    13.052    dinorun/title/pixel_o_INST_0_i_299_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.650 r  dinorun/title/pixel_o_INST_0_i_328/O[1]
                         net (fo=3, routed)           1.124    14.775    dinorun/title/pixel_o_INST_0_i_328_n_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.331    15.106 r  dinorun/title/pixel_o_INST_0_i_216/O
                         net (fo=1, routed)           0.477    15.583    dinorun/title/pixel_o_INST_0_i_216_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    16.298 r  dinorun/title/pixel_o_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.298    dinorun/title/pixel_o_INST_0_i_142_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.412 r  dinorun/title/pixel_o_INST_0_i_545/CO[3]
                         net (fo=1, routed)           0.000    16.412    dinorun/title/pixel_o_INST_0_i_545_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.526 r  dinorun/title/pixel_o_INST_0_i_497/CO[3]
                         net (fo=1, routed)           0.000    16.526    dinorun/title/pixel_o_INST_0_i_497_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  dinorun/title/pixel_o_INST_0_i_434/CO[3]
                         net (fo=1, routed)           0.000    16.640    dinorun/title/pixel_o_INST_0_i_434_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.879 r  dinorun/title/pixel_o_INST_0_i_359/O[2]
                         net (fo=3, routed)           0.663    17.542    dinorun/title/pixel_o_INST_0_i_359_n_5
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.302    17.844 r  dinorun/title/pixel_o_INST_0_i_360/O
                         net (fo=2, routed)           0.818    18.662    dinorun/title/pixel_o_INST_0_i_360_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I1_O)        0.124    18.786 r  dinorun/title/pixel_o_INST_0_i_273/O
                         net (fo=2, routed)           0.802    19.588    dinorun/title/pixel_o_INST_0_i_273_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124    19.712 r  dinorun/title/pixel_o_INST_0_i_277/O
                         net (fo=1, routed)           0.000    19.712    dinorun/title/pixel_o_INST_0_i_277_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    20.256 r  dinorun/title/pixel_o_INST_0_i_171/O[2]
                         net (fo=3, routed)           1.319    21.575    dinorun/title/pixel_o_INST_0_i_171_n_5
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.301    21.876 r  dinorun/title/pixel_o_INST_0_i_173/O
                         net (fo=1, routed)           0.000    21.876    dinorun/title/pixel_o_INST_0_i_173_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.274 r  dinorun/title/pixel_o_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.274    dinorun/title/pixel_o_INST_0_i_117_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.496 r  dinorun/title/pixel_o_INST_0_i_66/O[0]
                         net (fo=3, routed)           0.817    23.313    dinorun/title/pixel_o_INST_0_i_66_n_7
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.299    23.612 r  dinorun/title/pixel_o_INST_0_i_112/O
                         net (fo=1, routed)           0.000    23.612    dinorun/title/pixel_o_INST_0_i_112_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.162 r  dinorun/title/pixel_o_INST_0_i_64/CO[3]
                         net (fo=4, routed)           1.492    25.654    dinorun/title/pixel_o_INST_0_i_64_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I1_O)        0.118    25.772 r  dinorun/title/pixel_o_INST_0_i_25/O
                         net (fo=7, routed)           1.265    27.037    dinorun/title/title_y[2]
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.326    27.363 f  dinorun/title/pixel_o_INST_0_i_10/O
                         net (fo=1, routed)           0.444    27.807    dinorun/title/pixel_o_INST_0_i_10_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.931 f  dinorun/title/pixel_o_INST_0_i_1/O
                         net (fo=1, routed)           0.939    28.871    dinorun/title/pixel_o_INST_0_i_1_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.995 f  dinorun/title/pixel_o_INST_0/O
                         net (fo=3, routed)           1.081    30.075    dinorun/titlePixel
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.124    30.199 r  dinorun/vga_green_o[3]_INST_0_i_3/O
                         net (fo=4, routed)           1.017    31.217    dinorun/vga_green_o[3]_INST_0_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I2_O)        0.124    31.341 r  dinorun/vga_green_o[0]_INST_0/O
                         net (fo=1, routed)           3.411    34.752    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    38.273 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.273    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_timer/position_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.469ns  (logic 11.419ns (31.313%)  route 25.050ns (68.687%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=4 LUT4=2 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.568     1.568    dinorun/vga_timer/clk_i
    SLICE_X48Y40         FDRE                                         r  dinorun/vga_timer/position_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456     2.024 r  dinorun/vga_timer/position_y_o_reg[3]/Q
                         net (fo=77, routed)          4.315     6.339    dinorun/title/pixel_y_i[3]
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  dinorun/title/pixel_o_INST_0_i_262/O
                         net (fo=1, routed)           1.026     7.489    dinorun/title/pixel_o_INST_0_i_262_n_0
    SLICE_X47Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.613 r  dinorun/title/pixel_o_INST_0_i_167/O
                         net (fo=1, routed)           0.000     7.613    dinorun/title/pixel_o_INST_0_i_167_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.840 f  dinorun/title/pixel_o_INST_0_i_114/O[1]
                         net (fo=39, routed)          2.012     9.853    dinorun/title/title_y0[9]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.303    10.156 r  dinorun/title/pixel_o_INST_0_i_236/O
                         net (fo=4, routed)           1.208    11.363    dinorun/title/pixel_o_INST_0_i_236_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.761 r  dinorun/title/pixel_o_INST_0_i_461/CO[3]
                         net (fo=1, routed)           0.000    11.761    dinorun/title/pixel_o_INST_0_i_461_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.875 r  dinorun/title/pixel_o_INST_0_i_395/CO[3]
                         net (fo=1, routed)           0.000    11.875    dinorun/title/pixel_o_INST_0_i_395_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.989 r  dinorun/title/pixel_o_INST_0_i_299/CO[3]
                         net (fo=33, routed)          1.063    13.052    dinorun/title/pixel_o_INST_0_i_299_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.650 r  dinorun/title/pixel_o_INST_0_i_328/O[1]
                         net (fo=3, routed)           1.124    14.775    dinorun/title/pixel_o_INST_0_i_328_n_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.331    15.106 r  dinorun/title/pixel_o_INST_0_i_216/O
                         net (fo=1, routed)           0.477    15.583    dinorun/title/pixel_o_INST_0_i_216_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    16.298 r  dinorun/title/pixel_o_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.298    dinorun/title/pixel_o_INST_0_i_142_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.412 r  dinorun/title/pixel_o_INST_0_i_545/CO[3]
                         net (fo=1, routed)           0.000    16.412    dinorun/title/pixel_o_INST_0_i_545_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.526 r  dinorun/title/pixel_o_INST_0_i_497/CO[3]
                         net (fo=1, routed)           0.000    16.526    dinorun/title/pixel_o_INST_0_i_497_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  dinorun/title/pixel_o_INST_0_i_434/CO[3]
                         net (fo=1, routed)           0.000    16.640    dinorun/title/pixel_o_INST_0_i_434_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.879 r  dinorun/title/pixel_o_INST_0_i_359/O[2]
                         net (fo=3, routed)           0.663    17.542    dinorun/title/pixel_o_INST_0_i_359_n_5
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.302    17.844 r  dinorun/title/pixel_o_INST_0_i_360/O
                         net (fo=2, routed)           0.818    18.662    dinorun/title/pixel_o_INST_0_i_360_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I1_O)        0.124    18.786 r  dinorun/title/pixel_o_INST_0_i_273/O
                         net (fo=2, routed)           0.802    19.588    dinorun/title/pixel_o_INST_0_i_273_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124    19.712 r  dinorun/title/pixel_o_INST_0_i_277/O
                         net (fo=1, routed)           0.000    19.712    dinorun/title/pixel_o_INST_0_i_277_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    20.256 r  dinorun/title/pixel_o_INST_0_i_171/O[2]
                         net (fo=3, routed)           1.319    21.575    dinorun/title/pixel_o_INST_0_i_171_n_5
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.301    21.876 r  dinorun/title/pixel_o_INST_0_i_173/O
                         net (fo=1, routed)           0.000    21.876    dinorun/title/pixel_o_INST_0_i_173_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.274 r  dinorun/title/pixel_o_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.274    dinorun/title/pixel_o_INST_0_i_117_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.496 r  dinorun/title/pixel_o_INST_0_i_66/O[0]
                         net (fo=3, routed)           0.817    23.313    dinorun/title/pixel_o_INST_0_i_66_n_7
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.299    23.612 r  dinorun/title/pixel_o_INST_0_i_112/O
                         net (fo=1, routed)           0.000    23.612    dinorun/title/pixel_o_INST_0_i_112_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.162 r  dinorun/title/pixel_o_INST_0_i_64/CO[3]
                         net (fo=4, routed)           1.492    25.654    dinorun/title/pixel_o_INST_0_i_64_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I1_O)        0.118    25.772 r  dinorun/title/pixel_o_INST_0_i_25/O
                         net (fo=7, routed)           1.265    27.037    dinorun/title/title_y[2]
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.326    27.363 f  dinorun/title/pixel_o_INST_0_i_10/O
                         net (fo=1, routed)           0.444    27.807    dinorun/title/pixel_o_INST_0_i_10_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.931 f  dinorun/title/pixel_o_INST_0_i_1/O
                         net (fo=1, routed)           0.939    28.871    dinorun/title/pixel_o_INST_0_i_1_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.995 f  dinorun/title/pixel_o_INST_0/O
                         net (fo=3, routed)           1.081    30.075    dinorun/titlePixel
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.124    30.199 r  dinorun/vga_green_o[3]_INST_0_i_3/O
                         net (fo=4, routed)           0.728    30.927    dinorun/vga_green_o[3]_INST_0_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.124    31.051 r  dinorun/vga_green_o[3]_INST_0/O
                         net (fo=1, routed)           3.456    34.507    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    38.038 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.038    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_timer/position_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.377ns  (logic 11.394ns (31.323%)  route 24.983ns (68.677%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=4 LUT4=2 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.568     1.568    dinorun/vga_timer/clk_i
    SLICE_X48Y40         FDRE                                         r  dinorun/vga_timer/position_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456     2.024 r  dinorun/vga_timer/position_y_o_reg[3]/Q
                         net (fo=77, routed)          4.315     6.339    dinorun/title/pixel_y_i[3]
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  dinorun/title/pixel_o_INST_0_i_262/O
                         net (fo=1, routed)           1.026     7.489    dinorun/title/pixel_o_INST_0_i_262_n_0
    SLICE_X47Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.613 r  dinorun/title/pixel_o_INST_0_i_167/O
                         net (fo=1, routed)           0.000     7.613    dinorun/title/pixel_o_INST_0_i_167_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.840 f  dinorun/title/pixel_o_INST_0_i_114/O[1]
                         net (fo=39, routed)          2.012     9.853    dinorun/title/title_y0[9]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.303    10.156 r  dinorun/title/pixel_o_INST_0_i_236/O
                         net (fo=4, routed)           1.208    11.363    dinorun/title/pixel_o_INST_0_i_236_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.761 r  dinorun/title/pixel_o_INST_0_i_461/CO[3]
                         net (fo=1, routed)           0.000    11.761    dinorun/title/pixel_o_INST_0_i_461_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.875 r  dinorun/title/pixel_o_INST_0_i_395/CO[3]
                         net (fo=1, routed)           0.000    11.875    dinorun/title/pixel_o_INST_0_i_395_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.989 r  dinorun/title/pixel_o_INST_0_i_299/CO[3]
                         net (fo=33, routed)          1.063    13.052    dinorun/title/pixel_o_INST_0_i_299_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.650 r  dinorun/title/pixel_o_INST_0_i_328/O[1]
                         net (fo=3, routed)           1.124    14.775    dinorun/title/pixel_o_INST_0_i_328_n_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.331    15.106 r  dinorun/title/pixel_o_INST_0_i_216/O
                         net (fo=1, routed)           0.477    15.583    dinorun/title/pixel_o_INST_0_i_216_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    16.298 r  dinorun/title/pixel_o_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.298    dinorun/title/pixel_o_INST_0_i_142_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.412 r  dinorun/title/pixel_o_INST_0_i_545/CO[3]
                         net (fo=1, routed)           0.000    16.412    dinorun/title/pixel_o_INST_0_i_545_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.526 r  dinorun/title/pixel_o_INST_0_i_497/CO[3]
                         net (fo=1, routed)           0.000    16.526    dinorun/title/pixel_o_INST_0_i_497_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  dinorun/title/pixel_o_INST_0_i_434/CO[3]
                         net (fo=1, routed)           0.000    16.640    dinorun/title/pixel_o_INST_0_i_434_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.879 r  dinorun/title/pixel_o_INST_0_i_359/O[2]
                         net (fo=3, routed)           0.663    17.542    dinorun/title/pixel_o_INST_0_i_359_n_5
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.302    17.844 r  dinorun/title/pixel_o_INST_0_i_360/O
                         net (fo=2, routed)           0.818    18.662    dinorun/title/pixel_o_INST_0_i_360_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I1_O)        0.124    18.786 r  dinorun/title/pixel_o_INST_0_i_273/O
                         net (fo=2, routed)           0.802    19.588    dinorun/title/pixel_o_INST_0_i_273_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124    19.712 r  dinorun/title/pixel_o_INST_0_i_277/O
                         net (fo=1, routed)           0.000    19.712    dinorun/title/pixel_o_INST_0_i_277_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    20.256 r  dinorun/title/pixel_o_INST_0_i_171/O[2]
                         net (fo=3, routed)           1.319    21.575    dinorun/title/pixel_o_INST_0_i_171_n_5
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.301    21.876 r  dinorun/title/pixel_o_INST_0_i_173/O
                         net (fo=1, routed)           0.000    21.876    dinorun/title/pixel_o_INST_0_i_173_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.274 r  dinorun/title/pixel_o_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.274    dinorun/title/pixel_o_INST_0_i_117_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.496 r  dinorun/title/pixel_o_INST_0_i_66/O[0]
                         net (fo=3, routed)           0.817    23.313    dinorun/title/pixel_o_INST_0_i_66_n_7
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.299    23.612 r  dinorun/title/pixel_o_INST_0_i_112/O
                         net (fo=1, routed)           0.000    23.612    dinorun/title/pixel_o_INST_0_i_112_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.162 r  dinorun/title/pixel_o_INST_0_i_64/CO[3]
                         net (fo=4, routed)           1.492    25.654    dinorun/title/pixel_o_INST_0_i_64_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I1_O)        0.118    25.772 r  dinorun/title/pixel_o_INST_0_i_25/O
                         net (fo=7, routed)           1.265    27.037    dinorun/title/title_y[2]
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.326    27.363 f  dinorun/title/pixel_o_INST_0_i_10/O
                         net (fo=1, routed)           0.444    27.807    dinorun/title/pixel_o_INST_0_i_10_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.931 f  dinorun/title/pixel_o_INST_0_i_1/O
                         net (fo=1, routed)           0.939    28.871    dinorun/title/pixel_o_INST_0_i_1_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.995 f  dinorun/title/pixel_o_INST_0/O
                         net (fo=3, routed)           1.081    30.075    dinorun/titlePixel
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.124    30.199 r  dinorun/vga_green_o[3]_INST_0_i_3/O
                         net (fo=4, routed)           0.875    31.075    dinorun/vga_green_o[3]_INST_0_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I4_O)        0.124    31.199 r  dinorun/vga_green_o[1]_INST_0/O
                         net (fo=1, routed)           3.242    34.440    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    37.946 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.946    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_timer/position_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.262ns  (logic 11.284ns (31.119%)  route 24.978ns (68.881%))
  Logic Levels:           29  (CARRY4=14 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.568     1.568    dinorun/vga_timer/clk_i
    SLICE_X48Y40         FDRE                                         r  dinorun/vga_timer/position_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456     2.024 r  dinorun/vga_timer/position_y_o_reg[3]/Q
                         net (fo=77, routed)          4.315     6.339    dinorun/title/pixel_y_i[3]
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  dinorun/title/pixel_o_INST_0_i_262/O
                         net (fo=1, routed)           1.026     7.489    dinorun/title/pixel_o_INST_0_i_262_n_0
    SLICE_X47Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.613 r  dinorun/title/pixel_o_INST_0_i_167/O
                         net (fo=1, routed)           0.000     7.613    dinorun/title/pixel_o_INST_0_i_167_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.840 f  dinorun/title/pixel_o_INST_0_i_114/O[1]
                         net (fo=39, routed)          2.012     9.853    dinorun/title/title_y0[9]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.303    10.156 r  dinorun/title/pixel_o_INST_0_i_236/O
                         net (fo=4, routed)           1.208    11.363    dinorun/title/pixel_o_INST_0_i_236_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.761 r  dinorun/title/pixel_o_INST_0_i_461/CO[3]
                         net (fo=1, routed)           0.000    11.761    dinorun/title/pixel_o_INST_0_i_461_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.875 r  dinorun/title/pixel_o_INST_0_i_395/CO[3]
                         net (fo=1, routed)           0.000    11.875    dinorun/title/pixel_o_INST_0_i_395_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.989 r  dinorun/title/pixel_o_INST_0_i_299/CO[3]
                         net (fo=33, routed)          1.063    13.052    dinorun/title/pixel_o_INST_0_i_299_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.650 r  dinorun/title/pixel_o_INST_0_i_328/O[1]
                         net (fo=3, routed)           1.124    14.775    dinorun/title/pixel_o_INST_0_i_328_n_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.331    15.106 r  dinorun/title/pixel_o_INST_0_i_216/O
                         net (fo=1, routed)           0.477    15.583    dinorun/title/pixel_o_INST_0_i_216_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    16.298 r  dinorun/title/pixel_o_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.298    dinorun/title/pixel_o_INST_0_i_142_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.412 r  dinorun/title/pixel_o_INST_0_i_545/CO[3]
                         net (fo=1, routed)           0.000    16.412    dinorun/title/pixel_o_INST_0_i_545_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.526 r  dinorun/title/pixel_o_INST_0_i_497/CO[3]
                         net (fo=1, routed)           0.000    16.526    dinorun/title/pixel_o_INST_0_i_497_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  dinorun/title/pixel_o_INST_0_i_434/CO[3]
                         net (fo=1, routed)           0.000    16.640    dinorun/title/pixel_o_INST_0_i_434_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.879 r  dinorun/title/pixel_o_INST_0_i_359/O[2]
                         net (fo=3, routed)           0.663    17.542    dinorun/title/pixel_o_INST_0_i_359_n_5
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.302    17.844 r  dinorun/title/pixel_o_INST_0_i_360/O
                         net (fo=2, routed)           0.818    18.662    dinorun/title/pixel_o_INST_0_i_360_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I1_O)        0.124    18.786 r  dinorun/title/pixel_o_INST_0_i_273/O
                         net (fo=2, routed)           0.802    19.588    dinorun/title/pixel_o_INST_0_i_273_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124    19.712 r  dinorun/title/pixel_o_INST_0_i_277/O
                         net (fo=1, routed)           0.000    19.712    dinorun/title/pixel_o_INST_0_i_277_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    20.256 r  dinorun/title/pixel_o_INST_0_i_171/O[2]
                         net (fo=3, routed)           1.319    21.575    dinorun/title/pixel_o_INST_0_i_171_n_5
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.301    21.876 r  dinorun/title/pixel_o_INST_0_i_173/O
                         net (fo=1, routed)           0.000    21.876    dinorun/title/pixel_o_INST_0_i_173_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.274 r  dinorun/title/pixel_o_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.274    dinorun/title/pixel_o_INST_0_i_117_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.496 r  dinorun/title/pixel_o_INST_0_i_66/O[0]
                         net (fo=3, routed)           0.817    23.313    dinorun/title/pixel_o_INST_0_i_66_n_7
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.299    23.612 r  dinorun/title/pixel_o_INST_0_i_112/O
                         net (fo=1, routed)           0.000    23.612    dinorun/title/pixel_o_INST_0_i_112_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.162 r  dinorun/title/pixel_o_INST_0_i_64/CO[3]
                         net (fo=4, routed)           1.492    25.654    dinorun/title/pixel_o_INST_0_i_64_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I1_O)        0.118    25.772 r  dinorun/title/pixel_o_INST_0_i_25/O
                         net (fo=7, routed)           1.265    27.037    dinorun/title/title_y[2]
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.326    27.363 r  dinorun/title/pixel_o_INST_0_i_10/O
                         net (fo=1, routed)           0.444    27.807    dinorun/title/pixel_o_INST_0_i_10_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.931 r  dinorun/title/pixel_o_INST_0_i_1/O
                         net (fo=1, routed)           0.939    28.871    dinorun/title/pixel_o_INST_0_i_1_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.995 r  dinorun/title/pixel_o_INST_0/O
                         net (fo=3, routed)           1.230    30.224    dinorun/titlePixel
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.124    30.348 r  dinorun/vga_red_o[3]_INST_0/O
                         net (fo=5, routed)           3.963    34.311    vgaBlue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    37.831 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.831    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_timer/position_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.126ns  (logic 11.289ns (31.248%)  route 24.837ns (68.752%))
  Logic Levels:           29  (CARRY4=14 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.568     1.568    dinorun/vga_timer/clk_i
    SLICE_X48Y40         FDRE                                         r  dinorun/vga_timer/position_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456     2.024 r  dinorun/vga_timer/position_y_o_reg[3]/Q
                         net (fo=77, routed)          4.315     6.339    dinorun/title/pixel_y_i[3]
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  dinorun/title/pixel_o_INST_0_i_262/O
                         net (fo=1, routed)           1.026     7.489    dinorun/title/pixel_o_INST_0_i_262_n_0
    SLICE_X47Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.613 r  dinorun/title/pixel_o_INST_0_i_167/O
                         net (fo=1, routed)           0.000     7.613    dinorun/title/pixel_o_INST_0_i_167_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.840 f  dinorun/title/pixel_o_INST_0_i_114/O[1]
                         net (fo=39, routed)          2.012     9.853    dinorun/title/title_y0[9]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.303    10.156 r  dinorun/title/pixel_o_INST_0_i_236/O
                         net (fo=4, routed)           1.208    11.363    dinorun/title/pixel_o_INST_0_i_236_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.761 r  dinorun/title/pixel_o_INST_0_i_461/CO[3]
                         net (fo=1, routed)           0.000    11.761    dinorun/title/pixel_o_INST_0_i_461_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.875 r  dinorun/title/pixel_o_INST_0_i_395/CO[3]
                         net (fo=1, routed)           0.000    11.875    dinorun/title/pixel_o_INST_0_i_395_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.989 r  dinorun/title/pixel_o_INST_0_i_299/CO[3]
                         net (fo=33, routed)          1.063    13.052    dinorun/title/pixel_o_INST_0_i_299_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.650 r  dinorun/title/pixel_o_INST_0_i_328/O[1]
                         net (fo=3, routed)           1.124    14.775    dinorun/title/pixel_o_INST_0_i_328_n_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.331    15.106 r  dinorun/title/pixel_o_INST_0_i_216/O
                         net (fo=1, routed)           0.477    15.583    dinorun/title/pixel_o_INST_0_i_216_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    16.298 r  dinorun/title/pixel_o_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.298    dinorun/title/pixel_o_INST_0_i_142_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.412 r  dinorun/title/pixel_o_INST_0_i_545/CO[3]
                         net (fo=1, routed)           0.000    16.412    dinorun/title/pixel_o_INST_0_i_545_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.526 r  dinorun/title/pixel_o_INST_0_i_497/CO[3]
                         net (fo=1, routed)           0.000    16.526    dinorun/title/pixel_o_INST_0_i_497_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  dinorun/title/pixel_o_INST_0_i_434/CO[3]
                         net (fo=1, routed)           0.000    16.640    dinorun/title/pixel_o_INST_0_i_434_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.879 r  dinorun/title/pixel_o_INST_0_i_359/O[2]
                         net (fo=3, routed)           0.663    17.542    dinorun/title/pixel_o_INST_0_i_359_n_5
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.302    17.844 r  dinorun/title/pixel_o_INST_0_i_360/O
                         net (fo=2, routed)           0.818    18.662    dinorun/title/pixel_o_INST_0_i_360_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I1_O)        0.124    18.786 r  dinorun/title/pixel_o_INST_0_i_273/O
                         net (fo=2, routed)           0.802    19.588    dinorun/title/pixel_o_INST_0_i_273_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124    19.712 r  dinorun/title/pixel_o_INST_0_i_277/O
                         net (fo=1, routed)           0.000    19.712    dinorun/title/pixel_o_INST_0_i_277_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    20.256 r  dinorun/title/pixel_o_INST_0_i_171/O[2]
                         net (fo=3, routed)           1.319    21.575    dinorun/title/pixel_o_INST_0_i_171_n_5
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.301    21.876 r  dinorun/title/pixel_o_INST_0_i_173/O
                         net (fo=1, routed)           0.000    21.876    dinorun/title/pixel_o_INST_0_i_173_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.274 r  dinorun/title/pixel_o_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.274    dinorun/title/pixel_o_INST_0_i_117_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.496 r  dinorun/title/pixel_o_INST_0_i_66/O[0]
                         net (fo=3, routed)           0.817    23.313    dinorun/title/pixel_o_INST_0_i_66_n_7
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.299    23.612 r  dinorun/title/pixel_o_INST_0_i_112/O
                         net (fo=1, routed)           0.000    23.612    dinorun/title/pixel_o_INST_0_i_112_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.162 r  dinorun/title/pixel_o_INST_0_i_64/CO[3]
                         net (fo=4, routed)           1.492    25.654    dinorun/title/pixel_o_INST_0_i_64_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I1_O)        0.118    25.772 r  dinorun/title/pixel_o_INST_0_i_25/O
                         net (fo=7, routed)           1.265    27.037    dinorun/title/title_y[2]
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.326    27.363 r  dinorun/title/pixel_o_INST_0_i_10/O
                         net (fo=1, routed)           0.444    27.807    dinorun/title/pixel_o_INST_0_i_10_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.931 r  dinorun/title/pixel_o_INST_0_i_1/O
                         net (fo=1, routed)           0.939    28.871    dinorun/title/pixel_o_INST_0_i_1_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.995 r  dinorun/title/pixel_o_INST_0/O
                         net (fo=3, routed)           1.230    30.224    dinorun/titlePixel
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.124    30.348 r  dinorun/vga_red_o[3]_INST_0/O
                         net (fo=5, routed)           3.822    34.170    vgaBlue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    37.694 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.694    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_timer/position_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.832ns  (logic 11.289ns (31.505%)  route 24.544ns (68.495%))
  Logic Levels:           29  (CARRY4=14 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.568     1.568    dinorun/vga_timer/clk_i
    SLICE_X48Y40         FDRE                                         r  dinorun/vga_timer/position_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456     2.024 r  dinorun/vga_timer/position_y_o_reg[3]/Q
                         net (fo=77, routed)          4.315     6.339    dinorun/title/pixel_y_i[3]
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  dinorun/title/pixel_o_INST_0_i_262/O
                         net (fo=1, routed)           1.026     7.489    dinorun/title/pixel_o_INST_0_i_262_n_0
    SLICE_X47Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.613 r  dinorun/title/pixel_o_INST_0_i_167/O
                         net (fo=1, routed)           0.000     7.613    dinorun/title/pixel_o_INST_0_i_167_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.840 f  dinorun/title/pixel_o_INST_0_i_114/O[1]
                         net (fo=39, routed)          2.012     9.853    dinorun/title/title_y0[9]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.303    10.156 r  dinorun/title/pixel_o_INST_0_i_236/O
                         net (fo=4, routed)           1.208    11.363    dinorun/title/pixel_o_INST_0_i_236_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.761 r  dinorun/title/pixel_o_INST_0_i_461/CO[3]
                         net (fo=1, routed)           0.000    11.761    dinorun/title/pixel_o_INST_0_i_461_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.875 r  dinorun/title/pixel_o_INST_0_i_395/CO[3]
                         net (fo=1, routed)           0.000    11.875    dinorun/title/pixel_o_INST_0_i_395_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.989 r  dinorun/title/pixel_o_INST_0_i_299/CO[3]
                         net (fo=33, routed)          1.063    13.052    dinorun/title/pixel_o_INST_0_i_299_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.650 r  dinorun/title/pixel_o_INST_0_i_328/O[1]
                         net (fo=3, routed)           1.124    14.775    dinorun/title/pixel_o_INST_0_i_328_n_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.331    15.106 r  dinorun/title/pixel_o_INST_0_i_216/O
                         net (fo=1, routed)           0.477    15.583    dinorun/title/pixel_o_INST_0_i_216_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    16.298 r  dinorun/title/pixel_o_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.298    dinorun/title/pixel_o_INST_0_i_142_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.412 r  dinorun/title/pixel_o_INST_0_i_545/CO[3]
                         net (fo=1, routed)           0.000    16.412    dinorun/title/pixel_o_INST_0_i_545_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.526 r  dinorun/title/pixel_o_INST_0_i_497/CO[3]
                         net (fo=1, routed)           0.000    16.526    dinorun/title/pixel_o_INST_0_i_497_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  dinorun/title/pixel_o_INST_0_i_434/CO[3]
                         net (fo=1, routed)           0.000    16.640    dinorun/title/pixel_o_INST_0_i_434_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.879 r  dinorun/title/pixel_o_INST_0_i_359/O[2]
                         net (fo=3, routed)           0.663    17.542    dinorun/title/pixel_o_INST_0_i_359_n_5
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.302    17.844 r  dinorun/title/pixel_o_INST_0_i_360/O
                         net (fo=2, routed)           0.818    18.662    dinorun/title/pixel_o_INST_0_i_360_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I1_O)        0.124    18.786 r  dinorun/title/pixel_o_INST_0_i_273/O
                         net (fo=2, routed)           0.802    19.588    dinorun/title/pixel_o_INST_0_i_273_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124    19.712 r  dinorun/title/pixel_o_INST_0_i_277/O
                         net (fo=1, routed)           0.000    19.712    dinorun/title/pixel_o_INST_0_i_277_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    20.256 r  dinorun/title/pixel_o_INST_0_i_171/O[2]
                         net (fo=3, routed)           1.319    21.575    dinorun/title/pixel_o_INST_0_i_171_n_5
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.301    21.876 r  dinorun/title/pixel_o_INST_0_i_173/O
                         net (fo=1, routed)           0.000    21.876    dinorun/title/pixel_o_INST_0_i_173_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.274 r  dinorun/title/pixel_o_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.274    dinorun/title/pixel_o_INST_0_i_117_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.496 r  dinorun/title/pixel_o_INST_0_i_66/O[0]
                         net (fo=3, routed)           0.817    23.313    dinorun/title/pixel_o_INST_0_i_66_n_7
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.299    23.612 r  dinorun/title/pixel_o_INST_0_i_112/O
                         net (fo=1, routed)           0.000    23.612    dinorun/title/pixel_o_INST_0_i_112_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.162 r  dinorun/title/pixel_o_INST_0_i_64/CO[3]
                         net (fo=4, routed)           1.492    25.654    dinorun/title/pixel_o_INST_0_i_64_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I1_O)        0.118    25.772 r  dinorun/title/pixel_o_INST_0_i_25/O
                         net (fo=7, routed)           1.265    27.037    dinorun/title/title_y[2]
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.326    27.363 r  dinorun/title/pixel_o_INST_0_i_10/O
                         net (fo=1, routed)           0.444    27.807    dinorun/title/pixel_o_INST_0_i_10_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.931 r  dinorun/title/pixel_o_INST_0_i_1/O
                         net (fo=1, routed)           0.939    28.871    dinorun/title/pixel_o_INST_0_i_1_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.995 r  dinorun/title/pixel_o_INST_0/O
                         net (fo=3, routed)           1.230    30.224    dinorun/titlePixel
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.124    30.348 r  dinorun/vga_red_o[3]_INST_0/O
                         net (fo=5, routed)           3.529    33.877    vgaBlue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    37.401 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    37.401    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_timer/position_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.762ns  (logic 11.518ns (32.207%)  route 24.244ns (67.793%))
  Logic Levels:           29  (CARRY4=14 LUT2=1 LUT3=5 LUT4=1 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.568     1.568    dinorun/vga_timer/clk_i
    SLICE_X48Y40         FDRE                                         r  dinorun/vga_timer/position_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456     2.024 r  dinorun/vga_timer/position_y_o_reg[3]/Q
                         net (fo=77, routed)          4.315     6.339    dinorun/title/pixel_y_i[3]
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  dinorun/title/pixel_o_INST_0_i_262/O
                         net (fo=1, routed)           1.026     7.489    dinorun/title/pixel_o_INST_0_i_262_n_0
    SLICE_X47Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.613 r  dinorun/title/pixel_o_INST_0_i_167/O
                         net (fo=1, routed)           0.000     7.613    dinorun/title/pixel_o_INST_0_i_167_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.840 f  dinorun/title/pixel_o_INST_0_i_114/O[1]
                         net (fo=39, routed)          2.012     9.853    dinorun/title/title_y0[9]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.303    10.156 r  dinorun/title/pixel_o_INST_0_i_236/O
                         net (fo=4, routed)           1.208    11.363    dinorun/title/pixel_o_INST_0_i_236_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.761 r  dinorun/title/pixel_o_INST_0_i_461/CO[3]
                         net (fo=1, routed)           0.000    11.761    dinorun/title/pixel_o_INST_0_i_461_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.875 r  dinorun/title/pixel_o_INST_0_i_395/CO[3]
                         net (fo=1, routed)           0.000    11.875    dinorun/title/pixel_o_INST_0_i_395_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.989 r  dinorun/title/pixel_o_INST_0_i_299/CO[3]
                         net (fo=33, routed)          1.063    13.052    dinorun/title/pixel_o_INST_0_i_299_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.650 r  dinorun/title/pixel_o_INST_0_i_328/O[1]
                         net (fo=3, routed)           1.124    14.775    dinorun/title/pixel_o_INST_0_i_328_n_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.331    15.106 r  dinorun/title/pixel_o_INST_0_i_216/O
                         net (fo=1, routed)           0.477    15.583    dinorun/title/pixel_o_INST_0_i_216_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    16.298 r  dinorun/title/pixel_o_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.298    dinorun/title/pixel_o_INST_0_i_142_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.412 r  dinorun/title/pixel_o_INST_0_i_545/CO[3]
                         net (fo=1, routed)           0.000    16.412    dinorun/title/pixel_o_INST_0_i_545_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.526 r  dinorun/title/pixel_o_INST_0_i_497/CO[3]
                         net (fo=1, routed)           0.000    16.526    dinorun/title/pixel_o_INST_0_i_497_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  dinorun/title/pixel_o_INST_0_i_434/CO[3]
                         net (fo=1, routed)           0.000    16.640    dinorun/title/pixel_o_INST_0_i_434_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.879 r  dinorun/title/pixel_o_INST_0_i_359/O[2]
                         net (fo=3, routed)           0.663    17.542    dinorun/title/pixel_o_INST_0_i_359_n_5
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.302    17.844 r  dinorun/title/pixel_o_INST_0_i_360/O
                         net (fo=2, routed)           0.818    18.662    dinorun/title/pixel_o_INST_0_i_360_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I1_O)        0.124    18.786 r  dinorun/title/pixel_o_INST_0_i_273/O
                         net (fo=2, routed)           0.802    19.588    dinorun/title/pixel_o_INST_0_i_273_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124    19.712 r  dinorun/title/pixel_o_INST_0_i_277/O
                         net (fo=1, routed)           0.000    19.712    dinorun/title/pixel_o_INST_0_i_277_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    20.256 r  dinorun/title/pixel_o_INST_0_i_171/O[2]
                         net (fo=3, routed)           1.319    21.575    dinorun/title/pixel_o_INST_0_i_171_n_5
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.301    21.876 r  dinorun/title/pixel_o_INST_0_i_173/O
                         net (fo=1, routed)           0.000    21.876    dinorun/title/pixel_o_INST_0_i_173_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.274 r  dinorun/title/pixel_o_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.274    dinorun/title/pixel_o_INST_0_i_117_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.496 r  dinorun/title/pixel_o_INST_0_i_66/O[0]
                         net (fo=3, routed)           0.817    23.313    dinorun/title/pixel_o_INST_0_i_66_n_7
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.299    23.612 r  dinorun/title/pixel_o_INST_0_i_112/O
                         net (fo=1, routed)           0.000    23.612    dinorun/title/pixel_o_INST_0_i_112_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.162 r  dinorun/title/pixel_o_INST_0_i_64/CO[3]
                         net (fo=4, routed)           1.492    25.654    dinorun/title/pixel_o_INST_0_i_64_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I1_O)        0.118    25.772 r  dinorun/title/pixel_o_INST_0_i_25/O
                         net (fo=7, routed)           1.265    27.037    dinorun/title/title_y[2]
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.326    27.363 r  dinorun/title/pixel_o_INST_0_i_10/O
                         net (fo=1, routed)           0.444    27.807    dinorun/title/pixel_o_INST_0_i_10_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.931 r  dinorun/title/pixel_o_INST_0_i_1/O
                         net (fo=1, routed)           0.939    28.871    dinorun/title/pixel_o_INST_0_i_1_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.995 r  dinorun/title/pixel_o_INST_0/O
                         net (fo=3, routed)           1.081    30.075    dinorun/titlePixel
    SLICE_X56Y34         LUT3 (Prop_lut3_I0_O)        0.148    30.223 r  dinorun/vga_blue_o[3]_INST_0/O
                         net (fo=3, routed)           3.378    33.602    vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.729    37.330 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.330    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_timer/position_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.755ns  (logic 11.512ns (32.196%)  route 24.243ns (67.804%))
  Logic Levels:           29  (CARRY4=14 LUT2=1 LUT3=5 LUT4=1 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.568     1.568    dinorun/vga_timer/clk_i
    SLICE_X48Y40         FDRE                                         r  dinorun/vga_timer/position_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456     2.024 r  dinorun/vga_timer/position_y_o_reg[3]/Q
                         net (fo=77, routed)          4.315     6.339    dinorun/title/pixel_y_i[3]
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  dinorun/title/pixel_o_INST_0_i_262/O
                         net (fo=1, routed)           1.026     7.489    dinorun/title/pixel_o_INST_0_i_262_n_0
    SLICE_X47Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.613 r  dinorun/title/pixel_o_INST_0_i_167/O
                         net (fo=1, routed)           0.000     7.613    dinorun/title/pixel_o_INST_0_i_167_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.840 f  dinorun/title/pixel_o_INST_0_i_114/O[1]
                         net (fo=39, routed)          2.012     9.853    dinorun/title/title_y0[9]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.303    10.156 r  dinorun/title/pixel_o_INST_0_i_236/O
                         net (fo=4, routed)           1.208    11.363    dinorun/title/pixel_o_INST_0_i_236_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.761 r  dinorun/title/pixel_o_INST_0_i_461/CO[3]
                         net (fo=1, routed)           0.000    11.761    dinorun/title/pixel_o_INST_0_i_461_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.875 r  dinorun/title/pixel_o_INST_0_i_395/CO[3]
                         net (fo=1, routed)           0.000    11.875    dinorun/title/pixel_o_INST_0_i_395_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.989 r  dinorun/title/pixel_o_INST_0_i_299/CO[3]
                         net (fo=33, routed)          1.063    13.052    dinorun/title/pixel_o_INST_0_i_299_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.650 r  dinorun/title/pixel_o_INST_0_i_328/O[1]
                         net (fo=3, routed)           1.124    14.775    dinorun/title/pixel_o_INST_0_i_328_n_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.331    15.106 r  dinorun/title/pixel_o_INST_0_i_216/O
                         net (fo=1, routed)           0.477    15.583    dinorun/title/pixel_o_INST_0_i_216_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    16.298 r  dinorun/title/pixel_o_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.298    dinorun/title/pixel_o_INST_0_i_142_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.412 r  dinorun/title/pixel_o_INST_0_i_545/CO[3]
                         net (fo=1, routed)           0.000    16.412    dinorun/title/pixel_o_INST_0_i_545_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.526 r  dinorun/title/pixel_o_INST_0_i_497/CO[3]
                         net (fo=1, routed)           0.000    16.526    dinorun/title/pixel_o_INST_0_i_497_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  dinorun/title/pixel_o_INST_0_i_434/CO[3]
                         net (fo=1, routed)           0.000    16.640    dinorun/title/pixel_o_INST_0_i_434_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.879 r  dinorun/title/pixel_o_INST_0_i_359/O[2]
                         net (fo=3, routed)           0.663    17.542    dinorun/title/pixel_o_INST_0_i_359_n_5
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.302    17.844 r  dinorun/title/pixel_o_INST_0_i_360/O
                         net (fo=2, routed)           0.818    18.662    dinorun/title/pixel_o_INST_0_i_360_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I1_O)        0.124    18.786 r  dinorun/title/pixel_o_INST_0_i_273/O
                         net (fo=2, routed)           0.802    19.588    dinorun/title/pixel_o_INST_0_i_273_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124    19.712 r  dinorun/title/pixel_o_INST_0_i_277/O
                         net (fo=1, routed)           0.000    19.712    dinorun/title/pixel_o_INST_0_i_277_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    20.256 r  dinorun/title/pixel_o_INST_0_i_171/O[2]
                         net (fo=3, routed)           1.319    21.575    dinorun/title/pixel_o_INST_0_i_171_n_5
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.301    21.876 r  dinorun/title/pixel_o_INST_0_i_173/O
                         net (fo=1, routed)           0.000    21.876    dinorun/title/pixel_o_INST_0_i_173_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.274 r  dinorun/title/pixel_o_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.274    dinorun/title/pixel_o_INST_0_i_117_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.496 r  dinorun/title/pixel_o_INST_0_i_66/O[0]
                         net (fo=3, routed)           0.817    23.313    dinorun/title/pixel_o_INST_0_i_66_n_7
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.299    23.612 r  dinorun/title/pixel_o_INST_0_i_112/O
                         net (fo=1, routed)           0.000    23.612    dinorun/title/pixel_o_INST_0_i_112_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.162 r  dinorun/title/pixel_o_INST_0_i_64/CO[3]
                         net (fo=4, routed)           1.492    25.654    dinorun/title/pixel_o_INST_0_i_64_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I1_O)        0.118    25.772 r  dinorun/title/pixel_o_INST_0_i_25/O
                         net (fo=7, routed)           1.265    27.037    dinorun/title/title_y[2]
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.326    27.363 r  dinorun/title/pixel_o_INST_0_i_10/O
                         net (fo=1, routed)           0.444    27.807    dinorun/title/pixel_o_INST_0_i_10_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.931 r  dinorun/title/pixel_o_INST_0_i_1/O
                         net (fo=1, routed)           0.939    28.871    dinorun/title/pixel_o_INST_0_i_1_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.995 r  dinorun/title/pixel_o_INST_0/O
                         net (fo=3, routed)           1.081    30.075    dinorun/titlePixel
    SLICE_X56Y34         LUT3 (Prop_lut3_I0_O)        0.148    30.223 r  dinorun/vga_blue_o[3]_INST_0/O
                         net (fo=3, routed)           3.377    33.601    vgaBlue_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         3.723    37.323 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    37.323    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_timer/position_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.663ns  (logic 11.267ns (31.594%)  route 24.396ns (68.406%))
  Logic Levels:           29  (CARRY4=14 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         1.568     1.568    dinorun/vga_timer/clk_i
    SLICE_X48Y40         FDRE                                         r  dinorun/vga_timer/position_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456     2.024 r  dinorun/vga_timer/position_y_o_reg[3]/Q
                         net (fo=77, routed)          4.315     6.339    dinorun/title/pixel_y_i[3]
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  dinorun/title/pixel_o_INST_0_i_262/O
                         net (fo=1, routed)           1.026     7.489    dinorun/title/pixel_o_INST_0_i_262_n_0
    SLICE_X47Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.613 r  dinorun/title/pixel_o_INST_0_i_167/O
                         net (fo=1, routed)           0.000     7.613    dinorun/title/pixel_o_INST_0_i_167_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.840 f  dinorun/title/pixel_o_INST_0_i_114/O[1]
                         net (fo=39, routed)          2.012     9.853    dinorun/title/title_y0[9]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.303    10.156 r  dinorun/title/pixel_o_INST_0_i_236/O
                         net (fo=4, routed)           1.208    11.363    dinorun/title/pixel_o_INST_0_i_236_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.761 r  dinorun/title/pixel_o_INST_0_i_461/CO[3]
                         net (fo=1, routed)           0.000    11.761    dinorun/title/pixel_o_INST_0_i_461_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.875 r  dinorun/title/pixel_o_INST_0_i_395/CO[3]
                         net (fo=1, routed)           0.000    11.875    dinorun/title/pixel_o_INST_0_i_395_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.989 r  dinorun/title/pixel_o_INST_0_i_299/CO[3]
                         net (fo=33, routed)          1.063    13.052    dinorun/title/pixel_o_INST_0_i_299_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.650 r  dinorun/title/pixel_o_INST_0_i_328/O[1]
                         net (fo=3, routed)           1.124    14.775    dinorun/title/pixel_o_INST_0_i_328_n_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.331    15.106 r  dinorun/title/pixel_o_INST_0_i_216/O
                         net (fo=1, routed)           0.477    15.583    dinorun/title/pixel_o_INST_0_i_216_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    16.298 r  dinorun/title/pixel_o_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.298    dinorun/title/pixel_o_INST_0_i_142_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.412 r  dinorun/title/pixel_o_INST_0_i_545/CO[3]
                         net (fo=1, routed)           0.000    16.412    dinorun/title/pixel_o_INST_0_i_545_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.526 r  dinorun/title/pixel_o_INST_0_i_497/CO[3]
                         net (fo=1, routed)           0.000    16.526    dinorun/title/pixel_o_INST_0_i_497_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  dinorun/title/pixel_o_INST_0_i_434/CO[3]
                         net (fo=1, routed)           0.000    16.640    dinorun/title/pixel_o_INST_0_i_434_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.879 r  dinorun/title/pixel_o_INST_0_i_359/O[2]
                         net (fo=3, routed)           0.663    17.542    dinorun/title/pixel_o_INST_0_i_359_n_5
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.302    17.844 r  dinorun/title/pixel_o_INST_0_i_360/O
                         net (fo=2, routed)           0.818    18.662    dinorun/title/pixel_o_INST_0_i_360_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I1_O)        0.124    18.786 r  dinorun/title/pixel_o_INST_0_i_273/O
                         net (fo=2, routed)           0.802    19.588    dinorun/title/pixel_o_INST_0_i_273_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124    19.712 r  dinorun/title/pixel_o_INST_0_i_277/O
                         net (fo=1, routed)           0.000    19.712    dinorun/title/pixel_o_INST_0_i_277_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    20.256 r  dinorun/title/pixel_o_INST_0_i_171/O[2]
                         net (fo=3, routed)           1.319    21.575    dinorun/title/pixel_o_INST_0_i_171_n_5
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.301    21.876 r  dinorun/title/pixel_o_INST_0_i_173/O
                         net (fo=1, routed)           0.000    21.876    dinorun/title/pixel_o_INST_0_i_173_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.274 r  dinorun/title/pixel_o_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.274    dinorun/title/pixel_o_INST_0_i_117_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.496 r  dinorun/title/pixel_o_INST_0_i_66/O[0]
                         net (fo=3, routed)           0.817    23.313    dinorun/title/pixel_o_INST_0_i_66_n_7
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.299    23.612 r  dinorun/title/pixel_o_INST_0_i_112/O
                         net (fo=1, routed)           0.000    23.612    dinorun/title/pixel_o_INST_0_i_112_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.162 r  dinorun/title/pixel_o_INST_0_i_64/CO[3]
                         net (fo=4, routed)           1.492    25.654    dinorun/title/pixel_o_INST_0_i_64_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I1_O)        0.118    25.772 r  dinorun/title/pixel_o_INST_0_i_25/O
                         net (fo=7, routed)           1.265    27.037    dinorun/title/title_y[2]
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.326    27.363 r  dinorun/title/pixel_o_INST_0_i_10/O
                         net (fo=1, routed)           0.444    27.807    dinorun/title/pixel_o_INST_0_i_10_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.931 r  dinorun/title/pixel_o_INST_0_i_1/O
                         net (fo=1, routed)           0.939    28.871    dinorun/title/pixel_o_INST_0_i_1_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.995 r  dinorun/title/pixel_o_INST_0/O
                         net (fo=3, routed)           1.230    30.224    dinorun/titlePixel
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.124    30.348 r  dinorun/vga_red_o[3]_INST_0/O
                         net (fo=5, routed)           3.381    33.729    vgaBlue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    37.231 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.231    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dinorun/hsync_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.339ns (56.886%)  route 1.015ns (43.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.557     0.557    dinorun/clk_25_175_i
    SLICE_X49Y29         FDRE                                         r  dinorun/hsync_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  dinorun/hsync_q_reg/Q
                         net (fo=1, routed)           1.015     1.712    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.910 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.910    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vsync_q_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.368ns (56.016%)  route 1.075ns (43.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.558     0.558    dinorun/clk_25_175_i
    SLICE_X52Y30         FDRE                                         r  dinorun/vsync_q_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  dinorun/vsync_q_reg_lopt_replica/Q
                         net (fo=1, routed)           1.075     1.796    lopt
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.001 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.001    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.938ns  (logic 1.458ns (49.608%)  route 1.481ns (50.392%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561     0.561    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  dinorun/FSM_sequential_state_q_reg[0]/Q
                         net (fo=30, routed)          0.334     1.036    dinorun/state_q[0]
    SLICE_X56Y34         LUT3 (Prop_lut3_I1_O)        0.046     1.082 r  dinorun/vga_blue_o[3]_INST_0/O
                         net (fo=3, routed)           1.146     2.228    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.271     3.499 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.499    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.006ns  (logic 1.473ns (48.989%)  route 1.534ns (51.011%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561     0.561    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  dinorun/FSM_sequential_state_q_reg[0]/Q
                         net (fo=30, routed)          0.334     1.036    dinorun/state_q[0]
    SLICE_X56Y34         LUT3 (Prop_lut3_I1_O)        0.046     1.082 r  dinorun/vga_blue_o[3]_INST_0/O
                         net (fo=3, routed)           1.199     2.281    vgaBlue_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         1.286     3.567 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.567    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.014ns  (logic 1.479ns (49.056%)  route 1.536ns (50.944%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561     0.561    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  dinorun/FSM_sequential_state_q_reg[0]/Q
                         net (fo=30, routed)          0.334     1.036    dinorun/state_q[0]
    SLICE_X56Y34         LUT3 (Prop_lut3_I1_O)        0.046     1.082 r  dinorun/vga_blue_o[3]_INST_0/O
                         net (fo=3, routed)           1.201     2.283    vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.292     3.575 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.575    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/flash_dino_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.068ns  (logic 1.393ns (45.397%)  route 1.675ns (54.603%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.557     0.557    dinorun/clk_25_175_i
    SLICE_X48Y29         FDRE                                         r  dinorun/flash_dino_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  dinorun/flash_dino_q_reg/Q
                         net (fo=4, routed)           0.547     1.245    dinorun/flash_dino_q
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.290 r  dinorun/vga_green_o[1]_INST_0/O
                         net (fo=1, routed)           1.128     2.418    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.624 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.624    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/flash_dino_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.121ns  (logic 1.416ns (45.372%)  route 1.705ns (54.628%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.557     0.557    dinorun/clk_25_175_i
    SLICE_X48Y29         FDRE                                         r  dinorun/flash_dino_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  dinorun/flash_dino_q_reg/Q
                         net (fo=4, routed)           0.525     1.222    dinorun/flash_dino_q
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.267 r  dinorun/vga_green_o[2]_INST_0/O
                         net (fo=1, routed)           1.180     2.447    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.678 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.678    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.123ns  (logic 1.428ns (45.716%)  route 1.695ns (54.284%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561     0.561    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  dinorun/FSM_sequential_state_q_reg[0]/Q
                         net (fo=30, routed)          0.415     1.117    dinorun/state_q[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I1_O)        0.045     1.162 f  dinorun/vga_red_o[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.149     1.311    dinorun/vga_red_o[3]_INST_0_i_1_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.356 r  dinorun/vga_red_o[3]_INST_0/O
                         net (fo=5, routed)           1.131     2.487    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.683 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.683    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.183ns  (logic 1.435ns (45.076%)  route 1.748ns (54.924%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561     0.561    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  dinorun/FSM_sequential_state_q_reg[0]/Q
                         net (fo=30, routed)          0.415     1.117    dinorun/state_q[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I1_O)        0.045     1.162 f  dinorun/vga_red_o[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.149     1.311    dinorun/vga_red_o[3]_INST_0_i_1_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.356 r  dinorun/vga_red_o[3]_INST_0/O
                         net (fo=5, routed)           1.184     2.540    vgaBlue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.743 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.743    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.186ns  (logic 1.664ns (52.211%)  route 1.523ns (47.789%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561     0.561    dinorun/clk_25_175_i
    SLICE_X53Y33         FDRE                                         r  dinorun/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  dinorun/FSM_sequential_state_q_reg[0]/Q
                         net (fo=30, routed)          0.506     1.208    dinorun/state_q[0]
    SLICE_X58Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.253 r  dinorun/digit1_o[3]_INST_0/O
                         net (fo=1, routed)           0.112     1.365    basys3_7seg_driver/digit1_i[3]
    SLICE_X58Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.410 r  basys3_7seg_driver/hex_decoder_i_6/O
                         net (fo=1, routed)           0.000     1.410    basys3_7seg_driver/hex_decoder_i_6_n_0
    SLICE_X58Y33         MUXF7 (Prop_muxf7_I1_O)      0.074     1.484 r  basys3_7seg_driver/hex_decoder_i_1/O
                         net (fo=7, routed)           0.243     1.727    basys3_7seg_driver/hex_decoder/d3
    SLICE_X62Y33         LUT4 (Prop_lut4_I1_O)        0.108     1.835 f  basys3_7seg_driver/hex_decoder/F_INST_0/O
                         net (fo=1, routed)           0.097     1.932    basys3_7seg_driver/segmentVal[5]
    SLICE_X62Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.977 r  basys3_7seg_driver/segments_o[5]_INST_0/O
                         net (fo=1, routed)           0.564     2.541    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.747 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.747    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mmcm_100_to_25_175
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm_100_to_25_175'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm_100_to_25_175 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575    21.575    mmcm_100_to_25_175/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    18.243 f  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    19.904    mmcm_100_to_25_175/inst/clkfbout_mmcm_100_to_25_175
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.000 f  mmcm_100_to_25_175/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    21.575    mmcm_100_to_25_175/inst/clkfbout_buf_mmcm_100_to_25_175
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm_100_to_25_175'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clkfbout_mmcm_100_to_25_175
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    mmcm_100_to_25_175/inst/clkfbout_buf_mmcm_100_to_25_175
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 1.591ns (25.425%)  route 4.668ns (74.575%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.943     5.384    game_synchronizer/async_data_i[2]
    SLICE_X56Y35         LUT3 (Prop_lut3_I2_O)        0.150     5.534 r  game_synchronizer/sync_data_q[2]_i_1/O
                         net (fo=1, routed)           0.725     6.259    game_synchronizer/p_3_out[2]
    SLICE_X49Y40         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.449     4.790    game_synchronizer/clk_sample_i
    SLICE_X49Y40         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.236ns  (logic 1.578ns (25.299%)  route 4.659ns (74.701%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=3, routed)           3.547     5.001    game_synchronizer/async_data_i[1]
    SLICE_X56Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.125 r  game_synchronizer/sync_data_q[1]_i_1/O
                         net (fo=2, routed)           1.111     6.236    game_synchronizer/p_3_out[1]
    SLICE_X46Y34         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.442     4.783    game_synchronizer/clk_sample_i
    SLICE_X46Y34         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[1]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.797ns  (logic 1.578ns (27.216%)  route 4.219ns (72.784%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=3, routed)           3.547     5.001    game_synchronizer/async_data_i[1]
    SLICE_X56Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.125 r  game_synchronizer/sync_data_q[1]_i_1/O
                         net (fo=2, routed)           0.672     5.797    game_synchronizer/p_3_out[1]
    SLICE_X52Y38         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.449     4.790    game_synchronizer/clk_sample_i
    SLICE_X52Y38         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]_replica/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.663ns  (logic 1.576ns (27.840%)  route 4.086ns (72.160%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=2, routed)           3.416     4.868    game_synchronizer/async_data_i[0]
    SLICE_X56Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.992 r  game_synchronizer/sync_data_q[0]_i_1/O
                         net (fo=1, routed)           0.671     5.663    game_synchronizer/p_3_out[0]
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.445     4.786    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer_25_175/sync_data_q_reg[0]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.418ns  (logic 1.575ns (29.074%)  route 3.843ns (70.926%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           2.999     4.450    synchronizer_25_175/async_data_i[0]
    SLICE_X48Y39         LUT4 (Prop_lut4_I2_O)        0.124     4.574 r  synchronizer_25_175/sync_data_q[0]_i_1/O
                         net (fo=6, routed)           0.844     5.418    synchronizer_25_175/sync_data_q[0]_i_1_n_0
    SLICE_X52Y41         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.451     4.792    synchronizer_25_175/clk_sample_i
    SLICE_X52Y41         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_2/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer_7seg/sync_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.417ns  (logic 1.575ns (29.077%)  route 3.842ns (70.923%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           3.842     5.293    synchronizer_7seg/async_data_i[0]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     5.417 r  synchronizer_7seg/sync_data_q[0]_i_1/O
                         net (fo=1, routed)           0.000     5.417    synchronizer_7seg/sync_data_q[0]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.505     4.846    synchronizer_7seg/clk_sample_i
    SLICE_X64Y27         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer_25_175/sync_data_q_reg[0]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.295ns  (logic 1.575ns (29.750%)  route 3.719ns (70.250%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           2.999     4.450    synchronizer_25_175/async_data_i[0]
    SLICE_X48Y39         LUT4 (Prop_lut4_I2_O)        0.124     4.574 r  synchronizer_25_175/sync_data_q[0]_i_1/O
                         net (fo=6, routed)           0.721     5.295    synchronizer_25_175/sync_data_q[0]_i_1_n_0
    SLICE_X51Y32         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.444     4.785    synchronizer_25_175/clk_sample_i
    SLICE_X51Y32         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_4/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer_25_175/sync_data_q_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.289ns  (logic 1.575ns (29.781%)  route 3.714ns (70.219%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           2.999     4.450    synchronizer_25_175/async_data_i[0]
    SLICE_X48Y39         LUT4 (Prop_lut4_I2_O)        0.124     4.574 r  synchronizer_25_175/sync_data_q[0]_i_1/O
                         net (fo=6, routed)           0.715     5.289    synchronizer_25_175/sync_data_q[0]_i_1_n_0
    SLICE_X49Y30         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.440     4.781    synchronizer_25_175/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer_25_175/sync_data_q_reg[0]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 1.575ns (30.799%)  route 3.539ns (69.201%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           2.999     4.450    synchronizer_25_175/async_data_i[0]
    SLICE_X48Y39         LUT4 (Prop_lut4_I2_O)        0.124     4.574 r  synchronizer_25_175/sync_data_q[0]_i_1/O
                         net (fo=6, routed)           0.540     5.114    synchronizer_25_175/sync_data_q[0]_i_1_n_0
    SLICE_X55Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.450     4.791    synchronizer_25_175/clk_sample_i
    SLICE_X55Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_1/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer_25_175/sync_data_q_reg[0]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.071ns  (logic 1.575ns (31.062%)  route 3.496ns (68.938%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           2.999     4.450    synchronizer_25_175/async_data_i[0]
    SLICE_X48Y39         LUT4 (Prop_lut4_I2_O)        0.124     4.574 r  synchronizer_25_175/sync_data_q[0]_i_1/O
                         net (fo=6, routed)           0.497     5.071    synchronizer_25_175/sync_data_q[0]_i_1_n_0
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.449     4.790    synchronizer_25_175/clk_sample_i
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_3/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.222ns (15.751%)  route 1.187ns (84.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=3, routed)           1.187     1.409    game_synchronizer/async_data_i[1]
    SLICE_X46Y34         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     1.955    game_synchronizer/clk_sample_i
    SLICE_X46Y34         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.221ns (14.060%)  route 1.348ns (85.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=2, routed)           1.348     1.569    game_synchronizer/async_data_i[0]
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.830     1.957    game_synchronizer/clk_sample_i
    SLICE_X50Y33         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer_25_175/sync_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.675ns  (logic 0.264ns (15.775%)  route 1.411ns (84.225%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           1.411     1.630    synchronizer_25_175/async_data_i[0]
    SLICE_X48Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.675 r  synchronizer_25_175/sync_data_q[0]_i_1/O
                         net (fo=6, routed)           0.000     1.675    synchronizer_25_175/sync_data_q[0]_i_1_n_0
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.834     1.961    synchronizer_25_175/clk_sample_i
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.686ns  (logic 0.210ns (12.428%)  route 1.476ns (87.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.476     1.686    game_synchronizer/async_data_i[2]
    SLICE_X49Y40         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.835     1.962    game_synchronizer/clk_sample_i
    SLICE_X49Y40         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.222ns (12.170%)  route 1.601ns (87.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=3, routed)           1.601     1.823    game_synchronizer/async_data_i[1]
    SLICE_X52Y38         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.835     1.962    game_synchronizer/clk_sample_i
    SLICE_X52Y38         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]_replica/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer_25_175/sync_data_q_reg[0]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.264ns (14.315%)  route 1.582ns (85.685%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           1.411     1.630    synchronizer_25_175/async_data_i[0]
    SLICE_X48Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.675 r  synchronizer_25_175/sync_data_q[0]_i_1/O
                         net (fo=6, routed)           0.171     1.846    synchronizer_25_175/sync_data_q[0]_i_1_n_0
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.834     1.961    synchronizer_25_175/clk_sample_i
    SLICE_X48Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_3/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer_25_175/sync_data_q_reg[0]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.903ns  (logic 0.264ns (13.884%)  route 1.639ns (86.116%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           1.411     1.630    synchronizer_25_175/async_data_i[0]
    SLICE_X48Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.675 r  synchronizer_25_175/sync_data_q[0]_i_1/O
                         net (fo=6, routed)           0.228     1.903    synchronizer_25_175/sync_data_q[0]_i_1_n_0
    SLICE_X55Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.835     1.962    synchronizer_25_175/clk_sample_i
    SLICE_X55Y39         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_1/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer_25_175/sync_data_q_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.966ns  (logic 0.264ns (13.441%)  route 1.702ns (86.559%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           1.411     1.630    synchronizer_25_175/async_data_i[0]
    SLICE_X48Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.675 r  synchronizer_25_175/sync_data_q[0]_i_1/O
                         net (fo=6, routed)           0.291     1.966    synchronizer_25_175/sync_data_q[0]_i_1_n_0
    SLICE_X49Y30         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     1.953    synchronizer_25_175/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer_25_175/sync_data_q_reg[0]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.971ns  (logic 0.264ns (13.409%)  route 1.706ns (86.591%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           1.411     1.630    synchronizer_25_175/async_data_i[0]
    SLICE_X48Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.675 r  synchronizer_25_175/sync_data_q[0]_i_1/O
                         net (fo=6, routed)           0.296     1.971    synchronizer_25_175/sync_data_q[0]_i_1_n_0
    SLICE_X51Y32         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.829     1.956    synchronizer_25_175/clk_sample_i
    SLICE_X51Y32         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_4/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer_25_175/sync_data_q_reg[0]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.264ns (13.084%)  route 1.756ns (86.916%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           1.411     1.630    synchronizer_25_175/async_data_i[0]
    SLICE_X48Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.675 r  synchronizer_25_175/sync_data_q[0]_i_1/O
                         net (fo=6, routed)           0.345     2.020    synchronizer_25_175/sync_data_q[0]_i_1_n_0
    SLICE_X52Y41         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     1.963    synchronizer_25_175/clk_sample_i
    SLICE_X52Y41         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]_replica_2/C





