POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,LOOPNZ,ADD,OR,OR,ADD,ADD,ADD,ADD,ADD,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,TEST,ADD,ADD,ADC,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,ADD,PUSH,ADD,ADD,DB,ADD,NOP,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JZ,JS,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,AND,ADD,JB,JB,ADD,ADD,DB,ADD,ADD,ADD,AND,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,INS,OUTS,MOVSXD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,MOVSXD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SBB,ADD,JAE,ADD,ADD,ADD,JB,ADD,JO,ADD,ADD,JAE,ADD,OR,DB,JB,ADD,JO,ADD,DB,ADD,ADD,DB,JB,ADD,JO,ADD,DB,ADD,ADD,OUTS,DB,ADD,OR,DB,ADD,OR,OUTS,OR,ADD,JB,ADD,JO,ADD,ADD,OR,OR,OUTS,OR,ADD,JB,ADD,JO,ADD,ADD,ADC,ADD,SUB,ADD,DB,FIADD,FIADD,SUB,ADD,ADD,ADD,ADD,OUTS,OUTS,ADD,ADD,ADD,ADC,ADD,STOSB,ADD,ADD,ADD,ADC,SUB,ADD,OR,DB,OUTS,OR,ADD,OR,ADC,DB,ADC,CMP,DB,ADC,DB,OR,OUTS,OR,ADD,JB,ADD,JO,OR,ADD,SUB,OR,ADD,OR,ADC,SUB,OR,OR,OUTS,OR,ADD,JB,ADD,JO,OR,ADD,SUB,SBB,ADC,MOV,ADD,ADD,ADD,ADD,OUTS,DB,ADD,OR,MOV,ADD,ADC,DB,POP,ADC,ADC,ADC,MOV,TEST,DB,DB,POP,ADC,ADC,ADC,MOV,JO,DB,JMP,ADD,ADC,ADD,ADD,ADD,ADC,POP,ADD,ADD,SUB,ADD,OR,OUTS,OR,ADD,OR,OR,XOR,OR,AND,ADD,OR,MOV,XCHG,OR,POP,DB,MOV,DB,DB,POP,MOVSXD,INC,ADD,POP,SHL,OR,POP,OR,ADD,SUB,ADD,ADC,ADD,SUB,ADD,ADD,POP,SBB,ADD,RETF,ADD,ADD,XCHG,ADD,ADD,JAE,INS,PUSH,JAE,JNZ,MOVSXD,PUSH,JAE,JNZ,MOVSXD,DB,DB,JB,AND,MOVSXD,INS,IMUL,JAE,OUTS,OUTS,CMP,XOR,XOR,JNZ,JZ,JB,CMP,JB,INS,SUB,PUSH,JNZ,INS,IMUL,IMUL,DB,DB,DB,DB,XOR,CMP,XOR,XOR,CMP,PUSH,JNS,JZ,INS,PUSH,JAE,JNZ,MOVSXD,PUSH,JNZ,JZ,INS,PUSH,JAE,JNZ,MOVSXD,JZ,ADD,ADD,ADD,ADD,ADD,ADD,PUSH,PUSH,INT1,CWDE,MOV,ADC,ADD,ADD,ADD,INS,ADD,JB,ADD,ADD,ADD,ADD,ADD,JB,ADD,ADD,LEA,NOP,ADD,ADD,ADD,ADD,RET,MOV,RET,ADD,ADD,ADD,SBB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,INS,CMP,OR,ADD,DB,DB,RET,ADD,MOV,RET,LEA,RET,RET,LEA,PUSH,PUSH,JB,OR,DB,DB,DB,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,SYSRET,ADD,ADD,JG,RET,MOV,LOOP,XCHG,RET,TEST,LOOP,XCHG,RET,TEST,LOOP,XCHG,RET,TEST,DB,MOV,LOOP,XCHG,RET,MOVSB,XOR,MOV,TEST,MOV,AND,TEST,ADC,CMP,RET,TEST,XCHG,LOOP,XCHG,RET,TEST,RET,TEST,LOOP,XCHG,RET,JZ,RET,ADC,ADC,RET,TEST,MOV,LOOP,XCHG,RET,TEST,MOVSXD,LOOP,XCHG,RET,TEST,ADD,ADD,ADD,JZ,SBB,ADD,ADD,PUSH,ADD,ADD,ADD,XCHG,SUB,ADD,ADD,ADD,RET,MOV