===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 19.1328 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.2703 ( 17.7%)    4.2703 ( 22.3%)  FIR Parser
   10.9578 ( 45.5%)    7.6853 ( 40.2%)  'firrtl.circuit' Pipeline
    0.6453 (  2.7%)    0.6453 (  3.4%)    CreateSiFiveMetadata
    2.0008 (  8.3%)    1.0016 (  5.2%)    'firrtl.module' Pipeline
    1.8143 (  7.5%)    0.9081 (  4.7%)      CSE
    0.0012 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1819 (  0.8%)    0.0932 (  0.5%)      LowerCHIRRTL
    0.1270 (  0.5%)    0.1270 (  0.7%)    InferWidths
    0.7921 (  3.3%)    0.7921 (  4.1%)    InferResets
    0.0436 (  0.2%)    0.0436 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0421 (  0.2%)    0.0421 (  0.2%)    PrefixModules
    0.6671 (  2.8%)    0.6671 (  3.5%)    LowerFIRRTLTypes
    3.0143 ( 12.5%)    1.5104 (  7.9%)    'firrtl.module' Pipeline
    1.1692 (  4.9%)    0.6110 (  3.2%)      ExpandWhens
    1.8406 (  7.6%)    0.9502 (  5.0%)      Canonicalizer
    0.5189 (  2.2%)    0.5189 (  2.7%)    Inliner
    1.6077 (  6.7%)    1.6077 (  8.4%)    IMConstProp
    0.0468 (  0.2%)    0.0468 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.5313 (  6.4%)    0.7670 (  4.0%)    'firrtl.module' Pipeline
    1.5283 (  6.3%)    0.7652 (  4.0%)      Canonicalizer
    1.2505 (  5.2%)    1.2505 (  6.5%)  LowerFIRRTLToHW
    0.2921 (  1.2%)    0.2921 (  1.5%)  HWMemSimImpl
    3.3547 ( 13.9%)    1.6782 (  8.8%)  'hw.module' Pipeline
    0.0818 (  0.3%)    0.0452 (  0.2%)    HWCleanup
    0.9104 (  3.8%)    0.4630 (  2.4%)    CSE
    0.0027 (  0.0%)    0.0020 (  0.0%)      (A) DominanceInfo
    1.8869 (  7.8%)    0.9474 (  5.0%)    Canonicalizer
    0.4442 (  1.8%)    0.2298 (  1.2%)    PrettifyVerilog
    0.0187 (  0.1%)    0.0096 (  0.1%)    HWLegalizeModules
    0.5347 (  2.2%)    0.5347 (  2.8%)  HWLegalizeNames
    3.4138 ( 14.2%)    3.4138 ( 17.8%)  ExportVerilog
    0.0050 (  0.0%)    0.0050 (  0.0%)  Rest
   24.0819 (100.0%)   19.1328 (100.0%)  Total

{
  totalTime: 19.167,
  maxMemory: 847835136
}
