
---------- Begin Simulation Statistics ----------
final_tick                                18719760000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    431                       # Simulator instruction rate (inst/s)
host_mem_usage                                8022028                       # Number of bytes of host memory used
host_op_rate                                      440                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20120.68                       # Real time elapsed on the host
host_tick_rate                                 758796                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8666840                       # Number of instructions simulated
sim_ops                                       8862172                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015267                       # Number of seconds simulated
sim_ticks                                 15267490625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.291920                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  435214                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               447328                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                598                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5332                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            457141                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4163                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5464                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1301                       # Number of indirect misses.
system.cpu.branchPred.lookups                  499861                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16430                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          772                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3086523                       # Number of instructions committed
system.cpu.committedOps                       3132637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.028218                       # CPI: cycles per instruction
system.cpu.discardedOps                         14480                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1751700                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            105728                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           820010                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2768626                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.330227                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      529                       # number of quiesce instructions executed
system.cpu.numCycles                          9346664                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       529                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2179679     69.58%     69.58% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1681      0.05%     69.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 110965      3.54%     73.18% # Class of committed instruction
system.cpu.op_class_0::MemWrite                840312     26.82%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3132637                       # Class of committed instruction
system.cpu.quiesceCycles                     15081321                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6578038                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          979                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        769337                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              242487                       # Transaction distribution
system.membus.trans_dist::ReadResp             244606                       # Transaction distribution
system.membus.trans_dist::WriteReq             145409                       # Transaction distribution
system.membus.trans_dist::WriteResp            145409                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          371                       # Transaction distribution
system.membus.trans_dist::WriteClean               85                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1683                       # Transaction distribution
system.membus.trans_dist::ReadExReq               193                       # Transaction distribution
system.membus.trans_dist::ReadExResp              193                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1776                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           343                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       382482                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        382482                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         5083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         5083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       766591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       777472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       764964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       764964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1547519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       113664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       113664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        62080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12083                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        79963                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     24478588                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     24478588                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24672215                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1155375                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000859                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029289                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1154383     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     992      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1155375                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1969299684                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10946499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4858140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2075625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9021275                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1485805435                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            9613500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4292519                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1073130                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5365649                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1073130                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4292519                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5365649                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5365649                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5365649                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10731299                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       292864                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       292864                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       499966                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       499966                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1503234                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1511426                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1585660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12083                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24051716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24182788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25244335                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2670827875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             17.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2145388557                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         14.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1379326000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4292519                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3219390                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4292519                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11804428                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4292519                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3219390                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7511909                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4292519                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7511909                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7511909                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19316337                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3219390                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7511909                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10731299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3219390                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1106927                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4326317                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3219390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10731299                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1106927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      15057615                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       241938                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       241938                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       140544                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       140544                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       747522                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       764964                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23920644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     24478588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       470295                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       470295    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       470295                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1115018000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1350223000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    784786989                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17170078                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      8585039                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    810542106                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     21462597                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     21486963                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     42949560                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    806249586                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     38657040                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      8585039                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    853491665                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8650752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26017796                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15400964                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25493508                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       270336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4583425                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       481281                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3004417                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      4292519                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1128932869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    566612563                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4292519                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1704130472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    661047991                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1008742326                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1669790316                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      4292519                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1789980860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1575354889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4292519                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3373920788                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       113664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       115072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       113664                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       113664                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1776                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1798                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      7444838                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        92222                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        7537060                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      7444838                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      7444838                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      7444838                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        92222                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       7537060                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15269892                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15516668                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8650752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9024000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       238593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              242452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          456                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       135168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             141000                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     12901924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1000157287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1106927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2154644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1016320781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1911513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17170078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    566612563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4292519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1073130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            591059803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1911513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     30072001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1566769850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4292519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1073130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1106927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2154644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1607380584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    373573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003180392000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          211                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          211                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              438514                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             149769                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      242452                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     141000                       # Number of write requests accepted
system.mem_ctrls.readBursts                    242452                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   141000                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    191                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8800                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7815958970                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1211305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14175310220                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32262.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58512.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       196                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   226004                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  131278                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                242450                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               141000                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  213674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    396                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.852861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.342379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.226768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          543      2.09%      2.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          646      2.49%      4.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          405      1.56%      6.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          378      1.45%      7.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          447      1.72%      9.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          371      1.43%     10.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          410      1.58%     12.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          389      1.50%     13.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22400     86.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25989                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1148.274882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    964.746471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             74     35.07%     35.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.47%     35.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           44     20.85%     56.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.47%     56.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            3      1.42%     58.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           80     37.91%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.47%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            7      3.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           211                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     668.289100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    302.221286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    468.763284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             56     26.54%     26.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      1.42%     27.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      4.27%     32.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.95%     33.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.42%     34.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.95%     35.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.47%     36.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.47%     36.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.47%     36.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.47%     37.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.47%     37.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      3.32%     41.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          124     58.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           211                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15504704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9024576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15516668                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9024000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1015.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       591.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1016.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    591.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15267327500                       # Total gap between requests
system.mem_ctrls.avgGap                      39815.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15257860                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        32704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30784                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8650752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12901923.756707727909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 999369207.079503297806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1106927.157520360313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2142067.796422832180                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2016310.391544779530                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17170077.679350137711                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 566612563.418554544449                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4292519.419837534428                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1006059.239024422248                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       238593                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          456                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       135168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    179674375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13954033515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19604855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21997475                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11708823125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29025710750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 230807193250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    732363000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     43096375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58335.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58484.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     73980.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42796.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25677243.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7086355.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1707557.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    715198.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    168345.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9933842800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    825930000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4508657110                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1058                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           529                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17818602.079395                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    107673804.073980                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          529    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1178625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545283250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             529                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9293719500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9426040500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1511957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1511957                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1511957                       # number of overall hits
system.cpu.icache.overall_hits::total         1511957                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1776                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1776                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1776                       # number of overall misses
system.cpu.icache.overall_misses::total          1776                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     78763125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78763125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     78763125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78763125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1513733                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1513733                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1513733                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1513733                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001173                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001173                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001173                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001173                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44348.606419                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44348.606419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44348.606419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44348.606419                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1776                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1776                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1776                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1776                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     76016125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76016125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     76016125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     76016125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001173                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001173                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001173                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001173                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42801.872185                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42801.872185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42801.872185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42801.872185                       # average overall mshr miss latency
system.cpu.icache.replacements                   1531                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1511957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1511957                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1776                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1776                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     78763125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78763125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1513733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1513733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44348.606419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44348.606419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1776                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1776                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     76016125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76016125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001173                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001173                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42801.872185                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42801.872185                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.822790                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4447                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1531                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.904637                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.822790                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.898091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.898091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3029242                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3029242                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       181935                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           181935                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       181935                       # number of overall hits
system.cpu.dcache.overall_hits::total          181935                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          704                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            704                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          704                       # number of overall misses
system.cpu.dcache.overall_misses::total           704                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52862750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52862750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52862750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52862750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       182639                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       182639                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       182639                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       182639                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003855                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003855                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003855                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003855                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75089.133523                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75089.133523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75089.133523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75089.133523                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          371                       # number of writebacks
system.cpu.dcache.writebacks::total               371                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          168                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          536                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          536                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          536                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          536                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39722500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39722500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39722500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39722500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11826375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11826375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002935                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002935                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002935                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002935                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74109.141791                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74109.141791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74109.141791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74109.141791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2184.406169                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2184.406169                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    523                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       112073                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          112073                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          346                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           346                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26709875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26709875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       112419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       112419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77196.170520                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77196.170520                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          549                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          549                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26010625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26010625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11826375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11826375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75832.725948                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75832.725948                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21541.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21541.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        69862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          69862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          358                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          358                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26152875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26152875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        70220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        70220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73052.723464                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73052.723464                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          165                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          165                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4865                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4865                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13711875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13711875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002749                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002749                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71045.984456                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71045.984456                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       382482                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       382482                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3990107500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3990107500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10432.144519                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10432.144519                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        73603                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        73603                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       308879                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       308879                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3854091059                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3854091059                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12477.672678                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12477.672678                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           479.240079                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               12771                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               608                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.004934                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   479.240079                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.936016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.936016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          207                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3790948                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3790948                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18719760000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                18719846875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    431                       # Simulator instruction rate (inst/s)
host_mem_usage                                8022028                       # Number of bytes of host memory used
host_op_rate                                      440                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20120.77                       # Real time elapsed on the host
host_tick_rate                                 758797                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8666849                       # Number of instructions simulated
sim_ops                                       8862187                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015268                       # Number of seconds simulated
sim_ticks                                 15267577500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.291497                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  435216                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               447332                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                599                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5334                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            457141                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4163                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5464                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1301                       # Number of indirect misses.
system.cpu.branchPred.lookups                  499867                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16432                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          772                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3086532                       # Number of instructions committed
system.cpu.committedOps                       3132652                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.028254                       # CPI: cycles per instruction
system.cpu.discardedOps                         14487                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1751717                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            105728                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           820012                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2768721                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.330223                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      529                       # number of quiesce instructions executed
system.cpu.numCycles                          9346803                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       529                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2179687     69.58%     69.58% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1681      0.05%     69.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 110971      3.54%     73.18% # Class of committed instruction
system.cpu.op_class_0::MemWrite                840312     26.82%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3132652                       # Class of committed instruction
system.cpu.quiesceCycles                     15081321                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6578082                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          979                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        769339                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              242487                       # Transaction distribution
system.membus.trans_dist::ReadResp             244607                       # Transaction distribution
system.membus.trans_dist::WriteReq             145409                       # Transaction distribution
system.membus.trans_dist::WriteResp            145409                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          372                       # Transaction distribution
system.membus.trans_dist::WriteClean               85                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1683                       # Transaction distribution
system.membus.trans_dist::ReadExReq               193                       # Transaction distribution
system.membus.trans_dist::ReadExResp              193                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1776                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           344                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       382482                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        382482                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         5083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         5083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       766594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       777475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       764964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       764964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1547522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       113664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       113664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        62208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12083                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        80091                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     24478588                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     24478588                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24672343                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1155376                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000859                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029289                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1154384     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     992      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1155376                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1969307059                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10946499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4858140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2075625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9027025                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1485805435                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            9613500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4292495                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1073124                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5365619                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1073124                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4292495                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5365619                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5365619                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5365619                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10731237                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       292864                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       292864                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       499966                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       499966                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1503234                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1511426                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1585660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12083                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24051716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24182788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25244335                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2670827875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             17.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2145388557                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         14.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1379326000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4292495                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3219371                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4292495                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11804361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4292495                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3219371                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7511866                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4292495                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7511866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7511866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19316227                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3219371                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7511866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10731237                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3219371                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1106921                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4326292                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3219371                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10731237                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1106921                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      15057530                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       241938                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       241938                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       140544                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       140544                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       747522                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       764964                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23920644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     24478588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       470295                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       470295    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       470295                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1115018000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1350223000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    784782524                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17169980                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      8584990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    810537494                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     21462475                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     21486840                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     42949315                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    806244999                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     38656820                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      8584990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    853486809                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8650752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26017796                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15400964                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25493508                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       270336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4583425                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       481281                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3004417                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      4292495                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1128926446                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    566609339                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4292495                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1704120775                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    661044229                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1008736586                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1669780815                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      4292495                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1789970675                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1575345925                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4292495                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3373901590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       113664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       115072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       113664                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       113664                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1776                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1798                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      7444796                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        92222                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        7537018                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      7444796                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      7444796                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      7444796                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        92222                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       7537018                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15269892                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15516732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8650752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9024064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       238593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              242453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          457                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       135168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             141001                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     12901850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1000151596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1106921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2158823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1016319190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1915694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17169980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    566609339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4292495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1073124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            591060632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1915694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     30071830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1566760935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4292495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1073124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1106921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2158823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1607379822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    373573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003180392000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          211                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          211                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              438517                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             149769                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      242453                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     141001                       # Number of write requests accepted
system.mem_ctrls.readBursts                    242453                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   141001                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    191                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8800                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7815958970                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1211310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14175336470                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32262.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58512.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       196                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   226005                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  131278                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                242451                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               141001                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  213674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    396                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.852861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.342379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.226768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          543      2.09%      2.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          646      2.49%      4.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          405      1.56%      6.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          378      1.45%      7.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          447      1.72%      9.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          371      1.43%     10.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          410      1.58%     12.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          389      1.50%     13.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22400     86.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25989                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1148.274882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    964.746471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             74     35.07%     35.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.47%     35.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           44     20.85%     56.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.47%     56.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            3      1.42%     58.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           80     37.91%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.47%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            7      3.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           211                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     668.289100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    302.221286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    468.763284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             56     26.54%     26.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      1.42%     27.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      4.27%     32.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.95%     33.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.42%     34.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.95%     35.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.47%     36.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.47%     36.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.47%     36.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.47%     37.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.47%     37.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      3.32%     41.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          124     58.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           211                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15504768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9024576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15516732                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9024064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1015.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       591.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1016.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    591.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15267705000                       # Total gap between requests
system.mem_ctrls.avgGap                      39816.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15257860                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        32768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30784                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8650752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12901850.342662416399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 999363520.506118178368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1106920.858924737666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2146247.497351822909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2016298.918410598999                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17169979.978814583272                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 566609339.300881147385                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4292494.994703645818                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1006053.514383666916                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       238593                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          457                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       135168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    179674375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13954033515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19604855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22023725                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11708823125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29025710750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 230807193250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    732363000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     43096375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58335.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58484.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     73980.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42764.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25621057.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7086355.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1707557.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    715198.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    168345.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9933842800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    825930000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4508743985                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1058                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           529                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17818602.079395                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    107673804.073980                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          529    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1178625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545283250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             529                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9293806375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9426040500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1511969                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1511969                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1511969                       # number of overall hits
system.cpu.icache.overall_hits::total         1511969                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1776                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1776                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1776                       # number of overall misses
system.cpu.icache.overall_misses::total          1776                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     78763125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78763125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     78763125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78763125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1513745                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1513745                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1513745                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1513745                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001173                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001173                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001173                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001173                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44348.606419                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44348.606419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44348.606419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44348.606419                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1776                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1776                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1776                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1776                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     76016125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76016125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     76016125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     76016125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001173                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001173                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001173                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001173                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42801.872185                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42801.872185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42801.872185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42801.872185                       # average overall mshr miss latency
system.cpu.icache.replacements                   1531                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1511969                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1511969                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1776                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1776                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     78763125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78763125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1513745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1513745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44348.606419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44348.606419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1776                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1776                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     76016125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76016125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001173                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001173                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42801.872185                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42801.872185                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.822802                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2996528                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1993                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1503.526342                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.822802                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.898091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.898091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3029266                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3029266                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       181939                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           181939                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       181939                       # number of overall hits
system.cpu.dcache.overall_hits::total          181939                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          705                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            705                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          705                       # number of overall misses
system.cpu.dcache.overall_misses::total           705                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52923375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52923375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52923375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52923375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       182644                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       182644                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       182644                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       182644                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003860                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003860                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003860                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003860                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75068.617021                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75068.617021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75068.617021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75068.617021                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          372                       # number of writebacks
system.cpu.dcache.writebacks::total               372                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          168                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          537                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          537                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39781625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39781625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39781625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39781625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11826375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11826375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002940                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002940                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002940                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002940                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74081.238361                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74081.238361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74081.238361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74081.238361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2184.406169                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2184.406169                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    524                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       112077                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          112077                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26770500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26770500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       112424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       112424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77148.414986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77148.414986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          549                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          549                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26069750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26069750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11826375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11826375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75784.156977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75784.156977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21541.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21541.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        69862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          69862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          358                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          358                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26152875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26152875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        70220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        70220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73052.723464                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73052.723464                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          165                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          165                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4865                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4865                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13711875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13711875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002749                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002749                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71045.984456                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71045.984456                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       382482                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       382482                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3990107500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3990107500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10432.144519                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10432.144519                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        73603                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        73603                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       308879                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       308879                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3854091059                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3854091059                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12477.672678                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12477.672678                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           479.239856                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              187508                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1049                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.749285                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   479.239856                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.936015                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.936015                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          206                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3790969                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3790969                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18719846875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
