import cocotb
from cocotb.clock import Clock
from cocotb.triggers import RisingEdge, FallingEdge, ReadOnly , Timer

import harness_library as hrs_lb
import random

# AXI Write Helper Function
async def axi_write(dut, awaddr, wdata, wstrb=None):

    wstrb_width = len(dut.wstrb_i)  # Get the width of wstrb_i
    if wstrb is None:
        # Generate default wstrb to enable all valid bytes
        wstrb = (1 << wstrb_width) - 1

    # Mask wstrb to match the actual width of wstrb_i
    adjusted_wstrb = wstrb & ((1 << wstrb_width) - 1)

    dut.awaddr_i.value = awaddr
    dut.awvalid_i.value = 1
    dut.wdata_i.value = wdata & ((1 << len(dut.wdata_i)) - 1)  # Mask wdata to DATA_WIDTH
    dut.wstrb_i.value = adjusted_wstrb
    dut.wvalid_i.value = 1
    dut.bready_i.value = 1

    # Wait for the write response
    while not dut.bvalid_o.value:
        await RisingEdge(dut.clk_i)
        dut.awvalid_i.value = 0
        dut.wvalid_i.value = 0
        dut.bready_i.value = 0

    # Check the write response
    if dut.bresp_o.value != 0:
        dut._log.error(f"Write operation failed: addr={hex(awaddr)}, data={hex(wdata)}, strb={bin(wstrb)}")
    else:
        dut._log.info(f"Write operation succeeded: addr={hex(awaddr)}, data={hex(wdata)}, strb={bin(wstrb)}")
    await RisingEdge(dut.clk_i)

 

# AXI Read Helper Function
async def axi_read(dut, araddr):

    dut.araddr_i.value = araddr
    dut.arvalid_i.value = 1
    dut.rready_i.value = 1
    await RisingEdge(dut.clk_i)
    await RisingEdge(dut.clk_i)
    rdata = dut.rdata_o.value
    assert dut.rresp_o.value == 0, f"Read response error: {dut.rresp_o.value}"

    return rdata
# Test CTRL_START
async def test_ctrl_start(dut, awaddr, start_value,wstrb_all_one):
    """
    Test CTRL_START: Verifies that the start signal is set correctly.
    """
    await axi_write(dut, awaddr, start_value, wstrb_all_one)
    await RisingEdge(dut.clk_i)
    await RisingEdge(dut.clk_i)
    assert (
        dut.start_o.value == start_value
    ), f"CTRL_START failed: expected={start_value}, got={dut.start_o.value}"
    dut._log.info(f"CTRL_START test passed: start_value={start_value}")

async def test_ctrl_done(dut, done_addr,wstrb_all_ones):

    # Step 1: Simulate the DONE signal
    dut.done_i.value = 1  # Assert done
    await RisingEdge(dut.clk_i)
    dut.done_i.value = 0  # Deassert done

    # Step 2: Read CTRL_DONE to verify it is set
    rdata = await axi_read(dut, done_addr)
    rdata = int(rdata)  # Convert LogicArray to int
    if rdata & 0x1 != 1:
        dut._log.error(f"CTRL_DONE set test failed: expected=1, got={rdata & 0x1}")
        assert False, "CTRL_DONE set test failed"
    else:
        dut._log.info(f"CTRL_DONE set test passed: expected=1, got={rdata & 0x1}")

    # Step 3: Clear CTRL_DONE using axi_write
    await axi_write(dut, done_addr, 1, wstrb_all_ones)  # Write '1' to clear CTRL_DONE
    # Add delay to ensure proper processing
    for _ in range(5):
        await RisingEdge(dut.clk_i)

    # Step 4: Read CTRL_DONE to verify it is cleared
    rdata = await axi_read(dut, done_addr)
    rdata = int(rdata)  # Convert LogicArray to int
    if rdata & 0x1 != 0:
        dut._log.error(f"CTRL_DONE clear test failed: expected=0, got={rdata & 0x1}")
        assert False, "CTRL_DONE clear test failed"
    else:
        dut._log.info(f"CTRL_DONE clear test passed: expected=0, got={rdata & 0x1}")

async def test_ctrl_writeback(dut, writeback_addr, writeback_value,wstrb_all_ones):

    # Step 1: Calculate the expected data
    expected_data = writeback_value & 0x1  # Only the LSB is relevant for writeback

    # Step 2: Write to the CTRL_WRITEBACK register
    await axi_write(dut, writeback_addr, expected_data, wstrb_all_ones)  # Write the value with all strobes enabled
    # Add delay to ensure proper processing
    for _ in range(4):
        await RisingEdge(dut.clk_i)
    # Step 3: Verify the writeback_o signal
    if dut.writeback_o.value != expected_data:
        dut._log.error(f"CTRL_WRITEBACK test failed: expected={expected_data}, got={dut.writeback_o.value}")
        assert False, f"CTRL_WRITEBACK test failed: expected={expected_data}, got={dut.writeback_o.value}"
    else:
        dut._log.info(f"CTRL_WRITEBACK test passed: expected={expected_data}, got={dut.writeback_o.value}")

async def test_ctrl_id(dut, id_addr, expected_id_value):

    expected_id_value = expected_id_value& ((1 << len(dut.wdata_i)) - 1) 
    # Step 1: Read the CTRL_ID register
    dut.araddr_i.value = id_addr
    dut.arvalid_i.value = 1
    dut.rready_i.value = 1
    await RisingEdge(dut.clk_i)
    await RisingEdge(dut.clk_i)
    await RisingEdge(dut.clk_i)

    # Step 2: Wait for the read data to be valid
    while not dut.rvalid_o.value:
        await RisingEdge(dut.clk_i)

    # Step 3: Read the CTRL_ID value
    rdata = int(dut.rdata_o.value)

    # Step 4: Verify the read value matches the expected value
    if rdata == expected_id_value:
        dut._log.info(f"CTRL_ID test passed: expected={hex(expected_id_value)}, got={hex(rdata)}")
    else:
        dut._log.error(f"CTRL_ID test failed: expected={hex(expected_id_value)}, got={hex(rdata)}")
        assert False, f"CTRL_ID test failed: expected={hex(expected_id_value)}, got={hex(rdata)}"

    # Step 5: Deassert rready
    dut.rready_i.value = 0

async def test_partial_write_invalid_strobe(dut, beat_addr, random_data, invalid_strobe):
    """
    Test partial write with an invalid strobe and verify that bresp_next = AXI_RESP_OK
    and beat_o retains its previous value.
    Args:
        dut: The DUT instance.
        beat_addr: The address of the CTRL_BEAT register.
        random_data: Random data to write.
        invalid_strobe: The invalid write strobe value.
    """
    # Step 1: Record the initial value of beat_o
    prev_rdata_value = int(dut.rdata_o.value)

    # Step 2: Perform a partial write with invalid strobe
    await axi_write(dut, beat_addr, random_data, invalid_strobe)

    # Step 3: Check bresp_o for AXI_RESP_OK
    while not dut.bvalid_o.value:
        await RisingEdge(dut.clk_i)
    assert (
        dut.bresp_o.value == 0
    ), f"Partial write failed: expected AXI_RESP_OK, got={dut.bresp_o.value}"
    dut._log.info("Partial write response is OK (AXI_RESP_OK).")

    read_data = await axi_read(dut, beat_addr)
    assert (
        int(read_data) == prev_rdata_value
    ), f"Partial write corrupted the register: expected={prev_beat_value}, got={int(read_data)}"
    dut._log.info(f"Partial write did not affect the register: read_data={int(read_data)}")


@cocotb.test()
async def test_axi_register(dut):
    ADDR_WIDTH = int(dut.ADDR_WIDTH.value)
    DATA_WIDTH = int(dut.DATA_WIDTH.value)

    # Start the clock with a 10ns time period (100 MHz clock)
    cocotb.start_soon(Clock(dut.clk_i, 10, units='ns').start())
    
    # Initialize the DUT signals with default 0
    await hrs_lb.dut_init(dut)
    # Reset the DUT rst_n signal
    await hrs_lb.reset_dut(dut.rst_n_i, duration_ns=10, active=True)

    await RisingEdge(dut.clk_i) 
    
    # Define Constants
    CTRL_BEAT = 0x100
    CTRL_START = 0x200
    CTRL_DONE = 0x300
    CTRL_WRITEBACK = 0x400
    CTRL_ID = 0x500
    ID_VALUE = 0x00010001

    wstrb_all_ones = (1 << (DATA_WIDTH // 8)) - 1  # All bits of wstrb set to 1

    # Generate random data and use all-ones wstrb
    for i in range(10):  # Perform 10 tests
        # Generate random data
        random_data = random.randint(0, (1 << DATA_WIDTH) - 1)
        # Calculate expected data
        expected_data = random_data & 0xFFFFF  # Retain only the lower 20 bits
        expected_data = expected_data | (0 << 20)  # Set upper 12 bits to 0
        # Write random data
        await axi_write(dut, CTRL_BEAT, random_data, wstrb_all_ones)

        # Add delay to ensure proper processing
        for _ in range(5):
            await RisingEdge(dut.clk_i)

        # Read back and verify
        rdata = await axi_read(dut, CTRL_BEAT)

        # Log read operation details
        dut._log.info(f"Test {i}: Read Data: {hex(int(rdata))} from Address: {hex(CTRL_BEAT)}")

        assert (
            int(rdata) == expected_data
        ), f"Test {i}: Mismatch! Expected: {hex(random_data)}, Got: {hex(int(rdata))}"
        # Wait for Read Response
        while not dut.rvalid_o.value:
            await RisingEdge(dut.clk_i)
            dut.rready_i.value = 0
            dut.arvalid_i.value = 0
    dut._log.info("Randomized AXI register tests with all-ones wstrb passed successfully!")

    await RisingEdge(dut.clk_i)
    # Test CTRL_START
    await test_ctrl_start(dut, CTRL_START, 1 ,wstrb_all_ones)
    await RisingEdge(dut.clk_i)
    # Test CTRL_DONE
    await test_ctrl_done(dut, CTRL_DONE,wstrb_all_ones)
    await RisingEdge(dut.clk_i)
    # Generate a random writeback value and test CTRL_WRITEBACK
    random_writeback_value = random.randint(0, 1)
    await test_ctrl_writeback(dut, CTRL_WRITEBACK, random_writeback_value,wstrb_all_ones)
    await RisingEdge(dut.clk_i) 
    await test_ctrl_id(dut, CTRL_ID, ID_VALUE)
    await RisingEdge(dut.clk_i)
    # Generate Random Data and Invalid Strobe
    random_data = random.randint(0, (1 << DATA_WIDTH) - 1)
    invalid_strobe = random.randint(0, 9)  # Example invalid strobe: only the second byte

    # Test Partial Write with Invalid Strobe
    await test_partial_write_invalid_strobe(dut, CTRL_BEAT, random_data, invalid_strobe)
    await RisingEdge(dut.clk_i)