<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p36" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_36{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_36{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_36{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_36{left:189px;bottom:998px;}
#t5_36{left:424px;bottom:998px;letter-spacing:-0.11px;}
#t6_36{left:424px;bottom:976px;letter-spacing:-0.07px;word-spacing:-0.02px;}
#t7_36{left:457px;bottom:976px;letter-spacing:-0.12px;}
#t8_36{left:424px;bottom:956px;letter-spacing:-0.07px;word-spacing:-0.02px;}
#t9_36{left:457px;bottom:956px;letter-spacing:-0.12px;}
#ta_36{left:689px;bottom:998px;letter-spacing:-0.17px;}
#tb_36{left:189px;bottom:932px;letter-spacing:-0.11px;}
#tc_36{left:424px;bottom:932px;letter-spacing:-0.12px;}
#td_36{left:189px;bottom:907px;letter-spacing:-0.12px;}
#te_36{left:424px;bottom:907px;letter-spacing:-0.12px;}
#tf_36{left:424px;bottom:886px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tg_36{left:457px;bottom:886px;letter-spacing:-0.11px;}
#th_36{left:457px;bottom:869px;letter-spacing:-0.11px;}
#ti_36{left:424px;bottom:849px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tj_36{left:457px;bottom:849px;letter-spacing:-0.11px;}
#tk_36{left:689px;bottom:907px;letter-spacing:-0.17px;}
#tl_36{left:189px;bottom:825px;letter-spacing:-0.14px;}
#tm_36{left:424px;bottom:825px;letter-spacing:-0.11px;}
#tn_36{left:424px;bottom:808px;letter-spacing:-0.11px;}
#to_36{left:424px;bottom:787px;letter-spacing:-0.07px;word-spacing:-0.02px;}
#tp_36{left:457px;bottom:787px;letter-spacing:-0.12px;}
#tq_36{left:424px;bottom:767px;letter-spacing:-0.07px;word-spacing:-0.02px;}
#tr_36{left:457px;bottom:767px;letter-spacing:-0.11px;}
#ts_36{left:689px;bottom:825px;letter-spacing:-0.16px;}
#tt_36{left:189px;bottom:742px;letter-spacing:-0.14px;}
#tu_36{left:424px;bottom:742px;letter-spacing:-0.12px;}
#tv_36{left:189px;bottom:718px;letter-spacing:-0.12px;}
#tw_36{left:424px;bottom:718px;letter-spacing:-0.12px;}
#tx_36{left:424px;bottom:701px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ty_36{left:424px;bottom:680px;letter-spacing:-0.08px;}
#tz_36{left:457px;bottom:680px;letter-spacing:-0.12px;word-spacing:-1.47px;}
#t10_36{left:457px;bottom:663px;letter-spacing:-0.1px;}
#t11_36{left:424px;bottom:643px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#t12_36{left:457px;bottom:643px;letter-spacing:-0.12px;word-spacing:-1.46px;}
#t13_36{left:457px;bottom:626px;letter-spacing:-0.11px;}
#t14_36{left:689px;bottom:718px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_36{left:189px;bottom:602px;letter-spacing:-0.15px;}
#t16_36{left:424px;bottom:602px;letter-spacing:-0.12px;}
#t17_36{left:189px;bottom:577px;letter-spacing:-0.13px;}
#t18_36{left:424px;bottom:577px;letter-spacing:-0.14px;}
#t19_36{left:424px;bottom:556px;letter-spacing:-0.11px;}
#t1a_36{left:424px;bottom:539px;letter-spacing:-0.11px;}
#t1b_36{left:424px;bottom:522px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1c_36{left:424px;bottom:506px;letter-spacing:-0.13px;}
#t1d_36{left:424px;bottom:484px;letter-spacing:-0.12px;}
#t1e_36{left:424px;bottom:467px;letter-spacing:-0.12px;word-spacing:-0.35px;}
#t1f_36{left:424px;bottom:451px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t1g_36{left:424px;bottom:429px;letter-spacing:-0.1px;}
#t1h_36{left:424px;bottom:412px;letter-spacing:-0.13px;}
#t1i_36{left:424px;bottom:396px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1j_36{left:424px;bottom:374px;letter-spacing:-0.11px;}
#t1k_36{left:424px;bottom:357px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1l_36{left:424px;bottom:341px;letter-spacing:-0.11px;}
#t1m_36{left:424px;bottom:324px;letter-spacing:-0.11px;}
#t1n_36{left:424px;bottom:307px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t1o_36{left:424px;bottom:290px;letter-spacing:-0.12px;}
#t1p_36{left:689px;bottom:577px;letter-spacing:-0.16px;}
#t1q_36{left:189px;bottom:266px;letter-spacing:-0.14px;}
#t1r_36{left:424px;bottom:266px;letter-spacing:-0.12px;}
#t1s_36{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1t_36{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1u_36{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t1v_36{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t1w_36{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t1x_36{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1y_36{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1z_36{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t20_36{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t21_36{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_36{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_36{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_36{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_36{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_36{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts36" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg36Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg36" style="-webkit-user-select: none;"><object width="935" height="1210" data="36/36.svg" type="image/svg+xml" id="pdf36" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_36" class="t s1_36">2-20 </span><span id="t2_36" class="t s1_36">Vol. 4 </span>
<span id="t3_36" class="t s2_36">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_36" class="t s3_36">7 </span><span id="t5_36" class="t s3_36">Performance Monitoring Available (R) </span>
<span id="t6_36" class="t s3_36">1 = </span><span id="t7_36" class="t s3_36">Performance monitoring enabled. </span>
<span id="t8_36" class="t s3_36">0 = </span><span id="t9_36" class="t s3_36">Performance monitoring disabled. </span>
<span id="ta_36" class="t s3_36">0F_0H </span>
<span id="tb_36" class="t s3_36">10:8 </span><span id="tc_36" class="t s3_36">Reserved </span>
<span id="td_36" class="t s3_36">11 </span><span id="te_36" class="t s3_36">Branch Trace Storage Unavailable (R/O) </span>
<span id="tf_36" class="t s3_36">1 = </span><span id="tg_36" class="t s3_36">Processor doesnâ€™t support branch </span>
<span id="th_36" class="t s3_36">trace storage (BTS). </span>
<span id="ti_36" class="t s3_36">0 = </span><span id="tj_36" class="t s3_36">BTS is supported. </span>
<span id="tk_36" class="t s3_36">0F_0H </span>
<span id="tl_36" class="t s3_36">12 </span><span id="tm_36" class="t s3_36">Processor Event Based Sampling (PEBS) </span>
<span id="tn_36" class="t s3_36">Unavailable (R/O) </span>
<span id="to_36" class="t s3_36">1 = </span><span id="tp_36" class="t s3_36">PEBS is not supported. </span>
<span id="tq_36" class="t s3_36">0 = </span><span id="tr_36" class="t s3_36">PEBS is supported. </span>
<span id="ts_36" class="t s3_36">06_0FH </span>
<span id="tt_36" class="t s3_36">15:13 </span><span id="tu_36" class="t s3_36">Reserved </span>
<span id="tv_36" class="t s3_36">16 </span><span id="tw_36" class="t s3_36">Enhanced Intel SpeedStep Technology </span>
<span id="tx_36" class="t s3_36">Enable (R/W) </span>
<span id="ty_36" class="t s3_36">0= </span><span id="tz_36" class="t s3_36">Enhanced Intel SpeedStep Technology </span>
<span id="t10_36" class="t s3_36">disabled. </span>
<span id="t11_36" class="t s3_36">1 = </span><span id="t12_36" class="t s3_36">Enhanced Intel SpeedStep Technology </span>
<span id="t13_36" class="t s3_36">enabled. </span>
<span id="t14_36" class="t s3_36">If CPUID.01H: ECX[7] =1 </span>
<span id="t15_36" class="t s3_36">17 </span><span id="t16_36" class="t s3_36">Reserved </span>
<span id="t17_36" class="t s3_36">18 </span><span id="t18_36" class="t s3_36">ENABLE MONITOR FSM (R/W) </span>
<span id="t19_36" class="t s3_36">When this bit is set to 0, the MONITOR </span>
<span id="t1a_36" class="t s3_36">feature flag is not set (CPUID.01H:ECX[bit </span>
<span id="t1b_36" class="t s3_36">3] = 0). This indicates that </span>
<span id="t1c_36" class="t s3_36">MONITOR/MWAIT are not supported. </span>
<span id="t1d_36" class="t s3_36">Software attempts to execute </span>
<span id="t1e_36" class="t s3_36">MONITOR/MWAIT will cause #UD when this </span>
<span id="t1f_36" class="t s3_36">bit is 0. </span>
<span id="t1g_36" class="t s3_36">When this bit is set to 1 (default), </span>
<span id="t1h_36" class="t s3_36">MONITOR/MWAIT are supported </span>
<span id="t1i_36" class="t s3_36">(CPUID.01H:ECX[bit 3] = 1). </span>
<span id="t1j_36" class="t s3_36">If the SSE3 feature flag ECX[0] is not set </span>
<span id="t1k_36" class="t s3_36">(CPUID.01H:ECX[bit 0] = 0), the OS must </span>
<span id="t1l_36" class="t s3_36">not attempt to alter this bit. BIOS must </span>
<span id="t1m_36" class="t s3_36">leave it in the default state. Writing this bit </span>
<span id="t1n_36" class="t s3_36">when the SSE3 feature flag is set to 0 may </span>
<span id="t1o_36" class="t s3_36">generate a #GP exception. </span>
<span id="t1p_36" class="t s3_36">0F_03H </span>
<span id="t1q_36" class="t s3_36">21:19 </span><span id="t1r_36" class="t s3_36">Reserved </span>
<span id="t1s_36" class="t s4_36">Table 2-2. </span><span id="t1t_36" class="t s4_36">IA-32 Architectural MSRs (Contd.) </span>
<span id="t1u_36" class="t s5_36">Register </span>
<span id="t1v_36" class="t s5_36">Address </span>
<span id="t1w_36" class="t s5_36">Architectural MSR Name / Bit Fields </span>
<span id="t1x_36" class="t s5_36">(Former MSR Name) </span><span id="t1y_36" class="t s5_36">MSR/Bit Description </span><span id="t1z_36" class="t s5_36">Comment </span>
<span id="t20_36" class="t s5_36">Hex </span><span id="t21_36" class="t s5_36">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
