/* 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */ 

#ifndef __PCS_ENUMS_H__
#define __PCS_ENUMS_H__
/****************************************************************************
 * Core Enums.
 */
/****************************************************************************
 * Enums: an_x4_sw_management_cl36TxEEEStates_l
 */
#define an_x4_sw_management_cl36TxEEEStates_l_TX_REFRESH   8
#define an_x4_sw_management_cl36TxEEEStates_l_TX_QUIET     4
#define an_x4_sw_management_cl36TxEEEStates_l_TX_SLEEP     2
#define an_x4_sw_management_cl36TxEEEStates_l_TX_ACTIVE    1

/****************************************************************************
 * Enums: an_x4_sw_management_cl36TxEEEStates_c
 */
#define an_x4_sw_management_cl36TxEEEStates_c_TX_REFRESH   3
#define an_x4_sw_management_cl36TxEEEStates_c_TX_QUIET     2
#define an_x4_sw_management_cl36TxEEEStates_c_TX_SLEEP     1
#define an_x4_sw_management_cl36TxEEEStates_c_TX_ACTIVE    0

/****************************************************************************
 * Enums: an_x4_sw_management_cl49TxEEEStates_l
 */
#define an_x4_sw_management_cl49TxEEEStates_l_SCR_RESET_2  64
#define an_x4_sw_management_cl49TxEEEStates_l_SCR_RESET_1  32
#define an_x4_sw_management_cl49TxEEEStates_l_TX_WAKE      16
#define an_x4_sw_management_cl49TxEEEStates_l_TX_REFRESH   8
#define an_x4_sw_management_cl49TxEEEStates_l_TX_QUIET     4
#define an_x4_sw_management_cl49TxEEEStates_l_TX_SLEEP     2
#define an_x4_sw_management_cl49TxEEEStates_l_TX_ACTIVE    1

/****************************************************************************
 * Enums: an_x4_sw_management_cl49TxEEEStates_c
 */
#define an_x4_sw_management_cl49TxEEEStates_c_SCR_RESET_2  6
#define an_x4_sw_management_cl49TxEEEStates_c_SCR_RESET_1  5
#define an_x4_sw_management_cl49TxEEEStates_c_TX_WAKE      4
#define an_x4_sw_management_cl49TxEEEStates_c_TX_REFRESH   3
#define an_x4_sw_management_cl49TxEEEStates_c_TX_QUIET     2
#define an_x4_sw_management_cl49TxEEEStates_c_TX_SLEEP     1
#define an_x4_sw_management_cl49TxEEEStates_c_TX_ACTIVE    0

/****************************************************************************
 * Enums: an_x4_sw_management_cl36RxEEEStates_l
 */
#define an_x4_sw_management_cl36RxEEEStates_l_RX_LINK_FAIL 32
#define an_x4_sw_management_cl36RxEEEStates_l_RX_WTF       16
#define an_x4_sw_management_cl36RxEEEStates_l_RX_WAKE      8
#define an_x4_sw_management_cl36RxEEEStates_l_RX_QUIET     4
#define an_x4_sw_management_cl36RxEEEStates_l_RX_SLEEP     2
#define an_x4_sw_management_cl36RxEEEStates_l_RX_ACTIVE    1

/****************************************************************************
 * Enums: an_x4_sw_management_cl36RxEEEStates_c
 */
#define an_x4_sw_management_cl36RxEEEStates_c_RX_LINK_FAIL 5
#define an_x4_sw_management_cl36RxEEEStates_c_RX_WTF       4
#define an_x4_sw_management_cl36RxEEEStates_c_RX_WAKE      3
#define an_x4_sw_management_cl36RxEEEStates_c_RX_QUIET     2
#define an_x4_sw_management_cl36RxEEEStates_c_RX_SLEEP     1
#define an_x4_sw_management_cl36RxEEEStates_c_RX_ACTIVE    0

/****************************************************************************
 * Enums: an_x4_sw_management_cl49RxEEEStates_l
 */
#define an_x4_sw_management_cl49RxEEEStates_l_RX_LINK_FAIL 32
#define an_x4_sw_management_cl49RxEEEStates_l_RX_WTF       16
#define an_x4_sw_management_cl49RxEEEStates_l_RX_WAKE      8
#define an_x4_sw_management_cl49RxEEEStates_l_RX_QUIET     4
#define an_x4_sw_management_cl49RxEEEStates_l_RX_SLEEP     2
#define an_x4_sw_management_cl49RxEEEStates_l_RX_ACTIVE    1

/****************************************************************************
 * Enums: an_x4_sw_management_cl49RxEEEStates_c
 */
#define an_x4_sw_management_cl49RxEEEStates_c_RX_LINK_FAIL 5
#define an_x4_sw_management_cl49RxEEEStates_c_RX_WTF       4
#define an_x4_sw_management_cl49RxEEEStates_c_RX_WAKE      3
#define an_x4_sw_management_cl49RxEEEStates_c_RX_QUIET     2
#define an_x4_sw_management_cl49RxEEEStates_c_RX_SLEEP     1
#define an_x4_sw_management_cl49RxEEEStates_c_RX_ACTIVE    0

/****************************************************************************
 * Enums: an_x4_sw_management_cl48TxEEEStates_l
 */
#define an_x4_sw_management_cl48TxEEEStates_l_TX_REFRESH   8
#define an_x4_sw_management_cl48TxEEEStates_l_TX_QUIET     4
#define an_x4_sw_management_cl48TxEEEStates_l_TX_SLEEP     2
#define an_x4_sw_management_cl48TxEEEStates_l_TX_ACTIVE    1

/****************************************************************************
 * Enums: an_x4_sw_management_cl48TxEEEStates_c
 */
#define an_x4_sw_management_cl48TxEEEStates_c_TX_REFRESH   3
#define an_x4_sw_management_cl48TxEEEStates_c_TX_QUIET     2
#define an_x4_sw_management_cl48TxEEEStates_c_TX_SLEEP     1
#define an_x4_sw_management_cl48TxEEEStates_c_TX_ACTIVE    0

/****************************************************************************
 * Enums: an_x4_sw_management_cl48RxEEEStates_l
 */
#define an_x4_sw_management_cl48RxEEEStates_l_RX_LINK_FAIL 32
#define an_x4_sw_management_cl48RxEEEStates_l_RX_WAKE      16
#define an_x4_sw_management_cl48RxEEEStates_l_RX_QUIET     8
#define an_x4_sw_management_cl48RxEEEStates_l_RX_DEACT     4
#define an_x4_sw_management_cl48RxEEEStates_l_RX_SLEEP     2
#define an_x4_sw_management_cl48RxEEEStates_l_RX_ACTIVE    1

/****************************************************************************
 * Enums: an_x4_sw_management_cl48RxEEEStates_c
 */
#define an_x4_sw_management_cl48RxEEEStates_c_RX_LINK_FAIL 5
#define an_x4_sw_management_cl48RxEEEStates_c_RX_WAKE      4
#define an_x4_sw_management_cl48RxEEEStates_c_RX_QUIET     3
#define an_x4_sw_management_cl48RxEEEStates_c_RX_DEACT     2
#define an_x4_sw_management_cl48RxEEEStates_c_RX_SLEEP     1
#define an_x4_sw_management_cl48RxEEEStates_c_RX_ACTIVE    0

/****************************************************************************
 * Enums: an_x4_sw_management_IQP_Options
 */
#define an_x4_sw_management_IQP_Options_i50uA              0
#define an_x4_sw_management_IQP_Options_i100uA             1
#define an_x4_sw_management_IQP_Options_i150uA             2
#define an_x4_sw_management_IQP_Options_i200uA             3
#define an_x4_sw_management_IQP_Options_i250uA             4
#define an_x4_sw_management_IQP_Options_i300uA             5
#define an_x4_sw_management_IQP_Options_i350uA             6
#define an_x4_sw_management_IQP_Options_i400uA             7
#define an_x4_sw_management_IQP_Options_i450uA             8
#define an_x4_sw_management_IQP_Options_i500uA             9
#define an_x4_sw_management_IQP_Options_i550uA             10
#define an_x4_sw_management_IQP_Options_i600uA             11
#define an_x4_sw_management_IQP_Options_i650uA             12
#define an_x4_sw_management_IQP_Options_i700uA             13
#define an_x4_sw_management_IQP_Options_i750uA             14
#define an_x4_sw_management_IQP_Options_i800uA             15

/****************************************************************************
 * Enums: an_x4_sw_management_IDriver_Options
 */
#define an_x4_sw_management_IDriver_Options_v680mV         0
#define an_x4_sw_management_IDriver_Options_v730mV         1
#define an_x4_sw_management_IDriver_Options_v780mV         2
#define an_x4_sw_management_IDriver_Options_v830mV         3
#define an_x4_sw_management_IDriver_Options_v880mV         4
#define an_x4_sw_management_IDriver_Options_v930mV         5
#define an_x4_sw_management_IDriver_Options_v980mV         6
#define an_x4_sw_management_IDriver_Options_v1010mV        7
#define an_x4_sw_management_IDriver_Options_v1040mV        8
#define an_x4_sw_management_IDriver_Options_v1060mV        9
#define an_x4_sw_management_IDriver_Options_v1070mV        10
#define an_x4_sw_management_IDriver_Options_v1080mV        11
#define an_x4_sw_management_IDriver_Options_v1085mV        12
#define an_x4_sw_management_IDriver_Options_v1090mV        13
#define an_x4_sw_management_IDriver_Options_v1095mV        14
#define an_x4_sw_management_IDriver_Options_v1100mV        15

/****************************************************************************
 * Enums: an_x4_sw_management_operationModes
 */
#define an_x4_sw_management_operationModes_XGXS            0
#define an_x4_sw_management_operationModes_XGXG_nCC        1
#define an_x4_sw_management_operationModes_Indlane_OS8     4
#define an_x4_sw_management_operationModes_IndLane_OS5     5
#define an_x4_sw_management_operationModes_PCI             7
#define an_x4_sw_management_operationModes_XGXS_nLQ        8
#define an_x4_sw_management_operationModes_XGXS_nLQnCC     9
#define an_x4_sw_management_operationModes_PBypass         10
#define an_x4_sw_management_operationModes_PBypass_nDSK    11
#define an_x4_sw_management_operationModes_ComboCoreMode   12
#define an_x4_sw_management_operationModes_Clocks_off      15

/****************************************************************************
 * Enums: an_x4_sw_management_synce_enum
 */
#define an_x4_sw_management_synce_enum_SYNCE_NO_DIV        0
#define an_x4_sw_management_synce_enum_SYNCE_DIV_7         1
#define an_x4_sw_management_synce_enum_SYNCE_DIV_11        2

/****************************************************************************
 * Enums: an_x4_sw_management_operationSpeeds
 */
#define an_x4_sw_management_operationSpeeds_SPEED_5G_X1_12p5 65
#define an_x4_sw_management_operationSpeeds_SPEED_2p5G_X1_12p5 64
#define an_x4_sw_management_operationSpeeds_SPEED_1000M_12p5 63
#define an_x4_sw_management_operationSpeeds_SPEED_100M_12p5 62
#define an_x4_sw_management_operationSpeeds_SPEED_10M_12p5 61
#define an_x4_sw_management_operationSpeeds_SPEED_4G_X1_10 60
#define an_x4_sw_management_operationSpeeds_SPEED_1000M_X1_10 59
#define an_x4_sw_management_operationSpeeds_SPEED_100M_X1_10 58
#define an_x4_sw_management_operationSpeeds_SPEED_10M_X1_10 57
#define an_x4_sw_management_operationSpeeds_SPEED_2p5G_X1_10p3125 56
#define an_x4_sw_management_operationSpeeds_SPEED_1000M_10p3125 55
#define an_x4_sw_management_operationSpeeds_SPEED_100M_10p3125 54
#define an_x4_sw_management_operationSpeeds_SPEED_10M_10p3125 53
#define an_x4_sw_management_operationSpeeds_SPEED_10p5G_X4 50
#define an_x4_sw_management_operationSpeeds_SPEED_5G_KR1   49
#define an_x4_sw_management_operationSpeeds_SPEED_127G_X12 39
#define an_x4_sw_management_operationSpeeds_SPEED_120G_X12 38
#define an_x4_sw_management_operationSpeeds_SPEED_107G_X10 37
#define an_x4_sw_management_operationSpeeds_SPEED_100G_CR10 36
#define an_x4_sw_management_operationSpeeds_SPEED_42G_X4   35
#define an_x4_sw_management_operationSpeeds_SPEED_40G_CR4  34
#define an_x4_sw_management_operationSpeeds_SPEED_40G_KR4  33
#define an_x4_sw_management_operationSpeeds_SPEED_21G_X2   32
#define an_x4_sw_management_operationSpeeds_SPEED_20G_CR2  31
#define an_x4_sw_management_operationSpeeds_SPEED_20G_KR2  30
#define an_x4_sw_management_operationSpeeds_SPEED_10p6_X1  29
#define an_x4_sw_management_operationSpeeds_SPEED_10G_KR1  28
#define an_x4_sw_management_operationSpeeds_SPEED_40G_X4   27
#define an_x4_sw_management_operationSpeeds_SPEED_20G_X2   26
#define an_x4_sw_management_operationSpeeds_SPEED_20G_CX2  25
#define an_x4_sw_management_operationSpeeds_SPEED_31p5G_KR4 24
#define an_x4_sw_management_operationSpeeds_SPEED_31p5G_X4 23
#define an_x4_sw_management_operationSpeeds_SPEED_15p75G_X2 22
#define an_x4_sw_management_operationSpeeds_SPEED_25p45G_X4 21
#define an_x4_sw_management_operationSpeeds_SPEED_12p7G_X2 20
#define an_x4_sw_management_operationSpeeds_SPEED_21G_X4   19
#define an_x4_sw_management_operationSpeeds_SPEED_10p5G_X2 18
#define an_x4_sw_management_operationSpeeds_SPEED_20G_X4   17
#define an_x4_sw_management_operationSpeeds_SPEED_10G_X2   16
#define an_x4_sw_management_operationSpeeds_SPEED_10G_CX2  15
#define an_x4_sw_management_operationSpeeds_SPEED_20G_CX4  14
#define an_x4_sw_management_operationSpeeds_SPEED_16G_X4   13
#define an_x4_sw_management_operationSpeeds_SPEED_15G_X4   12
#define an_x4_sw_management_operationSpeeds_SPEED_13G_X4   11
#define an_x4_sw_management_operationSpeeds_SPEED_10G_X4   10
#define an_x4_sw_management_operationSpeeds_SPEED_10G_KX4  9
#define an_x4_sw_management_operationSpeeds_SPEED_10G_CX4  8
#define an_x4_sw_management_operationSpeeds_SPEED_5G_X1    7
#define an_x4_sw_management_operationSpeeds_SPEED_2p5G_X1  6
#define an_x4_sw_management_operationSpeeds_SPEED_1G_KX1   5
#define an_x4_sw_management_operationSpeeds_SPEED_1G_CX1   4
#define an_x4_sw_management_operationSpeeds_SPEED_1000M    3
#define an_x4_sw_management_operationSpeeds_SPEED_100M     2
#define an_x4_sw_management_operationSpeeds_SPEED_10M      1

/****************************************************************************
 * Enums: an_x4_sw_management_actualSpeeds
 */
#define an_x4_sw_management_actualSpeeds_dr_10M            0
#define an_x4_sw_management_actualSpeeds_dr_100M           1
#define an_x4_sw_management_actualSpeeds_dr_1G             2
#define an_x4_sw_management_actualSpeeds_dr_2p5G           3
#define an_x4_sw_management_actualSpeeds_dr_5G_X4          4
#define an_x4_sw_management_actualSpeeds_dr_6G_X4          5
#define an_x4_sw_management_actualSpeeds_dr_10G_HiG        6
#define an_x4_sw_management_actualSpeeds_dr_10G_CX4        7
#define an_x4_sw_management_actualSpeeds_dr_12G_HiG        8
#define an_x4_sw_management_actualSpeeds_dr_12p5G_X4       9
#define an_x4_sw_management_actualSpeeds_dr_13G_X4         10
#define an_x4_sw_management_actualSpeeds_dr_15G_X4         11
#define an_x4_sw_management_actualSpeeds_dr_16G_X4         12
#define an_x4_sw_management_actualSpeeds_dr_1G_KX          13
#define an_x4_sw_management_actualSpeeds_dr_10G_KX4        14
#define an_x4_sw_management_actualSpeeds_dr_10G_KR         15
#define an_x4_sw_management_actualSpeeds_dr_5G             16
#define an_x4_sw_management_actualSpeeds_dr_6p4G           17
#define an_x4_sw_management_actualSpeeds_dr_20G_X4         18
#define an_x4_sw_management_actualSpeeds_dr_21G_X4         19
#define an_x4_sw_management_actualSpeeds_dr_25G_X4         20
#define an_x4_sw_management_actualSpeeds_dr_10G_HiG_DXGXS  21
#define an_x4_sw_management_actualSpeeds_dr_10G_DXGXS      22
#define an_x4_sw_management_actualSpeeds_dr_10p5G_HiG_DXGXS 23
#define an_x4_sw_management_actualSpeeds_dr_10p5G_DXGXS    24
#define an_x4_sw_management_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define an_x4_sw_management_actualSpeeds_dr_12p773G_DXGXS  26
#define an_x4_sw_management_actualSpeeds_dr_10G_XFI        27
#define an_x4_sw_management_actualSpeeds_dr_40G            28
#define an_x4_sw_management_actualSpeeds_dr_20G_HiG_DXGXS  29
#define an_x4_sw_management_actualSpeeds_dr_20G_DXGXS      30
#define an_x4_sw_management_actualSpeeds_dr_10G_SFI        31
#define an_x4_sw_management_actualSpeeds_dr_31p5G          32
#define an_x4_sw_management_actualSpeeds_dr_32p7G          33
#define an_x4_sw_management_actualSpeeds_dr_20G_SCR        34
#define an_x4_sw_management_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define an_x4_sw_management_actualSpeeds_dr_10G_DXGXS_SCR  36
#define an_x4_sw_management_actualSpeeds_dr_12G_R2         37
#define an_x4_sw_management_actualSpeeds_dr_10G_X2         38
#define an_x4_sw_management_actualSpeeds_dr_40G_KR4        39
#define an_x4_sw_management_actualSpeeds_dr_40G_CR4        40
#define an_x4_sw_management_actualSpeeds_dr_100G_CR10      41
#define an_x4_sw_management_actualSpeeds_dr_15p75G_DXGXS   44
#define an_x4_sw_management_actualSpeeds_dr_20G_KR2        57
#define an_x4_sw_management_actualSpeeds_dr_20G_CR2        58

/****************************************************************************
 * Enums: an_x4_sw_management_actualSpeedsMisc1
 */
#define an_x4_sw_management_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define an_x4_sw_management_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define an_x4_sw_management_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define an_x4_sw_management_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define an_x4_sw_management_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define an_x4_sw_management_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define an_x4_sw_management_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define an_x4_sw_management_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define an_x4_sw_management_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define an_x4_sw_management_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define an_x4_sw_management_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define an_x4_sw_management_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define an_x4_sw_management_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define an_x4_sw_management_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define an_x4_sw_management_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define an_x4_sw_management_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: an_x4_sw_management_IndLaneModes
 */
#define an_x4_sw_management_IndLaneModes_SWSDR_div2        0
#define an_x4_sw_management_IndLaneModes_SWSDR_div1        1
#define an_x4_sw_management_IndLaneModes_DWSDR_div2        2
#define an_x4_sw_management_IndLaneModes_DWSDR_div1        3

/****************************************************************************
 * Enums: an_x4_sw_management_prbsSelect
 */
#define an_x4_sw_management_prbsSelect_prbs7               0
#define an_x4_sw_management_prbsSelect_prbs15              1
#define an_x4_sw_management_prbsSelect_prbs23              2
#define an_x4_sw_management_prbsSelect_prbs31              3

/****************************************************************************
 * Enums: an_x4_sw_management_vcoDivider
 */
#define an_x4_sw_management_vcoDivider_div32               0
#define an_x4_sw_management_vcoDivider_div36               1
#define an_x4_sw_management_vcoDivider_div40               2
#define an_x4_sw_management_vcoDivider_div42               3
#define an_x4_sw_management_vcoDivider_div48               4
#define an_x4_sw_management_vcoDivider_div50               5
#define an_x4_sw_management_vcoDivider_div52               6
#define an_x4_sw_management_vcoDivider_div54               7
#define an_x4_sw_management_vcoDivider_div60               8
#define an_x4_sw_management_vcoDivider_div64               9
#define an_x4_sw_management_vcoDivider_div66               10
#define an_x4_sw_management_vcoDivider_div68               11
#define an_x4_sw_management_vcoDivider_div70               12
#define an_x4_sw_management_vcoDivider_div80               13
#define an_x4_sw_management_vcoDivider_div92               14
#define an_x4_sw_management_vcoDivider_div100              15

/****************************************************************************
 * Enums: an_x4_sw_management_refClkSelect
 */
#define an_x4_sw_management_refClkSelect_clk_25MHz         0
#define an_x4_sw_management_refClkSelect_clk_100MHz        1
#define an_x4_sw_management_refClkSelect_clk_125MHz        2
#define an_x4_sw_management_refClkSelect_clk_156p25MHz     3
#define an_x4_sw_management_refClkSelect_clk_187p5MHz      4
#define an_x4_sw_management_refClkSelect_clk_161p25Mhz     5
#define an_x4_sw_management_refClkSelect_clk_50Mhz         6
#define an_x4_sw_management_refClkSelect_clk_106p25Mhz     7

/****************************************************************************
 * Enums: an_x4_sw_management_aerMMDdevTypeSelect
 */
#define an_x4_sw_management_aerMMDdevTypeSelect_combo_core 0
#define an_x4_sw_management_aerMMDdevTypeSelect_PMA_PMD    1
#define an_x4_sw_management_aerMMDdevTypeSelect_PCS        3
#define an_x4_sw_management_aerMMDdevTypeSelect_PHY        4
#define an_x4_sw_management_aerMMDdevTypeSelect_DTE        5
#define an_x4_sw_management_aerMMDdevTypeSelect_CL73_AN    7

/****************************************************************************
 * Enums: an_x4_sw_management_aerMMDportSelect
 */
#define an_x4_sw_management_aerMMDportSelect_ln0           0
#define an_x4_sw_management_aerMMDportSelect_ln1           1
#define an_x4_sw_management_aerMMDportSelect_ln2           2
#define an_x4_sw_management_aerMMDportSelect_ln3           3
#define an_x4_sw_management_aerMMDportSelect_BCST_ln0_1_2_3 511
#define an_x4_sw_management_aerMMDportSelect_BCST_ln0_1    512
#define an_x4_sw_management_aerMMDportSelect_BCST_ln2_3    513

/****************************************************************************
 * Enums: an_x4_sw_management_firmwareModeSelect
 */
#define an_x4_sw_management_firmwareModeSelect_DEFAULT     0
#define an_x4_sw_management_firmwareModeSelect_SFP_OPT_LR  1
#define an_x4_sw_management_firmwareModeSelect_SFP_DAC     2
#define an_x4_sw_management_firmwareModeSelect_XLAUI       3
#define an_x4_sw_management_firmwareModeSelect_LONG_CH_6G  4

/****************************************************************************
 * Enums: an_x4_sw_management_tempIdxSelect
 */
#define an_x4_sw_management_tempIdxSelect_LTE__22p9C       15
#define an_x4_sw_management_tempIdxSelect_LTE__12p6C       14
#define an_x4_sw_management_tempIdxSelect_LTE__3p0C        13
#define an_x4_sw_management_tempIdxSelect_LTE_6p7C         12
#define an_x4_sw_management_tempIdxSelect_LTE_16p4C        11
#define an_x4_sw_management_tempIdxSelect_LTE_26p6C        10
#define an_x4_sw_management_tempIdxSelect_LTE_36p3C        9
#define an_x4_sw_management_tempIdxSelect_LTE_46p0C        8
#define an_x4_sw_management_tempIdxSelect_LTE_56p2C        7
#define an_x4_sw_management_tempIdxSelect_LTE_65p9C        6
#define an_x4_sw_management_tempIdxSelect_LTE_75p6C        5
#define an_x4_sw_management_tempIdxSelect_LTE_85p3C        4
#define an_x4_sw_management_tempIdxSelect_LTE_95p5C        3
#define an_x4_sw_management_tempIdxSelect_LTE_105p2C       2
#define an_x4_sw_management_tempIdxSelect_LTE_114p9C       1
#define an_x4_sw_management_tempIdxSelect_LTE_125p1C       0

/****************************************************************************
 * Enums: an_x4_sw_management_tla_ln_seq_status
 */
#define an_x4_sw_management_tla_ln_seq_status_INIT         1
#define an_x4_sw_management_tla_ln_seq_status_SET_AN_SPEED 2
#define an_x4_sw_management_tla_ln_seq_status_WAIT_AN_SPEED 4
#define an_x4_sw_management_tla_ln_seq_status_WAIT_AN_DONE 8
#define an_x4_sw_management_tla_ln_seq_status_SET_RS_SPEED 16
#define an_x4_sw_management_tla_ln_seq_status_WAIT_RS_CL72EN 32
#define an_x4_sw_management_tla_ln_seq_status_WAIT_RS_SPEED 64
#define an_x4_sw_management_tla_ln_seq_status_AN_IGNORE_LINK 128
#define an_x4_sw_management_tla_ln_seq_status_AN_GOOD_CHECK 256
#define an_x4_sw_management_tla_ln_seq_status_AN_GOOD      512
#define an_x4_sw_management_tla_ln_seq_status_AN_FAIL      1024
#define an_x4_sw_management_tla_ln_seq_status_AN_DEAD      2048
#define an_x4_sw_management_tla_ln_seq_status_SET_PD_SPEED 4096
#define an_x4_sw_management_tla_ln_seq_status_WAIT_PD_SPEED 8192
#define an_x4_sw_management_tla_ln_seq_status_PD_IGNORE_LINK 16384
#define an_x4_sw_management_tla_ln_seq_status_PD_GOOD_CHECK 32768

/****************************************************************************
 * Enums: an_x4_sw_management_tla_ln_seq_status1
 */
#define an_x4_sw_management_tla_ln_seq_status1_SW_SPEED_CHANGE 64
#define an_x4_sw_management_tla_ln_seq_status1_RELEASE_SW  32
#define an_x4_sw_management_tla_ln_seq_status1_RELEASE_DISABLE 16
#define an_x4_sw_management_tla_ln_seq_status1_PD_WAIT_LINK 8
#define an_x4_sw_management_tla_ln_seq_status1_PD_START_CL37_AN 4
#define an_x4_sw_management_tla_ln_seq_status1_PD_WAIT_CL37_AN_DONE 2
#define an_x4_sw_management_tla_ln_seq_status1_PD_DONE_CL37 1

/****************************************************************************
 * Enums: digital_cl36TxEEEStates_l
 */
#define digital_cl36TxEEEStates_l_TX_REFRESH               8
#define digital_cl36TxEEEStates_l_TX_QUIET                 4
#define digital_cl36TxEEEStates_l_TX_SLEEP                 2
#define digital_cl36TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl36TxEEEStates_c
 */
#define digital_cl36TxEEEStates_c_TX_REFRESH               3
#define digital_cl36TxEEEStates_c_TX_QUIET                 2
#define digital_cl36TxEEEStates_c_TX_SLEEP                 1
#define digital_cl36TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: digital_cl49TxEEEStates_l
 */
#define digital_cl49TxEEEStates_l_SCR_RESET_2              64
#define digital_cl49TxEEEStates_l_SCR_RESET_1              32
#define digital_cl49TxEEEStates_l_TX_WAKE                  16
#define digital_cl49TxEEEStates_l_TX_REFRESH               8
#define digital_cl49TxEEEStates_l_TX_QUIET                 4
#define digital_cl49TxEEEStates_l_TX_SLEEP                 2
#define digital_cl49TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl49TxEEEStates_c
 */
#define digital_cl49TxEEEStates_c_SCR_RESET_2              6
#define digital_cl49TxEEEStates_c_SCR_RESET_1              5
#define digital_cl49TxEEEStates_c_TX_WAKE                  4
#define digital_cl49TxEEEStates_c_TX_REFRESH               3
#define digital_cl49TxEEEStates_c_TX_QUIET                 2
#define digital_cl49TxEEEStates_c_TX_SLEEP                 1
#define digital_cl49TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: digital_cl36RxEEEStates_l
 */
#define digital_cl36RxEEEStates_l_RX_LINK_FAIL             32
#define digital_cl36RxEEEStates_l_RX_WTF                   16
#define digital_cl36RxEEEStates_l_RX_WAKE                  8
#define digital_cl36RxEEEStates_l_RX_QUIET                 4
#define digital_cl36RxEEEStates_l_RX_SLEEP                 2
#define digital_cl36RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl36RxEEEStates_c
 */
#define digital_cl36RxEEEStates_c_RX_LINK_FAIL             5
#define digital_cl36RxEEEStates_c_RX_WTF                   4
#define digital_cl36RxEEEStates_c_RX_WAKE                  3
#define digital_cl36RxEEEStates_c_RX_QUIET                 2
#define digital_cl36RxEEEStates_c_RX_SLEEP                 1
#define digital_cl36RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: digital_cl49RxEEEStates_l
 */
#define digital_cl49RxEEEStates_l_RX_LINK_FAIL             32
#define digital_cl49RxEEEStates_l_RX_WTF                   16
#define digital_cl49RxEEEStates_l_RX_WAKE                  8
#define digital_cl49RxEEEStates_l_RX_QUIET                 4
#define digital_cl49RxEEEStates_l_RX_SLEEP                 2
#define digital_cl49RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl49RxEEEStates_c
 */
#define digital_cl49RxEEEStates_c_RX_LINK_FAIL             5
#define digital_cl49RxEEEStates_c_RX_WTF                   4
#define digital_cl49RxEEEStates_c_RX_WAKE                  3
#define digital_cl49RxEEEStates_c_RX_QUIET                 2
#define digital_cl49RxEEEStates_c_RX_SLEEP                 1
#define digital_cl49RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: digital_cl48TxEEEStates_l
 */
#define digital_cl48TxEEEStates_l_TX_REFRESH               8
#define digital_cl48TxEEEStates_l_TX_QUIET                 4
#define digital_cl48TxEEEStates_l_TX_SLEEP                 2
#define digital_cl48TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl48TxEEEStates_c
 */
#define digital_cl48TxEEEStates_c_TX_REFRESH               3
#define digital_cl48TxEEEStates_c_TX_QUIET                 2
#define digital_cl48TxEEEStates_c_TX_SLEEP                 1
#define digital_cl48TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: digital_cl48RxEEEStates_l
 */
#define digital_cl48RxEEEStates_l_RX_LINK_FAIL             32
#define digital_cl48RxEEEStates_l_RX_WAKE                  16
#define digital_cl48RxEEEStates_l_RX_QUIET                 8
#define digital_cl48RxEEEStates_l_RX_DEACT                 4
#define digital_cl48RxEEEStates_l_RX_SLEEP                 2
#define digital_cl48RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl48RxEEEStates_c
 */
#define digital_cl48RxEEEStates_c_RX_LINK_FAIL             5
#define digital_cl48RxEEEStates_c_RX_WAKE                  4
#define digital_cl48RxEEEStates_c_RX_QUIET                 3
#define digital_cl48RxEEEStates_c_RX_DEACT                 2
#define digital_cl48RxEEEStates_c_RX_SLEEP                 1
#define digital_cl48RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: digital_IQP_Options
 */
#define digital_IQP_Options_i50uA                          0
#define digital_IQP_Options_i100uA                         1
#define digital_IQP_Options_i150uA                         2
#define digital_IQP_Options_i200uA                         3
#define digital_IQP_Options_i250uA                         4
#define digital_IQP_Options_i300uA                         5
#define digital_IQP_Options_i350uA                         6
#define digital_IQP_Options_i400uA                         7
#define digital_IQP_Options_i450uA                         8
#define digital_IQP_Options_i500uA                         9
#define digital_IQP_Options_i550uA                         10
#define digital_IQP_Options_i600uA                         11
#define digital_IQP_Options_i650uA                         12
#define digital_IQP_Options_i700uA                         13
#define digital_IQP_Options_i750uA                         14
#define digital_IQP_Options_i800uA                         15

/****************************************************************************
 * Enums: digital_IDriver_Options
 */
#define digital_IDriver_Options_v680mV                     0
#define digital_IDriver_Options_v730mV                     1
#define digital_IDriver_Options_v780mV                     2
#define digital_IDriver_Options_v830mV                     3
#define digital_IDriver_Options_v880mV                     4
#define digital_IDriver_Options_v930mV                     5
#define digital_IDriver_Options_v980mV                     6
#define digital_IDriver_Options_v1010mV                    7
#define digital_IDriver_Options_v1040mV                    8
#define digital_IDriver_Options_v1060mV                    9
#define digital_IDriver_Options_v1070mV                    10
#define digital_IDriver_Options_v1080mV                    11
#define digital_IDriver_Options_v1085mV                    12
#define digital_IDriver_Options_v1090mV                    13
#define digital_IDriver_Options_v1095mV                    14
#define digital_IDriver_Options_v1100mV                    15

/****************************************************************************
 * Enums: digital_operationModes
 */
#define digital_operationModes_XGXS                        0
#define digital_operationModes_XGXG_nCC                    1
#define digital_operationModes_Indlane_OS8                 4
#define digital_operationModes_IndLane_OS5                 5
#define digital_operationModes_PCI                         7
#define digital_operationModes_XGXS_nLQ                    8
#define digital_operationModes_XGXS_nLQnCC                 9
#define digital_operationModes_PBypass                     10
#define digital_operationModes_PBypass_nDSK                11
#define digital_operationModes_ComboCoreMode               12
#define digital_operationModes_Clocks_off                  15

/****************************************************************************
 * Enums: digital_synce_enum
 */
#define digital_synce_enum_SYNCE_NO_DIV                    0
#define digital_synce_enum_SYNCE_DIV_7                     1
#define digital_synce_enum_SYNCE_DIV_11                    2

/****************************************************************************
 * Enums: digital_operationSpeeds
 */
#define digital_operationSpeeds_SPEED_5G_X1_12p5           65
#define digital_operationSpeeds_SPEED_2p5G_X1_12p5         64
#define digital_operationSpeeds_SPEED_1000M_12p5           63
#define digital_operationSpeeds_SPEED_100M_12p5            62
#define digital_operationSpeeds_SPEED_10M_12p5             61
#define digital_operationSpeeds_SPEED_4G_X1_10             60
#define digital_operationSpeeds_SPEED_1000M_X1_10          59
#define digital_operationSpeeds_SPEED_100M_X1_10           58
#define digital_operationSpeeds_SPEED_10M_X1_10            57
#define digital_operationSpeeds_SPEED_2p5G_X1_10p3125      56
#define digital_operationSpeeds_SPEED_1000M_10p3125        55
#define digital_operationSpeeds_SPEED_100M_10p3125         54
#define digital_operationSpeeds_SPEED_10M_10p3125          53
#define digital_operationSpeeds_SPEED_10p5G_X4             50
#define digital_operationSpeeds_SPEED_5G_KR1               49
#define digital_operationSpeeds_SPEED_127G_X12             39
#define digital_operationSpeeds_SPEED_120G_X12             38
#define digital_operationSpeeds_SPEED_107G_X10             37
#define digital_operationSpeeds_SPEED_100G_CR10            36
#define digital_operationSpeeds_SPEED_42G_X4               35
#define digital_operationSpeeds_SPEED_40G_CR4              34
#define digital_operationSpeeds_SPEED_40G_KR4              33
#define digital_operationSpeeds_SPEED_21G_X2               32
#define digital_operationSpeeds_SPEED_20G_CR2              31
#define digital_operationSpeeds_SPEED_20G_KR2              30
#define digital_operationSpeeds_SPEED_10p6_X1              29
#define digital_operationSpeeds_SPEED_10G_KR1              28
#define digital_operationSpeeds_SPEED_40G_X4               27
#define digital_operationSpeeds_SPEED_20G_X2               26
#define digital_operationSpeeds_SPEED_20G_CX2              25
#define digital_operationSpeeds_SPEED_31p5G_KR4            24
#define digital_operationSpeeds_SPEED_31p5G_X4             23
#define digital_operationSpeeds_SPEED_15p75G_X2            22
#define digital_operationSpeeds_SPEED_25p45G_X4            21
#define digital_operationSpeeds_SPEED_12p7G_X2             20
#define digital_operationSpeeds_SPEED_21G_X4               19
#define digital_operationSpeeds_SPEED_10p5G_X2             18
#define digital_operationSpeeds_SPEED_20G_X4               17
#define digital_operationSpeeds_SPEED_10G_X2               16
#define digital_operationSpeeds_SPEED_10G_CX2              15
#define digital_operationSpeeds_SPEED_20G_CX4              14
#define digital_operationSpeeds_SPEED_16G_X4               13
#define digital_operationSpeeds_SPEED_15G_X4               12
#define digital_operationSpeeds_SPEED_13G_X4               11
#define digital_operationSpeeds_SPEED_10G_X4               10
#define digital_operationSpeeds_SPEED_10G_KX4              9
#define digital_operationSpeeds_SPEED_10G_CX4              8
#define digital_operationSpeeds_SPEED_5G_X1                7
#define digital_operationSpeeds_SPEED_2p5G_X1              6
#define digital_operationSpeeds_SPEED_1G_KX1               5
#define digital_operationSpeeds_SPEED_1G_CX1               4
#define digital_operationSpeeds_SPEED_1000M                3
#define digital_operationSpeeds_SPEED_100M                 2
#define digital_operationSpeeds_SPEED_10M                  1

/****************************************************************************
 * Enums: digital_actualSpeeds
 */
#define digital_actualSpeeds_dr_10M                        0
#define digital_actualSpeeds_dr_100M                       1
#define digital_actualSpeeds_dr_1G                         2
#define digital_actualSpeeds_dr_2p5G                       3
#define digital_actualSpeeds_dr_5G_X4                      4
#define digital_actualSpeeds_dr_6G_X4                      5
#define digital_actualSpeeds_dr_10G_HiG                    6
#define digital_actualSpeeds_dr_10G_CX4                    7
#define digital_actualSpeeds_dr_12G_HiG                    8
#define digital_actualSpeeds_dr_12p5G_X4                   9
#define digital_actualSpeeds_dr_13G_X4                     10
#define digital_actualSpeeds_dr_15G_X4                     11
#define digital_actualSpeeds_dr_16G_X4                     12
#define digital_actualSpeeds_dr_1G_KX                      13
#define digital_actualSpeeds_dr_10G_KX4                    14
#define digital_actualSpeeds_dr_10G_KR                     15
#define digital_actualSpeeds_dr_5G                         16
#define digital_actualSpeeds_dr_6p4G                       17
#define digital_actualSpeeds_dr_20G_X4                     18
#define digital_actualSpeeds_dr_21G_X4                     19
#define digital_actualSpeeds_dr_25G_X4                     20
#define digital_actualSpeeds_dr_10G_HiG_DXGXS              21
#define digital_actualSpeeds_dr_10G_DXGXS                  22
#define digital_actualSpeeds_dr_10p5G_HiG_DXGXS            23
#define digital_actualSpeeds_dr_10p5G_DXGXS                24
#define digital_actualSpeeds_dr_12p773G_HiG_DXGXS          25
#define digital_actualSpeeds_dr_12p773G_DXGXS              26
#define digital_actualSpeeds_dr_10G_XFI                    27
#define digital_actualSpeeds_dr_40G                        28
#define digital_actualSpeeds_dr_20G_HiG_DXGXS              29
#define digital_actualSpeeds_dr_20G_DXGXS                  30
#define digital_actualSpeeds_dr_10G_SFI                    31
#define digital_actualSpeeds_dr_31p5G                      32
#define digital_actualSpeeds_dr_32p7G                      33
#define digital_actualSpeeds_dr_20G_SCR                    34
#define digital_actualSpeeds_dr_10G_HiG_DXGXS_SCR          35
#define digital_actualSpeeds_dr_10G_DXGXS_SCR              36
#define digital_actualSpeeds_dr_12G_R2                     37
#define digital_actualSpeeds_dr_10G_X2                     38
#define digital_actualSpeeds_dr_40G_KR4                    39
#define digital_actualSpeeds_dr_40G_CR4                    40
#define digital_actualSpeeds_dr_100G_CR10                  41
#define digital_actualSpeeds_dr_15p75G_DXGXS               44
#define digital_actualSpeeds_dr_20G_KR2                    57
#define digital_actualSpeeds_dr_20G_CR2                    58

/****************************************************************************
 * Enums: digital_actualSpeedsMisc1
 */
#define digital_actualSpeedsMisc1_dr_2500BRCM_X1           16
#define digital_actualSpeedsMisc1_dr_5000BRCM_X4           17
#define digital_actualSpeedsMisc1_dr_6000BRCM_X4           18
#define digital_actualSpeedsMisc1_dr_10GHiGig_X4           19
#define digital_actualSpeedsMisc1_dr_10GBASE_CX4           20
#define digital_actualSpeedsMisc1_dr_12GHiGig_X4           21
#define digital_actualSpeedsMisc1_dr_12p5GHiGig_X4         22
#define digital_actualSpeedsMisc1_dr_13GHiGig_X4           23
#define digital_actualSpeedsMisc1_dr_15GHiGig_X4           24
#define digital_actualSpeedsMisc1_dr_16GHiGig_X4           25
#define digital_actualSpeedsMisc1_dr_5000BRCM_X1           26
#define digital_actualSpeedsMisc1_dr_6363BRCM_X1           27
#define digital_actualSpeedsMisc1_dr_20GHiGig_X4           28
#define digital_actualSpeedsMisc1_dr_21GHiGig_X4           29
#define digital_actualSpeedsMisc1_dr_25p45GHiGig_X4        30
#define digital_actualSpeedsMisc1_dr_10G_HiG_DXGXS         31

/****************************************************************************
 * Enums: digital_IndLaneModes
 */
#define digital_IndLaneModes_SWSDR_div2                    0
#define digital_IndLaneModes_SWSDR_div1                    1
#define digital_IndLaneModes_DWSDR_div2                    2
#define digital_IndLaneModes_DWSDR_div1                    3

/****************************************************************************
 * Enums: digital_prbsSelect
 */
#define digital_prbsSelect_prbs7                           0
#define digital_prbsSelect_prbs15                          1
#define digital_prbsSelect_prbs23                          2
#define digital_prbsSelect_prbs31                          3

/****************************************************************************
 * Enums: digital_vcoDivider
 */
#define digital_vcoDivider_div32                           0
#define digital_vcoDivider_div36                           1
#define digital_vcoDivider_div40                           2
#define digital_vcoDivider_div42                           3
#define digital_vcoDivider_div48                           4
#define digital_vcoDivider_div50                           5
#define digital_vcoDivider_div52                           6
#define digital_vcoDivider_div54                           7
#define digital_vcoDivider_div60                           8
#define digital_vcoDivider_div64                           9
#define digital_vcoDivider_div66                           10
#define digital_vcoDivider_div68                           11
#define digital_vcoDivider_div70                           12
#define digital_vcoDivider_div80                           13
#define digital_vcoDivider_div92                           14
#define digital_vcoDivider_div100                          15

/****************************************************************************
 * Enums: digital_refClkSelect
 */
#define digital_refClkSelect_clk_25MHz                     0
#define digital_refClkSelect_clk_100MHz                    1
#define digital_refClkSelect_clk_125MHz                    2
#define digital_refClkSelect_clk_156p25MHz                 3
#define digital_refClkSelect_clk_187p5MHz                  4
#define digital_refClkSelect_clk_161p25Mhz                 5
#define digital_refClkSelect_clk_50Mhz                     6
#define digital_refClkSelect_clk_106p25Mhz                 7

/****************************************************************************
 * Enums: digital_aerMMDdevTypeSelect
 */
#define digital_aerMMDdevTypeSelect_combo_core             0
#define digital_aerMMDdevTypeSelect_PMA_PMD                1
#define digital_aerMMDdevTypeSelect_PCS                    3
#define digital_aerMMDdevTypeSelect_PHY                    4
#define digital_aerMMDdevTypeSelect_DTE                    5
#define digital_aerMMDdevTypeSelect_CL73_AN                7

/****************************************************************************
 * Enums: digital_aerMMDportSelect
 */
#define digital_aerMMDportSelect_ln0                       0
#define digital_aerMMDportSelect_ln1                       1
#define digital_aerMMDportSelect_ln2                       2
#define digital_aerMMDportSelect_ln3                       3
#define digital_aerMMDportSelect_BCST_ln0_1_2_3            511
#define digital_aerMMDportSelect_BCST_ln0_1                512
#define digital_aerMMDportSelect_BCST_ln2_3                513

/****************************************************************************
 * Enums: digital_firmwareModeSelect
 */
#define digital_firmwareModeSelect_DEFAULT                 0
#define digital_firmwareModeSelect_SFP_OPT_LR              1
#define digital_firmwareModeSelect_SFP_DAC                 2
#define digital_firmwareModeSelect_XLAUI                   3
#define digital_firmwareModeSelect_LONG_CH_6G              4

/****************************************************************************
 * Enums: digital_tempIdxSelect
 */
#define digital_tempIdxSelect_LTE__22p9C                   15
#define digital_tempIdxSelect_LTE__12p6C                   14
#define digital_tempIdxSelect_LTE__3p0C                    13
#define digital_tempIdxSelect_LTE_6p7C                     12
#define digital_tempIdxSelect_LTE_16p4C                    11
#define digital_tempIdxSelect_LTE_26p6C                    10
#define digital_tempIdxSelect_LTE_36p3C                    9
#define digital_tempIdxSelect_LTE_46p0C                    8
#define digital_tempIdxSelect_LTE_56p2C                    7
#define digital_tempIdxSelect_LTE_65p9C                    6
#define digital_tempIdxSelect_LTE_75p6C                    5
#define digital_tempIdxSelect_LTE_85p3C                    4
#define digital_tempIdxSelect_LTE_95p5C                    3
#define digital_tempIdxSelect_LTE_105p2C                   2
#define digital_tempIdxSelect_LTE_114p9C                   1
#define digital_tempIdxSelect_LTE_125p1C                   0

/****************************************************************************
 * Enums: generic_cl36TxEEEStates_l
 */
#define generic_cl36TxEEEStates_l_TX_REFRESH               8
#define generic_cl36TxEEEStates_l_TX_QUIET                 4
#define generic_cl36TxEEEStates_l_TX_SLEEP                 2
#define generic_cl36TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl36TxEEEStates_c
 */
#define generic_cl36TxEEEStates_c_TX_REFRESH               3
#define generic_cl36TxEEEStates_c_TX_QUIET                 2
#define generic_cl36TxEEEStates_c_TX_SLEEP                 1
#define generic_cl36TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: generic_cl49TxEEEStates_l
 */
#define generic_cl49TxEEEStates_l_SCR_RESET_2              64
#define generic_cl49TxEEEStates_l_SCR_RESET_1              32
#define generic_cl49TxEEEStates_l_TX_WAKE                  16
#define generic_cl49TxEEEStates_l_TX_REFRESH               8
#define generic_cl49TxEEEStates_l_TX_QUIET                 4
#define generic_cl49TxEEEStates_l_TX_SLEEP                 2
#define generic_cl49TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl49TxEEEStates_c
 */
#define generic_cl49TxEEEStates_c_SCR_RESET_2              6
#define generic_cl49TxEEEStates_c_SCR_RESET_1              5
#define generic_cl49TxEEEStates_c_TX_WAKE                  4
#define generic_cl49TxEEEStates_c_TX_REFRESH               3
#define generic_cl49TxEEEStates_c_TX_QUIET                 2
#define generic_cl49TxEEEStates_c_TX_SLEEP                 1
#define generic_cl49TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: generic_cl36RxEEEStates_l
 */
#define generic_cl36RxEEEStates_l_RX_LINK_FAIL             32
#define generic_cl36RxEEEStates_l_RX_WTF                   16
#define generic_cl36RxEEEStates_l_RX_WAKE                  8
#define generic_cl36RxEEEStates_l_RX_QUIET                 4
#define generic_cl36RxEEEStates_l_RX_SLEEP                 2
#define generic_cl36RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl36RxEEEStates_c
 */
#define generic_cl36RxEEEStates_c_RX_LINK_FAIL             5
#define generic_cl36RxEEEStates_c_RX_WTF                   4
#define generic_cl36RxEEEStates_c_RX_WAKE                  3
#define generic_cl36RxEEEStates_c_RX_QUIET                 2
#define generic_cl36RxEEEStates_c_RX_SLEEP                 1
#define generic_cl36RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: generic_cl49RxEEEStates_l
 */
#define generic_cl49RxEEEStates_l_RX_LINK_FAIL             32
#define generic_cl49RxEEEStates_l_RX_WTF                   16
#define generic_cl49RxEEEStates_l_RX_WAKE                  8
#define generic_cl49RxEEEStates_l_RX_QUIET                 4
#define generic_cl49RxEEEStates_l_RX_SLEEP                 2
#define generic_cl49RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl49RxEEEStates_c
 */
#define generic_cl49RxEEEStates_c_RX_LINK_FAIL             5
#define generic_cl49RxEEEStates_c_RX_WTF                   4
#define generic_cl49RxEEEStates_c_RX_WAKE                  3
#define generic_cl49RxEEEStates_c_RX_QUIET                 2
#define generic_cl49RxEEEStates_c_RX_SLEEP                 1
#define generic_cl49RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: generic_cl48TxEEEStates_l
 */
#define generic_cl48TxEEEStates_l_TX_REFRESH               8
#define generic_cl48TxEEEStates_l_TX_QUIET                 4
#define generic_cl48TxEEEStates_l_TX_SLEEP                 2
#define generic_cl48TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl48TxEEEStates_c
 */
#define generic_cl48TxEEEStates_c_TX_REFRESH               3
#define generic_cl48TxEEEStates_c_TX_QUIET                 2
#define generic_cl48TxEEEStates_c_TX_SLEEP                 1
#define generic_cl48TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: generic_cl48RxEEEStates_l
 */
#define generic_cl48RxEEEStates_l_RX_LINK_FAIL             32
#define generic_cl48RxEEEStates_l_RX_WAKE                  16
#define generic_cl48RxEEEStates_l_RX_QUIET                 8
#define generic_cl48RxEEEStates_l_RX_DEACT                 4
#define generic_cl48RxEEEStates_l_RX_SLEEP                 2
#define generic_cl48RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl48RxEEEStates_c
 */
#define generic_cl48RxEEEStates_c_RX_LINK_FAIL             5
#define generic_cl48RxEEEStates_c_RX_WAKE                  4
#define generic_cl48RxEEEStates_c_RX_QUIET                 3
#define generic_cl48RxEEEStates_c_RX_DEACT                 2
#define generic_cl48RxEEEStates_c_RX_SLEEP                 1
#define generic_cl48RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: generic_IQP_Options
 */
#define generic_IQP_Options_i50uA                          0
#define generic_IQP_Options_i100uA                         1
#define generic_IQP_Options_i150uA                         2
#define generic_IQP_Options_i200uA                         3
#define generic_IQP_Options_i250uA                         4
#define generic_IQP_Options_i300uA                         5
#define generic_IQP_Options_i350uA                         6
#define generic_IQP_Options_i400uA                         7
#define generic_IQP_Options_i450uA                         8
#define generic_IQP_Options_i500uA                         9
#define generic_IQP_Options_i550uA                         10
#define generic_IQP_Options_i600uA                         11
#define generic_IQP_Options_i650uA                         12
#define generic_IQP_Options_i700uA                         13
#define generic_IQP_Options_i750uA                         14
#define generic_IQP_Options_i800uA                         15

/****************************************************************************
 * Enums: generic_IDriver_Options
 */
#define generic_IDriver_Options_v680mV                     0
#define generic_IDriver_Options_v730mV                     1
#define generic_IDriver_Options_v780mV                     2
#define generic_IDriver_Options_v830mV                     3
#define generic_IDriver_Options_v880mV                     4
#define generic_IDriver_Options_v930mV                     5
#define generic_IDriver_Options_v980mV                     6
#define generic_IDriver_Options_v1010mV                    7
#define generic_IDriver_Options_v1040mV                    8
#define generic_IDriver_Options_v1060mV                    9
#define generic_IDriver_Options_v1070mV                    10
#define generic_IDriver_Options_v1080mV                    11
#define generic_IDriver_Options_v1085mV                    12
#define generic_IDriver_Options_v1090mV                    13
#define generic_IDriver_Options_v1095mV                    14
#define generic_IDriver_Options_v1100mV                    15

/****************************************************************************
 * Enums: generic_operationModes
 */
#define generic_operationModes_XGXS                        0
#define generic_operationModes_XGXG_nCC                    1
#define generic_operationModes_Indlane_OS8                 4
#define generic_operationModes_IndLane_OS5                 5
#define generic_operationModes_PCI                         7
#define generic_operationModes_XGXS_nLQ                    8
#define generic_operationModes_XGXS_nLQnCC                 9
#define generic_operationModes_PBypass                     10
#define generic_operationModes_PBypass_nDSK                11
#define generic_operationModes_ComboCoreMode               12
#define generic_operationModes_Clocks_off                  15

/****************************************************************************
 * Enums: generic_synce_enum
 */
#define generic_synce_enum_SYNCE_NO_DIV                    0
#define generic_synce_enum_SYNCE_DIV_7                     1
#define generic_synce_enum_SYNCE_DIV_11                    2

/****************************************************************************
 * Enums: generic_operationSpeeds
 */
#define generic_operationSpeeds_SPEED_5G_X1_12p5           65
#define generic_operationSpeeds_SPEED_2p5G_X1_12p5         64
#define generic_operationSpeeds_SPEED_1000M_12p5           63
#define generic_operationSpeeds_SPEED_100M_12p5            62
#define generic_operationSpeeds_SPEED_10M_12p5             61
#define generic_operationSpeeds_SPEED_4G_X1_10             60
#define generic_operationSpeeds_SPEED_1000M_X1_10          59
#define generic_operationSpeeds_SPEED_100M_X1_10           58
#define generic_operationSpeeds_SPEED_10M_X1_10            57
#define generic_operationSpeeds_SPEED_2p5G_X1_10p3125      56
#define generic_operationSpeeds_SPEED_1000M_10p3125        55
#define generic_operationSpeeds_SPEED_100M_10p3125         54
#define generic_operationSpeeds_SPEED_10M_10p3125          53
#define generic_operationSpeeds_SPEED_10p5G_X4             50
#define generic_operationSpeeds_SPEED_5G_KR1               49
#define generic_operationSpeeds_SPEED_127G_X12             39
#define generic_operationSpeeds_SPEED_120G_X12             38
#define generic_operationSpeeds_SPEED_107G_X10             37
#define generic_operationSpeeds_SPEED_100G_CR10            36
#define generic_operationSpeeds_SPEED_42G_X4               35
#define generic_operationSpeeds_SPEED_40G_CR4              34
#define generic_operationSpeeds_SPEED_40G_KR4              33
#define generic_operationSpeeds_SPEED_21G_X2               32
#define generic_operationSpeeds_SPEED_20G_CR2              31
#define generic_operationSpeeds_SPEED_20G_KR2              30
#define generic_operationSpeeds_SPEED_10p6_X1              29
#define generic_operationSpeeds_SPEED_10G_KR1              28
#define generic_operationSpeeds_SPEED_40G_X4               27
#define generic_operationSpeeds_SPEED_20G_X2               26
#define generic_operationSpeeds_SPEED_20G_CX2              25
#define generic_operationSpeeds_SPEED_31p5G_KR4            24
#define generic_operationSpeeds_SPEED_31p5G_X4             23
#define generic_operationSpeeds_SPEED_15p75G_X2            22
#define generic_operationSpeeds_SPEED_25p45G_X4            21
#define generic_operationSpeeds_SPEED_12p7G_X2             20
#define generic_operationSpeeds_SPEED_21G_X4               19
#define generic_operationSpeeds_SPEED_10p5G_X2             18
#define generic_operationSpeeds_SPEED_20G_X4               17
#define generic_operationSpeeds_SPEED_10G_X2               16
#define generic_operationSpeeds_SPEED_10G_CX2              15
#define generic_operationSpeeds_SPEED_20G_CX4              14
#define generic_operationSpeeds_SPEED_16G_X4               13
#define generic_operationSpeeds_SPEED_15G_X4               12
#define generic_operationSpeeds_SPEED_13G_X4               11
#define generic_operationSpeeds_SPEED_10G_X4               10
#define generic_operationSpeeds_SPEED_10G_KX4              9
#define generic_operationSpeeds_SPEED_10G_CX4              8
#define generic_operationSpeeds_SPEED_5G_X1                7
#define generic_operationSpeeds_SPEED_2p5G_X1              6
#define generic_operationSpeeds_SPEED_1G_KX1               5
#define generic_operationSpeeds_SPEED_1G_CX1               4
#define generic_operationSpeeds_SPEED_1000M                3
#define generic_operationSpeeds_SPEED_100M                 2
#define generic_operationSpeeds_SPEED_10M                  1

/****************************************************************************
 * Enums: generic_actualSpeeds
 */
#define generic_actualSpeeds_dr_10M                        0
#define generic_actualSpeeds_dr_100M                       1
#define generic_actualSpeeds_dr_1G                         2
#define generic_actualSpeeds_dr_2p5G                       3
#define generic_actualSpeeds_dr_5G_X4                      4
#define generic_actualSpeeds_dr_6G_X4                      5
#define generic_actualSpeeds_dr_10G_HiG                    6
#define generic_actualSpeeds_dr_10G_CX4                    7
#define generic_actualSpeeds_dr_12G_HiG                    8
#define generic_actualSpeeds_dr_12p5G_X4                   9
#define generic_actualSpeeds_dr_13G_X4                     10
#define generic_actualSpeeds_dr_15G_X4                     11
#define generic_actualSpeeds_dr_16G_X4                     12
#define generic_actualSpeeds_dr_1G_KX                      13
#define generic_actualSpeeds_dr_10G_KX4                    14
#define generic_actualSpeeds_dr_10G_KR                     15
#define generic_actualSpeeds_dr_5G                         16
#define generic_actualSpeeds_dr_6p4G                       17
#define generic_actualSpeeds_dr_20G_X4                     18
#define generic_actualSpeeds_dr_21G_X4                     19
#define generic_actualSpeeds_dr_25G_X4                     20
#define generic_actualSpeeds_dr_10G_HiG_DXGXS              21
#define generic_actualSpeeds_dr_10G_DXGXS                  22
#define generic_actualSpeeds_dr_10p5G_HiG_DXGXS            23
#define generic_actualSpeeds_dr_10p5G_DXGXS                24
#define generic_actualSpeeds_dr_12p773G_HiG_DXGXS          25
#define generic_actualSpeeds_dr_12p773G_DXGXS              26
#define generic_actualSpeeds_dr_10G_XFI                    27
#define generic_actualSpeeds_dr_40G                        28
#define generic_actualSpeeds_dr_20G_HiG_DXGXS              29
#define generic_actualSpeeds_dr_20G_DXGXS                  30
#define generic_actualSpeeds_dr_10G_SFI                    31
#define generic_actualSpeeds_dr_31p5G                      32
#define generic_actualSpeeds_dr_32p7G                      33
#define generic_actualSpeeds_dr_20G_SCR                    34
#define generic_actualSpeeds_dr_10G_HiG_DXGXS_SCR          35
#define generic_actualSpeeds_dr_10G_DXGXS_SCR              36
#define generic_actualSpeeds_dr_12G_R2                     37
#define generic_actualSpeeds_dr_10G_X2                     38
#define generic_actualSpeeds_dr_40G_KR4                    39
#define generic_actualSpeeds_dr_40G_CR4                    40
#define generic_actualSpeeds_dr_100G_CR10                  41
#define generic_actualSpeeds_dr_15p75G_DXGXS               44
#define generic_actualSpeeds_dr_20G_KR2                    57
#define generic_actualSpeeds_dr_20G_CR2                    58

/****************************************************************************
 * Enums: generic_actualSpeedsMisc1
 */
#define generic_actualSpeedsMisc1_dr_2500BRCM_X1           16
#define generic_actualSpeedsMisc1_dr_5000BRCM_X4           17
#define generic_actualSpeedsMisc1_dr_6000BRCM_X4           18
#define generic_actualSpeedsMisc1_dr_10GHiGig_X4           19
#define generic_actualSpeedsMisc1_dr_10GBASE_CX4           20
#define generic_actualSpeedsMisc1_dr_12GHiGig_X4           21
#define generic_actualSpeedsMisc1_dr_12p5GHiGig_X4         22
#define generic_actualSpeedsMisc1_dr_13GHiGig_X4           23
#define generic_actualSpeedsMisc1_dr_15GHiGig_X4           24
#define generic_actualSpeedsMisc1_dr_16GHiGig_X4           25
#define generic_actualSpeedsMisc1_dr_5000BRCM_X1           26
#define generic_actualSpeedsMisc1_dr_6363BRCM_X1           27
#define generic_actualSpeedsMisc1_dr_20GHiGig_X4           28
#define generic_actualSpeedsMisc1_dr_21GHiGig_X4           29
#define generic_actualSpeedsMisc1_dr_25p45GHiGig_X4        30
#define generic_actualSpeedsMisc1_dr_10G_HiG_DXGXS         31

/****************************************************************************
 * Enums: generic_IndLaneModes
 */
#define generic_IndLaneModes_SWSDR_div2                    0
#define generic_IndLaneModes_SWSDR_div1                    1
#define generic_IndLaneModes_DWSDR_div2                    2
#define generic_IndLaneModes_DWSDR_div1                    3

/****************************************************************************
 * Enums: generic_prbsSelect
 */
#define generic_prbsSelect_prbs7                           0
#define generic_prbsSelect_prbs15                          1
#define generic_prbsSelect_prbs23                          2
#define generic_prbsSelect_prbs31                          3

/****************************************************************************
 * Enums: generic_vcoDivider
 */
#define generic_vcoDivider_div32                           0
#define generic_vcoDivider_div36                           1
#define generic_vcoDivider_div40                           2
#define generic_vcoDivider_div42                           3
#define generic_vcoDivider_div48                           4
#define generic_vcoDivider_div50                           5
#define generic_vcoDivider_div52                           6
#define generic_vcoDivider_div54                           7
#define generic_vcoDivider_div60                           8
#define generic_vcoDivider_div64                           9
#define generic_vcoDivider_div66                           10
#define generic_vcoDivider_div68                           11
#define generic_vcoDivider_div70                           12
#define generic_vcoDivider_div80                           13
#define generic_vcoDivider_div92                           14
#define generic_vcoDivider_div100                          15

/****************************************************************************
 * Enums: generic_refClkSelect
 */
#define generic_refClkSelect_clk_25MHz                     0
#define generic_refClkSelect_clk_100MHz                    1
#define generic_refClkSelect_clk_125MHz                    2
#define generic_refClkSelect_clk_156p25MHz                 3
#define generic_refClkSelect_clk_187p5MHz                  4
#define generic_refClkSelect_clk_161p25Mhz                 5
#define generic_refClkSelect_clk_50Mhz                     6
#define generic_refClkSelect_clk_106p25Mhz                 7

/****************************************************************************
 * Enums: generic_aerMMDdevTypeSelect
 */
#define generic_aerMMDdevTypeSelect_combo_core             0
#define generic_aerMMDdevTypeSelect_PMA_PMD                1
#define generic_aerMMDdevTypeSelect_PCS                    3
#define generic_aerMMDdevTypeSelect_PHY                    4
#define generic_aerMMDdevTypeSelect_DTE                    5
#define generic_aerMMDdevTypeSelect_CL73_AN                7

/****************************************************************************
 * Enums: generic_aerMMDportSelect
 */
#define generic_aerMMDportSelect_ln0                       0
#define generic_aerMMDportSelect_ln1                       1
#define generic_aerMMDportSelect_ln2                       2
#define generic_aerMMDportSelect_ln3                       3
#define generic_aerMMDportSelect_BCST_ln0_1_2_3            511
#define generic_aerMMDportSelect_BCST_ln0_1                512
#define generic_aerMMDportSelect_BCST_ln2_3                513

/****************************************************************************
 * Enums: generic_firmwareModeSelect
 */
#define generic_firmwareModeSelect_DEFAULT                 0
#define generic_firmwareModeSelect_SFP_OPT_LR              1
#define generic_firmwareModeSelect_SFP_DAC                 2
#define generic_firmwareModeSelect_XLAUI                   3
#define generic_firmwareModeSelect_LONG_CH_6G              4

/****************************************************************************
 * Enums: generic_tempIdxSelect
 */
#define generic_tempIdxSelect_LTE__22p9C                   15
#define generic_tempIdxSelect_LTE__12p6C                   14
#define generic_tempIdxSelect_LTE__3p0C                    13
#define generic_tempIdxSelect_LTE_6p7C                     12
#define generic_tempIdxSelect_LTE_16p4C                    11
#define generic_tempIdxSelect_LTE_26p6C                    10
#define generic_tempIdxSelect_LTE_36p3C                    9
#define generic_tempIdxSelect_LTE_46p0C                    8
#define generic_tempIdxSelect_LTE_56p2C                    7
#define generic_tempIdxSelect_LTE_65p9C                    6
#define generic_tempIdxSelect_LTE_75p6C                    5
#define generic_tempIdxSelect_LTE_85p3C                    4
#define generic_tempIdxSelect_LTE_95p5C                    3
#define generic_tempIdxSelect_LTE_105p2C                   2
#define generic_tempIdxSelect_LTE_114p9C                   1
#define generic_tempIdxSelect_LTE_125p1C                   0

/****************************************************************************
 * Enums: main0_cl36TxEEEStates_l
 */
#define main0_cl36TxEEEStates_l_TX_REFRESH                 8
#define main0_cl36TxEEEStates_l_TX_QUIET                   4
#define main0_cl36TxEEEStates_l_TX_SLEEP                   2
#define main0_cl36TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl36TxEEEStates_c
 */
#define main0_cl36TxEEEStates_c_TX_REFRESH                 3
#define main0_cl36TxEEEStates_c_TX_QUIET                   2
#define main0_cl36TxEEEStates_c_TX_SLEEP                   1
#define main0_cl36TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl49TxEEEStates_l
 */
#define main0_cl49TxEEEStates_l_SCR_RESET_2                64
#define main0_cl49TxEEEStates_l_SCR_RESET_1                32
#define main0_cl49TxEEEStates_l_TX_WAKE                    16
#define main0_cl49TxEEEStates_l_TX_REFRESH                 8
#define main0_cl49TxEEEStates_l_TX_QUIET                   4
#define main0_cl49TxEEEStates_l_TX_SLEEP                   2
#define main0_cl49TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl49TxEEEStates_c
 */
#define main0_cl49TxEEEStates_c_SCR_RESET_2                6
#define main0_cl49TxEEEStates_c_SCR_RESET_1                5
#define main0_cl49TxEEEStates_c_TX_WAKE                    4
#define main0_cl49TxEEEStates_c_TX_REFRESH                 3
#define main0_cl49TxEEEStates_c_TX_QUIET                   2
#define main0_cl49TxEEEStates_c_TX_SLEEP                   1
#define main0_cl49TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl36RxEEEStates_l
 */
#define main0_cl36RxEEEStates_l_RX_LINK_FAIL               32
#define main0_cl36RxEEEStates_l_RX_WTF                     16
#define main0_cl36RxEEEStates_l_RX_WAKE                    8
#define main0_cl36RxEEEStates_l_RX_QUIET                   4
#define main0_cl36RxEEEStates_l_RX_SLEEP                   2
#define main0_cl36RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl36RxEEEStates_c
 */
#define main0_cl36RxEEEStates_c_RX_LINK_FAIL               5
#define main0_cl36RxEEEStates_c_RX_WTF                     4
#define main0_cl36RxEEEStates_c_RX_WAKE                    3
#define main0_cl36RxEEEStates_c_RX_QUIET                   2
#define main0_cl36RxEEEStates_c_RX_SLEEP                   1
#define main0_cl36RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl49RxEEEStates_l
 */
#define main0_cl49RxEEEStates_l_RX_LINK_FAIL               32
#define main0_cl49RxEEEStates_l_RX_WTF                     16
#define main0_cl49RxEEEStates_l_RX_WAKE                    8
#define main0_cl49RxEEEStates_l_RX_QUIET                   4
#define main0_cl49RxEEEStates_l_RX_SLEEP                   2
#define main0_cl49RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl49RxEEEStates_c
 */
#define main0_cl49RxEEEStates_c_RX_LINK_FAIL               5
#define main0_cl49RxEEEStates_c_RX_WTF                     4
#define main0_cl49RxEEEStates_c_RX_WAKE                    3
#define main0_cl49RxEEEStates_c_RX_QUIET                   2
#define main0_cl49RxEEEStates_c_RX_SLEEP                   1
#define main0_cl49RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl48TxEEEStates_l
 */
#define main0_cl48TxEEEStates_l_TX_REFRESH                 8
#define main0_cl48TxEEEStates_l_TX_QUIET                   4
#define main0_cl48TxEEEStates_l_TX_SLEEP                   2
#define main0_cl48TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl48TxEEEStates_c
 */
#define main0_cl48TxEEEStates_c_TX_REFRESH                 3
#define main0_cl48TxEEEStates_c_TX_QUIET                   2
#define main0_cl48TxEEEStates_c_TX_SLEEP                   1
#define main0_cl48TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl48RxEEEStates_l
 */
#define main0_cl48RxEEEStates_l_RX_LINK_FAIL               32
#define main0_cl48RxEEEStates_l_RX_WAKE                    16
#define main0_cl48RxEEEStates_l_RX_QUIET                   8
#define main0_cl48RxEEEStates_l_RX_DEACT                   4
#define main0_cl48RxEEEStates_l_RX_SLEEP                   2
#define main0_cl48RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl48RxEEEStates_c
 */
#define main0_cl48RxEEEStates_c_RX_LINK_FAIL               5
#define main0_cl48RxEEEStates_c_RX_WAKE                    4
#define main0_cl48RxEEEStates_c_RX_QUIET                   3
#define main0_cl48RxEEEStates_c_RX_DEACT                   2
#define main0_cl48RxEEEStates_c_RX_SLEEP                   1
#define main0_cl48RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_IQP_Options
 */
#define main0_IQP_Options_i50uA                            0
#define main0_IQP_Options_i100uA                           1
#define main0_IQP_Options_i150uA                           2
#define main0_IQP_Options_i200uA                           3
#define main0_IQP_Options_i250uA                           4
#define main0_IQP_Options_i300uA                           5
#define main0_IQP_Options_i350uA                           6
#define main0_IQP_Options_i400uA                           7
#define main0_IQP_Options_i450uA                           8
#define main0_IQP_Options_i500uA                           9
#define main0_IQP_Options_i550uA                           10
#define main0_IQP_Options_i600uA                           11
#define main0_IQP_Options_i650uA                           12
#define main0_IQP_Options_i700uA                           13
#define main0_IQP_Options_i750uA                           14
#define main0_IQP_Options_i800uA                           15

/****************************************************************************
 * Enums: main0_IDriver_Options
 */
#define main0_IDriver_Options_v680mV                       0
#define main0_IDriver_Options_v730mV                       1
#define main0_IDriver_Options_v780mV                       2
#define main0_IDriver_Options_v830mV                       3
#define main0_IDriver_Options_v880mV                       4
#define main0_IDriver_Options_v930mV                       5
#define main0_IDriver_Options_v980mV                       6
#define main0_IDriver_Options_v1010mV                      7
#define main0_IDriver_Options_v1040mV                      8
#define main0_IDriver_Options_v1060mV                      9
#define main0_IDriver_Options_v1070mV                      10
#define main0_IDriver_Options_v1080mV                      11
#define main0_IDriver_Options_v1085mV                      12
#define main0_IDriver_Options_v1090mV                      13
#define main0_IDriver_Options_v1095mV                      14
#define main0_IDriver_Options_v1100mV                      15

/****************************************************************************
 * Enums: main0_operationModes
 */
#define main0_operationModes_XGXS                          0
#define main0_operationModes_XGXG_nCC                      1
#define main0_operationModes_Indlane_OS8                   4
#define main0_operationModes_IndLane_OS5                   5
#define main0_operationModes_PCI                           7
#define main0_operationModes_XGXS_nLQ                      8
#define main0_operationModes_XGXS_nLQnCC                   9
#define main0_operationModes_PBypass                       10
#define main0_operationModes_PBypass_nDSK                  11
#define main0_operationModes_ComboCoreMode                 12
#define main0_operationModes_Clocks_off                    15

/****************************************************************************
 * Enums: main0_synce_enum
 */
#define main0_synce_enum_SYNCE_NO_DIV                      0
#define main0_synce_enum_SYNCE_DIV_7                       1
#define main0_synce_enum_SYNCE_DIV_11                      2

/****************************************************************************
 * Enums: main0_operationSpeeds
 */
#define main0_operationSpeeds_SPEED_5G_X1_12p5             65
#define main0_operationSpeeds_SPEED_2p5G_X1_12p5           64
#define main0_operationSpeeds_SPEED_1000M_12p5             63
#define main0_operationSpeeds_SPEED_100M_12p5              62
#define main0_operationSpeeds_SPEED_10M_12p5               61
#define main0_operationSpeeds_SPEED_4G_X1_10               60
#define main0_operationSpeeds_SPEED_1000M_X1_10            59
#define main0_operationSpeeds_SPEED_100M_X1_10             58
#define main0_operationSpeeds_SPEED_10M_X1_10              57
#define main0_operationSpeeds_SPEED_2p5G_X1_10p3125        56
#define main0_operationSpeeds_SPEED_1000M_10p3125          55
#define main0_operationSpeeds_SPEED_100M_10p3125           54
#define main0_operationSpeeds_SPEED_10M_10p3125            53
#define main0_operationSpeeds_SPEED_10p5G_X4               50
#define main0_operationSpeeds_SPEED_5G_KR1                 49
#define main0_operationSpeeds_SPEED_127G_X12               39
#define main0_operationSpeeds_SPEED_120G_X12               38
#define main0_operationSpeeds_SPEED_107G_X10               37
#define main0_operationSpeeds_SPEED_100G_CR10              36
#define main0_operationSpeeds_SPEED_42G_X4                 35
#define main0_operationSpeeds_SPEED_40G_CR4                34
#define main0_operationSpeeds_SPEED_40G_KR4                33
#define main0_operationSpeeds_SPEED_21G_X2                 32
#define main0_operationSpeeds_SPEED_20G_CR2                31
#define main0_operationSpeeds_SPEED_20G_KR2                30
#define main0_operationSpeeds_SPEED_10p6_X1                29
#define main0_operationSpeeds_SPEED_10G_KR1                28
#define main0_operationSpeeds_SPEED_40G_X4                 27
#define main0_operationSpeeds_SPEED_20G_X2                 26
#define main0_operationSpeeds_SPEED_20G_CX2                25
#define main0_operationSpeeds_SPEED_31p5G_KR4              24
#define main0_operationSpeeds_SPEED_31p5G_X4               23
#define main0_operationSpeeds_SPEED_15p75G_X2              22
#define main0_operationSpeeds_SPEED_25p45G_X4              21
#define main0_operationSpeeds_SPEED_12p7G_X2               20
#define main0_operationSpeeds_SPEED_21G_X4                 19
#define main0_operationSpeeds_SPEED_10p5G_X2               18
#define main0_operationSpeeds_SPEED_20G_X4                 17
#define main0_operationSpeeds_SPEED_10G_X2                 16
#define main0_operationSpeeds_SPEED_10G_CX2                15
#define main0_operationSpeeds_SPEED_20G_CX4                14
#define main0_operationSpeeds_SPEED_16G_X4                 13
#define main0_operationSpeeds_SPEED_15G_X4                 12
#define main0_operationSpeeds_SPEED_13G_X4                 11
#define main0_operationSpeeds_SPEED_10G_X4                 10
#define main0_operationSpeeds_SPEED_10G_KX4                9
#define main0_operationSpeeds_SPEED_10G_CX4                8
#define main0_operationSpeeds_SPEED_5G_X1                  7
#define main0_operationSpeeds_SPEED_2p5G_X1                6
#define main0_operationSpeeds_SPEED_1G_KX1                 5
#define main0_operationSpeeds_SPEED_1G_CX1                 4
#define main0_operationSpeeds_SPEED_1000M                  3
#define main0_operationSpeeds_SPEED_100M                   2
#define main0_operationSpeeds_SPEED_10M                    1

/****************************************************************************
 * Enums: main0_actualSpeeds
 */
#define main0_actualSpeeds_dr_10M                          0
#define main0_actualSpeeds_dr_100M                         1
#define main0_actualSpeeds_dr_1G                           2
#define main0_actualSpeeds_dr_2p5G                         3
#define main0_actualSpeeds_dr_5G_X4                        4
#define main0_actualSpeeds_dr_6G_X4                        5
#define main0_actualSpeeds_dr_10G_HiG                      6
#define main0_actualSpeeds_dr_10G_CX4                      7
#define main0_actualSpeeds_dr_12G_HiG                      8
#define main0_actualSpeeds_dr_12p5G_X4                     9
#define main0_actualSpeeds_dr_13G_X4                       10
#define main0_actualSpeeds_dr_15G_X4                       11
#define main0_actualSpeeds_dr_16G_X4                       12
#define main0_actualSpeeds_dr_1G_KX                        13
#define main0_actualSpeeds_dr_10G_KX4                      14
#define main0_actualSpeeds_dr_10G_KR                       15
#define main0_actualSpeeds_dr_5G                           16
#define main0_actualSpeeds_dr_6p4G                         17
#define main0_actualSpeeds_dr_20G_X4                       18
#define main0_actualSpeeds_dr_21G_X4                       19
#define main0_actualSpeeds_dr_25G_X4                       20
#define main0_actualSpeeds_dr_10G_HiG_DXGXS                21
#define main0_actualSpeeds_dr_10G_DXGXS                    22
#define main0_actualSpeeds_dr_10p5G_HiG_DXGXS              23
#define main0_actualSpeeds_dr_10p5G_DXGXS                  24
#define main0_actualSpeeds_dr_12p773G_HiG_DXGXS            25
#define main0_actualSpeeds_dr_12p773G_DXGXS                26
#define main0_actualSpeeds_dr_10G_XFI                      27
#define main0_actualSpeeds_dr_40G                          28
#define main0_actualSpeeds_dr_20G_HiG_DXGXS                29
#define main0_actualSpeeds_dr_20G_DXGXS                    30
#define main0_actualSpeeds_dr_10G_SFI                      31
#define main0_actualSpeeds_dr_31p5G                        32
#define main0_actualSpeeds_dr_32p7G                        33
#define main0_actualSpeeds_dr_20G_SCR                      34
#define main0_actualSpeeds_dr_10G_HiG_DXGXS_SCR            35
#define main0_actualSpeeds_dr_10G_DXGXS_SCR                36
#define main0_actualSpeeds_dr_12G_R2                       37
#define main0_actualSpeeds_dr_10G_X2                       38
#define main0_actualSpeeds_dr_40G_KR4                      39
#define main0_actualSpeeds_dr_40G_CR4                      40
#define main0_actualSpeeds_dr_100G_CR10                    41
#define main0_actualSpeeds_dr_15p75G_DXGXS                 44
#define main0_actualSpeeds_dr_20G_KR2                      57
#define main0_actualSpeeds_dr_20G_CR2                      58

/****************************************************************************
 * Enums: main0_actualSpeedsMisc1
 */
#define main0_actualSpeedsMisc1_dr_2500BRCM_X1             16
#define main0_actualSpeedsMisc1_dr_5000BRCM_X4             17
#define main0_actualSpeedsMisc1_dr_6000BRCM_X4             18
#define main0_actualSpeedsMisc1_dr_10GHiGig_X4             19
#define main0_actualSpeedsMisc1_dr_10GBASE_CX4             20
#define main0_actualSpeedsMisc1_dr_12GHiGig_X4             21
#define main0_actualSpeedsMisc1_dr_12p5GHiGig_X4           22
#define main0_actualSpeedsMisc1_dr_13GHiGig_X4             23
#define main0_actualSpeedsMisc1_dr_15GHiGig_X4             24
#define main0_actualSpeedsMisc1_dr_16GHiGig_X4             25
#define main0_actualSpeedsMisc1_dr_5000BRCM_X1             26
#define main0_actualSpeedsMisc1_dr_6363BRCM_X1             27
#define main0_actualSpeedsMisc1_dr_20GHiGig_X4             28
#define main0_actualSpeedsMisc1_dr_21GHiGig_X4             29
#define main0_actualSpeedsMisc1_dr_25p45GHiGig_X4          30
#define main0_actualSpeedsMisc1_dr_10G_HiG_DXGXS           31

/****************************************************************************
 * Enums: main0_IndLaneModes
 */
#define main0_IndLaneModes_SWSDR_div2                      0
#define main0_IndLaneModes_SWSDR_div1                      1
#define main0_IndLaneModes_DWSDR_div2                      2
#define main0_IndLaneModes_DWSDR_div1                      3

/****************************************************************************
 * Enums: main0_prbsSelect
 */
#define main0_prbsSelect_prbs7                             0
#define main0_prbsSelect_prbs15                            1
#define main0_prbsSelect_prbs23                            2
#define main0_prbsSelect_prbs31                            3

/****************************************************************************
 * Enums: main0_vcoDivider
 */
#define main0_vcoDivider_div32                             0
#define main0_vcoDivider_div36                             1
#define main0_vcoDivider_div40                             2
#define main0_vcoDivider_div42                             3
#define main0_vcoDivider_div48                             4
#define main0_vcoDivider_div50                             5
#define main0_vcoDivider_div52                             6
#define main0_vcoDivider_div54                             7
#define main0_vcoDivider_div60                             8
#define main0_vcoDivider_div64                             9
#define main0_vcoDivider_div66                             10
#define main0_vcoDivider_div68                             11
#define main0_vcoDivider_div70                             12
#define main0_vcoDivider_div80                             13
#define main0_vcoDivider_div92                             14
#define main0_vcoDivider_div100                            15

/****************************************************************************
 * Enums: main0_refClkSelect
 */
#define main0_refClkSelect_clk_25MHz                       0
#define main0_refClkSelect_clk_100MHz                      1
#define main0_refClkSelect_clk_125MHz                      2
#define main0_refClkSelect_clk_156p25MHz                   3
#define main0_refClkSelect_clk_187p5MHz                    4
#define main0_refClkSelect_clk_161p25Mhz                   5
#define main0_refClkSelect_clk_50Mhz                       6
#define main0_refClkSelect_clk_106p25Mhz                   7

/****************************************************************************
 * Enums: main0_aerMMDdevTypeSelect
 */
#define main0_aerMMDdevTypeSelect_combo_core               0
#define main0_aerMMDdevTypeSelect_PMA_PMD                  1
#define main0_aerMMDdevTypeSelect_PCS                      3
#define main0_aerMMDdevTypeSelect_PHY                      4
#define main0_aerMMDdevTypeSelect_DTE                      5
#define main0_aerMMDdevTypeSelect_CL73_AN                  7

/****************************************************************************
 * Enums: main0_aerMMDportSelect
 */
#define main0_aerMMDportSelect_ln0                         0
#define main0_aerMMDportSelect_ln1                         1
#define main0_aerMMDportSelect_ln2                         2
#define main0_aerMMDportSelect_ln3                         3
#define main0_aerMMDportSelect_BCST_ln0_1_2_3              511
#define main0_aerMMDportSelect_BCST_ln0_1                  512
#define main0_aerMMDportSelect_BCST_ln2_3                  513

/****************************************************************************
 * Enums: main0_firmwareModeSelect
 */
#define main0_firmwareModeSelect_DEFAULT                   0
#define main0_firmwareModeSelect_SFP_OPT_LR                1
#define main0_firmwareModeSelect_SFP_DAC                   2
#define main0_firmwareModeSelect_XLAUI                     3
#define main0_firmwareModeSelect_LONG_CH_6G                4

/****************************************************************************
 * Enums: main0_tempIdxSelect
 */
#define main0_tempIdxSelect_LTE__22p9C                     15
#define main0_tempIdxSelect_LTE__12p6C                     14
#define main0_tempIdxSelect_LTE__3p0C                      13
#define main0_tempIdxSelect_LTE_6p7C                       12
#define main0_tempIdxSelect_LTE_16p4C                      11
#define main0_tempIdxSelect_LTE_26p6C                      10
#define main0_tempIdxSelect_LTE_36p3C                      9
#define main0_tempIdxSelect_LTE_46p0C                      8
#define main0_tempIdxSelect_LTE_56p2C                      7
#define main0_tempIdxSelect_LTE_65p9C                      6
#define main0_tempIdxSelect_LTE_75p6C                      5
#define main0_tempIdxSelect_LTE_85p3C                      4
#define main0_tempIdxSelect_LTE_95p5C                      3
#define main0_tempIdxSelect_LTE_105p2C                     2
#define main0_tempIdxSelect_LTE_114p9C                     1
#define main0_tempIdxSelect_LTE_125p1C                     0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl36TxEEEStates_l
 */
#define sc_x1_speed_override0_cl36TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override0_cl36TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override0_cl36TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override0_cl36TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl36TxEEEStates_c
 */
#define sc_x1_speed_override0_cl36TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override0_cl36TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override0_cl36TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override0_cl36TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl49TxEEEStates_l
 */
#define sc_x1_speed_override0_cl49TxEEEStates_l_SCR_RESET_2 64
#define sc_x1_speed_override0_cl49TxEEEStates_l_SCR_RESET_1 32
#define sc_x1_speed_override0_cl49TxEEEStates_l_TX_WAKE    16
#define sc_x1_speed_override0_cl49TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override0_cl49TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override0_cl49TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override0_cl49TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl49TxEEEStates_c
 */
#define sc_x1_speed_override0_cl49TxEEEStates_c_SCR_RESET_2 6
#define sc_x1_speed_override0_cl49TxEEEStates_c_SCR_RESET_1 5
#define sc_x1_speed_override0_cl49TxEEEStates_c_TX_WAKE    4
#define sc_x1_speed_override0_cl49TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override0_cl49TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override0_cl49TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override0_cl49TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl36RxEEEStates_l
 */
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl36RxEEEStates_c
 */
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl49RxEEEStates_l
 */
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl49RxEEEStates_c
 */
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl48TxEEEStates_l
 */
#define sc_x1_speed_override0_cl48TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override0_cl48TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override0_cl48TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override0_cl48TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl48TxEEEStates_c
 */
#define sc_x1_speed_override0_cl48TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override0_cl48TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override0_cl48TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override0_cl48TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl48RxEEEStates_l
 */
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_WAKE    16
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_QUIET   8
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_DEACT   4
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl48RxEEEStates_c
 */
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_WAKE    4
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_QUIET   3
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_DEACT   2
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_IQP_Options
 */
#define sc_x1_speed_override0_IQP_Options_i50uA            0
#define sc_x1_speed_override0_IQP_Options_i100uA           1
#define sc_x1_speed_override0_IQP_Options_i150uA           2
#define sc_x1_speed_override0_IQP_Options_i200uA           3
#define sc_x1_speed_override0_IQP_Options_i250uA           4
#define sc_x1_speed_override0_IQP_Options_i300uA           5
#define sc_x1_speed_override0_IQP_Options_i350uA           6
#define sc_x1_speed_override0_IQP_Options_i400uA           7
#define sc_x1_speed_override0_IQP_Options_i450uA           8
#define sc_x1_speed_override0_IQP_Options_i500uA           9
#define sc_x1_speed_override0_IQP_Options_i550uA           10
#define sc_x1_speed_override0_IQP_Options_i600uA           11
#define sc_x1_speed_override0_IQP_Options_i650uA           12
#define sc_x1_speed_override0_IQP_Options_i700uA           13
#define sc_x1_speed_override0_IQP_Options_i750uA           14
#define sc_x1_speed_override0_IQP_Options_i800uA           15

/****************************************************************************
 * Enums: sc_x1_speed_override0_IDriver_Options
 */
#define sc_x1_speed_override0_IDriver_Options_v680mV       0
#define sc_x1_speed_override0_IDriver_Options_v730mV       1
#define sc_x1_speed_override0_IDriver_Options_v780mV       2
#define sc_x1_speed_override0_IDriver_Options_v830mV       3
#define sc_x1_speed_override0_IDriver_Options_v880mV       4
#define sc_x1_speed_override0_IDriver_Options_v930mV       5
#define sc_x1_speed_override0_IDriver_Options_v980mV       6
#define sc_x1_speed_override0_IDriver_Options_v1010mV      7
#define sc_x1_speed_override0_IDriver_Options_v1040mV      8
#define sc_x1_speed_override0_IDriver_Options_v1060mV      9
#define sc_x1_speed_override0_IDriver_Options_v1070mV      10
#define sc_x1_speed_override0_IDriver_Options_v1080mV      11
#define sc_x1_speed_override0_IDriver_Options_v1085mV      12
#define sc_x1_speed_override0_IDriver_Options_v1090mV      13
#define sc_x1_speed_override0_IDriver_Options_v1095mV      14
#define sc_x1_speed_override0_IDriver_Options_v1100mV      15

/****************************************************************************
 * Enums: sc_x1_speed_override0_operationModes
 */
#define sc_x1_speed_override0_operationModes_XGXS          0
#define sc_x1_speed_override0_operationModes_XGXG_nCC      1
#define sc_x1_speed_override0_operationModes_Indlane_OS8   4
#define sc_x1_speed_override0_operationModes_IndLane_OS5   5
#define sc_x1_speed_override0_operationModes_PCI           7
#define sc_x1_speed_override0_operationModes_XGXS_nLQ      8
#define sc_x1_speed_override0_operationModes_XGXS_nLQnCC   9
#define sc_x1_speed_override0_operationModes_PBypass       10
#define sc_x1_speed_override0_operationModes_PBypass_nDSK  11
#define sc_x1_speed_override0_operationModes_ComboCoreMode 12
#define sc_x1_speed_override0_operationModes_Clocks_off    15

/****************************************************************************
 * Enums: sc_x1_speed_override0_synce_enum
 */
#define sc_x1_speed_override0_synce_enum_SYNCE_NO_DIV      0
#define sc_x1_speed_override0_synce_enum_SYNCE_DIV_7       1
#define sc_x1_speed_override0_synce_enum_SYNCE_DIV_11      2

/****************************************************************************
 * Enums: sc_x1_speed_override0_operationSpeeds
 */
#define sc_x1_speed_override0_operationSpeeds_SPEED_5G_X1_12p5 65
#define sc_x1_speed_override0_operationSpeeds_SPEED_2p5G_X1_12p5 64
#define sc_x1_speed_override0_operationSpeeds_SPEED_1000M_12p5 63
#define sc_x1_speed_override0_operationSpeeds_SPEED_100M_12p5 62
#define sc_x1_speed_override0_operationSpeeds_SPEED_10M_12p5 61
#define sc_x1_speed_override0_operationSpeeds_SPEED_4G_X1_10 60
#define sc_x1_speed_override0_operationSpeeds_SPEED_1000M_X1_10 59
#define sc_x1_speed_override0_operationSpeeds_SPEED_100M_X1_10 58
#define sc_x1_speed_override0_operationSpeeds_SPEED_10M_X1_10 57
#define sc_x1_speed_override0_operationSpeeds_SPEED_2p5G_X1_10p3125 56
#define sc_x1_speed_override0_operationSpeeds_SPEED_1000M_10p3125 55
#define sc_x1_speed_override0_operationSpeeds_SPEED_100M_10p3125 54
#define sc_x1_speed_override0_operationSpeeds_SPEED_10M_10p3125 53
#define sc_x1_speed_override0_operationSpeeds_SPEED_10p5G_X4 50
#define sc_x1_speed_override0_operationSpeeds_SPEED_5G_KR1 49
#define sc_x1_speed_override0_operationSpeeds_SPEED_127G_X12 39
#define sc_x1_speed_override0_operationSpeeds_SPEED_120G_X12 38
#define sc_x1_speed_override0_operationSpeeds_SPEED_107G_X10 37
#define sc_x1_speed_override0_operationSpeeds_SPEED_100G_CR10 36
#define sc_x1_speed_override0_operationSpeeds_SPEED_42G_X4 35
#define sc_x1_speed_override0_operationSpeeds_SPEED_40G_CR4 34
#define sc_x1_speed_override0_operationSpeeds_SPEED_40G_KR4 33
#define sc_x1_speed_override0_operationSpeeds_SPEED_21G_X2 32
#define sc_x1_speed_override0_operationSpeeds_SPEED_20G_CR2 31
#define sc_x1_speed_override0_operationSpeeds_SPEED_20G_KR2 30
#define sc_x1_speed_override0_operationSpeeds_SPEED_10p6_X1 29
#define sc_x1_speed_override0_operationSpeeds_SPEED_10G_KR1 28
#define sc_x1_speed_override0_operationSpeeds_SPEED_40G_X4 27
#define sc_x1_speed_override0_operationSpeeds_SPEED_20G_X2 26
#define sc_x1_speed_override0_operationSpeeds_SPEED_20G_CX2 25
#define sc_x1_speed_override0_operationSpeeds_SPEED_31p5G_KR4 24
#define sc_x1_speed_override0_operationSpeeds_SPEED_31p5G_X4 23
#define sc_x1_speed_override0_operationSpeeds_SPEED_15p75G_X2 22
#define sc_x1_speed_override0_operationSpeeds_SPEED_25p45G_X4 21
#define sc_x1_speed_override0_operationSpeeds_SPEED_12p7G_X2 20
#define sc_x1_speed_override0_operationSpeeds_SPEED_21G_X4 19
#define sc_x1_speed_override0_operationSpeeds_SPEED_10p5G_X2 18
#define sc_x1_speed_override0_operationSpeeds_SPEED_20G_X4 17
#define sc_x1_speed_override0_operationSpeeds_SPEED_10G_X2 16
#define sc_x1_speed_override0_operationSpeeds_SPEED_10G_CX2 15
#define sc_x1_speed_override0_operationSpeeds_SPEED_20G_CX4 14
#define sc_x1_speed_override0_operationSpeeds_SPEED_16G_X4 13
#define sc_x1_speed_override0_operationSpeeds_SPEED_15G_X4 12
#define sc_x1_speed_override0_operationSpeeds_SPEED_13G_X4 11
#define sc_x1_speed_override0_operationSpeeds_SPEED_10G_X4 10
#define sc_x1_speed_override0_operationSpeeds_SPEED_10G_KX4 9
#define sc_x1_speed_override0_operationSpeeds_SPEED_10G_CX4 8
#define sc_x1_speed_override0_operationSpeeds_SPEED_5G_X1  7
#define sc_x1_speed_override0_operationSpeeds_SPEED_2p5G_X1 6
#define sc_x1_speed_override0_operationSpeeds_SPEED_1G_KX1 5
#define sc_x1_speed_override0_operationSpeeds_SPEED_1G_CX1 4
#define sc_x1_speed_override0_operationSpeeds_SPEED_1000M  3
#define sc_x1_speed_override0_operationSpeeds_SPEED_100M   2
#define sc_x1_speed_override0_operationSpeeds_SPEED_10M    1

/****************************************************************************
 * Enums: sc_x1_speed_override0_actualSpeeds
 */
#define sc_x1_speed_override0_actualSpeeds_dr_10M          0
#define sc_x1_speed_override0_actualSpeeds_dr_100M         1
#define sc_x1_speed_override0_actualSpeeds_dr_1G           2
#define sc_x1_speed_override0_actualSpeeds_dr_2p5G         3
#define sc_x1_speed_override0_actualSpeeds_dr_5G_X4        4
#define sc_x1_speed_override0_actualSpeeds_dr_6G_X4        5
#define sc_x1_speed_override0_actualSpeeds_dr_10G_HiG      6
#define sc_x1_speed_override0_actualSpeeds_dr_10G_CX4      7
#define sc_x1_speed_override0_actualSpeeds_dr_12G_HiG      8
#define sc_x1_speed_override0_actualSpeeds_dr_12p5G_X4     9
#define sc_x1_speed_override0_actualSpeeds_dr_13G_X4       10
#define sc_x1_speed_override0_actualSpeeds_dr_15G_X4       11
#define sc_x1_speed_override0_actualSpeeds_dr_16G_X4       12
#define sc_x1_speed_override0_actualSpeeds_dr_1G_KX        13
#define sc_x1_speed_override0_actualSpeeds_dr_10G_KX4      14
#define sc_x1_speed_override0_actualSpeeds_dr_10G_KR       15
#define sc_x1_speed_override0_actualSpeeds_dr_5G           16
#define sc_x1_speed_override0_actualSpeeds_dr_6p4G         17
#define sc_x1_speed_override0_actualSpeeds_dr_20G_X4       18
#define sc_x1_speed_override0_actualSpeeds_dr_21G_X4       19
#define sc_x1_speed_override0_actualSpeeds_dr_25G_X4       20
#define sc_x1_speed_override0_actualSpeeds_dr_10G_HiG_DXGXS 21
#define sc_x1_speed_override0_actualSpeeds_dr_10G_DXGXS    22
#define sc_x1_speed_override0_actualSpeeds_dr_10p5G_HiG_DXGXS 23
#define sc_x1_speed_override0_actualSpeeds_dr_10p5G_DXGXS  24
#define sc_x1_speed_override0_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define sc_x1_speed_override0_actualSpeeds_dr_12p773G_DXGXS 26
#define sc_x1_speed_override0_actualSpeeds_dr_10G_XFI      27
#define sc_x1_speed_override0_actualSpeeds_dr_40G          28
#define sc_x1_speed_override0_actualSpeeds_dr_20G_HiG_DXGXS 29
#define sc_x1_speed_override0_actualSpeeds_dr_20G_DXGXS    30
#define sc_x1_speed_override0_actualSpeeds_dr_10G_SFI      31
#define sc_x1_speed_override0_actualSpeeds_dr_31p5G        32
#define sc_x1_speed_override0_actualSpeeds_dr_32p7G        33
#define sc_x1_speed_override0_actualSpeeds_dr_20G_SCR      34
#define sc_x1_speed_override0_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define sc_x1_speed_override0_actualSpeeds_dr_10G_DXGXS_SCR 36
#define sc_x1_speed_override0_actualSpeeds_dr_12G_R2       37
#define sc_x1_speed_override0_actualSpeeds_dr_10G_X2       38
#define sc_x1_speed_override0_actualSpeeds_dr_40G_KR4      39
#define sc_x1_speed_override0_actualSpeeds_dr_40G_CR4      40
#define sc_x1_speed_override0_actualSpeeds_dr_100G_CR10    41
#define sc_x1_speed_override0_actualSpeeds_dr_15p75G_DXGXS 44
#define sc_x1_speed_override0_actualSpeeds_dr_20G_KR2      57
#define sc_x1_speed_override0_actualSpeeds_dr_20G_CR2      58

/****************************************************************************
 * Enums: sc_x1_speed_override0_actualSpeedsMisc1
 */
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: sc_x1_speed_override0_IndLaneModes
 */
#define sc_x1_speed_override0_IndLaneModes_SWSDR_div2      0
#define sc_x1_speed_override0_IndLaneModes_SWSDR_div1      1
#define sc_x1_speed_override0_IndLaneModes_DWSDR_div2      2
#define sc_x1_speed_override0_IndLaneModes_DWSDR_div1      3

/****************************************************************************
 * Enums: sc_x1_speed_override0_prbsSelect
 */
#define sc_x1_speed_override0_prbsSelect_prbs7             0
#define sc_x1_speed_override0_prbsSelect_prbs15            1
#define sc_x1_speed_override0_prbsSelect_prbs23            2
#define sc_x1_speed_override0_prbsSelect_prbs31            3

/****************************************************************************
 * Enums: sc_x1_speed_override0_vcoDivider
 */
#define sc_x1_speed_override0_vcoDivider_div32             0
#define sc_x1_speed_override0_vcoDivider_div36             1
#define sc_x1_speed_override0_vcoDivider_div40             2
#define sc_x1_speed_override0_vcoDivider_div42             3
#define sc_x1_speed_override0_vcoDivider_div48             4
#define sc_x1_speed_override0_vcoDivider_div50             5
#define sc_x1_speed_override0_vcoDivider_div52             6
#define sc_x1_speed_override0_vcoDivider_div54             7
#define sc_x1_speed_override0_vcoDivider_div60             8
#define sc_x1_speed_override0_vcoDivider_div64             9
#define sc_x1_speed_override0_vcoDivider_div66             10
#define sc_x1_speed_override0_vcoDivider_div68             11
#define sc_x1_speed_override0_vcoDivider_div70             12
#define sc_x1_speed_override0_vcoDivider_div80             13
#define sc_x1_speed_override0_vcoDivider_div92             14
#define sc_x1_speed_override0_vcoDivider_div100            15

/****************************************************************************
 * Enums: sc_x1_speed_override0_refClkSelect
 */
#define sc_x1_speed_override0_refClkSelect_clk_25MHz       0
#define sc_x1_speed_override0_refClkSelect_clk_100MHz      1
#define sc_x1_speed_override0_refClkSelect_clk_125MHz      2
#define sc_x1_speed_override0_refClkSelect_clk_156p25MHz   3
#define sc_x1_speed_override0_refClkSelect_clk_187p5MHz    4
#define sc_x1_speed_override0_refClkSelect_clk_161p25Mhz   5
#define sc_x1_speed_override0_refClkSelect_clk_50Mhz       6
#define sc_x1_speed_override0_refClkSelect_clk_106p25Mhz   7

/****************************************************************************
 * Enums: sc_x1_speed_override0_aerMMDdevTypeSelect
 */
#define sc_x1_speed_override0_aerMMDdevTypeSelect_combo_core 0
#define sc_x1_speed_override0_aerMMDdevTypeSelect_PMA_PMD  1
#define sc_x1_speed_override0_aerMMDdevTypeSelect_PCS      3
#define sc_x1_speed_override0_aerMMDdevTypeSelect_PHY      4
#define sc_x1_speed_override0_aerMMDdevTypeSelect_DTE      5
#define sc_x1_speed_override0_aerMMDdevTypeSelect_CL73_AN  7

/****************************************************************************
 * Enums: sc_x1_speed_override0_aerMMDportSelect
 */
#define sc_x1_speed_override0_aerMMDportSelect_ln0         0
#define sc_x1_speed_override0_aerMMDportSelect_ln1         1
#define sc_x1_speed_override0_aerMMDportSelect_ln2         2
#define sc_x1_speed_override0_aerMMDportSelect_ln3         3
#define sc_x1_speed_override0_aerMMDportSelect_BCST_ln0_1_2_3 511
#define sc_x1_speed_override0_aerMMDportSelect_BCST_ln0_1  512
#define sc_x1_speed_override0_aerMMDportSelect_BCST_ln2_3  513

/****************************************************************************
 * Enums: sc_x1_speed_override0_firmwareModeSelect
 */
#define sc_x1_speed_override0_firmwareModeSelect_DEFAULT   0
#define sc_x1_speed_override0_firmwareModeSelect_SFP_OPT_LR 1
#define sc_x1_speed_override0_firmwareModeSelect_SFP_DAC   2
#define sc_x1_speed_override0_firmwareModeSelect_XLAUI     3
#define sc_x1_speed_override0_firmwareModeSelect_LONG_CH_6G 4

/****************************************************************************
 * Enums: sc_x1_speed_override0_tempIdxSelect
 */
#define sc_x1_speed_override0_tempIdxSelect_LTE__22p9C     15
#define sc_x1_speed_override0_tempIdxSelect_LTE__12p6C     14
#define sc_x1_speed_override0_tempIdxSelect_LTE__3p0C      13
#define sc_x1_speed_override0_tempIdxSelect_LTE_6p7C       12
#define sc_x1_speed_override0_tempIdxSelect_LTE_16p4C      11
#define sc_x1_speed_override0_tempIdxSelect_LTE_26p6C      10
#define sc_x1_speed_override0_tempIdxSelect_LTE_36p3C      9
#define sc_x1_speed_override0_tempIdxSelect_LTE_46p0C      8
#define sc_x1_speed_override0_tempIdxSelect_LTE_56p2C      7
#define sc_x1_speed_override0_tempIdxSelect_LTE_65p9C      6
#define sc_x1_speed_override0_tempIdxSelect_LTE_75p6C      5
#define sc_x1_speed_override0_tempIdxSelect_LTE_85p3C      4
#define sc_x1_speed_override0_tempIdxSelect_LTE_95p5C      3
#define sc_x1_speed_override0_tempIdxSelect_LTE_105p2C     2
#define sc_x1_speed_override0_tempIdxSelect_LTE_114p9C     1
#define sc_x1_speed_override0_tempIdxSelect_LTE_125p1C     0

/****************************************************************************
 * Enums: sc_x4_control_cl36TxEEEStates_l
 */
#define sc_x4_control_cl36TxEEEStates_l_TX_REFRESH         8
#define sc_x4_control_cl36TxEEEStates_l_TX_QUIET           4
#define sc_x4_control_cl36TxEEEStates_l_TX_SLEEP           2
#define sc_x4_control_cl36TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_cl36TxEEEStates_c
 */
#define sc_x4_control_cl36TxEEEStates_c_TX_REFRESH         3
#define sc_x4_control_cl36TxEEEStates_c_TX_QUIET           2
#define sc_x4_control_cl36TxEEEStates_c_TX_SLEEP           1
#define sc_x4_control_cl36TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_cl49TxEEEStates_l
 */
#define sc_x4_control_cl49TxEEEStates_l_SCR_RESET_2        64
#define sc_x4_control_cl49TxEEEStates_l_SCR_RESET_1        32
#define sc_x4_control_cl49TxEEEStates_l_TX_WAKE            16
#define sc_x4_control_cl49TxEEEStates_l_TX_REFRESH         8
#define sc_x4_control_cl49TxEEEStates_l_TX_QUIET           4
#define sc_x4_control_cl49TxEEEStates_l_TX_SLEEP           2
#define sc_x4_control_cl49TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_cl49TxEEEStates_c
 */
#define sc_x4_control_cl49TxEEEStates_c_SCR_RESET_2        6
#define sc_x4_control_cl49TxEEEStates_c_SCR_RESET_1        5
#define sc_x4_control_cl49TxEEEStates_c_TX_WAKE            4
#define sc_x4_control_cl49TxEEEStates_c_TX_REFRESH         3
#define sc_x4_control_cl49TxEEEStates_c_TX_QUIET           2
#define sc_x4_control_cl49TxEEEStates_c_TX_SLEEP           1
#define sc_x4_control_cl49TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_cl36RxEEEStates_l
 */
#define sc_x4_control_cl36RxEEEStates_l_RX_LINK_FAIL       32
#define sc_x4_control_cl36RxEEEStates_l_RX_WTF             16
#define sc_x4_control_cl36RxEEEStates_l_RX_WAKE            8
#define sc_x4_control_cl36RxEEEStates_l_RX_QUIET           4
#define sc_x4_control_cl36RxEEEStates_l_RX_SLEEP           2
#define sc_x4_control_cl36RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_cl36RxEEEStates_c
 */
#define sc_x4_control_cl36RxEEEStates_c_RX_LINK_FAIL       5
#define sc_x4_control_cl36RxEEEStates_c_RX_WTF             4
#define sc_x4_control_cl36RxEEEStates_c_RX_WAKE            3
#define sc_x4_control_cl36RxEEEStates_c_RX_QUIET           2
#define sc_x4_control_cl36RxEEEStates_c_RX_SLEEP           1
#define sc_x4_control_cl36RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_cl49RxEEEStates_l
 */
#define sc_x4_control_cl49RxEEEStates_l_RX_LINK_FAIL       32
#define sc_x4_control_cl49RxEEEStates_l_RX_WTF             16
#define sc_x4_control_cl49RxEEEStates_l_RX_WAKE            8
#define sc_x4_control_cl49RxEEEStates_l_RX_QUIET           4
#define sc_x4_control_cl49RxEEEStates_l_RX_SLEEP           2
#define sc_x4_control_cl49RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_cl49RxEEEStates_c
 */
#define sc_x4_control_cl49RxEEEStates_c_RX_LINK_FAIL       5
#define sc_x4_control_cl49RxEEEStates_c_RX_WTF             4
#define sc_x4_control_cl49RxEEEStates_c_RX_WAKE            3
#define sc_x4_control_cl49RxEEEStates_c_RX_QUIET           2
#define sc_x4_control_cl49RxEEEStates_c_RX_SLEEP           1
#define sc_x4_control_cl49RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_cl48TxEEEStates_l
 */
#define sc_x4_control_cl48TxEEEStates_l_TX_REFRESH         8
#define sc_x4_control_cl48TxEEEStates_l_TX_QUIET           4
#define sc_x4_control_cl48TxEEEStates_l_TX_SLEEP           2
#define sc_x4_control_cl48TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_cl48TxEEEStates_c
 */
#define sc_x4_control_cl48TxEEEStates_c_TX_REFRESH         3
#define sc_x4_control_cl48TxEEEStates_c_TX_QUIET           2
#define sc_x4_control_cl48TxEEEStates_c_TX_SLEEP           1
#define sc_x4_control_cl48TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_cl48RxEEEStates_l
 */
#define sc_x4_control_cl48RxEEEStates_l_RX_LINK_FAIL       32
#define sc_x4_control_cl48RxEEEStates_l_RX_WAKE            16
#define sc_x4_control_cl48RxEEEStates_l_RX_QUIET           8
#define sc_x4_control_cl48RxEEEStates_l_RX_DEACT           4
#define sc_x4_control_cl48RxEEEStates_l_RX_SLEEP           2
#define sc_x4_control_cl48RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_cl48RxEEEStates_c
 */
#define sc_x4_control_cl48RxEEEStates_c_RX_LINK_FAIL       5
#define sc_x4_control_cl48RxEEEStates_c_RX_WAKE            4
#define sc_x4_control_cl48RxEEEStates_c_RX_QUIET           3
#define sc_x4_control_cl48RxEEEStates_c_RX_DEACT           2
#define sc_x4_control_cl48RxEEEStates_c_RX_SLEEP           1
#define sc_x4_control_cl48RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_IQP_Options
 */
#define sc_x4_control_IQP_Options_i50uA                    0
#define sc_x4_control_IQP_Options_i100uA                   1
#define sc_x4_control_IQP_Options_i150uA                   2
#define sc_x4_control_IQP_Options_i200uA                   3
#define sc_x4_control_IQP_Options_i250uA                   4
#define sc_x4_control_IQP_Options_i300uA                   5
#define sc_x4_control_IQP_Options_i350uA                   6
#define sc_x4_control_IQP_Options_i400uA                   7
#define sc_x4_control_IQP_Options_i450uA                   8
#define sc_x4_control_IQP_Options_i500uA                   9
#define sc_x4_control_IQP_Options_i550uA                   10
#define sc_x4_control_IQP_Options_i600uA                   11
#define sc_x4_control_IQP_Options_i650uA                   12
#define sc_x4_control_IQP_Options_i700uA                   13
#define sc_x4_control_IQP_Options_i750uA                   14
#define sc_x4_control_IQP_Options_i800uA                   15

/****************************************************************************
 * Enums: sc_x4_control_IDriver_Options
 */
#define sc_x4_control_IDriver_Options_v680mV               0
#define sc_x4_control_IDriver_Options_v730mV               1
#define sc_x4_control_IDriver_Options_v780mV               2
#define sc_x4_control_IDriver_Options_v830mV               3
#define sc_x4_control_IDriver_Options_v880mV               4
#define sc_x4_control_IDriver_Options_v930mV               5
#define sc_x4_control_IDriver_Options_v980mV               6
#define sc_x4_control_IDriver_Options_v1010mV              7
#define sc_x4_control_IDriver_Options_v1040mV              8
#define sc_x4_control_IDriver_Options_v1060mV              9
#define sc_x4_control_IDriver_Options_v1070mV              10
#define sc_x4_control_IDriver_Options_v1080mV              11
#define sc_x4_control_IDriver_Options_v1085mV              12
#define sc_x4_control_IDriver_Options_v1090mV              13
#define sc_x4_control_IDriver_Options_v1095mV              14
#define sc_x4_control_IDriver_Options_v1100mV              15

/****************************************************************************
 * Enums: sc_x4_control_operationModes
 */
#define sc_x4_control_operationModes_XGXS                  0
#define sc_x4_control_operationModes_XGXG_nCC              1
#define sc_x4_control_operationModes_Indlane_OS8           4
#define sc_x4_control_operationModes_IndLane_OS5           5
#define sc_x4_control_operationModes_PCI                   7
#define sc_x4_control_operationModes_XGXS_nLQ              8
#define sc_x4_control_operationModes_XGXS_nLQnCC           9
#define sc_x4_control_operationModes_PBypass               10
#define sc_x4_control_operationModes_PBypass_nDSK          11
#define sc_x4_control_operationModes_ComboCoreMode         12
#define sc_x4_control_operationModes_Clocks_off            15

/****************************************************************************
 * Enums: sc_x4_control_synce_enum
 */
#define sc_x4_control_synce_enum_SYNCE_NO_DIV              0
#define sc_x4_control_synce_enum_SYNCE_DIV_7               1
#define sc_x4_control_synce_enum_SYNCE_DIV_11              2

/****************************************************************************
 * Enums: sc_x4_control_operationSpeeds
 */
#define sc_x4_control_operationSpeeds_SPEED_5G_X1_12p5     65
#define sc_x4_control_operationSpeeds_SPEED_2p5G_X1_12p5   64
#define sc_x4_control_operationSpeeds_SPEED_1000M_12p5     63
#define sc_x4_control_operationSpeeds_SPEED_100M_12p5      62
#define sc_x4_control_operationSpeeds_SPEED_10M_12p5       61
#define sc_x4_control_operationSpeeds_SPEED_4G_X1_10       60
#define sc_x4_control_operationSpeeds_SPEED_1000M_X1_10    59
#define sc_x4_control_operationSpeeds_SPEED_100M_X1_10     58
#define sc_x4_control_operationSpeeds_SPEED_10M_X1_10      57
#define sc_x4_control_operationSpeeds_SPEED_2p5G_X1_10p3125 56
#define sc_x4_control_operationSpeeds_SPEED_1000M_10p3125  55
#define sc_x4_control_operationSpeeds_SPEED_100M_10p3125   54
#define sc_x4_control_operationSpeeds_SPEED_10M_10p3125    53
#define sc_x4_control_operationSpeeds_SPEED_10p5G_X4       50
#define sc_x4_control_operationSpeeds_SPEED_5G_KR1         49
#define sc_x4_control_operationSpeeds_SPEED_127G_X12       39
#define sc_x4_control_operationSpeeds_SPEED_120G_X12       38
#define sc_x4_control_operationSpeeds_SPEED_107G_X10       37
#define sc_x4_control_operationSpeeds_SPEED_100G_CR10      36
#define sc_x4_control_operationSpeeds_SPEED_42G_X4         35
#define sc_x4_control_operationSpeeds_SPEED_40G_CR4        34
#define sc_x4_control_operationSpeeds_SPEED_40G_KR4        33
#define sc_x4_control_operationSpeeds_SPEED_21G_X2         32
#define sc_x4_control_operationSpeeds_SPEED_20G_CR2        31
#define sc_x4_control_operationSpeeds_SPEED_20G_KR2        30
#define sc_x4_control_operationSpeeds_SPEED_10p6_X1        29
#define sc_x4_control_operationSpeeds_SPEED_10G_KR1        28
#define sc_x4_control_operationSpeeds_SPEED_40G_X4         27
#define sc_x4_control_operationSpeeds_SPEED_20G_X2         26
#define sc_x4_control_operationSpeeds_SPEED_20G_CX2        25
#define sc_x4_control_operationSpeeds_SPEED_31p5G_KR4      24
#define sc_x4_control_operationSpeeds_SPEED_31p5G_X4       23
#define sc_x4_control_operationSpeeds_SPEED_15p75G_X2      22
#define sc_x4_control_operationSpeeds_SPEED_25p45G_X4      21
#define sc_x4_control_operationSpeeds_SPEED_12p7G_X2       20
#define sc_x4_control_operationSpeeds_SPEED_21G_X4         19
#define sc_x4_control_operationSpeeds_SPEED_10p5G_X2       18
#define sc_x4_control_operationSpeeds_SPEED_20G_X4         17
#define sc_x4_control_operationSpeeds_SPEED_10G_X2         16
#define sc_x4_control_operationSpeeds_SPEED_10G_CX2        15
#define sc_x4_control_operationSpeeds_SPEED_20G_CX4        14
#define sc_x4_control_operationSpeeds_SPEED_16G_X4         13
#define sc_x4_control_operationSpeeds_SPEED_15G_X4         12
#define sc_x4_control_operationSpeeds_SPEED_13G_X4         11
#define sc_x4_control_operationSpeeds_SPEED_10G_X4         10
#define sc_x4_control_operationSpeeds_SPEED_10G_KX4        9
#define sc_x4_control_operationSpeeds_SPEED_10G_CX4        8
#define sc_x4_control_operationSpeeds_SPEED_5G_X1          7
#define sc_x4_control_operationSpeeds_SPEED_2p5G_X1        6
#define sc_x4_control_operationSpeeds_SPEED_1G_KX1         5
#define sc_x4_control_operationSpeeds_SPEED_1G_CX1         4
#define sc_x4_control_operationSpeeds_SPEED_1000M          3
#define sc_x4_control_operationSpeeds_SPEED_100M           2
#define sc_x4_control_operationSpeeds_SPEED_10M            1

/****************************************************************************
 * Enums: sc_x4_control_actualSpeeds
 */
#define sc_x4_control_actualSpeeds_dr_10M                  0
#define sc_x4_control_actualSpeeds_dr_100M                 1
#define sc_x4_control_actualSpeeds_dr_1G                   2
#define sc_x4_control_actualSpeeds_dr_2p5G                 3
#define sc_x4_control_actualSpeeds_dr_5G_X4                4
#define sc_x4_control_actualSpeeds_dr_6G_X4                5
#define sc_x4_control_actualSpeeds_dr_10G_HiG              6
#define sc_x4_control_actualSpeeds_dr_10G_CX4              7
#define sc_x4_control_actualSpeeds_dr_12G_HiG              8
#define sc_x4_control_actualSpeeds_dr_12p5G_X4             9
#define sc_x4_control_actualSpeeds_dr_13G_X4               10
#define sc_x4_control_actualSpeeds_dr_15G_X4               11
#define sc_x4_control_actualSpeeds_dr_16G_X4               12
#define sc_x4_control_actualSpeeds_dr_1G_KX                13
#define sc_x4_control_actualSpeeds_dr_10G_KX4              14
#define sc_x4_control_actualSpeeds_dr_10G_KR               15
#define sc_x4_control_actualSpeeds_dr_5G                   16
#define sc_x4_control_actualSpeeds_dr_6p4G                 17
#define sc_x4_control_actualSpeeds_dr_20G_X4               18
#define sc_x4_control_actualSpeeds_dr_21G_X4               19
#define sc_x4_control_actualSpeeds_dr_25G_X4               20
#define sc_x4_control_actualSpeeds_dr_10G_HiG_DXGXS        21
#define sc_x4_control_actualSpeeds_dr_10G_DXGXS            22
#define sc_x4_control_actualSpeeds_dr_10p5G_HiG_DXGXS      23
#define sc_x4_control_actualSpeeds_dr_10p5G_DXGXS          24
#define sc_x4_control_actualSpeeds_dr_12p773G_HiG_DXGXS    25
#define sc_x4_control_actualSpeeds_dr_12p773G_DXGXS        26
#define sc_x4_control_actualSpeeds_dr_10G_XFI              27
#define sc_x4_control_actualSpeeds_dr_40G                  28
#define sc_x4_control_actualSpeeds_dr_20G_HiG_DXGXS        29
#define sc_x4_control_actualSpeeds_dr_20G_DXGXS            30
#define sc_x4_control_actualSpeeds_dr_10G_SFI              31
#define sc_x4_control_actualSpeeds_dr_31p5G                32
#define sc_x4_control_actualSpeeds_dr_32p7G                33
#define sc_x4_control_actualSpeeds_dr_20G_SCR              34
#define sc_x4_control_actualSpeeds_dr_10G_HiG_DXGXS_SCR    35
#define sc_x4_control_actualSpeeds_dr_10G_DXGXS_SCR        36
#define sc_x4_control_actualSpeeds_dr_12G_R2               37
#define sc_x4_control_actualSpeeds_dr_10G_X2               38
#define sc_x4_control_actualSpeeds_dr_40G_KR4              39
#define sc_x4_control_actualSpeeds_dr_40G_CR4              40
#define sc_x4_control_actualSpeeds_dr_100G_CR10            41
#define sc_x4_control_actualSpeeds_dr_15p75G_DXGXS         44
#define sc_x4_control_actualSpeeds_dr_20G_KR2              57
#define sc_x4_control_actualSpeeds_dr_20G_CR2              58

/****************************************************************************
 * Enums: sc_x4_control_actualSpeedsMisc1
 */
#define sc_x4_control_actualSpeedsMisc1_dr_2500BRCM_X1     16
#define sc_x4_control_actualSpeedsMisc1_dr_5000BRCM_X4     17
#define sc_x4_control_actualSpeedsMisc1_dr_6000BRCM_X4     18
#define sc_x4_control_actualSpeedsMisc1_dr_10GHiGig_X4     19
#define sc_x4_control_actualSpeedsMisc1_dr_10GBASE_CX4     20
#define sc_x4_control_actualSpeedsMisc1_dr_12GHiGig_X4     21
#define sc_x4_control_actualSpeedsMisc1_dr_12p5GHiGig_X4   22
#define sc_x4_control_actualSpeedsMisc1_dr_13GHiGig_X4     23
#define sc_x4_control_actualSpeedsMisc1_dr_15GHiGig_X4     24
#define sc_x4_control_actualSpeedsMisc1_dr_16GHiGig_X4     25
#define sc_x4_control_actualSpeedsMisc1_dr_5000BRCM_X1     26
#define sc_x4_control_actualSpeedsMisc1_dr_6363BRCM_X1     27
#define sc_x4_control_actualSpeedsMisc1_dr_20GHiGig_X4     28
#define sc_x4_control_actualSpeedsMisc1_dr_21GHiGig_X4     29
#define sc_x4_control_actualSpeedsMisc1_dr_25p45GHiGig_X4  30
#define sc_x4_control_actualSpeedsMisc1_dr_10G_HiG_DXGXS   31

/****************************************************************************
 * Enums: sc_x4_control_IndLaneModes
 */
#define sc_x4_control_IndLaneModes_SWSDR_div2              0
#define sc_x4_control_IndLaneModes_SWSDR_div1              1
#define sc_x4_control_IndLaneModes_DWSDR_div2              2
#define sc_x4_control_IndLaneModes_DWSDR_div1              3

/****************************************************************************
 * Enums: sc_x4_control_prbsSelect
 */
#define sc_x4_control_prbsSelect_prbs7                     0
#define sc_x4_control_prbsSelect_prbs15                    1
#define sc_x4_control_prbsSelect_prbs23                    2
#define sc_x4_control_prbsSelect_prbs31                    3

/****************************************************************************
 * Enums: sc_x4_control_vcoDivider
 */
#define sc_x4_control_vcoDivider_div32                     0
#define sc_x4_control_vcoDivider_div36                     1
#define sc_x4_control_vcoDivider_div40                     2
#define sc_x4_control_vcoDivider_div42                     3
#define sc_x4_control_vcoDivider_div48                     4
#define sc_x4_control_vcoDivider_div50                     5
#define sc_x4_control_vcoDivider_div52                     6
#define sc_x4_control_vcoDivider_div54                     7
#define sc_x4_control_vcoDivider_div60                     8
#define sc_x4_control_vcoDivider_div64                     9
#define sc_x4_control_vcoDivider_div66                     10
#define sc_x4_control_vcoDivider_div68                     11
#define sc_x4_control_vcoDivider_div70                     12
#define sc_x4_control_vcoDivider_div80                     13
#define sc_x4_control_vcoDivider_div92                     14
#define sc_x4_control_vcoDivider_div100                    15

/****************************************************************************
 * Enums: sc_x4_control_refClkSelect
 */
#define sc_x4_control_refClkSelect_clk_25MHz               0
#define sc_x4_control_refClkSelect_clk_100MHz              1
#define sc_x4_control_refClkSelect_clk_125MHz              2
#define sc_x4_control_refClkSelect_clk_156p25MHz           3
#define sc_x4_control_refClkSelect_clk_187p5MHz            4
#define sc_x4_control_refClkSelect_clk_161p25Mhz           5
#define sc_x4_control_refClkSelect_clk_50Mhz               6
#define sc_x4_control_refClkSelect_clk_106p25Mhz           7

/****************************************************************************
 * Enums: sc_x4_control_aerMMDdevTypeSelect
 */
#define sc_x4_control_aerMMDdevTypeSelect_combo_core       0
#define sc_x4_control_aerMMDdevTypeSelect_PMA_PMD          1
#define sc_x4_control_aerMMDdevTypeSelect_PCS              3
#define sc_x4_control_aerMMDdevTypeSelect_PHY              4
#define sc_x4_control_aerMMDdevTypeSelect_DTE              5
#define sc_x4_control_aerMMDdevTypeSelect_CL73_AN          7

/****************************************************************************
 * Enums: sc_x4_control_aerMMDportSelect
 */
#define sc_x4_control_aerMMDportSelect_ln0                 0
#define sc_x4_control_aerMMDportSelect_ln1                 1
#define sc_x4_control_aerMMDportSelect_ln2                 2
#define sc_x4_control_aerMMDportSelect_ln3                 3
#define sc_x4_control_aerMMDportSelect_BCST_ln0_1_2_3      511
#define sc_x4_control_aerMMDportSelect_BCST_ln0_1          512
#define sc_x4_control_aerMMDportSelect_BCST_ln2_3          513

/****************************************************************************
 * Enums: sc_x4_control_firmwareModeSelect
 */
#define sc_x4_control_firmwareModeSelect_DEFAULT           0
#define sc_x4_control_firmwareModeSelect_SFP_OPT_LR        1
#define sc_x4_control_firmwareModeSelect_SFP_DAC           2
#define sc_x4_control_firmwareModeSelect_XLAUI             3
#define sc_x4_control_firmwareModeSelect_LONG_CH_6G        4

/****************************************************************************
 * Enums: sc_x4_control_tempIdxSelect
 */
#define sc_x4_control_tempIdxSelect_LTE__22p9C             15
#define sc_x4_control_tempIdxSelect_LTE__12p6C             14
#define sc_x4_control_tempIdxSelect_LTE__3p0C              13
#define sc_x4_control_tempIdxSelect_LTE_6p7C               12
#define sc_x4_control_tempIdxSelect_LTE_16p4C              11
#define sc_x4_control_tempIdxSelect_LTE_26p6C              10
#define sc_x4_control_tempIdxSelect_LTE_36p3C              9
#define sc_x4_control_tempIdxSelect_LTE_46p0C              8
#define sc_x4_control_tempIdxSelect_LTE_56p2C              7
#define sc_x4_control_tempIdxSelect_LTE_65p9C              6
#define sc_x4_control_tempIdxSelect_LTE_75p6C              5
#define sc_x4_control_tempIdxSelect_LTE_85p3C              4
#define sc_x4_control_tempIdxSelect_LTE_95p5C              3
#define sc_x4_control_tempIdxSelect_LTE_105p2C             2
#define sc_x4_control_tempIdxSelect_LTE_114p9C             1
#define sc_x4_control_tempIdxSelect_LTE_125p1C             0

/****************************************************************************
 * Enums: sc_x4_control_sc_seq_status
 */
#define sc_x4_control_sc_seq_status_START                  32768
#define sc_x4_control_sc_seq_status_RESET_PCS              16384
#define sc_x4_control_sc_seq_status_RESET_PMD_LANE         8192
#define sc_x4_control_sc_seq_status_RESET_PMD_PLL          4096
#define sc_x4_control_sc_seq_status_APPLY_SPEED_CFG        2048
#define sc_x4_control_sc_seq_status_WAIT_CFG_DONE          1024
#define sc_x4_control_sc_seq_status_ACTIVATE_PMD           512
#define sc_x4_control_sc_seq_status_WAIT_PLL_RESET         256
#define sc_x4_control_sc_seq_status_PLL_LOCK_FAIL          128
#define sc_x4_control_sc_seq_status_ACTIVATE_TX            64
#define sc_x4_control_sc_seq_status_WAIT_PMD_LOCK          32
#define sc_x4_control_sc_seq_status_ACTIVATE_RX            16
#define sc_x4_control_sc_seq_status_PMD_LOCK_FAIL          8
#define sc_x4_control_sc_seq_status_DONE                   4
#define sc_x4_control_sc_seq_status_STOP                   2
#define sc_x4_control_sc_seq_status_BYPASS                 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl36TxEEEStates_l
 */
#define sc_x4_final_config_status_cl36TxEEEStates_l_TX_REFRESH 8
#define sc_x4_final_config_status_cl36TxEEEStates_l_TX_QUIET 4
#define sc_x4_final_config_status_cl36TxEEEStates_l_TX_SLEEP 2
#define sc_x4_final_config_status_cl36TxEEEStates_l_TX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl36TxEEEStates_c
 */
#define sc_x4_final_config_status_cl36TxEEEStates_c_TX_REFRESH 3
#define sc_x4_final_config_status_cl36TxEEEStates_c_TX_QUIET 2
#define sc_x4_final_config_status_cl36TxEEEStates_c_TX_SLEEP 1
#define sc_x4_final_config_status_cl36TxEEEStates_c_TX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl49TxEEEStates_l
 */
#define sc_x4_final_config_status_cl49TxEEEStates_l_SCR_RESET_2 64
#define sc_x4_final_config_status_cl49TxEEEStates_l_SCR_RESET_1 32
#define sc_x4_final_config_status_cl49TxEEEStates_l_TX_WAKE 16
#define sc_x4_final_config_status_cl49TxEEEStates_l_TX_REFRESH 8
#define sc_x4_final_config_status_cl49TxEEEStates_l_TX_QUIET 4
#define sc_x4_final_config_status_cl49TxEEEStates_l_TX_SLEEP 2
#define sc_x4_final_config_status_cl49TxEEEStates_l_TX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl49TxEEEStates_c
 */
#define sc_x4_final_config_status_cl49TxEEEStates_c_SCR_RESET_2 6
#define sc_x4_final_config_status_cl49TxEEEStates_c_SCR_RESET_1 5
#define sc_x4_final_config_status_cl49TxEEEStates_c_TX_WAKE 4
#define sc_x4_final_config_status_cl49TxEEEStates_c_TX_REFRESH 3
#define sc_x4_final_config_status_cl49TxEEEStates_c_TX_QUIET 2
#define sc_x4_final_config_status_cl49TxEEEStates_c_TX_SLEEP 1
#define sc_x4_final_config_status_cl49TxEEEStates_c_TX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl36RxEEEStates_l
 */
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_WTF 16
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_WAKE 8
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_QUIET 4
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_SLEEP 2
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl36RxEEEStates_c
 */
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_WTF 4
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_WAKE 3
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_QUIET 2
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_SLEEP 1
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl49RxEEEStates_l
 */
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_WTF 16
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_WAKE 8
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_QUIET 4
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_SLEEP 2
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl49RxEEEStates_c
 */
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_WTF 4
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_WAKE 3
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_QUIET 2
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_SLEEP 1
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl48TxEEEStates_l
 */
#define sc_x4_final_config_status_cl48TxEEEStates_l_TX_REFRESH 8
#define sc_x4_final_config_status_cl48TxEEEStates_l_TX_QUIET 4
#define sc_x4_final_config_status_cl48TxEEEStates_l_TX_SLEEP 2
#define sc_x4_final_config_status_cl48TxEEEStates_l_TX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl48TxEEEStates_c
 */
#define sc_x4_final_config_status_cl48TxEEEStates_c_TX_REFRESH 3
#define sc_x4_final_config_status_cl48TxEEEStates_c_TX_QUIET 2
#define sc_x4_final_config_status_cl48TxEEEStates_c_TX_SLEEP 1
#define sc_x4_final_config_status_cl48TxEEEStates_c_TX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl48RxEEEStates_l
 */
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_WAKE 16
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_QUIET 8
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_DEACT 4
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_SLEEP 2
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl48RxEEEStates_c
 */
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_WAKE 4
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_QUIET 3
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_DEACT 2
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_SLEEP 1
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_IQP_Options
 */
#define sc_x4_final_config_status_IQP_Options_i50uA        0
#define sc_x4_final_config_status_IQP_Options_i100uA       1
#define sc_x4_final_config_status_IQP_Options_i150uA       2
#define sc_x4_final_config_status_IQP_Options_i200uA       3
#define sc_x4_final_config_status_IQP_Options_i250uA       4
#define sc_x4_final_config_status_IQP_Options_i300uA       5
#define sc_x4_final_config_status_IQP_Options_i350uA       6
#define sc_x4_final_config_status_IQP_Options_i400uA       7
#define sc_x4_final_config_status_IQP_Options_i450uA       8
#define sc_x4_final_config_status_IQP_Options_i500uA       9
#define sc_x4_final_config_status_IQP_Options_i550uA       10
#define sc_x4_final_config_status_IQP_Options_i600uA       11
#define sc_x4_final_config_status_IQP_Options_i650uA       12
#define sc_x4_final_config_status_IQP_Options_i700uA       13
#define sc_x4_final_config_status_IQP_Options_i750uA       14
#define sc_x4_final_config_status_IQP_Options_i800uA       15

/****************************************************************************
 * Enums: sc_x4_final_config_status_IDriver_Options
 */
#define sc_x4_final_config_status_IDriver_Options_v680mV   0
#define sc_x4_final_config_status_IDriver_Options_v730mV   1
#define sc_x4_final_config_status_IDriver_Options_v780mV   2
#define sc_x4_final_config_status_IDriver_Options_v830mV   3
#define sc_x4_final_config_status_IDriver_Options_v880mV   4
#define sc_x4_final_config_status_IDriver_Options_v930mV   5
#define sc_x4_final_config_status_IDriver_Options_v980mV   6
#define sc_x4_final_config_status_IDriver_Options_v1010mV  7
#define sc_x4_final_config_status_IDriver_Options_v1040mV  8
#define sc_x4_final_config_status_IDriver_Options_v1060mV  9
#define sc_x4_final_config_status_IDriver_Options_v1070mV  10
#define sc_x4_final_config_status_IDriver_Options_v1080mV  11
#define sc_x4_final_config_status_IDriver_Options_v1085mV  12
#define sc_x4_final_config_status_IDriver_Options_v1090mV  13
#define sc_x4_final_config_status_IDriver_Options_v1095mV  14
#define sc_x4_final_config_status_IDriver_Options_v1100mV  15

/****************************************************************************
 * Enums: sc_x4_final_config_status_operationModes
 */
#define sc_x4_final_config_status_operationModes_XGXS      0
#define sc_x4_final_config_status_operationModes_XGXG_nCC  1
#define sc_x4_final_config_status_operationModes_Indlane_OS8 4
#define sc_x4_final_config_status_operationModes_IndLane_OS5 5
#define sc_x4_final_config_status_operationModes_PCI       7
#define sc_x4_final_config_status_operationModes_XGXS_nLQ  8
#define sc_x4_final_config_status_operationModes_XGXS_nLQnCC 9
#define sc_x4_final_config_status_operationModes_PBypass   10
#define sc_x4_final_config_status_operationModes_PBypass_nDSK 11
#define sc_x4_final_config_status_operationModes_ComboCoreMode 12
#define sc_x4_final_config_status_operationModes_Clocks_off 15

/****************************************************************************
 * Enums: sc_x4_final_config_status_synce_enum
 */
#define sc_x4_final_config_status_synce_enum_SYNCE_NO_DIV  0
#define sc_x4_final_config_status_synce_enum_SYNCE_DIV_7   1
#define sc_x4_final_config_status_synce_enum_SYNCE_DIV_11  2

/****************************************************************************
 * Enums: sc_x4_final_config_status_operationSpeeds
 */
#define sc_x4_final_config_status_operationSpeeds_SPEED_5G_X1_12p5 65
#define sc_x4_final_config_status_operationSpeeds_SPEED_2p5G_X1_12p5 64
#define sc_x4_final_config_status_operationSpeeds_SPEED_1000M_12p5 63
#define sc_x4_final_config_status_operationSpeeds_SPEED_100M_12p5 62
#define sc_x4_final_config_status_operationSpeeds_SPEED_10M_12p5 61
#define sc_x4_final_config_status_operationSpeeds_SPEED_4G_X1_10 60
#define sc_x4_final_config_status_operationSpeeds_SPEED_1000M_X1_10 59
#define sc_x4_final_config_status_operationSpeeds_SPEED_100M_X1_10 58
#define sc_x4_final_config_status_operationSpeeds_SPEED_10M_X1_10 57
#define sc_x4_final_config_status_operationSpeeds_SPEED_2p5G_X1_10p3125 56
#define sc_x4_final_config_status_operationSpeeds_SPEED_1000M_10p3125 55
#define sc_x4_final_config_status_operationSpeeds_SPEED_100M_10p3125 54
#define sc_x4_final_config_status_operationSpeeds_SPEED_10M_10p3125 53
#define sc_x4_final_config_status_operationSpeeds_SPEED_10p5G_X4 50
#define sc_x4_final_config_status_operationSpeeds_SPEED_5G_KR1 49
#define sc_x4_final_config_status_operationSpeeds_SPEED_127G_X12 39
#define sc_x4_final_config_status_operationSpeeds_SPEED_120G_X12 38
#define sc_x4_final_config_status_operationSpeeds_SPEED_107G_X10 37
#define sc_x4_final_config_status_operationSpeeds_SPEED_100G_CR10 36
#define sc_x4_final_config_status_operationSpeeds_SPEED_42G_X4 35
#define sc_x4_final_config_status_operationSpeeds_SPEED_40G_CR4 34
#define sc_x4_final_config_status_operationSpeeds_SPEED_40G_KR4 33
#define sc_x4_final_config_status_operationSpeeds_SPEED_21G_X2 32
#define sc_x4_final_config_status_operationSpeeds_SPEED_20G_CR2 31
#define sc_x4_final_config_status_operationSpeeds_SPEED_20G_KR2 30
#define sc_x4_final_config_status_operationSpeeds_SPEED_10p6_X1 29
#define sc_x4_final_config_status_operationSpeeds_SPEED_10G_KR1 28
#define sc_x4_final_config_status_operationSpeeds_SPEED_40G_X4 27
#define sc_x4_final_config_status_operationSpeeds_SPEED_20G_X2 26
#define sc_x4_final_config_status_operationSpeeds_SPEED_20G_CX2 25
#define sc_x4_final_config_status_operationSpeeds_SPEED_31p5G_KR4 24
#define sc_x4_final_config_status_operationSpeeds_SPEED_31p5G_X4 23
#define sc_x4_final_config_status_operationSpeeds_SPEED_15p75G_X2 22
#define sc_x4_final_config_status_operationSpeeds_SPEED_25p45G_X4 21
#define sc_x4_final_config_status_operationSpeeds_SPEED_12p7G_X2 20
#define sc_x4_final_config_status_operationSpeeds_SPEED_21G_X4 19
#define sc_x4_final_config_status_operationSpeeds_SPEED_10p5G_X2 18
#define sc_x4_final_config_status_operationSpeeds_SPEED_20G_X4 17
#define sc_x4_final_config_status_operationSpeeds_SPEED_10G_X2 16
#define sc_x4_final_config_status_operationSpeeds_SPEED_10G_CX2 15
#define sc_x4_final_config_status_operationSpeeds_SPEED_20G_CX4 14
#define sc_x4_final_config_status_operationSpeeds_SPEED_16G_X4 13
#define sc_x4_final_config_status_operationSpeeds_SPEED_15G_X4 12
#define sc_x4_final_config_status_operationSpeeds_SPEED_13G_X4 11
#define sc_x4_final_config_status_operationSpeeds_SPEED_10G_X4 10
#define sc_x4_final_config_status_operationSpeeds_SPEED_10G_KX4 9
#define sc_x4_final_config_status_operationSpeeds_SPEED_10G_CX4 8
#define sc_x4_final_config_status_operationSpeeds_SPEED_5G_X1 7
#define sc_x4_final_config_status_operationSpeeds_SPEED_2p5G_X1 6
#define sc_x4_final_config_status_operationSpeeds_SPEED_1G_KX1 5
#define sc_x4_final_config_status_operationSpeeds_SPEED_1G_CX1 4
#define sc_x4_final_config_status_operationSpeeds_SPEED_1000M 3
#define sc_x4_final_config_status_operationSpeeds_SPEED_100M 2
#define sc_x4_final_config_status_operationSpeeds_SPEED_10M 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_actualSpeeds
 */
#define sc_x4_final_config_status_actualSpeeds_dr_10M      0
#define sc_x4_final_config_status_actualSpeeds_dr_100M     1
#define sc_x4_final_config_status_actualSpeeds_dr_1G       2
#define sc_x4_final_config_status_actualSpeeds_dr_2p5G     3
#define sc_x4_final_config_status_actualSpeeds_dr_5G_X4    4
#define sc_x4_final_config_status_actualSpeeds_dr_6G_X4    5
#define sc_x4_final_config_status_actualSpeeds_dr_10G_HiG  6
#define sc_x4_final_config_status_actualSpeeds_dr_10G_CX4  7
#define sc_x4_final_config_status_actualSpeeds_dr_12G_HiG  8
#define sc_x4_final_config_status_actualSpeeds_dr_12p5G_X4 9
#define sc_x4_final_config_status_actualSpeeds_dr_13G_X4   10
#define sc_x4_final_config_status_actualSpeeds_dr_15G_X4   11
#define sc_x4_final_config_status_actualSpeeds_dr_16G_X4   12
#define sc_x4_final_config_status_actualSpeeds_dr_1G_KX    13
#define sc_x4_final_config_status_actualSpeeds_dr_10G_KX4  14
#define sc_x4_final_config_status_actualSpeeds_dr_10G_KR   15
#define sc_x4_final_config_status_actualSpeeds_dr_5G       16
#define sc_x4_final_config_status_actualSpeeds_dr_6p4G     17
#define sc_x4_final_config_status_actualSpeeds_dr_20G_X4   18
#define sc_x4_final_config_status_actualSpeeds_dr_21G_X4   19
#define sc_x4_final_config_status_actualSpeeds_dr_25G_X4   20
#define sc_x4_final_config_status_actualSpeeds_dr_10G_HiG_DXGXS 21
#define sc_x4_final_config_status_actualSpeeds_dr_10G_DXGXS 22
#define sc_x4_final_config_status_actualSpeeds_dr_10p5G_HiG_DXGXS 23
#define sc_x4_final_config_status_actualSpeeds_dr_10p5G_DXGXS 24
#define sc_x4_final_config_status_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define sc_x4_final_config_status_actualSpeeds_dr_12p773G_DXGXS 26
#define sc_x4_final_config_status_actualSpeeds_dr_10G_XFI  27
#define sc_x4_final_config_status_actualSpeeds_dr_40G      28
#define sc_x4_final_config_status_actualSpeeds_dr_20G_HiG_DXGXS 29
#define sc_x4_final_config_status_actualSpeeds_dr_20G_DXGXS 30
#define sc_x4_final_config_status_actualSpeeds_dr_10G_SFI  31
#define sc_x4_final_config_status_actualSpeeds_dr_31p5G    32
#define sc_x4_final_config_status_actualSpeeds_dr_32p7G    33
#define sc_x4_final_config_status_actualSpeeds_dr_20G_SCR  34
#define sc_x4_final_config_status_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define sc_x4_final_config_status_actualSpeeds_dr_10G_DXGXS_SCR 36
#define sc_x4_final_config_status_actualSpeeds_dr_12G_R2   37
#define sc_x4_final_config_status_actualSpeeds_dr_10G_X2   38
#define sc_x4_final_config_status_actualSpeeds_dr_40G_KR4  39
#define sc_x4_final_config_status_actualSpeeds_dr_40G_CR4  40
#define sc_x4_final_config_status_actualSpeeds_dr_100G_CR10 41
#define sc_x4_final_config_status_actualSpeeds_dr_15p75G_DXGXS 44
#define sc_x4_final_config_status_actualSpeeds_dr_20G_KR2  57
#define sc_x4_final_config_status_actualSpeeds_dr_20G_CR2  58

/****************************************************************************
 * Enums: sc_x4_final_config_status_actualSpeedsMisc1
 */
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: sc_x4_final_config_status_IndLaneModes
 */
#define sc_x4_final_config_status_IndLaneModes_SWSDR_div2  0
#define sc_x4_final_config_status_IndLaneModes_SWSDR_div1  1
#define sc_x4_final_config_status_IndLaneModes_DWSDR_div2  2
#define sc_x4_final_config_status_IndLaneModes_DWSDR_div1  3

/****************************************************************************
 * Enums: sc_x4_final_config_status_prbsSelect
 */
#define sc_x4_final_config_status_prbsSelect_prbs7         0
#define sc_x4_final_config_status_prbsSelect_prbs15        1
#define sc_x4_final_config_status_prbsSelect_prbs23        2
#define sc_x4_final_config_status_prbsSelect_prbs31        3

/****************************************************************************
 * Enums: sc_x4_final_config_status_vcoDivider
 */
#define sc_x4_final_config_status_vcoDivider_div32         0
#define sc_x4_final_config_status_vcoDivider_div36         1
#define sc_x4_final_config_status_vcoDivider_div40         2
#define sc_x4_final_config_status_vcoDivider_div42         3
#define sc_x4_final_config_status_vcoDivider_div48         4
#define sc_x4_final_config_status_vcoDivider_div50         5
#define sc_x4_final_config_status_vcoDivider_div52         6
#define sc_x4_final_config_status_vcoDivider_div54         7
#define sc_x4_final_config_status_vcoDivider_div60         8
#define sc_x4_final_config_status_vcoDivider_div64         9
#define sc_x4_final_config_status_vcoDivider_div66         10
#define sc_x4_final_config_status_vcoDivider_div68         11
#define sc_x4_final_config_status_vcoDivider_div70         12
#define sc_x4_final_config_status_vcoDivider_div80         13
#define sc_x4_final_config_status_vcoDivider_div92         14
#define sc_x4_final_config_status_vcoDivider_div100        15

/****************************************************************************
 * Enums: sc_x4_final_config_status_refClkSelect
 */
#define sc_x4_final_config_status_refClkSelect_clk_25MHz   0
#define sc_x4_final_config_status_refClkSelect_clk_100MHz  1
#define sc_x4_final_config_status_refClkSelect_clk_125MHz  2
#define sc_x4_final_config_status_refClkSelect_clk_156p25MHz 3
#define sc_x4_final_config_status_refClkSelect_clk_187p5MHz 4
#define sc_x4_final_config_status_refClkSelect_clk_161p25Mhz 5
#define sc_x4_final_config_status_refClkSelect_clk_50Mhz   6
#define sc_x4_final_config_status_refClkSelect_clk_106p25Mhz 7

/****************************************************************************
 * Enums: sc_x4_final_config_status_aerMMDdevTypeSelect
 */
#define sc_x4_final_config_status_aerMMDdevTypeSelect_combo_core 0
#define sc_x4_final_config_status_aerMMDdevTypeSelect_PMA_PMD 1
#define sc_x4_final_config_status_aerMMDdevTypeSelect_PCS  3
#define sc_x4_final_config_status_aerMMDdevTypeSelect_PHY  4
#define sc_x4_final_config_status_aerMMDdevTypeSelect_DTE  5
#define sc_x4_final_config_status_aerMMDdevTypeSelect_CL73_AN 7

/****************************************************************************
 * Enums: sc_x4_final_config_status_aerMMDportSelect
 */
#define sc_x4_final_config_status_aerMMDportSelect_ln0     0
#define sc_x4_final_config_status_aerMMDportSelect_ln1     1
#define sc_x4_final_config_status_aerMMDportSelect_ln2     2
#define sc_x4_final_config_status_aerMMDportSelect_ln3     3
#define sc_x4_final_config_status_aerMMDportSelect_BCST_ln0_1_2_3 511
#define sc_x4_final_config_status_aerMMDportSelect_BCST_ln0_1 512
#define sc_x4_final_config_status_aerMMDportSelect_BCST_ln2_3 513

/****************************************************************************
 * Enums: sc_x4_final_config_status_firmwareModeSelect
 */
#define sc_x4_final_config_status_firmwareModeSelect_DEFAULT 0
#define sc_x4_final_config_status_firmwareModeSelect_SFP_OPT_LR 1
#define sc_x4_final_config_status_firmwareModeSelect_SFP_DAC 2
#define sc_x4_final_config_status_firmwareModeSelect_XLAUI 3
#define sc_x4_final_config_status_firmwareModeSelect_LONG_CH_6G 4

/****************************************************************************
 * Enums: sc_x4_final_config_status_tempIdxSelect
 */
#define sc_x4_final_config_status_tempIdxSelect_LTE__22p9C 15
#define sc_x4_final_config_status_tempIdxSelect_LTE__12p6C 14
#define sc_x4_final_config_status_tempIdxSelect_LTE__3p0C  13
#define sc_x4_final_config_status_tempIdxSelect_LTE_6p7C   12
#define sc_x4_final_config_status_tempIdxSelect_LTE_16p4C  11
#define sc_x4_final_config_status_tempIdxSelect_LTE_26p6C  10
#define sc_x4_final_config_status_tempIdxSelect_LTE_36p3C  9
#define sc_x4_final_config_status_tempIdxSelect_LTE_46p0C  8
#define sc_x4_final_config_status_tempIdxSelect_LTE_56p2C  7
#define sc_x4_final_config_status_tempIdxSelect_LTE_65p9C  6
#define sc_x4_final_config_status_tempIdxSelect_LTE_75p6C  5
#define sc_x4_final_config_status_tempIdxSelect_LTE_85p3C  4
#define sc_x4_final_config_status_tempIdxSelect_LTE_95p5C  3
#define sc_x4_final_config_status_tempIdxSelect_LTE_105p2C 2
#define sc_x4_final_config_status_tempIdxSelect_LTE_114p9C 1
#define sc_x4_final_config_status_tempIdxSelect_LTE_125p1C 0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl36TxEEEStates_l
 */
#define tx_x4_credit_gen0_cl36TxEEEStates_l_TX_REFRESH     8
#define tx_x4_credit_gen0_cl36TxEEEStates_l_TX_QUIET       4
#define tx_x4_credit_gen0_cl36TxEEEStates_l_TX_SLEEP       2
#define tx_x4_credit_gen0_cl36TxEEEStates_l_TX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl36TxEEEStates_c
 */
#define tx_x4_credit_gen0_cl36TxEEEStates_c_TX_REFRESH     3
#define tx_x4_credit_gen0_cl36TxEEEStates_c_TX_QUIET       2
#define tx_x4_credit_gen0_cl36TxEEEStates_c_TX_SLEEP       1
#define tx_x4_credit_gen0_cl36TxEEEStates_c_TX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49TxEEEStates_l
 */
#define tx_x4_credit_gen0_cl49TxEEEStates_l_SCR_RESET_2    64
#define tx_x4_credit_gen0_cl49TxEEEStates_l_SCR_RESET_1    32
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_WAKE        16
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_REFRESH     8
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_QUIET       4
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_SLEEP       2
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49TxEEEStates_c
 */
#define tx_x4_credit_gen0_cl49TxEEEStates_c_SCR_RESET_2    6
#define tx_x4_credit_gen0_cl49TxEEEStates_c_SCR_RESET_1    5
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_WAKE        4
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_REFRESH     3
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_QUIET       2
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_SLEEP       1
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl36RxEEEStates_l
 */
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_LINK_FAIL   32
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_WTF         16
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_WAKE        8
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_QUIET       4
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_SLEEP       2
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl36RxEEEStates_c
 */
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_LINK_FAIL   5
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_WTF         4
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_WAKE        3
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_QUIET       2
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_SLEEP       1
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49RxEEEStates_l
 */
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_LINK_FAIL   32
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_WTF         16
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_WAKE        8
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_QUIET       4
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_SLEEP       2
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49RxEEEStates_c
 */
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_LINK_FAIL   5
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_WTF         4
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_WAKE        3
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_QUIET       2
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_SLEEP       1
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl48TxEEEStates_l
 */
#define tx_x4_credit_gen0_cl48TxEEEStates_l_TX_REFRESH     8
#define tx_x4_credit_gen0_cl48TxEEEStates_l_TX_QUIET       4
#define tx_x4_credit_gen0_cl48TxEEEStates_l_TX_SLEEP       2
#define tx_x4_credit_gen0_cl48TxEEEStates_l_TX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl48TxEEEStates_c
 */
#define tx_x4_credit_gen0_cl48TxEEEStates_c_TX_REFRESH     3
#define tx_x4_credit_gen0_cl48TxEEEStates_c_TX_QUIET       2
#define tx_x4_credit_gen0_cl48TxEEEStates_c_TX_SLEEP       1
#define tx_x4_credit_gen0_cl48TxEEEStates_c_TX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl48RxEEEStates_l
 */
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_LINK_FAIL   32
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_WAKE        16
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_QUIET       8
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_DEACT       4
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_SLEEP       2
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl48RxEEEStates_c
 */
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_LINK_FAIL   5
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_WAKE        4
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_QUIET       3
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_DEACT       2
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_SLEEP       1
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_IQP_Options
 */
#define tx_x4_credit_gen0_IQP_Options_i50uA                0
#define tx_x4_credit_gen0_IQP_Options_i100uA               1
#define tx_x4_credit_gen0_IQP_Options_i150uA               2
#define tx_x4_credit_gen0_IQP_Options_i200uA               3
#define tx_x4_credit_gen0_IQP_Options_i250uA               4
#define tx_x4_credit_gen0_IQP_Options_i300uA               5
#define tx_x4_credit_gen0_IQP_Options_i350uA               6
#define tx_x4_credit_gen0_IQP_Options_i400uA               7
#define tx_x4_credit_gen0_IQP_Options_i450uA               8
#define tx_x4_credit_gen0_IQP_Options_i500uA               9
#define tx_x4_credit_gen0_IQP_Options_i550uA               10
#define tx_x4_credit_gen0_IQP_Options_i600uA               11
#define tx_x4_credit_gen0_IQP_Options_i650uA               12
#define tx_x4_credit_gen0_IQP_Options_i700uA               13
#define tx_x4_credit_gen0_IQP_Options_i750uA               14
#define tx_x4_credit_gen0_IQP_Options_i800uA               15

/****************************************************************************
 * Enums: tx_x4_credit_gen0_IDriver_Options
 */
#define tx_x4_credit_gen0_IDriver_Options_v680mV           0
#define tx_x4_credit_gen0_IDriver_Options_v730mV           1
#define tx_x4_credit_gen0_IDriver_Options_v780mV           2
#define tx_x4_credit_gen0_IDriver_Options_v830mV           3
#define tx_x4_credit_gen0_IDriver_Options_v880mV           4
#define tx_x4_credit_gen0_IDriver_Options_v930mV           5
#define tx_x4_credit_gen0_IDriver_Options_v980mV           6
#define tx_x4_credit_gen0_IDriver_Options_v1010mV          7
#define tx_x4_credit_gen0_IDriver_Options_v1040mV          8
#define tx_x4_credit_gen0_IDriver_Options_v1060mV          9
#define tx_x4_credit_gen0_IDriver_Options_v1070mV          10
#define tx_x4_credit_gen0_IDriver_Options_v1080mV          11
#define tx_x4_credit_gen0_IDriver_Options_v1085mV          12
#define tx_x4_credit_gen0_IDriver_Options_v1090mV          13
#define tx_x4_credit_gen0_IDriver_Options_v1095mV          14
#define tx_x4_credit_gen0_IDriver_Options_v1100mV          15

/****************************************************************************
 * Enums: tx_x4_credit_gen0_operationModes
 */
#define tx_x4_credit_gen0_operationModes_XGXS              0
#define tx_x4_credit_gen0_operationModes_XGXG_nCC          1
#define tx_x4_credit_gen0_operationModes_Indlane_OS8       4
#define tx_x4_credit_gen0_operationModes_IndLane_OS5       5
#define tx_x4_credit_gen0_operationModes_PCI               7
#define tx_x4_credit_gen0_operationModes_XGXS_nLQ          8
#define tx_x4_credit_gen0_operationModes_XGXS_nLQnCC       9
#define tx_x4_credit_gen0_operationModes_PBypass           10
#define tx_x4_credit_gen0_operationModes_PBypass_nDSK      11
#define tx_x4_credit_gen0_operationModes_ComboCoreMode     12
#define tx_x4_credit_gen0_operationModes_Clocks_off        15

/****************************************************************************
 * Enums: tx_x4_credit_gen0_synce_enum
 */
#define tx_x4_credit_gen0_synce_enum_SYNCE_NO_DIV          0
#define tx_x4_credit_gen0_synce_enum_SYNCE_DIV_7           1
#define tx_x4_credit_gen0_synce_enum_SYNCE_DIV_11          2

/****************************************************************************
 * Enums: tx_x4_credit_gen0_operationSpeeds
 */
#define tx_x4_credit_gen0_operationSpeeds_SPEED_5G_X1_12p5 65
#define tx_x4_credit_gen0_operationSpeeds_SPEED_2p5G_X1_12p5 64
#define tx_x4_credit_gen0_operationSpeeds_SPEED_1000M_12p5 63
#define tx_x4_credit_gen0_operationSpeeds_SPEED_100M_12p5  62
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10M_12p5   61
#define tx_x4_credit_gen0_operationSpeeds_SPEED_4G_X1_10   60
#define tx_x4_credit_gen0_operationSpeeds_SPEED_1000M_X1_10 59
#define tx_x4_credit_gen0_operationSpeeds_SPEED_100M_X1_10 58
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10M_X1_10  57
#define tx_x4_credit_gen0_operationSpeeds_SPEED_2p5G_X1_10p3125 56
#define tx_x4_credit_gen0_operationSpeeds_SPEED_1000M_10p3125 55
#define tx_x4_credit_gen0_operationSpeeds_SPEED_100M_10p3125 54
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10M_10p3125 53
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10p5G_X4   50
#define tx_x4_credit_gen0_operationSpeeds_SPEED_5G_KR1     49
#define tx_x4_credit_gen0_operationSpeeds_SPEED_127G_X12   39
#define tx_x4_credit_gen0_operationSpeeds_SPEED_120G_X12   38
#define tx_x4_credit_gen0_operationSpeeds_SPEED_107G_X10   37
#define tx_x4_credit_gen0_operationSpeeds_SPEED_100G_CR10  36
#define tx_x4_credit_gen0_operationSpeeds_SPEED_42G_X4     35
#define tx_x4_credit_gen0_operationSpeeds_SPEED_40G_CR4    34
#define tx_x4_credit_gen0_operationSpeeds_SPEED_40G_KR4    33
#define tx_x4_credit_gen0_operationSpeeds_SPEED_21G_X2     32
#define tx_x4_credit_gen0_operationSpeeds_SPEED_20G_CR2    31
#define tx_x4_credit_gen0_operationSpeeds_SPEED_20G_KR2    30
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10p6_X1    29
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10G_KR1    28
#define tx_x4_credit_gen0_operationSpeeds_SPEED_40G_X4     27
#define tx_x4_credit_gen0_operationSpeeds_SPEED_20G_X2     26
#define tx_x4_credit_gen0_operationSpeeds_SPEED_20G_CX2    25
#define tx_x4_credit_gen0_operationSpeeds_SPEED_31p5G_KR4  24
#define tx_x4_credit_gen0_operationSpeeds_SPEED_31p5G_X4   23
#define tx_x4_credit_gen0_operationSpeeds_SPEED_15p75G_X2  22
#define tx_x4_credit_gen0_operationSpeeds_SPEED_25p45G_X4  21
#define tx_x4_credit_gen0_operationSpeeds_SPEED_12p7G_X2   20
#define tx_x4_credit_gen0_operationSpeeds_SPEED_21G_X4     19
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10p5G_X2   18
#define tx_x4_credit_gen0_operationSpeeds_SPEED_20G_X4     17
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10G_X2     16
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10G_CX2    15
#define tx_x4_credit_gen0_operationSpeeds_SPEED_20G_CX4    14
#define tx_x4_credit_gen0_operationSpeeds_SPEED_16G_X4     13
#define tx_x4_credit_gen0_operationSpeeds_SPEED_15G_X4     12
#define tx_x4_credit_gen0_operationSpeeds_SPEED_13G_X4     11
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10G_X4     10
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10G_KX4    9
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10G_CX4    8
#define tx_x4_credit_gen0_operationSpeeds_SPEED_5G_X1      7
#define tx_x4_credit_gen0_operationSpeeds_SPEED_2p5G_X1    6
#define tx_x4_credit_gen0_operationSpeeds_SPEED_1G_KX1     5
#define tx_x4_credit_gen0_operationSpeeds_SPEED_1G_CX1     4
#define tx_x4_credit_gen0_operationSpeeds_SPEED_1000M      3
#define tx_x4_credit_gen0_operationSpeeds_SPEED_100M       2
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10M        1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_actualSpeeds
 */
#define tx_x4_credit_gen0_actualSpeeds_dr_10M              0
#define tx_x4_credit_gen0_actualSpeeds_dr_100M             1
#define tx_x4_credit_gen0_actualSpeeds_dr_1G               2
#define tx_x4_credit_gen0_actualSpeeds_dr_2p5G             3
#define tx_x4_credit_gen0_actualSpeeds_dr_5G_X4            4
#define tx_x4_credit_gen0_actualSpeeds_dr_6G_X4            5
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_HiG          6
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_CX4          7
#define tx_x4_credit_gen0_actualSpeeds_dr_12G_HiG          8
#define tx_x4_credit_gen0_actualSpeeds_dr_12p5G_X4         9
#define tx_x4_credit_gen0_actualSpeeds_dr_13G_X4           10
#define tx_x4_credit_gen0_actualSpeeds_dr_15G_X4           11
#define tx_x4_credit_gen0_actualSpeeds_dr_16G_X4           12
#define tx_x4_credit_gen0_actualSpeeds_dr_1G_KX            13
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_KX4          14
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_KR           15
#define tx_x4_credit_gen0_actualSpeeds_dr_5G               16
#define tx_x4_credit_gen0_actualSpeeds_dr_6p4G             17
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_X4           18
#define tx_x4_credit_gen0_actualSpeeds_dr_21G_X4           19
#define tx_x4_credit_gen0_actualSpeeds_dr_25G_X4           20
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_HiG_DXGXS    21
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_DXGXS        22
#define tx_x4_credit_gen0_actualSpeeds_dr_10p5G_HiG_DXGXS  23
#define tx_x4_credit_gen0_actualSpeeds_dr_10p5G_DXGXS      24
#define tx_x4_credit_gen0_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define tx_x4_credit_gen0_actualSpeeds_dr_12p773G_DXGXS    26
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_XFI          27
#define tx_x4_credit_gen0_actualSpeeds_dr_40G              28
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_HiG_DXGXS    29
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_DXGXS        30
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_SFI          31
#define tx_x4_credit_gen0_actualSpeeds_dr_31p5G            32
#define tx_x4_credit_gen0_actualSpeeds_dr_32p7G            33
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_SCR          34
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_DXGXS_SCR    36
#define tx_x4_credit_gen0_actualSpeeds_dr_12G_R2           37
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_X2           38
#define tx_x4_credit_gen0_actualSpeeds_dr_40G_KR4          39
#define tx_x4_credit_gen0_actualSpeeds_dr_40G_CR4          40
#define tx_x4_credit_gen0_actualSpeeds_dr_100G_CR10        41
#define tx_x4_credit_gen0_actualSpeeds_dr_15p75G_DXGXS     44
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_KR2          57
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_CR2          58

/****************************************************************************
 * Enums: tx_x4_credit_gen0_actualSpeedsMisc1
 */
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: tx_x4_credit_gen0_IndLaneModes
 */
#define tx_x4_credit_gen0_IndLaneModes_SWSDR_div2          0
#define tx_x4_credit_gen0_IndLaneModes_SWSDR_div1          1
#define tx_x4_credit_gen0_IndLaneModes_DWSDR_div2          2
#define tx_x4_credit_gen0_IndLaneModes_DWSDR_div1          3

/****************************************************************************
 * Enums: tx_x4_credit_gen0_prbsSelect
 */
#define tx_x4_credit_gen0_prbsSelect_prbs7                 0
#define tx_x4_credit_gen0_prbsSelect_prbs15                1
#define tx_x4_credit_gen0_prbsSelect_prbs23                2
#define tx_x4_credit_gen0_prbsSelect_prbs31                3

/****************************************************************************
 * Enums: tx_x4_credit_gen0_vcoDivider
 */
#define tx_x4_credit_gen0_vcoDivider_div32                 0
#define tx_x4_credit_gen0_vcoDivider_div36                 1
#define tx_x4_credit_gen0_vcoDivider_div40                 2
#define tx_x4_credit_gen0_vcoDivider_div42                 3
#define tx_x4_credit_gen0_vcoDivider_div48                 4
#define tx_x4_credit_gen0_vcoDivider_div50                 5
#define tx_x4_credit_gen0_vcoDivider_div52                 6
#define tx_x4_credit_gen0_vcoDivider_div54                 7
#define tx_x4_credit_gen0_vcoDivider_div60                 8
#define tx_x4_credit_gen0_vcoDivider_div64                 9
#define tx_x4_credit_gen0_vcoDivider_div66                 10
#define tx_x4_credit_gen0_vcoDivider_div68                 11
#define tx_x4_credit_gen0_vcoDivider_div70                 12
#define tx_x4_credit_gen0_vcoDivider_div80                 13
#define tx_x4_credit_gen0_vcoDivider_div92                 14
#define tx_x4_credit_gen0_vcoDivider_div100                15

/****************************************************************************
 * Enums: tx_x4_credit_gen0_refClkSelect
 */
#define tx_x4_credit_gen0_refClkSelect_clk_25MHz           0
#define tx_x4_credit_gen0_refClkSelect_clk_100MHz          1
#define tx_x4_credit_gen0_refClkSelect_clk_125MHz          2
#define tx_x4_credit_gen0_refClkSelect_clk_156p25MHz       3
#define tx_x4_credit_gen0_refClkSelect_clk_187p5MHz        4
#define tx_x4_credit_gen0_refClkSelect_clk_161p25Mhz       5
#define tx_x4_credit_gen0_refClkSelect_clk_50Mhz           6
#define tx_x4_credit_gen0_refClkSelect_clk_106p25Mhz       7

/****************************************************************************
 * Enums: tx_x4_credit_gen0_aerMMDdevTypeSelect
 */
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_combo_core   0
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_PMA_PMD      1
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_PCS          3
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_PHY          4
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_DTE          5
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_CL73_AN      7

/****************************************************************************
 * Enums: tx_x4_credit_gen0_aerMMDportSelect
 */
#define tx_x4_credit_gen0_aerMMDportSelect_ln0             0
#define tx_x4_credit_gen0_aerMMDportSelect_ln1             1
#define tx_x4_credit_gen0_aerMMDportSelect_ln2             2
#define tx_x4_credit_gen0_aerMMDportSelect_ln3             3
#define tx_x4_credit_gen0_aerMMDportSelect_BCST_ln0_1_2_3  511
#define tx_x4_credit_gen0_aerMMDportSelect_BCST_ln0_1      512
#define tx_x4_credit_gen0_aerMMDportSelect_BCST_ln2_3      513

/****************************************************************************
 * Enums: tx_x4_credit_gen0_firmwareModeSelect
 */
#define tx_x4_credit_gen0_firmwareModeSelect_DEFAULT       0
#define tx_x4_credit_gen0_firmwareModeSelect_SFP_OPT_LR    1
#define tx_x4_credit_gen0_firmwareModeSelect_SFP_DAC       2
#define tx_x4_credit_gen0_firmwareModeSelect_XLAUI         3
#define tx_x4_credit_gen0_firmwareModeSelect_LONG_CH_6G    4

/****************************************************************************
 * Enums: tx_x4_credit_gen0_tempIdxSelect
 */
#define tx_x4_credit_gen0_tempIdxSelect_LTE__22p9C         15
#define tx_x4_credit_gen0_tempIdxSelect_LTE__12p6C         14
#define tx_x4_credit_gen0_tempIdxSelect_LTE__3p0C          13
#define tx_x4_credit_gen0_tempIdxSelect_LTE_6p7C           12
#define tx_x4_credit_gen0_tempIdxSelect_LTE_16p4C          11
#define tx_x4_credit_gen0_tempIdxSelect_LTE_26p6C          10
#define tx_x4_credit_gen0_tempIdxSelect_LTE_36p3C          9
#define tx_x4_credit_gen0_tempIdxSelect_LTE_46p0C          8
#define tx_x4_credit_gen0_tempIdxSelect_LTE_56p2C          7
#define tx_x4_credit_gen0_tempIdxSelect_LTE_65p9C          6
#define tx_x4_credit_gen0_tempIdxSelect_LTE_75p6C          5
#define tx_x4_credit_gen0_tempIdxSelect_LTE_85p3C          4
#define tx_x4_credit_gen0_tempIdxSelect_LTE_95p5C          3
#define tx_x4_credit_gen0_tempIdxSelect_LTE_105p2C         2
#define tx_x4_credit_gen0_tempIdxSelect_LTE_114p9C         1
#define tx_x4_credit_gen0_tempIdxSelect_LTE_125p1C         0

/****************************************************************************
 * End of RDB defined Enums *******************************************/
#endif /* __PCS_ENUMS_H__ */
