|mips_single
clk => reg_file:U_REG_FILE.clk
clk => program_counter:U_PC.clk
mem_clk => instr_memory:U_INSTR_MEMORY.clock
mem_clk => data_memory_wrapper:U_DATA_MEMORY.clk
rst => program_counter:U_PC.rst
rst => reg_file:U_REG_FILE.rst
rst => data_memory_wrapper:U_DATA_MEMORY.rst
rst => pc_en.IN1
instruction_out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[1] <= instruction_out[1].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[2] <= instruction_out[2].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[3] <= instruction_out[3].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[4] <= instruction_out[4].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[5] <= instruction_out[5].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[6] <= instruction_out[6].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[7] <= instruction_out[7].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[8] <= instruction_out[8].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[9] <= instruction_out[9].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[10] <= instruction_out[10].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[11] <= instruction_out[11].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[12] <= instruction_out[12].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[13] <= instruction_out[13].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[14] <= instruction_out[14].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[15] <= instruction_out[15].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[16] <= instruction_out[16].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[17] <= instruction_out[17].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[18] <= instruction_out[18].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[19] <= instruction_out[19].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[20] <= instruction_out[20].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[21] <= instruction_out[21].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[22] <= instruction_out[22].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[23] <= instruction_out[23].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[24] <= instruction_out[24].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[25] <= instruction_out[25].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[26] <= instruction_out[26].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[27] <= instruction_out[27].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[28] <= instruction_out[28].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[29] <= instruction_out[29].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[30] <= instruction_out[30].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[31] <= instruction_out[31].DB_MAX_OUTPUT_PORT_TYPE


|mips_single|instr_memory:U_INSTR_MEMORY
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_ogs3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ogs3:auto_generated.address_a[0]
address_a[1] => altsyncram_ogs3:auto_generated.address_a[1]
address_a[2] => altsyncram_ogs3:auto_generated.address_a[2]
address_a[3] => altsyncram_ogs3:auto_generated.address_a[3]
address_a[4] => altsyncram_ogs3:auto_generated.address_a[4]
address_a[5] => altsyncram_ogs3:auto_generated.address_a[5]
address_a[6] => altsyncram_ogs3:auto_generated.address_a[6]
address_a[7] => altsyncram_ogs3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ogs3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ogs3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ogs3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ogs3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ogs3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ogs3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ogs3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ogs3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ogs3:auto_generated.q_a[7]
q_a[8] <= altsyncram_ogs3:auto_generated.q_a[8]
q_a[9] <= altsyncram_ogs3:auto_generated.q_a[9]
q_a[10] <= altsyncram_ogs3:auto_generated.q_a[10]
q_a[11] <= altsyncram_ogs3:auto_generated.q_a[11]
q_a[12] <= altsyncram_ogs3:auto_generated.q_a[12]
q_a[13] <= altsyncram_ogs3:auto_generated.q_a[13]
q_a[14] <= altsyncram_ogs3:auto_generated.q_a[14]
q_a[15] <= altsyncram_ogs3:auto_generated.q_a[15]
q_a[16] <= altsyncram_ogs3:auto_generated.q_a[16]
q_a[17] <= altsyncram_ogs3:auto_generated.q_a[17]
q_a[18] <= altsyncram_ogs3:auto_generated.q_a[18]
q_a[19] <= altsyncram_ogs3:auto_generated.q_a[19]
q_a[20] <= altsyncram_ogs3:auto_generated.q_a[20]
q_a[21] <= altsyncram_ogs3:auto_generated.q_a[21]
q_a[22] <= altsyncram_ogs3:auto_generated.q_a[22]
q_a[23] <= altsyncram_ogs3:auto_generated.q_a[23]
q_a[24] <= altsyncram_ogs3:auto_generated.q_a[24]
q_a[25] <= altsyncram_ogs3:auto_generated.q_a[25]
q_a[26] <= altsyncram_ogs3:auto_generated.q_a[26]
q_a[27] <= altsyncram_ogs3:auto_generated.q_a[27]
q_a[28] <= altsyncram_ogs3:auto_generated.q_a[28]
q_a[29] <= altsyncram_ogs3:auto_generated.q_a[29]
q_a[30] <= altsyncram_ogs3:auto_generated.q_a[30]
q_a[31] <= altsyncram_ogs3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => rden_a_store.DATAIN


|mips_single|mux2:U_JUMP_ADDRESS_MUX
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
in0[0] => output.DATAB
in0[1] => output.DATAB
in0[2] => output.DATAB
in0[3] => output.DATAB
in0[4] => output.DATAB
in0[5] => output.DATAB
in0[6] => output.DATAB
in0[7] => output.DATAB
in0[8] => output.DATAB
in0[9] => output.DATAB
in0[10] => output.DATAB
in0[11] => output.DATAB
in0[12] => output.DATAB
in0[13] => output.DATAB
in0[14] => output.DATAB
in0[15] => output.DATAB
in0[16] => output.DATAB
in0[17] => output.DATAB
in0[18] => output.DATAB
in0[19] => output.DATAB
in0[20] => output.DATAB
in0[21] => output.DATAB
in0[22] => output.DATAB
in0[23] => output.DATAB
in0[24] => output.DATAB
in0[25] => output.DATAB
in1[0] => output.DATAA
in1[1] => output.DATAA
in1[2] => output.DATAA
in1[3] => output.DATAA
in1[4] => output.DATAA
in1[5] => output.DATAA
in1[6] => output.DATAA
in1[7] => output.DATAA
in1[8] => output.DATAA
in1[9] => output.DATAA
in1[10] => output.DATAA
in1[11] => output.DATAA
in1[12] => output.DATAA
in1[13] => output.DATAA
in1[14] => output.DATAA
in1[15] => output.DATAA
in1[16] => output.DATAA
in1[17] => output.DATAA
in1[18] => output.DATAA
in1[19] => output.DATAA
in1[20] => output.DATAA
in1[21] => output.DATAA
in1[22] => output.DATAA
in1[23] => output.DATAA
in1[24] => output.DATAA
in1[25] => output.DATAA
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC
clk => reg_bit:U_DELAY_CYCLE.clk
clk => reg:U_REG.clk
rst => reg_bit:U_DELAY_CYCLE.clr
immediate[0] => add:U_PC_ADD_IMM.in1[0]
immediate[1] => add:U_PC_ADD_IMM.in1[1]
immediate[2] => add:U_PC_ADD_IMM.in1[2]
immediate[3] => add:U_PC_ADD_IMM.in1[3]
immediate[4] => add:U_PC_ADD_IMM.in1[4]
immediate[5] => add:U_PC_ADD_IMM.in1[5]
immediate[6] => add:U_PC_ADD_IMM.in1[6]
immediate[7] => add:U_PC_ADD_IMM.in1[7]
immediate[8] => add:U_PC_ADD_IMM.in1[8]
immediate[9] => add:U_PC_ADD_IMM.in1[9]
immediate[10] => add:U_PC_ADD_IMM.in1[10]
immediate[11] => add:U_PC_ADD_IMM.in1[11]
immediate[12] => add:U_PC_ADD_IMM.in1[12]
immediate[13] => add:U_PC_ADD_IMM.in1[13]
immediate[14] => add:U_PC_ADD_IMM.in1[14]
immediate[15] => add:U_PC_ADD_IMM.in1[15]
immediate[16] => add:U_PC_ADD_IMM.in1[16]
immediate[17] => add:U_PC_ADD_IMM.in1[17]
immediate[18] => add:U_PC_ADD_IMM.in1[18]
immediate[19] => add:U_PC_ADD_IMM.in1[19]
immediate[20] => add:U_PC_ADD_IMM.in1[20]
immediate[21] => add:U_PC_ADD_IMM.in1[21]
immediate[22] => add:U_PC_ADD_IMM.in1[22]
immediate[23] => add:U_PC_ADD_IMM.in1[23]
immediate[24] => add:U_PC_ADD_IMM.in1[24]
immediate[25] => add:U_PC_ADD_IMM.in1[25]
immediate[26] => add:U_PC_ADD_IMM.in1[26]
immediate[27] => add:U_PC_ADD_IMM.in1[27]
immediate[28] => add:U_PC_ADD_IMM.in1[28]
immediate[29] => add:U_PC_ADD_IMM.in1[29]
immediate[30] => add:U_PC_ADD_IMM.in1[30]
immediate[31] => add:U_PC_ADD_IMM.in1[31]
jump_address[0] => mux2:U_JUMP_MUX.in1[0]
jump_address[1] => mux2:U_JUMP_MUX.in1[1]
jump_address[2] => mux2:U_JUMP_MUX.in1[2]
jump_address[3] => mux2:U_JUMP_MUX.in1[3]
jump_address[4] => mux2:U_JUMP_MUX.in1[4]
jump_address[5] => mux2:U_JUMP_MUX.in1[5]
jump_address[6] => mux2:U_JUMP_MUX.in1[6]
jump_address[7] => mux2:U_JUMP_MUX.in1[7]
jump_address[8] => mux2:U_JUMP_MUX.in1[8]
jump_address[9] => mux2:U_JUMP_MUX.in1[9]
jump_address[10] => mux2:U_JUMP_MUX.in1[10]
jump_address[11] => mux2:U_JUMP_MUX.in1[11]
jump_address[12] => mux2:U_JUMP_MUX.in1[12]
jump_address[13] => mux2:U_JUMP_MUX.in1[13]
jump_address[14] => mux2:U_JUMP_MUX.in1[14]
jump_address[15] => mux2:U_JUMP_MUX.in1[15]
jump_address[16] => mux2:U_JUMP_MUX.in1[16]
jump_address[17] => mux2:U_JUMP_MUX.in1[17]
jump_address[18] => mux2:U_JUMP_MUX.in1[18]
jump_address[19] => mux2:U_JUMP_MUX.in1[19]
jump_address[20] => mux2:U_JUMP_MUX.in1[20]
jump_address[21] => mux2:U_JUMP_MUX.in1[21]
jump_address[22] => mux2:U_JUMP_MUX.in1[22]
jump_address[23] => mux2:U_JUMP_MUX.in1[23]
jump_address[24] => mux2:U_JUMP_MUX.in1[24]
jump_address[25] => mux2:U_JUMP_MUX.in1[25]
beq => branch_mux_sel.IN0
bne => branch_mux_sel.IN0
jump => mux2:U_JUMP_MUX.sel
zero => branch_mux_sel.IN1
zero => branch_mux_sel.IN1
pc[0] <= reg:U_REG.Q[0]
pc[1] <= reg:U_REG.Q[1]
pc[2] <= reg:U_REG.Q[2]
pc[3] <= reg:U_REG.Q[3]
pc[4] <= reg:U_REG.Q[4]
pc[5] <= reg:U_REG.Q[5]
pc[6] <= reg:U_REG.Q[6]
pc[7] <= reg:U_REG.Q[7]
pc[8] <= reg:U_REG.Q[8]
pc[9] <= reg:U_REG.Q[9]
pc[10] <= reg:U_REG.Q[10]
pc[11] <= reg:U_REG.Q[11]
pc[12] <= reg:U_REG.Q[12]
pc[13] <= reg:U_REG.Q[13]
pc[14] <= reg:U_REG.Q[14]
pc[15] <= reg:U_REG.Q[15]
pc[16] <= <GND>
pc[17] <= <GND>
pc[18] <= <GND>
pc[19] <= <GND>
pc[20] <= <GND>
pc[21] <= <GND>
pc[22] <= <VCC>
pc[23] <= <GND>
pc[24] <= <GND>
pc[25] <= <GND>
pc[26] <= <GND>
pc[27] <= <GND>
pc[28] <= <GND>
pc[29] <= <GND>
pc[30] <= <GND>
pc[31] <= <GND>
pc_inc[0] <= add:U_PC_ADD_1.sum[0]
pc_inc[1] <= add:U_PC_ADD_1.sum[1]
pc_inc[2] <= add:U_PC_ADD_1.sum[2]
pc_inc[3] <= add:U_PC_ADD_1.sum[3]
pc_inc[4] <= add:U_PC_ADD_1.sum[4]
pc_inc[5] <= add:U_PC_ADD_1.sum[5]
pc_inc[6] <= add:U_PC_ADD_1.sum[6]
pc_inc[7] <= add:U_PC_ADD_1.sum[7]
pc_inc[8] <= add:U_PC_ADD_1.sum[8]
pc_inc[9] <= add:U_PC_ADD_1.sum[9]
pc_inc[10] <= add:U_PC_ADD_1.sum[10]
pc_inc[11] <= add:U_PC_ADD_1.sum[11]
pc_inc[12] <= add:U_PC_ADD_1.sum[12]
pc_inc[13] <= add:U_PC_ADD_1.sum[13]
pc_inc[14] <= add:U_PC_ADD_1.sum[14]
pc_inc[15] <= add:U_PC_ADD_1.sum[15]
pc_inc[16] <= add:U_PC_ADD_1.sum[16]
pc_inc[17] <= add:U_PC_ADD_1.sum[17]
pc_inc[18] <= add:U_PC_ADD_1.sum[18]
pc_inc[19] <= add:U_PC_ADD_1.sum[19]
pc_inc[20] <= add:U_PC_ADD_1.sum[20]
pc_inc[21] <= add:U_PC_ADD_1.sum[21]
pc_inc[22] <= add:U_PC_ADD_1.sum[22]
pc_inc[23] <= add:U_PC_ADD_1.sum[23]
pc_inc[24] <= add:U_PC_ADD_1.sum[24]
pc_inc[25] <= add:U_PC_ADD_1.sum[25]
pc_inc[26] <= add:U_PC_ADD_1.sum[26]
pc_inc[27] <= add:U_PC_ADD_1.sum[27]
pc_inc[28] <= add:U_PC_ADD_1.sum[28]
pc_inc[29] <= add:U_PC_ADD_1.sum[29]
pc_inc[30] <= add:U_PC_ADD_1.sum[30]
pc_inc[31] <= add:U_PC_ADD_1.sum[31]


|mips_single|program_counter:U_PC|reg_bit:U_DELAY_CYCLE
clk => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr => Q~reg0.ENA
clr => Q~reg0.ACLR


|mips_single|program_counter:U_PC|reg:U_REG
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr => Q[31]~reg0.ENA
wr => Q[30]~reg0.ENA
wr => Q[29]~reg0.ENA
wr => Q[28]~reg0.ENA
wr => Q[27]~reg0.ENA
wr => Q[26]~reg0.ENA
wr => Q[25]~reg0.ENA
wr => Q[24]~reg0.ENA
wr => Q[23]~reg0.ENA
wr => Q[22]~reg0.ENA
wr => Q[21]~reg0.ENA
wr => Q[20]~reg0.ENA
wr => Q[19]~reg0.ENA
wr => Q[18]~reg0.ENA
wr => Q[17]~reg0.ENA
wr => Q[16]~reg0.ENA
wr => Q[15]~reg0.ENA
wr => Q[14]~reg0.ENA
wr => Q[13]~reg0.ENA
wr => Q[12]~reg0.ENA
wr => Q[11]~reg0.ENA
wr => Q[10]~reg0.ENA
wr => Q[9]~reg0.ENA
wr => Q[8]~reg0.ENA
wr => Q[7]~reg0.ENA
wr => Q[6]~reg0.ENA
wr => Q[5]~reg0.ENA
wr => Q[4]~reg0.ENA
wr => Q[3]~reg0.ENA
wr => Q[2]~reg0.ENA
wr => Q[1]~reg0.ENA
wr => Q[0]~reg0.ENA
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR
clr => Q[15]~reg0.ACLR
clr => Q[16]~reg0.ACLR
clr => Q[17]~reg0.ACLR
clr => Q[18]~reg0.ACLR
clr => Q[19]~reg0.ACLR
clr => Q[20]~reg0.ACLR
clr => Q[21]~reg0.ACLR
clr => Q[22]~reg0.ACLR
clr => Q[23]~reg0.ACLR
clr => Q[24]~reg0.ACLR
clr => Q[25]~reg0.ACLR
clr => Q[26]~reg0.ACLR
clr => Q[27]~reg0.ACLR
clr => Q[28]~reg0.ACLR
clr => Q[29]~reg0.ACLR
clr => Q[30]~reg0.ACLR
clr => Q[31]~reg0.ACLR


|mips_single|program_counter:U_PC|add:U_PC_ADD_1
in0[0] => cla4:U_ADD:1:U_CLA4.in0[0]
in0[1] => cla4:U_ADD:1:U_CLA4.in0[1]
in0[2] => cla4:U_ADD:1:U_CLA4.in0[2]
in0[3] => cla4:U_ADD:1:U_CLA4.in0[3]
in0[4] => cla4:U_ADD:2:U_CLA4.in0[0]
in0[5] => cla4:U_ADD:2:U_CLA4.in0[1]
in0[6] => cla4:U_ADD:2:U_CLA4.in0[2]
in0[7] => cla4:U_ADD:2:U_CLA4.in0[3]
in0[8] => cla4:U_ADD:3:U_CLA4.in0[0]
in0[9] => cla4:U_ADD:3:U_CLA4.in0[1]
in0[10] => cla4:U_ADD:3:U_CLA4.in0[2]
in0[11] => cla4:U_ADD:3:U_CLA4.in0[3]
in0[12] => cla4:U_ADD:4:U_CLA4.in0[0]
in0[13] => cla4:U_ADD:4:U_CLA4.in0[1]
in0[14] => cla4:U_ADD:4:U_CLA4.in0[2]
in0[15] => cla4:U_ADD:4:U_CLA4.in0[3]
in0[16] => cla4:U_ADD:5:U_CLA4.in0[0]
in0[17] => cla4:U_ADD:5:U_CLA4.in0[1]
in0[18] => cla4:U_ADD:5:U_CLA4.in0[2]
in0[19] => cla4:U_ADD:5:U_CLA4.in0[3]
in0[20] => cla4:U_ADD:6:U_CLA4.in0[0]
in0[21] => cla4:U_ADD:6:U_CLA4.in0[1]
in0[22] => cla4:U_ADD:6:U_CLA4.in0[2]
in0[23] => cla4:U_ADD:6:U_CLA4.in0[3]
in0[24] => cla4:U_ADD:7:U_CLA4.in0[0]
in0[25] => cla4:U_ADD:7:U_CLA4.in0[1]
in0[26] => cla4:U_ADD:7:U_CLA4.in0[2]
in0[27] => cla4:U_ADD:7:U_CLA4.in0[3]
in0[28] => cla4:U_ADD:8:U_CLA4.in0[0]
in0[29] => cla4:U_ADD:8:U_CLA4.in0[1]
in0[30] => cla4:U_ADD:8:U_CLA4.in0[2]
in0[31] => cla4:U_ADD:8:U_CLA4.in0[3]
in1[0] => cla4:U_ADD:1:U_CLA4.in1[0]
in1[1] => cla4:U_ADD:1:U_CLA4.in1[1]
in1[2] => cla4:U_ADD:1:U_CLA4.in1[2]
in1[3] => cla4:U_ADD:1:U_CLA4.in1[3]
in1[4] => cla4:U_ADD:2:U_CLA4.in1[0]
in1[5] => cla4:U_ADD:2:U_CLA4.in1[1]
in1[6] => cla4:U_ADD:2:U_CLA4.in1[2]
in1[7] => cla4:U_ADD:2:U_CLA4.in1[3]
in1[8] => cla4:U_ADD:3:U_CLA4.in1[0]
in1[9] => cla4:U_ADD:3:U_CLA4.in1[1]
in1[10] => cla4:U_ADD:3:U_CLA4.in1[2]
in1[11] => cla4:U_ADD:3:U_CLA4.in1[3]
in1[12] => cla4:U_ADD:4:U_CLA4.in1[0]
in1[13] => cla4:U_ADD:4:U_CLA4.in1[1]
in1[14] => cla4:U_ADD:4:U_CLA4.in1[2]
in1[15] => cla4:U_ADD:4:U_CLA4.in1[3]
in1[16] => cla4:U_ADD:5:U_CLA4.in1[0]
in1[17] => cla4:U_ADD:5:U_CLA4.in1[1]
in1[18] => cla4:U_ADD:5:U_CLA4.in1[2]
in1[19] => cla4:U_ADD:5:U_CLA4.in1[3]
in1[20] => cla4:U_ADD:6:U_CLA4.in1[0]
in1[21] => cla4:U_ADD:6:U_CLA4.in1[1]
in1[22] => cla4:U_ADD:6:U_CLA4.in1[2]
in1[23] => cla4:U_ADD:6:U_CLA4.in1[3]
in1[24] => cla4:U_ADD:7:U_CLA4.in1[0]
in1[25] => cla4:U_ADD:7:U_CLA4.in1[1]
in1[26] => cla4:U_ADD:7:U_CLA4.in1[2]
in1[27] => cla4:U_ADD:7:U_CLA4.in1[3]
in1[28] => cla4:U_ADD:8:U_CLA4.in1[0]
in1[29] => cla4:U_ADD:8:U_CLA4.in1[1]
in1[30] => cla4:U_ADD:8:U_CLA4.in1[2]
in1[31] => cla4:U_ADD:8:U_CLA4.in1[3]
sum[0] <= cla4:U_ADD:1:U_CLA4.sum[0]
sum[1] <= cla4:U_ADD:1:U_CLA4.sum[1]
sum[2] <= cla4:U_ADD:1:U_CLA4.sum[2]
sum[3] <= cla4:U_ADD:1:U_CLA4.sum[3]
sum[4] <= cla4:U_ADD:2:U_CLA4.sum[0]
sum[5] <= cla4:U_ADD:2:U_CLA4.sum[1]
sum[6] <= cla4:U_ADD:2:U_CLA4.sum[2]
sum[7] <= cla4:U_ADD:2:U_CLA4.sum[3]
sum[8] <= cla4:U_ADD:3:U_CLA4.sum[0]
sum[9] <= cla4:U_ADD:3:U_CLA4.sum[1]
sum[10] <= cla4:U_ADD:3:U_CLA4.sum[2]
sum[11] <= cla4:U_ADD:3:U_CLA4.sum[3]
sum[12] <= cla4:U_ADD:4:U_CLA4.sum[0]
sum[13] <= cla4:U_ADD:4:U_CLA4.sum[1]
sum[14] <= cla4:U_ADD:4:U_CLA4.sum[2]
sum[15] <= cla4:U_ADD:4:U_CLA4.sum[3]
sum[16] <= cla4:U_ADD:5:U_CLA4.sum[0]
sum[17] <= cla4:U_ADD:5:U_CLA4.sum[1]
sum[18] <= cla4:U_ADD:5:U_CLA4.sum[2]
sum[19] <= cla4:U_ADD:5:U_CLA4.sum[3]
sum[20] <= cla4:U_ADD:6:U_CLA4.sum[0]
sum[21] <= cla4:U_ADD:6:U_CLA4.sum[1]
sum[22] <= cla4:U_ADD:6:U_CLA4.sum[2]
sum[23] <= cla4:U_ADD:6:U_CLA4.sum[3]
sum[24] <= cla4:U_ADD:7:U_CLA4.sum[0]
sum[25] <= cla4:U_ADD:7:U_CLA4.sum[1]
sum[26] <= cla4:U_ADD:7:U_CLA4.sum[2]
sum[27] <= cla4:U_ADD:7:U_CLA4.sum[3]
sum[28] <= cla4:U_ADD:8:U_CLA4.sum[0]
sum[29] <= cla4:U_ADD:8:U_CLA4.sum[1]
sum[30] <= cla4:U_ADD:8:U_CLA4.sum[2]
sum[31] <= cla4:U_ADD:8:U_CLA4.sum[3]
cin => cla4:U_ADD:1:U_CLA4.cin
cout <= cla4:U_ADD:8:U_CLA4.cout


|mips_single|program_counter:U_PC|add:U_PC_ADD_1|cla4:\U_ADD:1:U_CLA4
in0[0] => g[0].IN0
in0[0] => p[0].IN0
in0[1] => g[1].IN0
in0[1] => p[1].IN0
in0[2] => g[2].IN0
in0[2] => p[2].IN0
in0[3] => g[3].IN0
in0[3] => p[3].IN0
in1[0] => g[0].IN1
in1[0] => p[0].IN1
in1[1] => g[1].IN1
in1[1] => p[1].IN1
in1[2] => g[2].IN1
in1[2] => p[2].IN1
in1[3] => g[3].IN1
in1[3] => p[3].IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => sum.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC|add:U_PC_ADD_1|cla4:\U_ADD:2:U_CLA4
in0[0] => g[0].IN0
in0[0] => p[0].IN0
in0[1] => g[1].IN0
in0[1] => p[1].IN0
in0[2] => g[2].IN0
in0[2] => p[2].IN0
in0[3] => g[3].IN0
in0[3] => p[3].IN0
in1[0] => g[0].IN1
in1[0] => p[0].IN1
in1[1] => g[1].IN1
in1[1] => p[1].IN1
in1[2] => g[2].IN1
in1[2] => p[2].IN1
in1[3] => g[3].IN1
in1[3] => p[3].IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => sum.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC|add:U_PC_ADD_1|cla4:\U_ADD:3:U_CLA4
in0[0] => g[0].IN0
in0[0] => p[0].IN0
in0[1] => g[1].IN0
in0[1] => p[1].IN0
in0[2] => g[2].IN0
in0[2] => p[2].IN0
in0[3] => g[3].IN0
in0[3] => p[3].IN0
in1[0] => g[0].IN1
in1[0] => p[0].IN1
in1[1] => g[1].IN1
in1[1] => p[1].IN1
in1[2] => g[2].IN1
in1[2] => p[2].IN1
in1[3] => g[3].IN1
in1[3] => p[3].IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => sum.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC|add:U_PC_ADD_1|cla4:\U_ADD:4:U_CLA4
in0[0] => g[0].IN0
in0[0] => p[0].IN0
in0[1] => g[1].IN0
in0[1] => p[1].IN0
in0[2] => g[2].IN0
in0[2] => p[2].IN0
in0[3] => g[3].IN0
in0[3] => p[3].IN0
in1[0] => g[0].IN1
in1[0] => p[0].IN1
in1[1] => g[1].IN1
in1[1] => p[1].IN1
in1[2] => g[2].IN1
in1[2] => p[2].IN1
in1[3] => g[3].IN1
in1[3] => p[3].IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => sum.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC|add:U_PC_ADD_1|cla4:\U_ADD:5:U_CLA4
in0[0] => g[0].IN0
in0[0] => p[0].IN0
in0[1] => g[1].IN0
in0[1] => p[1].IN0
in0[2] => g[2].IN0
in0[2] => p[2].IN0
in0[3] => g[3].IN0
in0[3] => p[3].IN0
in1[0] => g[0].IN1
in1[0] => p[0].IN1
in1[1] => g[1].IN1
in1[1] => p[1].IN1
in1[2] => g[2].IN1
in1[2] => p[2].IN1
in1[3] => g[3].IN1
in1[3] => p[3].IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => sum.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC|add:U_PC_ADD_1|cla4:\U_ADD:6:U_CLA4
in0[0] => g[0].IN0
in0[0] => p[0].IN0
in0[1] => g[1].IN0
in0[1] => p[1].IN0
in0[2] => g[2].IN0
in0[2] => p[2].IN0
in0[3] => g[3].IN0
in0[3] => p[3].IN0
in1[0] => g[0].IN1
in1[0] => p[0].IN1
in1[1] => g[1].IN1
in1[1] => p[1].IN1
in1[2] => g[2].IN1
in1[2] => p[2].IN1
in1[3] => g[3].IN1
in1[3] => p[3].IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => sum.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC|add:U_PC_ADD_1|cla4:\U_ADD:7:U_CLA4
in0[0] => g[0].IN0
in0[0] => p[0].IN0
in0[1] => g[1].IN0
in0[1] => p[1].IN0
in0[2] => g[2].IN0
in0[2] => p[2].IN0
in0[3] => g[3].IN0
in0[3] => p[3].IN0
in1[0] => g[0].IN1
in1[0] => p[0].IN1
in1[1] => g[1].IN1
in1[1] => p[1].IN1
in1[2] => g[2].IN1
in1[2] => p[2].IN1
in1[3] => g[3].IN1
in1[3] => p[3].IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => sum.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC|add:U_PC_ADD_1|cla4:\U_ADD:8:U_CLA4
in0[0] => g[0].IN0
in0[0] => p[0].IN0
in0[1] => g[1].IN0
in0[1] => p[1].IN0
in0[2] => g[2].IN0
in0[2] => p[2].IN0
in0[3] => g[3].IN0
in0[3] => p[3].IN0
in1[0] => g[0].IN1
in1[0] => p[0].IN1
in1[1] => g[1].IN1
in1[1] => p[1].IN1
in1[2] => g[2].IN1
in1[2] => p[2].IN1
in1[3] => g[3].IN1
in1[3] => p[3].IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => sum.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC|add:U_PC_ADD_IMM
in0[0] => cla4:U_ADD:1:U_CLA4.in0[0]
in0[1] => cla4:U_ADD:1:U_CLA4.in0[1]
in0[2] => cla4:U_ADD:1:U_CLA4.in0[2]
in0[3] => cla4:U_ADD:1:U_CLA4.in0[3]
in0[4] => cla4:U_ADD:2:U_CLA4.in0[0]
in0[5] => cla4:U_ADD:2:U_CLA4.in0[1]
in0[6] => cla4:U_ADD:2:U_CLA4.in0[2]
in0[7] => cla4:U_ADD:2:U_CLA4.in0[3]
in0[8] => cla4:U_ADD:3:U_CLA4.in0[0]
in0[9] => cla4:U_ADD:3:U_CLA4.in0[1]
in0[10] => cla4:U_ADD:3:U_CLA4.in0[2]
in0[11] => cla4:U_ADD:3:U_CLA4.in0[3]
in0[12] => cla4:U_ADD:4:U_CLA4.in0[0]
in0[13] => cla4:U_ADD:4:U_CLA4.in0[1]
in0[14] => cla4:U_ADD:4:U_CLA4.in0[2]
in0[15] => cla4:U_ADD:4:U_CLA4.in0[3]
in0[16] => cla4:U_ADD:5:U_CLA4.in0[0]
in0[17] => cla4:U_ADD:5:U_CLA4.in0[1]
in0[18] => cla4:U_ADD:5:U_CLA4.in0[2]
in0[19] => cla4:U_ADD:5:U_CLA4.in0[3]
in0[20] => cla4:U_ADD:6:U_CLA4.in0[0]
in0[21] => cla4:U_ADD:6:U_CLA4.in0[1]
in0[22] => cla4:U_ADD:6:U_CLA4.in0[2]
in0[23] => cla4:U_ADD:6:U_CLA4.in0[3]
in0[24] => cla4:U_ADD:7:U_CLA4.in0[0]
in0[25] => cla4:U_ADD:7:U_CLA4.in0[1]
in0[26] => cla4:U_ADD:7:U_CLA4.in0[2]
in0[27] => cla4:U_ADD:7:U_CLA4.in0[3]
in0[28] => cla4:U_ADD:8:U_CLA4.in0[0]
in0[29] => cla4:U_ADD:8:U_CLA4.in0[1]
in0[30] => cla4:U_ADD:8:U_CLA4.in0[2]
in0[31] => cla4:U_ADD:8:U_CLA4.in0[3]
in1[0] => cla4:U_ADD:1:U_CLA4.in1[0]
in1[1] => cla4:U_ADD:1:U_CLA4.in1[1]
in1[2] => cla4:U_ADD:1:U_CLA4.in1[2]
in1[3] => cla4:U_ADD:1:U_CLA4.in1[3]
in1[4] => cla4:U_ADD:2:U_CLA4.in1[0]
in1[5] => cla4:U_ADD:2:U_CLA4.in1[1]
in1[6] => cla4:U_ADD:2:U_CLA4.in1[2]
in1[7] => cla4:U_ADD:2:U_CLA4.in1[3]
in1[8] => cla4:U_ADD:3:U_CLA4.in1[0]
in1[9] => cla4:U_ADD:3:U_CLA4.in1[1]
in1[10] => cla4:U_ADD:3:U_CLA4.in1[2]
in1[11] => cla4:U_ADD:3:U_CLA4.in1[3]
in1[12] => cla4:U_ADD:4:U_CLA4.in1[0]
in1[13] => cla4:U_ADD:4:U_CLA4.in1[1]
in1[14] => cla4:U_ADD:4:U_CLA4.in1[2]
in1[15] => cla4:U_ADD:4:U_CLA4.in1[3]
in1[16] => cla4:U_ADD:5:U_CLA4.in1[0]
in1[17] => cla4:U_ADD:5:U_CLA4.in1[1]
in1[18] => cla4:U_ADD:5:U_CLA4.in1[2]
in1[19] => cla4:U_ADD:5:U_CLA4.in1[3]
in1[20] => cla4:U_ADD:6:U_CLA4.in1[0]
in1[21] => cla4:U_ADD:6:U_CLA4.in1[1]
in1[22] => cla4:U_ADD:6:U_CLA4.in1[2]
in1[23] => cla4:U_ADD:6:U_CLA4.in1[3]
in1[24] => cla4:U_ADD:7:U_CLA4.in1[0]
in1[25] => cla4:U_ADD:7:U_CLA4.in1[1]
in1[26] => cla4:U_ADD:7:U_CLA4.in1[2]
in1[27] => cla4:U_ADD:7:U_CLA4.in1[3]
in1[28] => cla4:U_ADD:8:U_CLA4.in1[0]
in1[29] => cla4:U_ADD:8:U_CLA4.in1[1]
in1[30] => cla4:U_ADD:8:U_CLA4.in1[2]
in1[31] => cla4:U_ADD:8:U_CLA4.in1[3]
sum[0] <= cla4:U_ADD:1:U_CLA4.sum[0]
sum[1] <= cla4:U_ADD:1:U_CLA4.sum[1]
sum[2] <= cla4:U_ADD:1:U_CLA4.sum[2]
sum[3] <= cla4:U_ADD:1:U_CLA4.sum[3]
sum[4] <= cla4:U_ADD:2:U_CLA4.sum[0]
sum[5] <= cla4:U_ADD:2:U_CLA4.sum[1]
sum[6] <= cla4:U_ADD:2:U_CLA4.sum[2]
sum[7] <= cla4:U_ADD:2:U_CLA4.sum[3]
sum[8] <= cla4:U_ADD:3:U_CLA4.sum[0]
sum[9] <= cla4:U_ADD:3:U_CLA4.sum[1]
sum[10] <= cla4:U_ADD:3:U_CLA4.sum[2]
sum[11] <= cla4:U_ADD:3:U_CLA4.sum[3]
sum[12] <= cla4:U_ADD:4:U_CLA4.sum[0]
sum[13] <= cla4:U_ADD:4:U_CLA4.sum[1]
sum[14] <= cla4:U_ADD:4:U_CLA4.sum[2]
sum[15] <= cla4:U_ADD:4:U_CLA4.sum[3]
sum[16] <= cla4:U_ADD:5:U_CLA4.sum[0]
sum[17] <= cla4:U_ADD:5:U_CLA4.sum[1]
sum[18] <= cla4:U_ADD:5:U_CLA4.sum[2]
sum[19] <= cla4:U_ADD:5:U_CLA4.sum[3]
sum[20] <= cla4:U_ADD:6:U_CLA4.sum[0]
sum[21] <= cla4:U_ADD:6:U_CLA4.sum[1]
sum[22] <= cla4:U_ADD:6:U_CLA4.sum[2]
sum[23] <= cla4:U_ADD:6:U_CLA4.sum[3]
sum[24] <= cla4:U_ADD:7:U_CLA4.sum[0]
sum[25] <= cla4:U_ADD:7:U_CLA4.sum[1]
sum[26] <= cla4:U_ADD:7:U_CLA4.sum[2]
sum[27] <= cla4:U_ADD:7:U_CLA4.sum[3]
sum[28] <= cla4:U_ADD:8:U_CLA4.sum[0]
sum[29] <= cla4:U_ADD:8:U_CLA4.sum[1]
sum[30] <= cla4:U_ADD:8:U_CLA4.sum[2]
sum[31] <= cla4:U_ADD:8:U_CLA4.sum[3]
cin => cla4:U_ADD:1:U_CLA4.cin
cout <= cla4:U_ADD:8:U_CLA4.cout


|mips_single|program_counter:U_PC|add:U_PC_ADD_IMM|cla4:\U_ADD:1:U_CLA4
in0[0] => g[0].IN0
in0[0] => p[0].IN0
in0[1] => g[1].IN0
in0[1] => p[1].IN0
in0[2] => g[2].IN0
in0[2] => p[2].IN0
in0[3] => g[3].IN0
in0[3] => p[3].IN0
in1[0] => g[0].IN1
in1[0] => p[0].IN1
in1[1] => g[1].IN1
in1[1] => p[1].IN1
in1[2] => g[2].IN1
in1[2] => p[2].IN1
in1[3] => g[3].IN1
in1[3] => p[3].IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => sum.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC|add:U_PC_ADD_IMM|cla4:\U_ADD:2:U_CLA4
in0[0] => g[0].IN0
in0[0] => p[0].IN0
in0[1] => g[1].IN0
in0[1] => p[1].IN0
in0[2] => g[2].IN0
in0[2] => p[2].IN0
in0[3] => g[3].IN0
in0[3] => p[3].IN0
in1[0] => g[0].IN1
in1[0] => p[0].IN1
in1[1] => g[1].IN1
in1[1] => p[1].IN1
in1[2] => g[2].IN1
in1[2] => p[2].IN1
in1[3] => g[3].IN1
in1[3] => p[3].IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => sum.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC|add:U_PC_ADD_IMM|cla4:\U_ADD:3:U_CLA4
in0[0] => g[0].IN0
in0[0] => p[0].IN0
in0[1] => g[1].IN0
in0[1] => p[1].IN0
in0[2] => g[2].IN0
in0[2] => p[2].IN0
in0[3] => g[3].IN0
in0[3] => p[3].IN0
in1[0] => g[0].IN1
in1[0] => p[0].IN1
in1[1] => g[1].IN1
in1[1] => p[1].IN1
in1[2] => g[2].IN1
in1[2] => p[2].IN1
in1[3] => g[3].IN1
in1[3] => p[3].IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => sum.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC|add:U_PC_ADD_IMM|cla4:\U_ADD:4:U_CLA4
in0[0] => g[0].IN0
in0[0] => p[0].IN0
in0[1] => g[1].IN0
in0[1] => p[1].IN0
in0[2] => g[2].IN0
in0[2] => p[2].IN0
in0[3] => g[3].IN0
in0[3] => p[3].IN0
in1[0] => g[0].IN1
in1[0] => p[0].IN1
in1[1] => g[1].IN1
in1[1] => p[1].IN1
in1[2] => g[2].IN1
in1[2] => p[2].IN1
in1[3] => g[3].IN1
in1[3] => p[3].IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => sum.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC|add:U_PC_ADD_IMM|cla4:\U_ADD:5:U_CLA4
in0[0] => g[0].IN0
in0[0] => p[0].IN0
in0[1] => g[1].IN0
in0[1] => p[1].IN0
in0[2] => g[2].IN0
in0[2] => p[2].IN0
in0[3] => g[3].IN0
in0[3] => p[3].IN0
in1[0] => g[0].IN1
in1[0] => p[0].IN1
in1[1] => g[1].IN1
in1[1] => p[1].IN1
in1[2] => g[2].IN1
in1[2] => p[2].IN1
in1[3] => g[3].IN1
in1[3] => p[3].IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => sum.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC|add:U_PC_ADD_IMM|cla4:\U_ADD:6:U_CLA4
in0[0] => g[0].IN0
in0[0] => p[0].IN0
in0[1] => g[1].IN0
in0[1] => p[1].IN0
in0[2] => g[2].IN0
in0[2] => p[2].IN0
in0[3] => g[3].IN0
in0[3] => p[3].IN0
in1[0] => g[0].IN1
in1[0] => p[0].IN1
in1[1] => g[1].IN1
in1[1] => p[1].IN1
in1[2] => g[2].IN1
in1[2] => p[2].IN1
in1[3] => g[3].IN1
in1[3] => p[3].IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => sum.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC|add:U_PC_ADD_IMM|cla4:\U_ADD:7:U_CLA4
in0[0] => g[0].IN0
in0[0] => p[0].IN0
in0[1] => g[1].IN0
in0[1] => p[1].IN0
in0[2] => g[2].IN0
in0[2] => p[2].IN0
in0[3] => g[3].IN0
in0[3] => p[3].IN0
in1[0] => g[0].IN1
in1[0] => p[0].IN1
in1[1] => g[1].IN1
in1[1] => p[1].IN1
in1[2] => g[2].IN1
in1[2] => p[2].IN1
in1[3] => g[3].IN1
in1[3] => p[3].IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => sum.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC|add:U_PC_ADD_IMM|cla4:\U_ADD:8:U_CLA4
in0[0] => g[0].IN0
in0[0] => p[0].IN0
in0[1] => g[1].IN0
in0[1] => p[1].IN0
in0[2] => g[2].IN0
in0[2] => p[2].IN0
in0[3] => g[3].IN0
in0[3] => p[3].IN0
in1[0] => g[0].IN1
in1[0] => p[0].IN1
in1[1] => g[1].IN1
in1[1] => p[1].IN1
in1[2] => g[2].IN1
in1[2] => p[2].IN1
in1[3] => g[3].IN1
in1[3] => p[3].IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => sum.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC|mux2:U_BRANCH_MUX
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
in0[0] => output.DATAB
in0[1] => output.DATAB
in0[2] => output.DATAB
in0[3] => output.DATAB
in0[4] => output.DATAB
in0[5] => output.DATAB
in0[6] => output.DATAB
in0[7] => output.DATAB
in0[8] => output.DATAB
in0[9] => output.DATAB
in0[10] => output.DATAB
in0[11] => output.DATAB
in0[12] => output.DATAB
in0[13] => output.DATAB
in0[14] => output.DATAB
in0[15] => output.DATAB
in0[16] => output.DATAB
in0[17] => output.DATAB
in0[18] => output.DATAB
in0[19] => output.DATAB
in0[20] => output.DATAB
in0[21] => output.DATAB
in0[22] => output.DATAB
in0[23] => output.DATAB
in0[24] => output.DATAB
in0[25] => output.DATAB
in0[26] => output.DATAB
in0[27] => output.DATAB
in0[28] => output.DATAB
in0[29] => output.DATAB
in0[30] => output.DATAB
in0[31] => output.DATAB
in1[0] => output.DATAA
in1[1] => output.DATAA
in1[2] => output.DATAA
in1[3] => output.DATAA
in1[4] => output.DATAA
in1[5] => output.DATAA
in1[6] => output.DATAA
in1[7] => output.DATAA
in1[8] => output.DATAA
in1[9] => output.DATAA
in1[10] => output.DATAA
in1[11] => output.DATAA
in1[12] => output.DATAA
in1[13] => output.DATAA
in1[14] => output.DATAA
in1[15] => output.DATAA
in1[16] => output.DATAA
in1[17] => output.DATAA
in1[18] => output.DATAA
in1[19] => output.DATAA
in1[20] => output.DATAA
in1[21] => output.DATAA
in1[22] => output.DATAA
in1[23] => output.DATAA
in1[24] => output.DATAA
in1[25] => output.DATAA
in1[26] => output.DATAA
in1[27] => output.DATAA
in1[28] => output.DATAA
in1[29] => output.DATAA
in1[30] => output.DATAA
in1[31] => output.DATAA
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|program_counter:U_PC|mux2:U_JUMP_MUX
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
in0[0] => output.DATAB
in0[1] => output.DATAB
in0[2] => output.DATAB
in0[3] => output.DATAB
in0[4] => output.DATAB
in0[5] => output.DATAB
in0[6] => output.DATAB
in0[7] => output.DATAB
in0[8] => output.DATAB
in0[9] => output.DATAB
in0[10] => output.DATAB
in0[11] => output.DATAB
in0[12] => output.DATAB
in0[13] => output.DATAB
in0[14] => output.DATAB
in0[15] => output.DATAB
in0[16] => output.DATAB
in0[17] => output.DATAB
in0[18] => output.DATAB
in0[19] => output.DATAB
in0[20] => output.DATAB
in0[21] => output.DATAB
in0[22] => output.DATAB
in0[23] => output.DATAB
in0[24] => output.DATAB
in0[25] => output.DATAB
in0[26] => output.DATAB
in0[27] => output.DATAB
in0[28] => output.DATAB
in0[29] => output.DATAB
in0[30] => output.DATAB
in0[31] => output.DATAB
in1[0] => output.DATAA
in1[1] => output.DATAA
in1[2] => output.DATAA
in1[3] => output.DATAA
in1[4] => output.DATAA
in1[5] => output.DATAA
in1[6] => output.DATAA
in1[7] => output.DATAA
in1[8] => output.DATAA
in1[9] => output.DATAA
in1[10] => output.DATAA
in1[11] => output.DATAA
in1[12] => output.DATAA
in1[13] => output.DATAA
in1[14] => output.DATAA
in1[15] => output.DATAA
in1[16] => output.DATAA
in1[17] => output.DATAA
in1[18] => output.DATAA
in1[19] => output.DATAA
in1[20] => output.DATAA
in1[21] => output.DATAA
in1[22] => output.DATAA
in1[23] => output.DATAA
in1[24] => output.DATAA
in1[25] => output.DATAA
in1[26] => output.DATAA
in1[27] => output.DATAA
in1[28] => output.DATAA
in1[29] => output.DATAA
in1[30] => output.DATAA
in1[31] => output.DATAA
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|control:U_CONTROL
opcode[26] => Mux0.IN69
opcode[26] => Mux1.IN69
opcode[26] => Mux2.IN69
opcode[26] => Mux3.IN69
opcode[26] => Mux4.IN69
opcode[26] => Mux5.IN69
opcode[26] => Mux7.IN36
opcode[26] => Mux8.IN69
opcode[26] => Mux9.IN69
opcode[26] => Mux11.IN69
opcode[26] => Mux12.IN69
opcode[26] => Mux13.IN69
opcode[26] => Mux14.IN69
opcode[26] => Mux15.IN69
opcode[26] => Mux16.IN69
opcode[26] => Mux17.IN69
opcode[26] => Mux18.IN69
opcode[27] => Mux0.IN68
opcode[27] => Mux1.IN68
opcode[27] => Mux2.IN68
opcode[27] => Mux3.IN68
opcode[27] => Mux4.IN68
opcode[27] => Mux5.IN68
opcode[27] => Mux6.IN36
opcode[27] => Mux8.IN68
opcode[27] => Mux9.IN68
opcode[27] => Mux10.IN36
opcode[27] => Mux11.IN68
opcode[27] => Mux12.IN68
opcode[27] => Mux13.IN68
opcode[27] => Mux14.IN68
opcode[27] => Mux15.IN68
opcode[27] => Mux16.IN68
opcode[27] => Mux17.IN68
opcode[27] => Mux18.IN68
opcode[28] => Mux0.IN67
opcode[28] => Mux1.IN67
opcode[28] => Mux2.IN67
opcode[28] => Mux3.IN67
opcode[28] => Mux4.IN67
opcode[28] => Mux5.IN67
opcode[28] => Mux6.IN35
opcode[28] => Mux7.IN35
opcode[28] => Mux8.IN67
opcode[28] => Mux9.IN67
opcode[28] => Mux10.IN35
opcode[28] => Mux11.IN67
opcode[28] => Mux12.IN67
opcode[28] => Mux13.IN67
opcode[28] => Mux14.IN67
opcode[28] => Mux15.IN67
opcode[28] => Mux16.IN67
opcode[28] => Mux17.IN67
opcode[28] => Mux18.IN67
opcode[29] => Mux0.IN66
opcode[29] => Mux1.IN66
opcode[29] => Mux2.IN66
opcode[29] => Mux3.IN66
opcode[29] => Mux4.IN66
opcode[29] => Mux5.IN66
opcode[29] => Mux6.IN34
opcode[29] => Mux7.IN34
opcode[29] => Mux8.IN66
opcode[29] => Mux9.IN66
opcode[29] => Mux10.IN34
opcode[29] => Mux11.IN66
opcode[29] => Mux12.IN66
opcode[29] => Mux13.IN66
opcode[29] => Mux14.IN66
opcode[29] => Mux15.IN66
opcode[29] => Mux16.IN66
opcode[29] => Mux17.IN66
opcode[29] => Mux18.IN66
opcode[30] => Mux0.IN65
opcode[30] => Mux1.IN65
opcode[30] => Mux2.IN65
opcode[30] => Mux3.IN65
opcode[30] => Mux4.IN65
opcode[30] => Mux5.IN65
opcode[30] => Mux6.IN33
opcode[30] => Mux7.IN33
opcode[30] => Mux8.IN65
opcode[30] => Mux9.IN65
opcode[30] => Mux10.IN33
opcode[30] => Mux11.IN65
opcode[30] => Mux12.IN65
opcode[30] => Mux13.IN65
opcode[30] => Mux14.IN65
opcode[30] => Mux15.IN65
opcode[30] => Mux16.IN65
opcode[30] => Mux17.IN65
opcode[30] => Mux18.IN65
opcode[31] => Mux0.IN64
opcode[31] => Mux1.IN64
opcode[31] => Mux2.IN64
opcode[31] => Mux3.IN64
opcode[31] => Mux4.IN64
opcode[31] => Mux5.IN64
opcode[31] => Mux6.IN32
opcode[31] => Mux7.IN32
opcode[31] => Mux8.IN64
opcode[31] => Mux9.IN64
opcode[31] => Mux10.IN32
opcode[31] => Mux11.IN64
opcode[31] => Mux12.IN64
opcode[31] => Mux13.IN64
opcode[31] => Mux14.IN64
opcode[31] => Mux15.IN64
opcode[31] => Mux16.IN64
opcode[31] => Mux17.IN64
opcode[31] => Mux18.IN64
func[0] => Equal0.IN4
func[1] => Equal0.IN3
func[2] => Equal0.IN2
func[3] => Equal0.IN5
func[4] => Equal0.IN1
func[5] => Equal0.IN0
beq <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
bne <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
jump <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_src <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
pc2reg31 <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
reg_dest <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
reg_wr <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
extender <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
alu_src <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
alu_op[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
lui_src <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
byte <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
half <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mem_rd <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mem_wr <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mem2reg <= Mux15.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|mux2:U_DEST_MUX
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
in0[0] => output.DATAB
in0[1] => output.DATAB
in0[2] => output.DATAB
in0[3] => output.DATAB
in0[4] => output.DATAB
in1[0] => output.DATAA
in1[1] => output.DATAA
in1[2] => output.DATAA
in1[3] => output.DATAA
in1[4] => output.DATAA
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|mux2:U_JAL_MUX
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
in0[0] => output.DATAB
in0[1] => output.DATAB
in0[2] => output.DATAB
in0[3] => output.DATAB
in0[4] => output.DATAB
in1[0] => output.DATAA
in1[1] => output.DATAA
in1[2] => output.DATAA
in1[3] => output.DATAA
in1[4] => output.DATAA
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|reg_file:U_REG_FILE
clk => q1[0]~reg0.CLK
clk => q1[1]~reg0.CLK
clk => q1[2]~reg0.CLK
clk => q1[3]~reg0.CLK
clk => q1[4]~reg0.CLK
clk => q1[5]~reg0.CLK
clk => q1[6]~reg0.CLK
clk => q1[7]~reg0.CLK
clk => q1[8]~reg0.CLK
clk => q1[9]~reg0.CLK
clk => q1[10]~reg0.CLK
clk => q1[11]~reg0.CLK
clk => q1[12]~reg0.CLK
clk => q1[13]~reg0.CLK
clk => q1[14]~reg0.CLK
clk => q1[15]~reg0.CLK
clk => q1[16]~reg0.CLK
clk => q1[17]~reg0.CLK
clk => q1[18]~reg0.CLK
clk => q1[19]~reg0.CLK
clk => q1[20]~reg0.CLK
clk => q1[21]~reg0.CLK
clk => q1[22]~reg0.CLK
clk => q1[23]~reg0.CLK
clk => q1[24]~reg0.CLK
clk => q1[25]~reg0.CLK
clk => q1[26]~reg0.CLK
clk => q1[27]~reg0.CLK
clk => q1[28]~reg0.CLK
clk => q1[29]~reg0.CLK
clk => q1[30]~reg0.CLK
clk => q1[31]~reg0.CLK
clk => q0[0]~reg0.CLK
clk => q0[1]~reg0.CLK
clk => q0[2]~reg0.CLK
clk => q0[3]~reg0.CLK
clk => q0[4]~reg0.CLK
clk => q0[5]~reg0.CLK
clk => q0[6]~reg0.CLK
clk => q0[7]~reg0.CLK
clk => q0[8]~reg0.CLK
clk => q0[9]~reg0.CLK
clk => q0[10]~reg0.CLK
clk => q0[11]~reg0.CLK
clk => q0[12]~reg0.CLK
clk => q0[13]~reg0.CLK
clk => q0[14]~reg0.CLK
clk => q0[15]~reg0.CLK
clk => q0[16]~reg0.CLK
clk => q0[17]~reg0.CLK
clk => q0[18]~reg0.CLK
clk => q0[19]~reg0.CLK
clk => q0[20]~reg0.CLK
clk => q0[21]~reg0.CLK
clk => q0[22]~reg0.CLK
clk => q0[23]~reg0.CLK
clk => q0[24]~reg0.CLK
clk => q0[25]~reg0.CLK
clk => q0[26]~reg0.CLK
clk => q0[27]~reg0.CLK
clk => q0[28]~reg0.CLK
clk => q0[29]~reg0.CLK
clk => q0[30]~reg0.CLK
clk => q0[31]~reg0.CLK
clk => reg_array[0][0].CLK
clk => reg_array[0][1].CLK
clk => reg_array[0][2].CLK
clk => reg_array[0][3].CLK
clk => reg_array[0][4].CLK
clk => reg_array[0][5].CLK
clk => reg_array[0][6].CLK
clk => reg_array[0][7].CLK
clk => reg_array[0][8].CLK
clk => reg_array[0][9].CLK
clk => reg_array[0][10].CLK
clk => reg_array[0][11].CLK
clk => reg_array[0][12].CLK
clk => reg_array[0][13].CLK
clk => reg_array[0][14].CLK
clk => reg_array[0][15].CLK
clk => reg_array[0][16].CLK
clk => reg_array[0][17].CLK
clk => reg_array[0][18].CLK
clk => reg_array[0][19].CLK
clk => reg_array[0][20].CLK
clk => reg_array[0][21].CLK
clk => reg_array[0][22].CLK
clk => reg_array[0][23].CLK
clk => reg_array[0][24].CLK
clk => reg_array[0][25].CLK
clk => reg_array[0][26].CLK
clk => reg_array[0][27].CLK
clk => reg_array[0][28].CLK
clk => reg_array[0][29].CLK
clk => reg_array[0][30].CLK
clk => reg_array[0][31].CLK
clk => reg_array[1][0].CLK
clk => reg_array[1][1].CLK
clk => reg_array[1][2].CLK
clk => reg_array[1][3].CLK
clk => reg_array[1][4].CLK
clk => reg_array[1][5].CLK
clk => reg_array[1][6].CLK
clk => reg_array[1][7].CLK
clk => reg_array[1][8].CLK
clk => reg_array[1][9].CLK
clk => reg_array[1][10].CLK
clk => reg_array[1][11].CLK
clk => reg_array[1][12].CLK
clk => reg_array[1][13].CLK
clk => reg_array[1][14].CLK
clk => reg_array[1][15].CLK
clk => reg_array[1][16].CLK
clk => reg_array[1][17].CLK
clk => reg_array[1][18].CLK
clk => reg_array[1][19].CLK
clk => reg_array[1][20].CLK
clk => reg_array[1][21].CLK
clk => reg_array[1][22].CLK
clk => reg_array[1][23].CLK
clk => reg_array[1][24].CLK
clk => reg_array[1][25].CLK
clk => reg_array[1][26].CLK
clk => reg_array[1][27].CLK
clk => reg_array[1][28].CLK
clk => reg_array[1][29].CLK
clk => reg_array[1][30].CLK
clk => reg_array[1][31].CLK
clk => reg_array[2][0].CLK
clk => reg_array[2][1].CLK
clk => reg_array[2][2].CLK
clk => reg_array[2][3].CLK
clk => reg_array[2][4].CLK
clk => reg_array[2][5].CLK
clk => reg_array[2][6].CLK
clk => reg_array[2][7].CLK
clk => reg_array[2][8].CLK
clk => reg_array[2][9].CLK
clk => reg_array[2][10].CLK
clk => reg_array[2][11].CLK
clk => reg_array[2][12].CLK
clk => reg_array[2][13].CLK
clk => reg_array[2][14].CLK
clk => reg_array[2][15].CLK
clk => reg_array[2][16].CLK
clk => reg_array[2][17].CLK
clk => reg_array[2][18].CLK
clk => reg_array[2][19].CLK
clk => reg_array[2][20].CLK
clk => reg_array[2][21].CLK
clk => reg_array[2][22].CLK
clk => reg_array[2][23].CLK
clk => reg_array[2][24].CLK
clk => reg_array[2][25].CLK
clk => reg_array[2][26].CLK
clk => reg_array[2][27].CLK
clk => reg_array[2][28].CLK
clk => reg_array[2][29].CLK
clk => reg_array[2][30].CLK
clk => reg_array[2][31].CLK
clk => reg_array[3][0].CLK
clk => reg_array[3][1].CLK
clk => reg_array[3][2].CLK
clk => reg_array[3][3].CLK
clk => reg_array[3][4].CLK
clk => reg_array[3][5].CLK
clk => reg_array[3][6].CLK
clk => reg_array[3][7].CLK
clk => reg_array[3][8].CLK
clk => reg_array[3][9].CLK
clk => reg_array[3][10].CLK
clk => reg_array[3][11].CLK
clk => reg_array[3][12].CLK
clk => reg_array[3][13].CLK
clk => reg_array[3][14].CLK
clk => reg_array[3][15].CLK
clk => reg_array[3][16].CLK
clk => reg_array[3][17].CLK
clk => reg_array[3][18].CLK
clk => reg_array[3][19].CLK
clk => reg_array[3][20].CLK
clk => reg_array[3][21].CLK
clk => reg_array[3][22].CLK
clk => reg_array[3][23].CLK
clk => reg_array[3][24].CLK
clk => reg_array[3][25].CLK
clk => reg_array[3][26].CLK
clk => reg_array[3][27].CLK
clk => reg_array[3][28].CLK
clk => reg_array[3][29].CLK
clk => reg_array[3][30].CLK
clk => reg_array[3][31].CLK
clk => reg_array[4][0].CLK
clk => reg_array[4][1].CLK
clk => reg_array[4][2].CLK
clk => reg_array[4][3].CLK
clk => reg_array[4][4].CLK
clk => reg_array[4][5].CLK
clk => reg_array[4][6].CLK
clk => reg_array[4][7].CLK
clk => reg_array[4][8].CLK
clk => reg_array[4][9].CLK
clk => reg_array[4][10].CLK
clk => reg_array[4][11].CLK
clk => reg_array[4][12].CLK
clk => reg_array[4][13].CLK
clk => reg_array[4][14].CLK
clk => reg_array[4][15].CLK
clk => reg_array[4][16].CLK
clk => reg_array[4][17].CLK
clk => reg_array[4][18].CLK
clk => reg_array[4][19].CLK
clk => reg_array[4][20].CLK
clk => reg_array[4][21].CLK
clk => reg_array[4][22].CLK
clk => reg_array[4][23].CLK
clk => reg_array[4][24].CLK
clk => reg_array[4][25].CLK
clk => reg_array[4][26].CLK
clk => reg_array[4][27].CLK
clk => reg_array[4][28].CLK
clk => reg_array[4][29].CLK
clk => reg_array[4][30].CLK
clk => reg_array[4][31].CLK
clk => reg_array[5][0].CLK
clk => reg_array[5][1].CLK
clk => reg_array[5][2].CLK
clk => reg_array[5][3].CLK
clk => reg_array[5][4].CLK
clk => reg_array[5][5].CLK
clk => reg_array[5][6].CLK
clk => reg_array[5][7].CLK
clk => reg_array[5][8].CLK
clk => reg_array[5][9].CLK
clk => reg_array[5][10].CLK
clk => reg_array[5][11].CLK
clk => reg_array[5][12].CLK
clk => reg_array[5][13].CLK
clk => reg_array[5][14].CLK
clk => reg_array[5][15].CLK
clk => reg_array[5][16].CLK
clk => reg_array[5][17].CLK
clk => reg_array[5][18].CLK
clk => reg_array[5][19].CLK
clk => reg_array[5][20].CLK
clk => reg_array[5][21].CLK
clk => reg_array[5][22].CLK
clk => reg_array[5][23].CLK
clk => reg_array[5][24].CLK
clk => reg_array[5][25].CLK
clk => reg_array[5][26].CLK
clk => reg_array[5][27].CLK
clk => reg_array[5][28].CLK
clk => reg_array[5][29].CLK
clk => reg_array[5][30].CLK
clk => reg_array[5][31].CLK
clk => reg_array[6][0].CLK
clk => reg_array[6][1].CLK
clk => reg_array[6][2].CLK
clk => reg_array[6][3].CLK
clk => reg_array[6][4].CLK
clk => reg_array[6][5].CLK
clk => reg_array[6][6].CLK
clk => reg_array[6][7].CLK
clk => reg_array[6][8].CLK
clk => reg_array[6][9].CLK
clk => reg_array[6][10].CLK
clk => reg_array[6][11].CLK
clk => reg_array[6][12].CLK
clk => reg_array[6][13].CLK
clk => reg_array[6][14].CLK
clk => reg_array[6][15].CLK
clk => reg_array[6][16].CLK
clk => reg_array[6][17].CLK
clk => reg_array[6][18].CLK
clk => reg_array[6][19].CLK
clk => reg_array[6][20].CLK
clk => reg_array[6][21].CLK
clk => reg_array[6][22].CLK
clk => reg_array[6][23].CLK
clk => reg_array[6][24].CLK
clk => reg_array[6][25].CLK
clk => reg_array[6][26].CLK
clk => reg_array[6][27].CLK
clk => reg_array[6][28].CLK
clk => reg_array[6][29].CLK
clk => reg_array[6][30].CLK
clk => reg_array[6][31].CLK
clk => reg_array[7][0].CLK
clk => reg_array[7][1].CLK
clk => reg_array[7][2].CLK
clk => reg_array[7][3].CLK
clk => reg_array[7][4].CLK
clk => reg_array[7][5].CLK
clk => reg_array[7][6].CLK
clk => reg_array[7][7].CLK
clk => reg_array[7][8].CLK
clk => reg_array[7][9].CLK
clk => reg_array[7][10].CLK
clk => reg_array[7][11].CLK
clk => reg_array[7][12].CLK
clk => reg_array[7][13].CLK
clk => reg_array[7][14].CLK
clk => reg_array[7][15].CLK
clk => reg_array[7][16].CLK
clk => reg_array[7][17].CLK
clk => reg_array[7][18].CLK
clk => reg_array[7][19].CLK
clk => reg_array[7][20].CLK
clk => reg_array[7][21].CLK
clk => reg_array[7][22].CLK
clk => reg_array[7][23].CLK
clk => reg_array[7][24].CLK
clk => reg_array[7][25].CLK
clk => reg_array[7][26].CLK
clk => reg_array[7][27].CLK
clk => reg_array[7][28].CLK
clk => reg_array[7][29].CLK
clk => reg_array[7][30].CLK
clk => reg_array[7][31].CLK
clk => reg_array[8][0].CLK
clk => reg_array[8][1].CLK
clk => reg_array[8][2].CLK
clk => reg_array[8][3].CLK
clk => reg_array[8][4].CLK
clk => reg_array[8][5].CLK
clk => reg_array[8][6].CLK
clk => reg_array[8][7].CLK
clk => reg_array[8][8].CLK
clk => reg_array[8][9].CLK
clk => reg_array[8][10].CLK
clk => reg_array[8][11].CLK
clk => reg_array[8][12].CLK
clk => reg_array[8][13].CLK
clk => reg_array[8][14].CLK
clk => reg_array[8][15].CLK
clk => reg_array[8][16].CLK
clk => reg_array[8][17].CLK
clk => reg_array[8][18].CLK
clk => reg_array[8][19].CLK
clk => reg_array[8][20].CLK
clk => reg_array[8][21].CLK
clk => reg_array[8][22].CLK
clk => reg_array[8][23].CLK
clk => reg_array[8][24].CLK
clk => reg_array[8][25].CLK
clk => reg_array[8][26].CLK
clk => reg_array[8][27].CLK
clk => reg_array[8][28].CLK
clk => reg_array[8][29].CLK
clk => reg_array[8][30].CLK
clk => reg_array[8][31].CLK
clk => reg_array[9][0].CLK
clk => reg_array[9][1].CLK
clk => reg_array[9][2].CLK
clk => reg_array[9][3].CLK
clk => reg_array[9][4].CLK
clk => reg_array[9][5].CLK
clk => reg_array[9][6].CLK
clk => reg_array[9][7].CLK
clk => reg_array[9][8].CLK
clk => reg_array[9][9].CLK
clk => reg_array[9][10].CLK
clk => reg_array[9][11].CLK
clk => reg_array[9][12].CLK
clk => reg_array[9][13].CLK
clk => reg_array[9][14].CLK
clk => reg_array[9][15].CLK
clk => reg_array[9][16].CLK
clk => reg_array[9][17].CLK
clk => reg_array[9][18].CLK
clk => reg_array[9][19].CLK
clk => reg_array[9][20].CLK
clk => reg_array[9][21].CLK
clk => reg_array[9][22].CLK
clk => reg_array[9][23].CLK
clk => reg_array[9][24].CLK
clk => reg_array[9][25].CLK
clk => reg_array[9][26].CLK
clk => reg_array[9][27].CLK
clk => reg_array[9][28].CLK
clk => reg_array[9][29].CLK
clk => reg_array[9][30].CLK
clk => reg_array[9][31].CLK
clk => reg_array[10][0].CLK
clk => reg_array[10][1].CLK
clk => reg_array[10][2].CLK
clk => reg_array[10][3].CLK
clk => reg_array[10][4].CLK
clk => reg_array[10][5].CLK
clk => reg_array[10][6].CLK
clk => reg_array[10][7].CLK
clk => reg_array[10][8].CLK
clk => reg_array[10][9].CLK
clk => reg_array[10][10].CLK
clk => reg_array[10][11].CLK
clk => reg_array[10][12].CLK
clk => reg_array[10][13].CLK
clk => reg_array[10][14].CLK
clk => reg_array[10][15].CLK
clk => reg_array[10][16].CLK
clk => reg_array[10][17].CLK
clk => reg_array[10][18].CLK
clk => reg_array[10][19].CLK
clk => reg_array[10][20].CLK
clk => reg_array[10][21].CLK
clk => reg_array[10][22].CLK
clk => reg_array[10][23].CLK
clk => reg_array[10][24].CLK
clk => reg_array[10][25].CLK
clk => reg_array[10][26].CLK
clk => reg_array[10][27].CLK
clk => reg_array[10][28].CLK
clk => reg_array[10][29].CLK
clk => reg_array[10][30].CLK
clk => reg_array[10][31].CLK
clk => reg_array[11][0].CLK
clk => reg_array[11][1].CLK
clk => reg_array[11][2].CLK
clk => reg_array[11][3].CLK
clk => reg_array[11][4].CLK
clk => reg_array[11][5].CLK
clk => reg_array[11][6].CLK
clk => reg_array[11][7].CLK
clk => reg_array[11][8].CLK
clk => reg_array[11][9].CLK
clk => reg_array[11][10].CLK
clk => reg_array[11][11].CLK
clk => reg_array[11][12].CLK
clk => reg_array[11][13].CLK
clk => reg_array[11][14].CLK
clk => reg_array[11][15].CLK
clk => reg_array[11][16].CLK
clk => reg_array[11][17].CLK
clk => reg_array[11][18].CLK
clk => reg_array[11][19].CLK
clk => reg_array[11][20].CLK
clk => reg_array[11][21].CLK
clk => reg_array[11][22].CLK
clk => reg_array[11][23].CLK
clk => reg_array[11][24].CLK
clk => reg_array[11][25].CLK
clk => reg_array[11][26].CLK
clk => reg_array[11][27].CLK
clk => reg_array[11][28].CLK
clk => reg_array[11][29].CLK
clk => reg_array[11][30].CLK
clk => reg_array[11][31].CLK
clk => reg_array[12][0].CLK
clk => reg_array[12][1].CLK
clk => reg_array[12][2].CLK
clk => reg_array[12][3].CLK
clk => reg_array[12][4].CLK
clk => reg_array[12][5].CLK
clk => reg_array[12][6].CLK
clk => reg_array[12][7].CLK
clk => reg_array[12][8].CLK
clk => reg_array[12][9].CLK
clk => reg_array[12][10].CLK
clk => reg_array[12][11].CLK
clk => reg_array[12][12].CLK
clk => reg_array[12][13].CLK
clk => reg_array[12][14].CLK
clk => reg_array[12][15].CLK
clk => reg_array[12][16].CLK
clk => reg_array[12][17].CLK
clk => reg_array[12][18].CLK
clk => reg_array[12][19].CLK
clk => reg_array[12][20].CLK
clk => reg_array[12][21].CLK
clk => reg_array[12][22].CLK
clk => reg_array[12][23].CLK
clk => reg_array[12][24].CLK
clk => reg_array[12][25].CLK
clk => reg_array[12][26].CLK
clk => reg_array[12][27].CLK
clk => reg_array[12][28].CLK
clk => reg_array[12][29].CLK
clk => reg_array[12][30].CLK
clk => reg_array[12][31].CLK
clk => reg_array[13][0].CLK
clk => reg_array[13][1].CLK
clk => reg_array[13][2].CLK
clk => reg_array[13][3].CLK
clk => reg_array[13][4].CLK
clk => reg_array[13][5].CLK
clk => reg_array[13][6].CLK
clk => reg_array[13][7].CLK
clk => reg_array[13][8].CLK
clk => reg_array[13][9].CLK
clk => reg_array[13][10].CLK
clk => reg_array[13][11].CLK
clk => reg_array[13][12].CLK
clk => reg_array[13][13].CLK
clk => reg_array[13][14].CLK
clk => reg_array[13][15].CLK
clk => reg_array[13][16].CLK
clk => reg_array[13][17].CLK
clk => reg_array[13][18].CLK
clk => reg_array[13][19].CLK
clk => reg_array[13][20].CLK
clk => reg_array[13][21].CLK
clk => reg_array[13][22].CLK
clk => reg_array[13][23].CLK
clk => reg_array[13][24].CLK
clk => reg_array[13][25].CLK
clk => reg_array[13][26].CLK
clk => reg_array[13][27].CLK
clk => reg_array[13][28].CLK
clk => reg_array[13][29].CLK
clk => reg_array[13][30].CLK
clk => reg_array[13][31].CLK
clk => reg_array[14][0].CLK
clk => reg_array[14][1].CLK
clk => reg_array[14][2].CLK
clk => reg_array[14][3].CLK
clk => reg_array[14][4].CLK
clk => reg_array[14][5].CLK
clk => reg_array[14][6].CLK
clk => reg_array[14][7].CLK
clk => reg_array[14][8].CLK
clk => reg_array[14][9].CLK
clk => reg_array[14][10].CLK
clk => reg_array[14][11].CLK
clk => reg_array[14][12].CLK
clk => reg_array[14][13].CLK
clk => reg_array[14][14].CLK
clk => reg_array[14][15].CLK
clk => reg_array[14][16].CLK
clk => reg_array[14][17].CLK
clk => reg_array[14][18].CLK
clk => reg_array[14][19].CLK
clk => reg_array[14][20].CLK
clk => reg_array[14][21].CLK
clk => reg_array[14][22].CLK
clk => reg_array[14][23].CLK
clk => reg_array[14][24].CLK
clk => reg_array[14][25].CLK
clk => reg_array[14][26].CLK
clk => reg_array[14][27].CLK
clk => reg_array[14][28].CLK
clk => reg_array[14][29].CLK
clk => reg_array[14][30].CLK
clk => reg_array[14][31].CLK
clk => reg_array[15][0].CLK
clk => reg_array[15][1].CLK
clk => reg_array[15][2].CLK
clk => reg_array[15][3].CLK
clk => reg_array[15][4].CLK
clk => reg_array[15][5].CLK
clk => reg_array[15][6].CLK
clk => reg_array[15][7].CLK
clk => reg_array[15][8].CLK
clk => reg_array[15][9].CLK
clk => reg_array[15][10].CLK
clk => reg_array[15][11].CLK
clk => reg_array[15][12].CLK
clk => reg_array[15][13].CLK
clk => reg_array[15][14].CLK
clk => reg_array[15][15].CLK
clk => reg_array[15][16].CLK
clk => reg_array[15][17].CLK
clk => reg_array[15][18].CLK
clk => reg_array[15][19].CLK
clk => reg_array[15][20].CLK
clk => reg_array[15][21].CLK
clk => reg_array[15][22].CLK
clk => reg_array[15][23].CLK
clk => reg_array[15][24].CLK
clk => reg_array[15][25].CLK
clk => reg_array[15][26].CLK
clk => reg_array[15][27].CLK
clk => reg_array[15][28].CLK
clk => reg_array[15][29].CLK
clk => reg_array[15][30].CLK
clk => reg_array[15][31].CLK
clk => reg_array[16][0].CLK
clk => reg_array[16][1].CLK
clk => reg_array[16][2].CLK
clk => reg_array[16][3].CLK
clk => reg_array[16][4].CLK
clk => reg_array[16][5].CLK
clk => reg_array[16][6].CLK
clk => reg_array[16][7].CLK
clk => reg_array[16][8].CLK
clk => reg_array[16][9].CLK
clk => reg_array[16][10].CLK
clk => reg_array[16][11].CLK
clk => reg_array[16][12].CLK
clk => reg_array[16][13].CLK
clk => reg_array[16][14].CLK
clk => reg_array[16][15].CLK
clk => reg_array[16][16].CLK
clk => reg_array[16][17].CLK
clk => reg_array[16][18].CLK
clk => reg_array[16][19].CLK
clk => reg_array[16][20].CLK
clk => reg_array[16][21].CLK
clk => reg_array[16][22].CLK
clk => reg_array[16][23].CLK
clk => reg_array[16][24].CLK
clk => reg_array[16][25].CLK
clk => reg_array[16][26].CLK
clk => reg_array[16][27].CLK
clk => reg_array[16][28].CLK
clk => reg_array[16][29].CLK
clk => reg_array[16][30].CLK
clk => reg_array[16][31].CLK
clk => reg_array[17][0].CLK
clk => reg_array[17][1].CLK
clk => reg_array[17][2].CLK
clk => reg_array[17][3].CLK
clk => reg_array[17][4].CLK
clk => reg_array[17][5].CLK
clk => reg_array[17][6].CLK
clk => reg_array[17][7].CLK
clk => reg_array[17][8].CLK
clk => reg_array[17][9].CLK
clk => reg_array[17][10].CLK
clk => reg_array[17][11].CLK
clk => reg_array[17][12].CLK
clk => reg_array[17][13].CLK
clk => reg_array[17][14].CLK
clk => reg_array[17][15].CLK
clk => reg_array[17][16].CLK
clk => reg_array[17][17].CLK
clk => reg_array[17][18].CLK
clk => reg_array[17][19].CLK
clk => reg_array[17][20].CLK
clk => reg_array[17][21].CLK
clk => reg_array[17][22].CLK
clk => reg_array[17][23].CLK
clk => reg_array[17][24].CLK
clk => reg_array[17][25].CLK
clk => reg_array[17][26].CLK
clk => reg_array[17][27].CLK
clk => reg_array[17][28].CLK
clk => reg_array[17][29].CLK
clk => reg_array[17][30].CLK
clk => reg_array[17][31].CLK
clk => reg_array[18][0].CLK
clk => reg_array[18][1].CLK
clk => reg_array[18][2].CLK
clk => reg_array[18][3].CLK
clk => reg_array[18][4].CLK
clk => reg_array[18][5].CLK
clk => reg_array[18][6].CLK
clk => reg_array[18][7].CLK
clk => reg_array[18][8].CLK
clk => reg_array[18][9].CLK
clk => reg_array[18][10].CLK
clk => reg_array[18][11].CLK
clk => reg_array[18][12].CLK
clk => reg_array[18][13].CLK
clk => reg_array[18][14].CLK
clk => reg_array[18][15].CLK
clk => reg_array[18][16].CLK
clk => reg_array[18][17].CLK
clk => reg_array[18][18].CLK
clk => reg_array[18][19].CLK
clk => reg_array[18][20].CLK
clk => reg_array[18][21].CLK
clk => reg_array[18][22].CLK
clk => reg_array[18][23].CLK
clk => reg_array[18][24].CLK
clk => reg_array[18][25].CLK
clk => reg_array[18][26].CLK
clk => reg_array[18][27].CLK
clk => reg_array[18][28].CLK
clk => reg_array[18][29].CLK
clk => reg_array[18][30].CLK
clk => reg_array[18][31].CLK
clk => reg_array[19][0].CLK
clk => reg_array[19][1].CLK
clk => reg_array[19][2].CLK
clk => reg_array[19][3].CLK
clk => reg_array[19][4].CLK
clk => reg_array[19][5].CLK
clk => reg_array[19][6].CLK
clk => reg_array[19][7].CLK
clk => reg_array[19][8].CLK
clk => reg_array[19][9].CLK
clk => reg_array[19][10].CLK
clk => reg_array[19][11].CLK
clk => reg_array[19][12].CLK
clk => reg_array[19][13].CLK
clk => reg_array[19][14].CLK
clk => reg_array[19][15].CLK
clk => reg_array[19][16].CLK
clk => reg_array[19][17].CLK
clk => reg_array[19][18].CLK
clk => reg_array[19][19].CLK
clk => reg_array[19][20].CLK
clk => reg_array[19][21].CLK
clk => reg_array[19][22].CLK
clk => reg_array[19][23].CLK
clk => reg_array[19][24].CLK
clk => reg_array[19][25].CLK
clk => reg_array[19][26].CLK
clk => reg_array[19][27].CLK
clk => reg_array[19][28].CLK
clk => reg_array[19][29].CLK
clk => reg_array[19][30].CLK
clk => reg_array[19][31].CLK
clk => reg_array[20][0].CLK
clk => reg_array[20][1].CLK
clk => reg_array[20][2].CLK
clk => reg_array[20][3].CLK
clk => reg_array[20][4].CLK
clk => reg_array[20][5].CLK
clk => reg_array[20][6].CLK
clk => reg_array[20][7].CLK
clk => reg_array[20][8].CLK
clk => reg_array[20][9].CLK
clk => reg_array[20][10].CLK
clk => reg_array[20][11].CLK
clk => reg_array[20][12].CLK
clk => reg_array[20][13].CLK
clk => reg_array[20][14].CLK
clk => reg_array[20][15].CLK
clk => reg_array[20][16].CLK
clk => reg_array[20][17].CLK
clk => reg_array[20][18].CLK
clk => reg_array[20][19].CLK
clk => reg_array[20][20].CLK
clk => reg_array[20][21].CLK
clk => reg_array[20][22].CLK
clk => reg_array[20][23].CLK
clk => reg_array[20][24].CLK
clk => reg_array[20][25].CLK
clk => reg_array[20][26].CLK
clk => reg_array[20][27].CLK
clk => reg_array[20][28].CLK
clk => reg_array[20][29].CLK
clk => reg_array[20][30].CLK
clk => reg_array[20][31].CLK
clk => reg_array[21][0].CLK
clk => reg_array[21][1].CLK
clk => reg_array[21][2].CLK
clk => reg_array[21][3].CLK
clk => reg_array[21][4].CLK
clk => reg_array[21][5].CLK
clk => reg_array[21][6].CLK
clk => reg_array[21][7].CLK
clk => reg_array[21][8].CLK
clk => reg_array[21][9].CLK
clk => reg_array[21][10].CLK
clk => reg_array[21][11].CLK
clk => reg_array[21][12].CLK
clk => reg_array[21][13].CLK
clk => reg_array[21][14].CLK
clk => reg_array[21][15].CLK
clk => reg_array[21][16].CLK
clk => reg_array[21][17].CLK
clk => reg_array[21][18].CLK
clk => reg_array[21][19].CLK
clk => reg_array[21][20].CLK
clk => reg_array[21][21].CLK
clk => reg_array[21][22].CLK
clk => reg_array[21][23].CLK
clk => reg_array[21][24].CLK
clk => reg_array[21][25].CLK
clk => reg_array[21][26].CLK
clk => reg_array[21][27].CLK
clk => reg_array[21][28].CLK
clk => reg_array[21][29].CLK
clk => reg_array[21][30].CLK
clk => reg_array[21][31].CLK
clk => reg_array[22][0].CLK
clk => reg_array[22][1].CLK
clk => reg_array[22][2].CLK
clk => reg_array[22][3].CLK
clk => reg_array[22][4].CLK
clk => reg_array[22][5].CLK
clk => reg_array[22][6].CLK
clk => reg_array[22][7].CLK
clk => reg_array[22][8].CLK
clk => reg_array[22][9].CLK
clk => reg_array[22][10].CLK
clk => reg_array[22][11].CLK
clk => reg_array[22][12].CLK
clk => reg_array[22][13].CLK
clk => reg_array[22][14].CLK
clk => reg_array[22][15].CLK
clk => reg_array[22][16].CLK
clk => reg_array[22][17].CLK
clk => reg_array[22][18].CLK
clk => reg_array[22][19].CLK
clk => reg_array[22][20].CLK
clk => reg_array[22][21].CLK
clk => reg_array[22][22].CLK
clk => reg_array[22][23].CLK
clk => reg_array[22][24].CLK
clk => reg_array[22][25].CLK
clk => reg_array[22][26].CLK
clk => reg_array[22][27].CLK
clk => reg_array[22][28].CLK
clk => reg_array[22][29].CLK
clk => reg_array[22][30].CLK
clk => reg_array[22][31].CLK
clk => reg_array[23][0].CLK
clk => reg_array[23][1].CLK
clk => reg_array[23][2].CLK
clk => reg_array[23][3].CLK
clk => reg_array[23][4].CLK
clk => reg_array[23][5].CLK
clk => reg_array[23][6].CLK
clk => reg_array[23][7].CLK
clk => reg_array[23][8].CLK
clk => reg_array[23][9].CLK
clk => reg_array[23][10].CLK
clk => reg_array[23][11].CLK
clk => reg_array[23][12].CLK
clk => reg_array[23][13].CLK
clk => reg_array[23][14].CLK
clk => reg_array[23][15].CLK
clk => reg_array[23][16].CLK
clk => reg_array[23][17].CLK
clk => reg_array[23][18].CLK
clk => reg_array[23][19].CLK
clk => reg_array[23][20].CLK
clk => reg_array[23][21].CLK
clk => reg_array[23][22].CLK
clk => reg_array[23][23].CLK
clk => reg_array[23][24].CLK
clk => reg_array[23][25].CLK
clk => reg_array[23][26].CLK
clk => reg_array[23][27].CLK
clk => reg_array[23][28].CLK
clk => reg_array[23][29].CLK
clk => reg_array[23][30].CLK
clk => reg_array[23][31].CLK
clk => reg_array[24][0].CLK
clk => reg_array[24][1].CLK
clk => reg_array[24][2].CLK
clk => reg_array[24][3].CLK
clk => reg_array[24][4].CLK
clk => reg_array[24][5].CLK
clk => reg_array[24][6].CLK
clk => reg_array[24][7].CLK
clk => reg_array[24][8].CLK
clk => reg_array[24][9].CLK
clk => reg_array[24][10].CLK
clk => reg_array[24][11].CLK
clk => reg_array[24][12].CLK
clk => reg_array[24][13].CLK
clk => reg_array[24][14].CLK
clk => reg_array[24][15].CLK
clk => reg_array[24][16].CLK
clk => reg_array[24][17].CLK
clk => reg_array[24][18].CLK
clk => reg_array[24][19].CLK
clk => reg_array[24][20].CLK
clk => reg_array[24][21].CLK
clk => reg_array[24][22].CLK
clk => reg_array[24][23].CLK
clk => reg_array[24][24].CLK
clk => reg_array[24][25].CLK
clk => reg_array[24][26].CLK
clk => reg_array[24][27].CLK
clk => reg_array[24][28].CLK
clk => reg_array[24][29].CLK
clk => reg_array[24][30].CLK
clk => reg_array[24][31].CLK
clk => reg_array[25][0].CLK
clk => reg_array[25][1].CLK
clk => reg_array[25][2].CLK
clk => reg_array[25][3].CLK
clk => reg_array[25][4].CLK
clk => reg_array[25][5].CLK
clk => reg_array[25][6].CLK
clk => reg_array[25][7].CLK
clk => reg_array[25][8].CLK
clk => reg_array[25][9].CLK
clk => reg_array[25][10].CLK
clk => reg_array[25][11].CLK
clk => reg_array[25][12].CLK
clk => reg_array[25][13].CLK
clk => reg_array[25][14].CLK
clk => reg_array[25][15].CLK
clk => reg_array[25][16].CLK
clk => reg_array[25][17].CLK
clk => reg_array[25][18].CLK
clk => reg_array[25][19].CLK
clk => reg_array[25][20].CLK
clk => reg_array[25][21].CLK
clk => reg_array[25][22].CLK
clk => reg_array[25][23].CLK
clk => reg_array[25][24].CLK
clk => reg_array[25][25].CLK
clk => reg_array[25][26].CLK
clk => reg_array[25][27].CLK
clk => reg_array[25][28].CLK
clk => reg_array[25][29].CLK
clk => reg_array[25][30].CLK
clk => reg_array[25][31].CLK
clk => reg_array[26][0].CLK
clk => reg_array[26][1].CLK
clk => reg_array[26][2].CLK
clk => reg_array[26][3].CLK
clk => reg_array[26][4].CLK
clk => reg_array[26][5].CLK
clk => reg_array[26][6].CLK
clk => reg_array[26][7].CLK
clk => reg_array[26][8].CLK
clk => reg_array[26][9].CLK
clk => reg_array[26][10].CLK
clk => reg_array[26][11].CLK
clk => reg_array[26][12].CLK
clk => reg_array[26][13].CLK
clk => reg_array[26][14].CLK
clk => reg_array[26][15].CLK
clk => reg_array[26][16].CLK
clk => reg_array[26][17].CLK
clk => reg_array[26][18].CLK
clk => reg_array[26][19].CLK
clk => reg_array[26][20].CLK
clk => reg_array[26][21].CLK
clk => reg_array[26][22].CLK
clk => reg_array[26][23].CLK
clk => reg_array[26][24].CLK
clk => reg_array[26][25].CLK
clk => reg_array[26][26].CLK
clk => reg_array[26][27].CLK
clk => reg_array[26][28].CLK
clk => reg_array[26][29].CLK
clk => reg_array[26][30].CLK
clk => reg_array[26][31].CLK
clk => reg_array[27][0].CLK
clk => reg_array[27][1].CLK
clk => reg_array[27][2].CLK
clk => reg_array[27][3].CLK
clk => reg_array[27][4].CLK
clk => reg_array[27][5].CLK
clk => reg_array[27][6].CLK
clk => reg_array[27][7].CLK
clk => reg_array[27][8].CLK
clk => reg_array[27][9].CLK
clk => reg_array[27][10].CLK
clk => reg_array[27][11].CLK
clk => reg_array[27][12].CLK
clk => reg_array[27][13].CLK
clk => reg_array[27][14].CLK
clk => reg_array[27][15].CLK
clk => reg_array[27][16].CLK
clk => reg_array[27][17].CLK
clk => reg_array[27][18].CLK
clk => reg_array[27][19].CLK
clk => reg_array[27][20].CLK
clk => reg_array[27][21].CLK
clk => reg_array[27][22].CLK
clk => reg_array[27][23].CLK
clk => reg_array[27][24].CLK
clk => reg_array[27][25].CLK
clk => reg_array[27][26].CLK
clk => reg_array[27][27].CLK
clk => reg_array[27][28].CLK
clk => reg_array[27][29].CLK
clk => reg_array[27][30].CLK
clk => reg_array[27][31].CLK
clk => reg_array[28][0].CLK
clk => reg_array[28][1].CLK
clk => reg_array[28][2].CLK
clk => reg_array[28][3].CLK
clk => reg_array[28][4].CLK
clk => reg_array[28][5].CLK
clk => reg_array[28][6].CLK
clk => reg_array[28][7].CLK
clk => reg_array[28][8].CLK
clk => reg_array[28][9].CLK
clk => reg_array[28][10].CLK
clk => reg_array[28][11].CLK
clk => reg_array[28][12].CLK
clk => reg_array[28][13].CLK
clk => reg_array[28][14].CLK
clk => reg_array[28][15].CLK
clk => reg_array[28][16].CLK
clk => reg_array[28][17].CLK
clk => reg_array[28][18].CLK
clk => reg_array[28][19].CLK
clk => reg_array[28][20].CLK
clk => reg_array[28][21].CLK
clk => reg_array[28][22].CLK
clk => reg_array[28][23].CLK
clk => reg_array[28][24].CLK
clk => reg_array[28][25].CLK
clk => reg_array[28][26].CLK
clk => reg_array[28][27].CLK
clk => reg_array[28][28].CLK
clk => reg_array[28][29].CLK
clk => reg_array[28][30].CLK
clk => reg_array[28][31].CLK
clk => reg_array[29][0].CLK
clk => reg_array[29][1].CLK
clk => reg_array[29][2].CLK
clk => reg_array[29][3].CLK
clk => reg_array[29][4].CLK
clk => reg_array[29][5].CLK
clk => reg_array[29][6].CLK
clk => reg_array[29][7].CLK
clk => reg_array[29][8].CLK
clk => reg_array[29][9].CLK
clk => reg_array[29][10].CLK
clk => reg_array[29][11].CLK
clk => reg_array[29][12].CLK
clk => reg_array[29][13].CLK
clk => reg_array[29][14].CLK
clk => reg_array[29][15].CLK
clk => reg_array[29][16].CLK
clk => reg_array[29][17].CLK
clk => reg_array[29][18].CLK
clk => reg_array[29][19].CLK
clk => reg_array[29][20].CLK
clk => reg_array[29][21].CLK
clk => reg_array[29][22].CLK
clk => reg_array[29][23].CLK
clk => reg_array[29][24].CLK
clk => reg_array[29][25].CLK
clk => reg_array[29][26].CLK
clk => reg_array[29][27].CLK
clk => reg_array[29][28].CLK
clk => reg_array[29][29].CLK
clk => reg_array[29][30].CLK
clk => reg_array[29][31].CLK
clk => reg_array[30][0].CLK
clk => reg_array[30][1].CLK
clk => reg_array[30][2].CLK
clk => reg_array[30][3].CLK
clk => reg_array[30][4].CLK
clk => reg_array[30][5].CLK
clk => reg_array[30][6].CLK
clk => reg_array[30][7].CLK
clk => reg_array[30][8].CLK
clk => reg_array[30][9].CLK
clk => reg_array[30][10].CLK
clk => reg_array[30][11].CLK
clk => reg_array[30][12].CLK
clk => reg_array[30][13].CLK
clk => reg_array[30][14].CLK
clk => reg_array[30][15].CLK
clk => reg_array[30][16].CLK
clk => reg_array[30][17].CLK
clk => reg_array[30][18].CLK
clk => reg_array[30][19].CLK
clk => reg_array[30][20].CLK
clk => reg_array[30][21].CLK
clk => reg_array[30][22].CLK
clk => reg_array[30][23].CLK
clk => reg_array[30][24].CLK
clk => reg_array[30][25].CLK
clk => reg_array[30][26].CLK
clk => reg_array[30][27].CLK
clk => reg_array[30][28].CLK
clk => reg_array[30][29].CLK
clk => reg_array[30][30].CLK
clk => reg_array[30][31].CLK
clk => reg_array[31][0].CLK
clk => reg_array[31][1].CLK
clk => reg_array[31][2].CLK
clk => reg_array[31][3].CLK
clk => reg_array[31][4].CLK
clk => reg_array[31][5].CLK
clk => reg_array[31][6].CLK
clk => reg_array[31][7].CLK
clk => reg_array[31][8].CLK
clk => reg_array[31][9].CLK
clk => reg_array[31][10].CLK
clk => reg_array[31][11].CLK
clk => reg_array[31][12].CLK
clk => reg_array[31][13].CLK
clk => reg_array[31][14].CLK
clk => reg_array[31][15].CLK
clk => reg_array[31][16].CLK
clk => reg_array[31][17].CLK
clk => reg_array[31][18].CLK
clk => reg_array[31][19].CLK
clk => reg_array[31][20].CLK
clk => reg_array[31][21].CLK
clk => reg_array[31][22].CLK
clk => reg_array[31][23].CLK
clk => reg_array[31][24].CLK
clk => reg_array[31][25].CLK
clk => reg_array[31][26].CLK
clk => reg_array[31][27].CLK
clk => reg_array[31][28].CLK
clk => reg_array[31][29].CLK
clk => reg_array[31][30].CLK
clk => reg_array[31][31].CLK
rst => reg_array[0][0].ACLR
rst => reg_array[0][1].ACLR
rst => reg_array[0][2].ACLR
rst => reg_array[0][3].ACLR
rst => reg_array[0][4].ACLR
rst => reg_array[0][5].ACLR
rst => reg_array[0][6].ACLR
rst => reg_array[0][7].ACLR
rst => reg_array[0][8].ACLR
rst => reg_array[0][9].ACLR
rst => reg_array[0][10].ACLR
rst => reg_array[0][11].ACLR
rst => reg_array[0][12].ACLR
rst => reg_array[0][13].ACLR
rst => reg_array[0][14].ACLR
rst => reg_array[0][15].ACLR
rst => reg_array[0][16].ACLR
rst => reg_array[0][17].ACLR
rst => reg_array[0][18].ACLR
rst => reg_array[0][19].ACLR
rst => reg_array[0][20].ACLR
rst => reg_array[0][21].ACLR
rst => reg_array[0][22].ACLR
rst => reg_array[0][23].ACLR
rst => reg_array[0][24].ACLR
rst => reg_array[0][25].ACLR
rst => reg_array[0][26].ACLR
rst => reg_array[0][27].ACLR
rst => reg_array[0][28].ACLR
rst => reg_array[0][29].ACLR
rst => reg_array[0][30].ACLR
rst => reg_array[0][31].ACLR
rst => reg_array[1][0].ACLR
rst => reg_array[1][1].ACLR
rst => reg_array[1][2].ACLR
rst => reg_array[1][3].ACLR
rst => reg_array[1][4].ACLR
rst => reg_array[1][5].ACLR
rst => reg_array[1][6].ACLR
rst => reg_array[1][7].ACLR
rst => reg_array[1][8].ACLR
rst => reg_array[1][9].ACLR
rst => reg_array[1][10].ACLR
rst => reg_array[1][11].ACLR
rst => reg_array[1][12].ACLR
rst => reg_array[1][13].ACLR
rst => reg_array[1][14].ACLR
rst => reg_array[1][15].ACLR
rst => reg_array[1][16].ACLR
rst => reg_array[1][17].ACLR
rst => reg_array[1][18].ACLR
rst => reg_array[1][19].ACLR
rst => reg_array[1][20].ACLR
rst => reg_array[1][21].ACLR
rst => reg_array[1][22].ACLR
rst => reg_array[1][23].ACLR
rst => reg_array[1][24].ACLR
rst => reg_array[1][25].ACLR
rst => reg_array[1][26].ACLR
rst => reg_array[1][27].ACLR
rst => reg_array[1][28].ACLR
rst => reg_array[1][29].ACLR
rst => reg_array[1][30].ACLR
rst => reg_array[1][31].ACLR
rst => reg_array[2][0].ACLR
rst => reg_array[2][1].ACLR
rst => reg_array[2][2].ACLR
rst => reg_array[2][3].ACLR
rst => reg_array[2][4].ACLR
rst => reg_array[2][5].ACLR
rst => reg_array[2][6].ACLR
rst => reg_array[2][7].ACLR
rst => reg_array[2][8].ACLR
rst => reg_array[2][9].ACLR
rst => reg_array[2][10].ACLR
rst => reg_array[2][11].ACLR
rst => reg_array[2][12].ACLR
rst => reg_array[2][13].ACLR
rst => reg_array[2][14].ACLR
rst => reg_array[2][15].ACLR
rst => reg_array[2][16].ACLR
rst => reg_array[2][17].ACLR
rst => reg_array[2][18].ACLR
rst => reg_array[2][19].ACLR
rst => reg_array[2][20].ACLR
rst => reg_array[2][21].ACLR
rst => reg_array[2][22].ACLR
rst => reg_array[2][23].ACLR
rst => reg_array[2][24].ACLR
rst => reg_array[2][25].ACLR
rst => reg_array[2][26].ACLR
rst => reg_array[2][27].ACLR
rst => reg_array[2][28].ACLR
rst => reg_array[2][29].ACLR
rst => reg_array[2][30].ACLR
rst => reg_array[2][31].ACLR
rst => reg_array[3][0].ACLR
rst => reg_array[3][1].ACLR
rst => reg_array[3][2].ACLR
rst => reg_array[3][3].ACLR
rst => reg_array[3][4].ACLR
rst => reg_array[3][5].ACLR
rst => reg_array[3][6].ACLR
rst => reg_array[3][7].ACLR
rst => reg_array[3][8].ACLR
rst => reg_array[3][9].ACLR
rst => reg_array[3][10].ACLR
rst => reg_array[3][11].ACLR
rst => reg_array[3][12].ACLR
rst => reg_array[3][13].ACLR
rst => reg_array[3][14].ACLR
rst => reg_array[3][15].ACLR
rst => reg_array[3][16].ACLR
rst => reg_array[3][17].ACLR
rst => reg_array[3][18].ACLR
rst => reg_array[3][19].ACLR
rst => reg_array[3][20].ACLR
rst => reg_array[3][21].ACLR
rst => reg_array[3][22].ACLR
rst => reg_array[3][23].ACLR
rst => reg_array[3][24].ACLR
rst => reg_array[3][25].ACLR
rst => reg_array[3][26].ACLR
rst => reg_array[3][27].ACLR
rst => reg_array[3][28].ACLR
rst => reg_array[3][29].ACLR
rst => reg_array[3][30].ACLR
rst => reg_array[3][31].ACLR
rst => reg_array[4][0].ACLR
rst => reg_array[4][1].ACLR
rst => reg_array[4][2].ACLR
rst => reg_array[4][3].ACLR
rst => reg_array[4][4].ACLR
rst => reg_array[4][5].ACLR
rst => reg_array[4][6].ACLR
rst => reg_array[4][7].ACLR
rst => reg_array[4][8].ACLR
rst => reg_array[4][9].ACLR
rst => reg_array[4][10].ACLR
rst => reg_array[4][11].ACLR
rst => reg_array[4][12].ACLR
rst => reg_array[4][13].ACLR
rst => reg_array[4][14].ACLR
rst => reg_array[4][15].ACLR
rst => reg_array[4][16].ACLR
rst => reg_array[4][17].ACLR
rst => reg_array[4][18].ACLR
rst => reg_array[4][19].ACLR
rst => reg_array[4][20].ACLR
rst => reg_array[4][21].ACLR
rst => reg_array[4][22].ACLR
rst => reg_array[4][23].ACLR
rst => reg_array[4][24].ACLR
rst => reg_array[4][25].ACLR
rst => reg_array[4][26].ACLR
rst => reg_array[4][27].ACLR
rst => reg_array[4][28].ACLR
rst => reg_array[4][29].ACLR
rst => reg_array[4][30].ACLR
rst => reg_array[4][31].ACLR
rst => reg_array[5][0].ACLR
rst => reg_array[5][1].ACLR
rst => reg_array[5][2].ACLR
rst => reg_array[5][3].ACLR
rst => reg_array[5][4].ACLR
rst => reg_array[5][5].ACLR
rst => reg_array[5][6].ACLR
rst => reg_array[5][7].ACLR
rst => reg_array[5][8].ACLR
rst => reg_array[5][9].ACLR
rst => reg_array[5][10].ACLR
rst => reg_array[5][11].ACLR
rst => reg_array[5][12].ACLR
rst => reg_array[5][13].ACLR
rst => reg_array[5][14].ACLR
rst => reg_array[5][15].ACLR
rst => reg_array[5][16].ACLR
rst => reg_array[5][17].ACLR
rst => reg_array[5][18].ACLR
rst => reg_array[5][19].ACLR
rst => reg_array[5][20].ACLR
rst => reg_array[5][21].ACLR
rst => reg_array[5][22].ACLR
rst => reg_array[5][23].ACLR
rst => reg_array[5][24].ACLR
rst => reg_array[5][25].ACLR
rst => reg_array[5][26].ACLR
rst => reg_array[5][27].ACLR
rst => reg_array[5][28].ACLR
rst => reg_array[5][29].ACLR
rst => reg_array[5][30].ACLR
rst => reg_array[5][31].ACLR
rst => reg_array[6][0].ACLR
rst => reg_array[6][1].ACLR
rst => reg_array[6][2].ACLR
rst => reg_array[6][3].ACLR
rst => reg_array[6][4].ACLR
rst => reg_array[6][5].ACLR
rst => reg_array[6][6].ACLR
rst => reg_array[6][7].ACLR
rst => reg_array[6][8].ACLR
rst => reg_array[6][9].ACLR
rst => reg_array[6][10].ACLR
rst => reg_array[6][11].ACLR
rst => reg_array[6][12].ACLR
rst => reg_array[6][13].ACLR
rst => reg_array[6][14].ACLR
rst => reg_array[6][15].ACLR
rst => reg_array[6][16].ACLR
rst => reg_array[6][17].ACLR
rst => reg_array[6][18].ACLR
rst => reg_array[6][19].ACLR
rst => reg_array[6][20].ACLR
rst => reg_array[6][21].ACLR
rst => reg_array[6][22].ACLR
rst => reg_array[6][23].ACLR
rst => reg_array[6][24].ACLR
rst => reg_array[6][25].ACLR
rst => reg_array[6][26].ACLR
rst => reg_array[6][27].ACLR
rst => reg_array[6][28].ACLR
rst => reg_array[6][29].ACLR
rst => reg_array[6][30].ACLR
rst => reg_array[6][31].ACLR
rst => reg_array[7][0].ACLR
rst => reg_array[7][1].ACLR
rst => reg_array[7][2].ACLR
rst => reg_array[7][3].ACLR
rst => reg_array[7][4].ACLR
rst => reg_array[7][5].ACLR
rst => reg_array[7][6].ACLR
rst => reg_array[7][7].ACLR
rst => reg_array[7][8].ACLR
rst => reg_array[7][9].ACLR
rst => reg_array[7][10].ACLR
rst => reg_array[7][11].ACLR
rst => reg_array[7][12].ACLR
rst => reg_array[7][13].ACLR
rst => reg_array[7][14].ACLR
rst => reg_array[7][15].ACLR
rst => reg_array[7][16].ACLR
rst => reg_array[7][17].ACLR
rst => reg_array[7][18].ACLR
rst => reg_array[7][19].ACLR
rst => reg_array[7][20].ACLR
rst => reg_array[7][21].ACLR
rst => reg_array[7][22].ACLR
rst => reg_array[7][23].ACLR
rst => reg_array[7][24].ACLR
rst => reg_array[7][25].ACLR
rst => reg_array[7][26].ACLR
rst => reg_array[7][27].ACLR
rst => reg_array[7][28].ACLR
rst => reg_array[7][29].ACLR
rst => reg_array[7][30].ACLR
rst => reg_array[7][31].ACLR
rst => reg_array[8][0].ACLR
rst => reg_array[8][1].ACLR
rst => reg_array[8][2].ACLR
rst => reg_array[8][3].ACLR
rst => reg_array[8][4].ACLR
rst => reg_array[8][5].ACLR
rst => reg_array[8][6].ACLR
rst => reg_array[8][7].ACLR
rst => reg_array[8][8].ACLR
rst => reg_array[8][9].ACLR
rst => reg_array[8][10].ACLR
rst => reg_array[8][11].ACLR
rst => reg_array[8][12].ACLR
rst => reg_array[8][13].ACLR
rst => reg_array[8][14].ACLR
rst => reg_array[8][15].ACLR
rst => reg_array[8][16].ACLR
rst => reg_array[8][17].ACLR
rst => reg_array[8][18].ACLR
rst => reg_array[8][19].ACLR
rst => reg_array[8][20].ACLR
rst => reg_array[8][21].ACLR
rst => reg_array[8][22].ACLR
rst => reg_array[8][23].ACLR
rst => reg_array[8][24].ACLR
rst => reg_array[8][25].ACLR
rst => reg_array[8][26].ACLR
rst => reg_array[8][27].ACLR
rst => reg_array[8][28].ACLR
rst => reg_array[8][29].ACLR
rst => reg_array[8][30].ACLR
rst => reg_array[8][31].ACLR
rst => reg_array[9][0].ACLR
rst => reg_array[9][1].ACLR
rst => reg_array[9][2].ACLR
rst => reg_array[9][3].ACLR
rst => reg_array[9][4].ACLR
rst => reg_array[9][5].ACLR
rst => reg_array[9][6].ACLR
rst => reg_array[9][7].ACLR
rst => reg_array[9][8].ACLR
rst => reg_array[9][9].ACLR
rst => reg_array[9][10].ACLR
rst => reg_array[9][11].ACLR
rst => reg_array[9][12].ACLR
rst => reg_array[9][13].ACLR
rst => reg_array[9][14].ACLR
rst => reg_array[9][15].ACLR
rst => reg_array[9][16].ACLR
rst => reg_array[9][17].ACLR
rst => reg_array[9][18].ACLR
rst => reg_array[9][19].ACLR
rst => reg_array[9][20].ACLR
rst => reg_array[9][21].ACLR
rst => reg_array[9][22].ACLR
rst => reg_array[9][23].ACLR
rst => reg_array[9][24].ACLR
rst => reg_array[9][25].ACLR
rst => reg_array[9][26].ACLR
rst => reg_array[9][27].ACLR
rst => reg_array[9][28].ACLR
rst => reg_array[9][29].ACLR
rst => reg_array[9][30].ACLR
rst => reg_array[9][31].ACLR
rst => reg_array[10][0].ACLR
rst => reg_array[10][1].ACLR
rst => reg_array[10][2].ACLR
rst => reg_array[10][3].ACLR
rst => reg_array[10][4].ACLR
rst => reg_array[10][5].ACLR
rst => reg_array[10][6].ACLR
rst => reg_array[10][7].ACLR
rst => reg_array[10][8].ACLR
rst => reg_array[10][9].ACLR
rst => reg_array[10][10].ACLR
rst => reg_array[10][11].ACLR
rst => reg_array[10][12].ACLR
rst => reg_array[10][13].ACLR
rst => reg_array[10][14].ACLR
rst => reg_array[10][15].ACLR
rst => reg_array[10][16].ACLR
rst => reg_array[10][17].ACLR
rst => reg_array[10][18].ACLR
rst => reg_array[10][19].ACLR
rst => reg_array[10][20].ACLR
rst => reg_array[10][21].ACLR
rst => reg_array[10][22].ACLR
rst => reg_array[10][23].ACLR
rst => reg_array[10][24].ACLR
rst => reg_array[10][25].ACLR
rst => reg_array[10][26].ACLR
rst => reg_array[10][27].ACLR
rst => reg_array[10][28].ACLR
rst => reg_array[10][29].ACLR
rst => reg_array[10][30].ACLR
rst => reg_array[10][31].ACLR
rst => reg_array[11][0].ACLR
rst => reg_array[11][1].ACLR
rst => reg_array[11][2].ACLR
rst => reg_array[11][3].ACLR
rst => reg_array[11][4].ACLR
rst => reg_array[11][5].ACLR
rst => reg_array[11][6].ACLR
rst => reg_array[11][7].ACLR
rst => reg_array[11][8].ACLR
rst => reg_array[11][9].ACLR
rst => reg_array[11][10].ACLR
rst => reg_array[11][11].ACLR
rst => reg_array[11][12].ACLR
rst => reg_array[11][13].ACLR
rst => reg_array[11][14].ACLR
rst => reg_array[11][15].ACLR
rst => reg_array[11][16].ACLR
rst => reg_array[11][17].ACLR
rst => reg_array[11][18].ACLR
rst => reg_array[11][19].ACLR
rst => reg_array[11][20].ACLR
rst => reg_array[11][21].ACLR
rst => reg_array[11][22].ACLR
rst => reg_array[11][23].ACLR
rst => reg_array[11][24].ACLR
rst => reg_array[11][25].ACLR
rst => reg_array[11][26].ACLR
rst => reg_array[11][27].ACLR
rst => reg_array[11][28].ACLR
rst => reg_array[11][29].ACLR
rst => reg_array[11][30].ACLR
rst => reg_array[11][31].ACLR
rst => reg_array[12][0].ACLR
rst => reg_array[12][1].ACLR
rst => reg_array[12][2].ACLR
rst => reg_array[12][3].ACLR
rst => reg_array[12][4].ACLR
rst => reg_array[12][5].ACLR
rst => reg_array[12][6].ACLR
rst => reg_array[12][7].ACLR
rst => reg_array[12][8].ACLR
rst => reg_array[12][9].ACLR
rst => reg_array[12][10].ACLR
rst => reg_array[12][11].ACLR
rst => reg_array[12][12].ACLR
rst => reg_array[12][13].ACLR
rst => reg_array[12][14].ACLR
rst => reg_array[12][15].ACLR
rst => reg_array[12][16].ACLR
rst => reg_array[12][17].ACLR
rst => reg_array[12][18].ACLR
rst => reg_array[12][19].ACLR
rst => reg_array[12][20].ACLR
rst => reg_array[12][21].ACLR
rst => reg_array[12][22].ACLR
rst => reg_array[12][23].ACLR
rst => reg_array[12][24].ACLR
rst => reg_array[12][25].ACLR
rst => reg_array[12][26].ACLR
rst => reg_array[12][27].ACLR
rst => reg_array[12][28].ACLR
rst => reg_array[12][29].ACLR
rst => reg_array[12][30].ACLR
rst => reg_array[12][31].ACLR
rst => reg_array[13][0].ACLR
rst => reg_array[13][1].ACLR
rst => reg_array[13][2].ACLR
rst => reg_array[13][3].ACLR
rst => reg_array[13][4].ACLR
rst => reg_array[13][5].ACLR
rst => reg_array[13][6].ACLR
rst => reg_array[13][7].ACLR
rst => reg_array[13][8].ACLR
rst => reg_array[13][9].ACLR
rst => reg_array[13][10].ACLR
rst => reg_array[13][11].ACLR
rst => reg_array[13][12].ACLR
rst => reg_array[13][13].ACLR
rst => reg_array[13][14].ACLR
rst => reg_array[13][15].ACLR
rst => reg_array[13][16].ACLR
rst => reg_array[13][17].ACLR
rst => reg_array[13][18].ACLR
rst => reg_array[13][19].ACLR
rst => reg_array[13][20].ACLR
rst => reg_array[13][21].ACLR
rst => reg_array[13][22].ACLR
rst => reg_array[13][23].ACLR
rst => reg_array[13][24].ACLR
rst => reg_array[13][25].ACLR
rst => reg_array[13][26].ACLR
rst => reg_array[13][27].ACLR
rst => reg_array[13][28].ACLR
rst => reg_array[13][29].ACLR
rst => reg_array[13][30].ACLR
rst => reg_array[13][31].ACLR
rst => reg_array[14][0].ACLR
rst => reg_array[14][1].ACLR
rst => reg_array[14][2].ACLR
rst => reg_array[14][3].ACLR
rst => reg_array[14][4].ACLR
rst => reg_array[14][5].ACLR
rst => reg_array[14][6].ACLR
rst => reg_array[14][7].ACLR
rst => reg_array[14][8].ACLR
rst => reg_array[14][9].ACLR
rst => reg_array[14][10].ACLR
rst => reg_array[14][11].ACLR
rst => reg_array[14][12].ACLR
rst => reg_array[14][13].ACLR
rst => reg_array[14][14].ACLR
rst => reg_array[14][15].ACLR
rst => reg_array[14][16].ACLR
rst => reg_array[14][17].ACLR
rst => reg_array[14][18].ACLR
rst => reg_array[14][19].ACLR
rst => reg_array[14][20].ACLR
rst => reg_array[14][21].ACLR
rst => reg_array[14][22].ACLR
rst => reg_array[14][23].ACLR
rst => reg_array[14][24].ACLR
rst => reg_array[14][25].ACLR
rst => reg_array[14][26].ACLR
rst => reg_array[14][27].ACLR
rst => reg_array[14][28].ACLR
rst => reg_array[14][29].ACLR
rst => reg_array[14][30].ACLR
rst => reg_array[14][31].ACLR
rst => reg_array[15][0].ACLR
rst => reg_array[15][1].ACLR
rst => reg_array[15][2].ACLR
rst => reg_array[15][3].ACLR
rst => reg_array[15][4].ACLR
rst => reg_array[15][5].ACLR
rst => reg_array[15][6].ACLR
rst => reg_array[15][7].ACLR
rst => reg_array[15][8].ACLR
rst => reg_array[15][9].ACLR
rst => reg_array[15][10].ACLR
rst => reg_array[15][11].ACLR
rst => reg_array[15][12].ACLR
rst => reg_array[15][13].ACLR
rst => reg_array[15][14].ACLR
rst => reg_array[15][15].ACLR
rst => reg_array[15][16].ACLR
rst => reg_array[15][17].ACLR
rst => reg_array[15][18].ACLR
rst => reg_array[15][19].ACLR
rst => reg_array[15][20].ACLR
rst => reg_array[15][21].ACLR
rst => reg_array[15][22].ACLR
rst => reg_array[15][23].ACLR
rst => reg_array[15][24].ACLR
rst => reg_array[15][25].ACLR
rst => reg_array[15][26].ACLR
rst => reg_array[15][27].ACLR
rst => reg_array[15][28].ACLR
rst => reg_array[15][29].ACLR
rst => reg_array[15][30].ACLR
rst => reg_array[15][31].ACLR
rst => reg_array[16][0].ACLR
rst => reg_array[16][1].ACLR
rst => reg_array[16][2].ACLR
rst => reg_array[16][3].ACLR
rst => reg_array[16][4].ACLR
rst => reg_array[16][5].ACLR
rst => reg_array[16][6].ACLR
rst => reg_array[16][7].ACLR
rst => reg_array[16][8].ACLR
rst => reg_array[16][9].ACLR
rst => reg_array[16][10].ACLR
rst => reg_array[16][11].ACLR
rst => reg_array[16][12].ACLR
rst => reg_array[16][13].ACLR
rst => reg_array[16][14].ACLR
rst => reg_array[16][15].ACLR
rst => reg_array[16][16].ACLR
rst => reg_array[16][17].ACLR
rst => reg_array[16][18].ACLR
rst => reg_array[16][19].ACLR
rst => reg_array[16][20].ACLR
rst => reg_array[16][21].ACLR
rst => reg_array[16][22].ACLR
rst => reg_array[16][23].ACLR
rst => reg_array[16][24].ACLR
rst => reg_array[16][25].ACLR
rst => reg_array[16][26].ACLR
rst => reg_array[16][27].ACLR
rst => reg_array[16][28].ACLR
rst => reg_array[16][29].ACLR
rst => reg_array[16][30].ACLR
rst => reg_array[16][31].ACLR
rst => reg_array[17][0].ACLR
rst => reg_array[17][1].ACLR
rst => reg_array[17][2].ACLR
rst => reg_array[17][3].ACLR
rst => reg_array[17][4].ACLR
rst => reg_array[17][5].ACLR
rst => reg_array[17][6].ACLR
rst => reg_array[17][7].ACLR
rst => reg_array[17][8].ACLR
rst => reg_array[17][9].ACLR
rst => reg_array[17][10].ACLR
rst => reg_array[17][11].ACLR
rst => reg_array[17][12].ACLR
rst => reg_array[17][13].ACLR
rst => reg_array[17][14].ACLR
rst => reg_array[17][15].ACLR
rst => reg_array[17][16].ACLR
rst => reg_array[17][17].ACLR
rst => reg_array[17][18].ACLR
rst => reg_array[17][19].ACLR
rst => reg_array[17][20].ACLR
rst => reg_array[17][21].ACLR
rst => reg_array[17][22].ACLR
rst => reg_array[17][23].ACLR
rst => reg_array[17][24].ACLR
rst => reg_array[17][25].ACLR
rst => reg_array[17][26].ACLR
rst => reg_array[17][27].ACLR
rst => reg_array[17][28].ACLR
rst => reg_array[17][29].ACLR
rst => reg_array[17][30].ACLR
rst => reg_array[17][31].ACLR
rst => reg_array[18][0].ACLR
rst => reg_array[18][1].ACLR
rst => reg_array[18][2].ACLR
rst => reg_array[18][3].ACLR
rst => reg_array[18][4].ACLR
rst => reg_array[18][5].ACLR
rst => reg_array[18][6].ACLR
rst => reg_array[18][7].ACLR
rst => reg_array[18][8].ACLR
rst => reg_array[18][9].ACLR
rst => reg_array[18][10].ACLR
rst => reg_array[18][11].ACLR
rst => reg_array[18][12].ACLR
rst => reg_array[18][13].ACLR
rst => reg_array[18][14].ACLR
rst => reg_array[18][15].ACLR
rst => reg_array[18][16].ACLR
rst => reg_array[18][17].ACLR
rst => reg_array[18][18].ACLR
rst => reg_array[18][19].ACLR
rst => reg_array[18][20].ACLR
rst => reg_array[18][21].ACLR
rst => reg_array[18][22].ACLR
rst => reg_array[18][23].ACLR
rst => reg_array[18][24].ACLR
rst => reg_array[18][25].ACLR
rst => reg_array[18][26].ACLR
rst => reg_array[18][27].ACLR
rst => reg_array[18][28].ACLR
rst => reg_array[18][29].ACLR
rst => reg_array[18][30].ACLR
rst => reg_array[18][31].ACLR
rst => reg_array[19][0].ACLR
rst => reg_array[19][1].ACLR
rst => reg_array[19][2].ACLR
rst => reg_array[19][3].ACLR
rst => reg_array[19][4].ACLR
rst => reg_array[19][5].ACLR
rst => reg_array[19][6].ACLR
rst => reg_array[19][7].ACLR
rst => reg_array[19][8].ACLR
rst => reg_array[19][9].ACLR
rst => reg_array[19][10].ACLR
rst => reg_array[19][11].ACLR
rst => reg_array[19][12].ACLR
rst => reg_array[19][13].ACLR
rst => reg_array[19][14].ACLR
rst => reg_array[19][15].ACLR
rst => reg_array[19][16].ACLR
rst => reg_array[19][17].ACLR
rst => reg_array[19][18].ACLR
rst => reg_array[19][19].ACLR
rst => reg_array[19][20].ACLR
rst => reg_array[19][21].ACLR
rst => reg_array[19][22].ACLR
rst => reg_array[19][23].ACLR
rst => reg_array[19][24].ACLR
rst => reg_array[19][25].ACLR
rst => reg_array[19][26].ACLR
rst => reg_array[19][27].ACLR
rst => reg_array[19][28].ACLR
rst => reg_array[19][29].ACLR
rst => reg_array[19][30].ACLR
rst => reg_array[19][31].ACLR
rst => reg_array[20][0].ACLR
rst => reg_array[20][1].ACLR
rst => reg_array[20][2].ACLR
rst => reg_array[20][3].ACLR
rst => reg_array[20][4].ACLR
rst => reg_array[20][5].ACLR
rst => reg_array[20][6].ACLR
rst => reg_array[20][7].ACLR
rst => reg_array[20][8].ACLR
rst => reg_array[20][9].ACLR
rst => reg_array[20][10].ACLR
rst => reg_array[20][11].ACLR
rst => reg_array[20][12].ACLR
rst => reg_array[20][13].ACLR
rst => reg_array[20][14].ACLR
rst => reg_array[20][15].ACLR
rst => reg_array[20][16].ACLR
rst => reg_array[20][17].ACLR
rst => reg_array[20][18].ACLR
rst => reg_array[20][19].ACLR
rst => reg_array[20][20].ACLR
rst => reg_array[20][21].ACLR
rst => reg_array[20][22].ACLR
rst => reg_array[20][23].ACLR
rst => reg_array[20][24].ACLR
rst => reg_array[20][25].ACLR
rst => reg_array[20][26].ACLR
rst => reg_array[20][27].ACLR
rst => reg_array[20][28].ACLR
rst => reg_array[20][29].ACLR
rst => reg_array[20][30].ACLR
rst => reg_array[20][31].ACLR
rst => reg_array[21][0].ACLR
rst => reg_array[21][1].ACLR
rst => reg_array[21][2].ACLR
rst => reg_array[21][3].ACLR
rst => reg_array[21][4].ACLR
rst => reg_array[21][5].ACLR
rst => reg_array[21][6].ACLR
rst => reg_array[21][7].ACLR
rst => reg_array[21][8].ACLR
rst => reg_array[21][9].ACLR
rst => reg_array[21][10].ACLR
rst => reg_array[21][11].ACLR
rst => reg_array[21][12].ACLR
rst => reg_array[21][13].ACLR
rst => reg_array[21][14].ACLR
rst => reg_array[21][15].ACLR
rst => reg_array[21][16].ACLR
rst => reg_array[21][17].ACLR
rst => reg_array[21][18].ACLR
rst => reg_array[21][19].ACLR
rst => reg_array[21][20].ACLR
rst => reg_array[21][21].ACLR
rst => reg_array[21][22].ACLR
rst => reg_array[21][23].ACLR
rst => reg_array[21][24].ACLR
rst => reg_array[21][25].ACLR
rst => reg_array[21][26].ACLR
rst => reg_array[21][27].ACLR
rst => reg_array[21][28].ACLR
rst => reg_array[21][29].ACLR
rst => reg_array[21][30].ACLR
rst => reg_array[21][31].ACLR
rst => reg_array[22][0].ACLR
rst => reg_array[22][1].ACLR
rst => reg_array[22][2].ACLR
rst => reg_array[22][3].ACLR
rst => reg_array[22][4].ACLR
rst => reg_array[22][5].ACLR
rst => reg_array[22][6].ACLR
rst => reg_array[22][7].ACLR
rst => reg_array[22][8].ACLR
rst => reg_array[22][9].ACLR
rst => reg_array[22][10].ACLR
rst => reg_array[22][11].ACLR
rst => reg_array[22][12].ACLR
rst => reg_array[22][13].ACLR
rst => reg_array[22][14].ACLR
rst => reg_array[22][15].ACLR
rst => reg_array[22][16].ACLR
rst => reg_array[22][17].ACLR
rst => reg_array[22][18].ACLR
rst => reg_array[22][19].ACLR
rst => reg_array[22][20].ACLR
rst => reg_array[22][21].ACLR
rst => reg_array[22][22].ACLR
rst => reg_array[22][23].ACLR
rst => reg_array[22][24].ACLR
rst => reg_array[22][25].ACLR
rst => reg_array[22][26].ACLR
rst => reg_array[22][27].ACLR
rst => reg_array[22][28].ACLR
rst => reg_array[22][29].ACLR
rst => reg_array[22][30].ACLR
rst => reg_array[22][31].ACLR
rst => reg_array[23][0].ACLR
rst => reg_array[23][1].ACLR
rst => reg_array[23][2].ACLR
rst => reg_array[23][3].ACLR
rst => reg_array[23][4].ACLR
rst => reg_array[23][5].ACLR
rst => reg_array[23][6].ACLR
rst => reg_array[23][7].ACLR
rst => reg_array[23][8].ACLR
rst => reg_array[23][9].ACLR
rst => reg_array[23][10].ACLR
rst => reg_array[23][11].ACLR
rst => reg_array[23][12].ACLR
rst => reg_array[23][13].ACLR
rst => reg_array[23][14].ACLR
rst => reg_array[23][15].ACLR
rst => reg_array[23][16].ACLR
rst => reg_array[23][17].ACLR
rst => reg_array[23][18].ACLR
rst => reg_array[23][19].ACLR
rst => reg_array[23][20].ACLR
rst => reg_array[23][21].ACLR
rst => reg_array[23][22].ACLR
rst => reg_array[23][23].ACLR
rst => reg_array[23][24].ACLR
rst => reg_array[23][25].ACLR
rst => reg_array[23][26].ACLR
rst => reg_array[23][27].ACLR
rst => reg_array[23][28].ACLR
rst => reg_array[23][29].ACLR
rst => reg_array[23][30].ACLR
rst => reg_array[23][31].ACLR
rst => reg_array[24][0].ACLR
rst => reg_array[24][1].ACLR
rst => reg_array[24][2].ACLR
rst => reg_array[24][3].ACLR
rst => reg_array[24][4].ACLR
rst => reg_array[24][5].ACLR
rst => reg_array[24][6].ACLR
rst => reg_array[24][7].ACLR
rst => reg_array[24][8].ACLR
rst => reg_array[24][9].ACLR
rst => reg_array[24][10].ACLR
rst => reg_array[24][11].ACLR
rst => reg_array[24][12].ACLR
rst => reg_array[24][13].ACLR
rst => reg_array[24][14].ACLR
rst => reg_array[24][15].ACLR
rst => reg_array[24][16].ACLR
rst => reg_array[24][17].ACLR
rst => reg_array[24][18].ACLR
rst => reg_array[24][19].ACLR
rst => reg_array[24][20].ACLR
rst => reg_array[24][21].ACLR
rst => reg_array[24][22].ACLR
rst => reg_array[24][23].ACLR
rst => reg_array[24][24].ACLR
rst => reg_array[24][25].ACLR
rst => reg_array[24][26].ACLR
rst => reg_array[24][27].ACLR
rst => reg_array[24][28].ACLR
rst => reg_array[24][29].ACLR
rst => reg_array[24][30].ACLR
rst => reg_array[24][31].ACLR
rst => reg_array[25][0].ACLR
rst => reg_array[25][1].ACLR
rst => reg_array[25][2].ACLR
rst => reg_array[25][3].ACLR
rst => reg_array[25][4].ACLR
rst => reg_array[25][5].ACLR
rst => reg_array[25][6].ACLR
rst => reg_array[25][7].ACLR
rst => reg_array[25][8].ACLR
rst => reg_array[25][9].ACLR
rst => reg_array[25][10].ACLR
rst => reg_array[25][11].ACLR
rst => reg_array[25][12].ACLR
rst => reg_array[25][13].ACLR
rst => reg_array[25][14].ACLR
rst => reg_array[25][15].ACLR
rst => reg_array[25][16].ACLR
rst => reg_array[25][17].ACLR
rst => reg_array[25][18].ACLR
rst => reg_array[25][19].ACLR
rst => reg_array[25][20].ACLR
rst => reg_array[25][21].ACLR
rst => reg_array[25][22].ACLR
rst => reg_array[25][23].ACLR
rst => reg_array[25][24].ACLR
rst => reg_array[25][25].ACLR
rst => reg_array[25][26].ACLR
rst => reg_array[25][27].ACLR
rst => reg_array[25][28].ACLR
rst => reg_array[25][29].ACLR
rst => reg_array[25][30].ACLR
rst => reg_array[25][31].ACLR
rst => reg_array[26][0].ACLR
rst => reg_array[26][1].ACLR
rst => reg_array[26][2].ACLR
rst => reg_array[26][3].ACLR
rst => reg_array[26][4].ACLR
rst => reg_array[26][5].ACLR
rst => reg_array[26][6].ACLR
rst => reg_array[26][7].ACLR
rst => reg_array[26][8].ACLR
rst => reg_array[26][9].ACLR
rst => reg_array[26][10].ACLR
rst => reg_array[26][11].ACLR
rst => reg_array[26][12].ACLR
rst => reg_array[26][13].ACLR
rst => reg_array[26][14].ACLR
rst => reg_array[26][15].ACLR
rst => reg_array[26][16].ACLR
rst => reg_array[26][17].ACLR
rst => reg_array[26][18].ACLR
rst => reg_array[26][19].ACLR
rst => reg_array[26][20].ACLR
rst => reg_array[26][21].ACLR
rst => reg_array[26][22].ACLR
rst => reg_array[26][23].ACLR
rst => reg_array[26][24].ACLR
rst => reg_array[26][25].ACLR
rst => reg_array[26][26].ACLR
rst => reg_array[26][27].ACLR
rst => reg_array[26][28].ACLR
rst => reg_array[26][29].ACLR
rst => reg_array[26][30].ACLR
rst => reg_array[26][31].ACLR
rst => reg_array[27][0].ACLR
rst => reg_array[27][1].ACLR
rst => reg_array[27][2].ACLR
rst => reg_array[27][3].ACLR
rst => reg_array[27][4].ACLR
rst => reg_array[27][5].ACLR
rst => reg_array[27][6].ACLR
rst => reg_array[27][7].ACLR
rst => reg_array[27][8].ACLR
rst => reg_array[27][9].ACLR
rst => reg_array[27][10].ACLR
rst => reg_array[27][11].ACLR
rst => reg_array[27][12].ACLR
rst => reg_array[27][13].ACLR
rst => reg_array[27][14].ACLR
rst => reg_array[27][15].ACLR
rst => reg_array[27][16].ACLR
rst => reg_array[27][17].ACLR
rst => reg_array[27][18].ACLR
rst => reg_array[27][19].ACLR
rst => reg_array[27][20].ACLR
rst => reg_array[27][21].ACLR
rst => reg_array[27][22].ACLR
rst => reg_array[27][23].ACLR
rst => reg_array[27][24].ACLR
rst => reg_array[27][25].ACLR
rst => reg_array[27][26].ACLR
rst => reg_array[27][27].ACLR
rst => reg_array[27][28].ACLR
rst => reg_array[27][29].ACLR
rst => reg_array[27][30].ACLR
rst => reg_array[27][31].ACLR
rst => reg_array[28][0].ACLR
rst => reg_array[28][1].ACLR
rst => reg_array[28][2].ACLR
rst => reg_array[28][3].ACLR
rst => reg_array[28][4].ACLR
rst => reg_array[28][5].ACLR
rst => reg_array[28][6].ACLR
rst => reg_array[28][7].ACLR
rst => reg_array[28][8].ACLR
rst => reg_array[28][9].ACLR
rst => reg_array[28][10].ACLR
rst => reg_array[28][11].ACLR
rst => reg_array[28][12].ACLR
rst => reg_array[28][13].ACLR
rst => reg_array[28][14].ACLR
rst => reg_array[28][15].ACLR
rst => reg_array[28][16].ACLR
rst => reg_array[28][17].ACLR
rst => reg_array[28][18].ACLR
rst => reg_array[28][19].ACLR
rst => reg_array[28][20].ACLR
rst => reg_array[28][21].ACLR
rst => reg_array[28][22].ACLR
rst => reg_array[28][23].ACLR
rst => reg_array[28][24].ACLR
rst => reg_array[28][25].ACLR
rst => reg_array[28][26].ACLR
rst => reg_array[28][27].ACLR
rst => reg_array[28][28].ACLR
rst => reg_array[28][29].ACLR
rst => reg_array[28][30].ACLR
rst => reg_array[28][31].ACLR
rst => reg_array[29][0].ACLR
rst => reg_array[29][1].ACLR
rst => reg_array[29][2].ACLR
rst => reg_array[29][3].ACLR
rst => reg_array[29][4].ACLR
rst => reg_array[29][5].ACLR
rst => reg_array[29][6].ACLR
rst => reg_array[29][7].ACLR
rst => reg_array[29][8].ACLR
rst => reg_array[29][9].ACLR
rst => reg_array[29][10].ACLR
rst => reg_array[29][11].ACLR
rst => reg_array[29][12].ACLR
rst => reg_array[29][13].ACLR
rst => reg_array[29][14].ACLR
rst => reg_array[29][15].ACLR
rst => reg_array[29][16].ACLR
rst => reg_array[29][17].ACLR
rst => reg_array[29][18].ACLR
rst => reg_array[29][19].ACLR
rst => reg_array[29][20].ACLR
rst => reg_array[29][21].ACLR
rst => reg_array[29][22].ACLR
rst => reg_array[29][23].ACLR
rst => reg_array[29][24].ACLR
rst => reg_array[29][25].ACLR
rst => reg_array[29][26].ACLR
rst => reg_array[29][27].ACLR
rst => reg_array[29][28].ACLR
rst => reg_array[29][29].ACLR
rst => reg_array[29][30].ACLR
rst => reg_array[29][31].ACLR
rst => reg_array[30][0].ACLR
rst => reg_array[30][1].ACLR
rst => reg_array[30][2].ACLR
rst => reg_array[30][3].ACLR
rst => reg_array[30][4].ACLR
rst => reg_array[30][5].ACLR
rst => reg_array[30][6].ACLR
rst => reg_array[30][7].ACLR
rst => reg_array[30][8].ACLR
rst => reg_array[30][9].ACLR
rst => reg_array[30][10].ACLR
rst => reg_array[30][11].ACLR
rst => reg_array[30][12].ACLR
rst => reg_array[30][13].ACLR
rst => reg_array[30][14].ACLR
rst => reg_array[30][15].ACLR
rst => reg_array[30][16].ACLR
rst => reg_array[30][17].ACLR
rst => reg_array[30][18].ACLR
rst => reg_array[30][19].ACLR
rst => reg_array[30][20].ACLR
rst => reg_array[30][21].ACLR
rst => reg_array[30][22].ACLR
rst => reg_array[30][23].ACLR
rst => reg_array[30][24].ACLR
rst => reg_array[30][25].ACLR
rst => reg_array[30][26].ACLR
rst => reg_array[30][27].ACLR
rst => reg_array[30][28].ACLR
rst => reg_array[30][29].ACLR
rst => reg_array[30][30].ACLR
rst => reg_array[30][31].ACLR
rst => reg_array[31][0].ACLR
rst => reg_array[31][1].ACLR
rst => reg_array[31][2].ACLR
rst => reg_array[31][3].ACLR
rst => reg_array[31][4].ACLR
rst => reg_array[31][5].ACLR
rst => reg_array[31][6].ACLR
rst => reg_array[31][7].ACLR
rst => reg_array[31][8].ACLR
rst => reg_array[31][9].ACLR
rst => reg_array[31][10].ACLR
rst => reg_array[31][11].ACLR
rst => reg_array[31][12].ACLR
rst => reg_array[31][13].ACLR
rst => reg_array[31][14].ACLR
rst => reg_array[31][15].ACLR
rst => reg_array[31][16].ACLR
rst => reg_array[31][17].ACLR
rst => reg_array[31][18].ACLR
rst => reg_array[31][19].ACLR
rst => reg_array[31][20].ACLR
rst => reg_array[31][21].ACLR
rst => reg_array[31][22].ACLR
rst => reg_array[31][23].ACLR
rst => reg_array[31][24].ACLR
rst => reg_array[31][25].ACLR
rst => reg_array[31][26].ACLR
rst => reg_array[31][27].ACLR
rst => reg_array[31][28].ACLR
rst => reg_array[31][29].ACLR
rst => reg_array[31][30].ACLR
rst => reg_array[31][31].ACLR
rst => q1[0]~reg0.ACLR
rst => q1[1]~reg0.ACLR
rst => q1[2]~reg0.ACLR
rst => q1[3]~reg0.ACLR
rst => q1[4]~reg0.ACLR
rst => q1[5]~reg0.ACLR
rst => q1[6]~reg0.ACLR
rst => q1[7]~reg0.ACLR
rst => q1[8]~reg0.ACLR
rst => q1[9]~reg0.ACLR
rst => q1[10]~reg0.ACLR
rst => q1[11]~reg0.ACLR
rst => q1[12]~reg0.ACLR
rst => q1[13]~reg0.ACLR
rst => q1[14]~reg0.ACLR
rst => q1[15]~reg0.ACLR
rst => q1[16]~reg0.ACLR
rst => q1[17]~reg0.ACLR
rst => q1[18]~reg0.ACLR
rst => q1[19]~reg0.ACLR
rst => q1[20]~reg0.ACLR
rst => q1[21]~reg0.ACLR
rst => q1[22]~reg0.ACLR
rst => q1[23]~reg0.ACLR
rst => q1[24]~reg0.ACLR
rst => q1[25]~reg0.ACLR
rst => q1[26]~reg0.ACLR
rst => q1[27]~reg0.ACLR
rst => q1[28]~reg0.ACLR
rst => q1[29]~reg0.ACLR
rst => q1[30]~reg0.ACLR
rst => q1[31]~reg0.ACLR
rst => q0[0]~reg0.ACLR
rst => q0[1]~reg0.ACLR
rst => q0[2]~reg0.ACLR
rst => q0[3]~reg0.ACLR
rst => q0[4]~reg0.ACLR
rst => q0[5]~reg0.ACLR
rst => q0[6]~reg0.ACLR
rst => q0[7]~reg0.ACLR
rst => q0[8]~reg0.ACLR
rst => q0[9]~reg0.ACLR
rst => q0[10]~reg0.ACLR
rst => q0[11]~reg0.ACLR
rst => q0[12]~reg0.ACLR
rst => q0[13]~reg0.ACLR
rst => q0[14]~reg0.ACLR
rst => q0[15]~reg0.ACLR
rst => q0[16]~reg0.ACLR
rst => q0[17]~reg0.ACLR
rst => q0[18]~reg0.ACLR
rst => q0[19]~reg0.ACLR
rst => q0[20]~reg0.ACLR
rst => q0[21]~reg0.ACLR
rst => q0[22]~reg0.ACLR
rst => q0[23]~reg0.ACLR
rst => q0[24]~reg0.ACLR
rst => q0[25]~reg0.ACLR
rst => q0[26]~reg0.ACLR
rst => q0[27]~reg0.ACLR
rst => q0[28]~reg0.ACLR
rst => q0[29]~reg0.ACLR
rst => q0[30]~reg0.ACLR
rst => q0[31]~reg0.ACLR
wr => process_1.IN1
rr0[0] => Mux0.IN4
rr0[0] => Mux1.IN4
rr0[0] => Mux2.IN4
rr0[0] => Mux3.IN4
rr0[0] => Mux4.IN4
rr0[0] => Mux5.IN4
rr0[0] => Mux6.IN4
rr0[0] => Mux7.IN4
rr0[0] => Mux8.IN4
rr0[0] => Mux9.IN4
rr0[0] => Mux10.IN4
rr0[0] => Mux11.IN4
rr0[0] => Mux12.IN4
rr0[0] => Mux13.IN4
rr0[0] => Mux14.IN4
rr0[0] => Mux15.IN4
rr0[0] => Mux16.IN4
rr0[0] => Mux17.IN4
rr0[0] => Mux18.IN4
rr0[0] => Mux19.IN4
rr0[0] => Mux20.IN4
rr0[0] => Mux21.IN4
rr0[0] => Mux22.IN4
rr0[0] => Mux23.IN4
rr0[0] => Mux24.IN4
rr0[0] => Mux25.IN4
rr0[0] => Mux26.IN4
rr0[0] => Mux27.IN4
rr0[0] => Mux28.IN4
rr0[0] => Mux29.IN4
rr0[0] => Mux30.IN4
rr0[0] => Mux31.IN4
rr0[1] => Mux0.IN3
rr0[1] => Mux1.IN3
rr0[1] => Mux2.IN3
rr0[1] => Mux3.IN3
rr0[1] => Mux4.IN3
rr0[1] => Mux5.IN3
rr0[1] => Mux6.IN3
rr0[1] => Mux7.IN3
rr0[1] => Mux8.IN3
rr0[1] => Mux9.IN3
rr0[1] => Mux10.IN3
rr0[1] => Mux11.IN3
rr0[1] => Mux12.IN3
rr0[1] => Mux13.IN3
rr0[1] => Mux14.IN3
rr0[1] => Mux15.IN3
rr0[1] => Mux16.IN3
rr0[1] => Mux17.IN3
rr0[1] => Mux18.IN3
rr0[1] => Mux19.IN3
rr0[1] => Mux20.IN3
rr0[1] => Mux21.IN3
rr0[1] => Mux22.IN3
rr0[1] => Mux23.IN3
rr0[1] => Mux24.IN3
rr0[1] => Mux25.IN3
rr0[1] => Mux26.IN3
rr0[1] => Mux27.IN3
rr0[1] => Mux28.IN3
rr0[1] => Mux29.IN3
rr0[1] => Mux30.IN3
rr0[1] => Mux31.IN3
rr0[2] => Mux0.IN2
rr0[2] => Mux1.IN2
rr0[2] => Mux2.IN2
rr0[2] => Mux3.IN2
rr0[2] => Mux4.IN2
rr0[2] => Mux5.IN2
rr0[2] => Mux6.IN2
rr0[2] => Mux7.IN2
rr0[2] => Mux8.IN2
rr0[2] => Mux9.IN2
rr0[2] => Mux10.IN2
rr0[2] => Mux11.IN2
rr0[2] => Mux12.IN2
rr0[2] => Mux13.IN2
rr0[2] => Mux14.IN2
rr0[2] => Mux15.IN2
rr0[2] => Mux16.IN2
rr0[2] => Mux17.IN2
rr0[2] => Mux18.IN2
rr0[2] => Mux19.IN2
rr0[2] => Mux20.IN2
rr0[2] => Mux21.IN2
rr0[2] => Mux22.IN2
rr0[2] => Mux23.IN2
rr0[2] => Mux24.IN2
rr0[2] => Mux25.IN2
rr0[2] => Mux26.IN2
rr0[2] => Mux27.IN2
rr0[2] => Mux28.IN2
rr0[2] => Mux29.IN2
rr0[2] => Mux30.IN2
rr0[2] => Mux31.IN2
rr0[3] => Mux0.IN1
rr0[3] => Mux1.IN1
rr0[3] => Mux2.IN1
rr0[3] => Mux3.IN1
rr0[3] => Mux4.IN1
rr0[3] => Mux5.IN1
rr0[3] => Mux6.IN1
rr0[3] => Mux7.IN1
rr0[3] => Mux8.IN1
rr0[3] => Mux9.IN1
rr0[3] => Mux10.IN1
rr0[3] => Mux11.IN1
rr0[3] => Mux12.IN1
rr0[3] => Mux13.IN1
rr0[3] => Mux14.IN1
rr0[3] => Mux15.IN1
rr0[3] => Mux16.IN1
rr0[3] => Mux17.IN1
rr0[3] => Mux18.IN1
rr0[3] => Mux19.IN1
rr0[3] => Mux20.IN1
rr0[3] => Mux21.IN1
rr0[3] => Mux22.IN1
rr0[3] => Mux23.IN1
rr0[3] => Mux24.IN1
rr0[3] => Mux25.IN1
rr0[3] => Mux26.IN1
rr0[3] => Mux27.IN1
rr0[3] => Mux28.IN1
rr0[3] => Mux29.IN1
rr0[3] => Mux30.IN1
rr0[3] => Mux31.IN1
rr0[4] => Mux0.IN0
rr0[4] => Mux1.IN0
rr0[4] => Mux2.IN0
rr0[4] => Mux3.IN0
rr0[4] => Mux4.IN0
rr0[4] => Mux5.IN0
rr0[4] => Mux6.IN0
rr0[4] => Mux7.IN0
rr0[4] => Mux8.IN0
rr0[4] => Mux9.IN0
rr0[4] => Mux10.IN0
rr0[4] => Mux11.IN0
rr0[4] => Mux12.IN0
rr0[4] => Mux13.IN0
rr0[4] => Mux14.IN0
rr0[4] => Mux15.IN0
rr0[4] => Mux16.IN0
rr0[4] => Mux17.IN0
rr0[4] => Mux18.IN0
rr0[4] => Mux19.IN0
rr0[4] => Mux20.IN0
rr0[4] => Mux21.IN0
rr0[4] => Mux22.IN0
rr0[4] => Mux23.IN0
rr0[4] => Mux24.IN0
rr0[4] => Mux25.IN0
rr0[4] => Mux26.IN0
rr0[4] => Mux27.IN0
rr0[4] => Mux28.IN0
rr0[4] => Mux29.IN0
rr0[4] => Mux30.IN0
rr0[4] => Mux31.IN0
rr1[0] => Mux32.IN4
rr1[0] => Mux33.IN4
rr1[0] => Mux34.IN4
rr1[0] => Mux35.IN4
rr1[0] => Mux36.IN4
rr1[0] => Mux37.IN4
rr1[0] => Mux38.IN4
rr1[0] => Mux39.IN4
rr1[0] => Mux40.IN4
rr1[0] => Mux41.IN4
rr1[0] => Mux42.IN4
rr1[0] => Mux43.IN4
rr1[0] => Mux44.IN4
rr1[0] => Mux45.IN4
rr1[0] => Mux46.IN4
rr1[0] => Mux47.IN4
rr1[0] => Mux48.IN4
rr1[0] => Mux49.IN4
rr1[0] => Mux50.IN4
rr1[0] => Mux51.IN4
rr1[0] => Mux52.IN4
rr1[0] => Mux53.IN4
rr1[0] => Mux54.IN4
rr1[0] => Mux55.IN4
rr1[0] => Mux56.IN4
rr1[0] => Mux57.IN4
rr1[0] => Mux58.IN4
rr1[0] => Mux59.IN4
rr1[0] => Mux60.IN4
rr1[0] => Mux61.IN4
rr1[0] => Mux62.IN4
rr1[0] => Mux63.IN4
rr1[1] => Mux32.IN3
rr1[1] => Mux33.IN3
rr1[1] => Mux34.IN3
rr1[1] => Mux35.IN3
rr1[1] => Mux36.IN3
rr1[1] => Mux37.IN3
rr1[1] => Mux38.IN3
rr1[1] => Mux39.IN3
rr1[1] => Mux40.IN3
rr1[1] => Mux41.IN3
rr1[1] => Mux42.IN3
rr1[1] => Mux43.IN3
rr1[1] => Mux44.IN3
rr1[1] => Mux45.IN3
rr1[1] => Mux46.IN3
rr1[1] => Mux47.IN3
rr1[1] => Mux48.IN3
rr1[1] => Mux49.IN3
rr1[1] => Mux50.IN3
rr1[1] => Mux51.IN3
rr1[1] => Mux52.IN3
rr1[1] => Mux53.IN3
rr1[1] => Mux54.IN3
rr1[1] => Mux55.IN3
rr1[1] => Mux56.IN3
rr1[1] => Mux57.IN3
rr1[1] => Mux58.IN3
rr1[1] => Mux59.IN3
rr1[1] => Mux60.IN3
rr1[1] => Mux61.IN3
rr1[1] => Mux62.IN3
rr1[1] => Mux63.IN3
rr1[2] => Mux32.IN2
rr1[2] => Mux33.IN2
rr1[2] => Mux34.IN2
rr1[2] => Mux35.IN2
rr1[2] => Mux36.IN2
rr1[2] => Mux37.IN2
rr1[2] => Mux38.IN2
rr1[2] => Mux39.IN2
rr1[2] => Mux40.IN2
rr1[2] => Mux41.IN2
rr1[2] => Mux42.IN2
rr1[2] => Mux43.IN2
rr1[2] => Mux44.IN2
rr1[2] => Mux45.IN2
rr1[2] => Mux46.IN2
rr1[2] => Mux47.IN2
rr1[2] => Mux48.IN2
rr1[2] => Mux49.IN2
rr1[2] => Mux50.IN2
rr1[2] => Mux51.IN2
rr1[2] => Mux52.IN2
rr1[2] => Mux53.IN2
rr1[2] => Mux54.IN2
rr1[2] => Mux55.IN2
rr1[2] => Mux56.IN2
rr1[2] => Mux57.IN2
rr1[2] => Mux58.IN2
rr1[2] => Mux59.IN2
rr1[2] => Mux60.IN2
rr1[2] => Mux61.IN2
rr1[2] => Mux62.IN2
rr1[2] => Mux63.IN2
rr1[3] => Mux32.IN1
rr1[3] => Mux33.IN1
rr1[3] => Mux34.IN1
rr1[3] => Mux35.IN1
rr1[3] => Mux36.IN1
rr1[3] => Mux37.IN1
rr1[3] => Mux38.IN1
rr1[3] => Mux39.IN1
rr1[3] => Mux40.IN1
rr1[3] => Mux41.IN1
rr1[3] => Mux42.IN1
rr1[3] => Mux43.IN1
rr1[3] => Mux44.IN1
rr1[3] => Mux45.IN1
rr1[3] => Mux46.IN1
rr1[3] => Mux47.IN1
rr1[3] => Mux48.IN1
rr1[3] => Mux49.IN1
rr1[3] => Mux50.IN1
rr1[3] => Mux51.IN1
rr1[3] => Mux52.IN1
rr1[3] => Mux53.IN1
rr1[3] => Mux54.IN1
rr1[3] => Mux55.IN1
rr1[3] => Mux56.IN1
rr1[3] => Mux57.IN1
rr1[3] => Mux58.IN1
rr1[3] => Mux59.IN1
rr1[3] => Mux60.IN1
rr1[3] => Mux61.IN1
rr1[3] => Mux62.IN1
rr1[3] => Mux63.IN1
rr1[4] => Mux32.IN0
rr1[4] => Mux33.IN0
rr1[4] => Mux34.IN0
rr1[4] => Mux35.IN0
rr1[4] => Mux36.IN0
rr1[4] => Mux37.IN0
rr1[4] => Mux38.IN0
rr1[4] => Mux39.IN0
rr1[4] => Mux40.IN0
rr1[4] => Mux41.IN0
rr1[4] => Mux42.IN0
rr1[4] => Mux43.IN0
rr1[4] => Mux44.IN0
rr1[4] => Mux45.IN0
rr1[4] => Mux46.IN0
rr1[4] => Mux47.IN0
rr1[4] => Mux48.IN0
rr1[4] => Mux49.IN0
rr1[4] => Mux50.IN0
rr1[4] => Mux51.IN0
rr1[4] => Mux52.IN0
rr1[4] => Mux53.IN0
rr1[4] => Mux54.IN0
rr1[4] => Mux55.IN0
rr1[4] => Mux56.IN0
rr1[4] => Mux57.IN0
rr1[4] => Mux58.IN0
rr1[4] => Mux59.IN0
rr1[4] => Mux60.IN0
rr1[4] => Mux61.IN0
rr1[4] => Mux62.IN0
rr1[4] => Mux63.IN0
q0[0] <= q0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[1] <= q0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[2] <= q0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[3] <= q0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[4] <= q0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[5] <= q0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[6] <= q0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[7] <= q0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[8] <= q0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[9] <= q0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[10] <= q0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[11] <= q0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[12] <= q0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[13] <= q0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[14] <= q0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[15] <= q0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[16] <= q0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[17] <= q0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[18] <= q0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[19] <= q0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[20] <= q0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[21] <= q0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[22] <= q0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[23] <= q0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[24] <= q0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[25] <= q0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[26] <= q0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[27] <= q0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[28] <= q0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[29] <= q0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[30] <= q0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[31] <= q0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[0] <= q1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[1] <= q1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[2] <= q1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[3] <= q1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[4] <= q1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[5] <= q1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[6] <= q1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[7] <= q1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[8] <= q1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[9] <= q1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[10] <= q1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[11] <= q1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[12] <= q1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[13] <= q1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[14] <= q1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[15] <= q1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[16] <= q1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[17] <= q1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[18] <= q1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[19] <= q1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[20] <= q1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[21] <= q1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[22] <= q1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[23] <= q1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[24] <= q1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[25] <= q1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[26] <= q1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[27] <= q1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[28] <= q1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[29] <= q1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[30] <= q1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[31] <= q1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw[0] => Decoder0.IN4
rw[0] => Equal0.IN4
rw[1] => Decoder0.IN3
rw[1] => Equal0.IN3
rw[2] => Decoder0.IN2
rw[2] => Equal0.IN2
rw[3] => Decoder0.IN1
rw[3] => Equal0.IN1
rw[4] => Decoder0.IN0
rw[4] => Equal0.IN0
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[0] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[1] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[2] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[3] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[4] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[5] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[6] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[7] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[8] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[9] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[10] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[11] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[12] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[13] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[14] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[15] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[16] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[17] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[18] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[19] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[20] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[21] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[22] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[23] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[24] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[25] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[26] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[27] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[28] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[29] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[30] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB
d[31] => reg_array.DATAB


|mips_single|extender:U_EXTENDER
in0[0] => out0[0].DATAIN
in0[1] => out0[1].DATAIN
in0[2] => out0[2].DATAIN
in0[3] => out0[3].DATAIN
in0[4] => out0[4].DATAIN
in0[5] => out0[5].DATAIN
in0[6] => out0[6].DATAIN
in0[7] => out0[7].DATAIN
in0[8] => out0[8].DATAIN
in0[9] => out0[9].DATAIN
in0[10] => out0[10].DATAIN
in0[11] => out0[11].DATAIN
in0[12] => out0[12].DATAIN
in0[13] => out0[13].DATAIN
in0[14] => out0[14].DATAIN
in0[15] => out0.DATAA
in0[15] => out0.DATAA
in0[15] => out0.DATAA
in0[15] => out0.DATAA
in0[15] => out0.DATAA
in0[15] => out0.DATAA
in0[15] => out0.DATAA
in0[15] => out0.DATAA
in0[15] => out0.DATAA
in0[15] => out0.DATAA
in0[15] => out0.DATAA
in0[15] => out0.DATAA
in0[15] => out0.DATAA
in0[15] => out0.DATAA
in0[15] => out0.DATAA
in0[15] => out0.DATAA
in0[15] => out0[15].DATAIN
out0[0] <= in0[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= in0[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= in0[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= in0[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= in0[4].DB_MAX_OUTPUT_PORT_TYPE
out0[5] <= in0[5].DB_MAX_OUTPUT_PORT_TYPE
out0[6] <= in0[6].DB_MAX_OUTPUT_PORT_TYPE
out0[7] <= in0[7].DB_MAX_OUTPUT_PORT_TYPE
out0[8] <= in0[8].DB_MAX_OUTPUT_PORT_TYPE
out0[9] <= in0[9].DB_MAX_OUTPUT_PORT_TYPE
out0[10] <= in0[10].DB_MAX_OUTPUT_PORT_TYPE
out0[11] <= in0[11].DB_MAX_OUTPUT_PORT_TYPE
out0[12] <= in0[12].DB_MAX_OUTPUT_PORT_TYPE
out0[13] <= in0[13].DB_MAX_OUTPUT_PORT_TYPE
out0[14] <= in0[14].DB_MAX_OUTPUT_PORT_TYPE
out0[15] <= in0[15].DB_MAX_OUTPUT_PORT_TYPE
out0[16] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[17] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[18] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[19] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[20] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[21] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[22] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[23] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[24] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[25] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[26] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[27] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[28] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[29] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[30] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[31] <= out0.DB_MAX_OUTPUT_PORT_TYPE
is_signed => out0.OUTPUTSELECT
is_signed => out0.OUTPUTSELECT
is_signed => out0.OUTPUTSELECT
is_signed => out0.OUTPUTSELECT
is_signed => out0.OUTPUTSELECT
is_signed => out0.OUTPUTSELECT
is_signed => out0.OUTPUTSELECT
is_signed => out0.OUTPUTSELECT
is_signed => out0.OUTPUTSELECT
is_signed => out0.OUTPUTSELECT
is_signed => out0.OUTPUTSELECT
is_signed => out0.OUTPUTSELECT
is_signed => out0.OUTPUTSELECT
is_signed => out0.OUTPUTSELECT
is_signed => out0.OUTPUTSELECT
is_signed => out0.OUTPUTSELECT


|mips_single|mux2:U_ALU_INPUT_MUX
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
in0[0] => output.DATAB
in0[1] => output.DATAB
in0[2] => output.DATAB
in0[3] => output.DATAB
in0[4] => output.DATAB
in0[5] => output.DATAB
in0[6] => output.DATAB
in0[7] => output.DATAB
in0[8] => output.DATAB
in0[9] => output.DATAB
in0[10] => output.DATAB
in0[11] => output.DATAB
in0[12] => output.DATAB
in0[13] => output.DATAB
in0[14] => output.DATAB
in0[15] => output.DATAB
in0[16] => output.DATAB
in0[17] => output.DATAB
in0[18] => output.DATAB
in0[19] => output.DATAB
in0[20] => output.DATAB
in0[21] => output.DATAB
in0[22] => output.DATAB
in0[23] => output.DATAB
in0[24] => output.DATAB
in0[25] => output.DATAB
in0[26] => output.DATAB
in0[27] => output.DATAB
in0[28] => output.DATAB
in0[29] => output.DATAB
in0[30] => output.DATAB
in0[31] => output.DATAB
in1[0] => output.DATAA
in1[1] => output.DATAA
in1[2] => output.DATAA
in1[3] => output.DATAA
in1[4] => output.DATAA
in1[5] => output.DATAA
in1[6] => output.DATAA
in1[7] => output.DATAA
in1[8] => output.DATAA
in1[9] => output.DATAA
in1[10] => output.DATAA
in1[11] => output.DATAA
in1[12] => output.DATAA
in1[13] => output.DATAA
in1[14] => output.DATAA
in1[15] => output.DATAA
in1[16] => output.DATAA
in1[17] => output.DATAA
in1[18] => output.DATAA
in1[19] => output.DATAA
in1[20] => output.DATAA
in1[21] => output.DATAA
in1[22] => output.DATAA
in1[23] => output.DATAA
in1[24] => output.DATAA
in1[25] => output.DATAA
in1[26] => output.DATAA
in1[27] => output.DATAA
in1[28] => output.DATAA
in1[29] => output.DATAA
in1[30] => output.DATAA
in1[31] => output.DATAA
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|alu_control:U_ALU_CONTROL
func[0] => Mux0.IN69
func[0] => Mux1.IN69
func[0] => Mux2.IN69
func[0] => Mux3.IN69
func[0] => Mux4.IN69
func[0] => Mux5.IN69
func[1] => Mux0.IN68
func[1] => Mux1.IN68
func[1] => Mux2.IN68
func[1] => Mux3.IN68
func[1] => Mux4.IN68
func[1] => Mux5.IN68
func[2] => Mux0.IN67
func[2] => Mux1.IN67
func[2] => Mux2.IN67
func[2] => Mux3.IN67
func[2] => Mux4.IN67
func[2] => Mux5.IN67
func[3] => Mux0.IN66
func[3] => Mux1.IN66
func[3] => Mux2.IN66
func[3] => Mux3.IN66
func[3] => Mux4.IN66
func[3] => Mux5.IN66
func[4] => Mux0.IN65
func[4] => Mux1.IN65
func[4] => Mux2.IN65
func[4] => Mux3.IN65
func[4] => Mux4.IN65
func[4] => Mux5.IN65
func[5] => Mux0.IN64
func[5] => Mux1.IN64
func[5] => Mux2.IN64
func[5] => Mux3.IN64
func[5] => Mux4.IN64
func[5] => Mux5.IN64
ALUop[0] => Mux6.IN18
ALUop[0] => Mux7.IN18
ALUop[0] => Mux8.IN18
ALUop[0] => Mux9.IN18
ALUop[0] => Mux10.IN18
ALUop[1] => Mux6.IN17
ALUop[1] => Mux7.IN17
ALUop[1] => Mux8.IN17
ALUop[1] => Mux9.IN17
ALUop[1] => Mux10.IN17
ALUop[2] => Mux6.IN16
ALUop[2] => Mux7.IN16
ALUop[2] => Mux8.IN16
ALUop[2] => Mux9.IN16
ALUop[2] => Mux10.IN16
ALUop[3] => Mux6.IN15
ALUop[3] => Mux7.IN15
ALUop[3] => Mux8.IN15
ALUop[3] => Mux9.IN15
ALUop[3] => Mux10.IN15
control[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
control[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
control[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
control[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
control[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
shiftDir <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|alu:U_ALU
inA[0] => A[0].DATAB
inA[0] => LessThan0.IN32
inA[0] => LessThan1.IN32
inA[0] => A[0].DATAA
inA[1] => A[1].DATAB
inA[1] => LessThan0.IN31
inA[1] => LessThan1.IN31
inA[1] => A[1].DATAA
inA[2] => A[2].DATAB
inA[2] => LessThan0.IN30
inA[2] => LessThan1.IN30
inA[2] => A[2].DATAA
inA[3] => A[3].DATAB
inA[3] => LessThan0.IN29
inA[3] => LessThan1.IN29
inA[3] => A[3].DATAA
inA[4] => A[4].DATAB
inA[4] => LessThan0.IN28
inA[4] => LessThan1.IN28
inA[4] => A[4].DATAA
inA[5] => A[5].DATAB
inA[5] => LessThan0.IN27
inA[5] => LessThan1.IN27
inA[5] => A[5].DATAA
inA[6] => A[6].DATAB
inA[6] => LessThan0.IN26
inA[6] => LessThan1.IN26
inA[6] => A[6].DATAA
inA[7] => A[7].DATAB
inA[7] => LessThan0.IN25
inA[7] => LessThan1.IN25
inA[7] => A[7].DATAA
inA[8] => A[8].DATAB
inA[8] => LessThan0.IN24
inA[8] => LessThan1.IN24
inA[8] => A[8].DATAA
inA[9] => A[9].DATAB
inA[9] => LessThan0.IN23
inA[9] => LessThan1.IN23
inA[9] => A[9].DATAA
inA[10] => A[10].DATAB
inA[10] => LessThan0.IN22
inA[10] => LessThan1.IN22
inA[10] => A[10].DATAA
inA[11] => A[11].DATAB
inA[11] => LessThan0.IN21
inA[11] => LessThan1.IN21
inA[11] => A[11].DATAA
inA[12] => A[12].DATAB
inA[12] => LessThan0.IN20
inA[12] => LessThan1.IN20
inA[12] => A[12].DATAA
inA[13] => A[13].DATAB
inA[13] => LessThan0.IN19
inA[13] => LessThan1.IN19
inA[13] => A[13].DATAA
inA[14] => A[14].DATAB
inA[14] => LessThan0.IN18
inA[14] => LessThan1.IN18
inA[14] => A[14].DATAA
inA[15] => A[15].DATAB
inA[15] => LessThan0.IN17
inA[15] => LessThan1.IN17
inA[15] => A[15].DATAA
inA[16] => A[16].DATAB
inA[16] => LessThan0.IN16
inA[16] => LessThan1.IN16
inA[16] => A[16].DATAA
inA[17] => A[17].DATAB
inA[17] => LessThan0.IN15
inA[17] => LessThan1.IN15
inA[17] => A[17].DATAA
inA[18] => A[18].DATAB
inA[18] => LessThan0.IN14
inA[18] => LessThan1.IN14
inA[18] => A[18].DATAA
inA[19] => A[19].DATAB
inA[19] => LessThan0.IN13
inA[19] => LessThan1.IN13
inA[19] => A[19].DATAA
inA[20] => A[20].DATAB
inA[20] => LessThan0.IN12
inA[20] => LessThan1.IN12
inA[20] => A[20].DATAA
inA[21] => A[21].DATAB
inA[21] => LessThan0.IN11
inA[21] => LessThan1.IN11
inA[21] => A[21].DATAA
inA[22] => A[22].DATAB
inA[22] => LessThan0.IN10
inA[22] => LessThan1.IN10
inA[22] => A[22].DATAA
inA[23] => A[23].DATAB
inA[23] => LessThan0.IN9
inA[23] => LessThan1.IN9
inA[23] => A[23].DATAA
inA[24] => A[24].DATAB
inA[24] => LessThan0.IN8
inA[24] => LessThan1.IN8
inA[24] => A[24].DATAA
inA[25] => A[25].DATAB
inA[25] => LessThan0.IN7
inA[25] => LessThan1.IN7
inA[25] => A[25].DATAA
inA[26] => A[26].DATAB
inA[26] => LessThan0.IN6
inA[26] => LessThan1.IN6
inA[26] => A[26].DATAA
inA[27] => A[27].DATAB
inA[27] => LessThan0.IN5
inA[27] => LessThan1.IN5
inA[27] => A[27].DATAA
inA[28] => A[28].DATAB
inA[28] => LessThan0.IN4
inA[28] => LessThan1.IN4
inA[28] => A[28].DATAA
inA[29] => A[29].DATAB
inA[29] => LessThan0.IN3
inA[29] => LessThan1.IN3
inA[29] => A[29].DATAA
inA[30] => A[30].DATAB
inA[30] => LessThan0.IN2
inA[30] => LessThan1.IN2
inA[30] => A[30].DATAA
inA[31] => A[31].DATAB
inA[31] => LessThan0.IN1
inA[31] => LessThan1.IN1
inA[31] => A[31].DATAA
inB[0] => B[0].DATAB
inB[0] => LessThan0.IN64
inB[0] => LessThan1.IN64
inB[0] => B[0].DATAA
inB[1] => B[1].DATAB
inB[1] => LessThan0.IN63
inB[1] => LessThan1.IN63
inB[1] => B[1].DATAA
inB[2] => B[2].DATAB
inB[2] => LessThan0.IN62
inB[2] => LessThan1.IN62
inB[2] => B[2].DATAA
inB[3] => B[3].DATAB
inB[3] => LessThan0.IN61
inB[3] => LessThan1.IN61
inB[3] => B[3].DATAA
inB[4] => B[4].DATAB
inB[4] => LessThan0.IN60
inB[4] => LessThan1.IN60
inB[4] => B[4].DATAA
inB[5] => B[5].DATAB
inB[5] => LessThan0.IN59
inB[5] => LessThan1.IN59
inB[5] => B[5].DATAA
inB[6] => B[6].DATAB
inB[6] => LessThan0.IN58
inB[6] => LessThan1.IN58
inB[6] => B[6].DATAA
inB[7] => B[7].DATAB
inB[7] => LessThan0.IN57
inB[7] => LessThan1.IN57
inB[7] => B[7].DATAA
inB[8] => B[8].DATAB
inB[8] => LessThan0.IN56
inB[8] => LessThan1.IN56
inB[8] => B[8].DATAA
inB[9] => B[9].DATAB
inB[9] => LessThan0.IN55
inB[9] => LessThan1.IN55
inB[9] => B[9].DATAA
inB[10] => B[10].DATAB
inB[10] => LessThan0.IN54
inB[10] => LessThan1.IN54
inB[10] => B[10].DATAA
inB[11] => B[11].DATAB
inB[11] => LessThan0.IN53
inB[11] => LessThan1.IN53
inB[11] => B[11].DATAA
inB[12] => B[12].DATAB
inB[12] => LessThan0.IN52
inB[12] => LessThan1.IN52
inB[12] => B[12].DATAA
inB[13] => B[13].DATAB
inB[13] => LessThan0.IN51
inB[13] => LessThan1.IN51
inB[13] => B[13].DATAA
inB[14] => B[14].DATAB
inB[14] => LessThan0.IN50
inB[14] => LessThan1.IN50
inB[14] => B[14].DATAA
inB[15] => B[15].DATAB
inB[15] => LessThan0.IN49
inB[15] => LessThan1.IN49
inB[15] => B[15].DATAA
inB[16] => B[16].DATAB
inB[16] => LessThan0.IN48
inB[16] => LessThan1.IN48
inB[16] => B[16].DATAA
inB[17] => B[17].DATAB
inB[17] => LessThan0.IN47
inB[17] => LessThan1.IN47
inB[17] => B[17].DATAA
inB[18] => B[18].DATAB
inB[18] => LessThan0.IN46
inB[18] => LessThan1.IN46
inB[18] => B[18].DATAA
inB[19] => B[19].DATAB
inB[19] => LessThan0.IN45
inB[19] => LessThan1.IN45
inB[19] => B[19].DATAA
inB[20] => B[20].DATAB
inB[20] => LessThan0.IN44
inB[20] => LessThan1.IN44
inB[20] => B[20].DATAA
inB[21] => B[21].DATAB
inB[21] => LessThan0.IN43
inB[21] => LessThan1.IN43
inB[21] => B[21].DATAA
inB[22] => B[22].DATAB
inB[22] => LessThan0.IN42
inB[22] => LessThan1.IN42
inB[22] => B[22].DATAA
inB[23] => B[23].DATAB
inB[23] => LessThan0.IN41
inB[23] => LessThan1.IN41
inB[23] => B[23].DATAA
inB[24] => B[24].DATAB
inB[24] => LessThan0.IN40
inB[24] => LessThan1.IN40
inB[24] => B[24].DATAA
inB[25] => B[25].DATAB
inB[25] => LessThan0.IN39
inB[25] => LessThan1.IN39
inB[25] => B[25].DATAA
inB[26] => B[26].DATAB
inB[26] => LessThan0.IN38
inB[26] => LessThan1.IN38
inB[26] => B[26].DATAA
inB[27] => B[27].DATAB
inB[27] => LessThan0.IN37
inB[27] => LessThan1.IN37
inB[27] => B[27].DATAA
inB[28] => B[28].DATAB
inB[28] => LessThan0.IN36
inB[28] => LessThan1.IN36
inB[28] => B[28].DATAA
inB[29] => B[29].DATAB
inB[29] => LessThan0.IN35
inB[29] => LessThan1.IN35
inB[29] => B[29].DATAA
inB[30] => B[30].DATAB
inB[30] => LessThan0.IN34
inB[30] => LessThan1.IN34
inB[30] => B[30].DATAA
inB[31] => B[31].DATAB
inB[31] => LessThan0.IN33
inB[31] => LessThan1.IN33
inB[31] => B[31].DATAA
control[0] => Mux0.IN4
control[0] => Mux1.IN4
control[0] => Mux2.IN4
control[0] => Mux3.IN4
control[0] => Mux4.IN4
control[0] => Mux5.IN4
control[0] => Mux6.IN4
control[0] => Mux7.IN4
control[0] => Mux8.IN4
control[0] => Mux9.IN4
control[0] => Mux10.IN4
control[0] => Mux11.IN4
control[0] => Mux12.IN4
control[0] => Mux13.IN4
control[0] => Mux14.IN4
control[0] => Mux15.IN4
control[0] => Mux16.IN4
control[0] => Mux17.IN4
control[0] => Mux18.IN4
control[0] => Mux19.IN4
control[0] => Mux20.IN4
control[0] => Mux21.IN4
control[0] => Mux22.IN4
control[0] => Mux23.IN4
control[0] => Mux24.IN4
control[0] => Mux25.IN4
control[0] => Mux26.IN4
control[0] => Mux27.IN4
control[0] => Mux28.IN4
control[0] => Mux29.IN4
control[0] => Mux30.IN4
control[0] => Mux31.IN4
control[0] => set_on_less_than[0].OUTPUTSELECT
control[0] => overflow.DATAB
control[1] => Mux0.IN3
control[1] => Mux1.IN3
control[1] => Mux2.IN3
control[1] => Mux3.IN3
control[1] => Mux4.IN3
control[1] => Mux5.IN3
control[1] => Mux6.IN3
control[1] => Mux7.IN3
control[1] => Mux8.IN3
control[1] => Mux9.IN3
control[1] => Mux10.IN3
control[1] => Mux11.IN3
control[1] => Mux12.IN3
control[1] => Mux13.IN3
control[1] => Mux14.IN3
control[1] => Mux15.IN3
control[1] => Mux16.IN3
control[1] => Mux17.IN3
control[1] => Mux18.IN3
control[1] => Mux19.IN3
control[1] => Mux20.IN3
control[1] => Mux21.IN3
control[1] => Mux22.IN3
control[1] => Mux23.IN3
control[1] => Mux24.IN3
control[1] => Mux25.IN3
control[1] => Mux26.IN3
control[1] => Mux27.IN3
control[1] => Mux28.IN3
control[1] => Mux29.IN3
control[1] => Mux30.IN3
control[1] => Mux31.IN3
control[1] => mux4:U_MUX4.sel[0]
control[2] => Mux0.IN2
control[2] => Mux1.IN2
control[2] => Mux2.IN2
control[2] => Mux3.IN2
control[2] => Mux4.IN2
control[2] => Mux5.IN2
control[2] => Mux6.IN2
control[2] => Mux7.IN2
control[2] => Mux8.IN2
control[2] => Mux9.IN2
control[2] => Mux10.IN2
control[2] => Mux11.IN2
control[2] => Mux12.IN2
control[2] => Mux13.IN2
control[2] => Mux14.IN2
control[2] => Mux15.IN2
control[2] => Mux16.IN2
control[2] => Mux17.IN2
control[2] => Mux18.IN2
control[2] => Mux19.IN2
control[2] => Mux20.IN2
control[2] => Mux21.IN2
control[2] => Mux22.IN2
control[2] => Mux23.IN2
control[2] => Mux24.IN2
control[2] => Mux25.IN2
control[2] => Mux26.IN2
control[2] => Mux27.IN2
control[2] => Mux28.IN2
control[2] => Mux29.IN2
control[2] => Mux30.IN2
control[2] => Mux31.IN2
control[2] => mux4:U_MUX4.sel[1]
control[3] => Mux0.IN1
control[3] => Mux1.IN1
control[3] => Mux2.IN1
control[3] => Mux3.IN1
control[3] => Mux4.IN1
control[3] => Mux5.IN1
control[3] => Mux6.IN1
control[3] => Mux7.IN1
control[3] => Mux8.IN1
control[3] => Mux9.IN1
control[3] => Mux10.IN1
control[3] => Mux11.IN1
control[3] => Mux12.IN1
control[3] => Mux13.IN1
control[3] => Mux14.IN1
control[3] => Mux15.IN1
control[3] => Mux16.IN1
control[3] => Mux17.IN1
control[3] => Mux18.IN1
control[3] => Mux19.IN1
control[3] => Mux20.IN1
control[3] => Mux21.IN1
control[3] => Mux22.IN1
control[3] => Mux23.IN1
control[3] => Mux24.IN1
control[3] => Mux25.IN1
control[3] => Mux26.IN1
control[3] => Mux27.IN1
control[3] => Mux28.IN1
control[3] => Mux29.IN1
control[3] => Mux30.IN1
control[3] => Mux31.IN1
control[3] => Add1.IN66
control[3] => B[31].OUTPUTSELECT
control[3] => B[30].OUTPUTSELECT
control[3] => B[29].OUTPUTSELECT
control[3] => B[28].OUTPUTSELECT
control[3] => B[27].OUTPUTSELECT
control[3] => B[26].OUTPUTSELECT
control[3] => B[25].OUTPUTSELECT
control[3] => B[24].OUTPUTSELECT
control[3] => B[23].OUTPUTSELECT
control[3] => B[22].OUTPUTSELECT
control[3] => B[21].OUTPUTSELECT
control[3] => B[20].OUTPUTSELECT
control[3] => B[19].OUTPUTSELECT
control[3] => B[18].OUTPUTSELECT
control[3] => B[17].OUTPUTSELECT
control[3] => B[16].OUTPUTSELECT
control[3] => B[15].OUTPUTSELECT
control[3] => B[14].OUTPUTSELECT
control[3] => B[13].OUTPUTSELECT
control[3] => B[12].OUTPUTSELECT
control[3] => B[11].OUTPUTSELECT
control[3] => B[10].OUTPUTSELECT
control[3] => B[9].OUTPUTSELECT
control[3] => B[8].OUTPUTSELECT
control[3] => B[7].OUTPUTSELECT
control[3] => B[6].OUTPUTSELECT
control[3] => B[5].OUTPUTSELECT
control[3] => B[4].OUTPUTSELECT
control[3] => B[3].OUTPUTSELECT
control[3] => B[2].OUTPUTSELECT
control[3] => B[1].OUTPUTSELECT
control[3] => B[0].OUTPUTSELECT
control[4] => Mux0.IN0
control[4] => Mux1.IN0
control[4] => Mux2.IN0
control[4] => Mux3.IN0
control[4] => Mux4.IN0
control[4] => Mux5.IN0
control[4] => Mux6.IN0
control[4] => Mux7.IN0
control[4] => Mux8.IN0
control[4] => Mux9.IN0
control[4] => Mux10.IN0
control[4] => Mux11.IN0
control[4] => Mux12.IN0
control[4] => Mux13.IN0
control[4] => Mux14.IN0
control[4] => Mux15.IN0
control[4] => Mux16.IN0
control[4] => Mux17.IN0
control[4] => Mux18.IN0
control[4] => Mux19.IN0
control[4] => Mux20.IN0
control[4] => Mux21.IN0
control[4] => Mux22.IN0
control[4] => Mux23.IN0
control[4] => Mux24.IN0
control[4] => Mux25.IN0
control[4] => Mux26.IN0
control[4] => Mux27.IN0
control[4] => Mux28.IN0
control[4] => Mux29.IN0
control[4] => Mux30.IN0
control[4] => Mux31.IN0
control[4] => A[31].OUTPUTSELECT
control[4] => A[30].OUTPUTSELECT
control[4] => A[29].OUTPUTSELECT
control[4] => A[28].OUTPUTSELECT
control[4] => A[27].OUTPUTSELECT
control[4] => A[26].OUTPUTSELECT
control[4] => A[25].OUTPUTSELECT
control[4] => A[24].OUTPUTSELECT
control[4] => A[23].OUTPUTSELECT
control[4] => A[22].OUTPUTSELECT
control[4] => A[21].OUTPUTSELECT
control[4] => A[20].OUTPUTSELECT
control[4] => A[19].OUTPUTSELECT
control[4] => A[18].OUTPUTSELECT
control[4] => A[17].OUTPUTSELECT
control[4] => A[16].OUTPUTSELECT
control[4] => A[15].OUTPUTSELECT
control[4] => A[14].OUTPUTSELECT
control[4] => A[13].OUTPUTSELECT
control[4] => A[12].OUTPUTSELECT
control[4] => A[11].OUTPUTSELECT
control[4] => A[10].OUTPUTSELECT
control[4] => A[9].OUTPUTSELECT
control[4] => A[8].OUTPUTSELECT
control[4] => A[7].OUTPUTSELECT
control[4] => A[6].OUTPUTSELECT
control[4] => A[5].OUTPUTSELECT
control[4] => A[4].OUTPUTSELECT
control[4] => A[3].OUTPUTSELECT
control[4] => A[2].OUTPUTSELECT
control[4] => A[1].OUTPUTSELECT
control[4] => A[0].OUTPUTSELECT
shiftAmt[0] => ShiftLeft0.IN5
shiftAmt[0] => ShiftRight0.IN5
shiftAmt[1] => ShiftLeft0.IN4
shiftAmt[1] => ShiftRight0.IN4
shiftAmt[2] => ShiftLeft0.IN3
shiftAmt[2] => ShiftRight0.IN3
shiftAmt[3] => ShiftLeft0.IN2
shiftAmt[3] => ShiftRight0.IN2
shiftAmt[4] => ShiftLeft0.IN1
shiftAmt[4] => ShiftRight0.IN1
shiftDir => shift_output[31].OUTPUTSELECT
shiftDir => shift_output[30].OUTPUTSELECT
shiftDir => shift_output[29].OUTPUTSELECT
shiftDir => shift_output[28].OUTPUTSELECT
shiftDir => shift_output[27].OUTPUTSELECT
shiftDir => shift_output[26].OUTPUTSELECT
shiftDir => shift_output[25].OUTPUTSELECT
shiftDir => shift_output[24].OUTPUTSELECT
shiftDir => shift_output[23].OUTPUTSELECT
shiftDir => shift_output[22].OUTPUTSELECT
shiftDir => shift_output[21].OUTPUTSELECT
shiftDir => shift_output[20].OUTPUTSELECT
shiftDir => shift_output[19].OUTPUTSELECT
shiftDir => shift_output[18].OUTPUTSELECT
shiftDir => shift_output[17].OUTPUTSELECT
shiftDir => shift_output[16].OUTPUTSELECT
shiftDir => shift_output[15].OUTPUTSELECT
shiftDir => shift_output[14].OUTPUTSELECT
shiftDir => shift_output[13].OUTPUTSELECT
shiftDir => shift_output[12].OUTPUTSELECT
shiftDir => shift_output[11].OUTPUTSELECT
shiftDir => shift_output[10].OUTPUTSELECT
shiftDir => shift_output[9].OUTPUTSELECT
shiftDir => shift_output[8].OUTPUTSELECT
shiftDir => shift_output[7].OUTPUTSELECT
shiftDir => shift_output[6].OUTPUTSELECT
shiftDir => shift_output[5].OUTPUTSELECT
shiftDir => shift_output[4].OUTPUTSELECT
shiftDir => shift_output[3].OUTPUTSELECT
shiftDir => shift_output[2].OUTPUTSELECT
shiftDir => shift_output[1].OUTPUTSELECT
shiftDir => shift_output[0].OUTPUTSELECT
output[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
carry <= Add1.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
sign <= Add1.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|alu:U_ALU|mux4:U_MUX4
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[0] => Mux16.IN1
sel[0] => Mux17.IN1
sel[0] => Mux18.IN1
sel[0] => Mux19.IN1
sel[0] => Mux20.IN1
sel[0] => Mux21.IN1
sel[0] => Mux22.IN1
sel[0] => Mux23.IN1
sel[0] => Mux24.IN1
sel[0] => Mux25.IN1
sel[0] => Mux26.IN1
sel[0] => Mux27.IN1
sel[0] => Mux28.IN1
sel[0] => Mux29.IN1
sel[0] => Mux30.IN1
sel[0] => Mux31.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
sel[1] => Mux16.IN0
sel[1] => Mux17.IN0
sel[1] => Mux18.IN0
sel[1] => Mux19.IN0
sel[1] => Mux20.IN0
sel[1] => Mux21.IN0
sel[1] => Mux22.IN0
sel[1] => Mux23.IN0
sel[1] => Mux24.IN0
sel[1] => Mux25.IN0
sel[1] => Mux26.IN0
sel[1] => Mux27.IN0
sel[1] => Mux28.IN0
sel[1] => Mux29.IN0
sel[1] => Mux30.IN0
sel[1] => Mux31.IN0
in0[0] => Mux31.IN2
in0[1] => Mux30.IN2
in0[2] => Mux29.IN2
in0[3] => Mux28.IN2
in0[4] => Mux27.IN2
in0[5] => Mux26.IN2
in0[6] => Mux25.IN2
in0[7] => Mux24.IN2
in0[8] => Mux23.IN2
in0[9] => Mux22.IN2
in0[10] => Mux21.IN2
in0[11] => Mux20.IN2
in0[12] => Mux19.IN2
in0[13] => Mux18.IN2
in0[14] => Mux17.IN2
in0[15] => Mux16.IN2
in0[16] => Mux15.IN2
in0[17] => Mux14.IN2
in0[18] => Mux13.IN2
in0[19] => Mux12.IN2
in0[20] => Mux11.IN2
in0[21] => Mux10.IN2
in0[22] => Mux9.IN2
in0[23] => Mux8.IN2
in0[24] => Mux7.IN2
in0[25] => Mux6.IN2
in0[26] => Mux5.IN2
in0[27] => Mux4.IN2
in0[28] => Mux3.IN2
in0[29] => Mux2.IN2
in0[30] => Mux1.IN2
in0[31] => Mux0.IN2
in1[0] => Mux31.IN3
in1[1] => Mux30.IN3
in1[2] => Mux29.IN3
in1[3] => Mux28.IN3
in1[4] => Mux27.IN3
in1[5] => Mux26.IN3
in1[6] => Mux25.IN3
in1[7] => Mux24.IN3
in1[8] => Mux23.IN3
in1[9] => Mux22.IN3
in1[10] => Mux21.IN3
in1[11] => Mux20.IN3
in1[12] => Mux19.IN3
in1[13] => Mux18.IN3
in1[14] => Mux17.IN3
in1[15] => Mux16.IN3
in1[16] => Mux15.IN3
in1[17] => Mux14.IN3
in1[18] => Mux13.IN3
in1[19] => Mux12.IN3
in1[20] => Mux11.IN3
in1[21] => Mux10.IN3
in1[22] => Mux9.IN3
in1[23] => Mux8.IN3
in1[24] => Mux7.IN3
in1[25] => Mux6.IN3
in1[26] => Mux5.IN3
in1[27] => Mux4.IN3
in1[28] => Mux3.IN3
in1[29] => Mux2.IN3
in1[30] => Mux1.IN3
in1[31] => Mux0.IN3
in2[0] => Mux31.IN4
in2[1] => Mux30.IN4
in2[2] => Mux29.IN4
in2[3] => Mux28.IN4
in2[4] => Mux27.IN4
in2[5] => Mux26.IN4
in2[6] => Mux25.IN4
in2[7] => Mux24.IN4
in2[8] => Mux23.IN4
in2[9] => Mux22.IN4
in2[10] => Mux21.IN4
in2[11] => Mux20.IN4
in2[12] => Mux19.IN4
in2[13] => Mux18.IN4
in2[14] => Mux17.IN4
in2[15] => Mux16.IN4
in2[16] => Mux15.IN4
in2[17] => Mux14.IN4
in2[18] => Mux13.IN4
in2[19] => Mux12.IN4
in2[20] => Mux11.IN4
in2[21] => Mux10.IN4
in2[22] => Mux9.IN4
in2[23] => Mux8.IN4
in2[24] => Mux7.IN4
in2[25] => Mux6.IN4
in2[26] => Mux5.IN4
in2[27] => Mux4.IN4
in2[28] => Mux3.IN4
in2[29] => Mux2.IN4
in2[30] => Mux1.IN4
in2[31] => Mux0.IN4
in3[0] => Mux31.IN5
in3[1] => Mux30.IN5
in3[2] => Mux29.IN5
in3[3] => Mux28.IN5
in3[4] => Mux27.IN5
in3[5] => Mux26.IN5
in3[6] => Mux25.IN5
in3[7] => Mux24.IN5
in3[8] => Mux23.IN5
in3[9] => Mux22.IN5
in3[10] => Mux21.IN5
in3[11] => Mux20.IN5
in3[12] => Mux19.IN5
in3[13] => Mux18.IN5
in3[14] => Mux17.IN5
in3[15] => Mux16.IN5
in3[16] => Mux15.IN5
in3[17] => Mux14.IN5
in3[18] => Mux13.IN5
in3[19] => Mux12.IN5
in3[20] => Mux11.IN5
in3[21] => Mux10.IN5
in3[22] => Mux9.IN5
in3[23] => Mux8.IN5
in3[24] => Mux7.IN5
in3[25] => Mux6.IN5
in3[26] => Mux5.IN5
in3[27] => Mux4.IN5
in3[28] => Mux3.IN5
in3[29] => Mux2.IN5
in3[30] => Mux1.IN5
in3[31] => Mux0.IN5
output[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|data_memory_wrapper:U_DATA_MEMORY
clk => data_memory:U_DATA_MEM:0:U_DATA_MODULE.rdclock
clk => data_memory:U_DATA_MEM:1:U_DATA_MODULE.rdclock
clk => data_memory:U_DATA_MEM:2:U_DATA_MODULE.rdclock
clk => data_memory:U_DATA_MEM:3:U_DATA_MODULE.rdclock
clk => data_memory:U_DATA_MEM:0:U_DATA_MODULE.wrclock
clk => data_memory:U_DATA_MEM:1:U_DATA_MODULE.wrclock
clk => data_memory:U_DATA_MEM:2:U_DATA_MODULE.wrclock
clk => data_memory:U_DATA_MEM:3:U_DATA_MODULE.wrclock
rst => global_read_en.IN0
rst => global_write_en.IN0
address[0] => Mux0.IN1
address[0] => Mux1.IN1
address[0] => Mux2.IN1
address[0] => Mux3.IN1
address[0] => Mux4.IN1
address[0] => Mux5.IN1
address[0] => Mux6.IN1
address[0] => Mux7.IN1
address[0] => Mux8.IN1
address[0] => Mux9.IN1
address[0] => Mux10.IN1
address[0] => Mux11.IN1
address[0] => Mux12.IN1
address[0] => Mux13.IN1
address[0] => Mux14.IN1
address[0] => Mux15.IN1
address[0] => Mux16.IN1
address[0] => Mux17.IN1
address[0] => Mux18.IN1
address[0] => Mux19.IN1
address[0] => Mux20.IN1
address[0] => Mux21.IN1
address[0] => Mux22.IN1
address[0] => Mux23.IN1
address[0] => Mux24.IN1
address[0] => Mux25.IN1
address[0] => Mux26.IN1
address[0] => Mux27.IN1
address[0] => Mux28.IN1
address[0] => Mux29.IN1
address[0] => Mux30.IN1
address[0] => Mux31.IN1
address[0] => LessThan0.IN4
address[0] => LessThan1.IN4
address[0] => LessThan2.IN4
address[0] => Mux32.IN1
address[0] => Mux33.IN1
address[0] => Mux34.IN1
address[0] => Mux35.IN1
address[0] => Mux36.IN1
address[0] => Mux37.IN1
address[0] => Mux38.IN1
address[0] => Mux39.IN1
address[0] => Mux40.IN1
address[0] => Mux41.IN1
address[0] => Mux42.IN1
address[0] => Mux43.IN1
address[0] => Mux44.IN1
address[0] => Mux45.IN1
address[0] => Mux46.IN1
address[0] => Mux47.IN1
address[0] => Mux48.IN1
address[0] => Mux49.IN1
address[0] => Mux50.IN1
address[0] => Mux51.IN1
address[0] => Mux52.IN1
address[0] => Mux53.IN1
address[0] => Mux54.IN1
address[0] => Mux55.IN1
address[0] => Mux56.IN1
address[0] => Mux57.IN1
address[0] => Mux58.IN1
address[0] => Mux59.IN1
address[0] => Mux60.IN1
address[0] => Mux61.IN1
address[0] => Mux62.IN1
address[0] => Mux63.IN1
address[0] => Equal2.IN1
address[0] => Equal3.IN1
address[0] => Equal4.IN0
address[0] => Equal5.IN1
address[0] => Equal6.IN1
address[0] => Equal7.IN1
address[0] => Equal8.IN0
address[0] => Equal9.IN1
address[0] => Equal10.IN1
address[0] => Equal11.IN1
address[0] => Equal12.IN0
address[0] => Equal13.IN1
address[0] => Equal14.IN1
address[0] => Equal15.IN1
address[0] => Equal16.IN0
address[0] => Equal17.IN1
address[0] => Equal18.IN1
address[0] => Equal19.IN1
address[0] => Equal20.IN0
address[0] => Equal21.IN1
address[0] => Equal22.IN1
address[0] => Equal23.IN1
address[0] => Equal24.IN0
address[0] => Equal25.IN1
address[0] => Equal26.IN1
address[0] => Equal27.IN1
address[0] => Equal28.IN0
address[0] => Equal29.IN1
address[0] => Equal30.IN1
address[0] => Equal31.IN1
address[0] => Equal32.IN0
address[0] => Equal33.IN1
address[1] => Mux0.IN0
address[1] => Mux1.IN0
address[1] => Mux2.IN0
address[1] => Mux3.IN0
address[1] => Mux4.IN0
address[1] => Mux5.IN0
address[1] => Mux6.IN0
address[1] => Mux7.IN0
address[1] => Mux8.IN0
address[1] => Mux9.IN0
address[1] => Mux10.IN0
address[1] => Mux11.IN0
address[1] => Mux12.IN0
address[1] => Mux13.IN0
address[1] => Mux14.IN0
address[1] => Mux15.IN0
address[1] => Mux16.IN0
address[1] => Mux17.IN0
address[1] => Mux18.IN0
address[1] => Mux19.IN0
address[1] => Mux20.IN0
address[1] => Mux21.IN0
address[1] => Mux22.IN0
address[1] => Mux23.IN0
address[1] => Mux24.IN0
address[1] => Mux25.IN0
address[1] => Mux26.IN0
address[1] => Mux27.IN0
address[1] => Mux28.IN0
address[1] => Mux29.IN0
address[1] => Mux30.IN0
address[1] => Mux31.IN0
address[1] => LessThan0.IN3
address[1] => LessThan1.IN3
address[1] => LessThan2.IN3
address[1] => Mux32.IN0
address[1] => Mux33.IN0
address[1] => Mux34.IN0
address[1] => Mux35.IN0
address[1] => Mux36.IN0
address[1] => Mux37.IN0
address[1] => Mux38.IN0
address[1] => Mux39.IN0
address[1] => Mux40.IN0
address[1] => Mux41.IN0
address[1] => Mux42.IN0
address[1] => Mux43.IN0
address[1] => Mux44.IN0
address[1] => Mux45.IN0
address[1] => Mux46.IN0
address[1] => Mux47.IN0
address[1] => Mux48.IN0
address[1] => Mux49.IN0
address[1] => Mux50.IN0
address[1] => Mux51.IN0
address[1] => Mux52.IN0
address[1] => Mux53.IN0
address[1] => Mux54.IN0
address[1] => Mux55.IN0
address[1] => Mux56.IN0
address[1] => Mux57.IN0
address[1] => Mux58.IN0
address[1] => Mux59.IN0
address[1] => Mux60.IN0
address[1] => Mux61.IN0
address[1] => Mux62.IN0
address[1] => Mux63.IN0
address[1] => Equal2.IN0
address[1] => Equal3.IN0
address[1] => Equal4.IN1
address[1] => Equal5.IN0
address[1] => Equal6.IN0
address[1] => Equal7.IN0
address[1] => Equal8.IN1
address[1] => Equal9.IN0
address[1] => Equal10.IN0
address[1] => Equal11.IN0
address[1] => Equal12.IN1
address[1] => Equal13.IN0
address[1] => Equal14.IN0
address[1] => Equal15.IN0
address[1] => Equal16.IN1
address[1] => Equal17.IN0
address[1] => Equal18.IN0
address[1] => Equal19.IN0
address[1] => Equal20.IN1
address[1] => Equal21.IN0
address[1] => Equal22.IN0
address[1] => Equal23.IN0
address[1] => Equal24.IN1
address[1] => Equal25.IN0
address[1] => Equal26.IN0
address[1] => Equal27.IN0
address[1] => Equal28.IN1
address[1] => Equal29.IN0
address[1] => Equal30.IN0
address[1] => Equal31.IN0
address[1] => Equal32.IN1
address[1] => Equal33.IN0
address[2] => Add0.IN60
address[2] => Add1.IN60
address[2] => Add2.IN60
address[2] => data_memory:U_DATA_MEM:3:U_DATA_MODULE.rdaddress[0]
address[2] => data_memory:U_DATA_MEM:3:U_DATA_MODULE.wraddress[0]
address[3] => Add0.IN59
address[3] => Add1.IN59
address[3] => Add2.IN59
address[3] => data_memory:U_DATA_MEM:3:U_DATA_MODULE.rdaddress[1]
address[3] => data_memory:U_DATA_MEM:3:U_DATA_MODULE.wraddress[1]
address[4] => Add0.IN58
address[4] => Add1.IN58
address[4] => Add2.IN58
address[4] => data_memory:U_DATA_MEM:3:U_DATA_MODULE.rdaddress[2]
address[4] => data_memory:U_DATA_MEM:3:U_DATA_MODULE.wraddress[2]
address[5] => Add0.IN57
address[5] => Add1.IN57
address[5] => Add2.IN57
address[5] => data_memory:U_DATA_MEM:3:U_DATA_MODULE.rdaddress[3]
address[5] => data_memory:U_DATA_MEM:3:U_DATA_MODULE.wraddress[3]
address[6] => Add0.IN56
address[6] => Add1.IN56
address[6] => Add2.IN56
address[6] => data_memory:U_DATA_MEM:3:U_DATA_MODULE.rdaddress[4]
address[6] => data_memory:U_DATA_MEM:3:U_DATA_MODULE.wraddress[4]
address[7] => Add0.IN55
address[7] => Add1.IN55
address[7] => Add2.IN55
address[7] => data_memory:U_DATA_MEM:3:U_DATA_MODULE.rdaddress[5]
address[7] => data_memory:U_DATA_MEM:3:U_DATA_MODULE.wraddress[5]
address[8] => Add0.IN54
address[8] => Add1.IN54
address[8] => Add2.IN54
address[8] => data_memory:U_DATA_MEM:3:U_DATA_MODULE.rdaddress[6]
address[8] => data_memory:U_DATA_MEM:3:U_DATA_MODULE.wraddress[6]
address[9] => Add0.IN53
address[9] => Add1.IN53
address[9] => Add2.IN53
address[9] => data_memory:U_DATA_MEM:3:U_DATA_MODULE.rdaddress[7]
address[9] => data_memory:U_DATA_MEM:3:U_DATA_MODULE.wraddress[7]
address[10] => Add0.IN52
address[10] => Add1.IN52
address[10] => Add2.IN52
address[10] => Equal0.IN20
address[10] => Equal1.IN20
address[11] => Add0.IN51
address[11] => Add1.IN51
address[11] => Add2.IN51
address[11] => Equal0.IN19
address[11] => Equal1.IN19
address[12] => Add0.IN50
address[12] => Add1.IN50
address[12] => Add2.IN50
address[12] => Equal0.IN18
address[12] => Equal1.IN18
address[13] => Add0.IN49
address[13] => Add1.IN49
address[13] => Add2.IN49
address[13] => Equal0.IN17
address[13] => Equal1.IN17
address[14] => Add0.IN48
address[14] => Add1.IN48
address[14] => Add2.IN48
address[14] => Equal0.IN16
address[14] => Equal1.IN16
address[15] => Add0.IN47
address[15] => Add1.IN47
address[15] => Add2.IN47
address[15] => Equal0.IN15
address[15] => Equal1.IN15
address[16] => Add0.IN46
address[16] => Add1.IN46
address[16] => Add2.IN46
address[16] => Equal0.IN14
address[16] => Equal1.IN14
address[17] => Add0.IN45
address[17] => Add1.IN45
address[17] => Add2.IN45
address[17] => Equal0.IN13
address[17] => Equal1.IN13
address[18] => Add0.IN44
address[18] => Add1.IN44
address[18] => Add2.IN44
address[18] => Equal0.IN12
address[18] => Equal1.IN12
address[19] => Add0.IN43
address[19] => Add1.IN43
address[19] => Add2.IN43
address[19] => Equal0.IN11
address[19] => Equal1.IN11
address[20] => Add0.IN42
address[20] => Add1.IN42
address[20] => Add2.IN42
address[20] => Equal0.IN10
address[20] => Equal1.IN10
address[21] => Add0.IN41
address[21] => Add1.IN41
address[21] => Add2.IN41
address[21] => Equal0.IN9
address[21] => Equal1.IN9
address[22] => Add0.IN40
address[22] => Add1.IN40
address[22] => Add2.IN40
address[22] => Equal0.IN8
address[22] => Equal1.IN8
address[23] => Add0.IN39
address[23] => Add1.IN39
address[23] => Add2.IN39
address[23] => Equal0.IN7
address[23] => Equal1.IN7
address[24] => Add0.IN38
address[24] => Add1.IN38
address[24] => Add2.IN38
address[24] => Equal0.IN6
address[24] => Equal1.IN6
address[25] => Add0.IN37
address[25] => Add1.IN37
address[25] => Add2.IN37
address[25] => Equal0.IN5
address[25] => Equal1.IN5
address[26] => Add0.IN36
address[26] => Add1.IN36
address[26] => Add2.IN36
address[26] => Equal0.IN4
address[26] => Equal1.IN4
address[27] => Add0.IN35
address[27] => Add1.IN35
address[27] => Add2.IN35
address[27] => Equal0.IN3
address[27] => Equal1.IN3
address[28] => Add0.IN34
address[28] => Add1.IN34
address[28] => Add2.IN34
address[28] => Equal0.IN2
address[28] => Equal1.IN2
address[29] => Add0.IN33
address[29] => Add1.IN33
address[29] => Add2.IN33
address[29] => Equal0.IN1
address[29] => Equal1.IN1
address[30] => Add0.IN32
address[30] => Add1.IN32
address[30] => Add2.IN32
address[30] => Equal0.IN21
address[30] => Equal1.IN21
address[31] => Add0.IN31
address[31] => Add1.IN31
address[31] => Add2.IN31
address[31] => Equal0.IN0
address[31] => Equal1.IN0
data[0] => Mux7.IN5
data[0] => Mux15.IN5
data[0] => Mux23.IN5
data[0] => Mux31.IN5
data[1] => Mux6.IN5
data[1] => Mux14.IN5
data[1] => Mux22.IN5
data[1] => Mux30.IN5
data[2] => Mux5.IN5
data[2] => Mux13.IN5
data[2] => Mux21.IN5
data[2] => Mux29.IN5
data[3] => Mux4.IN5
data[3] => Mux12.IN5
data[3] => Mux20.IN5
data[3] => Mux28.IN5
data[4] => Mux3.IN5
data[4] => Mux11.IN5
data[4] => Mux19.IN5
data[4] => Mux27.IN5
data[5] => Mux2.IN5
data[5] => Mux10.IN5
data[5] => Mux18.IN5
data[5] => Mux26.IN5
data[6] => Mux1.IN5
data[6] => Mux9.IN5
data[6] => Mux17.IN5
data[6] => Mux25.IN5
data[7] => Mux0.IN5
data[7] => Mux8.IN5
data[7] => Mux16.IN5
data[7] => Mux24.IN5
data[8] => Mux7.IN4
data[8] => Mux15.IN4
data[8] => Mux23.IN4
data[8] => Mux31.IN4
data[9] => Mux6.IN4
data[9] => Mux14.IN4
data[9] => Mux22.IN4
data[9] => Mux30.IN4
data[10] => Mux5.IN4
data[10] => Mux13.IN4
data[10] => Mux21.IN4
data[10] => Mux29.IN4
data[11] => Mux4.IN4
data[11] => Mux12.IN4
data[11] => Mux20.IN4
data[11] => Mux28.IN4
data[12] => Mux3.IN4
data[12] => Mux11.IN4
data[12] => Mux19.IN4
data[12] => Mux27.IN4
data[13] => Mux2.IN4
data[13] => Mux10.IN4
data[13] => Mux18.IN4
data[13] => Mux26.IN4
data[14] => Mux1.IN4
data[14] => Mux9.IN4
data[14] => Mux17.IN4
data[14] => Mux25.IN4
data[15] => Mux0.IN4
data[15] => Mux8.IN4
data[15] => Mux16.IN4
data[15] => Mux24.IN4
data[16] => Mux7.IN3
data[16] => Mux15.IN3
data[16] => Mux23.IN3
data[16] => Mux31.IN3
data[17] => Mux6.IN3
data[17] => Mux14.IN3
data[17] => Mux22.IN3
data[17] => Mux30.IN3
data[18] => Mux5.IN3
data[18] => Mux13.IN3
data[18] => Mux21.IN3
data[18] => Mux29.IN3
data[19] => Mux4.IN3
data[19] => Mux12.IN3
data[19] => Mux20.IN3
data[19] => Mux28.IN3
data[20] => Mux3.IN3
data[20] => Mux11.IN3
data[20] => Mux19.IN3
data[20] => Mux27.IN3
data[21] => Mux2.IN3
data[21] => Mux10.IN3
data[21] => Mux18.IN3
data[21] => Mux26.IN3
data[22] => Mux1.IN3
data[22] => Mux9.IN3
data[22] => Mux17.IN3
data[22] => Mux25.IN3
data[23] => Mux0.IN3
data[23] => Mux8.IN3
data[23] => Mux16.IN3
data[23] => Mux24.IN3
data[24] => Mux7.IN2
data[24] => Mux15.IN2
data[24] => Mux23.IN2
data[24] => Mux31.IN2
data[25] => Mux6.IN2
data[25] => Mux14.IN2
data[25] => Mux22.IN2
data[25] => Mux30.IN2
data[26] => Mux5.IN2
data[26] => Mux13.IN2
data[26] => Mux21.IN2
data[26] => Mux29.IN2
data[27] => Mux4.IN2
data[27] => Mux12.IN2
data[27] => Mux20.IN2
data[27] => Mux28.IN2
data[28] => Mux3.IN2
data[28] => Mux11.IN2
data[28] => Mux19.IN2
data[28] => Mux27.IN2
data[29] => Mux2.IN2
data[29] => Mux10.IN2
data[29] => Mux18.IN2
data[29] => Mux26.IN2
data[30] => Mux1.IN2
data[30] => Mux9.IN2
data[30] => Mux17.IN2
data[30] => Mux25.IN2
data[31] => Mux0.IN2
data[31] => Mux8.IN2
data[31] => Mux16.IN2
data[31] => Mux24.IN2
rden => global_read_en.IN1
wren => global_write_en.IN1
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => output.OUTPUTSELECT
byte => read_en.IN1
byte => read_en.IN1
byte => read_en.IN1
byte => write_en.IN1
byte => write_en.IN1
byte => write_en.IN1
byte => read_en.IN1
byte => read_en.IN1
byte => read_en.IN1
byte => write_en.IN1
byte => write_en.IN1
byte => write_en.IN1
byte => read_en.IN1
byte => read_en.IN1
byte => read_en.IN1
byte => write_en.IN1
byte => write_en.IN1
byte => write_en.IN1
byte => read_en.IN1
byte => read_en.IN1
byte => read_en.IN1
byte => write_en.IN1
byte => write_en.IN1
byte => write_en.IN1
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => output.OUTPUTSELECT
half => read_en.IN1
half => read_en.IN1
half => write_en.IN1
half => write_en.IN1
half => read_en.IN1
half => read_en.IN1
half => write_en.IN1
half => write_en.IN1
half => read_en.IN1
half => read_en.IN1
half => write_en.IN1
half => write_en.IN1
half => read_en.IN1
half => read_en.IN1
half => write_en.IN1
half => write_en.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:\U_DATA_MEM:0:U_DATA_MODULE
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdclock => altsyncram:altsyncram_component.clock1
rden => altsyncram:altsyncram_component.rden_b
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:\U_DATA_MEM:0:U_DATA_MODULE|altsyncram:altsyncram_component
wren_a => altsyncram_aup3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_aup3:auto_generated.rden_b
data_a[0] => altsyncram_aup3:auto_generated.data_a[0]
data_a[1] => altsyncram_aup3:auto_generated.data_a[1]
data_a[2] => altsyncram_aup3:auto_generated.data_a[2]
data_a[3] => altsyncram_aup3:auto_generated.data_a[3]
data_a[4] => altsyncram_aup3:auto_generated.data_a[4]
data_a[5] => altsyncram_aup3:auto_generated.data_a[5]
data_a[6] => altsyncram_aup3:auto_generated.data_a[6]
data_a[7] => altsyncram_aup3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_aup3:auto_generated.address_a[0]
address_a[1] => altsyncram_aup3:auto_generated.address_a[1]
address_a[2] => altsyncram_aup3:auto_generated.address_a[2]
address_a[3] => altsyncram_aup3:auto_generated.address_a[3]
address_a[4] => altsyncram_aup3:auto_generated.address_a[4]
address_a[5] => altsyncram_aup3:auto_generated.address_a[5]
address_a[6] => altsyncram_aup3:auto_generated.address_a[6]
address_a[7] => altsyncram_aup3:auto_generated.address_a[7]
address_b[0] => altsyncram_aup3:auto_generated.address_b[0]
address_b[1] => altsyncram_aup3:auto_generated.address_b[1]
address_b[2] => altsyncram_aup3:auto_generated.address_b[2]
address_b[3] => altsyncram_aup3:auto_generated.address_b[3]
address_b[4] => altsyncram_aup3:auto_generated.address_b[4]
address_b[5] => altsyncram_aup3:auto_generated.address_b[5]
address_b[6] => altsyncram_aup3:auto_generated.address_b[6]
address_b[7] => altsyncram_aup3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aup3:auto_generated.clock0
clock1 => altsyncram_aup3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_aup3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aup3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aup3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aup3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aup3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aup3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aup3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aup3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:\U_DATA_MEM:0:U_DATA_MODULE|altsyncram:altsyncram_component|altsyncram_aup3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:\U_DATA_MEM:1:U_DATA_MODULE
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdclock => altsyncram:altsyncram_component.clock1
rden => altsyncram:altsyncram_component.rden_b
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:\U_DATA_MEM:1:U_DATA_MODULE|altsyncram:altsyncram_component
wren_a => altsyncram_aup3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_aup3:auto_generated.rden_b
data_a[0] => altsyncram_aup3:auto_generated.data_a[0]
data_a[1] => altsyncram_aup3:auto_generated.data_a[1]
data_a[2] => altsyncram_aup3:auto_generated.data_a[2]
data_a[3] => altsyncram_aup3:auto_generated.data_a[3]
data_a[4] => altsyncram_aup3:auto_generated.data_a[4]
data_a[5] => altsyncram_aup3:auto_generated.data_a[5]
data_a[6] => altsyncram_aup3:auto_generated.data_a[6]
data_a[7] => altsyncram_aup3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_aup3:auto_generated.address_a[0]
address_a[1] => altsyncram_aup3:auto_generated.address_a[1]
address_a[2] => altsyncram_aup3:auto_generated.address_a[2]
address_a[3] => altsyncram_aup3:auto_generated.address_a[3]
address_a[4] => altsyncram_aup3:auto_generated.address_a[4]
address_a[5] => altsyncram_aup3:auto_generated.address_a[5]
address_a[6] => altsyncram_aup3:auto_generated.address_a[6]
address_a[7] => altsyncram_aup3:auto_generated.address_a[7]
address_b[0] => altsyncram_aup3:auto_generated.address_b[0]
address_b[1] => altsyncram_aup3:auto_generated.address_b[1]
address_b[2] => altsyncram_aup3:auto_generated.address_b[2]
address_b[3] => altsyncram_aup3:auto_generated.address_b[3]
address_b[4] => altsyncram_aup3:auto_generated.address_b[4]
address_b[5] => altsyncram_aup3:auto_generated.address_b[5]
address_b[6] => altsyncram_aup3:auto_generated.address_b[6]
address_b[7] => altsyncram_aup3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aup3:auto_generated.clock0
clock1 => altsyncram_aup3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_aup3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aup3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aup3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aup3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aup3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aup3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aup3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aup3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:\U_DATA_MEM:1:U_DATA_MODULE|altsyncram:altsyncram_component|altsyncram_aup3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:\U_DATA_MEM:2:U_DATA_MODULE
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdclock => altsyncram:altsyncram_component.clock1
rden => altsyncram:altsyncram_component.rden_b
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:\U_DATA_MEM:2:U_DATA_MODULE|altsyncram:altsyncram_component
wren_a => altsyncram_aup3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_aup3:auto_generated.rden_b
data_a[0] => altsyncram_aup3:auto_generated.data_a[0]
data_a[1] => altsyncram_aup3:auto_generated.data_a[1]
data_a[2] => altsyncram_aup3:auto_generated.data_a[2]
data_a[3] => altsyncram_aup3:auto_generated.data_a[3]
data_a[4] => altsyncram_aup3:auto_generated.data_a[4]
data_a[5] => altsyncram_aup3:auto_generated.data_a[5]
data_a[6] => altsyncram_aup3:auto_generated.data_a[6]
data_a[7] => altsyncram_aup3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_aup3:auto_generated.address_a[0]
address_a[1] => altsyncram_aup3:auto_generated.address_a[1]
address_a[2] => altsyncram_aup3:auto_generated.address_a[2]
address_a[3] => altsyncram_aup3:auto_generated.address_a[3]
address_a[4] => altsyncram_aup3:auto_generated.address_a[4]
address_a[5] => altsyncram_aup3:auto_generated.address_a[5]
address_a[6] => altsyncram_aup3:auto_generated.address_a[6]
address_a[7] => altsyncram_aup3:auto_generated.address_a[7]
address_b[0] => altsyncram_aup3:auto_generated.address_b[0]
address_b[1] => altsyncram_aup3:auto_generated.address_b[1]
address_b[2] => altsyncram_aup3:auto_generated.address_b[2]
address_b[3] => altsyncram_aup3:auto_generated.address_b[3]
address_b[4] => altsyncram_aup3:auto_generated.address_b[4]
address_b[5] => altsyncram_aup3:auto_generated.address_b[5]
address_b[6] => altsyncram_aup3:auto_generated.address_b[6]
address_b[7] => altsyncram_aup3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aup3:auto_generated.clock0
clock1 => altsyncram_aup3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_aup3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aup3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aup3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aup3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aup3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aup3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aup3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aup3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:\U_DATA_MEM:2:U_DATA_MODULE|altsyncram:altsyncram_component|altsyncram_aup3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:\U_DATA_MEM:3:U_DATA_MODULE
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdclock => altsyncram:altsyncram_component.clock1
rden => altsyncram:altsyncram_component.rden_b
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:\U_DATA_MEM:3:U_DATA_MODULE|altsyncram:altsyncram_component
wren_a => altsyncram_aup3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_aup3:auto_generated.rden_b
data_a[0] => altsyncram_aup3:auto_generated.data_a[0]
data_a[1] => altsyncram_aup3:auto_generated.data_a[1]
data_a[2] => altsyncram_aup3:auto_generated.data_a[2]
data_a[3] => altsyncram_aup3:auto_generated.data_a[3]
data_a[4] => altsyncram_aup3:auto_generated.data_a[4]
data_a[5] => altsyncram_aup3:auto_generated.data_a[5]
data_a[6] => altsyncram_aup3:auto_generated.data_a[6]
data_a[7] => altsyncram_aup3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_aup3:auto_generated.address_a[0]
address_a[1] => altsyncram_aup3:auto_generated.address_a[1]
address_a[2] => altsyncram_aup3:auto_generated.address_a[2]
address_a[3] => altsyncram_aup3:auto_generated.address_a[3]
address_a[4] => altsyncram_aup3:auto_generated.address_a[4]
address_a[5] => altsyncram_aup3:auto_generated.address_a[5]
address_a[6] => altsyncram_aup3:auto_generated.address_a[6]
address_a[7] => altsyncram_aup3:auto_generated.address_a[7]
address_b[0] => altsyncram_aup3:auto_generated.address_b[0]
address_b[1] => altsyncram_aup3:auto_generated.address_b[1]
address_b[2] => altsyncram_aup3:auto_generated.address_b[2]
address_b[3] => altsyncram_aup3:auto_generated.address_b[3]
address_b[4] => altsyncram_aup3:auto_generated.address_b[4]
address_b[5] => altsyncram_aup3:auto_generated.address_b[5]
address_b[6] => altsyncram_aup3:auto_generated.address_b[6]
address_b[7] => altsyncram_aup3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aup3:auto_generated.clock0
clock1 => altsyncram_aup3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_aup3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aup3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aup3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aup3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aup3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aup3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aup3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aup3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:\U_DATA_MEM:3:U_DATA_MODULE|altsyncram:altsyncram_component|altsyncram_aup3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|mips_single|mux2:U_LUI_MUX
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
in0[0] => output.DATAB
in0[1] => output.DATAB
in0[2] => output.DATAB
in0[3] => output.DATAB
in0[4] => output.DATAB
in0[5] => output.DATAB
in0[6] => output.DATAB
in0[7] => output.DATAB
in0[8] => output.DATAB
in0[9] => output.DATAB
in0[10] => output.DATAB
in0[11] => output.DATAB
in0[12] => output.DATAB
in0[13] => output.DATAB
in0[14] => output.DATAB
in0[15] => output.DATAB
in0[16] => output.DATAB
in0[17] => output.DATAB
in0[18] => output.DATAB
in0[19] => output.DATAB
in0[20] => output.DATAB
in0[21] => output.DATAB
in0[22] => output.DATAB
in0[23] => output.DATAB
in0[24] => output.DATAB
in0[25] => output.DATAB
in0[26] => output.DATAB
in0[27] => output.DATAB
in0[28] => output.DATAB
in0[29] => output.DATAB
in0[30] => output.DATAB
in0[31] => output.DATAB
in1[0] => output.DATAA
in1[1] => output.DATAA
in1[2] => output.DATAA
in1[3] => output.DATAA
in1[4] => output.DATAA
in1[5] => output.DATAA
in1[6] => output.DATAA
in1[7] => output.DATAA
in1[8] => output.DATAA
in1[9] => output.DATAA
in1[10] => output.DATAA
in1[11] => output.DATAA
in1[12] => output.DATAA
in1[13] => output.DATAA
in1[14] => output.DATAA
in1[15] => output.DATAA
in1[16] => output.DATAA
in1[17] => output.DATAA
in1[18] => output.DATAA
in1[19] => output.DATAA
in1[20] => output.DATAA
in1[21] => output.DATAA
in1[22] => output.DATAA
in1[23] => output.DATAA
in1[24] => output.DATAA
in1[25] => output.DATAA
in1[26] => output.DATAA
in1[27] => output.DATAA
in1[28] => output.DATAA
in1[29] => output.DATAA
in1[30] => output.DATAA
in1[31] => output.DATAA
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|mux2:U_PC2REG31_MUX
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
in0[0] => output.DATAB
in0[1] => output.DATAB
in0[2] => output.DATAB
in0[3] => output.DATAB
in0[4] => output.DATAB
in0[5] => output.DATAB
in0[6] => output.DATAB
in0[7] => output.DATAB
in0[8] => output.DATAB
in0[9] => output.DATAB
in0[10] => output.DATAB
in0[11] => output.DATAB
in0[12] => output.DATAB
in0[13] => output.DATAB
in0[14] => output.DATAB
in0[15] => output.DATAB
in0[16] => output.DATAB
in0[17] => output.DATAB
in0[18] => output.DATAB
in0[19] => output.DATAB
in0[20] => output.DATAB
in0[21] => output.DATAB
in0[22] => output.DATAB
in0[23] => output.DATAB
in0[24] => output.DATAB
in0[25] => output.DATAB
in0[26] => output.DATAB
in0[27] => output.DATAB
in0[28] => output.DATAB
in0[29] => output.DATAB
in0[30] => output.DATAB
in0[31] => output.DATAB
in1[0] => output.DATAA
in1[1] => output.DATAA
in1[2] => output.DATAA
in1[3] => output.DATAA
in1[4] => output.DATAA
in1[5] => output.DATAA
in1[6] => output.DATAA
in1[7] => output.DATAA
in1[8] => output.DATAA
in1[9] => output.DATAA
in1[10] => output.DATAA
in1[11] => output.DATAA
in1[12] => output.DATAA
in1[13] => output.DATAA
in1[14] => output.DATAA
in1[15] => output.DATAA
in1[16] => output.DATAA
in1[17] => output.DATAA
in1[18] => output.DATAA
in1[19] => output.DATAA
in1[20] => output.DATAA
in1[21] => output.DATAA
in1[22] => output.DATAA
in1[23] => output.DATAA
in1[24] => output.DATAA
in1[25] => output.DATAA
in1[26] => output.DATAA
in1[27] => output.DATAA
in1[28] => output.DATAA
in1[29] => output.DATAA
in1[30] => output.DATAA
in1[31] => output.DATAA
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_single|mux2:U_MEM2REG_MUX
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
in0[0] => output.DATAB
in0[1] => output.DATAB
in0[2] => output.DATAB
in0[3] => output.DATAB
in0[4] => output.DATAB
in0[5] => output.DATAB
in0[6] => output.DATAB
in0[7] => output.DATAB
in0[8] => output.DATAB
in0[9] => output.DATAB
in0[10] => output.DATAB
in0[11] => output.DATAB
in0[12] => output.DATAB
in0[13] => output.DATAB
in0[14] => output.DATAB
in0[15] => output.DATAB
in0[16] => output.DATAB
in0[17] => output.DATAB
in0[18] => output.DATAB
in0[19] => output.DATAB
in0[20] => output.DATAB
in0[21] => output.DATAB
in0[22] => output.DATAB
in0[23] => output.DATAB
in0[24] => output.DATAB
in0[25] => output.DATAB
in0[26] => output.DATAB
in0[27] => output.DATAB
in0[28] => output.DATAB
in0[29] => output.DATAB
in0[30] => output.DATAB
in0[31] => output.DATAB
in1[0] => output.DATAA
in1[1] => output.DATAA
in1[2] => output.DATAA
in1[3] => output.DATAA
in1[4] => output.DATAA
in1[5] => output.DATAA
in1[6] => output.DATAA
in1[7] => output.DATAA
in1[8] => output.DATAA
in1[9] => output.DATAA
in1[10] => output.DATAA
in1[11] => output.DATAA
in1[12] => output.DATAA
in1[13] => output.DATAA
in1[14] => output.DATAA
in1[15] => output.DATAA
in1[16] => output.DATAA
in1[17] => output.DATAA
in1[18] => output.DATAA
in1[19] => output.DATAA
in1[20] => output.DATAA
in1[21] => output.DATAA
in1[22] => output.DATAA
in1[23] => output.DATAA
in1[24] => output.DATAA
in1[25] => output.DATAA
in1[26] => output.DATAA
in1[27] => output.DATAA
in1[28] => output.DATAA
in1[29] => output.DATAA
in1[30] => output.DATAA
in1[31] => output.DATAA
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


