.model REG_1bit_re
.inputs A
.outputs OUT

.latch A OUT re NIL 0
.end

