head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.8
	binutils-2_24-branchpoint:1.2
	binutils-2_21_1:1.1
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.6
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.4
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.2
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.2
	binutils-2_21-branchpoint:1.1
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2011.04.19.07.27.30;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	2010.06.09.15.11.51;	author mgretton;	state Exp;
branches;
next	;


desc
@@


1.2
log
@	* gas/arm/arch7.s: Fix typo basepri_max should be basepri_mask.
	* gas/arm/mrs-msr-thumb-v7e-m.s: Likewise.
	* gas/arm/arch7.d: Update expected disassembly.
	* gas/arm/attr-march-armv7.d: Remove Microcontroller tag.
	* gas/arm/blx-bad.d: Only run for ELF based targets.
	* gas/arm/mrs-msr-thumb-v6t2.d: Likewise.
	* gas/arm/vldm-arm.d: Likewise.
	* gas/arm/mrs-msr-thumb-v7-m.d: Likewise.
	Remove qualifiers from PSR and IAPSR regsiter names.
	* gas/arm/mrs-msr-thumb-v7e-m.d: Likewise.
	* gas/arm/thumb2_bcond.d: Update expected disassembly to allow for
	relaxing of branch insns.
	* gas/arm/thumb32.d: Fix whitespace problems in disassembly.

	* config/tc-arm.c (parse_psr): Use selected_cpu not cpu_variant to
	detect M-profile targets.
	(do_t_swi): Exclude v7 and higher variants from arm_ext_os test.
	(v7m_psrs): Fix typo: basepri_max should be basepri_mask.

	* arm-dis.c (psr_name): Revert previous delta.

	* arm.h (ARM_AEXT_V7_ARM): Remove ARM_EXT_OS from bitmask.
@
text
@# name: VFP VLDM and VSTM, ARM mode
# as: -mfpu=vfp3 
# source: vldm.s
# objdump: -dr --prefix-addresses --show-raw-insn
# This test is only valid on ELF based ports.
#not-target: *-*-*coff *-*-pe *-*-wince *-*-*aout* *-*-netbsd *-*-riscix*

.*: +file format .*arm.*

Disassembly of section .text:
0[0-9a-f]+ <[^>]+> ec9f0b04 	vldmia	pc, {d0-d1}
0[0-9a-f]+ <[^>]+> ea000003 	b	00000018 <bar>
0[0-9a-f]+ <[^>]+> 00000000 	.word	0x00000000
0[0-9a-f]+ <[^>]+> 3ff00000 	.word	0x3ff00000
0[0-9a-f]+ <[^>]+> 9999999a 	.word	0x9999999a
0[0-9a-f]+ <[^>]+> 3ff19999 	.word	0x3ff19999
0[0-9a-f]+ <[^>]+> ec8f0b04 	vstmia	pc, {d0-d1}
0[0-9a-f]+ <[^>]+> ea000003 	b	00000030 <foo2>
0[0-9a-f]+ <[^>]+> 00000000 	.word	0x00000000
0[0-9a-f]+ <[^>]+> 3ff00000 	.word	0x3ff00000
0[0-9a-f]+ <[^>]+> 9999999a 	.word	0x9999999a
0[0-9a-f]+ <[^>]+> 3ff19999 	.word	0x3ff19999
0[0-9a-f]+ <[^>]+> e1a00000 	nop.*
0[0-9a-f]+ <[^>]+> e1a00000 	nop.*
@


1.1
log
@	* gas/config/tc-arm.c (operand_parse_code): Add OP_RRnpctw enum
	value.
	(parse_operands): Add support for OP_RRnpctw.
	(insns): Update floating-point load/store multiples so the
	first register is of type OP_RRnpctw.
	* gas/testsuite/gas/arm/vldm-arm.d: New test.
	* gas/testsuite/gas/arm/vldm-thumb-bad.d: Likewise.
	* gas/testsuite/gas/arm/vldm-thumb-bad.l: Likewise.
	* gas/testsuite/gas/arm/vldm.s: Likewise.
	* gas/testsuite/gas/arm/vldmw-arm-bad.d: Likewise.
	* gas/testsuite/gas/arm/vldmw-bad.l: Likewise.
	* gas/testsuite/gad/arm-vldmw-bad.s: Likewise.
	* gas/testsuite/gas/arm/vldmw-thumb-bad.d: Likewise.
@
text
@d5 2
@

