# RTL- GDSII Training And Internship By VLSI EXPERT
### 1. RTL - GDSII of four bit full adder design :
   - [RTL Description](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/blob/main/RTL-GDSII_Full_adder/RTL_DESCRIPTION.md).
   - [RTL Code debugging and testbench simulation using Synopsys VCS  and VERDI](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/blob/main/RTL-GDSII_Full_adder/RTL_Testbench_simulation.md).
   - [Code Coverage and functional Coverage ](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/blob/main/RTL-GDSII_Full_adder/Coverage.md).
   - [System Verilog Methodology (SVM) ](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/blob/main/RTL-GDSII_Full_adder/SVM.md).
   - [Linting Using Synopsys Spyglass](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/tree/main/RTL-GDSII_Full_adder).
   - [Logical Synthesis of four bit full adder design using Synopsys Design Compiler](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/blob/main/RTL-GDSII_Full_adder/Logic_Synthesis.md).
   - [Formal Verification Using Synopsys Formality](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/blob/main/RTL-GDSII_Full_adder/Formal_verification.md)
   - [Physical Design of four bit full adder design using Synopsys Integrated Circuit Compiler (ICC2)](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/tree/main/RTL-GDSII_Full_adder/Physical_Design).
       - [Design_Import](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/blob/main/RTL-GDSII_Full_adder/Physical_Design/Design_import.md).
       - [Floorplan](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/blob/main/RTL-GDSII_Full_adder/Physical_Design/Floorplan.md).
       - [Powerplan](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/blob/main/RTL-GDSII_Full_adder/Physical_Design/Powerplan.md).
       - [Placement](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/blob/main/RTL-GDSII_Full_adder/Physical_Design/Placement.md).
       - [Clock_Tree_Synthesis](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/blob/main/RTL-GDSII_Full_adder/Physical_Design/Clock_tree_Synthesis.md).
       - [Routing](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/blob/main/RTL-GDSII_Full_adder/Physical_Design/Routing.md).
                   
   - [Viewing the FRAME view of the block using Synopsys Library Manager](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/blob/main/RTL-GDSII_Full_adder/Frame_view_library_manager.md).
