{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742723504122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742723504122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 23 16:51:43 2025 " "Processing started: Sun Mar 23 16:51:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742723504122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742723504122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off length_acummulator -c length_acummulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off length_acummulator -c length_acummulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742723504122 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1742723504437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/compress/stage2/stage2/src/word_length_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/compress/stage2/stage2/src/word_length_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 word_length_genetator " "Found entity 1: word_length_genetator" {  } { { "../src/word_length_generator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/word_length_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742723504468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742723504468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/compress/stage2/stage2/src/length_generation.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/compress/stage2/stage2/src/length_generation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 length_generation " "Found entity 1: length_generation" {  } { { "../src/length_generation.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/length_generation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742723504470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742723504470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/compress/stage2/stage2/src/length_accumulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/compress/stage2/stage2/src/length_accumulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 length_accumulator " "Found entity 1: length_accumulator" {  } { { "../src/length_accumulator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/length_accumulator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742723504472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742723504472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/compress/stage2/stage2/src/total_length_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/compress/stage2/stage2/src/total_length_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 total_length_generator " "Found entity 1: total_length_generator" {  } { { "../src/total_length_generator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/total_length_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742723504474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742723504474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "length_generation " "Elaborating entity \"length_generation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1742723504487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "length_accumulator length_accumulator:length_accumulator " "Elaborating entity \"length_accumulator\" for hierarchy \"length_accumulator:length_accumulator\"" {  } { { "../src/length_generation.sv" "length_accumulator" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/length_generation.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742723504493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 length_accumulator.sv(28) " "Verilog HDL assignment warning at length_accumulator.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "../src/length_accumulator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/length_accumulator.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1742723504493 "|length_generation|length_accumulator:length_accumulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 length_accumulator.sv(30) " "Verilog HDL assignment warning at length_accumulator.sv(30): truncated value with size 32 to match size of target (9)" {  } { { "../src/length_accumulator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/length_accumulator.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1742723504493 "|length_generation|length_accumulator:length_accumulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 length_accumulator.sv(39) " "Verilog HDL assignment warning at length_accumulator.sv(39): truncated value with size 32 to match size of target (7)" {  } { { "../src/length_accumulator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/length_accumulator.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1742723504493 "|length_generation|length_accumulator:length_accumulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 length_accumulator.sv(42) " "Verilog HDL assignment warning at length_accumulator.sv(42): truncated value with size 8 to match size of target (7)" {  } { { "../src/length_accumulator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/length_accumulator.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1742723504493 "|length_generation|length_accumulator:length_accumulator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "total_length_generator total_length_generator:total_length_generator " "Elaborating entity \"total_length_generator\" for hierarchy \"total_length_generator:total_length_generator\"" {  } { { "../src/length_generation.sv" "total_length_generator" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/length_generation.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742723504493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "word_length_genetator word_length_genetator:word_length_generator1 " "Elaborating entity \"word_length_genetator\" for hierarchy \"word_length_genetator:word_length_generator1\"" {  } { { "../src/length_generation.sv" "word_length_generator1" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/length_generation.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742723504497 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_shift_amount\[0\] GND " "Pin \"o_shift_amount\[0\]\" is stuck at GND" {  } { { "../src/length_generation.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/length_generation.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742723504686 "|length_generation|o_shift_amount[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1742723504686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1742723504767 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742723504767 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1742723504790 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1742723504790 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1742723504790 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1742723504790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742723504804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 23 16:51:44 2025 " "Processing ended: Sun Mar 23 16:51:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742723504804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742723504804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742723504804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742723504804 ""}
