#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 23 15:20:17 2020
# Process ID: 35880
# Current directory: C:/Users/ME/Vivado_Projects/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log nexysA7fpga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source nexysA7fpga.tcl -notrace
# Log file: C:/Users/ME/Vivado_Projects/project_1/project_1.runs/impl_1/nexysA7fpga.vdi
# Journal file: C:/Users/ME/Vivado_Projects/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source nexysA7fpga.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ME/OneDrive/Documents/School/PSU/Spring2020/ECE544/Projects/Project Source Files/ece544ip-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ME/OneDrive/Documents/School/PSU/Spring2020/ECE544/Projects/Project Source Files/vivado-library-v2019.1-1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 330.859 ; gain = 86.512
Command: link_design -top nexysA7fpga -part xc7a50tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodENC_0_1/embsys_PmodENC_0_1.dcp' for cell 'EMBSYS/PmodENC_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/embsys_PmodOLEDrgb_0_1.dcp' for cell 'EMBSYS/PmodOLEDrgb_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_gpio_0_1/embsys_axi_gpio_0_1.dcp' for cell 'EMBSYS/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_gpio_1_0/embsys_axi_gpio_1_0.dcp' for cell 'EMBSYS/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_timer_0_1/embsys_axi_timer_0_1.dcp' for cell 'EMBSYS/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_uartlite_0_1/embsys_axi_uartlite_0_1.dcp' for cell 'EMBSYS/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_clk_wiz_1_1/embsys_clk_wiz_1_1.dcp' for cell 'EMBSYS/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_fit_timer_0_1/embsys_fit_timer_0_1.dcp' for cell 'EMBSYS/fit_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_mdm_1_1/embsys_mdm_1_1.dcp' for cell 'EMBSYS/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_1/embsys_microblaze_0_1.dcp' for cell 'EMBSYS/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_1/embsys_microblaze_0_axi_intc_1.dcp' for cell 'EMBSYS/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_xlconcat_1/embsys_microblaze_0_xlconcat_1.dcp' for cell 'EMBSYS/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_nexys4IO_0_1/embsys_nexys4IO_0_1.dcp' for cell 'EMBSYS/nexys4IO_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_1/embsys_rst_clk_wiz_1_100M_1.dcp' for cell 'EMBSYS/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_xbar_1/embsys_xbar_1.dcp' for cell 'EMBSYS/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_dlmb_bram_if_cntlr_1/embsys_dlmb_bram_if_cntlr_1.dcp' for cell 'EMBSYS/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_dlmb_v10_1/embsys_dlmb_v10_1.dcp' for cell 'EMBSYS/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_ilmb_bram_if_cntlr_1/embsys_ilmb_bram_if_cntlr_1.dcp' for cell 'EMBSYS/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_ilmb_v10_1/embsys_ilmb_v10_1.dcp' for cell 'EMBSYS/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_lmb_bram_1/embsys_lmb_bram_1.dcp' for cell 'EMBSYS/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 835 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_1/embsys_microblaze_0_1.xdc] for cell 'EMBSYS/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_1/embsys_microblaze_0_1.xdc] for cell 'EMBSYS/microblaze_0/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0_board.xdc] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0_board.xdc] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0.xdc] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0.xdc] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1_board.xdc] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1_board.xdc] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1.xdc] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1.xdc] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_pmod_bridge_0_0/PmodOLEDrgb_pmod_bridge_0_0_board.xdc] for cell 'EMBSYS/PmodOLEDrgb_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_pmod_bridge_0_0/PmodOLEDrgb_pmod_bridge_0_0_board.xdc] for cell 'EMBSYS/PmodOLEDrgb_0/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/embsys_PmodOLEDrgb_0_1_board.xdc] for cell 'EMBSYS/PmodOLEDrgb_0/inst'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/embsys_PmodOLEDrgb_0_1_board.xdc] for cell 'EMBSYS/PmodOLEDrgb_0/inst'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_gpio_0_1/embsys_axi_gpio_0_1_board.xdc] for cell 'EMBSYS/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_gpio_0_1/embsys_axi_gpio_0_1_board.xdc] for cell 'EMBSYS/axi_gpio_0/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_gpio_0_1/embsys_axi_gpio_0_1.xdc] for cell 'EMBSYS/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_gpio_0_1/embsys_axi_gpio_0_1.xdc] for cell 'EMBSYS/axi_gpio_0/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_timer_0_1/embsys_axi_timer_0_1.xdc] for cell 'EMBSYS/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_timer_0_1/embsys_axi_timer_0_1.xdc] for cell 'EMBSYS/axi_timer_0/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_uartlite_0_1/embsys_axi_uartlite_0_1_board.xdc] for cell 'EMBSYS/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_uartlite_0_1/embsys_axi_uartlite_0_1_board.xdc] for cell 'EMBSYS/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_uartlite_0_1/embsys_axi_uartlite_0_1.xdc] for cell 'EMBSYS/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_uartlite_0_1/embsys_axi_uartlite_0_1.xdc] for cell 'EMBSYS/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_1/embsys_microblaze_0_axi_intc_1.xdc] for cell 'EMBSYS/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_1/embsys_microblaze_0_axi_intc_1.xdc] for cell 'EMBSYS/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_mdm_1_1/embsys_mdm_1_1.xdc] for cell 'EMBSYS/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_mdm_1_1/embsys_mdm_1_1.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1289.676 ; gain = 566.574
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_mdm_1_1/embsys_mdm_1_1.xdc] for cell 'EMBSYS/mdm_1/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_clk_wiz_1_1/embsys_clk_wiz_1_1_board.xdc] for cell 'EMBSYS/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_clk_wiz_1_1/embsys_clk_wiz_1_1_board.xdc] for cell 'EMBSYS/clk_wiz_1/inst'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_clk_wiz_1_1/embsys_clk_wiz_1_1.xdc] for cell 'EMBSYS/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_clk_wiz_1_1/embsys_clk_wiz_1_1.xdc:57]
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_clk_wiz_1_1/embsys_clk_wiz_1_1.xdc] for cell 'EMBSYS/clk_wiz_1/inst'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_1/embsys_rst_clk_wiz_1_100M_1_board.xdc] for cell 'EMBSYS/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_1/embsys_rst_clk_wiz_1_100M_1_board.xdc] for cell 'EMBSYS/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_1/embsys_rst_clk_wiz_1_100M_1.xdc] for cell 'EMBSYS/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_1/embsys_rst_clk_wiz_1_100M_1.xdc] for cell 'EMBSYS/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_dlmb_v10_1/embsys_dlmb_v10_1.xdc] for cell 'EMBSYS/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_dlmb_v10_1/embsys_dlmb_v10_1.xdc] for cell 'EMBSYS/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_ilmb_v10_1/embsys_ilmb_v10_1.xdc] for cell 'EMBSYS/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_ilmb_v10_1/embsys_ilmb_v10_1.xdc] for cell 'EMBSYS/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodENC_0_1/src/PmodENC_pmod_bridge_0_0/PmodENC_pmod_bridge_0_0_board.xdc] for cell 'EMBSYS/PmodENC_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodENC_0_1/src/PmodENC_pmod_bridge_0_0/PmodENC_pmod_bridge_0_0_board.xdc] for cell 'EMBSYS/PmodENC_0/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodENC_0_1/src/PmodENC_axi_gpio_0_0/PmodENC_axi_gpio_0_0_board.xdc] for cell 'EMBSYS/PmodENC_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodENC_0_1/src/PmodENC_axi_gpio_0_0/PmodENC_axi_gpio_0_0_board.xdc] for cell 'EMBSYS/PmodENC_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodENC_0_1/src/PmodENC_axi_gpio_0_0/PmodENC_axi_gpio_0_0.xdc] for cell 'EMBSYS/PmodENC_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodENC_0_1/src/PmodENC_axi_gpio_0_0/PmodENC_axi_gpio_0_0.xdc] for cell 'EMBSYS/PmodENC_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodENC_0_1/embsys_PmodENC_0_1_board.xdc] for cell 'EMBSYS/PmodENC_0/inst'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodENC_0_1/embsys_PmodENC_0_1_board.xdc] for cell 'EMBSYS/PmodENC_0/inst'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_gpio_1_0/embsys_axi_gpio_1_0_board.xdc] for cell 'EMBSYS/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_gpio_1_0/embsys_axi_gpio_1_0_board.xdc] for cell 'EMBSYS/axi_gpio_1/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_gpio_1_0/embsys_axi_gpio_1_0.xdc] for cell 'EMBSYS/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_gpio_1_0/embsys_axi_gpio_1_0.xdc] for cell 'EMBSYS/axi_gpio_1/U0'
Parsing XDC File [C:/Users/ME/Vivado_Projects/project_1/project_1.srcs/constrs_1/imports/A7-50t Constraint Files/Nexys-A7-50T-Master.xdc]
Finished Parsing XDC File [C:/Users/ME/Vivado_Projects/project_1/project_1.srcs/constrs_1/imports/A7-50t Constraint Files/Nexys-A7-50T-Master.xdc]
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0_clocks.xdc] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0_clocks.xdc:50]
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0_clocks.xdc] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_1/embsys_microblaze_0_axi_intc_1_clocks.xdc] for cell 'EMBSYS/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_1/embsys_microblaze_0_axi_intc_1_clocks.xdc] for cell 'EMBSYS/microblaze_0_axi_intc/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'nexysA7fpga'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_1/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 148 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances

35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1292.152 ; gain = 961.293
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1292.152 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1407dd7c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.774 . Memory (MB): peak = 1292.152 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23dfbb5a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1292.152 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f85fbec0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1292.152 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 29 cells and removed 113 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 24b5f1d66

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.152 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 823 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 24b5f1d66

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.152 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1c4bccb46

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.152 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 1c4bccb46

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.152 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: 16d0403e9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.152 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 24 modules.
INFO: [Opt 31-75] Optimized module 'embsys_PmodENC_0_1_address_decoder'.
INFO: [Opt 31-75] Optimized module 'embsys_PmodENC_0_1_slave_attachment'.
INFO: [Opt 31-75] Optimized module 'embsys_PmodOLEDrgb_0_1_qspi_mode_0_module'.
INFO: [Opt 31-75] Optimized module 'embsys_PmodOLEDrgb_0_1_slave_attachment'.
INFO: [Opt 31-75] Optimized module 'embsys_PmodOLEDrgb_0_1_slave_attachment__parameterized0'.
INFO: [Opt 31-75] Optimized module 'embsys_axi_gpio_0_1_address_decoder'.
INFO: [Opt 31-75] Optimized module 'embsys_axi_gpio_0_1_slave_attachment'.
INFO: [Opt 31-75] Optimized module 'embsys_axi_gpio_1_0__address_decoder'.
INFO: [Opt 31-75] Optimized module 'embsys_axi_gpio_1_0__slave_attachment'.
INFO: [Opt 31-75] Optimized module 'embsys_axi_timer_0_1_address_decoder'.
INFO: [Opt 31-75] Optimized module 'embsys_axi_timer_0_1_slave_attachment'.
INFO: [Opt 31-75] Optimized module 'embsys_axi_timer_0_1_timer_control'.
INFO: [Opt 31-75] Optimized module 'embsys_axi_uartlite_0_1_address_decoder'.
INFO: [Opt 31-75] Optimized module 'embsys_axi_uartlite_0_1_cntr_incr_decr_addn_f'.
INFO: [Opt 31-75] Optimized module 'embsys_axi_uartlite_0_1_uartlite_tx'.
INFO: [Opt 31-75] Optimized module 'embsys_microblaze_0_1_Decode_gti'.
INFO: [Opt 31-75] Optimized module 'embsys_microblaze_0_1_Operand_Select_gti'.
INFO: [Opt 31-75] Optimized module 'embsys_microblaze_0_axi_intc_1_address_decoder'.
INFO: [Opt 31-75] Optimized module 'embsys_microblaze_0_axi_intc_1_intc_core'.
INFO: [Opt 31-75] Optimized module 'embsys_microblaze_0_axi_intc_1_slave_attachment'.
INFO: [Opt 31-75] Optimized module 'embsys_nexys4IO_0_1_nexys4IO_v2_0_S00_AXI'.
INFO: [Opt 31-75] Optimized module 'embsys_xbar_1__axi_crossbar_v2_1_18_addr_arbiter_sasd'.
INFO: [Opt 31-75] Optimized module 'embsys_xbar_1__axi_crossbar_v2_1_18_splitter'.
INFO: [Opt 31-75] Optimized module 'embsys_xbar_1__axi_register_slice_v2_1_17_axic_register_slice'.
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: e8b5d169

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1292.152 ; gain = 0.000
INFO: [Opt 31-389] Phase Resynthesis created 1424 cells and removed 1517 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: e8b5d169

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1292.152 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1292.152 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13cebb025

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1292.152 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.095 | TNS=-9.284 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 13cebb025

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1529.828 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13cebb025

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1529.828 ; gain = 237.676

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13cebb025

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1529.828 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1529.828 ; gain = 237.676
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1529.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ME/Vivado_Projects/project_1/project_1.runs/impl_1/nexysA7fpga_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nexysA7fpga_drc_opted.rpt -pb nexysA7fpga_drc_opted.pb -rpx nexysA7fpga_drc_opted.rpx
Command: report_drc -file nexysA7fpga_drc_opted.rpt -pb nexysA7fpga_drc_opted.pb -rpx nexysA7fpga_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ME/Vivado_Projects/project_1/project_1.runs/impl_1/nexysA7fpga_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive EarlyBlockPlacement
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'EarlyBlockPlacement' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1529.828 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 90910e0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1529.828 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1501b849e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 143cce6e1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 143cce6e1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1529.828 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 143cce6e1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d336441c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1529.828 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout             |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: ad7d9f0c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1529.828 ; gain = 0.000
Phase 2 Global Placement | Checksum: 19d998536

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19d998536

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14ef2a734

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b5dd9de6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15c7cd519

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 15c7cd519

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 184712cfd

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 19b4c630b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1e6f9979e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1e6f9979e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 151fd3f41

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1529.828 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 151fd3f41

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11a47aea7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11a47aea7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 1529.828 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.163. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 252b74829

Time (s): cpu = 00:01:24 ; elapsed = 00:01:12 . Memory (MB): peak = 1529.828 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 252b74829

Time (s): cpu = 00:01:24 ; elapsed = 00:01:13 . Memory (MB): peak = 1529.828 ; gain = 0.000
Post Placement Optimization Initialization | Checksum: 28e008e1e
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.326. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22022ff0b

Time (s): cpu = 00:02:19 ; elapsed = 00:02:14 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22022ff0b

Time (s): cpu = 00:02:19 ; elapsed = 00:02:14 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 25693bb33

Time (s): cpu = 00:02:19 ; elapsed = 00:02:14 . Memory (MB): peak = 1529.828 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25693bb33

Time (s): cpu = 00:02:19 ; elapsed = 00:02:14 . Memory (MB): peak = 1529.828 ; gain = 0.000
Ending Placer Task | Checksum: 174f63c8b

Time (s): cpu = 00:02:19 ; elapsed = 00:02:14 . Memory (MB): peak = 1529.828 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:21 ; elapsed = 00:02:16 . Memory (MB): peak = 1529.828 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1529.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ME/Vivado_Projects/project_1/project_1.runs/impl_1/nexysA7fpga_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file nexysA7fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1529.828 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file nexysA7fpga_utilization_placed.rpt -pb nexysA7fpga_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1529.828 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file nexysA7fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1529.828 ; gain = 0.000
Command: phys_opt_design -directive AlternateFlowWithRetiming
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AlternateFlowWithRetiming
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1529.828 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.326 | TNS=-6.320 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f9a38160

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.828 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.326 | TNS=-6.320 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 1f9a38160

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 35 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Blue.  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Blue_INST_0
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg_n_0_[0].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[0]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Blue_INST_0_i_1_n_0.  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Blue_INST_0_i_1
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Blue_INST_0_i_2_n_0.  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Blue_INST_0_i_2
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Blue_INST_0_i_3_n_0.  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Blue_INST_0_i_3
INFO: [Physopt 32-663] Processed net pwdet0/ff_0/Q[1].  Re-placed instance pwdet0/ff_0/q_reg[1]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Red.  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Red_INST_0
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/rgb1_reddc[0].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[16]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Red_INST_0_i_1_n_0.  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Red_INST_0_i_1
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Red_INST_0_i_2_n_0.  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Red_INST_0_i_2
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Red_INST_0_i_3_n_0.  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Red_INST_0_i_3
INFO: [Physopt 32-662] Processed net pwdet0/ff_0/Q[2].  Did not re-place instance pwdet0/ff_0/q_reg[2]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg_n_0_[1].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[1]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Green.  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Green_INST_0
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/rgb1_greendc[0].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[8]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Green_INST_0_i_1_n_0.  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Green_INST_0_i_1
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Green_INST_0_i_2_n_0.  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Green_INST_0_i_2
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Green_INST_0_i_3_n_0.  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Green_INST_0_i_3
INFO: [Physopt 32-662] Processed net pwdet0/ff_0/Q[0].  Did not re-place instance pwdet0/ff_0/q_reg[0]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/rgb1_reddc[1].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[17]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg_n_0_[2].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[2]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg_n_0_[3].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[3]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/rgb1_greendc[1].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[9]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg_n_0_[4].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[4]
INFO: [Physopt 32-663] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg_n_0_[5].  Re-placed instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[5]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/rgb1_reddc[2].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[18]
INFO: [Physopt 32-663] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg3__0[0].  Re-placed instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg3_reg[0]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/rgb1_greendc[3].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[11]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/rgb1_reddc[3].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[19]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/rgb1_greendc[2].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[10]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg_n_0_[6].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[6]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/rgb1_greendc[4].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[12]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/rgb1_reddc[4].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[20]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/rgb1_reddc[5].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[21]
INFO: [Physopt 32-662] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/rgb1_greendc[5].  Did not re-place instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg[13]
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.303 | TNS=-6.297 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1529.828 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 1856c5024

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1529.828 ; gain = 0.000
Phase 4 Rewire | Checksum: 1856c5024

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 5 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Blue was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg_n_0_[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/rgb1_reddc[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1529.828 ; gain = 0.000
Phase 5 Critical Cell Optimization | Checksum: 1680e8ec9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1680e8ec9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1680e8ec9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1680e8ec9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1680e8ec9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 10 Retime Optimization
INFO: [Physopt 32-203] No nets found for retiming optimization.
Phase 10 Retime Optimization | Checksum: 1680e8ec9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 11 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 8 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 2 nets.  Swapped 30 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 30 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.236 | TNS=-5.998 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1529.828 ; gain = 0.000
Phase 11 Critical Pin Optimization | Checksum: 1680e8ec9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 12 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 12 Very High Fanout Optimization | Checksum: 1680e8ec9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 13 BRAM Enable Optimization
Phase 13 BRAM Enable Optimization | Checksum: 1680e8ec9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1529.828 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1529.828 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.236 | TNS=-5.998 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.023  |          0.023  |            0  |              0  |                     3  |           0  |           1  |  00:00:02  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.067  |          0.299  |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.090  |          0.322  |            0  |              0  |                     5  |           0  |          12  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 1ce842469

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1529.828 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
200 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1529.828 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1529.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ME/Vivado_Projects/project_1/project_1.runs/impl_1/nexysA7fpga_physopt.dcp' has been generated.
Command: route_design -directive AlternateCLBRouting
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AlternateCLBRouting'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c9a30857 ConstDB: 0 ShapeSum: 588679fb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a2e24ff5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1529.828 ; gain = 0.000
Post Restoration Checksum: NetGraph: bdddd86 NumContArr: 9704726f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a2e24ff5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a2e24ff5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a2e24ff5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1529.828 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fe958bb8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1529.828 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.205 | TNS=-5.943 | WHS=-0.333 | THS=-263.215|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 137cc930f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1529.828 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.205 | TNS=-5.937 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 158e6f42d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1529.828 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1d0e9fc50

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cceca0b7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1529.828 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 687
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.878 | TNS=-8.221 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c3a40dcd

Time (s): cpu = 00:11:53 ; elapsed = 00:06:43 . Memory (MB): peak = 1567.199 ; gain = 37.371

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.352 | TNS=-9.200 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 230ab6741

Time (s): cpu = 00:17:58 ; elapsed = 00:12:06 . Memory (MB): peak = 1574.238 ; gain = 44.410
Phase 4 Rip-up And Reroute | Checksum: 230ab6741

Time (s): cpu = 00:17:58 ; elapsed = 00:12:06 . Memory (MB): peak = 1574.238 ; gain = 44.410

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b8e4c58c

Time (s): cpu = 00:17:59 ; elapsed = 00:12:07 . Memory (MB): peak = 1574.238 ; gain = 44.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.878 | TNS=-8.221 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17944c225

Time (s): cpu = 00:17:59 ; elapsed = 00:12:07 . Memory (MB): peak = 1574.238 ; gain = 44.410

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17944c225

Time (s): cpu = 00:17:59 ; elapsed = 00:12:07 . Memory (MB): peak = 1574.238 ; gain = 44.410
Phase 5 Delay and Skew Optimization | Checksum: 17944c225

Time (s): cpu = 00:17:59 ; elapsed = 00:12:07 . Memory (MB): peak = 1574.238 ; gain = 44.410

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13ae6f992

Time (s): cpu = 00:18:00 ; elapsed = 00:12:08 . Memory (MB): peak = 1574.238 ; gain = 44.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.878 | TNS=-8.221 | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d7b3fc75

Time (s): cpu = 00:18:00 ; elapsed = 00:12:08 . Memory (MB): peak = 1574.238 ; gain = 44.410
Phase 6 Post Hold Fix | Checksum: 1d7b3fc75

Time (s): cpu = 00:18:00 ; elapsed = 00:12:08 . Memory (MB): peak = 1574.238 ; gain = 44.410

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1cb29539b

Time (s): cpu = 00:18:02 ; elapsed = 00:12:09 . Memory (MB): peak = 1574.238 ; gain = 44.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.878 | TNS=-8.221 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1cb29539b

Time (s): cpu = 00:18:02 ; elapsed = 00:12:09 . Memory (MB): peak = 1574.238 ; gain = 44.410

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.84884 %
  Global Horizontal Routing Utilization  = 3.47176 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1cb29539b

Time (s): cpu = 00:18:02 ; elapsed = 00:12:09 . Memory (MB): peak = 1574.238 ; gain = 44.410

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1cb29539b

Time (s): cpu = 00:18:03 ; elapsed = 00:12:09 . Memory (MB): peak = 1574.238 ; gain = 44.410

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 136d1ef4d

Time (s): cpu = 00:18:03 ; elapsed = 00:12:10 . Memory (MB): peak = 1574.238 ; gain = 44.410

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1574.238 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.817. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: d8f728d2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1574.238 ; gain = 0.000
Phase 11 Incr Placement Change | Checksum: 136d1ef4d

Time (s): cpu = 00:18:21 ; elapsed = 00:12:26 . Memory (MB): peak = 1574.238 ; gain = 44.410

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: b6a616d7

Time (s): cpu = 00:18:24 ; elapsed = 00:12:29 . Memory (MB): peak = 1574.238 ; gain = 44.410
Post Restoration Checksum: NetGraph: afb2b8c5 NumContArr: 125d5fba Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: c210187f

Time (s): cpu = 00:18:25 ; elapsed = 00:12:30 . Memory (MB): peak = 1574.238 ; gain = 44.410

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: c210187f

Time (s): cpu = 00:18:25 ; elapsed = 00:12:30 . Memory (MB): peak = 1574.238 ; gain = 44.410

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: b1766ec5

Time (s): cpu = 00:18:25 ; elapsed = 00:12:30 . Memory (MB): peak = 1574.238 ; gain = 44.410
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1569ffd4b

Time (s): cpu = 00:18:33 ; elapsed = 00:12:35 . Memory (MB): peak = 1574.238 ; gain = 44.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.825 | TNS=-7.842 | WHS=-0.856 | THS=-268.693|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 16fbe2ba8

Time (s): cpu = 00:18:37 ; elapsed = 00:12:38 . Memory (MB): peak = 1574.238 ; gain = 44.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.825 | TNS=-7.832 | WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 101bba833

Time (s): cpu = 00:18:37 ; elapsed = 00:12:38 . Memory (MB): peak = 1574.238 ; gain = 44.410
Phase 13 Router Initialization | Checksum: 14ca553d8

Time (s): cpu = 00:18:38 ; elapsed = 00:12:38 . Memory (MB): peak = 1574.238 ; gain = 44.410

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 1e0bf9718

Time (s): cpu = 00:18:38 ; elapsed = 00:12:38 . Memory (MB): peak = 1574.238 ; gain = 44.410

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.822 | TNS=-8.041 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 17f5c1e9c

Time (s): cpu = 00:20:01 ; elapsed = 00:13:22 . Memory (MB): peak = 1575.375 ; gain = 45.547

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.171 | TNS=-8.684 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: f041f2c6

Time (s): cpu = 00:20:07 ; elapsed = 00:13:27 . Memory (MB): peak = 1575.375 ; gain = 45.547
Phase 15 Rip-up And Reroute | Checksum: f041f2c6

Time (s): cpu = 00:20:07 ; elapsed = 00:13:27 . Memory (MB): peak = 1575.375 ; gain = 45.547

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 66dcbc41

Time (s): cpu = 00:20:08 ; elapsed = 00:13:27 . Memory (MB): peak = 1575.375 ; gain = 45.547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.822 | TNS=-8.041 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 8e575423

Time (s): cpu = 00:20:08 ; elapsed = 00:13:27 . Memory (MB): peak = 1575.375 ; gain = 45.547

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 8e575423

Time (s): cpu = 00:20:09 ; elapsed = 00:13:27 . Memory (MB): peak = 1575.375 ; gain = 45.547
Phase 16 Delay and Skew Optimization | Checksum: 8e575423

Time (s): cpu = 00:20:09 ; elapsed = 00:13:27 . Memory (MB): peak = 1575.375 ; gain = 45.547

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: fe08a610

Time (s): cpu = 00:20:10 ; elapsed = 00:13:28 . Memory (MB): peak = 1575.375 ; gain = 45.547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.822 | TNS=-8.041 | WHS=0.015  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: a9f20806

Time (s): cpu = 00:20:10 ; elapsed = 00:13:28 . Memory (MB): peak = 1575.375 ; gain = 45.547
Phase 17 Post Hold Fix | Checksum: a9f20806

Time (s): cpu = 00:20:10 ; elapsed = 00:13:28 . Memory (MB): peak = 1575.375 ; gain = 45.547

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 156423d54

Time (s): cpu = 00:20:12 ; elapsed = 00:13:29 . Memory (MB): peak = 1575.375 ; gain = 45.547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.822 | TNS=-8.041 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 156423d54

Time (s): cpu = 00:20:12 ; elapsed = 00:13:29 . Memory (MB): peak = 1575.375 ; gain = 45.547

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.86933 %
  Global Horizontal Routing Utilization  = 3.48751 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 19 Route finalize | Checksum: 156423d54

Time (s): cpu = 00:20:12 ; elapsed = 00:13:29 . Memory (MB): peak = 1575.375 ; gain = 45.547

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 156423d54

Time (s): cpu = 00:20:12 ; elapsed = 00:13:29 . Memory (MB): peak = 1575.375 ; gain = 45.547

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1a836a274

Time (s): cpu = 00:20:13 ; elapsed = 00:13:30 . Memory (MB): peak = 1575.375 ; gain = 45.547

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-2.817 | TNS=-8.029 | WHS=0.018  | THS=0.000  |

WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 1501f0dbd

Time (s): cpu = 00:20:18 ; elapsed = 00:13:33 . Memory (MB): peak = 1575.375 ; gain = 45.547
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:20:18 ; elapsed = 00:13:33 . Memory (MB): peak = 1575.375 ; gain = 45.547

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
227 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:20:21 ; elapsed = 00:13:35 . Memory (MB): peak = 1575.375 ; gain = 45.547
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1575.375 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ME/Vivado_Projects/project_1/project_1.runs/impl_1/nexysA7fpga_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nexysA7fpga_drc_routed.rpt -pb nexysA7fpga_drc_routed.pb -rpx nexysA7fpga_drc_routed.rpx
Command: report_drc -file nexysA7fpga_drc_routed.rpt -pb nexysA7fpga_drc_routed.pb -rpx nexysA7fpga_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ME/Vivado_Projects/project_1/project_1.runs/impl_1/nexysA7fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file nexysA7fpga_methodology_drc_routed.rpt -pb nexysA7fpga_methodology_drc_routed.pb -rpx nexysA7fpga_methodology_drc_routed.rpx
Command: report_methodology -file nexysA7fpga_methodology_drc_routed.rpt -pb nexysA7fpga_methodology_drc_routed.pb -rpx nexysA7fpga_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ME/Vivado_Projects/project_1/project_1.runs/impl_1/nexysA7fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1575.375 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file nexysA7fpga_power_routed.rpt -pb nexysA7fpga_power_summary_routed.pb -rpx nexysA7fpga_power_routed.rpx
Command: report_power -file nexysA7fpga_power_routed.rpt -pb nexysA7fpga_power_summary_routed.pb -rpx nexysA7fpga_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
239 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1575.375 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file nexysA7fpga_route_status.rpt -pb nexysA7fpga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file nexysA7fpga_timing_summary_routed.rpt -pb nexysA7fpga_timing_summary_routed.pb -rpx nexysA7fpga_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file nexysA7fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file nexysA7fpga_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file nexysA7fpga_bus_skew_routed.rpt -pb nexysA7fpga_bus_skew_routed.pb -rpx nexysA7fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design -directive ExploreWithAggressiveHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithAggressiveHoldFix
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1575.375 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.817 | TNS=-8.029 | WHS=0.018 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1977f7d11

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1575.375 ; gain = 0.000
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.817 | TNS=-8.029 | WHS=0.018 | THS=0.000 |
INFO: [Physopt 32-702] Processed net pwdet0/ff_0/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Blue. Critial path length was reduced through logic transformation on cell EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Blue_INST_0_comp.
INFO: [Physopt 32-735] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Blue_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.783 | TNS=-7.869 | WHS=0.018 | THS=0.000 |
INFO: [Physopt 32-702] Processed net pwdet0/ff_0/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/rgb1_greendc[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Green_INST_0_i_1_n_0.  Re-placed instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Green_INST_0_i_1
INFO: [Physopt 32-735] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Green_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.698 | TNS=-7.783 | WHS=0.018 | THS=0.000 |
INFO: [Physopt 32-702] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Green_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Green_INST_0_i_1_n_0. Critial path length was reduced through logic transformation on cell EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Green_INST_0_i_1_comp.
INFO: [Physopt 32-735] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Green_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.657 | TNS=-7.501 | WHS=0.018 | THS=0.000 |
INFO: [Physopt 32-663] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg3__0[0].  Re-placed instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg3_reg[0]
INFO: [Physopt 32-735] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg3__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.592 | TNS=-7.436 | WHS=0.018 | THS=0.000 |
INFO: [Physopt 32-702] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Blue_INST_0_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Blue.  Re-placed instance EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Blue_INST_0_comp
INFO: [Physopt 32-735] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Blue. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.429 | TNS=-7.140 | WHS=0.018 | THS=0.000 |
INFO: [Physopt 32-702] Processed net pwdet0/ff_0/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg3__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Red. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwdet0/ff_0/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg3__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/RGB1B/RGB1_Red. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.429 | TNS=-7.140 | WHS=0.018 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 1977f7d11

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 1667.887 ; gain = 92.512

Phase 3 Hold Fix Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.429 | TNS=-7.140 | WHS=0.018 | THS=0.000 |
INFO: [Physopt 32-45] Identified 30 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 13 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 13 buffers.

INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.429 | TNS=-7.140 | WHS=0.018 | THS=0.000 |
Phase 3 Hold Fix Optimization | Checksum: 1977f7d11

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 1667.887 ; gain = 92.512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1667.887 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-2.429 | TNS=-7.140 | WHS=0.018 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.387  |          0.889  |            0  |              0  |                     5  |           0  |           1  |  00:00:45  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.000  |          0.000  |          13  |          0  |              13  |           0  |           1  |  00:00:07  |
|  Total                      |          0.000  |          0.000  |          13  |          0  |              13  |           0  |           1  |  00:00:07  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 1977f7d11

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 1667.887 ; gain = 92.512
INFO: [Common 17-83] Releasing license: Implementation
292 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:56 . Memory (MB): peak = 1667.887 ; gain = 92.512
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1667.887 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ME/Vivado_Projects/project_1/project_1.runs/impl_1/nexysA7fpga_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file nexysA7fpga_timing_summary_postroute_physopted.rpt -pb nexysA7fpga_timing_summary_postroute_physopted.pb -rpx nexysA7fpga_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file nexysA7fpga_bus_skew_postroute_physopted.rpt -pb nexysA7fpga_bus_skew_postroute_physopted.pb -rpx nexysA7fpga_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force nexysA7fpga.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodoledrgb_out_pin1_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodoledrgb_out_pin4_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net pwdet0/counter_reset_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin pwdet0/counter_reset_reg[1]_i_2/O, cell pwdet0/counter_reset_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwdet0/pdc_inferred__0/i__n_0 is a gated clock net sourced by a combinational pin pwdet0/pdc_inferred__0/i_/O, cell pwdet0/pdc_inferred__0/i_. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./nexysA7fpga.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
310 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1966.227 ; gain = 298.340
INFO: [Common 17-206] Exiting Vivado at Thu Apr 23 15:39:54 2020...
