<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="34" />
   <name preferredWidth="229" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="175" />
   <clocksource preferredWidth="174" />
   <frequency preferredWidth="155" />
  </columns>
 </clocktable>
 <window width="1100" height="800" x="0" y="0" />
 <library
   expandedCategories="Project,Library,Library/DSP,Library/DSP/Video and Image Processing" />
 <hdlexample language="VERILOG" />
</preferences>
