<stg><name>myproject</name>


<trans_list>

<trans id="1842" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1845" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1846" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1848" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1849" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1852" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1854" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1855" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1856" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1859" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1860" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1861" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1862" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1863" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1864" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1865" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1866" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1867" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1868" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="16" op_0_bw="64">
<![CDATA[
:15  %layer2_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_0_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="16" op_0_bw="64">
<![CDATA[
:18  %layer2_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_1_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="16" op_0_bw="64">
<![CDATA[
:21  %layer2_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_2_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="16" op_0_bw="64">
<![CDATA[
:24  %layer2_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_3_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="16" op_0_bw="64">
<![CDATA[
:27  %layer2_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_4_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="16" op_0_bw="64">
<![CDATA[
:30  %layer2_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_5_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="16" op_0_bw="64">
<![CDATA[
:33  %layer2_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_6_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="16" op_0_bw="64">
<![CDATA[
:36  %layer2_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_7_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="16" op_0_bw="64">
<![CDATA[
:39  %layer2_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_8_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="16" op_0_bw="64">
<![CDATA[
:42  %layer2_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_9_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="16" op_0_bw="64">
<![CDATA[
:45  %layer2_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_10_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="16" op_0_bw="64">
<![CDATA[
:48  %layer2_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_11_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="16" op_0_bw="64">
<![CDATA[
:51  %layer2_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_12_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="16" op_0_bw="64">
<![CDATA[
:54  %layer2_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_13_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="16" op_0_bw="64">
<![CDATA[
:57  %layer2_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_14_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="16" op_0_bw="64">
<![CDATA[
:60  %layer2_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_15_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="16" op_0_bw="64">
<![CDATA[
:63  %layer2_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_16_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="16" op_0_bw="64">
<![CDATA[
:66  %layer2_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_17_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="16" op_0_bw="64">
<![CDATA[
:69  %layer2_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_18_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="16" op_0_bw="64">
<![CDATA[
:72  %layer2_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_19_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="16" op_0_bw="64">
<![CDATA[
:75  %layer2_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_20_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="16" op_0_bw="64">
<![CDATA[
:78  %layer2_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_21_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="16" op_0_bw="64">
<![CDATA[
:81  %layer2_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_22_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="16" op_0_bw="64">
<![CDATA[
:84  %layer2_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_23_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="16" op_0_bw="64">
<![CDATA[
:87  %layer2_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_24_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="16" op_0_bw="64">
<![CDATA[
:90  %layer2_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_25_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="16" op_0_bw="64">
<![CDATA[
:93  %layer2_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_26_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="16" op_0_bw="64">
<![CDATA[
:96  %layer2_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_27_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="16" op_0_bw="64">
<![CDATA[
:99  %layer2_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_28_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="16" op_0_bw="64">
<![CDATA[
:102  %layer2_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_29_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="16" op_0_bw="64">
<![CDATA[
:105  %layer2_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_30_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="16" op_0_bw="64">
<![CDATA[
:108  %layer2_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_31_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="16" op_0_bw="64">
<![CDATA[
:111  %layer3_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_0_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="16" op_0_bw="64">
<![CDATA[
:114  %layer3_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_1_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="16" op_0_bw="64">
<![CDATA[
:117  %layer3_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_2_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="16" op_0_bw="64">
<![CDATA[
:120  %layer3_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_3_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="16" op_0_bw="64">
<![CDATA[
:123  %layer3_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_4_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="16" op_0_bw="64">
<![CDATA[
:126  %layer3_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_5_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="16" op_0_bw="64">
<![CDATA[
:129  %layer3_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_6_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="16" op_0_bw="64">
<![CDATA[
:132  %layer3_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_7_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="16" op_0_bw="64">
<![CDATA[
:135  %layer3_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_8_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="16" op_0_bw="64">
<![CDATA[
:138  %layer3_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_9_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="16" op_0_bw="64">
<![CDATA[
:141  %layer3_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_10_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="16" op_0_bw="64">
<![CDATA[
:144  %layer3_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_11_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="16" op_0_bw="64">
<![CDATA[
:147  %layer3_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_12_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="16" op_0_bw="64">
<![CDATA[
:150  %layer3_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_13_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="16" op_0_bw="64">
<![CDATA[
:153  %layer3_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_14_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="16" op_0_bw="64">
<![CDATA[
:156  %layer3_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_15_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="16" op_0_bw="64">
<![CDATA[
:159  %layer3_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_16_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="16" op_0_bw="64">
<![CDATA[
:162  %layer3_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_17_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="16" op_0_bw="64">
<![CDATA[
:165  %layer3_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_18_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="16" op_0_bw="64">
<![CDATA[
:168  %layer3_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_19_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="16" op_0_bw="64">
<![CDATA[
:171  %layer3_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_20_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="16" op_0_bw="64">
<![CDATA[
:174  %layer3_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_21_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="16" op_0_bw="64">
<![CDATA[
:177  %layer3_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_22_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="16" op_0_bw="64">
<![CDATA[
:180  %layer3_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_23_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="16" op_0_bw="64">
<![CDATA[
:183  %layer3_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_24_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="16" op_0_bw="64">
<![CDATA[
:186  %layer3_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_25_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="16" op_0_bw="64">
<![CDATA[
:189  %layer3_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_26_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="16" op_0_bw="64">
<![CDATA[
:192  %layer3_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_27_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="16" op_0_bw="64">
<![CDATA[
:195  %layer3_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_28_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="16" op_0_bw="64">
<![CDATA[
:198  %layer3_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_29_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="16" op_0_bw="64">
<![CDATA[
:201  %layer3_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_30_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="16" op_0_bw="64">
<![CDATA[
:204  %layer3_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_31_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="16" op_0_bw="64">
<![CDATA[
:207  %layer4_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_0_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="16" op_0_bw="64">
<![CDATA[
:210  %layer4_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_1_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="16" op_0_bw="64">
<![CDATA[
:213  %layer4_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_2_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="16" op_0_bw="64">
<![CDATA[
:216  %layer4_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_3_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="16" op_0_bw="64">
<![CDATA[
:219  %layer4_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_4_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="16" op_0_bw="64">
<![CDATA[
:222  %layer4_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_5_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="16" op_0_bw="64">
<![CDATA[
:225  %layer4_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_6_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="16" op_0_bw="64">
<![CDATA[
:228  %layer4_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_7_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="16" op_0_bw="64">
<![CDATA[
:231  %layer4_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_8_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="16" op_0_bw="64">
<![CDATA[
:234  %layer4_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_9_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="16" op_0_bw="64">
<![CDATA[
:237  %layer4_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_10_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="16" op_0_bw="64">
<![CDATA[
:240  %layer4_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_11_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="16" op_0_bw="64">
<![CDATA[
:243  %layer4_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_12_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="16" op_0_bw="64">
<![CDATA[
:246  %layer4_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_13_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="16" op_0_bw="64">
<![CDATA[
:249  %layer4_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_14_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="16" op_0_bw="64">
<![CDATA[
:252  %layer4_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_15_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="16" op_0_bw="64">
<![CDATA[
:255  %layer4_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_16_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="16" op_0_bw="64">
<![CDATA[
:258  %layer4_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_17_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="16" op_0_bw="64">
<![CDATA[
:261  %layer4_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_18_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="16" op_0_bw="64">
<![CDATA[
:264  %layer4_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_19_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="16" op_0_bw="64">
<![CDATA[
:267  %layer4_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_20_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="16" op_0_bw="64">
<![CDATA[
:270  %layer4_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_21_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="16" op_0_bw="64">
<![CDATA[
:273  %layer4_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_22_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="16" op_0_bw="64">
<![CDATA[
:276  %layer4_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_23_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="16" op_0_bw="64">
<![CDATA[
:279  %layer4_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_24_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="16" op_0_bw="64">
<![CDATA[
:282  %layer4_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_25_V"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="16" op_0_bw="64">
<![CDATA[
:285  %layer4_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_26_V"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="16" op_0_bw="64">
<![CDATA[
:288  %layer4_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_27_V"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="16" op_0_bw="64">
<![CDATA[
:291  %layer4_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_28_V"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="16" op_0_bw="64">
<![CDATA[
:294  %layer4_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_29_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="16" op_0_bw="64">
<![CDATA[
:297  %layer4_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_30_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="16" op_0_bw="64">
<![CDATA[
:300  %layer4_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_31_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="16" op_0_bw="64">
<![CDATA[
:303  %layer5_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_0_V"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="16" op_0_bw="64">
<![CDATA[
:306  %layer5_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_1_V"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="16" op_0_bw="64">
<![CDATA[
:309  %layer5_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_2_V"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="16" op_0_bw="64">
<![CDATA[
:312  %layer5_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_3_V"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="16" op_0_bw="64">
<![CDATA[
:315  %layer5_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_4_V"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="16" op_0_bw="64">
<![CDATA[
:318  %layer5_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_5_V"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="16" op_0_bw="64">
<![CDATA[
:321  %layer5_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_6_V"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="16" op_0_bw="64">
<![CDATA[
:324  %layer5_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_7_V"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="16" op_0_bw="64">
<![CDATA[
:327  %layer5_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_8_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="64">
<![CDATA[
:330  %layer5_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_9_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="16" op_0_bw="64">
<![CDATA[
:333  %layer5_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_10_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="16" op_0_bw="64">
<![CDATA[
:336  %layer5_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_11_V"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="16" op_0_bw="64">
<![CDATA[
:339  %layer5_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_12_V"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="16" op_0_bw="64">
<![CDATA[
:342  %layer5_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_13_V"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="16" op_0_bw="64">
<![CDATA[
:345  %layer5_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_14_V"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="16" op_0_bw="64">
<![CDATA[
:348  %layer5_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_15_V"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="16" op_0_bw="64">
<![CDATA[
:351  %layer5_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_16_V"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="16" op_0_bw="64">
<![CDATA[
:354  %layer5_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_17_V"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="16" op_0_bw="64">
<![CDATA[
:357  %layer5_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_18_V"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="16" op_0_bw="64">
<![CDATA[
:360  %layer5_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_19_V"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="16" op_0_bw="64">
<![CDATA[
:363  %layer5_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_20_V"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="16" op_0_bw="64">
<![CDATA[
:366  %layer5_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_21_V"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="16" op_0_bw="64">
<![CDATA[
:369  %layer5_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_22_V"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="16" op_0_bw="64">
<![CDATA[
:372  %layer5_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_23_V"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="16" op_0_bw="64">
<![CDATA[
:375  %layer5_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_24_V"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="16" op_0_bw="64">
<![CDATA[
:378  %layer5_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_25_V"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="16" op_0_bw="64">
<![CDATA[
:381  %layer5_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_26_V"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="16" op_0_bw="64">
<![CDATA[
:384  %layer5_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_27_V"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="16" op_0_bw="64">
<![CDATA[
:387  %layer5_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_28_V"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="16" op_0_bw="64">
<![CDATA[
:390  %layer5_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_29_V"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="16" op_0_bw="64">
<![CDATA[
:393  %layer5_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_30_V"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="16" op_0_bw="64">
<![CDATA[
:396  %layer5_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_31_V"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="16" op_0_bw="64">
<![CDATA[
:399  %layer6_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_0_V"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="16" op_0_bw="64">
<![CDATA[
:402  %layer6_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_1_V"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="16" op_0_bw="64">
<![CDATA[
:405  %layer6_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_2_V"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="16" op_0_bw="64">
<![CDATA[
:408  %layer6_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_3_V"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="16" op_0_bw="64">
<![CDATA[
:411  %layer6_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_4_V"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="16" op_0_bw="64">
<![CDATA[
:414  %layer6_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_5_V"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="16" op_0_bw="64">
<![CDATA[
:417  %layer6_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_6_V"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="16" op_0_bw="64">
<![CDATA[
:420  %layer6_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_7_V"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="64">
<![CDATA[
:423  %layer6_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_8_V"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="16" op_0_bw="64">
<![CDATA[
:426  %layer6_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_9_V"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="16" op_0_bw="64">
<![CDATA[
:429  %layer6_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_10_V"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="16" op_0_bw="64">
<![CDATA[
:432  %layer6_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_11_V"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="16" op_0_bw="64">
<![CDATA[
:435  %layer6_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_12_V"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="16" op_0_bw="64">
<![CDATA[
:438  %layer6_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_13_V"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="16" op_0_bw="64">
<![CDATA[
:441  %layer6_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_14_V"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="16" op_0_bw="64">
<![CDATA[
:444  %layer6_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_15_V"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="16" op_0_bw="64">
<![CDATA[
:447  %layer6_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_16_V"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="16" op_0_bw="64">
<![CDATA[
:450  %layer6_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_17_V"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="16" op_0_bw="64">
<![CDATA[
:453  %layer6_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_18_V"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="16" op_0_bw="64">
<![CDATA[
:456  %layer6_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_19_V"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="16" op_0_bw="64">
<![CDATA[
:459  %layer6_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_20_V"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="16" op_0_bw="64">
<![CDATA[
:462  %layer6_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_21_V"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="16" op_0_bw="64">
<![CDATA[
:465  %layer6_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_22_V"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="16" op_0_bw="64">
<![CDATA[
:468  %layer6_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_23_V"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="16" op_0_bw="64">
<![CDATA[
:471  %layer6_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_24_V"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="16" op_0_bw="64">
<![CDATA[
:474  %layer6_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_25_V"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="16" op_0_bw="64">
<![CDATA[
:477  %layer6_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_26_V"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="16" op_0_bw="64">
<![CDATA[
:480  %layer6_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_27_V"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="16" op_0_bw="64">
<![CDATA[
:483  %layer6_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_28_V"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="16" op_0_bw="64">
<![CDATA[
:486  %layer6_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_29_V"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="16" op_0_bw="64">
<![CDATA[
:489  %layer6_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_30_V"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="16" op_0_bw="64">
<![CDATA[
:492  %layer6_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_31_V"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="16" op_0_bw="64">
<![CDATA[
:495  %layer6_out_V_data_32_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_32_V"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="16" op_0_bw="64">
<![CDATA[
:498  %layer6_out_V_data_33_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_33_V"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="16" op_0_bw="64">
<![CDATA[
:501  %layer6_out_V_data_34_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_34_V"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="16" op_0_bw="64">
<![CDATA[
:504  %layer6_out_V_data_35_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_35_V"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="16" op_0_bw="64">
<![CDATA[
:507  %layer6_out_V_data_36_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_36_V"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="16" op_0_bw="64">
<![CDATA[
:510  %layer6_out_V_data_37_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_37_V"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="16" op_0_bw="64">
<![CDATA[
:513  %layer6_out_V_data_38_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_38_V"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="64">
<![CDATA[
:516  %layer6_out_V_data_39_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_39_V"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="16" op_0_bw="64">
<![CDATA[
:519  %layer6_out_V_data_40_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_40_V"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="16" op_0_bw="64">
<![CDATA[
:522  %layer6_out_V_data_41_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_41_V"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="16" op_0_bw="64">
<![CDATA[
:525  %layer6_out_V_data_42_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_42_V"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="16" op_0_bw="64">
<![CDATA[
:528  %layer6_out_V_data_43_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_43_V"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="16" op_0_bw="64">
<![CDATA[
:531  %layer6_out_V_data_44_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_44_V"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="16" op_0_bw="64">
<![CDATA[
:534  %layer6_out_V_data_45_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_45_V"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="16" op_0_bw="64">
<![CDATA[
:537  %layer6_out_V_data_46_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_46_V"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="16" op_0_bw="64">
<![CDATA[
:540  %layer6_out_V_data_47_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_47_V"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="16" op_0_bw="64">
<![CDATA[
:543  %layer6_out_V_data_48_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_48_V"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="16" op_0_bw="64">
<![CDATA[
:546  %layer6_out_V_data_49_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_49_V"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="16" op_0_bw="64">
<![CDATA[
:549  %layer6_out_V_data_50_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_50_V"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="16" op_0_bw="64">
<![CDATA[
:552  %layer6_out_V_data_51_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_51_V"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="16" op_0_bw="64">
<![CDATA[
:555  %layer6_out_V_data_52_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_52_V"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="16" op_0_bw="64">
<![CDATA[
:558  %layer6_out_V_data_53_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_53_V"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="16" op_0_bw="64">
<![CDATA[
:561  %layer6_out_V_data_54_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_54_V"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="16" op_0_bw="64">
<![CDATA[
:564  %layer6_out_V_data_55_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_55_V"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="16" op_0_bw="64">
<![CDATA[
:567  %layer6_out_V_data_56_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_56_V"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="16" op_0_bw="64">
<![CDATA[
:570  %layer6_out_V_data_57_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_57_V"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="16" op_0_bw="64">
<![CDATA[
:573  %layer6_out_V_data_58_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_58_V"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="16" op_0_bw="64">
<![CDATA[
:576  %layer6_out_V_data_59_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_59_V"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="16" op_0_bw="64">
<![CDATA[
:579  %layer6_out_V_data_60_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_60_V"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="16" op_0_bw="64">
<![CDATA[
:582  %layer6_out_V_data_61_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_61_V"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="16" op_0_bw="64">
<![CDATA[
:585  %layer6_out_V_data_62_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_62_V"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="16" op_0_bw="64">
<![CDATA[
:588  %layer6_out_V_data_63_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_63_V"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="16" op_0_bw="64">
<![CDATA[
:591  %layer7_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_0_V"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="16" op_0_bw="64">
<![CDATA[
:594  %layer7_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_1_V"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="16" op_0_bw="64">
<![CDATA[
:597  %layer7_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_2_V"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="16" op_0_bw="64">
<![CDATA[
:600  %layer7_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_3_V"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="16" op_0_bw="64">
<![CDATA[
:603  %layer7_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_4_V"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="16" op_0_bw="64">
<![CDATA[
:606  %layer7_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_5_V"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="64">
<![CDATA[
:609  %layer7_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_6_V"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="16" op_0_bw="64">
<![CDATA[
:612  %layer7_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_7_V"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="16" op_0_bw="64">
<![CDATA[
:615  %layer7_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_8_V"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="16" op_0_bw="64">
<![CDATA[
:618  %layer7_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_9_V"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="16" op_0_bw="64">
<![CDATA[
:621  %layer7_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_10_V"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="16" op_0_bw="64">
<![CDATA[
:624  %layer7_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_11_V"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="16" op_0_bw="64">
<![CDATA[
:627  %layer7_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_12_V"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="16" op_0_bw="64">
<![CDATA[
:630  %layer7_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_13_V"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="16" op_0_bw="64">
<![CDATA[
:633  %layer7_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_14_V"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="16" op_0_bw="64">
<![CDATA[
:636  %layer7_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_15_V"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="16" op_0_bw="64">
<![CDATA[
:639  %layer7_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_16_V"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="16" op_0_bw="64">
<![CDATA[
:642  %layer7_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_17_V"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="16" op_0_bw="64">
<![CDATA[
:645  %layer7_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_18_V"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="16" op_0_bw="64">
<![CDATA[
:648  %layer7_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_19_V"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="16" op_0_bw="64">
<![CDATA[
:651  %layer7_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_20_V"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="16" op_0_bw="64">
<![CDATA[
:654  %layer7_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_21_V"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="16" op_0_bw="64">
<![CDATA[
:657  %layer7_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_22_V"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="16" op_0_bw="64">
<![CDATA[
:660  %layer7_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_23_V"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="16" op_0_bw="64">
<![CDATA[
:663  %layer7_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_24_V"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="16" op_0_bw="64">
<![CDATA[
:666  %layer7_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_25_V"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="16" op_0_bw="64">
<![CDATA[
:669  %layer7_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_26_V"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="16" op_0_bw="64">
<![CDATA[
:672  %layer7_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_27_V"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="16" op_0_bw="64">
<![CDATA[
:675  %layer7_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_28_V"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="16" op_0_bw="64">
<![CDATA[
:678  %layer7_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_29_V"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="16" op_0_bw="64">
<![CDATA[
:681  %layer7_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_30_V"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="16" op_0_bw="64">
<![CDATA[
:684  %layer7_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_31_V"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="16" op_0_bw="64">
<![CDATA[
:687  %layer7_out_V_data_32_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_32_V"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="16" op_0_bw="64">
<![CDATA[
:690  %layer7_out_V_data_33_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_33_V"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="16" op_0_bw="64">
<![CDATA[
:693  %layer7_out_V_data_34_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_34_V"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="16" op_0_bw="64">
<![CDATA[
:696  %layer7_out_V_data_35_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_35_V"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="16" op_0_bw="64">
<![CDATA[
:699  %layer7_out_V_data_36_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_36_V"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="64">
<![CDATA[
:702  %layer7_out_V_data_37_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_37_V"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="16" op_0_bw="64">
<![CDATA[
:705  %layer7_out_V_data_38_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_38_V"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="16" op_0_bw="64">
<![CDATA[
:708  %layer7_out_V_data_39_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_39_V"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="16" op_0_bw="64">
<![CDATA[
:711  %layer7_out_V_data_40_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_40_V"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="16" op_0_bw="64">
<![CDATA[
:714  %layer7_out_V_data_41_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_41_V"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="16" op_0_bw="64">
<![CDATA[
:717  %layer7_out_V_data_42_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_42_V"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="16" op_0_bw="64">
<![CDATA[
:720  %layer7_out_V_data_43_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_43_V"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="16" op_0_bw="64">
<![CDATA[
:723  %layer7_out_V_data_44_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_44_V"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="16" op_0_bw="64">
<![CDATA[
:726  %layer7_out_V_data_45_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_45_V"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="16" op_0_bw="64">
<![CDATA[
:729  %layer7_out_V_data_46_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_46_V"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="16" op_0_bw="64">
<![CDATA[
:732  %layer7_out_V_data_47_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_47_V"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="16" op_0_bw="64">
<![CDATA[
:735  %layer7_out_V_data_48_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_48_V"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="16" op_0_bw="64">
<![CDATA[
:738  %layer7_out_V_data_49_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_49_V"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="16" op_0_bw="64">
<![CDATA[
:741  %layer7_out_V_data_50_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_50_V"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="16" op_0_bw="64">
<![CDATA[
:744  %layer7_out_V_data_51_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_51_V"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="16" op_0_bw="64">
<![CDATA[
:747  %layer7_out_V_data_52_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_52_V"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="16" op_0_bw="64">
<![CDATA[
:750  %layer7_out_V_data_53_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_53_V"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="16" op_0_bw="64">
<![CDATA[
:753  %layer7_out_V_data_54_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_54_V"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="16" op_0_bw="64">
<![CDATA[
:756  %layer7_out_V_data_55_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_55_V"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="16" op_0_bw="64">
<![CDATA[
:759  %layer7_out_V_data_56_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_56_V"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="16" op_0_bw="64">
<![CDATA[
:762  %layer7_out_V_data_57_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_57_V"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="16" op_0_bw="64">
<![CDATA[
:765  %layer7_out_V_data_58_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_58_V"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="16" op_0_bw="64">
<![CDATA[
:768  %layer7_out_V_data_59_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_59_V"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="16" op_0_bw="64">
<![CDATA[
:771  %layer7_out_V_data_60_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_60_V"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="16" op_0_bw="64">
<![CDATA[
:774  %layer7_out_V_data_61_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_61_V"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="16" op_0_bw="64">
<![CDATA[
:777  %layer7_out_V_data_62_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_62_V"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="16" op_0_bw="64">
<![CDATA[
:780  %layer7_out_V_data_63_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_63_V"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="16" op_0_bw="64">
<![CDATA[
:783  %layer8_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_0_V"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="16" op_0_bw="64">
<![CDATA[
:786  %layer8_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_1_V"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="16" op_0_bw="64">
<![CDATA[
:789  %layer8_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_2_V"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="16" op_0_bw="64">
<![CDATA[
:792  %layer8_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_3_V"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="64">
<![CDATA[
:795  %layer8_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_4_V"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="16" op_0_bw="64">
<![CDATA[
:798  %layer8_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_5_V"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="16" op_0_bw="64">
<![CDATA[
:801  %layer8_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_6_V"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="16" op_0_bw="64">
<![CDATA[
:804  %layer8_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_7_V"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="16" op_0_bw="64">
<![CDATA[
:807  %layer8_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_8_V"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="16" op_0_bw="64">
<![CDATA[
:810  %layer8_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_9_V"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="16" op_0_bw="64">
<![CDATA[
:813  %layer8_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_10_V"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="16" op_0_bw="64">
<![CDATA[
:816  %layer8_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_11_V"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="16" op_0_bw="64">
<![CDATA[
:819  %layer8_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_12_V"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="16" op_0_bw="64">
<![CDATA[
:822  %layer8_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_13_V"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="16" op_0_bw="64">
<![CDATA[
:825  %layer8_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_14_V"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="16" op_0_bw="64">
<![CDATA[
:828  %layer8_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_15_V"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="16" op_0_bw="64">
<![CDATA[
:831  %layer8_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_16_V"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="16" op_0_bw="64">
<![CDATA[
:834  %layer8_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_17_V"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="16" op_0_bw="64">
<![CDATA[
:837  %layer8_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_18_V"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="16" op_0_bw="64">
<![CDATA[
:840  %layer8_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_19_V"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="16" op_0_bw="64">
<![CDATA[
:843  %layer8_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_20_V"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="16" op_0_bw="64">
<![CDATA[
:846  %layer8_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_21_V"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="16" op_0_bw="64">
<![CDATA[
:849  %layer8_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_22_V"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="16" op_0_bw="64">
<![CDATA[
:852  %layer8_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_23_V"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="16" op_0_bw="64">
<![CDATA[
:855  %layer8_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_24_V"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="16" op_0_bw="64">
<![CDATA[
:858  %layer8_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_25_V"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="16" op_0_bw="64">
<![CDATA[
:861  %layer8_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_26_V"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="16" op_0_bw="64">
<![CDATA[
:864  %layer8_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_27_V"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="16" op_0_bw="64">
<![CDATA[
:867  %layer8_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_28_V"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="16" op_0_bw="64">
<![CDATA[
:870  %layer8_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_29_V"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="16" op_0_bw="64">
<![CDATA[
:873  %layer8_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_30_V"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="16" op_0_bw="64">
<![CDATA[
:876  %layer8_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_31_V"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="16" op_0_bw="64">
<![CDATA[
:879  %layer8_out_V_data_32_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_32_V"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="16" op_0_bw="64">
<![CDATA[
:882  %layer8_out_V_data_33_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_33_V"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="16" op_0_bw="64">
<![CDATA[
:885  %layer8_out_V_data_34_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_34_V"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="16" op_0_bw="64">
<![CDATA[
:888  %layer8_out_V_data_35_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_35_V"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="16" op_0_bw="64">
<![CDATA[
:891  %layer8_out_V_data_36_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_36_V"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="16" op_0_bw="64">
<![CDATA[
:894  %layer8_out_V_data_37_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_37_V"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="16" op_0_bw="64">
<![CDATA[
:897  %layer8_out_V_data_38_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_38_V"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="16" op_0_bw="64">
<![CDATA[
:900  %layer8_out_V_data_39_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_39_V"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="16" op_0_bw="64">
<![CDATA[
:903  %layer8_out_V_data_40_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_40_V"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="16" op_0_bw="64">
<![CDATA[
:906  %layer8_out_V_data_41_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_41_V"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="16" op_0_bw="64">
<![CDATA[
:909  %layer8_out_V_data_42_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_42_V"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="16" op_0_bw="64">
<![CDATA[
:912  %layer8_out_V_data_43_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_43_V"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="16" op_0_bw="64">
<![CDATA[
:915  %layer8_out_V_data_44_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_44_V"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="16" op_0_bw="64">
<![CDATA[
:918  %layer8_out_V_data_45_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_45_V"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="16" op_0_bw="64">
<![CDATA[
:921  %layer8_out_V_data_46_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_46_V"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="16" op_0_bw="64">
<![CDATA[
:924  %layer8_out_V_data_47_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_47_V"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="16" op_0_bw="64">
<![CDATA[
:927  %layer8_out_V_data_48_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_48_V"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="16" op_0_bw="64">
<![CDATA[
:930  %layer8_out_V_data_49_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_49_V"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="16" op_0_bw="64">
<![CDATA[
:933  %layer8_out_V_data_50_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_50_V"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="16" op_0_bw="64">
<![CDATA[
:936  %layer8_out_V_data_51_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_51_V"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="16" op_0_bw="64">
<![CDATA[
:939  %layer8_out_V_data_52_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_52_V"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="16" op_0_bw="64">
<![CDATA[
:942  %layer8_out_V_data_53_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_53_V"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="16" op_0_bw="64">
<![CDATA[
:945  %layer8_out_V_data_54_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_54_V"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="16" op_0_bw="64">
<![CDATA[
:948  %layer8_out_V_data_55_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_55_V"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="16" op_0_bw="64">
<![CDATA[
:951  %layer8_out_V_data_56_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_56_V"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="16" op_0_bw="64">
<![CDATA[
:954  %layer8_out_V_data_57_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_57_V"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="16" op_0_bw="64">
<![CDATA[
:957  %layer8_out_V_data_58_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_58_V"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="16" op_0_bw="64">
<![CDATA[
:960  %layer8_out_V_data_59_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_59_V"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="16" op_0_bw="64">
<![CDATA[
:963  %layer8_out_V_data_60_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_60_V"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="16" op_0_bw="64">
<![CDATA[
:966  %layer8_out_V_data_61_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_61_V"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="16" op_0_bw="64">
<![CDATA[
:969  %layer8_out_V_data_62_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_62_V"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="16" op_0_bw="64">
<![CDATA[
:972  %layer8_out_V_data_63_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_63_V"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="16" op_0_bw="64">
<![CDATA[
:975  %layer9_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_0_V"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="16" op_0_bw="64">
<![CDATA[
:978  %layer9_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_1_V"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="16" op_0_bw="64">
<![CDATA[
:981  %layer9_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_2_V"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="16" op_0_bw="64">
<![CDATA[
:984  %layer9_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_3_V"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="16" op_0_bw="64">
<![CDATA[
:987  %layer9_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_4_V"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="16" op_0_bw="64">
<![CDATA[
:990  %layer9_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_5_V"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="16" op_0_bw="64">
<![CDATA[
:993  %layer9_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_6_V"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="16" op_0_bw="64">
<![CDATA[
:996  %layer9_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_7_V"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="16" op_0_bw="64">
<![CDATA[
:999  %layer9_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_8_V"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="16" op_0_bw="64">
<![CDATA[
:1002  %layer9_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_9_V"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="16" op_0_bw="64">
<![CDATA[
:1005  %layer9_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_10_V"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="16" op_0_bw="64">
<![CDATA[
:1008  %layer9_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_11_V"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="16" op_0_bw="64">
<![CDATA[
:1011  %layer9_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_12_V"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="16" op_0_bw="64">
<![CDATA[
:1014  %layer9_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_13_V"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="16" op_0_bw="64">
<![CDATA[
:1017  %layer9_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_14_V"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="16" op_0_bw="64">
<![CDATA[
:1020  %layer9_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_15_V"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="16" op_0_bw="64">
<![CDATA[
:1023  %layer9_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_16_V"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="16" op_0_bw="64">
<![CDATA[
:1026  %layer9_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_17_V"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="16" op_0_bw="64">
<![CDATA[
:1029  %layer9_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_18_V"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="16" op_0_bw="64">
<![CDATA[
:1032  %layer9_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_19_V"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="16" op_0_bw="64">
<![CDATA[
:1035  %layer9_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_20_V"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="16" op_0_bw="64">
<![CDATA[
:1038  %layer9_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_21_V"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="16" op_0_bw="64">
<![CDATA[
:1041  %layer9_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_22_V"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="16" op_0_bw="64">
<![CDATA[
:1044  %layer9_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_23_V"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="16" op_0_bw="64">
<![CDATA[
:1047  %layer9_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_24_V"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="16" op_0_bw="64">
<![CDATA[
:1050  %layer9_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_25_V"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="16" op_0_bw="64">
<![CDATA[
:1053  %layer9_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_26_V"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="16" op_0_bw="64">
<![CDATA[
:1056  %layer9_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_27_V"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="16" op_0_bw="64">
<![CDATA[
:1059  %layer9_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_28_V"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="16" op_0_bw="64">
<![CDATA[
:1062  %layer9_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_29_V"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="16" op_0_bw="64">
<![CDATA[
:1065  %layer9_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_30_V"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="16" op_0_bw="64">
<![CDATA[
:1068  %layer9_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_31_V"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="16" op_0_bw="64">
<![CDATA[
:1071  %layer9_out_V_data_32_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_32_V"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="16" op_0_bw="64">
<![CDATA[
:1074  %layer9_out_V_data_33_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_33_V"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="16" op_0_bw="64">
<![CDATA[
:1077  %layer9_out_V_data_34_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_34_V"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="16" op_0_bw="64">
<![CDATA[
:1080  %layer9_out_V_data_35_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_35_V"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="16" op_0_bw="64">
<![CDATA[
:1083  %layer9_out_V_data_36_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_36_V"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="16" op_0_bw="64">
<![CDATA[
:1086  %layer9_out_V_data_37_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_37_V"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="16" op_0_bw="64">
<![CDATA[
:1089  %layer9_out_V_data_38_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_38_V"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="16" op_0_bw="64">
<![CDATA[
:1092  %layer9_out_V_data_39_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_39_V"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="16" op_0_bw="64">
<![CDATA[
:1095  %layer9_out_V_data_40_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_40_V"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="16" op_0_bw="64">
<![CDATA[
:1098  %layer9_out_V_data_41_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_41_V"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="16" op_0_bw="64">
<![CDATA[
:1101  %layer9_out_V_data_42_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_42_V"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="16" op_0_bw="64">
<![CDATA[
:1104  %layer9_out_V_data_43_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_43_V"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="16" op_0_bw="64">
<![CDATA[
:1107  %layer9_out_V_data_44_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_44_V"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="16" op_0_bw="64">
<![CDATA[
:1110  %layer9_out_V_data_45_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_45_V"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="16" op_0_bw="64">
<![CDATA[
:1113  %layer9_out_V_data_46_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_46_V"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="16" op_0_bw="64">
<![CDATA[
:1116  %layer9_out_V_data_47_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_47_V"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="16" op_0_bw="64">
<![CDATA[
:1119  %layer9_out_V_data_48_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_48_V"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="16" op_0_bw="64">
<![CDATA[
:1122  %layer9_out_V_data_49_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_49_V"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="16" op_0_bw="64">
<![CDATA[
:1125  %layer9_out_V_data_50_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_50_V"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="16" op_0_bw="64">
<![CDATA[
:1128  %layer9_out_V_data_51_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_51_V"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="16" op_0_bw="64">
<![CDATA[
:1131  %layer9_out_V_data_52_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_52_V"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="16" op_0_bw="64">
<![CDATA[
:1134  %layer9_out_V_data_53_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_53_V"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="16" op_0_bw="64">
<![CDATA[
:1137  %layer9_out_V_data_54_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_54_V"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="16" op_0_bw="64">
<![CDATA[
:1140  %layer9_out_V_data_55_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_55_V"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="16" op_0_bw="64">
<![CDATA[
:1143  %layer9_out_V_data_56_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_56_V"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="16" op_0_bw="64">
<![CDATA[
:1146  %layer9_out_V_data_57_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_57_V"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="16" op_0_bw="64">
<![CDATA[
:1149  %layer9_out_V_data_58_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_58_V"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="16" op_0_bw="64">
<![CDATA[
:1152  %layer9_out_V_data_59_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_59_V"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="16" op_0_bw="64">
<![CDATA[
:1155  %layer9_out_V_data_60_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_60_V"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="16" op_0_bw="64">
<![CDATA[
:1158  %layer9_out_V_data_61_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_61_V"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="16" op_0_bw="64">
<![CDATA[
:1161  %layer9_out_V_data_62_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_62_V"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="16" op_0_bw="64">
<![CDATA[
:1164  %layer9_out_V_data_63_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_63_V"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="16" op_0_bw="64">
<![CDATA[
:1167  %layer10_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_0_V"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="16" op_0_bw="64">
<![CDATA[
:1170  %layer10_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_1_V"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="16" op_0_bw="64">
<![CDATA[
:1173  %layer10_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_2_V"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="16" op_0_bw="64">
<![CDATA[
:1176  %layer10_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_3_V"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="16" op_0_bw="64">
<![CDATA[
:1179  %layer10_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_4_V"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="16" op_0_bw="64">
<![CDATA[
:1182  %layer10_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_5_V"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="16" op_0_bw="64">
<![CDATA[
:1185  %layer10_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_6_V"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="16" op_0_bw="64">
<![CDATA[
:1188  %layer10_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_7_V"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="16" op_0_bw="64">
<![CDATA[
:1191  %layer10_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_8_V"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="16" op_0_bw="64">
<![CDATA[
:1194  %layer10_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_9_V"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="16" op_0_bw="64">
<![CDATA[
:1197  %layer10_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_10_V"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="16" op_0_bw="64">
<![CDATA[
:1200  %layer10_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_11_V"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="16" op_0_bw="64">
<![CDATA[
:1203  %layer10_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_12_V"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="16" op_0_bw="64">
<![CDATA[
:1206  %layer10_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_13_V"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="16" op_0_bw="64">
<![CDATA[
:1209  %layer10_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_14_V"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="16" op_0_bw="64">
<![CDATA[
:1212  %layer10_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_15_V"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="16" op_0_bw="64">
<![CDATA[
:1215  %layer10_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_16_V"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="16" op_0_bw="64">
<![CDATA[
:1218  %layer10_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_17_V"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="16" op_0_bw="64">
<![CDATA[
:1221  %layer10_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_18_V"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="16" op_0_bw="64">
<![CDATA[
:1224  %layer10_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_19_V"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="16" op_0_bw="64">
<![CDATA[
:1227  %layer10_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_20_V"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="16" op_0_bw="64">
<![CDATA[
:1230  %layer10_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_21_V"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="16" op_0_bw="64">
<![CDATA[
:1233  %layer10_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_22_V"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="16" op_0_bw="64">
<![CDATA[
:1236  %layer10_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_23_V"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="16" op_0_bw="64">
<![CDATA[
:1239  %layer10_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_24_V"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="16" op_0_bw="64">
<![CDATA[
:1242  %layer10_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_25_V"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="16" op_0_bw="64">
<![CDATA[
:1245  %layer10_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_26_V"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="16" op_0_bw="64">
<![CDATA[
:1248  %layer10_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_27_V"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="16" op_0_bw="64">
<![CDATA[
:1251  %layer10_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_28_V"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="16" op_0_bw="64">
<![CDATA[
:1254  %layer10_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_29_V"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="16" op_0_bw="64">
<![CDATA[
:1257  %layer10_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_30_V"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="16" op_0_bw="64">
<![CDATA[
:1260  %layer10_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_31_V"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="16" op_0_bw="64">
<![CDATA[
:1263  %layer10_out_V_data_32_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_32_V"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="16" op_0_bw="64">
<![CDATA[
:1266  %layer10_out_V_data_33_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_33_V"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="16" op_0_bw="64">
<![CDATA[
:1269  %layer10_out_V_data_34_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_34_V"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="16" op_0_bw="64">
<![CDATA[
:1272  %layer10_out_V_data_35_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_35_V"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="16" op_0_bw="64">
<![CDATA[
:1275  %layer10_out_V_data_36_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_36_V"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="16" op_0_bw="64">
<![CDATA[
:1278  %layer10_out_V_data_37_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_37_V"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="16" op_0_bw="64">
<![CDATA[
:1281  %layer10_out_V_data_38_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_38_V"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="16" op_0_bw="64">
<![CDATA[
:1284  %layer10_out_V_data_39_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_39_V"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="16" op_0_bw="64">
<![CDATA[
:1287  %layer10_out_V_data_40_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_40_V"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="16" op_0_bw="64">
<![CDATA[
:1290  %layer10_out_V_data_41_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_41_V"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="16" op_0_bw="64">
<![CDATA[
:1293  %layer10_out_V_data_42_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_42_V"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="16" op_0_bw="64">
<![CDATA[
:1296  %layer10_out_V_data_43_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_43_V"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="16" op_0_bw="64">
<![CDATA[
:1299  %layer10_out_V_data_44_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_44_V"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="16" op_0_bw="64">
<![CDATA[
:1302  %layer10_out_V_data_45_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_45_V"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="16" op_0_bw="64">
<![CDATA[
:1305  %layer10_out_V_data_46_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_46_V"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="16" op_0_bw="64">
<![CDATA[
:1308  %layer10_out_V_data_47_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_47_V"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="16" op_0_bw="64">
<![CDATA[
:1311  %layer10_out_V_data_48_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_48_V"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="16" op_0_bw="64">
<![CDATA[
:1314  %layer10_out_V_data_49_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_49_V"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="16" op_0_bw="64">
<![CDATA[
:1317  %layer10_out_V_data_50_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_50_V"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="16" op_0_bw="64">
<![CDATA[
:1320  %layer10_out_V_data_51_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_51_V"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="16" op_0_bw="64">
<![CDATA[
:1323  %layer10_out_V_data_52_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_52_V"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="16" op_0_bw="64">
<![CDATA[
:1326  %layer10_out_V_data_53_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_53_V"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="16" op_0_bw="64">
<![CDATA[
:1329  %layer10_out_V_data_54_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_54_V"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="16" op_0_bw="64">
<![CDATA[
:1332  %layer10_out_V_data_55_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_55_V"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="16" op_0_bw="64">
<![CDATA[
:1335  %layer10_out_V_data_56_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_56_V"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="16" op_0_bw="64">
<![CDATA[
:1338  %layer10_out_V_data_57_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_57_V"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="16" op_0_bw="64">
<![CDATA[
:1341  %layer10_out_V_data_58_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_58_V"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="16" op_0_bw="64">
<![CDATA[
:1344  %layer10_out_V_data_59_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_59_V"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="16" op_0_bw="64">
<![CDATA[
:1347  %layer10_out_V_data_60_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_60_V"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="16" op_0_bw="64">
<![CDATA[
:1350  %layer10_out_V_data_61_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_61_V"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="16" op_0_bw="64">
<![CDATA[
:1353  %layer10_out_V_data_62_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_62_V"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="16" op_0_bw="64">
<![CDATA[
:1356  %layer10_out_V_data_63_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_63_V"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="16" op_0_bw="64">
<![CDATA[
:1359  %layer11_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_0_V"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="16" op_0_bw="64">
<![CDATA[
:1362  %layer11_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_1_V"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="16" op_0_bw="64">
<![CDATA[
:1365  %layer11_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_2_V"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="16" op_0_bw="64">
<![CDATA[
:1368  %layer11_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_3_V"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="16" op_0_bw="64">
<![CDATA[
:1371  %layer11_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_4_V"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="16" op_0_bw="64">
<![CDATA[
:1374  %layer11_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_5_V"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="16" op_0_bw="64">
<![CDATA[
:1377  %layer11_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_6_V"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="16" op_0_bw="64">
<![CDATA[
:1380  %layer11_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_7_V"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="16" op_0_bw="64">
<![CDATA[
:1383  %layer11_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_8_V"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="16" op_0_bw="64">
<![CDATA[
:1386  %layer11_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_9_V"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="16" op_0_bw="64">
<![CDATA[
:1389  %layer11_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_10_V"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="16" op_0_bw="64">
<![CDATA[
:1392  %layer11_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_11_V"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="16" op_0_bw="64">
<![CDATA[
:1395  %layer11_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_12_V"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="16" op_0_bw="64">
<![CDATA[
:1398  %layer11_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_13_V"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="16" op_0_bw="64">
<![CDATA[
:1401  %layer11_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_14_V"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="16" op_0_bw="64">
<![CDATA[
:1404  %layer11_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_15_V"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="16" op_0_bw="64">
<![CDATA[
:1407  %layer11_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_16_V"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="16" op_0_bw="64">
<![CDATA[
:1410  %layer11_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_17_V"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="16" op_0_bw="64">
<![CDATA[
:1413  %layer11_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_18_V"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="16" op_0_bw="64">
<![CDATA[
:1416  %layer11_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_19_V"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="16" op_0_bw="64">
<![CDATA[
:1419  %layer11_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_20_V"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="16" op_0_bw="64">
<![CDATA[
:1422  %layer11_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_21_V"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="16" op_0_bw="64">
<![CDATA[
:1425  %layer11_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_22_V"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="16" op_0_bw="64">
<![CDATA[
:1428  %layer11_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_23_V"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="16" op_0_bw="64">
<![CDATA[
:1431  %layer11_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_24_V"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="16" op_0_bw="64">
<![CDATA[
:1434  %layer11_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_25_V"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="16" op_0_bw="64">
<![CDATA[
:1437  %layer11_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_26_V"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="16" op_0_bw="64">
<![CDATA[
:1440  %layer11_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_27_V"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="16" op_0_bw="64">
<![CDATA[
:1443  %layer11_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_28_V"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="16" op_0_bw="64">
<![CDATA[
:1446  %layer11_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_29_V"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="16" op_0_bw="64">
<![CDATA[
:1449  %layer11_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_30_V"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="16" op_0_bw="64">
<![CDATA[
:1452  %layer11_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_31_V"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="16" op_0_bw="64">
<![CDATA[
:1455  %layer11_out_V_data_32_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_32_V"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="16" op_0_bw="64">
<![CDATA[
:1458  %layer11_out_V_data_33_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_33_V"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="16" op_0_bw="64">
<![CDATA[
:1461  %layer11_out_V_data_34_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_34_V"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="16" op_0_bw="64">
<![CDATA[
:1464  %layer11_out_V_data_35_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_35_V"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="16" op_0_bw="64">
<![CDATA[
:1467  %layer11_out_V_data_36_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_36_V"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="16" op_0_bw="64">
<![CDATA[
:1470  %layer11_out_V_data_37_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_37_V"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="16" op_0_bw="64">
<![CDATA[
:1473  %layer11_out_V_data_38_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_38_V"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="16" op_0_bw="64">
<![CDATA[
:1476  %layer11_out_V_data_39_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_39_V"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="16" op_0_bw="64">
<![CDATA[
:1479  %layer11_out_V_data_40_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_40_V"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="16" op_0_bw="64">
<![CDATA[
:1482  %layer11_out_V_data_41_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_41_V"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="16" op_0_bw="64">
<![CDATA[
:1485  %layer11_out_V_data_42_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_42_V"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="16" op_0_bw="64">
<![CDATA[
:1488  %layer11_out_V_data_43_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_43_V"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="16" op_0_bw="64">
<![CDATA[
:1491  %layer11_out_V_data_44_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_44_V"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="16" op_0_bw="64">
<![CDATA[
:1494  %layer11_out_V_data_45_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_45_V"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="16" op_0_bw="64">
<![CDATA[
:1497  %layer11_out_V_data_46_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_46_V"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="16" op_0_bw="64">
<![CDATA[
:1500  %layer11_out_V_data_47_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_47_V"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="16" op_0_bw="64">
<![CDATA[
:1503  %layer11_out_V_data_48_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_48_V"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="16" op_0_bw="64">
<![CDATA[
:1506  %layer11_out_V_data_49_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_49_V"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="16" op_0_bw="64">
<![CDATA[
:1509  %layer11_out_V_data_50_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_50_V"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="16" op_0_bw="64">
<![CDATA[
:1512  %layer11_out_V_data_51_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_51_V"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="16" op_0_bw="64">
<![CDATA[
:1515  %layer11_out_V_data_52_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_52_V"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="16" op_0_bw="64">
<![CDATA[
:1518  %layer11_out_V_data_53_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_53_V"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="16" op_0_bw="64">
<![CDATA[
:1521  %layer11_out_V_data_54_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_54_V"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="16" op_0_bw="64">
<![CDATA[
:1524  %layer11_out_V_data_55_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_55_V"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="16" op_0_bw="64">
<![CDATA[
:1527  %layer11_out_V_data_56_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_56_V"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="16" op_0_bw="64">
<![CDATA[
:1530  %layer11_out_V_data_57_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_57_V"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="16" op_0_bw="64">
<![CDATA[
:1533  %layer11_out_V_data_58_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_58_V"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="16" op_0_bw="64">
<![CDATA[
:1536  %layer11_out_V_data_59_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_59_V"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="16" op_0_bw="64">
<![CDATA[
:1539  %layer11_out_V_data_60_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_60_V"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="16" op_0_bw="64">
<![CDATA[
:1542  %layer11_out_V_data_61_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_61_V"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="16" op_0_bw="64">
<![CDATA[
:1545  %layer11_out_V_data_62_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_62_V"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="16" op_0_bw="64">
<![CDATA[
:1548  %layer11_out_V_data_63_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_63_V"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="16" op_0_bw="64">
<![CDATA[
:1551  %layer13_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_0_V"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="16" op_0_bw="64">
<![CDATA[
:1554  %layer13_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_1_V"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="16" op_0_bw="64">
<![CDATA[
:1557  %layer13_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_2_V"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="16" op_0_bw="64">
<![CDATA[
:1560  %layer13_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_3_V"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="16" op_0_bw="64">
<![CDATA[
:1563  %layer13_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_4_V"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="16" op_0_bw="64">
<![CDATA[
:1566  %layer13_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_5_V"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="16" op_0_bw="64">
<![CDATA[
:1569  %layer13_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_6_V"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="16" op_0_bw="64">
<![CDATA[
:1572  %layer13_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_7_V"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="16" op_0_bw="64">
<![CDATA[
:1575  %layer13_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_8_V"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="16" op_0_bw="64">
<![CDATA[
:1578  %layer13_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_9_V"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="16" op_0_bw="64">
<![CDATA[
:1581  %layer13_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_10_V"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="16" op_0_bw="64">
<![CDATA[
:1584  %layer13_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_11_V"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="16" op_0_bw="64">
<![CDATA[
:1587  %layer13_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_12_V"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="16" op_0_bw="64">
<![CDATA[
:1590  %layer13_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_13_V"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="16" op_0_bw="64">
<![CDATA[
:1593  %layer13_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_14_V"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="16" op_0_bw="64">
<![CDATA[
:1596  %layer13_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_15_V"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="16" op_0_bw="64">
<![CDATA[
:1599  %layer13_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_16_V"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="16" op_0_bw="64">
<![CDATA[
:1602  %layer13_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_17_V"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="16" op_0_bw="64">
<![CDATA[
:1605  %layer13_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_18_V"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="16" op_0_bw="64">
<![CDATA[
:1608  %layer13_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_19_V"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="16" op_0_bw="64">
<![CDATA[
:1611  %layer13_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_20_V"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="16" op_0_bw="64">
<![CDATA[
:1614  %layer13_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_21_V"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="16" op_0_bw="64">
<![CDATA[
:1617  %layer13_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_22_V"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="16" op_0_bw="64">
<![CDATA[
:1620  %layer13_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_23_V"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="16" op_0_bw="64">
<![CDATA[
:1623  %layer13_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_24_V"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="16" op_0_bw="64">
<![CDATA[
:1626  %layer13_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_25_V"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="16" op_0_bw="64">
<![CDATA[
:1629  %layer13_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_26_V"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="16" op_0_bw="64">
<![CDATA[
:1632  %layer13_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_27_V"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="16" op_0_bw="64">
<![CDATA[
:1635  %layer13_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_28_V"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="16" op_0_bw="64">
<![CDATA[
:1638  %layer13_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_29_V"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="16" op_0_bw="64">
<![CDATA[
:1641  %layer13_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_30_V"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="16" op_0_bw="64">
<![CDATA[
:1644  %layer13_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_31_V"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="16" op_0_bw="64">
<![CDATA[
:1647  %layer14_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_0_V"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="16" op_0_bw="64">
<![CDATA[
:1650  %layer14_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_1_V"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="16" op_0_bw="64">
<![CDATA[
:1653  %layer14_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_2_V"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="16" op_0_bw="64">
<![CDATA[
:1656  %layer14_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_3_V"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="16" op_0_bw="64">
<![CDATA[
:1659  %layer14_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_4_V"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="16" op_0_bw="64">
<![CDATA[
:1662  %layer14_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_5_V"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="16" op_0_bw="64">
<![CDATA[
:1665  %layer14_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_6_V"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="16" op_0_bw="64">
<![CDATA[
:1668  %layer14_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_7_V"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="16" op_0_bw="64">
<![CDATA[
:1671  %layer14_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_8_V"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="16" op_0_bw="64">
<![CDATA[
:1674  %layer14_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_9_V"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="16" op_0_bw="64">
<![CDATA[
:1677  %layer14_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_10_V"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="16" op_0_bw="64">
<![CDATA[
:1680  %layer14_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_11_V"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="16" op_0_bw="64">
<![CDATA[
:1683  %layer14_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_12_V"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="16" op_0_bw="64">
<![CDATA[
:1686  %layer14_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_13_V"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="16" op_0_bw="64">
<![CDATA[
:1689  %layer14_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_14_V"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="16" op_0_bw="64">
<![CDATA[
:1692  %layer14_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_15_V"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="16" op_0_bw="64">
<![CDATA[
:1695  %layer14_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_16_V"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="16" op_0_bw="64">
<![CDATA[
:1698  %layer14_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_17_V"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="16" op_0_bw="64">
<![CDATA[
:1701  %layer14_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_18_V"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="16" op_0_bw="64">
<![CDATA[
:1704  %layer14_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_19_V"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="16" op_0_bw="64">
<![CDATA[
:1707  %layer14_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_20_V"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="16" op_0_bw="64">
<![CDATA[
:1710  %layer14_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_21_V"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="16" op_0_bw="64">
<![CDATA[
:1713  %layer14_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_22_V"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="16" op_0_bw="64">
<![CDATA[
:1716  %layer14_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_23_V"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="16" op_0_bw="64">
<![CDATA[
:1719  %layer14_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_24_V"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="16" op_0_bw="64">
<![CDATA[
:1722  %layer14_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_25_V"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="16" op_0_bw="64">
<![CDATA[
:1725  %layer14_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_26_V"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="16" op_0_bw="64">
<![CDATA[
:1728  %layer14_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_27_V"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="16" op_0_bw="64">
<![CDATA[
:1731  %layer14_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_28_V"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="16" op_0_bw="64">
<![CDATA[
:1734  %layer14_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_29_V"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="16" op_0_bw="64">
<![CDATA[
:1737  %layer14_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_30_V"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="16" op_0_bw="64">
<![CDATA[
:1740  %layer14_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_31_V"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="16" op_0_bw="64">
<![CDATA[
:1743  %layer15_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_0_V"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="16" op_0_bw="64">
<![CDATA[
:1746  %layer15_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_1_V"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="16" op_0_bw="64">
<![CDATA[
:1749  %layer15_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_2_V"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="16" op_0_bw="64">
<![CDATA[
:1752  %layer15_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_3_V"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="16" op_0_bw="64">
<![CDATA[
:1755  %layer15_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_4_V"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="16" op_0_bw="64">
<![CDATA[
:1758  %layer15_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_5_V"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="16" op_0_bw="64">
<![CDATA[
:1761  %layer15_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_6_V"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="16" op_0_bw="64">
<![CDATA[
:1764  %layer15_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_7_V"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="16" op_0_bw="64">
<![CDATA[
:1767  %layer15_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_8_V"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="16" op_0_bw="64">
<![CDATA[
:1770  %layer15_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_9_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="615" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16">
<![CDATA[
:1786  call fastcc void @"separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2>"(i16* %input_1_V_data_0_V, i16* %input_1_V_data_1_V, i16* %input_1_V_data_2_V, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_7_V, i16* %layer2_out_V_data_8_V, i16* %layer2_out_V_data_9_V, i16* %layer2_out_V_data_10_V, i16* %layer2_out_V_data_11_V, i16* %layer2_out_V_data_12_V, i16* %layer2_out_V_data_13_V, i16* %layer2_out_V_data_14_V, i16* %layer2_out_V_data_15_V, i16* %layer2_out_V_data_16_V, i16* %layer2_out_V_data_17_V, i16* %layer2_out_V_data_18_V, i16* %layer2_out_V_data_19_V, i16* %layer2_out_V_data_20_V, i16* %layer2_out_V_data_21_V, i16* %layer2_out_V_data_22_V, i16* %layer2_out_V_data_23_V, i16* %layer2_out_V_data_24_V, i16* %layer2_out_V_data_25_V, i16* %layer2_out_V_data_26_V, i16* %layer2_out_V_data_27_V, i16* %layer2_out_V_data_28_V, i16* %layer2_out_V_data_29_V, i16* %layer2_out_V_data_30_V, i16* %layer2_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln51"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="616" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16">
<![CDATA[
:1786  call fastcc void @"separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2>"(i16* %input_1_V_data_0_V, i16* %input_1_V_data_1_V, i16* %input_1_V_data_2_V, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_7_V, i16* %layer2_out_V_data_8_V, i16* %layer2_out_V_data_9_V, i16* %layer2_out_V_data_10_V, i16* %layer2_out_V_data_11_V, i16* %layer2_out_V_data_12_V, i16* %layer2_out_V_data_13_V, i16* %layer2_out_V_data_14_V, i16* %layer2_out_V_data_15_V, i16* %layer2_out_V_data_16_V, i16* %layer2_out_V_data_17_V, i16* %layer2_out_V_data_18_V, i16* %layer2_out_V_data_19_V, i16* %layer2_out_V_data_20_V, i16* %layer2_out_V_data_21_V, i16* %layer2_out_V_data_22_V, i16* %layer2_out_V_data_23_V, i16* %layer2_out_V_data_24_V, i16* %layer2_out_V_data_25_V, i16* %layer2_out_V_data_26_V, i16* %layer2_out_V_data_27_V, i16* %layer2_out_V_data_28_V, i16* %layer2_out_V_data_29_V, i16* %layer2_out_V_data_30_V, i16* %layer2_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln51"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="617" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1787  call fastcc void @"relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3>"(i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_7_V, i16* %layer2_out_V_data_8_V, i16* %layer2_out_V_data_9_V, i16* %layer2_out_V_data_10_V, i16* %layer2_out_V_data_11_V, i16* %layer2_out_V_data_12_V, i16* %layer2_out_V_data_13_V, i16* %layer2_out_V_data_14_V, i16* %layer2_out_V_data_15_V, i16* %layer2_out_V_data_16_V, i16* %layer2_out_V_data_17_V, i16* %layer2_out_V_data_18_V, i16* %layer2_out_V_data_19_V, i16* %layer2_out_V_data_20_V, i16* %layer2_out_V_data_21_V, i16* %layer2_out_V_data_22_V, i16* %layer2_out_V_data_23_V, i16* %layer2_out_V_data_24_V, i16* %layer2_out_V_data_25_V, i16* %layer2_out_V_data_26_V, i16* %layer2_out_V_data_27_V, i16* %layer2_out_V_data_28_V, i16* %layer2_out_V_data_29_V, i16* %layer2_out_V_data_30_V, i16* %layer2_out_V_data_31_V, i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_3_V, i16* %layer3_out_V_data_4_V, i16* %layer3_out_V_data_5_V, i16* %layer3_out_V_data_6_V, i16* %layer3_out_V_data_7_V, i16* %layer3_out_V_data_8_V, i16* %layer3_out_V_data_9_V, i16* %layer3_out_V_data_10_V, i16* %layer3_out_V_data_11_V, i16* %layer3_out_V_data_12_V, i16* %layer3_out_V_data_13_V, i16* %layer3_out_V_data_14_V, i16* %layer3_out_V_data_15_V, i16* %layer3_out_V_data_16_V, i16* %layer3_out_V_data_17_V, i16* %layer3_out_V_data_18_V, i16* %layer3_out_V_data_19_V, i16* %layer3_out_V_data_20_V, i16* %layer3_out_V_data_21_V, i16* %layer3_out_V_data_22_V, i16* %layer3_out_V_data_23_V, i16* %layer3_out_V_data_24_V, i16* %layer3_out_V_data_25_V, i16* %layer3_out_V_data_26_V, i16* %layer3_out_V_data_27_V, i16* %layer3_out_V_data_28_V, i16* %layer3_out_V_data_29_V, i16* %layer3_out_V_data_30_V, i16* %layer3_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="618" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1787  call fastcc void @"relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3>"(i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_7_V, i16* %layer2_out_V_data_8_V, i16* %layer2_out_V_data_9_V, i16* %layer2_out_V_data_10_V, i16* %layer2_out_V_data_11_V, i16* %layer2_out_V_data_12_V, i16* %layer2_out_V_data_13_V, i16* %layer2_out_V_data_14_V, i16* %layer2_out_V_data_15_V, i16* %layer2_out_V_data_16_V, i16* %layer2_out_V_data_17_V, i16* %layer2_out_V_data_18_V, i16* %layer2_out_V_data_19_V, i16* %layer2_out_V_data_20_V, i16* %layer2_out_V_data_21_V, i16* %layer2_out_V_data_22_V, i16* %layer2_out_V_data_23_V, i16* %layer2_out_V_data_24_V, i16* %layer2_out_V_data_25_V, i16* %layer2_out_V_data_26_V, i16* %layer2_out_V_data_27_V, i16* %layer2_out_V_data_28_V, i16* %layer2_out_V_data_29_V, i16* %layer2_out_V_data_30_V, i16* %layer2_out_V_data_31_V, i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_3_V, i16* %layer3_out_V_data_4_V, i16* %layer3_out_V_data_5_V, i16* %layer3_out_V_data_6_V, i16* %layer3_out_V_data_7_V, i16* %layer3_out_V_data_8_V, i16* %layer3_out_V_data_9_V, i16* %layer3_out_V_data_10_V, i16* %layer3_out_V_data_11_V, i16* %layer3_out_V_data_12_V, i16* %layer3_out_V_data_13_V, i16* %layer3_out_V_data_14_V, i16* %layer3_out_V_data_15_V, i16* %layer3_out_V_data_16_V, i16* %layer3_out_V_data_17_V, i16* %layer3_out_V_data_18_V, i16* %layer3_out_V_data_19_V, i16* %layer3_out_V_data_20_V, i16* %layer3_out_V_data_21_V, i16* %layer3_out_V_data_22_V, i16* %layer3_out_V_data_23_V, i16* %layer3_out_V_data_24_V, i16* %layer3_out_V_data_25_V, i16* %layer3_out_V_data_26_V, i16* %layer3_out_V_data_27_V, i16* %layer3_out_V_data_28_V, i16* %layer3_out_V_data_29_V, i16* %layer3_out_V_data_30_V, i16* %layer3_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="619" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="0" op_166_bw="0">
<![CDATA[
:1788  call fastcc void @"pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4>"(i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_3_V, i16* %layer3_out_V_data_4_V, i16* %layer3_out_V_data_5_V, i16* %layer3_out_V_data_6_V, i16* %layer3_out_V_data_7_V, i16* %layer3_out_V_data_8_V, i16* %layer3_out_V_data_9_V, i16* %layer3_out_V_data_10_V, i16* %layer3_out_V_data_11_V, i16* %layer3_out_V_data_12_V, i16* %layer3_out_V_data_13_V, i16* %layer3_out_V_data_14_V, i16* %layer3_out_V_data_15_V, i16* %layer3_out_V_data_16_V, i16* %layer3_out_V_data_17_V, i16* %layer3_out_V_data_18_V, i16* %layer3_out_V_data_19_V, i16* %layer3_out_V_data_20_V, i16* %layer3_out_V_data_21_V, i16* %layer3_out_V_data_22_V, i16* %layer3_out_V_data_23_V, i16* %layer3_out_V_data_24_V, i16* %layer3_out_V_data_25_V, i16* %layer3_out_V_data_26_V, i16* %layer3_out_V_data_27_V, i16* %layer3_out_V_data_28_V, i16* %layer3_out_V_data_29_V, i16* %layer3_out_V_data_30_V, i16* %layer3_out_V_data_31_V, i16* %layer4_out_V_data_0_V, i16* %layer4_out_V_data_1_V, i16* %layer4_out_V_data_2_V, i16* %layer4_out_V_data_3_V, i16* %layer4_out_V_data_4_V, i16* %layer4_out_V_data_5_V, i16* %layer4_out_V_data_6_V, i16* %layer4_out_V_data_7_V, i16* %layer4_out_V_data_8_V, i16* %layer4_out_V_data_9_V, i16* %layer4_out_V_data_10_V, i16* %layer4_out_V_data_11_V, i16* %layer4_out_V_data_12_V, i16* %layer4_out_V_data_13_V, i16* %layer4_out_V_data_14_V, i16* %layer4_out_V_data_15_V, i16* %layer4_out_V_data_16_V, i16* %layer4_out_V_data_17_V, i16* %layer4_out_V_data_18_V, i16* %layer4_out_V_data_19_V, i16* %layer4_out_V_data_20_V, i16* %layer4_out_V_data_21_V, i16* %layer4_out_V_data_22_V, i16* %layer4_out_V_data_23_V, i16* %layer4_out_V_data_24_V, i16* %layer4_out_V_data_25_V, i16* %layer4_out_V_data_26_V, i16* %layer4_out_V_data_27_V, i16* %layer4_out_V_data_28_V, i16* %layer4_out_V_data_29_V, i16* %layer4_out_V_data_30_V, i16* %layer4_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="620" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="0" op_166_bw="0">
<![CDATA[
:1788  call fastcc void @"pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4>"(i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_3_V, i16* %layer3_out_V_data_4_V, i16* %layer3_out_V_data_5_V, i16* %layer3_out_V_data_6_V, i16* %layer3_out_V_data_7_V, i16* %layer3_out_V_data_8_V, i16* %layer3_out_V_data_9_V, i16* %layer3_out_V_data_10_V, i16* %layer3_out_V_data_11_V, i16* %layer3_out_V_data_12_V, i16* %layer3_out_V_data_13_V, i16* %layer3_out_V_data_14_V, i16* %layer3_out_V_data_15_V, i16* %layer3_out_V_data_16_V, i16* %layer3_out_V_data_17_V, i16* %layer3_out_V_data_18_V, i16* %layer3_out_V_data_19_V, i16* %layer3_out_V_data_20_V, i16* %layer3_out_V_data_21_V, i16* %layer3_out_V_data_22_V, i16* %layer3_out_V_data_23_V, i16* %layer3_out_V_data_24_V, i16* %layer3_out_V_data_25_V, i16* %layer3_out_V_data_26_V, i16* %layer3_out_V_data_27_V, i16* %layer3_out_V_data_28_V, i16* %layer3_out_V_data_29_V, i16* %layer3_out_V_data_30_V, i16* %layer3_out_V_data_31_V, i16* %layer4_out_V_data_0_V, i16* %layer4_out_V_data_1_V, i16* %layer4_out_V_data_2_V, i16* %layer4_out_V_data_3_V, i16* %layer4_out_V_data_4_V, i16* %layer4_out_V_data_5_V, i16* %layer4_out_V_data_6_V, i16* %layer4_out_V_data_7_V, i16* %layer4_out_V_data_8_V, i16* %layer4_out_V_data_9_V, i16* %layer4_out_V_data_10_V, i16* %layer4_out_V_data_11_V, i16* %layer4_out_V_data_12_V, i16* %layer4_out_V_data_13_V, i16* %layer4_out_V_data_14_V, i16* %layer4_out_V_data_15_V, i16* %layer4_out_V_data_16_V, i16* %layer4_out_V_data_17_V, i16* %layer4_out_V_data_18_V, i16* %layer4_out_V_data_19_V, i16* %layer4_out_V_data_20_V, i16* %layer4_out_V_data_21_V, i16* %layer4_out_V_data_22_V, i16* %layer4_out_V_data_23_V, i16* %layer4_out_V_data_24_V, i16* %layer4_out_V_data_25_V, i16* %layer4_out_V_data_26_V, i16* %layer4_out_V_data_27_V, i16* %layer4_out_V_data_28_V, i16* %layer4_out_V_data_29_V, i16* %layer4_out_V_data_30_V, i16* %layer4_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="621" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1789  call fastcc void @"normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>"(i16* %layer4_out_V_data_0_V, i16* %layer4_out_V_data_1_V, i16* %layer4_out_V_data_2_V, i16* %layer4_out_V_data_3_V, i16* %layer4_out_V_data_4_V, i16* %layer4_out_V_data_5_V, i16* %layer4_out_V_data_6_V, i16* %layer4_out_V_data_7_V, i16* %layer4_out_V_data_8_V, i16* %layer4_out_V_data_9_V, i16* %layer4_out_V_data_10_V, i16* %layer4_out_V_data_11_V, i16* %layer4_out_V_data_12_V, i16* %layer4_out_V_data_13_V, i16* %layer4_out_V_data_14_V, i16* %layer4_out_V_data_15_V, i16* %layer4_out_V_data_16_V, i16* %layer4_out_V_data_17_V, i16* %layer4_out_V_data_18_V, i16* %layer4_out_V_data_19_V, i16* %layer4_out_V_data_20_V, i16* %layer4_out_V_data_21_V, i16* %layer4_out_V_data_22_V, i16* %layer4_out_V_data_23_V, i16* %layer4_out_V_data_24_V, i16* %layer4_out_V_data_25_V, i16* %layer4_out_V_data_26_V, i16* %layer4_out_V_data_27_V, i16* %layer4_out_V_data_28_V, i16* %layer4_out_V_data_29_V, i16* %layer4_out_V_data_30_V, i16* %layer4_out_V_data_31_V, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_9_V, i16* %layer5_out_V_data_10_V, i16* %layer5_out_V_data_11_V, i16* %layer5_out_V_data_12_V, i16* %layer5_out_V_data_13_V, i16* %layer5_out_V_data_14_V, i16* %layer5_out_V_data_15_V, i16* %layer5_out_V_data_16_V, i16* %layer5_out_V_data_17_V, i16* %layer5_out_V_data_18_V, i16* %layer5_out_V_data_19_V, i16* %layer5_out_V_data_20_V, i16* %layer5_out_V_data_21_V, i16* %layer5_out_V_data_22_V, i16* %layer5_out_V_data_23_V, i16* %layer5_out_V_data_24_V, i16* %layer5_out_V_data_25_V, i16* %layer5_out_V_data_26_V, i16* %layer5_out_V_data_27_V, i16* %layer5_out_V_data_28_V, i16* %layer5_out_V_data_29_V, i16* %layer5_out_V_data_30_V, i16* %layer5_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="622" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1789  call fastcc void @"normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>"(i16* %layer4_out_V_data_0_V, i16* %layer4_out_V_data_1_V, i16* %layer4_out_V_data_2_V, i16* %layer4_out_V_data_3_V, i16* %layer4_out_V_data_4_V, i16* %layer4_out_V_data_5_V, i16* %layer4_out_V_data_6_V, i16* %layer4_out_V_data_7_V, i16* %layer4_out_V_data_8_V, i16* %layer4_out_V_data_9_V, i16* %layer4_out_V_data_10_V, i16* %layer4_out_V_data_11_V, i16* %layer4_out_V_data_12_V, i16* %layer4_out_V_data_13_V, i16* %layer4_out_V_data_14_V, i16* %layer4_out_V_data_15_V, i16* %layer4_out_V_data_16_V, i16* %layer4_out_V_data_17_V, i16* %layer4_out_V_data_18_V, i16* %layer4_out_V_data_19_V, i16* %layer4_out_V_data_20_V, i16* %layer4_out_V_data_21_V, i16* %layer4_out_V_data_22_V, i16* %layer4_out_V_data_23_V, i16* %layer4_out_V_data_24_V, i16* %layer4_out_V_data_25_V, i16* %layer4_out_V_data_26_V, i16* %layer4_out_V_data_27_V, i16* %layer4_out_V_data_28_V, i16* %layer4_out_V_data_29_V, i16* %layer4_out_V_data_30_V, i16* %layer4_out_V_data_31_V, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_9_V, i16* %layer5_out_V_data_10_V, i16* %layer5_out_V_data_11_V, i16* %layer5_out_V_data_12_V, i16* %layer5_out_V_data_13_V, i16* %layer5_out_V_data_14_V, i16* %layer5_out_V_data_15_V, i16* %layer5_out_V_data_16_V, i16* %layer5_out_V_data_17_V, i16* %layer5_out_V_data_18_V, i16* %layer5_out_V_data_19_V, i16* %layer5_out_V_data_20_V, i16* %layer5_out_V_data_21_V, i16* %layer5_out_V_data_22_V, i16* %layer5_out_V_data_23_V, i16* %layer5_out_V_data_24_V, i16* %layer5_out_V_data_25_V, i16* %layer5_out_V_data_26_V, i16* %layer5_out_V_data_27_V, i16* %layer5_out_V_data_28_V, i16* %layer5_out_V_data_29_V, i16* %layer5_out_V_data_30_V, i16* %layer5_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="623" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="0" op_358_bw="0">
<![CDATA[
:1790  call fastcc void @"separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6>"(i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_9_V, i16* %layer5_out_V_data_10_V, i16* %layer5_out_V_data_11_V, i16* %layer5_out_V_data_12_V, i16* %layer5_out_V_data_13_V, i16* %layer5_out_V_data_14_V, i16* %layer5_out_V_data_15_V, i16* %layer5_out_V_data_16_V, i16* %layer5_out_V_data_17_V, i16* %layer5_out_V_data_18_V, i16* %layer5_out_V_data_19_V, i16* %layer5_out_V_data_20_V, i16* %layer5_out_V_data_21_V, i16* %layer5_out_V_data_22_V, i16* %layer5_out_V_data_23_V, i16* %layer5_out_V_data_24_V, i16* %layer5_out_V_data_25_V, i16* %layer5_out_V_data_26_V, i16* %layer5_out_V_data_27_V, i16* %layer5_out_V_data_28_V, i16* %layer5_out_V_data_29_V, i16* %layer5_out_V_data_30_V, i16* %layer5_out_V_data_31_V, i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_7_V, i16* %layer6_out_V_data_8_V, i16* %layer6_out_V_data_9_V, i16* %layer6_out_V_data_10_V, i16* %layer6_out_V_data_11_V, i16* %layer6_out_V_data_12_V, i16* %layer6_out_V_data_13_V, i16* %layer6_out_V_data_14_V, i16* %layer6_out_V_data_15_V, i16* %layer6_out_V_data_16_V, i16* %layer6_out_V_data_17_V, i16* %layer6_out_V_data_18_V, i16* %layer6_out_V_data_19_V, i16* %layer6_out_V_data_20_V, i16* %layer6_out_V_data_21_V, i16* %layer6_out_V_data_22_V, i16* %layer6_out_V_data_23_V, i16* %layer6_out_V_data_24_V, i16* %layer6_out_V_data_25_V, i16* %layer6_out_V_data_26_V, i16* %layer6_out_V_data_27_V, i16* %layer6_out_V_data_28_V, i16* %layer6_out_V_data_29_V, i16* %layer6_out_V_data_30_V, i16* %layer6_out_V_data_31_V, i16* %layer6_out_V_data_32_V, i16* %layer6_out_V_data_33_V, i16* %layer6_out_V_data_34_V, i16* %layer6_out_V_data_35_V, i16* %layer6_out_V_data_36_V, i16* %layer6_out_V_data_37_V, i16* %layer6_out_V_data_38_V, i16* %layer6_out_V_data_39_V, i16* %layer6_out_V_data_40_V, i16* %layer6_out_V_data_41_V, i16* %layer6_out_V_data_42_V, i16* %layer6_out_V_data_43_V, i16* %layer6_out_V_data_44_V, i16* %layer6_out_V_data_45_V, i16* %layer6_out_V_data_46_V, i16* %layer6_out_V_data_47_V, i16* %layer6_out_V_data_48_V, i16* %layer6_out_V_data_49_V, i16* %layer6_out_V_data_50_V, i16* %layer6_out_V_data_51_V, i16* %layer6_out_V_data_52_V, i16* %layer6_out_V_data_53_V, i16* %layer6_out_V_data_54_V, i16* %layer6_out_V_data_55_V, i16* %layer6_out_V_data_56_V, i16* %layer6_out_V_data_57_V, i16* %layer6_out_V_data_58_V, i16* %layer6_out_V_data_59_V, i16* %layer6_out_V_data_60_V, i16* %layer6_out_V_data_61_V, i16* %layer6_out_V_data_62_V, i16* %layer6_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln67"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="624" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="0" op_358_bw="0">
<![CDATA[
:1790  call fastcc void @"separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6>"(i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_9_V, i16* %layer5_out_V_data_10_V, i16* %layer5_out_V_data_11_V, i16* %layer5_out_V_data_12_V, i16* %layer5_out_V_data_13_V, i16* %layer5_out_V_data_14_V, i16* %layer5_out_V_data_15_V, i16* %layer5_out_V_data_16_V, i16* %layer5_out_V_data_17_V, i16* %layer5_out_V_data_18_V, i16* %layer5_out_V_data_19_V, i16* %layer5_out_V_data_20_V, i16* %layer5_out_V_data_21_V, i16* %layer5_out_V_data_22_V, i16* %layer5_out_V_data_23_V, i16* %layer5_out_V_data_24_V, i16* %layer5_out_V_data_25_V, i16* %layer5_out_V_data_26_V, i16* %layer5_out_V_data_27_V, i16* %layer5_out_V_data_28_V, i16* %layer5_out_V_data_29_V, i16* %layer5_out_V_data_30_V, i16* %layer5_out_V_data_31_V, i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_7_V, i16* %layer6_out_V_data_8_V, i16* %layer6_out_V_data_9_V, i16* %layer6_out_V_data_10_V, i16* %layer6_out_V_data_11_V, i16* %layer6_out_V_data_12_V, i16* %layer6_out_V_data_13_V, i16* %layer6_out_V_data_14_V, i16* %layer6_out_V_data_15_V, i16* %layer6_out_V_data_16_V, i16* %layer6_out_V_data_17_V, i16* %layer6_out_V_data_18_V, i16* %layer6_out_V_data_19_V, i16* %layer6_out_V_data_20_V, i16* %layer6_out_V_data_21_V, i16* %layer6_out_V_data_22_V, i16* %layer6_out_V_data_23_V, i16* %layer6_out_V_data_24_V, i16* %layer6_out_V_data_25_V, i16* %layer6_out_V_data_26_V, i16* %layer6_out_V_data_27_V, i16* %layer6_out_V_data_28_V, i16* %layer6_out_V_data_29_V, i16* %layer6_out_V_data_30_V, i16* %layer6_out_V_data_31_V, i16* %layer6_out_V_data_32_V, i16* %layer6_out_V_data_33_V, i16* %layer6_out_V_data_34_V, i16* %layer6_out_V_data_35_V, i16* %layer6_out_V_data_36_V, i16* %layer6_out_V_data_37_V, i16* %layer6_out_V_data_38_V, i16* %layer6_out_V_data_39_V, i16* %layer6_out_V_data_40_V, i16* %layer6_out_V_data_41_V, i16* %layer6_out_V_data_42_V, i16* %layer6_out_V_data_43_V, i16* %layer6_out_V_data_44_V, i16* %layer6_out_V_data_45_V, i16* %layer6_out_V_data_46_V, i16* %layer6_out_V_data_47_V, i16* %layer6_out_V_data_48_V, i16* %layer6_out_V_data_49_V, i16* %layer6_out_V_data_50_V, i16* %layer6_out_V_data_51_V, i16* %layer6_out_V_data_52_V, i16* %layer6_out_V_data_53_V, i16* %layer6_out_V_data_54_V, i16* %layer6_out_V_data_55_V, i16* %layer6_out_V_data_56_V, i16* %layer6_out_V_data_57_V, i16* %layer6_out_V_data_58_V, i16* %layer6_out_V_data_59_V, i16* %layer6_out_V_data_60_V, i16* %layer6_out_V_data_61_V, i16* %layer6_out_V_data_62_V, i16* %layer6_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln67"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="625" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:1791  call fastcc void @"relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7>"(i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_7_V, i16* %layer6_out_V_data_8_V, i16* %layer6_out_V_data_9_V, i16* %layer6_out_V_data_10_V, i16* %layer6_out_V_data_11_V, i16* %layer6_out_V_data_12_V, i16* %layer6_out_V_data_13_V, i16* %layer6_out_V_data_14_V, i16* %layer6_out_V_data_15_V, i16* %layer6_out_V_data_16_V, i16* %layer6_out_V_data_17_V, i16* %layer6_out_V_data_18_V, i16* %layer6_out_V_data_19_V, i16* %layer6_out_V_data_20_V, i16* %layer6_out_V_data_21_V, i16* %layer6_out_V_data_22_V, i16* %layer6_out_V_data_23_V, i16* %layer6_out_V_data_24_V, i16* %layer6_out_V_data_25_V, i16* %layer6_out_V_data_26_V, i16* %layer6_out_V_data_27_V, i16* %layer6_out_V_data_28_V, i16* %layer6_out_V_data_29_V, i16* %layer6_out_V_data_30_V, i16* %layer6_out_V_data_31_V, i16* %layer6_out_V_data_32_V, i16* %layer6_out_V_data_33_V, i16* %layer6_out_V_data_34_V, i16* %layer6_out_V_data_35_V, i16* %layer6_out_V_data_36_V, i16* %layer6_out_V_data_37_V, i16* %layer6_out_V_data_38_V, i16* %layer6_out_V_data_39_V, i16* %layer6_out_V_data_40_V, i16* %layer6_out_V_data_41_V, i16* %layer6_out_V_data_42_V, i16* %layer6_out_V_data_43_V, i16* %layer6_out_V_data_44_V, i16* %layer6_out_V_data_45_V, i16* %layer6_out_V_data_46_V, i16* %layer6_out_V_data_47_V, i16* %layer6_out_V_data_48_V, i16* %layer6_out_V_data_49_V, i16* %layer6_out_V_data_50_V, i16* %layer6_out_V_data_51_V, i16* %layer6_out_V_data_52_V, i16* %layer6_out_V_data_53_V, i16* %layer6_out_V_data_54_V, i16* %layer6_out_V_data_55_V, i16* %layer6_out_V_data_56_V, i16* %layer6_out_V_data_57_V, i16* %layer6_out_V_data_58_V, i16* %layer6_out_V_data_59_V, i16* %layer6_out_V_data_60_V, i16* %layer6_out_V_data_61_V, i16* %layer6_out_V_data_62_V, i16* %layer6_out_V_data_63_V, i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_7_V, i16* %layer7_out_V_data_8_V, i16* %layer7_out_V_data_9_V, i16* %layer7_out_V_data_10_V, i16* %layer7_out_V_data_11_V, i16* %layer7_out_V_data_12_V, i16* %layer7_out_V_data_13_V, i16* %layer7_out_V_data_14_V, i16* %layer7_out_V_data_15_V, i16* %layer7_out_V_data_16_V, i16* %layer7_out_V_data_17_V, i16* %layer7_out_V_data_18_V, i16* %layer7_out_V_data_19_V, i16* %layer7_out_V_data_20_V, i16* %layer7_out_V_data_21_V, i16* %layer7_out_V_data_22_V, i16* %layer7_out_V_data_23_V, i16* %layer7_out_V_data_24_V, i16* %layer7_out_V_data_25_V, i16* %layer7_out_V_data_26_V, i16* %layer7_out_V_data_27_V, i16* %layer7_out_V_data_28_V, i16* %layer7_out_V_data_29_V, i16* %layer7_out_V_data_30_V, i16* %layer7_out_V_data_31_V, i16* %layer7_out_V_data_32_V, i16* %layer7_out_V_data_33_V, i16* %layer7_out_V_data_34_V, i16* %layer7_out_V_data_35_V, i16* %layer7_out_V_data_36_V, i16* %layer7_out_V_data_37_V, i16* %layer7_out_V_data_38_V, i16* %layer7_out_V_data_39_V, i16* %layer7_out_V_data_40_V, i16* %layer7_out_V_data_41_V, i16* %layer7_out_V_data_42_V, i16* %layer7_out_V_data_43_V, i16* %layer7_out_V_data_44_V, i16* %layer7_out_V_data_45_V, i16* %layer7_out_V_data_46_V, i16* %layer7_out_V_data_47_V, i16* %layer7_out_V_data_48_V, i16* %layer7_out_V_data_49_V, i16* %layer7_out_V_data_50_V, i16* %layer7_out_V_data_51_V, i16* %layer7_out_V_data_52_V, i16* %layer7_out_V_data_53_V, i16* %layer7_out_V_data_54_V, i16* %layer7_out_V_data_55_V, i16* %layer7_out_V_data_56_V, i16* %layer7_out_V_data_57_V, i16* %layer7_out_V_data_58_V, i16* %layer7_out_V_data_59_V, i16* %layer7_out_V_data_60_V, i16* %layer7_out_V_data_61_V, i16* %layer7_out_V_data_62_V, i16* %layer7_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="626" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:1791  call fastcc void @"relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7>"(i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_7_V, i16* %layer6_out_V_data_8_V, i16* %layer6_out_V_data_9_V, i16* %layer6_out_V_data_10_V, i16* %layer6_out_V_data_11_V, i16* %layer6_out_V_data_12_V, i16* %layer6_out_V_data_13_V, i16* %layer6_out_V_data_14_V, i16* %layer6_out_V_data_15_V, i16* %layer6_out_V_data_16_V, i16* %layer6_out_V_data_17_V, i16* %layer6_out_V_data_18_V, i16* %layer6_out_V_data_19_V, i16* %layer6_out_V_data_20_V, i16* %layer6_out_V_data_21_V, i16* %layer6_out_V_data_22_V, i16* %layer6_out_V_data_23_V, i16* %layer6_out_V_data_24_V, i16* %layer6_out_V_data_25_V, i16* %layer6_out_V_data_26_V, i16* %layer6_out_V_data_27_V, i16* %layer6_out_V_data_28_V, i16* %layer6_out_V_data_29_V, i16* %layer6_out_V_data_30_V, i16* %layer6_out_V_data_31_V, i16* %layer6_out_V_data_32_V, i16* %layer6_out_V_data_33_V, i16* %layer6_out_V_data_34_V, i16* %layer6_out_V_data_35_V, i16* %layer6_out_V_data_36_V, i16* %layer6_out_V_data_37_V, i16* %layer6_out_V_data_38_V, i16* %layer6_out_V_data_39_V, i16* %layer6_out_V_data_40_V, i16* %layer6_out_V_data_41_V, i16* %layer6_out_V_data_42_V, i16* %layer6_out_V_data_43_V, i16* %layer6_out_V_data_44_V, i16* %layer6_out_V_data_45_V, i16* %layer6_out_V_data_46_V, i16* %layer6_out_V_data_47_V, i16* %layer6_out_V_data_48_V, i16* %layer6_out_V_data_49_V, i16* %layer6_out_V_data_50_V, i16* %layer6_out_V_data_51_V, i16* %layer6_out_V_data_52_V, i16* %layer6_out_V_data_53_V, i16* %layer6_out_V_data_54_V, i16* %layer6_out_V_data_55_V, i16* %layer6_out_V_data_56_V, i16* %layer6_out_V_data_57_V, i16* %layer6_out_V_data_58_V, i16* %layer6_out_V_data_59_V, i16* %layer6_out_V_data_60_V, i16* %layer6_out_V_data_61_V, i16* %layer6_out_V_data_62_V, i16* %layer6_out_V_data_63_V, i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_7_V, i16* %layer7_out_V_data_8_V, i16* %layer7_out_V_data_9_V, i16* %layer7_out_V_data_10_V, i16* %layer7_out_V_data_11_V, i16* %layer7_out_V_data_12_V, i16* %layer7_out_V_data_13_V, i16* %layer7_out_V_data_14_V, i16* %layer7_out_V_data_15_V, i16* %layer7_out_V_data_16_V, i16* %layer7_out_V_data_17_V, i16* %layer7_out_V_data_18_V, i16* %layer7_out_V_data_19_V, i16* %layer7_out_V_data_20_V, i16* %layer7_out_V_data_21_V, i16* %layer7_out_V_data_22_V, i16* %layer7_out_V_data_23_V, i16* %layer7_out_V_data_24_V, i16* %layer7_out_V_data_25_V, i16* %layer7_out_V_data_26_V, i16* %layer7_out_V_data_27_V, i16* %layer7_out_V_data_28_V, i16* %layer7_out_V_data_29_V, i16* %layer7_out_V_data_30_V, i16* %layer7_out_V_data_31_V, i16* %layer7_out_V_data_32_V, i16* %layer7_out_V_data_33_V, i16* %layer7_out_V_data_34_V, i16* %layer7_out_V_data_35_V, i16* %layer7_out_V_data_36_V, i16* %layer7_out_V_data_37_V, i16* %layer7_out_V_data_38_V, i16* %layer7_out_V_data_39_V, i16* %layer7_out_V_data_40_V, i16* %layer7_out_V_data_41_V, i16* %layer7_out_V_data_42_V, i16* %layer7_out_V_data_43_V, i16* %layer7_out_V_data_44_V, i16* %layer7_out_V_data_45_V, i16* %layer7_out_V_data_46_V, i16* %layer7_out_V_data_47_V, i16* %layer7_out_V_data_48_V, i16* %layer7_out_V_data_49_V, i16* %layer7_out_V_data_50_V, i16* %layer7_out_V_data_51_V, i16* %layer7_out_V_data_52_V, i16* %layer7_out_V_data_53_V, i16* %layer7_out_V_data_54_V, i16* %layer7_out_V_data_55_V, i16* %layer7_out_V_data_56_V, i16* %layer7_out_V_data_57_V, i16* %layer7_out_V_data_58_V, i16* %layer7_out_V_data_59_V, i16* %layer7_out_V_data_60_V, i16* %layer7_out_V_data_61_V, i16* %layer7_out_V_data_62_V, i16* %layer7_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="627" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="16" op_358_bw="16" op_359_bw="16" op_360_bw="16" op_361_bw="16" op_362_bw="16" op_363_bw="16" op_364_bw="16" op_365_bw="16" op_366_bw="16" op_367_bw="16" op_368_bw="16" op_369_bw="16" op_370_bw="16" op_371_bw="16" op_372_bw="16" op_373_bw="16" op_374_bw="16" op_375_bw="16" op_376_bw="16" op_377_bw="16" op_378_bw="16" op_379_bw="16" op_380_bw="16" op_381_bw="16" op_382_bw="16" op_383_bw="16" op_384_bw="16" op_385_bw="16" op_386_bw="16" op_387_bw="16" op_388_bw="16" op_389_bw="16" op_390_bw="16" op_391_bw="16" op_392_bw="16" op_393_bw="16" op_394_bw="16" op_395_bw="16" op_396_bw="16" op_397_bw="16" op_398_bw="16" op_399_bw="16" op_400_bw="16" op_401_bw="16" op_402_bw="16" op_403_bw="16" op_404_bw="16" op_405_bw="16" op_406_bw="16" op_407_bw="16" op_408_bw="16" op_409_bw="16" op_410_bw="16" op_411_bw="16" op_412_bw="16" op_413_bw="16" op_414_bw="16" op_415_bw="16" op_416_bw="16" op_417_bw="16" op_418_bw="16" op_419_bw="16" op_420_bw="16" op_421_bw="16" op_422_bw="16" op_423_bw="16" op_424_bw="16" op_425_bw="16" op_426_bw="16" op_427_bw="16" op_428_bw="16" op_429_bw="16" op_430_bw="16" op_431_bw="16" op_432_bw="16" op_433_bw="16" op_434_bw="16" op_435_bw="16" op_436_bw="16" op_437_bw="16" op_438_bw="16" op_439_bw="16" op_440_bw="16" op_441_bw="16" op_442_bw="16" op_443_bw="16" op_444_bw="16" op_445_bw="16" op_446_bw="16" op_447_bw="16" op_448_bw="16" op_449_bw="16" op_450_bw="16" op_451_bw="16" op_452_bw="16" op_453_bw="16" op_454_bw="16" op_455_bw="16" op_456_bw="16" op_457_bw="16" op_458_bw="16" op_459_bw="16" op_460_bw="16" op_461_bw="16" op_462_bw="16" op_463_bw="16" op_464_bw="16" op_465_bw="16" op_466_bw="16" op_467_bw="16" op_468_bw="16" op_469_bw="16" op_470_bw="16" op_471_bw="16" op_472_bw="16" op_473_bw="16" op_474_bw="16" op_475_bw="16" op_476_bw="16" op_477_bw="16" op_478_bw="16" op_479_bw="16" op_480_bw="16" op_481_bw="16" op_482_bw="16" op_483_bw="16" op_484_bw="16" op_485_bw="16" op_486_bw="16" op_487_bw="16" op_488_bw="16" op_489_bw="16" op_490_bw="16" op_491_bw="16" op_492_bw="16" op_493_bw="16" op_494_bw="16" op_495_bw="16" op_496_bw="16" op_497_bw="16" op_498_bw="16" op_499_bw="16" op_500_bw="16" op_501_bw="16" op_502_bw="16" op_503_bw="16" op_504_bw="16" op_505_bw="16" op_506_bw="16" op_507_bw="16" op_508_bw="16" op_509_bw="16" op_510_bw="16" op_511_bw="16" op_512_bw="16" op_513_bw="16" op_514_bw="16" op_515_bw="16" op_516_bw="16" op_517_bw="16" op_518_bw="16" op_519_bw="16" op_520_bw="16" op_521_bw="16" op_522_bw="16" op_523_bw="16" op_524_bw="16" op_525_bw="16" op_526_bw="16" op_527_bw="16" op_528_bw="16" op_529_bw="16" op_530_bw="16" op_531_bw="32" op_532_bw="32" op_533_bw="32" op_534_bw="32" op_535_bw="16" op_536_bw="16" op_537_bw="16" op_538_bw="16" op_539_bw="16" op_540_bw="16" op_541_bw="16" op_542_bw="16" op_543_bw="16" op_544_bw="16" op_545_bw="16" op_546_bw="16" op_547_bw="16" op_548_bw="16" op_549_bw="16" op_550_bw="16" op_551_bw="16" op_552_bw="16" op_553_bw="16" op_554_bw="16" op_555_bw="16" op_556_bw="16" op_557_bw="16" op_558_bw="16" op_559_bw="16" op_560_bw="16" op_561_bw="16" op_562_bw="16" op_563_bw="16" op_564_bw="16" op_565_bw="16" op_566_bw="16" op_567_bw="16" op_568_bw="16" op_569_bw="16" op_570_bw="16" op_571_bw="16" op_572_bw="16" op_573_bw="16" op_574_bw="16" op_575_bw="16" op_576_bw="16" op_577_bw="16" op_578_bw="16" op_579_bw="16" op_580_bw="16" op_581_bw="16" op_582_bw="16" op_583_bw="16" op_584_bw="16" op_585_bw="16" op_586_bw="16" op_587_bw="16" op_588_bw="16" op_589_bw="16" op_590_bw="16" op_591_bw="16" op_592_bw="16" op_593_bw="16" op_594_bw="16" op_595_bw="16" op_596_bw="16" op_597_bw="16" op_598_bw="16" op_599_bw="16" op_600_bw="16" op_601_bw="16" op_602_bw="16" op_603_bw="16" op_604_bw="16" op_605_bw="16" op_606_bw="16" op_607_bw="16" op_608_bw="16" op_609_bw="16" op_610_bw="16" op_611_bw="16" op_612_bw="16" op_613_bw="16" op_614_bw="16" op_615_bw="16" op_616_bw="16" op_617_bw="16" op_618_bw="16" op_619_bw="16" op_620_bw="16" op_621_bw="16" op_622_bw="16" op_623_bw="16" op_624_bw="16" op_625_bw="16" op_626_bw="16" op_627_bw="16" op_628_bw="16" op_629_bw="16" op_630_bw="16" op_631_bw="16" op_632_bw="16" op_633_bw="16" op_634_bw="16" op_635_bw="16" op_636_bw="16" op_637_bw="16" op_638_bw="16" op_639_bw="16" op_640_bw="16" op_641_bw="16" op_642_bw="16" op_643_bw="16" op_644_bw="16" op_645_bw="16" op_646_bw="16" op_647_bw="16" op_648_bw="16" op_649_bw="16" op_650_bw="16" op_651_bw="16" op_652_bw="16" op_653_bw="16" op_654_bw="16" op_655_bw="16" op_656_bw="16" op_657_bw="16" op_658_bw="16" op_659_bw="16" op_660_bw="16" op_661_bw="16" op_662_bw="16" op_663_bw="16" op_664_bw="16" op_665_bw="16" op_666_bw="16" op_667_bw="16" op_668_bw="16" op_669_bw="16" op_670_bw="16" op_671_bw="16" op_672_bw="16" op_673_bw="16" op_674_bw="16" op_675_bw="16" op_676_bw="16" op_677_bw="16" op_678_bw="16" op_679_bw="16" op_680_bw="16" op_681_bw="16" op_682_bw="16" op_683_bw="16" op_684_bw="16" op_685_bw="16" op_686_bw="16" op_687_bw="16" op_688_bw="16" op_689_bw="16" op_690_bw="16" op_691_bw="16" op_692_bw="16" op_693_bw="16" op_694_bw="16" op_695_bw="16" op_696_bw="16" op_697_bw="16" op_698_bw="16" op_699_bw="16" op_700_bw="16" op_701_bw="16" op_702_bw="16" op_703_bw="16" op_704_bw="16" op_705_bw="16" op_706_bw="16" op_707_bw="16" op_708_bw="16" op_709_bw="16" op_710_bw="16" op_711_bw="16" op_712_bw="16" op_713_bw="16" op_714_bw="16" op_715_bw="16" op_716_bw="16" op_717_bw="16" op_718_bw="16" op_719_bw="16" op_720_bw="16" op_721_bw="16" op_722_bw="16" op_723_bw="16" op_724_bw="16" op_725_bw="16" op_726_bw="16" op_727_bw="16" op_728_bw="16" op_729_bw="16" op_730_bw="16" op_731_bw="16" op_732_bw="16" op_733_bw="16" op_734_bw="16" op_735_bw="16" op_736_bw="16" op_737_bw="16" op_738_bw="16" op_739_bw="16" op_740_bw="16" op_741_bw="16" op_742_bw="16" op_743_bw="16" op_744_bw="16" op_745_bw="16" op_746_bw="16" op_747_bw="16" op_748_bw="16" op_749_bw="16" op_750_bw="16" op_751_bw="16" op_752_bw="16" op_753_bw="16" op_754_bw="16" op_755_bw="16" op_756_bw="16" op_757_bw="16" op_758_bw="16" op_759_bw="16" op_760_bw="16" op_761_bw="16" op_762_bw="16" op_763_bw="16" op_764_bw="16" op_765_bw="16" op_766_bw="16" op_767_bw="16" op_768_bw="16" op_769_bw="16" op_770_bw="16" op_771_bw="16" op_772_bw="16" op_773_bw="16" op_774_bw="16" op_775_bw="16" op_776_bw="16" op_777_bw="16" op_778_bw="16" op_779_bw="16" op_780_bw="16" op_781_bw="16" op_782_bw="16" op_783_bw="16" op_784_bw="16" op_785_bw="16" op_786_bw="16" op_787_bw="16" op_788_bw="16" op_789_bw="16" op_790_bw="16" op_791_bw="16" op_792_bw="16" op_793_bw="16" op_794_bw="16" op_795_bw="16" op_796_bw="16" op_797_bw="16" op_798_bw="16" op_799_bw="16" op_800_bw="16" op_801_bw="16" op_802_bw="16" op_803_bw="16" op_804_bw="16" op_805_bw="16" op_806_bw="16" op_807_bw="16" op_808_bw="16" op_809_bw="16" op_810_bw="16" op_811_bw="16" op_812_bw="16" op_813_bw="16" op_814_bw="16" op_815_bw="16" op_816_bw="16" op_817_bw="16" op_818_bw="16" op_819_bw="16" op_820_bw="16" op_821_bw="16" op_822_bw="16" op_823_bw="16" op_824_bw="16" op_825_bw="16" op_826_bw="16" op_827_bw="16" op_828_bw="16" op_829_bw="16" op_830_bw="16" op_831_bw="16" op_832_bw="16" op_833_bw="16" op_834_bw="16" op_835_bw="16" op_836_bw="16" op_837_bw="16" op_838_bw="16" op_839_bw="16" op_840_bw="16" op_841_bw="16" op_842_bw="16" op_843_bw="16" op_844_bw="16" op_845_bw="16" op_846_bw="16" op_847_bw="16" op_848_bw="16" op_849_bw="16" op_850_bw="16" op_851_bw="16" op_852_bw="16" op_853_bw="16" op_854_bw="16" op_855_bw="16" op_856_bw="16" op_857_bw="16" op_858_bw="16" op_859_bw="16" op_860_bw="16" op_861_bw="16" op_862_bw="16" op_863_bw="16" op_864_bw="16" op_865_bw="16" op_866_bw="16" op_867_bw="16" op_868_bw="16" op_869_bw="16" op_870_bw="16" op_871_bw="16" op_872_bw="16" op_873_bw="16" op_874_bw="16" op_875_bw="16" op_876_bw="16" op_877_bw="16" op_878_bw="16" op_879_bw="16" op_880_bw="16" op_881_bw="16" op_882_bw="16" op_883_bw="16" op_884_bw="16" op_885_bw="16" op_886_bw="16" op_887_bw="16" op_888_bw="16" op_889_bw="16" op_890_bw="16" op_891_bw="16" op_892_bw="16" op_893_bw="16" op_894_bw="16" op_895_bw="16" op_896_bw="16" op_897_bw="16" op_898_bw="16" op_899_bw="16" op_900_bw="16" op_901_bw="16" op_902_bw="16" op_903_bw="16" op_904_bw="16" op_905_bw="16" op_906_bw="16" op_907_bw="16" op_908_bw="16" op_909_bw="16" op_910_bw="16" op_911_bw="16" op_912_bw="16" op_913_bw="16" op_914_bw="16" op_915_bw="16" op_916_bw="16" op_917_bw="16" op_918_bw="16" op_919_bw="16" op_920_bw="16" op_921_bw="16" op_922_bw="16" op_923_bw="16" op_924_bw="16" op_925_bw="16" op_926_bw="16" op_927_bw="16" op_928_bw="16" op_929_bw="16" op_930_bw="16" op_931_bw="16" op_932_bw="16" op_933_bw="16" op_934_bw="16" op_935_bw="16" op_936_bw="16" op_937_bw="16" op_938_bw="16" op_939_bw="16" op_940_bw="16" op_941_bw="16" op_942_bw="16" op_943_bw="16" op_944_bw="16" op_945_bw="16" op_946_bw="16" op_947_bw="16" op_948_bw="16" op_949_bw="16" op_950_bw="16" op_951_bw="16" op_952_bw="16" op_953_bw="16" op_954_bw="16" op_955_bw="16" op_956_bw="16" op_957_bw="16" op_958_bw="16" op_959_bw="16" op_960_bw="16" op_961_bw="16" op_962_bw="16" op_963_bw="16" op_964_bw="16" op_965_bw="16" op_966_bw="16" op_967_bw="16" op_968_bw="16" op_969_bw="16" op_970_bw="16" op_971_bw="16" op_972_bw="16" op_973_bw="16" op_974_bw="16" op_975_bw="16" op_976_bw="16" op_977_bw="16" op_978_bw="16" op_979_bw="16" op_980_bw="16" op_981_bw="16" op_982_bw="16" op_983_bw="16" op_984_bw="16" op_985_bw="16" op_986_bw="16" op_987_bw="16" op_988_bw="16" op_989_bw="16" op_990_bw="16" op_991_bw="16" op_992_bw="16" op_993_bw="16" op_994_bw="16" op_995_bw="16" op_996_bw="16" op_997_bw="16" op_998_bw="16" op_999_bw="16" op_1000_bw="16" op_1001_bw="16" op_1002_bw="16" op_1003_bw="16" op_1004_bw="16" op_1005_bw="16" op_1006_bw="16" op_1007_bw="16" op_1008_bw="16" op_1009_bw="16" op_1010_bw="16" op_1011_bw="16" op_1012_bw="16" op_1013_bw="16" op_1014_bw="16" op_1015_bw="16" op_1016_bw="16" op_1017_bw="16" op_1018_bw="16" op_1019_bw="16" op_1020_bw="16" op_1021_bw="16" op_1022_bw="16" op_1023_bw="16" op_1024_bw="16" op_1025_bw="16" op_1026_bw="16" op_1027_bw="16" op_1028_bw="16" op_1029_bw="16" op_1030_bw="16" op_1031_bw="16" op_1032_bw="16" op_1033_bw="16" op_1034_bw="16" op_1035_bw="16" op_1036_bw="16" op_1037_bw="16" op_1038_bw="16" op_1039_bw="16" op_1040_bw="16" op_1041_bw="16" op_1042_bw="16" op_1043_bw="16" op_1044_bw="16" op_1045_bw="16" op_1046_bw="16" op_1047_bw="16" op_1048_bw="16" op_1049_bw="16" op_1050_bw="16" op_1051_bw="16" op_1052_bw="16" op_1053_bw="16" op_1054_bw="16" op_1055_bw="16" op_1056_bw="16" op_1057_bw="16" op_1058_bw="16" op_1059_bw="16" op_1060_bw="16" op_1061_bw="16" op_1062_bw="16" op_1063_bw="16" op_1064_bw="16" op_1065_bw="16" op_1066_bw="16" op_1067_bw="16" op_1068_bw="16" op_1069_bw="16" op_1070_bw="16" op_1071_bw="16" op_1072_bw="16" op_1073_bw="16" op_1074_bw="16" op_1075_bw="16" op_1076_bw="16" op_1077_bw="16" op_1078_bw="16" op_1079_bw="16" op_1080_bw="16" op_1081_bw="16" op_1082_bw="16" op_1083_bw="16" op_1084_bw="16" op_1085_bw="16" op_1086_bw="16" op_1087_bw="16" op_1088_bw="16" op_1089_bw="16" op_1090_bw="16" op_1091_bw="16" op_1092_bw="16" op_1093_bw="16" op_1094_bw="16" op_1095_bw="16" op_1096_bw="16" op_1097_bw="16" op_1098_bw="16" op_1099_bw="16" op_1100_bw="16" op_1101_bw="16" op_1102_bw="16" op_1103_bw="16" op_1104_bw="16" op_1105_bw="16" op_1106_bw="16" op_1107_bw="16" op_1108_bw="16" op_1109_bw="16" op_1110_bw="16" op_1111_bw="16" op_1112_bw="16" op_1113_bw="16" op_1114_bw="16" op_1115_bw="16" op_1116_bw="16" op_1117_bw="16" op_1118_bw="16" op_1119_bw="16" op_1120_bw="16" op_1121_bw="16" op_1122_bw="16" op_1123_bw="16" op_1124_bw="16" op_1125_bw="16" op_1126_bw="16" op_1127_bw="16" op_1128_bw="16" op_1129_bw="16" op_1130_bw="16" op_1131_bw="16" op_1132_bw="16" op_1133_bw="16" op_1134_bw="16" op_1135_bw="16" op_1136_bw="16" op_1137_bw="16" op_1138_bw="16" op_1139_bw="16" op_1140_bw="16" op_1141_bw="16" op_1142_bw="16" op_1143_bw="16" op_1144_bw="16" op_1145_bw="16" op_1146_bw="16" op_1147_bw="16" op_1148_bw="16" op_1149_bw="16" op_1150_bw="16" op_1151_bw="16" op_1152_bw="16" op_1153_bw="16" op_1154_bw="16" op_1155_bw="16" op_1156_bw="16" op_1157_bw="16" op_1158_bw="16" op_1159_bw="16" op_1160_bw="16" op_1161_bw="16" op_1162_bw="16" op_1163_bw="16" op_1164_bw="16" op_1165_bw="16" op_1166_bw="16" op_1167_bw="16" op_1168_bw="16" op_1169_bw="16" op_1170_bw="16" op_1171_bw="16" op_1172_bw="16" op_1173_bw="16" op_1174_bw="16" op_1175_bw="16" op_1176_bw="16" op_1177_bw="16" op_1178_bw="16" op_1179_bw="16" op_1180_bw="16" op_1181_bw="16" op_1182_bw="16" op_1183_bw="16" op_1184_bw="16" op_1185_bw="16" op_1186_bw="16" op_1187_bw="16" op_1188_bw="16" op_1189_bw="16" op_1190_bw="16" op_1191_bw="16" op_1192_bw="16" op_1193_bw="16" op_1194_bw="16" op_1195_bw="16" op_1196_bw="16" op_1197_bw="16" op_1198_bw="16" op_1199_bw="16" op_1200_bw="16" op_1201_bw="16" op_1202_bw="16" op_1203_bw="16" op_1204_bw="16" op_1205_bw="16" op_1206_bw="16" op_1207_bw="16" op_1208_bw="16" op_1209_bw="16" op_1210_bw="16" op_1211_bw="16" op_1212_bw="16" op_1213_bw="16" op_1214_bw="16" op_1215_bw="16" op_1216_bw="16" op_1217_bw="16" op_1218_bw="16" op_1219_bw="16" op_1220_bw="16" op_1221_bw="16" op_1222_bw="16" op_1223_bw="16" op_1224_bw="16" op_1225_bw="16" op_1226_bw="16" op_1227_bw="16" op_1228_bw="16" op_1229_bw="16" op_1230_bw="16" op_1231_bw="16" op_1232_bw="16" op_1233_bw="16" op_1234_bw="16" op_1235_bw="16" op_1236_bw="16" op_1237_bw="16" op_1238_bw="16" op_1239_bw="16" op_1240_bw="16" op_1241_bw="16" op_1242_bw="16" op_1243_bw="16" op_1244_bw="16" op_1245_bw="16" op_1246_bw="16" op_1247_bw="16" op_1248_bw="16" op_1249_bw="16" op_1250_bw="16" op_1251_bw="16" op_1252_bw="16" op_1253_bw="16" op_1254_bw="16" op_1255_bw="16" op_1256_bw="16" op_1257_bw="16" op_1258_bw="16" op_1259_bw="16" op_1260_bw="16" op_1261_bw="16" op_1262_bw="16" op_1263_bw="16" op_1264_bw="16" op_1265_bw="16" op_1266_bw="16" op_1267_bw="16" op_1268_bw="16" op_1269_bw="16" op_1270_bw="16" op_1271_bw="16" op_1272_bw="16" op_1273_bw="16" op_1274_bw="16" op_1275_bw="16" op_1276_bw="16" op_1277_bw="16" op_1278_bw="16" op_1279_bw="16" op_1280_bw="16" op_1281_bw="16" op_1282_bw="16" op_1283_bw="16" op_1284_bw="16" op_1285_bw="16" op_1286_bw="16" op_1287_bw="16" op_1288_bw="16" op_1289_bw="16" op_1290_bw="16" op_1291_bw="16" op_1292_bw="16" op_1293_bw="16" op_1294_bw="16" op_1295_bw="16" op_1296_bw="16" op_1297_bw="16" op_1298_bw="16" op_1299_bw="16" op_1300_bw="16" op_1301_bw="16" op_1302_bw="16" op_1303_bw="16" op_1304_bw="16" op_1305_bw="16" op_1306_bw="16" op_1307_bw="16" op_1308_bw="16" op_1309_bw="16" op_1310_bw="16" op_1311_bw="16" op_1312_bw="16" op_1313_bw="16" op_1314_bw="16" op_1315_bw="16" op_1316_bw="16" op_1317_bw="16" op_1318_bw="16" op_1319_bw="16" op_1320_bw="16" op_1321_bw="16" op_1322_bw="16" op_1323_bw="16" op_1324_bw="16" op_1325_bw="16" op_1326_bw="16" op_1327_bw="16" op_1328_bw="16" op_1329_bw="16" op_1330_bw="16" op_1331_bw="16" op_1332_bw="16" op_1333_bw="16" op_1334_bw="16" op_1335_bw="16" op_1336_bw="16" op_1337_bw="16" op_1338_bw="16" op_1339_bw="16" op_1340_bw="16" op_1341_bw="16" op_1342_bw="16" op_1343_bw="16" op_1344_bw="16" op_1345_bw="16" op_1346_bw="16" op_1347_bw="16" op_1348_bw="16" op_1349_bw="0" op_1350_bw="0">
<![CDATA[
:1792  call fastcc void @"pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8>"(i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_7_V, i16* %layer7_out_V_data_8_V, i16* %layer7_out_V_data_9_V, i16* %layer7_out_V_data_10_V, i16* %layer7_out_V_data_11_V, i16* %layer7_out_V_data_12_V, i16* %layer7_out_V_data_13_V, i16* %layer7_out_V_data_14_V, i16* %layer7_out_V_data_15_V, i16* %layer7_out_V_data_16_V, i16* %layer7_out_V_data_17_V, i16* %layer7_out_V_data_18_V, i16* %layer7_out_V_data_19_V, i16* %layer7_out_V_data_20_V, i16* %layer7_out_V_data_21_V, i16* %layer7_out_V_data_22_V, i16* %layer7_out_V_data_23_V, i16* %layer7_out_V_data_24_V, i16* %layer7_out_V_data_25_V, i16* %layer7_out_V_data_26_V, i16* %layer7_out_V_data_27_V, i16* %layer7_out_V_data_28_V, i16* %layer7_out_V_data_29_V, i16* %layer7_out_V_data_30_V, i16* %layer7_out_V_data_31_V, i16* %layer7_out_V_data_32_V, i16* %layer7_out_V_data_33_V, i16* %layer7_out_V_data_34_V, i16* %layer7_out_V_data_35_V, i16* %layer7_out_V_data_36_V, i16* %layer7_out_V_data_37_V, i16* %layer7_out_V_data_38_V, i16* %layer7_out_V_data_39_V, i16* %layer7_out_V_data_40_V, i16* %layer7_out_V_data_41_V, i16* %layer7_out_V_data_42_V, i16* %layer7_out_V_data_43_V, i16* %layer7_out_V_data_44_V, i16* %layer7_out_V_data_45_V, i16* %layer7_out_V_data_46_V, i16* %layer7_out_V_data_47_V, i16* %layer7_out_V_data_48_V, i16* %layer7_out_V_data_49_V, i16* %layer7_out_V_data_50_V, i16* %layer7_out_V_data_51_V, i16* %layer7_out_V_data_52_V, i16* %layer7_out_V_data_53_V, i16* %layer7_out_V_data_54_V, i16* %layer7_out_V_data_55_V, i16* %layer7_out_V_data_56_V, i16* %layer7_out_V_data_57_V, i16* %layer7_out_V_data_58_V, i16* %layer7_out_V_data_59_V, i16* %layer7_out_V_data_60_V, i16* %layer7_out_V_data_61_V, i16* %layer7_out_V_data_62_V, i16* %layer7_out_V_data_63_V, i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_31_V, i16* %layer8_out_V_data_32_V, i16* %layer8_out_V_data_33_V, i16* %layer8_out_V_data_34_V, i16* %layer8_out_V_data_35_V, i16* %layer8_out_V_data_36_V, i16* %layer8_out_V_data_37_V, i16* %layer8_out_V_data_38_V, i16* %layer8_out_V_data_39_V, i16* %layer8_out_V_data_40_V, i16* %layer8_out_V_data_41_V, i16* %layer8_out_V_data_42_V, i16* %layer8_out_V_data_43_V, i16* %layer8_out_V_data_44_V, i16* %layer8_out_V_data_45_V, i16* %layer8_out_V_data_46_V, i16* %layer8_out_V_data_47_V, i16* %layer8_out_V_data_48_V, i16* %layer8_out_V_data_49_V, i16* %layer8_out_V_data_50_V, i16* %layer8_out_V_data_51_V, i16* %layer8_out_V_data_52_V, i16* %layer8_out_V_data_53_V, i16* %layer8_out_V_data_54_V, i16* %layer8_out_V_data_55_V, i16* %layer8_out_V_data_56_V, i16* %layer8_out_V_data_57_V, i16* %layer8_out_V_data_58_V, i16* %layer8_out_V_data_59_V, i16* %layer8_out_V_data_60_V, i16* %layer8_out_V_data_61_V, i16* %layer8_out_V_data_62_V, i16* %layer8_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln75"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="628" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="16" op_358_bw="16" op_359_bw="16" op_360_bw="16" op_361_bw="16" op_362_bw="16" op_363_bw="16" op_364_bw="16" op_365_bw="16" op_366_bw="16" op_367_bw="16" op_368_bw="16" op_369_bw="16" op_370_bw="16" op_371_bw="16" op_372_bw="16" op_373_bw="16" op_374_bw="16" op_375_bw="16" op_376_bw="16" op_377_bw="16" op_378_bw="16" op_379_bw="16" op_380_bw="16" op_381_bw="16" op_382_bw="16" op_383_bw="16" op_384_bw="16" op_385_bw="16" op_386_bw="16" op_387_bw="16" op_388_bw="16" op_389_bw="16" op_390_bw="16" op_391_bw="16" op_392_bw="16" op_393_bw="16" op_394_bw="16" op_395_bw="16" op_396_bw="16" op_397_bw="16" op_398_bw="16" op_399_bw="16" op_400_bw="16" op_401_bw="16" op_402_bw="16" op_403_bw="16" op_404_bw="16" op_405_bw="16" op_406_bw="16" op_407_bw="16" op_408_bw="16" op_409_bw="16" op_410_bw="16" op_411_bw="16" op_412_bw="16" op_413_bw="16" op_414_bw="16" op_415_bw="16" op_416_bw="16" op_417_bw="16" op_418_bw="16" op_419_bw="16" op_420_bw="16" op_421_bw="16" op_422_bw="16" op_423_bw="16" op_424_bw="16" op_425_bw="16" op_426_bw="16" op_427_bw="16" op_428_bw="16" op_429_bw="16" op_430_bw="16" op_431_bw="16" op_432_bw="16" op_433_bw="16" op_434_bw="16" op_435_bw="16" op_436_bw="16" op_437_bw="16" op_438_bw="16" op_439_bw="16" op_440_bw="16" op_441_bw="16" op_442_bw="16" op_443_bw="16" op_444_bw="16" op_445_bw="16" op_446_bw="16" op_447_bw="16" op_448_bw="16" op_449_bw="16" op_450_bw="16" op_451_bw="16" op_452_bw="16" op_453_bw="16" op_454_bw="16" op_455_bw="16" op_456_bw="16" op_457_bw="16" op_458_bw="16" op_459_bw="16" op_460_bw="16" op_461_bw="16" op_462_bw="16" op_463_bw="16" op_464_bw="16" op_465_bw="16" op_466_bw="16" op_467_bw="16" op_468_bw="16" op_469_bw="16" op_470_bw="16" op_471_bw="16" op_472_bw="16" op_473_bw="16" op_474_bw="16" op_475_bw="16" op_476_bw="16" op_477_bw="16" op_478_bw="16" op_479_bw="16" op_480_bw="16" op_481_bw="16" op_482_bw="16" op_483_bw="16" op_484_bw="16" op_485_bw="16" op_486_bw="16" op_487_bw="16" op_488_bw="16" op_489_bw="16" op_490_bw="16" op_491_bw="16" op_492_bw="16" op_493_bw="16" op_494_bw="16" op_495_bw="16" op_496_bw="16" op_497_bw="16" op_498_bw="16" op_499_bw="16" op_500_bw="16" op_501_bw="16" op_502_bw="16" op_503_bw="16" op_504_bw="16" op_505_bw="16" op_506_bw="16" op_507_bw="16" op_508_bw="16" op_509_bw="16" op_510_bw="16" op_511_bw="16" op_512_bw="16" op_513_bw="16" op_514_bw="16" op_515_bw="16" op_516_bw="16" op_517_bw="16" op_518_bw="16" op_519_bw="16" op_520_bw="16" op_521_bw="16" op_522_bw="16" op_523_bw="16" op_524_bw="16" op_525_bw="16" op_526_bw="16" op_527_bw="16" op_528_bw="16" op_529_bw="16" op_530_bw="16" op_531_bw="32" op_532_bw="32" op_533_bw="32" op_534_bw="32" op_535_bw="16" op_536_bw="16" op_537_bw="16" op_538_bw="16" op_539_bw="16" op_540_bw="16" op_541_bw="16" op_542_bw="16" op_543_bw="16" op_544_bw="16" op_545_bw="16" op_546_bw="16" op_547_bw="16" op_548_bw="16" op_549_bw="16" op_550_bw="16" op_551_bw="16" op_552_bw="16" op_553_bw="16" op_554_bw="16" op_555_bw="16" op_556_bw="16" op_557_bw="16" op_558_bw="16" op_559_bw="16" op_560_bw="16" op_561_bw="16" op_562_bw="16" op_563_bw="16" op_564_bw="16" op_565_bw="16" op_566_bw="16" op_567_bw="16" op_568_bw="16" op_569_bw="16" op_570_bw="16" op_571_bw="16" op_572_bw="16" op_573_bw="16" op_574_bw="16" op_575_bw="16" op_576_bw="16" op_577_bw="16" op_578_bw="16" op_579_bw="16" op_580_bw="16" op_581_bw="16" op_582_bw="16" op_583_bw="16" op_584_bw="16" op_585_bw="16" op_586_bw="16" op_587_bw="16" op_588_bw="16" op_589_bw="16" op_590_bw="16" op_591_bw="16" op_592_bw="16" op_593_bw="16" op_594_bw="16" op_595_bw="16" op_596_bw="16" op_597_bw="16" op_598_bw="16" op_599_bw="16" op_600_bw="16" op_601_bw="16" op_602_bw="16" op_603_bw="16" op_604_bw="16" op_605_bw="16" op_606_bw="16" op_607_bw="16" op_608_bw="16" op_609_bw="16" op_610_bw="16" op_611_bw="16" op_612_bw="16" op_613_bw="16" op_614_bw="16" op_615_bw="16" op_616_bw="16" op_617_bw="16" op_618_bw="16" op_619_bw="16" op_620_bw="16" op_621_bw="16" op_622_bw="16" op_623_bw="16" op_624_bw="16" op_625_bw="16" op_626_bw="16" op_627_bw="16" op_628_bw="16" op_629_bw="16" op_630_bw="16" op_631_bw="16" op_632_bw="16" op_633_bw="16" op_634_bw="16" op_635_bw="16" op_636_bw="16" op_637_bw="16" op_638_bw="16" op_639_bw="16" op_640_bw="16" op_641_bw="16" op_642_bw="16" op_643_bw="16" op_644_bw="16" op_645_bw="16" op_646_bw="16" op_647_bw="16" op_648_bw="16" op_649_bw="16" op_650_bw="16" op_651_bw="16" op_652_bw="16" op_653_bw="16" op_654_bw="16" op_655_bw="16" op_656_bw="16" op_657_bw="16" op_658_bw="16" op_659_bw="16" op_660_bw="16" op_661_bw="16" op_662_bw="16" op_663_bw="16" op_664_bw="16" op_665_bw="16" op_666_bw="16" op_667_bw="16" op_668_bw="16" op_669_bw="16" op_670_bw="16" op_671_bw="16" op_672_bw="16" op_673_bw="16" op_674_bw="16" op_675_bw="16" op_676_bw="16" op_677_bw="16" op_678_bw="16" op_679_bw="16" op_680_bw="16" op_681_bw="16" op_682_bw="16" op_683_bw="16" op_684_bw="16" op_685_bw="16" op_686_bw="16" op_687_bw="16" op_688_bw="16" op_689_bw="16" op_690_bw="16" op_691_bw="16" op_692_bw="16" op_693_bw="16" op_694_bw="16" op_695_bw="16" op_696_bw="16" op_697_bw="16" op_698_bw="16" op_699_bw="16" op_700_bw="16" op_701_bw="16" op_702_bw="16" op_703_bw="16" op_704_bw="16" op_705_bw="16" op_706_bw="16" op_707_bw="16" op_708_bw="16" op_709_bw="16" op_710_bw="16" op_711_bw="16" op_712_bw="16" op_713_bw="16" op_714_bw="16" op_715_bw="16" op_716_bw="16" op_717_bw="16" op_718_bw="16" op_719_bw="16" op_720_bw="16" op_721_bw="16" op_722_bw="16" op_723_bw="16" op_724_bw="16" op_725_bw="16" op_726_bw="16" op_727_bw="16" op_728_bw="16" op_729_bw="16" op_730_bw="16" op_731_bw="16" op_732_bw="16" op_733_bw="16" op_734_bw="16" op_735_bw="16" op_736_bw="16" op_737_bw="16" op_738_bw="16" op_739_bw="16" op_740_bw="16" op_741_bw="16" op_742_bw="16" op_743_bw="16" op_744_bw="16" op_745_bw="16" op_746_bw="16" op_747_bw="16" op_748_bw="16" op_749_bw="16" op_750_bw="16" op_751_bw="16" op_752_bw="16" op_753_bw="16" op_754_bw="16" op_755_bw="16" op_756_bw="16" op_757_bw="16" op_758_bw="16" op_759_bw="16" op_760_bw="16" op_761_bw="16" op_762_bw="16" op_763_bw="16" op_764_bw="16" op_765_bw="16" op_766_bw="16" op_767_bw="16" op_768_bw="16" op_769_bw="16" op_770_bw="16" op_771_bw="16" op_772_bw="16" op_773_bw="16" op_774_bw="16" op_775_bw="16" op_776_bw="16" op_777_bw="16" op_778_bw="16" op_779_bw="16" op_780_bw="16" op_781_bw="16" op_782_bw="16" op_783_bw="16" op_784_bw="16" op_785_bw="16" op_786_bw="16" op_787_bw="16" op_788_bw="16" op_789_bw="16" op_790_bw="16" op_791_bw="16" op_792_bw="16" op_793_bw="16" op_794_bw="16" op_795_bw="16" op_796_bw="16" op_797_bw="16" op_798_bw="16" op_799_bw="16" op_800_bw="16" op_801_bw="16" op_802_bw="16" op_803_bw="16" op_804_bw="16" op_805_bw="16" op_806_bw="16" op_807_bw="16" op_808_bw="16" op_809_bw="16" op_810_bw="16" op_811_bw="16" op_812_bw="16" op_813_bw="16" op_814_bw="16" op_815_bw="16" op_816_bw="16" op_817_bw="16" op_818_bw="16" op_819_bw="16" op_820_bw="16" op_821_bw="16" op_822_bw="16" op_823_bw="16" op_824_bw="16" op_825_bw="16" op_826_bw="16" op_827_bw="16" op_828_bw="16" op_829_bw="16" op_830_bw="16" op_831_bw="16" op_832_bw="16" op_833_bw="16" op_834_bw="16" op_835_bw="16" op_836_bw="16" op_837_bw="16" op_838_bw="16" op_839_bw="16" op_840_bw="16" op_841_bw="16" op_842_bw="16" op_843_bw="16" op_844_bw="16" op_845_bw="16" op_846_bw="16" op_847_bw="16" op_848_bw="16" op_849_bw="16" op_850_bw="16" op_851_bw="16" op_852_bw="16" op_853_bw="16" op_854_bw="16" op_855_bw="16" op_856_bw="16" op_857_bw="16" op_858_bw="16" op_859_bw="16" op_860_bw="16" op_861_bw="16" op_862_bw="16" op_863_bw="16" op_864_bw="16" op_865_bw="16" op_866_bw="16" op_867_bw="16" op_868_bw="16" op_869_bw="16" op_870_bw="16" op_871_bw="16" op_872_bw="16" op_873_bw="16" op_874_bw="16" op_875_bw="16" op_876_bw="16" op_877_bw="16" op_878_bw="16" op_879_bw="16" op_880_bw="16" op_881_bw="16" op_882_bw="16" op_883_bw="16" op_884_bw="16" op_885_bw="16" op_886_bw="16" op_887_bw="16" op_888_bw="16" op_889_bw="16" op_890_bw="16" op_891_bw="16" op_892_bw="16" op_893_bw="16" op_894_bw="16" op_895_bw="16" op_896_bw="16" op_897_bw="16" op_898_bw="16" op_899_bw="16" op_900_bw="16" op_901_bw="16" op_902_bw="16" op_903_bw="16" op_904_bw="16" op_905_bw="16" op_906_bw="16" op_907_bw="16" op_908_bw="16" op_909_bw="16" op_910_bw="16" op_911_bw="16" op_912_bw="16" op_913_bw="16" op_914_bw="16" op_915_bw="16" op_916_bw="16" op_917_bw="16" op_918_bw="16" op_919_bw="16" op_920_bw="16" op_921_bw="16" op_922_bw="16" op_923_bw="16" op_924_bw="16" op_925_bw="16" op_926_bw="16" op_927_bw="16" op_928_bw="16" op_929_bw="16" op_930_bw="16" op_931_bw="16" op_932_bw="16" op_933_bw="16" op_934_bw="16" op_935_bw="16" op_936_bw="16" op_937_bw="16" op_938_bw="16" op_939_bw="16" op_940_bw="16" op_941_bw="16" op_942_bw="16" op_943_bw="16" op_944_bw="16" op_945_bw="16" op_946_bw="16" op_947_bw="16" op_948_bw="16" op_949_bw="16" op_950_bw="16" op_951_bw="16" op_952_bw="16" op_953_bw="16" op_954_bw="16" op_955_bw="16" op_956_bw="16" op_957_bw="16" op_958_bw="16" op_959_bw="16" op_960_bw="16" op_961_bw="16" op_962_bw="16" op_963_bw="16" op_964_bw="16" op_965_bw="16" op_966_bw="16" op_967_bw="16" op_968_bw="16" op_969_bw="16" op_970_bw="16" op_971_bw="16" op_972_bw="16" op_973_bw="16" op_974_bw="16" op_975_bw="16" op_976_bw="16" op_977_bw="16" op_978_bw="16" op_979_bw="16" op_980_bw="16" op_981_bw="16" op_982_bw="16" op_983_bw="16" op_984_bw="16" op_985_bw="16" op_986_bw="16" op_987_bw="16" op_988_bw="16" op_989_bw="16" op_990_bw="16" op_991_bw="16" op_992_bw="16" op_993_bw="16" op_994_bw="16" op_995_bw="16" op_996_bw="16" op_997_bw="16" op_998_bw="16" op_999_bw="16" op_1000_bw="16" op_1001_bw="16" op_1002_bw="16" op_1003_bw="16" op_1004_bw="16" op_1005_bw="16" op_1006_bw="16" op_1007_bw="16" op_1008_bw="16" op_1009_bw="16" op_1010_bw="16" op_1011_bw="16" op_1012_bw="16" op_1013_bw="16" op_1014_bw="16" op_1015_bw="16" op_1016_bw="16" op_1017_bw="16" op_1018_bw="16" op_1019_bw="16" op_1020_bw="16" op_1021_bw="16" op_1022_bw="16" op_1023_bw="16" op_1024_bw="16" op_1025_bw="16" op_1026_bw="16" op_1027_bw="16" op_1028_bw="16" op_1029_bw="16" op_1030_bw="16" op_1031_bw="16" op_1032_bw="16" op_1033_bw="16" op_1034_bw="16" op_1035_bw="16" op_1036_bw="16" op_1037_bw="16" op_1038_bw="16" op_1039_bw="16" op_1040_bw="16" op_1041_bw="16" op_1042_bw="16" op_1043_bw="16" op_1044_bw="16" op_1045_bw="16" op_1046_bw="16" op_1047_bw="16" op_1048_bw="16" op_1049_bw="16" op_1050_bw="16" op_1051_bw="16" op_1052_bw="16" op_1053_bw="16" op_1054_bw="16" op_1055_bw="16" op_1056_bw="16" op_1057_bw="16" op_1058_bw="16" op_1059_bw="16" op_1060_bw="16" op_1061_bw="16" op_1062_bw="16" op_1063_bw="16" op_1064_bw="16" op_1065_bw="16" op_1066_bw="16" op_1067_bw="16" op_1068_bw="16" op_1069_bw="16" op_1070_bw="16" op_1071_bw="16" op_1072_bw="16" op_1073_bw="16" op_1074_bw="16" op_1075_bw="16" op_1076_bw="16" op_1077_bw="16" op_1078_bw="16" op_1079_bw="16" op_1080_bw="16" op_1081_bw="16" op_1082_bw="16" op_1083_bw="16" op_1084_bw="16" op_1085_bw="16" op_1086_bw="16" op_1087_bw="16" op_1088_bw="16" op_1089_bw="16" op_1090_bw="16" op_1091_bw="16" op_1092_bw="16" op_1093_bw="16" op_1094_bw="16" op_1095_bw="16" op_1096_bw="16" op_1097_bw="16" op_1098_bw="16" op_1099_bw="16" op_1100_bw="16" op_1101_bw="16" op_1102_bw="16" op_1103_bw="16" op_1104_bw="16" op_1105_bw="16" op_1106_bw="16" op_1107_bw="16" op_1108_bw="16" op_1109_bw="16" op_1110_bw="16" op_1111_bw="16" op_1112_bw="16" op_1113_bw="16" op_1114_bw="16" op_1115_bw="16" op_1116_bw="16" op_1117_bw="16" op_1118_bw="16" op_1119_bw="16" op_1120_bw="16" op_1121_bw="16" op_1122_bw="16" op_1123_bw="16" op_1124_bw="16" op_1125_bw="16" op_1126_bw="16" op_1127_bw="16" op_1128_bw="16" op_1129_bw="16" op_1130_bw="16" op_1131_bw="16" op_1132_bw="16" op_1133_bw="16" op_1134_bw="16" op_1135_bw="16" op_1136_bw="16" op_1137_bw="16" op_1138_bw="16" op_1139_bw="16" op_1140_bw="16" op_1141_bw="16" op_1142_bw="16" op_1143_bw="16" op_1144_bw="16" op_1145_bw="16" op_1146_bw="16" op_1147_bw="16" op_1148_bw="16" op_1149_bw="16" op_1150_bw="16" op_1151_bw="16" op_1152_bw="16" op_1153_bw="16" op_1154_bw="16" op_1155_bw="16" op_1156_bw="16" op_1157_bw="16" op_1158_bw="16" op_1159_bw="16" op_1160_bw="16" op_1161_bw="16" op_1162_bw="16" op_1163_bw="16" op_1164_bw="16" op_1165_bw="16" op_1166_bw="16" op_1167_bw="16" op_1168_bw="16" op_1169_bw="16" op_1170_bw="16" op_1171_bw="16" op_1172_bw="16" op_1173_bw="16" op_1174_bw="16" op_1175_bw="16" op_1176_bw="16" op_1177_bw="16" op_1178_bw="16" op_1179_bw="16" op_1180_bw="16" op_1181_bw="16" op_1182_bw="16" op_1183_bw="16" op_1184_bw="16" op_1185_bw="16" op_1186_bw="16" op_1187_bw="16" op_1188_bw="16" op_1189_bw="16" op_1190_bw="16" op_1191_bw="16" op_1192_bw="16" op_1193_bw="16" op_1194_bw="16" op_1195_bw="16" op_1196_bw="16" op_1197_bw="16" op_1198_bw="16" op_1199_bw="16" op_1200_bw="16" op_1201_bw="16" op_1202_bw="16" op_1203_bw="16" op_1204_bw="16" op_1205_bw="16" op_1206_bw="16" op_1207_bw="16" op_1208_bw="16" op_1209_bw="16" op_1210_bw="16" op_1211_bw="16" op_1212_bw="16" op_1213_bw="16" op_1214_bw="16" op_1215_bw="16" op_1216_bw="16" op_1217_bw="16" op_1218_bw="16" op_1219_bw="16" op_1220_bw="16" op_1221_bw="16" op_1222_bw="16" op_1223_bw="16" op_1224_bw="16" op_1225_bw="16" op_1226_bw="16" op_1227_bw="16" op_1228_bw="16" op_1229_bw="16" op_1230_bw="16" op_1231_bw="16" op_1232_bw="16" op_1233_bw="16" op_1234_bw="16" op_1235_bw="16" op_1236_bw="16" op_1237_bw="16" op_1238_bw="16" op_1239_bw="16" op_1240_bw="16" op_1241_bw="16" op_1242_bw="16" op_1243_bw="16" op_1244_bw="16" op_1245_bw="16" op_1246_bw="16" op_1247_bw="16" op_1248_bw="16" op_1249_bw="16" op_1250_bw="16" op_1251_bw="16" op_1252_bw="16" op_1253_bw="16" op_1254_bw="16" op_1255_bw="16" op_1256_bw="16" op_1257_bw="16" op_1258_bw="16" op_1259_bw="16" op_1260_bw="16" op_1261_bw="16" op_1262_bw="16" op_1263_bw="16" op_1264_bw="16" op_1265_bw="16" op_1266_bw="16" op_1267_bw="16" op_1268_bw="16" op_1269_bw="16" op_1270_bw="16" op_1271_bw="16" op_1272_bw="16" op_1273_bw="16" op_1274_bw="16" op_1275_bw="16" op_1276_bw="16" op_1277_bw="16" op_1278_bw="16" op_1279_bw="16" op_1280_bw="16" op_1281_bw="16" op_1282_bw="16" op_1283_bw="16" op_1284_bw="16" op_1285_bw="16" op_1286_bw="16" op_1287_bw="16" op_1288_bw="16" op_1289_bw="16" op_1290_bw="16" op_1291_bw="16" op_1292_bw="16" op_1293_bw="16" op_1294_bw="16" op_1295_bw="16" op_1296_bw="16" op_1297_bw="16" op_1298_bw="16" op_1299_bw="16" op_1300_bw="16" op_1301_bw="16" op_1302_bw="16" op_1303_bw="16" op_1304_bw="16" op_1305_bw="16" op_1306_bw="16" op_1307_bw="16" op_1308_bw="16" op_1309_bw="16" op_1310_bw="16" op_1311_bw="16" op_1312_bw="16" op_1313_bw="16" op_1314_bw="16" op_1315_bw="16" op_1316_bw="16" op_1317_bw="16" op_1318_bw="16" op_1319_bw="16" op_1320_bw="16" op_1321_bw="16" op_1322_bw="16" op_1323_bw="16" op_1324_bw="16" op_1325_bw="16" op_1326_bw="16" op_1327_bw="16" op_1328_bw="16" op_1329_bw="16" op_1330_bw="16" op_1331_bw="16" op_1332_bw="16" op_1333_bw="16" op_1334_bw="16" op_1335_bw="16" op_1336_bw="16" op_1337_bw="16" op_1338_bw="16" op_1339_bw="16" op_1340_bw="16" op_1341_bw="16" op_1342_bw="16" op_1343_bw="16" op_1344_bw="16" op_1345_bw="16" op_1346_bw="16" op_1347_bw="16" op_1348_bw="16" op_1349_bw="0" op_1350_bw="0">
<![CDATA[
:1792  call fastcc void @"pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8>"(i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_7_V, i16* %layer7_out_V_data_8_V, i16* %layer7_out_V_data_9_V, i16* %layer7_out_V_data_10_V, i16* %layer7_out_V_data_11_V, i16* %layer7_out_V_data_12_V, i16* %layer7_out_V_data_13_V, i16* %layer7_out_V_data_14_V, i16* %layer7_out_V_data_15_V, i16* %layer7_out_V_data_16_V, i16* %layer7_out_V_data_17_V, i16* %layer7_out_V_data_18_V, i16* %layer7_out_V_data_19_V, i16* %layer7_out_V_data_20_V, i16* %layer7_out_V_data_21_V, i16* %layer7_out_V_data_22_V, i16* %layer7_out_V_data_23_V, i16* %layer7_out_V_data_24_V, i16* %layer7_out_V_data_25_V, i16* %layer7_out_V_data_26_V, i16* %layer7_out_V_data_27_V, i16* %layer7_out_V_data_28_V, i16* %layer7_out_V_data_29_V, i16* %layer7_out_V_data_30_V, i16* %layer7_out_V_data_31_V, i16* %layer7_out_V_data_32_V, i16* %layer7_out_V_data_33_V, i16* %layer7_out_V_data_34_V, i16* %layer7_out_V_data_35_V, i16* %layer7_out_V_data_36_V, i16* %layer7_out_V_data_37_V, i16* %layer7_out_V_data_38_V, i16* %layer7_out_V_data_39_V, i16* %layer7_out_V_data_40_V, i16* %layer7_out_V_data_41_V, i16* %layer7_out_V_data_42_V, i16* %layer7_out_V_data_43_V, i16* %layer7_out_V_data_44_V, i16* %layer7_out_V_data_45_V, i16* %layer7_out_V_data_46_V, i16* %layer7_out_V_data_47_V, i16* %layer7_out_V_data_48_V, i16* %layer7_out_V_data_49_V, i16* %layer7_out_V_data_50_V, i16* %layer7_out_V_data_51_V, i16* %layer7_out_V_data_52_V, i16* %layer7_out_V_data_53_V, i16* %layer7_out_V_data_54_V, i16* %layer7_out_V_data_55_V, i16* %layer7_out_V_data_56_V, i16* %layer7_out_V_data_57_V, i16* %layer7_out_V_data_58_V, i16* %layer7_out_V_data_59_V, i16* %layer7_out_V_data_60_V, i16* %layer7_out_V_data_61_V, i16* %layer7_out_V_data_62_V, i16* %layer7_out_V_data_63_V, i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_31_V, i16* %layer8_out_V_data_32_V, i16* %layer8_out_V_data_33_V, i16* %layer8_out_V_data_34_V, i16* %layer8_out_V_data_35_V, i16* %layer8_out_V_data_36_V, i16* %layer8_out_V_data_37_V, i16* %layer8_out_V_data_38_V, i16* %layer8_out_V_data_39_V, i16* %layer8_out_V_data_40_V, i16* %layer8_out_V_data_41_V, i16* %layer8_out_V_data_42_V, i16* %layer8_out_V_data_43_V, i16* %layer8_out_V_data_44_V, i16* %layer8_out_V_data_45_V, i16* %layer8_out_V_data_46_V, i16* %layer8_out_V_data_47_V, i16* %layer8_out_V_data_48_V, i16* %layer8_out_V_data_49_V, i16* %layer8_out_V_data_50_V, i16* %layer8_out_V_data_51_V, i16* %layer8_out_V_data_52_V, i16* %layer8_out_V_data_53_V, i16* %layer8_out_V_data_54_V, i16* %layer8_out_V_data_55_V, i16* %layer8_out_V_data_56_V, i16* %layer8_out_V_data_57_V, i16* %layer8_out_V_data_58_V, i16* %layer8_out_V_data_59_V, i16* %layer8_out_V_data_60_V, i16* %layer8_out_V_data_61_V, i16* %layer8_out_V_data_62_V, i16* %layer8_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln75"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="629" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:1793  call fastcc void @"normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9>"(i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_31_V, i16* %layer8_out_V_data_32_V, i16* %layer8_out_V_data_33_V, i16* %layer8_out_V_data_34_V, i16* %layer8_out_V_data_35_V, i16* %layer8_out_V_data_36_V, i16* %layer8_out_V_data_37_V, i16* %layer8_out_V_data_38_V, i16* %layer8_out_V_data_39_V, i16* %layer8_out_V_data_40_V, i16* %layer8_out_V_data_41_V, i16* %layer8_out_V_data_42_V, i16* %layer8_out_V_data_43_V, i16* %layer8_out_V_data_44_V, i16* %layer8_out_V_data_45_V, i16* %layer8_out_V_data_46_V, i16* %layer8_out_V_data_47_V, i16* %layer8_out_V_data_48_V, i16* %layer8_out_V_data_49_V, i16* %layer8_out_V_data_50_V, i16* %layer8_out_V_data_51_V, i16* %layer8_out_V_data_52_V, i16* %layer8_out_V_data_53_V, i16* %layer8_out_V_data_54_V, i16* %layer8_out_V_data_55_V, i16* %layer8_out_V_data_56_V, i16* %layer8_out_V_data_57_V, i16* %layer8_out_V_data_58_V, i16* %layer8_out_V_data_59_V, i16* %layer8_out_V_data_60_V, i16* %layer8_out_V_data_61_V, i16* %layer8_out_V_data_62_V, i16* %layer8_out_V_data_63_V, i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V, i16* %layer9_out_V_data_10_V, i16* %layer9_out_V_data_11_V, i16* %layer9_out_V_data_12_V, i16* %layer9_out_V_data_13_V, i16* %layer9_out_V_data_14_V, i16* %layer9_out_V_data_15_V, i16* %layer9_out_V_data_16_V, i16* %layer9_out_V_data_17_V, i16* %layer9_out_V_data_18_V, i16* %layer9_out_V_data_19_V, i16* %layer9_out_V_data_20_V, i16* %layer9_out_V_data_21_V, i16* %layer9_out_V_data_22_V, i16* %layer9_out_V_data_23_V, i16* %layer9_out_V_data_24_V, i16* %layer9_out_V_data_25_V, i16* %layer9_out_V_data_26_V, i16* %layer9_out_V_data_27_V, i16* %layer9_out_V_data_28_V, i16* %layer9_out_V_data_29_V, i16* %layer9_out_V_data_30_V, i16* %layer9_out_V_data_31_V, i16* %layer9_out_V_data_32_V, i16* %layer9_out_V_data_33_V, i16* %layer9_out_V_data_34_V, i16* %layer9_out_V_data_35_V, i16* %layer9_out_V_data_36_V, i16* %layer9_out_V_data_37_V, i16* %layer9_out_V_data_38_V, i16* %layer9_out_V_data_39_V, i16* %layer9_out_V_data_40_V, i16* %layer9_out_V_data_41_V, i16* %layer9_out_V_data_42_V, i16* %layer9_out_V_data_43_V, i16* %layer9_out_V_data_44_V, i16* %layer9_out_V_data_45_V, i16* %layer9_out_V_data_46_V, i16* %layer9_out_V_data_47_V, i16* %layer9_out_V_data_48_V, i16* %layer9_out_V_data_49_V, i16* %layer9_out_V_data_50_V, i16* %layer9_out_V_data_51_V, i16* %layer9_out_V_data_52_V, i16* %layer9_out_V_data_53_V, i16* %layer9_out_V_data_54_V, i16* %layer9_out_V_data_55_V, i16* %layer9_out_V_data_56_V, i16* %layer9_out_V_data_57_V, i16* %layer9_out_V_data_58_V, i16* %layer9_out_V_data_59_V, i16* %layer9_out_V_data_60_V, i16* %layer9_out_V_data_61_V, i16* %layer9_out_V_data_62_V, i16* %layer9_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="630" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:1793  call fastcc void @"normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9>"(i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_31_V, i16* %layer8_out_V_data_32_V, i16* %layer8_out_V_data_33_V, i16* %layer8_out_V_data_34_V, i16* %layer8_out_V_data_35_V, i16* %layer8_out_V_data_36_V, i16* %layer8_out_V_data_37_V, i16* %layer8_out_V_data_38_V, i16* %layer8_out_V_data_39_V, i16* %layer8_out_V_data_40_V, i16* %layer8_out_V_data_41_V, i16* %layer8_out_V_data_42_V, i16* %layer8_out_V_data_43_V, i16* %layer8_out_V_data_44_V, i16* %layer8_out_V_data_45_V, i16* %layer8_out_V_data_46_V, i16* %layer8_out_V_data_47_V, i16* %layer8_out_V_data_48_V, i16* %layer8_out_V_data_49_V, i16* %layer8_out_V_data_50_V, i16* %layer8_out_V_data_51_V, i16* %layer8_out_V_data_52_V, i16* %layer8_out_V_data_53_V, i16* %layer8_out_V_data_54_V, i16* %layer8_out_V_data_55_V, i16* %layer8_out_V_data_56_V, i16* %layer8_out_V_data_57_V, i16* %layer8_out_V_data_58_V, i16* %layer8_out_V_data_59_V, i16* %layer8_out_V_data_60_V, i16* %layer8_out_V_data_61_V, i16* %layer8_out_V_data_62_V, i16* %layer8_out_V_data_63_V, i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V, i16* %layer9_out_V_data_10_V, i16* %layer9_out_V_data_11_V, i16* %layer9_out_V_data_12_V, i16* %layer9_out_V_data_13_V, i16* %layer9_out_V_data_14_V, i16* %layer9_out_V_data_15_V, i16* %layer9_out_V_data_16_V, i16* %layer9_out_V_data_17_V, i16* %layer9_out_V_data_18_V, i16* %layer9_out_V_data_19_V, i16* %layer9_out_V_data_20_V, i16* %layer9_out_V_data_21_V, i16* %layer9_out_V_data_22_V, i16* %layer9_out_V_data_23_V, i16* %layer9_out_V_data_24_V, i16* %layer9_out_V_data_25_V, i16* %layer9_out_V_data_26_V, i16* %layer9_out_V_data_27_V, i16* %layer9_out_V_data_28_V, i16* %layer9_out_V_data_29_V, i16* %layer9_out_V_data_30_V, i16* %layer9_out_V_data_31_V, i16* %layer9_out_V_data_32_V, i16* %layer9_out_V_data_33_V, i16* %layer9_out_V_data_34_V, i16* %layer9_out_V_data_35_V, i16* %layer9_out_V_data_36_V, i16* %layer9_out_V_data_37_V, i16* %layer9_out_V_data_38_V, i16* %layer9_out_V_data_39_V, i16* %layer9_out_V_data_40_V, i16* %layer9_out_V_data_41_V, i16* %layer9_out_V_data_42_V, i16* %layer9_out_V_data_43_V, i16* %layer9_out_V_data_44_V, i16* %layer9_out_V_data_45_V, i16* %layer9_out_V_data_46_V, i16* %layer9_out_V_data_47_V, i16* %layer9_out_V_data_48_V, i16* %layer9_out_V_data_49_V, i16* %layer9_out_V_data_50_V, i16* %layer9_out_V_data_51_V, i16* %layer9_out_V_data_52_V, i16* %layer9_out_V_data_53_V, i16* %layer9_out_V_data_54_V, i16* %layer9_out_V_data_55_V, i16* %layer9_out_V_data_56_V, i16* %layer9_out_V_data_57_V, i16* %layer9_out_V_data_58_V, i16* %layer9_out_V_data_59_V, i16* %layer9_out_V_data_60_V, i16* %layer9_out_V_data_61_V, i16* %layer9_out_V_data_62_V, i16* %layer9_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="631" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="16" op_358_bw="16" op_359_bw="16" op_360_bw="16" op_361_bw="16" op_362_bw="16" op_363_bw="16" op_364_bw="16" op_365_bw="16" op_366_bw="16" op_367_bw="16" op_368_bw="16" op_369_bw="16" op_370_bw="16" op_371_bw="16" op_372_bw="16" op_373_bw="16" op_374_bw="16" op_375_bw="16" op_376_bw="16" op_377_bw="16" op_378_bw="16" op_379_bw="16" op_380_bw="16" op_381_bw="16" op_382_bw="16" op_383_bw="16" op_384_bw="16" op_385_bw="16" op_386_bw="16" op_387_bw="16" op_388_bw="16" op_389_bw="16" op_390_bw="16" op_391_bw="16" op_392_bw="16" op_393_bw="16" op_394_bw="16" op_395_bw="16" op_396_bw="16" op_397_bw="16" op_398_bw="16" op_399_bw="16" op_400_bw="16" op_401_bw="16" op_402_bw="16" op_403_bw="16" op_404_bw="16" op_405_bw="16" op_406_bw="16" op_407_bw="16" op_408_bw="16" op_409_bw="16" op_410_bw="16" op_411_bw="16" op_412_bw="16" op_413_bw="16" op_414_bw="16" op_415_bw="16" op_416_bw="16" op_417_bw="16" op_418_bw="16" op_419_bw="16" op_420_bw="16" op_421_bw="16" op_422_bw="16" op_423_bw="16" op_424_bw="16" op_425_bw="16" op_426_bw="16" op_427_bw="16" op_428_bw="16" op_429_bw="16" op_430_bw="16" op_431_bw="16" op_432_bw="16" op_433_bw="16" op_434_bw="16" op_435_bw="16" op_436_bw="16" op_437_bw="16" op_438_bw="16" op_439_bw="16" op_440_bw="16" op_441_bw="16" op_442_bw="16" op_443_bw="16" op_444_bw="16" op_445_bw="16" op_446_bw="16" op_447_bw="16" op_448_bw="16" op_449_bw="16" op_450_bw="16" op_451_bw="16" op_452_bw="16" op_453_bw="16" op_454_bw="16" op_455_bw="16" op_456_bw="16" op_457_bw="16" op_458_bw="16" op_459_bw="16" op_460_bw="16" op_461_bw="16" op_462_bw="16" op_463_bw="16" op_464_bw="16" op_465_bw="16" op_466_bw="16" op_467_bw="16" op_468_bw="16" op_469_bw="16" op_470_bw="16" op_471_bw="16" op_472_bw="16" op_473_bw="16" op_474_bw="32" op_475_bw="32" op_476_bw="32" op_477_bw="32" op_478_bw="16" op_479_bw="16" op_480_bw="16" op_481_bw="16" op_482_bw="16" op_483_bw="16" op_484_bw="16" op_485_bw="16" op_486_bw="16" op_487_bw="16" op_488_bw="16" op_489_bw="16" op_490_bw="16" op_491_bw="16" op_492_bw="16" op_493_bw="16" op_494_bw="16" op_495_bw="16" op_496_bw="16" op_497_bw="16" op_498_bw="16" op_499_bw="16" op_500_bw="16" op_501_bw="16" op_502_bw="16" op_503_bw="16" op_504_bw="16" op_505_bw="16" op_506_bw="16" op_507_bw="16" op_508_bw="16" op_509_bw="16" op_510_bw="16" op_511_bw="16" op_512_bw="16" op_513_bw="16" op_514_bw="16" op_515_bw="16" op_516_bw="16" op_517_bw="16" op_518_bw="16" op_519_bw="16" op_520_bw="16" op_521_bw="16" op_522_bw="16" op_523_bw="16" op_524_bw="16" op_525_bw="16" op_526_bw="16" op_527_bw="16" op_528_bw="16" op_529_bw="16" op_530_bw="16" op_531_bw="16" op_532_bw="16" op_533_bw="16" op_534_bw="16" op_535_bw="16" op_536_bw="16" op_537_bw="16" op_538_bw="16" op_539_bw="16" op_540_bw="16" op_541_bw="16" op_542_bw="16" op_543_bw="16" op_544_bw="16" op_545_bw="16" op_546_bw="16" op_547_bw="16" op_548_bw="16" op_549_bw="16" op_550_bw="16" op_551_bw="16" op_552_bw="16" op_553_bw="16" op_554_bw="16" op_555_bw="16" op_556_bw="16" op_557_bw="16" op_558_bw="16" op_559_bw="16" op_560_bw="16" op_561_bw="16" op_562_bw="16" op_563_bw="16" op_564_bw="16" op_565_bw="16" op_566_bw="16" op_567_bw="16" op_568_bw="16" op_569_bw="16" op_570_bw="16" op_571_bw="16" op_572_bw="16" op_573_bw="16" op_574_bw="16" op_575_bw="16" op_576_bw="16" op_577_bw="16" op_578_bw="16" op_579_bw="16" op_580_bw="16" op_581_bw="16" op_582_bw="16" op_583_bw="16" op_584_bw="16" op_585_bw="16" op_586_bw="16" op_587_bw="16" op_588_bw="16" op_589_bw="16" op_590_bw="16" op_591_bw="16" op_592_bw="16" op_593_bw="16" op_594_bw="16" op_595_bw="16" op_596_bw="16" op_597_bw="16" op_598_bw="16" op_599_bw="16" op_600_bw="16" op_601_bw="16" op_602_bw="16" op_603_bw="16" op_604_bw="16" op_605_bw="16" op_606_bw="16" op_607_bw="16" op_608_bw="16" op_609_bw="16" op_610_bw="16" op_611_bw="16" op_612_bw="16" op_613_bw="16" op_614_bw="16" op_615_bw="16" op_616_bw="16" op_617_bw="16" op_618_bw="16" op_619_bw="16" op_620_bw="16" op_621_bw="16" op_622_bw="16" op_623_bw="16" op_624_bw="16" op_625_bw="16" op_626_bw="16" op_627_bw="16" op_628_bw="16" op_629_bw="16" op_630_bw="16" op_631_bw="16" op_632_bw="16" op_633_bw="16" op_634_bw="16" op_635_bw="16" op_636_bw="16" op_637_bw="16" op_638_bw="16" op_639_bw="16" op_640_bw="16" op_641_bw="16" op_642_bw="16" op_643_bw="16" op_644_bw="16" op_645_bw="16" op_646_bw="16" op_647_bw="16" op_648_bw="16" op_649_bw="16" op_650_bw="16" op_651_bw="16" op_652_bw="16" op_653_bw="16" op_654_bw="16" op_655_bw="16" op_656_bw="16" op_657_bw="16" op_658_bw="16" op_659_bw="16" op_660_bw="16" op_661_bw="16" op_662_bw="16" op_663_bw="16" op_664_bw="16" op_665_bw="16" op_666_bw="16" op_667_bw="16" op_668_bw="16" op_669_bw="16" op_670_bw="16" op_671_bw="16" op_672_bw="16" op_673_bw="16" op_674_bw="16" op_675_bw="16" op_676_bw="16" op_677_bw="16" op_678_bw="16" op_679_bw="16" op_680_bw="16" op_681_bw="16" op_682_bw="16" op_683_bw="16" op_684_bw="16" op_685_bw="16" op_686_bw="16" op_687_bw="16" op_688_bw="16" op_689_bw="16" op_690_bw="16" op_691_bw="16" op_692_bw="16" op_693_bw="16" op_694_bw="16" op_695_bw="16" op_696_bw="16" op_697_bw="16" op_698_bw="16" op_699_bw="16" op_700_bw="16" op_701_bw="16" op_702_bw="16" op_703_bw="16" op_704_bw="16" op_705_bw="16" op_706_bw="16" op_707_bw="16" op_708_bw="16" op_709_bw="16" op_710_bw="16" op_711_bw="16" op_712_bw="16" op_713_bw="16" op_714_bw="16" op_715_bw="16" op_716_bw="16" op_717_bw="16" op_718_bw="16" op_719_bw="16" op_720_bw="16" op_721_bw="16" op_722_bw="16" op_723_bw="16" op_724_bw="16" op_725_bw="16" op_726_bw="16" op_727_bw="16" op_728_bw="16" op_729_bw="16" op_730_bw="16" op_731_bw="16" op_732_bw="16" op_733_bw="16" op_734_bw="0" op_735_bw="0">
<![CDATA[
:1794  call fastcc void @"separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10>"(i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V, i16* %layer9_out_V_data_10_V, i16* %layer9_out_V_data_11_V, i16* %layer9_out_V_data_12_V, i16* %layer9_out_V_data_13_V, i16* %layer9_out_V_data_14_V, i16* %layer9_out_V_data_15_V, i16* %layer9_out_V_data_16_V, i16* %layer9_out_V_data_17_V, i16* %layer9_out_V_data_18_V, i16* %layer9_out_V_data_19_V, i16* %layer9_out_V_data_20_V, i16* %layer9_out_V_data_21_V, i16* %layer9_out_V_data_22_V, i16* %layer9_out_V_data_23_V, i16* %layer9_out_V_data_24_V, i16* %layer9_out_V_data_25_V, i16* %layer9_out_V_data_26_V, i16* %layer9_out_V_data_27_V, i16* %layer9_out_V_data_28_V, i16* %layer9_out_V_data_29_V, i16* %layer9_out_V_data_30_V, i16* %layer9_out_V_data_31_V, i16* %layer9_out_V_data_32_V, i16* %layer9_out_V_data_33_V, i16* %layer9_out_V_data_34_V, i16* %layer9_out_V_data_35_V, i16* %layer9_out_V_data_36_V, i16* %layer9_out_V_data_37_V, i16* %layer9_out_V_data_38_V, i16* %layer9_out_V_data_39_V, i16* %layer9_out_V_data_40_V, i16* %layer9_out_V_data_41_V, i16* %layer9_out_V_data_42_V, i16* %layer9_out_V_data_43_V, i16* %layer9_out_V_data_44_V, i16* %layer9_out_V_data_45_V, i16* %layer9_out_V_data_46_V, i16* %layer9_out_V_data_47_V, i16* %layer9_out_V_data_48_V, i16* %layer9_out_V_data_49_V, i16* %layer9_out_V_data_50_V, i16* %layer9_out_V_data_51_V, i16* %layer9_out_V_data_52_V, i16* %layer9_out_V_data_53_V, i16* %layer9_out_V_data_54_V, i16* %layer9_out_V_data_55_V, i16* %layer9_out_V_data_56_V, i16* %layer9_out_V_data_57_V, i16* %layer9_out_V_data_58_V, i16* %layer9_out_V_data_59_V, i16* %layer9_out_V_data_60_V, i16* %layer9_out_V_data_61_V, i16* %layer9_out_V_data_62_V, i16* %layer9_out_V_data_63_V, i16* %layer10_out_V_data_0_V, i16* %layer10_out_V_data_1_V, i16* %layer10_out_V_data_2_V, i16* %layer10_out_V_data_3_V, i16* %layer10_out_V_data_4_V, i16* %layer10_out_V_data_5_V, i16* %layer10_out_V_data_6_V, i16* %layer10_out_V_data_7_V, i16* %layer10_out_V_data_8_V, i16* %layer10_out_V_data_9_V, i16* %layer10_out_V_data_10_V, i16* %layer10_out_V_data_11_V, i16* %layer10_out_V_data_12_V, i16* %layer10_out_V_data_13_V, i16* %layer10_out_V_data_14_V, i16* %layer10_out_V_data_15_V, i16* %layer10_out_V_data_16_V, i16* %layer10_out_V_data_17_V, i16* %layer10_out_V_data_18_V, i16* %layer10_out_V_data_19_V, i16* %layer10_out_V_data_20_V, i16* %layer10_out_V_data_21_V, i16* %layer10_out_V_data_22_V, i16* %layer10_out_V_data_23_V, i16* %layer10_out_V_data_24_V, i16* %layer10_out_V_data_25_V, i16* %layer10_out_V_data_26_V, i16* %layer10_out_V_data_27_V, i16* %layer10_out_V_data_28_V, i16* %layer10_out_V_data_29_V, i16* %layer10_out_V_data_30_V, i16* %layer10_out_V_data_31_V, i16* %layer10_out_V_data_32_V, i16* %layer10_out_V_data_33_V, i16* %layer10_out_V_data_34_V, i16* %layer10_out_V_data_35_V, i16* %layer10_out_V_data_36_V, i16* %layer10_out_V_data_37_V, i16* %layer10_out_V_data_38_V, i16* %layer10_out_V_data_39_V, i16* %layer10_out_V_data_40_V, i16* %layer10_out_V_data_41_V, i16* %layer10_out_V_data_42_V, i16* %layer10_out_V_data_43_V, i16* %layer10_out_V_data_44_V, i16* %layer10_out_V_data_45_V, i16* %layer10_out_V_data_46_V, i16* %layer10_out_V_data_47_V, i16* %layer10_out_V_data_48_V, i16* %layer10_out_V_data_49_V, i16* %layer10_out_V_data_50_V, i16* %layer10_out_V_data_51_V, i16* %layer10_out_V_data_52_V, i16* %layer10_out_V_data_53_V, i16* %layer10_out_V_data_54_V, i16* %layer10_out_V_data_55_V, i16* %layer10_out_V_data_56_V, i16* %layer10_out_V_data_57_V, i16* %layer10_out_V_data_58_V, i16* %layer10_out_V_data_59_V, i16* %layer10_out_V_data_60_V, i16* %layer10_out_V_data_61_V, i16* %layer10_out_V_data_62_V, i16* %layer10_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln83"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="632" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="16" op_358_bw="16" op_359_bw="16" op_360_bw="16" op_361_bw="16" op_362_bw="16" op_363_bw="16" op_364_bw="16" op_365_bw="16" op_366_bw="16" op_367_bw="16" op_368_bw="16" op_369_bw="16" op_370_bw="16" op_371_bw="16" op_372_bw="16" op_373_bw="16" op_374_bw="16" op_375_bw="16" op_376_bw="16" op_377_bw="16" op_378_bw="16" op_379_bw="16" op_380_bw="16" op_381_bw="16" op_382_bw="16" op_383_bw="16" op_384_bw="16" op_385_bw="16" op_386_bw="16" op_387_bw="16" op_388_bw="16" op_389_bw="16" op_390_bw="16" op_391_bw="16" op_392_bw="16" op_393_bw="16" op_394_bw="16" op_395_bw="16" op_396_bw="16" op_397_bw="16" op_398_bw="16" op_399_bw="16" op_400_bw="16" op_401_bw="16" op_402_bw="16" op_403_bw="16" op_404_bw="16" op_405_bw="16" op_406_bw="16" op_407_bw="16" op_408_bw="16" op_409_bw="16" op_410_bw="16" op_411_bw="16" op_412_bw="16" op_413_bw="16" op_414_bw="16" op_415_bw="16" op_416_bw="16" op_417_bw="16" op_418_bw="16" op_419_bw="16" op_420_bw="16" op_421_bw="16" op_422_bw="16" op_423_bw="16" op_424_bw="16" op_425_bw="16" op_426_bw="16" op_427_bw="16" op_428_bw="16" op_429_bw="16" op_430_bw="16" op_431_bw="16" op_432_bw="16" op_433_bw="16" op_434_bw="16" op_435_bw="16" op_436_bw="16" op_437_bw="16" op_438_bw="16" op_439_bw="16" op_440_bw="16" op_441_bw="16" op_442_bw="16" op_443_bw="16" op_444_bw="16" op_445_bw="16" op_446_bw="16" op_447_bw="16" op_448_bw="16" op_449_bw="16" op_450_bw="16" op_451_bw="16" op_452_bw="16" op_453_bw="16" op_454_bw="16" op_455_bw="16" op_456_bw="16" op_457_bw="16" op_458_bw="16" op_459_bw="16" op_460_bw="16" op_461_bw="16" op_462_bw="16" op_463_bw="16" op_464_bw="16" op_465_bw="16" op_466_bw="16" op_467_bw="16" op_468_bw="16" op_469_bw="16" op_470_bw="16" op_471_bw="16" op_472_bw="16" op_473_bw="16" op_474_bw="32" op_475_bw="32" op_476_bw="32" op_477_bw="32" op_478_bw="16" op_479_bw="16" op_480_bw="16" op_481_bw="16" op_482_bw="16" op_483_bw="16" op_484_bw="16" op_485_bw="16" op_486_bw="16" op_487_bw="16" op_488_bw="16" op_489_bw="16" op_490_bw="16" op_491_bw="16" op_492_bw="16" op_493_bw="16" op_494_bw="16" op_495_bw="16" op_496_bw="16" op_497_bw="16" op_498_bw="16" op_499_bw="16" op_500_bw="16" op_501_bw="16" op_502_bw="16" op_503_bw="16" op_504_bw="16" op_505_bw="16" op_506_bw="16" op_507_bw="16" op_508_bw="16" op_509_bw="16" op_510_bw="16" op_511_bw="16" op_512_bw="16" op_513_bw="16" op_514_bw="16" op_515_bw="16" op_516_bw="16" op_517_bw="16" op_518_bw="16" op_519_bw="16" op_520_bw="16" op_521_bw="16" op_522_bw="16" op_523_bw="16" op_524_bw="16" op_525_bw="16" op_526_bw="16" op_527_bw="16" op_528_bw="16" op_529_bw="16" op_530_bw="16" op_531_bw="16" op_532_bw="16" op_533_bw="16" op_534_bw="16" op_535_bw="16" op_536_bw="16" op_537_bw="16" op_538_bw="16" op_539_bw="16" op_540_bw="16" op_541_bw="16" op_542_bw="16" op_543_bw="16" op_544_bw="16" op_545_bw="16" op_546_bw="16" op_547_bw="16" op_548_bw="16" op_549_bw="16" op_550_bw="16" op_551_bw="16" op_552_bw="16" op_553_bw="16" op_554_bw="16" op_555_bw="16" op_556_bw="16" op_557_bw="16" op_558_bw="16" op_559_bw="16" op_560_bw="16" op_561_bw="16" op_562_bw="16" op_563_bw="16" op_564_bw="16" op_565_bw="16" op_566_bw="16" op_567_bw="16" op_568_bw="16" op_569_bw="16" op_570_bw="16" op_571_bw="16" op_572_bw="16" op_573_bw="16" op_574_bw="16" op_575_bw="16" op_576_bw="16" op_577_bw="16" op_578_bw="16" op_579_bw="16" op_580_bw="16" op_581_bw="16" op_582_bw="16" op_583_bw="16" op_584_bw="16" op_585_bw="16" op_586_bw="16" op_587_bw="16" op_588_bw="16" op_589_bw="16" op_590_bw="16" op_591_bw="16" op_592_bw="16" op_593_bw="16" op_594_bw="16" op_595_bw="16" op_596_bw="16" op_597_bw="16" op_598_bw="16" op_599_bw="16" op_600_bw="16" op_601_bw="16" op_602_bw="16" op_603_bw="16" op_604_bw="16" op_605_bw="16" op_606_bw="16" op_607_bw="16" op_608_bw="16" op_609_bw="16" op_610_bw="16" op_611_bw="16" op_612_bw="16" op_613_bw="16" op_614_bw="16" op_615_bw="16" op_616_bw="16" op_617_bw="16" op_618_bw="16" op_619_bw="16" op_620_bw="16" op_621_bw="16" op_622_bw="16" op_623_bw="16" op_624_bw="16" op_625_bw="16" op_626_bw="16" op_627_bw="16" op_628_bw="16" op_629_bw="16" op_630_bw="16" op_631_bw="16" op_632_bw="16" op_633_bw="16" op_634_bw="16" op_635_bw="16" op_636_bw="16" op_637_bw="16" op_638_bw="16" op_639_bw="16" op_640_bw="16" op_641_bw="16" op_642_bw="16" op_643_bw="16" op_644_bw="16" op_645_bw="16" op_646_bw="16" op_647_bw="16" op_648_bw="16" op_649_bw="16" op_650_bw="16" op_651_bw="16" op_652_bw="16" op_653_bw="16" op_654_bw="16" op_655_bw="16" op_656_bw="16" op_657_bw="16" op_658_bw="16" op_659_bw="16" op_660_bw="16" op_661_bw="16" op_662_bw="16" op_663_bw="16" op_664_bw="16" op_665_bw="16" op_666_bw="16" op_667_bw="16" op_668_bw="16" op_669_bw="16" op_670_bw="16" op_671_bw="16" op_672_bw="16" op_673_bw="16" op_674_bw="16" op_675_bw="16" op_676_bw="16" op_677_bw="16" op_678_bw="16" op_679_bw="16" op_680_bw="16" op_681_bw="16" op_682_bw="16" op_683_bw="16" op_684_bw="16" op_685_bw="16" op_686_bw="16" op_687_bw="16" op_688_bw="16" op_689_bw="16" op_690_bw="16" op_691_bw="16" op_692_bw="16" op_693_bw="16" op_694_bw="16" op_695_bw="16" op_696_bw="16" op_697_bw="16" op_698_bw="16" op_699_bw="16" op_700_bw="16" op_701_bw="16" op_702_bw="16" op_703_bw="16" op_704_bw="16" op_705_bw="16" op_706_bw="16" op_707_bw="16" op_708_bw="16" op_709_bw="16" op_710_bw="16" op_711_bw="16" op_712_bw="16" op_713_bw="16" op_714_bw="16" op_715_bw="16" op_716_bw="16" op_717_bw="16" op_718_bw="16" op_719_bw="16" op_720_bw="16" op_721_bw="16" op_722_bw="16" op_723_bw="16" op_724_bw="16" op_725_bw="16" op_726_bw="16" op_727_bw="16" op_728_bw="16" op_729_bw="16" op_730_bw="16" op_731_bw="16" op_732_bw="16" op_733_bw="16" op_734_bw="0" op_735_bw="0">
<![CDATA[
:1794  call fastcc void @"separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10>"(i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V, i16* %layer9_out_V_data_10_V, i16* %layer9_out_V_data_11_V, i16* %layer9_out_V_data_12_V, i16* %layer9_out_V_data_13_V, i16* %layer9_out_V_data_14_V, i16* %layer9_out_V_data_15_V, i16* %layer9_out_V_data_16_V, i16* %layer9_out_V_data_17_V, i16* %layer9_out_V_data_18_V, i16* %layer9_out_V_data_19_V, i16* %layer9_out_V_data_20_V, i16* %layer9_out_V_data_21_V, i16* %layer9_out_V_data_22_V, i16* %layer9_out_V_data_23_V, i16* %layer9_out_V_data_24_V, i16* %layer9_out_V_data_25_V, i16* %layer9_out_V_data_26_V, i16* %layer9_out_V_data_27_V, i16* %layer9_out_V_data_28_V, i16* %layer9_out_V_data_29_V, i16* %layer9_out_V_data_30_V, i16* %layer9_out_V_data_31_V, i16* %layer9_out_V_data_32_V, i16* %layer9_out_V_data_33_V, i16* %layer9_out_V_data_34_V, i16* %layer9_out_V_data_35_V, i16* %layer9_out_V_data_36_V, i16* %layer9_out_V_data_37_V, i16* %layer9_out_V_data_38_V, i16* %layer9_out_V_data_39_V, i16* %layer9_out_V_data_40_V, i16* %layer9_out_V_data_41_V, i16* %layer9_out_V_data_42_V, i16* %layer9_out_V_data_43_V, i16* %layer9_out_V_data_44_V, i16* %layer9_out_V_data_45_V, i16* %layer9_out_V_data_46_V, i16* %layer9_out_V_data_47_V, i16* %layer9_out_V_data_48_V, i16* %layer9_out_V_data_49_V, i16* %layer9_out_V_data_50_V, i16* %layer9_out_V_data_51_V, i16* %layer9_out_V_data_52_V, i16* %layer9_out_V_data_53_V, i16* %layer9_out_V_data_54_V, i16* %layer9_out_V_data_55_V, i16* %layer9_out_V_data_56_V, i16* %layer9_out_V_data_57_V, i16* %layer9_out_V_data_58_V, i16* %layer9_out_V_data_59_V, i16* %layer9_out_V_data_60_V, i16* %layer9_out_V_data_61_V, i16* %layer9_out_V_data_62_V, i16* %layer9_out_V_data_63_V, i16* %layer10_out_V_data_0_V, i16* %layer10_out_V_data_1_V, i16* %layer10_out_V_data_2_V, i16* %layer10_out_V_data_3_V, i16* %layer10_out_V_data_4_V, i16* %layer10_out_V_data_5_V, i16* %layer10_out_V_data_6_V, i16* %layer10_out_V_data_7_V, i16* %layer10_out_V_data_8_V, i16* %layer10_out_V_data_9_V, i16* %layer10_out_V_data_10_V, i16* %layer10_out_V_data_11_V, i16* %layer10_out_V_data_12_V, i16* %layer10_out_V_data_13_V, i16* %layer10_out_V_data_14_V, i16* %layer10_out_V_data_15_V, i16* %layer10_out_V_data_16_V, i16* %layer10_out_V_data_17_V, i16* %layer10_out_V_data_18_V, i16* %layer10_out_V_data_19_V, i16* %layer10_out_V_data_20_V, i16* %layer10_out_V_data_21_V, i16* %layer10_out_V_data_22_V, i16* %layer10_out_V_data_23_V, i16* %layer10_out_V_data_24_V, i16* %layer10_out_V_data_25_V, i16* %layer10_out_V_data_26_V, i16* %layer10_out_V_data_27_V, i16* %layer10_out_V_data_28_V, i16* %layer10_out_V_data_29_V, i16* %layer10_out_V_data_30_V, i16* %layer10_out_V_data_31_V, i16* %layer10_out_V_data_32_V, i16* %layer10_out_V_data_33_V, i16* %layer10_out_V_data_34_V, i16* %layer10_out_V_data_35_V, i16* %layer10_out_V_data_36_V, i16* %layer10_out_V_data_37_V, i16* %layer10_out_V_data_38_V, i16* %layer10_out_V_data_39_V, i16* %layer10_out_V_data_40_V, i16* %layer10_out_V_data_41_V, i16* %layer10_out_V_data_42_V, i16* %layer10_out_V_data_43_V, i16* %layer10_out_V_data_44_V, i16* %layer10_out_V_data_45_V, i16* %layer10_out_V_data_46_V, i16* %layer10_out_V_data_47_V, i16* %layer10_out_V_data_48_V, i16* %layer10_out_V_data_49_V, i16* %layer10_out_V_data_50_V, i16* %layer10_out_V_data_51_V, i16* %layer10_out_V_data_52_V, i16* %layer10_out_V_data_53_V, i16* %layer10_out_V_data_54_V, i16* %layer10_out_V_data_55_V, i16* %layer10_out_V_data_56_V, i16* %layer10_out_V_data_57_V, i16* %layer10_out_V_data_58_V, i16* %layer10_out_V_data_59_V, i16* %layer10_out_V_data_60_V, i16* %layer10_out_V_data_61_V, i16* %layer10_out_V_data_62_V, i16* %layer10_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln83"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="633" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:1795  call fastcc void @"relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11>"(i16* %layer10_out_V_data_0_V, i16* %layer10_out_V_data_1_V, i16* %layer10_out_V_data_2_V, i16* %layer10_out_V_data_3_V, i16* %layer10_out_V_data_4_V, i16* %layer10_out_V_data_5_V, i16* %layer10_out_V_data_6_V, i16* %layer10_out_V_data_7_V, i16* %layer10_out_V_data_8_V, i16* %layer10_out_V_data_9_V, i16* %layer10_out_V_data_10_V, i16* %layer10_out_V_data_11_V, i16* %layer10_out_V_data_12_V, i16* %layer10_out_V_data_13_V, i16* %layer10_out_V_data_14_V, i16* %layer10_out_V_data_15_V, i16* %layer10_out_V_data_16_V, i16* %layer10_out_V_data_17_V, i16* %layer10_out_V_data_18_V, i16* %layer10_out_V_data_19_V, i16* %layer10_out_V_data_20_V, i16* %layer10_out_V_data_21_V, i16* %layer10_out_V_data_22_V, i16* %layer10_out_V_data_23_V, i16* %layer10_out_V_data_24_V, i16* %layer10_out_V_data_25_V, i16* %layer10_out_V_data_26_V, i16* %layer10_out_V_data_27_V, i16* %layer10_out_V_data_28_V, i16* %layer10_out_V_data_29_V, i16* %layer10_out_V_data_30_V, i16* %layer10_out_V_data_31_V, i16* %layer10_out_V_data_32_V, i16* %layer10_out_V_data_33_V, i16* %layer10_out_V_data_34_V, i16* %layer10_out_V_data_35_V, i16* %layer10_out_V_data_36_V, i16* %layer10_out_V_data_37_V, i16* %layer10_out_V_data_38_V, i16* %layer10_out_V_data_39_V, i16* %layer10_out_V_data_40_V, i16* %layer10_out_V_data_41_V, i16* %layer10_out_V_data_42_V, i16* %layer10_out_V_data_43_V, i16* %layer10_out_V_data_44_V, i16* %layer10_out_V_data_45_V, i16* %layer10_out_V_data_46_V, i16* %layer10_out_V_data_47_V, i16* %layer10_out_V_data_48_V, i16* %layer10_out_V_data_49_V, i16* %layer10_out_V_data_50_V, i16* %layer10_out_V_data_51_V, i16* %layer10_out_V_data_52_V, i16* %layer10_out_V_data_53_V, i16* %layer10_out_V_data_54_V, i16* %layer10_out_V_data_55_V, i16* %layer10_out_V_data_56_V, i16* %layer10_out_V_data_57_V, i16* %layer10_out_V_data_58_V, i16* %layer10_out_V_data_59_V, i16* %layer10_out_V_data_60_V, i16* %layer10_out_V_data_61_V, i16* %layer10_out_V_data_62_V, i16* %layer10_out_V_data_63_V, i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_4_V, i16* %layer11_out_V_data_5_V, i16* %layer11_out_V_data_6_V, i16* %layer11_out_V_data_7_V, i16* %layer11_out_V_data_8_V, i16* %layer11_out_V_data_9_V, i16* %layer11_out_V_data_10_V, i16* %layer11_out_V_data_11_V, i16* %layer11_out_V_data_12_V, i16* %layer11_out_V_data_13_V, i16* %layer11_out_V_data_14_V, i16* %layer11_out_V_data_15_V, i16* %layer11_out_V_data_16_V, i16* %layer11_out_V_data_17_V, i16* %layer11_out_V_data_18_V, i16* %layer11_out_V_data_19_V, i16* %layer11_out_V_data_20_V, i16* %layer11_out_V_data_21_V, i16* %layer11_out_V_data_22_V, i16* %layer11_out_V_data_23_V, i16* %layer11_out_V_data_24_V, i16* %layer11_out_V_data_25_V, i16* %layer11_out_V_data_26_V, i16* %layer11_out_V_data_27_V, i16* %layer11_out_V_data_28_V, i16* %layer11_out_V_data_29_V, i16* %layer11_out_V_data_30_V, i16* %layer11_out_V_data_31_V, i16* %layer11_out_V_data_32_V, i16* %layer11_out_V_data_33_V, i16* %layer11_out_V_data_34_V, i16* %layer11_out_V_data_35_V, i16* %layer11_out_V_data_36_V, i16* %layer11_out_V_data_37_V, i16* %layer11_out_V_data_38_V, i16* %layer11_out_V_data_39_V, i16* %layer11_out_V_data_40_V, i16* %layer11_out_V_data_41_V, i16* %layer11_out_V_data_42_V, i16* %layer11_out_V_data_43_V, i16* %layer11_out_V_data_44_V, i16* %layer11_out_V_data_45_V, i16* %layer11_out_V_data_46_V, i16* %layer11_out_V_data_47_V, i16* %layer11_out_V_data_48_V, i16* %layer11_out_V_data_49_V, i16* %layer11_out_V_data_50_V, i16* %layer11_out_V_data_51_V, i16* %layer11_out_V_data_52_V, i16* %layer11_out_V_data_53_V, i16* %layer11_out_V_data_54_V, i16* %layer11_out_V_data_55_V, i16* %layer11_out_V_data_56_V, i16* %layer11_out_V_data_57_V, i16* %layer11_out_V_data_58_V, i16* %layer11_out_V_data_59_V, i16* %layer11_out_V_data_60_V, i16* %layer11_out_V_data_61_V, i16* %layer11_out_V_data_62_V, i16* %layer11_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln87"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="634" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="0" op_98_bw="0">
<![CDATA[
:1796  call fastcc void @"dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13>"(i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_4_V, i16* %layer11_out_V_data_5_V, i16* %layer11_out_V_data_6_V, i16* %layer11_out_V_data_7_V, i16* %layer11_out_V_data_8_V, i16* %layer11_out_V_data_9_V, i16* %layer11_out_V_data_10_V, i16* %layer11_out_V_data_11_V, i16* %layer11_out_V_data_12_V, i16* %layer11_out_V_data_13_V, i16* %layer11_out_V_data_14_V, i16* %layer11_out_V_data_15_V, i16* %layer11_out_V_data_16_V, i16* %layer11_out_V_data_17_V, i16* %layer11_out_V_data_18_V, i16* %layer11_out_V_data_19_V, i16* %layer11_out_V_data_20_V, i16* %layer11_out_V_data_21_V, i16* %layer11_out_V_data_22_V, i16* %layer11_out_V_data_23_V, i16* %layer11_out_V_data_24_V, i16* %layer11_out_V_data_25_V, i16* %layer11_out_V_data_26_V, i16* %layer11_out_V_data_27_V, i16* %layer11_out_V_data_28_V, i16* %layer11_out_V_data_29_V, i16* %layer11_out_V_data_30_V, i16* %layer11_out_V_data_31_V, i16* %layer11_out_V_data_32_V, i16* %layer11_out_V_data_33_V, i16* %layer11_out_V_data_34_V, i16* %layer11_out_V_data_35_V, i16* %layer11_out_V_data_36_V, i16* %layer11_out_V_data_37_V, i16* %layer11_out_V_data_38_V, i16* %layer11_out_V_data_39_V, i16* %layer11_out_V_data_40_V, i16* %layer11_out_V_data_41_V, i16* %layer11_out_V_data_42_V, i16* %layer11_out_V_data_43_V, i16* %layer11_out_V_data_44_V, i16* %layer11_out_V_data_45_V, i16* %layer11_out_V_data_46_V, i16* %layer11_out_V_data_47_V, i16* %layer11_out_V_data_48_V, i16* %layer11_out_V_data_49_V, i16* %layer11_out_V_data_50_V, i16* %layer11_out_V_data_51_V, i16* %layer11_out_V_data_52_V, i16* %layer11_out_V_data_53_V, i16* %layer11_out_V_data_54_V, i16* %layer11_out_V_data_55_V, i16* %layer11_out_V_data_56_V, i16* %layer11_out_V_data_57_V, i16* %layer11_out_V_data_58_V, i16* %layer11_out_V_data_59_V, i16* %layer11_out_V_data_60_V, i16* %layer11_out_V_data_61_V, i16* %layer11_out_V_data_62_V, i16* %layer11_out_V_data_63_V, i16* %layer13_out_V_data_0_V, i16* %layer13_out_V_data_1_V, i16* %layer13_out_V_data_2_V, i16* %layer13_out_V_data_3_V, i16* %layer13_out_V_data_4_V, i16* %layer13_out_V_data_5_V, i16* %layer13_out_V_data_6_V, i16* %layer13_out_V_data_7_V, i16* %layer13_out_V_data_8_V, i16* %layer13_out_V_data_9_V, i16* %layer13_out_V_data_10_V, i16* %layer13_out_V_data_11_V, i16* %layer13_out_V_data_12_V, i16* %layer13_out_V_data_13_V, i16* %layer13_out_V_data_14_V, i16* %layer13_out_V_data_15_V, i16* %layer13_out_V_data_16_V, i16* %layer13_out_V_data_17_V, i16* %layer13_out_V_data_18_V, i16* %layer13_out_V_data_19_V, i16* %layer13_out_V_data_20_V, i16* %layer13_out_V_data_21_V, i16* %layer13_out_V_data_22_V, i16* %layer13_out_V_data_23_V, i16* %layer13_out_V_data_24_V, i16* %layer13_out_V_data_25_V, i16* %layer13_out_V_data_26_V, i16* %layer13_out_V_data_27_V, i16* %layer13_out_V_data_28_V, i16* %layer13_out_V_data_29_V, i16* %layer13_out_V_data_30_V, i16* %layer13_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="635" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="0" op_98_bw="0">
<![CDATA[
:1796  call fastcc void @"dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13>"(i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_4_V, i16* %layer11_out_V_data_5_V, i16* %layer11_out_V_data_6_V, i16* %layer11_out_V_data_7_V, i16* %layer11_out_V_data_8_V, i16* %layer11_out_V_data_9_V, i16* %layer11_out_V_data_10_V, i16* %layer11_out_V_data_11_V, i16* %layer11_out_V_data_12_V, i16* %layer11_out_V_data_13_V, i16* %layer11_out_V_data_14_V, i16* %layer11_out_V_data_15_V, i16* %layer11_out_V_data_16_V, i16* %layer11_out_V_data_17_V, i16* %layer11_out_V_data_18_V, i16* %layer11_out_V_data_19_V, i16* %layer11_out_V_data_20_V, i16* %layer11_out_V_data_21_V, i16* %layer11_out_V_data_22_V, i16* %layer11_out_V_data_23_V, i16* %layer11_out_V_data_24_V, i16* %layer11_out_V_data_25_V, i16* %layer11_out_V_data_26_V, i16* %layer11_out_V_data_27_V, i16* %layer11_out_V_data_28_V, i16* %layer11_out_V_data_29_V, i16* %layer11_out_V_data_30_V, i16* %layer11_out_V_data_31_V, i16* %layer11_out_V_data_32_V, i16* %layer11_out_V_data_33_V, i16* %layer11_out_V_data_34_V, i16* %layer11_out_V_data_35_V, i16* %layer11_out_V_data_36_V, i16* %layer11_out_V_data_37_V, i16* %layer11_out_V_data_38_V, i16* %layer11_out_V_data_39_V, i16* %layer11_out_V_data_40_V, i16* %layer11_out_V_data_41_V, i16* %layer11_out_V_data_42_V, i16* %layer11_out_V_data_43_V, i16* %layer11_out_V_data_44_V, i16* %layer11_out_V_data_45_V, i16* %layer11_out_V_data_46_V, i16* %layer11_out_V_data_47_V, i16* %layer11_out_V_data_48_V, i16* %layer11_out_V_data_49_V, i16* %layer11_out_V_data_50_V, i16* %layer11_out_V_data_51_V, i16* %layer11_out_V_data_52_V, i16* %layer11_out_V_data_53_V, i16* %layer11_out_V_data_54_V, i16* %layer11_out_V_data_55_V, i16* %layer11_out_V_data_56_V, i16* %layer11_out_V_data_57_V, i16* %layer11_out_V_data_58_V, i16* %layer11_out_V_data_59_V, i16* %layer11_out_V_data_60_V, i16* %layer11_out_V_data_61_V, i16* %layer11_out_V_data_62_V, i16* %layer11_out_V_data_63_V, i16* %layer13_out_V_data_0_V, i16* %layer13_out_V_data_1_V, i16* %layer13_out_V_data_2_V, i16* %layer13_out_V_data_3_V, i16* %layer13_out_V_data_4_V, i16* %layer13_out_V_data_5_V, i16* %layer13_out_V_data_6_V, i16* %layer13_out_V_data_7_V, i16* %layer13_out_V_data_8_V, i16* %layer13_out_V_data_9_V, i16* %layer13_out_V_data_10_V, i16* %layer13_out_V_data_11_V, i16* %layer13_out_V_data_12_V, i16* %layer13_out_V_data_13_V, i16* %layer13_out_V_data_14_V, i16* %layer13_out_V_data_15_V, i16* %layer13_out_V_data_16_V, i16* %layer13_out_V_data_17_V, i16* %layer13_out_V_data_18_V, i16* %layer13_out_V_data_19_V, i16* %layer13_out_V_data_20_V, i16* %layer13_out_V_data_21_V, i16* %layer13_out_V_data_22_V, i16* %layer13_out_V_data_23_V, i16* %layer13_out_V_data_24_V, i16* %layer13_out_V_data_25_V, i16* %layer13_out_V_data_26_V, i16* %layer13_out_V_data_27_V, i16* %layer13_out_V_data_28_V, i16* %layer13_out_V_data_29_V, i16* %layer13_out_V_data_30_V, i16* %layer13_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="636" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1797  call fastcc void @"relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14>"(i16* %layer13_out_V_data_0_V, i16* %layer13_out_V_data_1_V, i16* %layer13_out_V_data_2_V, i16* %layer13_out_V_data_3_V, i16* %layer13_out_V_data_4_V, i16* %layer13_out_V_data_5_V, i16* %layer13_out_V_data_6_V, i16* %layer13_out_V_data_7_V, i16* %layer13_out_V_data_8_V, i16* %layer13_out_V_data_9_V, i16* %layer13_out_V_data_10_V, i16* %layer13_out_V_data_11_V, i16* %layer13_out_V_data_12_V, i16* %layer13_out_V_data_13_V, i16* %layer13_out_V_data_14_V, i16* %layer13_out_V_data_15_V, i16* %layer13_out_V_data_16_V, i16* %layer13_out_V_data_17_V, i16* %layer13_out_V_data_18_V, i16* %layer13_out_V_data_19_V, i16* %layer13_out_V_data_20_V, i16* %layer13_out_V_data_21_V, i16* %layer13_out_V_data_22_V, i16* %layer13_out_V_data_23_V, i16* %layer13_out_V_data_24_V, i16* %layer13_out_V_data_25_V, i16* %layer13_out_V_data_26_V, i16* %layer13_out_V_data_27_V, i16* %layer13_out_V_data_28_V, i16* %layer13_out_V_data_29_V, i16* %layer13_out_V_data_30_V, i16* %layer13_out_V_data_31_V, i16* %layer14_out_V_data_0_V, i16* %layer14_out_V_data_1_V, i16* %layer14_out_V_data_2_V, i16* %layer14_out_V_data_3_V, i16* %layer14_out_V_data_4_V, i16* %layer14_out_V_data_5_V, i16* %layer14_out_V_data_6_V, i16* %layer14_out_V_data_7_V, i16* %layer14_out_V_data_8_V, i16* %layer14_out_V_data_9_V, i16* %layer14_out_V_data_10_V, i16* %layer14_out_V_data_11_V, i16* %layer14_out_V_data_12_V, i16* %layer14_out_V_data_13_V, i16* %layer14_out_V_data_14_V, i16* %layer14_out_V_data_15_V, i16* %layer14_out_V_data_16_V, i16* %layer14_out_V_data_17_V, i16* %layer14_out_V_data_18_V, i16* %layer14_out_V_data_19_V, i16* %layer14_out_V_data_20_V, i16* %layer14_out_V_data_21_V, i16* %layer14_out_V_data_22_V, i16* %layer14_out_V_data_23_V, i16* %layer14_out_V_data_24_V, i16* %layer14_out_V_data_25_V, i16* %layer14_out_V_data_26_V, i16* %layer14_out_V_data_27_V, i16* %layer14_out_V_data_28_V, i16* %layer14_out_V_data_29_V, i16* %layer14_out_V_data_30_V, i16* %layer14_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln96"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="637" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="0" op_44_bw="0">
<![CDATA[
:1798  call fastcc void @"dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>"(i16* %layer14_out_V_data_0_V, i16* %layer14_out_V_data_1_V, i16* %layer14_out_V_data_2_V, i16* %layer14_out_V_data_3_V, i16* %layer14_out_V_data_4_V, i16* %layer14_out_V_data_5_V, i16* %layer14_out_V_data_6_V, i16* %layer14_out_V_data_7_V, i16* %layer14_out_V_data_8_V, i16* %layer14_out_V_data_9_V, i16* %layer14_out_V_data_10_V, i16* %layer14_out_V_data_11_V, i16* %layer14_out_V_data_12_V, i16* %layer14_out_V_data_13_V, i16* %layer14_out_V_data_14_V, i16* %layer14_out_V_data_15_V, i16* %layer14_out_V_data_16_V, i16* %layer14_out_V_data_17_V, i16* %layer14_out_V_data_18_V, i16* %layer14_out_V_data_19_V, i16* %layer14_out_V_data_20_V, i16* %layer14_out_V_data_21_V, i16* %layer14_out_V_data_22_V, i16* %layer14_out_V_data_23_V, i16* %layer14_out_V_data_24_V, i16* %layer14_out_V_data_25_V, i16* %layer14_out_V_data_26_V, i16* %layer14_out_V_data_27_V, i16* %layer14_out_V_data_28_V, i16* %layer14_out_V_data_29_V, i16* %layer14_out_V_data_30_V, i16* %layer14_out_V_data_31_V, i16* %layer15_out_V_data_0_V, i16* %layer15_out_V_data_1_V, i16* %layer15_out_V_data_2_V, i16* %layer15_out_V_data_3_V, i16* %layer15_out_V_data_4_V, i16* %layer15_out_V_data_5_V, i16* %layer15_out_V_data_6_V, i16* %layer15_out_V_data_7_V, i16* %layer15_out_V_data_8_V, i16* %layer15_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="638" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="0" op_44_bw="0">
<![CDATA[
:1798  call fastcc void @"dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>"(i16* %layer14_out_V_data_0_V, i16* %layer14_out_V_data_1_V, i16* %layer14_out_V_data_2_V, i16* %layer14_out_V_data_3_V, i16* %layer14_out_V_data_4_V, i16* %layer14_out_V_data_5_V, i16* %layer14_out_V_data_6_V, i16* %layer14_out_V_data_7_V, i16* %layer14_out_V_data_8_V, i16* %layer14_out_V_data_9_V, i16* %layer14_out_V_data_10_V, i16* %layer14_out_V_data_11_V, i16* %layer14_out_V_data_12_V, i16* %layer14_out_V_data_13_V, i16* %layer14_out_V_data_14_V, i16* %layer14_out_V_data_15_V, i16* %layer14_out_V_data_16_V, i16* %layer14_out_V_data_17_V, i16* %layer14_out_V_data_18_V, i16* %layer14_out_V_data_19_V, i16* %layer14_out_V_data_20_V, i16* %layer14_out_V_data_21_V, i16* %layer14_out_V_data_22_V, i16* %layer14_out_V_data_23_V, i16* %layer14_out_V_data_24_V, i16* %layer14_out_V_data_25_V, i16* %layer14_out_V_data_26_V, i16* %layer14_out_V_data_27_V, i16* %layer14_out_V_data_28_V, i16* %layer14_out_V_data_29_V, i16* %layer14_out_V_data_30_V, i16* %layer14_out_V_data_31_V, i16* %layer15_out_V_data_0_V, i16* %layer15_out_V_data_1_V, i16* %layer15_out_V_data_2_V, i16* %layer15_out_V_data_3_V, i16* %layer15_out_V_data_4_V, i16* %layer15_out_V_data_5_V, i16* %layer15_out_V_data_6_V, i16* %layer15_out_V_data_7_V, i16* %layer15_out_V_data_8_V, i16* %layer15_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="639" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="17" op_22_bw="18" op_23_bw="0" op_24_bw="0">
<![CDATA[
:1799  call fastcc void @"softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>"(i16* %layer15_out_V_data_0_V, i16* %layer15_out_V_data_1_V, i16* %layer15_out_V_data_2_V, i16* %layer15_out_V_data_3_V, i16* %layer15_out_V_data_4_V, i16* %layer15_out_V_data_5_V, i16* %layer15_out_V_data_6_V, i16* %layer15_out_V_data_7_V, i16* %layer15_out_V_data_8_V, i16* %layer15_out_V_data_9_V, i16* %layer16_out_V_data_0_V, i16* %layer16_out_V_data_1_V, i16* %layer16_out_V_data_2_V, i16* %layer16_out_V_data_3_V, i16* %layer16_out_V_data_4_V, i16* %layer16_out_V_data_5_V, i16* %layer16_out_V_data_6_V, i16* %layer16_out_V_data_7_V, i16* %layer16_out_V_data_8_V, i16* %layer16_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="call_ln102"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="640" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="17" op_22_bw="18" op_23_bw="0" op_24_bw="0">
<![CDATA[
:1799  call fastcc void @"softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>"(i16* %layer15_out_V_data_0_V, i16* %layer15_out_V_data_1_V, i16* %layer15_out_V_data_2_V, i16* %layer15_out_V_data_3_V, i16* %layer15_out_V_data_4_V, i16* %layer15_out_V_data_5_V, i16* %layer15_out_V_data_6_V, i16* %layer15_out_V_data_7_V, i16* %layer15_out_V_data_8_V, i16* %layer15_out_V_data_9_V, i16* %layer16_out_V_data_0_V, i16* %layer16_out_V_data_1_V, i16* %layer16_out_V_data_2_V, i16* %layer16_out_V_data_3_V, i16* %layer16_out_V_data_4_V, i16* %layer16_out_V_data_5_V, i16* %layer16_out_V_data_6_V, i16* %layer16_out_V_data_7_V, i16* %layer16_out_V_data_8_V, i16* %layer16_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="call_ln102"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="641" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str28) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln13"/></StgValue>
</operation>

<operation id="642" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_1_V_data_2_V), !map !307

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="643" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_1_V_data_1_V), !map !313

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="644" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_1_V_data_0_V), !map !319

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="645" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer16_out_V_data_9_V), !map !325

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="646" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer16_out_V_data_8_V), !map !331

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="647" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer16_out_V_data_7_V), !map !337

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="648" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer16_out_V_data_6_V), !map !343

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="649" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer16_out_V_data_5_V), !map !349

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="650" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer16_out_V_data_4_V), !map !355

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="651" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer16_out_V_data_3_V), !map !361

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="652" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer16_out_V_data_2_V), !map !367

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="653" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer16_out_V_data_1_V), !map !371

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="654" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer16_out_V_data_0_V), !map !375

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="655" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="656" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:16  %empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str1160, [1 x i8]* @p_str1160, i32 900, i32 900, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="657" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1161, i32 0, i32 0, [1 x i8]* @p_str1162, [1 x i8]* @p_str1163, [1 x i8]* @p_str1164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1165, [1 x i8]* @p_str1166)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="658" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:19  %empty_158 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str1167, [1 x i8]* @p_str1167, i32 900, i32 900, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="659" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1168, i32 0, i32 0, [1 x i8]* @p_str1169, [1 x i8]* @p_str1170, [1 x i8]* @p_str1171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1172, [1 x i8]* @p_str1173)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="660" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:22  %empty_159 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str1174, [1 x i8]* @p_str1174, i32 900, i32 900, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="661" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1175, i32 0, i32 0, [1 x i8]* @p_str1176, [1 x i8]* @p_str1177, [1 x i8]* @p_str1178, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1179, [1 x i8]* @p_str1180)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="662" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:25  %empty_160 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str1181, [1 x i8]* @p_str1181, i32 900, i32 900, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="663" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1182, i32 0, i32 0, [1 x i8]* @p_str1183, [1 x i8]* @p_str1184, [1 x i8]* @p_str1185, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1186, [1 x i8]* @p_str1187)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="664" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:28  %empty_161 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str1188, [1 x i8]* @p_str1188, i32 900, i32 900, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="665" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1189, i32 0, i32 0, [1 x i8]* @p_str1190, [1 x i8]* @p_str1191, [1 x i8]* @p_str1192, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1193, [1 x i8]* @p_str1194)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="666" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:31  %empty_162 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str1195, [1 x i8]* @p_str1195, i32 900, i32 900, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="667" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1196, i32 0, i32 0, [1 x i8]* @p_str1197, [1 x i8]* @p_str1198, [1 x i8]* @p_str1199, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1200, [1 x i8]* @p_str1201)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="668" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:34  %empty_163 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str1202, [1 x i8]* @p_str1202, i32 900, i32 900, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="669" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1203, i32 0, i32 0, [1 x i8]* @p_str1204, [1 x i8]* @p_str1205, [1 x i8]* @p_str1206, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1207, [1 x i8]* @p_str1208)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="670" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:37  %empty_164 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str1209, [1 x i8]* @p_str1209, i32 900, i32 900, i16* %layer2_out_V_data_7_V, i16* %layer2_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="671" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1210, i32 0, i32 0, [1 x i8]* @p_str1211, [1 x i8]* @p_str1212, [1 x i8]* @p_str1213, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1214, [1 x i8]* @p_str1215)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="672" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:40  %empty_165 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str1216, [1 x i8]* @p_str1216, i32 900, i32 900, i16* %layer2_out_V_data_8_V, i16* %layer2_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="673" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1217, i32 0, i32 0, [1 x i8]* @p_str1218, [1 x i8]* @p_str1219, [1 x i8]* @p_str1220, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1221, [1 x i8]* @p_str1222)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="674" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:43  %empty_166 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str1223, [1 x i8]* @p_str1223, i32 900, i32 900, i16* %layer2_out_V_data_9_V, i16* %layer2_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="675" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1224, i32 0, i32 0, [1 x i8]* @p_str1225, [1 x i8]* @p_str1226, [1 x i8]* @p_str1227, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1228, [1 x i8]* @p_str1229)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="676" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:46  %empty_167 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str1230, [1 x i8]* @p_str1230, i32 900, i32 900, i16* %layer2_out_V_data_10_V, i16* %layer2_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="677" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1231, i32 0, i32 0, [1 x i8]* @p_str1232, [1 x i8]* @p_str1233, [1 x i8]* @p_str1234, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1235, [1 x i8]* @p_str1236)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="678" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:49  %empty_168 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str1237, [1 x i8]* @p_str1237, i32 900, i32 900, i16* %layer2_out_V_data_11_V, i16* %layer2_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="679" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1238, i32 0, i32 0, [1 x i8]* @p_str1239, [1 x i8]* @p_str1240, [1 x i8]* @p_str1241, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1242, [1 x i8]* @p_str1243)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="680" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:52  %empty_169 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str1244, [1 x i8]* @p_str1244, i32 900, i32 900, i16* %layer2_out_V_data_12_V, i16* %layer2_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="681" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1245, i32 0, i32 0, [1 x i8]* @p_str1246, [1 x i8]* @p_str1247, [1 x i8]* @p_str1248, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1249, [1 x i8]* @p_str1250)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="682" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:55  %empty_170 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str1251, [1 x i8]* @p_str1251, i32 900, i32 900, i16* %layer2_out_V_data_13_V, i16* %layer2_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="683" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:56  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1252, i32 0, i32 0, [1 x i8]* @p_str1253, [1 x i8]* @p_str1254, [1 x i8]* @p_str1255, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1256, [1 x i8]* @p_str1257)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="684" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:58  %empty_171 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str1258, [1 x i8]* @p_str1258, i32 900, i32 900, i16* %layer2_out_V_data_14_V, i16* %layer2_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="685" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:59  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1259, i32 0, i32 0, [1 x i8]* @p_str1260, [1 x i8]* @p_str1261, [1 x i8]* @p_str1262, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1263, [1 x i8]* @p_str1264)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="686" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:61  %empty_172 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str1265, [1 x i8]* @p_str1265, i32 900, i32 900, i16* %layer2_out_V_data_15_V, i16* %layer2_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="687" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:62  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1266, i32 0, i32 0, [1 x i8]* @p_str1267, [1 x i8]* @p_str1268, [1 x i8]* @p_str1269, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1270, [1 x i8]* @p_str1271)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="688" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:64  %empty_173 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str1272, [1 x i8]* @p_str1272, i32 900, i32 900, i16* %layer2_out_V_data_16_V, i16* %layer2_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="689" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:65  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1273, i32 0, i32 0, [1 x i8]* @p_str1274, [1 x i8]* @p_str1275, [1 x i8]* @p_str1276, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1277, [1 x i8]* @p_str1278)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="690" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:67  %empty_174 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str1279, [1 x i8]* @p_str1279, i32 900, i32 900, i16* %layer2_out_V_data_17_V, i16* %layer2_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="691" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:68  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1280, i32 0, i32 0, [1 x i8]* @p_str1281, [1 x i8]* @p_str1282, [1 x i8]* @p_str1283, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1284, [1 x i8]* @p_str1285)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="692" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:70  %empty_175 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str1286, [1 x i8]* @p_str1286, i32 900, i32 900, i16* %layer2_out_V_data_18_V, i16* %layer2_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="693" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:71  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1287, i32 0, i32 0, [1 x i8]* @p_str1288, [1 x i8]* @p_str1289, [1 x i8]* @p_str1290, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1291, [1 x i8]* @p_str1292)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="694" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:73  %empty_176 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str1293, [1 x i8]* @p_str1293, i32 900, i32 900, i16* %layer2_out_V_data_19_V, i16* %layer2_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="695" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:74  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1294, i32 0, i32 0, [1 x i8]* @p_str1295, [1 x i8]* @p_str1296, [1 x i8]* @p_str1297, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1298, [1 x i8]* @p_str1299)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="696" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:76  %empty_177 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str1300, [1 x i8]* @p_str1300, i32 900, i32 900, i16* %layer2_out_V_data_20_V, i16* %layer2_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="697" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:77  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1301, i32 0, i32 0, [1 x i8]* @p_str1302, [1 x i8]* @p_str1303, [1 x i8]* @p_str1304, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1305, [1 x i8]* @p_str1306)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="698" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:79  %empty_178 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str1307, [1 x i8]* @p_str1307, i32 900, i32 900, i16* %layer2_out_V_data_21_V, i16* %layer2_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="699" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:80  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1308, i32 0, i32 0, [1 x i8]* @p_str1309, [1 x i8]* @p_str1310, [1 x i8]* @p_str1311, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1312, [1 x i8]* @p_str1313)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="700" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:82  %empty_179 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str1314, [1 x i8]* @p_str1314, i32 900, i32 900, i16* %layer2_out_V_data_22_V, i16* %layer2_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="701" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:83  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1315, i32 0, i32 0, [1 x i8]* @p_str1316, [1 x i8]* @p_str1317, [1 x i8]* @p_str1318, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1319, [1 x i8]* @p_str1320)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="702" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:85  %empty_180 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str1321, [1 x i8]* @p_str1321, i32 900, i32 900, i16* %layer2_out_V_data_23_V, i16* %layer2_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="703" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:86  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1322, i32 0, i32 0, [1 x i8]* @p_str1323, [1 x i8]* @p_str1324, [1 x i8]* @p_str1325, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1326, [1 x i8]* @p_str1327)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="704" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:88  %empty_181 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str1328, [1 x i8]* @p_str1328, i32 900, i32 900, i16* %layer2_out_V_data_24_V, i16* %layer2_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="705" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:89  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1329, i32 0, i32 0, [1 x i8]* @p_str1330, [1 x i8]* @p_str1331, [1 x i8]* @p_str1332, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1333, [1 x i8]* @p_str1334)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="706" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:91  %empty_182 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str1335, [1 x i8]* @p_str1335, i32 900, i32 900, i16* %layer2_out_V_data_25_V, i16* %layer2_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="707" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:92  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1336, i32 0, i32 0, [1 x i8]* @p_str1337, [1 x i8]* @p_str1338, [1 x i8]* @p_str1339, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1340, [1 x i8]* @p_str1341)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="708" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:94  %empty_183 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str1342, [1 x i8]* @p_str1342, i32 900, i32 900, i16* %layer2_out_V_data_26_V, i16* %layer2_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="709" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:95  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1343, i32 0, i32 0, [1 x i8]* @p_str1344, [1 x i8]* @p_str1345, [1 x i8]* @p_str1346, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1347, [1 x i8]* @p_str1348)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="710" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:97  %empty_184 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str1349, [1 x i8]* @p_str1349, i32 900, i32 900, i16* %layer2_out_V_data_27_V, i16* %layer2_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="711" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:98  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1350, i32 0, i32 0, [1 x i8]* @p_str1351, [1 x i8]* @p_str1352, [1 x i8]* @p_str1353, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1354, [1 x i8]* @p_str1355)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="712" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:100  %empty_185 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str1356, [1 x i8]* @p_str1356, i32 900, i32 900, i16* %layer2_out_V_data_28_V, i16* %layer2_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="713" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:101  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1357, i32 0, i32 0, [1 x i8]* @p_str1358, [1 x i8]* @p_str1359, [1 x i8]* @p_str1360, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1361, [1 x i8]* @p_str1362)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="714" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:103  %empty_186 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str1363, [1 x i8]* @p_str1363, i32 900, i32 900, i16* %layer2_out_V_data_29_V, i16* %layer2_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="715" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:104  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1364, i32 0, i32 0, [1 x i8]* @p_str1365, [1 x i8]* @p_str1366, [1 x i8]* @p_str1367, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1368, [1 x i8]* @p_str1369)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="716" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:106  %empty_187 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str1370, [1 x i8]* @p_str1370, i32 900, i32 900, i16* %layer2_out_V_data_30_V, i16* %layer2_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="717" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:107  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1371, i32 0, i32 0, [1 x i8]* @p_str1372, [1 x i8]* @p_str1373, [1 x i8]* @p_str1374, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1375, [1 x i8]* @p_str1376)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="718" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:109  %empty_188 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str1377, [1 x i8]* @p_str1377, i32 900, i32 900, i16* %layer2_out_V_data_31_V, i16* %layer2_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="719" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:110  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1378, i32 0, i32 0, [1 x i8]* @p_str1379, [1 x i8]* @p_str1380, [1 x i8]* @p_str1381, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1382, [1 x i8]* @p_str1383)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="720" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:112  %empty_189 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str1384, [1 x i8]* @p_str1384, i32 900, i32 900, i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="721" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:113  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1385, i32 0, i32 0, [1 x i8]* @p_str1386, [1 x i8]* @p_str1387, [1 x i8]* @p_str1388, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1389, [1 x i8]* @p_str1390)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="722" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:115  %empty_190 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str1391, [1 x i8]* @p_str1391, i32 900, i32 900, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="723" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:116  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1392, i32 0, i32 0, [1 x i8]* @p_str1393, [1 x i8]* @p_str1394, [1 x i8]* @p_str1395, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1396, [1 x i8]* @p_str1397)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="724" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:118  %empty_191 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str1398, [1 x i8]* @p_str1398, i32 900, i32 900, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="725" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:119  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1399, i32 0, i32 0, [1 x i8]* @p_str1400, [1 x i8]* @p_str1401, [1 x i8]* @p_str1402, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1403, [1 x i8]* @p_str1404)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="726" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:121  %empty_192 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str1405, [1 x i8]* @p_str1405, i32 900, i32 900, i16* %layer3_out_V_data_3_V, i16* %layer3_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="727" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:122  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1406, i32 0, i32 0, [1 x i8]* @p_str1407, [1 x i8]* @p_str1408, [1 x i8]* @p_str1409, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1410, [1 x i8]* @p_str1411)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="728" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:124  %empty_193 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str1412, [1 x i8]* @p_str1412, i32 900, i32 900, i16* %layer3_out_V_data_4_V, i16* %layer3_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="729" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:125  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1413, i32 0, i32 0, [1 x i8]* @p_str1414, [1 x i8]* @p_str1415, [1 x i8]* @p_str1416, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1417, [1 x i8]* @p_str1418)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="730" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:127  %empty_194 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str1419, [1 x i8]* @p_str1419, i32 900, i32 900, i16* %layer3_out_V_data_5_V, i16* %layer3_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="731" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:128  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1420, i32 0, i32 0, [1 x i8]* @p_str1421, [1 x i8]* @p_str1422, [1 x i8]* @p_str1423, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1424, [1 x i8]* @p_str1425)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="732" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:130  %empty_195 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str1426, [1 x i8]* @p_str1426, i32 900, i32 900, i16* %layer3_out_V_data_6_V, i16* %layer3_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="733" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:131  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1427, i32 0, i32 0, [1 x i8]* @p_str1428, [1 x i8]* @p_str1429, [1 x i8]* @p_str1430, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1431, [1 x i8]* @p_str1432)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="734" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:133  %empty_196 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str1433, [1 x i8]* @p_str1433, i32 900, i32 900, i16* %layer3_out_V_data_7_V, i16* %layer3_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="735" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:134  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1434, i32 0, i32 0, [1 x i8]* @p_str1435, [1 x i8]* @p_str1436, [1 x i8]* @p_str1437, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1438, [1 x i8]* @p_str1439)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="736" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:136  %empty_197 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str1440, [1 x i8]* @p_str1440, i32 900, i32 900, i16* %layer3_out_V_data_8_V, i16* %layer3_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="737" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:137  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1441, i32 0, i32 0, [1 x i8]* @p_str1442, [1 x i8]* @p_str1443, [1 x i8]* @p_str1444, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1445, [1 x i8]* @p_str1446)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="738" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:139  %empty_198 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str1447, [1 x i8]* @p_str1447, i32 900, i32 900, i16* %layer3_out_V_data_9_V, i16* %layer3_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="739" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:140  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1448, i32 0, i32 0, [1 x i8]* @p_str1449, [1 x i8]* @p_str1450, [1 x i8]* @p_str1451, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1452, [1 x i8]* @p_str1453)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="740" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:142  %empty_199 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str1454, [1 x i8]* @p_str1454, i32 900, i32 900, i16* %layer3_out_V_data_10_V, i16* %layer3_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="741" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:143  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1455, i32 0, i32 0, [1 x i8]* @p_str1456, [1 x i8]* @p_str1457, [1 x i8]* @p_str1458, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1459, [1 x i8]* @p_str1460)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="742" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:145  %empty_200 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str1461, [1 x i8]* @p_str1461, i32 900, i32 900, i16* %layer3_out_V_data_11_V, i16* %layer3_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="743" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:146  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1462, i32 0, i32 0, [1 x i8]* @p_str1463, [1 x i8]* @p_str1464, [1 x i8]* @p_str1465, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1466, [1 x i8]* @p_str1467)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="744" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:148  %empty_201 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str1468, [1 x i8]* @p_str1468, i32 900, i32 900, i16* %layer3_out_V_data_12_V, i16* %layer3_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="745" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:149  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1469, i32 0, i32 0, [1 x i8]* @p_str1470, [1 x i8]* @p_str1471, [1 x i8]* @p_str1472, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1473, [1 x i8]* @p_str1474)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="746" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:151  %empty_202 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str1475, [1 x i8]* @p_str1475, i32 900, i32 900, i16* %layer3_out_V_data_13_V, i16* %layer3_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="747" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:152  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1476, i32 0, i32 0, [1 x i8]* @p_str1477, [1 x i8]* @p_str1478, [1 x i8]* @p_str1479, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1480, [1 x i8]* @p_str1481)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="748" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:154  %empty_203 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str1482, [1 x i8]* @p_str1482, i32 900, i32 900, i16* %layer3_out_V_data_14_V, i16* %layer3_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="749" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:155  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1483, i32 0, i32 0, [1 x i8]* @p_str1484, [1 x i8]* @p_str1485, [1 x i8]* @p_str1486, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1487, [1 x i8]* @p_str1488)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="750" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:157  %empty_204 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str1489, [1 x i8]* @p_str1489, i32 900, i32 900, i16* %layer3_out_V_data_15_V, i16* %layer3_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="751" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:158  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1490, i32 0, i32 0, [1 x i8]* @p_str1491, [1 x i8]* @p_str1492, [1 x i8]* @p_str1493, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1494, [1 x i8]* @p_str1495)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="752" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:160  %empty_205 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str1496, [1 x i8]* @p_str1496, i32 900, i32 900, i16* %layer3_out_V_data_16_V, i16* %layer3_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="753" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:161  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1497, i32 0, i32 0, [1 x i8]* @p_str1498, [1 x i8]* @p_str1499, [1 x i8]* @p_str1500, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1501, [1 x i8]* @p_str1502)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="754" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:163  %empty_206 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str1503, [1 x i8]* @p_str1503, i32 900, i32 900, i16* %layer3_out_V_data_17_V, i16* %layer3_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="755" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:164  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1504, i32 0, i32 0, [1 x i8]* @p_str1505, [1 x i8]* @p_str1506, [1 x i8]* @p_str1507, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1508, [1 x i8]* @p_str1509)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="756" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:166  %empty_207 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str1510, [1 x i8]* @p_str1510, i32 900, i32 900, i16* %layer3_out_V_data_18_V, i16* %layer3_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="757" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:167  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1511, i32 0, i32 0, [1 x i8]* @p_str1512, [1 x i8]* @p_str1513, [1 x i8]* @p_str1514, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1515, [1 x i8]* @p_str1516)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="758" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:169  %empty_208 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str1517, [1 x i8]* @p_str1517, i32 900, i32 900, i16* %layer3_out_V_data_19_V, i16* %layer3_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="759" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:170  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1518, i32 0, i32 0, [1 x i8]* @p_str1519, [1 x i8]* @p_str1520, [1 x i8]* @p_str1521, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1522, [1 x i8]* @p_str1523)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="760" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:172  %empty_209 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str1524, [1 x i8]* @p_str1524, i32 900, i32 900, i16* %layer3_out_V_data_20_V, i16* %layer3_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="761" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:173  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1525, i32 0, i32 0, [1 x i8]* @p_str1526, [1 x i8]* @p_str1527, [1 x i8]* @p_str1528, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1529, [1 x i8]* @p_str1530)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="762" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:175  %empty_210 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str1531, [1 x i8]* @p_str1531, i32 900, i32 900, i16* %layer3_out_V_data_21_V, i16* %layer3_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="763" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:176  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1532, i32 0, i32 0, [1 x i8]* @p_str1533, [1 x i8]* @p_str1534, [1 x i8]* @p_str1535, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1536, [1 x i8]* @p_str1537)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="764" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:178  %empty_211 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str1538, [1 x i8]* @p_str1538, i32 900, i32 900, i16* %layer3_out_V_data_22_V, i16* %layer3_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="765" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:179  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1539, i32 0, i32 0, [1 x i8]* @p_str1540, [1 x i8]* @p_str1541, [1 x i8]* @p_str1542, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1543, [1 x i8]* @p_str1544)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="766" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:181  %empty_212 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str1545, [1 x i8]* @p_str1545, i32 900, i32 900, i16* %layer3_out_V_data_23_V, i16* %layer3_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="767" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:182  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1546, i32 0, i32 0, [1 x i8]* @p_str1547, [1 x i8]* @p_str1548, [1 x i8]* @p_str1549, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1550, [1 x i8]* @p_str1551)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="768" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:184  %empty_213 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str1552, [1 x i8]* @p_str1552, i32 900, i32 900, i16* %layer3_out_V_data_24_V, i16* %layer3_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="769" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:185  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1553, i32 0, i32 0, [1 x i8]* @p_str1554, [1 x i8]* @p_str1555, [1 x i8]* @p_str1556, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1557, [1 x i8]* @p_str1558)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="770" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:187  %empty_214 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str1559, [1 x i8]* @p_str1559, i32 900, i32 900, i16* %layer3_out_V_data_25_V, i16* %layer3_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="771" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:188  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1560, i32 0, i32 0, [1 x i8]* @p_str1561, [1 x i8]* @p_str1562, [1 x i8]* @p_str1563, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1564, [1 x i8]* @p_str1565)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="772" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:190  %empty_215 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str1566, [1 x i8]* @p_str1566, i32 900, i32 900, i16* %layer3_out_V_data_26_V, i16* %layer3_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="773" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:191  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1567, i32 0, i32 0, [1 x i8]* @p_str1568, [1 x i8]* @p_str1569, [1 x i8]* @p_str1570, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1571, [1 x i8]* @p_str1572)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="774" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:193  %empty_216 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str1573, [1 x i8]* @p_str1573, i32 900, i32 900, i16* %layer3_out_V_data_27_V, i16* %layer3_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="775" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:194  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1574, i32 0, i32 0, [1 x i8]* @p_str1575, [1 x i8]* @p_str1576, [1 x i8]* @p_str1577, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1578, [1 x i8]* @p_str1579)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="776" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:196  %empty_217 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str1580, [1 x i8]* @p_str1580, i32 900, i32 900, i16* %layer3_out_V_data_28_V, i16* %layer3_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="777" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:197  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1581, i32 0, i32 0, [1 x i8]* @p_str1582, [1 x i8]* @p_str1583, [1 x i8]* @p_str1584, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1585, [1 x i8]* @p_str1586)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="778" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:199  %empty_218 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str1587, [1 x i8]* @p_str1587, i32 900, i32 900, i16* %layer3_out_V_data_29_V, i16* %layer3_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="779" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:200  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1588, i32 0, i32 0, [1 x i8]* @p_str1589, [1 x i8]* @p_str1590, [1 x i8]* @p_str1591, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1592, [1 x i8]* @p_str1593)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="780" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:202  %empty_219 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str1594, [1 x i8]* @p_str1594, i32 900, i32 900, i16* %layer3_out_V_data_30_V, i16* %layer3_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="781" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:203  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1595, i32 0, i32 0, [1 x i8]* @p_str1596, [1 x i8]* @p_str1597, [1 x i8]* @p_str1598, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1599, [1 x i8]* @p_str1600)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="782" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:205  %empty_220 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str1601, [1 x i8]* @p_str1601, i32 900, i32 900, i16* %layer3_out_V_data_31_V, i16* %layer3_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="783" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:206  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1602, i32 0, i32 0, [1 x i8]* @p_str1603, [1 x i8]* @p_str1604, [1 x i8]* @p_str1605, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1606, [1 x i8]* @p_str1607)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="784" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:208  %empty_221 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str1608, [1 x i8]* @p_str1608, i32 225, i32 225, i16* %layer4_out_V_data_0_V, i16* %layer4_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="785" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:209  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1609, i32 0, i32 0, [1 x i8]* @p_str1610, [1 x i8]* @p_str1611, [1 x i8]* @p_str1612, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1613, [1 x i8]* @p_str1614)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="786" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:211  %empty_222 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str1615, [1 x i8]* @p_str1615, i32 225, i32 225, i16* %layer4_out_V_data_1_V, i16* %layer4_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="787" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:212  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1616, i32 0, i32 0, [1 x i8]* @p_str1617, [1 x i8]* @p_str1618, [1 x i8]* @p_str1619, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1620, [1 x i8]* @p_str1621)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="788" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:214  %empty_223 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str1622, [1 x i8]* @p_str1622, i32 225, i32 225, i16* %layer4_out_V_data_2_V, i16* %layer4_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="789" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:215  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1623, i32 0, i32 0, [1 x i8]* @p_str1624, [1 x i8]* @p_str1625, [1 x i8]* @p_str1626, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1627, [1 x i8]* @p_str1628)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="790" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:217  %empty_224 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str1629, [1 x i8]* @p_str1629, i32 225, i32 225, i16* %layer4_out_V_data_3_V, i16* %layer4_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="791" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:218  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1630, i32 0, i32 0, [1 x i8]* @p_str1631, [1 x i8]* @p_str1632, [1 x i8]* @p_str1633, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1634, [1 x i8]* @p_str1635)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="792" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:220  %empty_225 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str1636, [1 x i8]* @p_str1636, i32 225, i32 225, i16* %layer4_out_V_data_4_V, i16* %layer4_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="793" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:221  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1637, i32 0, i32 0, [1 x i8]* @p_str1638, [1 x i8]* @p_str1639, [1 x i8]* @p_str1640, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1641, [1 x i8]* @p_str1642)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="794" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:223  %empty_226 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str1643, [1 x i8]* @p_str1643, i32 225, i32 225, i16* %layer4_out_V_data_5_V, i16* %layer4_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="795" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:224  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1644, i32 0, i32 0, [1 x i8]* @p_str1645, [1 x i8]* @p_str1646, [1 x i8]* @p_str1647, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1648, [1 x i8]* @p_str1649)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="796" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:226  %empty_227 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str1650, [1 x i8]* @p_str1650, i32 225, i32 225, i16* %layer4_out_V_data_6_V, i16* %layer4_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="797" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:227  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1651, i32 0, i32 0, [1 x i8]* @p_str1652, [1 x i8]* @p_str1653, [1 x i8]* @p_str1654, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1655, [1 x i8]* @p_str1656)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="798" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:229  %empty_228 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str1657, [1 x i8]* @p_str1657, i32 225, i32 225, i16* %layer4_out_V_data_7_V, i16* %layer4_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="799" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:230  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1658, i32 0, i32 0, [1 x i8]* @p_str1659, [1 x i8]* @p_str1660, [1 x i8]* @p_str1661, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1662, [1 x i8]* @p_str1663)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="800" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:232  %empty_229 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str1664, [1 x i8]* @p_str1664, i32 225, i32 225, i16* %layer4_out_V_data_8_V, i16* %layer4_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="801" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:233  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1665, i32 0, i32 0, [1 x i8]* @p_str1666, [1 x i8]* @p_str1667, [1 x i8]* @p_str1668, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1669, [1 x i8]* @p_str1670)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="802" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:235  %empty_230 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str1671, [1 x i8]* @p_str1671, i32 225, i32 225, i16* %layer4_out_V_data_9_V, i16* %layer4_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="803" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:236  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1672, i32 0, i32 0, [1 x i8]* @p_str1673, [1 x i8]* @p_str1674, [1 x i8]* @p_str1675, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1676, [1 x i8]* @p_str1677)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="804" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:238  %empty_231 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str1678, [1 x i8]* @p_str1678, i32 225, i32 225, i16* %layer4_out_V_data_10_V, i16* %layer4_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="805" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:239  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1679, i32 0, i32 0, [1 x i8]* @p_str1680, [1 x i8]* @p_str1681, [1 x i8]* @p_str1682, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1683, [1 x i8]* @p_str1684)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="806" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:241  %empty_232 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str1685, [1 x i8]* @p_str1685, i32 225, i32 225, i16* %layer4_out_V_data_11_V, i16* %layer4_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="807" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:242  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1686, i32 0, i32 0, [1 x i8]* @p_str1687, [1 x i8]* @p_str1688, [1 x i8]* @p_str1689, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1690, [1 x i8]* @p_str1691)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="808" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:244  %empty_233 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str1692, [1 x i8]* @p_str1692, i32 225, i32 225, i16* %layer4_out_V_data_12_V, i16* %layer4_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="809" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:245  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1693, i32 0, i32 0, [1 x i8]* @p_str1694, [1 x i8]* @p_str1695, [1 x i8]* @p_str1696, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1697, [1 x i8]* @p_str1698)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="810" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:247  %empty_234 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str1699, [1 x i8]* @p_str1699, i32 225, i32 225, i16* %layer4_out_V_data_13_V, i16* %layer4_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="811" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:248  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1700, i32 0, i32 0, [1 x i8]* @p_str1701, [1 x i8]* @p_str1702, [1 x i8]* @p_str1703, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1704, [1 x i8]* @p_str1705)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="812" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:250  %empty_235 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str1706, [1 x i8]* @p_str1706, i32 225, i32 225, i16* %layer4_out_V_data_14_V, i16* %layer4_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="813" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:251  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1707, i32 0, i32 0, [1 x i8]* @p_str1708, [1 x i8]* @p_str1709, [1 x i8]* @p_str1710, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1711, [1 x i8]* @p_str1712)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="814" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:253  %empty_236 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str1713, [1 x i8]* @p_str1713, i32 225, i32 225, i16* %layer4_out_V_data_15_V, i16* %layer4_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="815" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:254  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1714, i32 0, i32 0, [1 x i8]* @p_str1715, [1 x i8]* @p_str1716, [1 x i8]* @p_str1717, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1718, [1 x i8]* @p_str1719)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="816" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:256  %empty_237 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str1720, [1 x i8]* @p_str1720, i32 225, i32 225, i16* %layer4_out_V_data_16_V, i16* %layer4_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="817" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:257  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1721, i32 0, i32 0, [1 x i8]* @p_str1722, [1 x i8]* @p_str1723, [1 x i8]* @p_str1724, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1725, [1 x i8]* @p_str1726)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="818" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:259  %empty_238 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str1727, [1 x i8]* @p_str1727, i32 225, i32 225, i16* %layer4_out_V_data_17_V, i16* %layer4_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="819" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:260  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1728, i32 0, i32 0, [1 x i8]* @p_str1729, [1 x i8]* @p_str1730, [1 x i8]* @p_str1731, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1732, [1 x i8]* @p_str1733)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="820" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:262  %empty_239 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str1734, [1 x i8]* @p_str1734, i32 225, i32 225, i16* %layer4_out_V_data_18_V, i16* %layer4_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="821" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:263  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1735, i32 0, i32 0, [1 x i8]* @p_str1736, [1 x i8]* @p_str1737, [1 x i8]* @p_str1738, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1739, [1 x i8]* @p_str1740)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="822" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:265  %empty_240 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str1741, [1 x i8]* @p_str1741, i32 225, i32 225, i16* %layer4_out_V_data_19_V, i16* %layer4_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="823" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:266  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1742, i32 0, i32 0, [1 x i8]* @p_str1743, [1 x i8]* @p_str1744, [1 x i8]* @p_str1745, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1746, [1 x i8]* @p_str1747)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="824" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:268  %empty_241 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str1748, [1 x i8]* @p_str1748, i32 225, i32 225, i16* %layer4_out_V_data_20_V, i16* %layer4_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="825" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:269  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1749, i32 0, i32 0, [1 x i8]* @p_str1750, [1 x i8]* @p_str1751, [1 x i8]* @p_str1752, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1753, [1 x i8]* @p_str1754)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="826" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:271  %empty_242 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str1755, [1 x i8]* @p_str1755, i32 225, i32 225, i16* %layer4_out_V_data_21_V, i16* %layer4_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="827" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:272  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1756, i32 0, i32 0, [1 x i8]* @p_str1757, [1 x i8]* @p_str1758, [1 x i8]* @p_str1759, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1760, [1 x i8]* @p_str1761)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="828" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:274  %empty_243 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str1762, [1 x i8]* @p_str1762, i32 225, i32 225, i16* %layer4_out_V_data_22_V, i16* %layer4_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="829" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:275  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1763, i32 0, i32 0, [1 x i8]* @p_str1764, [1 x i8]* @p_str1765, [1 x i8]* @p_str1766, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1767, [1 x i8]* @p_str1768)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="830" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:277  %empty_244 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str1769, [1 x i8]* @p_str1769, i32 225, i32 225, i16* %layer4_out_V_data_23_V, i16* %layer4_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="831" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:278  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1770, i32 0, i32 0, [1 x i8]* @p_str1771, [1 x i8]* @p_str1772, [1 x i8]* @p_str1773, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1774, [1 x i8]* @p_str1775)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="832" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:280  %empty_245 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str1776, [1 x i8]* @p_str1776, i32 225, i32 225, i16* %layer4_out_V_data_24_V, i16* %layer4_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="833" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:281  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1777, i32 0, i32 0, [1 x i8]* @p_str1778, [1 x i8]* @p_str1779, [1 x i8]* @p_str1780, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1781, [1 x i8]* @p_str1782)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="834" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:283  %empty_246 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str1783, [1 x i8]* @p_str1783, i32 225, i32 225, i16* %layer4_out_V_data_25_V, i16* %layer4_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="835" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:284  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1784, i32 0, i32 0, [1 x i8]* @p_str1785, [1 x i8]* @p_str1786, [1 x i8]* @p_str1787, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1788, [1 x i8]* @p_str1789)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="836" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:286  %empty_247 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str1790, [1 x i8]* @p_str1790, i32 225, i32 225, i16* %layer4_out_V_data_26_V, i16* %layer4_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="837" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:287  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1791, i32 0, i32 0, [1 x i8]* @p_str1792, [1 x i8]* @p_str1793, [1 x i8]* @p_str1794, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1795, [1 x i8]* @p_str1796)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="838" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:289  %empty_248 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str1797, [1 x i8]* @p_str1797, i32 225, i32 225, i16* %layer4_out_V_data_27_V, i16* %layer4_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="839" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:290  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1798, i32 0, i32 0, [1 x i8]* @p_str1799, [1 x i8]* @p_str1800, [1 x i8]* @p_str1801, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1802, [1 x i8]* @p_str1803)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="840" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:292  %empty_249 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, i32 225, i32 225, i16* %layer4_out_V_data_28_V, i16* %layer4_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="841" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:293  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1805, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1807, [1 x i8]* @p_str1808, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1809, [1 x i8]* @p_str1810)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="842" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:295  %empty_250 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, i32 225, i32 225, i16* %layer4_out_V_data_29_V, i16* %layer4_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="843" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:296  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1812, i32 0, i32 0, [1 x i8]* @p_str1813, [1 x i8]* @p_str1814, [1 x i8]* @p_str1815, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1816, [1 x i8]* @p_str1817)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="844" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:298  %empty_251 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str1818, [1 x i8]* @p_str1818, i32 225, i32 225, i16* %layer4_out_V_data_30_V, i16* %layer4_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="845" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:299  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1819, i32 0, i32 0, [1 x i8]* @p_str1820, [1 x i8]* @p_str1821, [1 x i8]* @p_str1822, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1823, [1 x i8]* @p_str1824)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="846" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:301  %empty_252 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str1825, [1 x i8]* @p_str1825, i32 225, i32 225, i16* %layer4_out_V_data_31_V, i16* %layer4_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="847" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:302  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1826, i32 0, i32 0, [1 x i8]* @p_str1827, [1 x i8]* @p_str1828, [1 x i8]* @p_str1829, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1830, [1 x i8]* @p_str1831)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="848" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:304  %empty_253 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str1832, [1 x i8]* @p_str1832, i32 225, i32 225, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="849" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:305  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1833, i32 0, i32 0, [1 x i8]* @p_str1834, [1 x i8]* @p_str1835, [1 x i8]* @p_str1836, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1837, [1 x i8]* @p_str1838)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="850" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:307  %empty_254 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str1839, [1 x i8]* @p_str1839, i32 225, i32 225, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="851" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:308  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1840, i32 0, i32 0, [1 x i8]* @p_str1841, [1 x i8]* @p_str1842, [1 x i8]* @p_str1843, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1844, [1 x i8]* @p_str1845)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="852" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:310  %empty_255 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str1846, [1 x i8]* @p_str1846, i32 225, i32 225, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="853" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:311  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1847, i32 0, i32 0, [1 x i8]* @p_str1848, [1 x i8]* @p_str1849, [1 x i8]* @p_str1850, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1851, [1 x i8]* @p_str1852)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="854" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:313  %empty_256 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str1853, [1 x i8]* @p_str1853, i32 225, i32 225, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="855" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:314  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1854, i32 0, i32 0, [1 x i8]* @p_str1855, [1 x i8]* @p_str1856, [1 x i8]* @p_str1857, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1858, [1 x i8]* @p_str1859)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="856" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:316  %empty_257 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str1860, [1 x i8]* @p_str1860, i32 225, i32 225, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="857" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:317  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1861, i32 0, i32 0, [1 x i8]* @p_str1862, [1 x i8]* @p_str1863, [1 x i8]* @p_str1864, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1865, [1 x i8]* @p_str1866)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="858" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:319  %empty_258 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str1867, [1 x i8]* @p_str1867, i32 225, i32 225, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="859" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:320  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1868, i32 0, i32 0, [1 x i8]* @p_str1869, [1 x i8]* @p_str1870, [1 x i8]* @p_str1871, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1872, [1 x i8]* @p_str1873)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="860" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:322  %empty_259 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str1874, [1 x i8]* @p_str1874, i32 225, i32 225, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="861" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:323  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1875, i32 0, i32 0, [1 x i8]* @p_str1876, [1 x i8]* @p_str1877, [1 x i8]* @p_str1878, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1879, [1 x i8]* @p_str1880)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="862" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:325  %empty_260 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str1881, [1 x i8]* @p_str1881, i32 225, i32 225, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="863" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:326  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1882, i32 0, i32 0, [1 x i8]* @p_str1883, [1 x i8]* @p_str1884, [1 x i8]* @p_str1885, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1886, [1 x i8]* @p_str1887)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="864" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:328  %empty_261 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str1888, [1 x i8]* @p_str1888, i32 225, i32 225, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="865" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:329  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1889, i32 0, i32 0, [1 x i8]* @p_str1890, [1 x i8]* @p_str1891, [1 x i8]* @p_str1892, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1893, [1 x i8]* @p_str1894)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="866" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:331  %empty_262 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str1895, [1 x i8]* @p_str1895, i32 225, i32 225, i16* %layer5_out_V_data_9_V, i16* %layer5_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="867" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:332  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1896, i32 0, i32 0, [1 x i8]* @p_str1897, [1 x i8]* @p_str1898, [1 x i8]* @p_str1899, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1900, [1 x i8]* @p_str1901)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="868" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:334  %empty_263 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str1902, [1 x i8]* @p_str1902, i32 225, i32 225, i16* %layer5_out_V_data_10_V, i16* %layer5_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="869" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:335  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1903, i32 0, i32 0, [1 x i8]* @p_str1904, [1 x i8]* @p_str1905, [1 x i8]* @p_str1906, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1907, [1 x i8]* @p_str1908)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="870" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:337  %empty_264 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str1909, [1 x i8]* @p_str1909, i32 225, i32 225, i16* %layer5_out_V_data_11_V, i16* %layer5_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="871" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:338  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1910, i32 0, i32 0, [1 x i8]* @p_str1911, [1 x i8]* @p_str1912, [1 x i8]* @p_str1913, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1914, [1 x i8]* @p_str1915)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="872" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:340  %empty_265 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str1916, [1 x i8]* @p_str1916, i32 225, i32 225, i16* %layer5_out_V_data_12_V, i16* %layer5_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="873" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:341  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1917, i32 0, i32 0, [1 x i8]* @p_str1918, [1 x i8]* @p_str1919, [1 x i8]* @p_str1920, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1921, [1 x i8]* @p_str1922)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="874" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:343  %empty_266 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str1923, [1 x i8]* @p_str1923, i32 225, i32 225, i16* %layer5_out_V_data_13_V, i16* %layer5_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="875" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:344  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1924, i32 0, i32 0, [1 x i8]* @p_str1925, [1 x i8]* @p_str1926, [1 x i8]* @p_str1927, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1928, [1 x i8]* @p_str1929)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="876" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:346  %empty_267 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str1930, [1 x i8]* @p_str1930, i32 225, i32 225, i16* %layer5_out_V_data_14_V, i16* %layer5_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="877" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:347  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1931, i32 0, i32 0, [1 x i8]* @p_str1932, [1 x i8]* @p_str1933, [1 x i8]* @p_str1934, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1935, [1 x i8]* @p_str1936)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="878" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:349  %empty_268 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str1937, [1 x i8]* @p_str1937, i32 225, i32 225, i16* %layer5_out_V_data_15_V, i16* %layer5_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="879" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:350  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1938, i32 0, i32 0, [1 x i8]* @p_str1939, [1 x i8]* @p_str1940, [1 x i8]* @p_str1941, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1942, [1 x i8]* @p_str1943)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="880" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:352  %empty_269 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str1944, [1 x i8]* @p_str1944, i32 225, i32 225, i16* %layer5_out_V_data_16_V, i16* %layer5_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="881" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:353  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1945, i32 0, i32 0, [1 x i8]* @p_str1946, [1 x i8]* @p_str1947, [1 x i8]* @p_str1948, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1949, [1 x i8]* @p_str1950)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="882" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:355  %empty_270 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str1951, [1 x i8]* @p_str1951, i32 225, i32 225, i16* %layer5_out_V_data_17_V, i16* %layer5_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="883" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:356  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1952, i32 0, i32 0, [1 x i8]* @p_str1953, [1 x i8]* @p_str1954, [1 x i8]* @p_str1955, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1956, [1 x i8]* @p_str1957)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="884" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:358  %empty_271 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str1958, [1 x i8]* @p_str1958, i32 225, i32 225, i16* %layer5_out_V_data_18_V, i16* %layer5_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="885" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:359  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1959, i32 0, i32 0, [1 x i8]* @p_str1960, [1 x i8]* @p_str1961, [1 x i8]* @p_str1962, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1963, [1 x i8]* @p_str1964)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="886" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:361  %empty_272 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str1965, [1 x i8]* @p_str1965, i32 225, i32 225, i16* %layer5_out_V_data_19_V, i16* %layer5_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="887" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:362  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1966, i32 0, i32 0, [1 x i8]* @p_str1967, [1 x i8]* @p_str1968, [1 x i8]* @p_str1969, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1970, [1 x i8]* @p_str1971)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="888" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:364  %empty_273 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str1972, [1 x i8]* @p_str1972, i32 225, i32 225, i16* %layer5_out_V_data_20_V, i16* %layer5_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="889" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:365  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1973, i32 0, i32 0, [1 x i8]* @p_str1974, [1 x i8]* @p_str1975, [1 x i8]* @p_str1976, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1977, [1 x i8]* @p_str1978)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="890" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:367  %empty_274 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str1979, [1 x i8]* @p_str1979, i32 225, i32 225, i16* %layer5_out_V_data_21_V, i16* %layer5_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="891" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:368  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1980, i32 0, i32 0, [1 x i8]* @p_str1981, [1 x i8]* @p_str1982, [1 x i8]* @p_str1983, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1984, [1 x i8]* @p_str1985)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="892" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:370  %empty_275 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str1986, [1 x i8]* @p_str1986, i32 225, i32 225, i16* %layer5_out_V_data_22_V, i16* %layer5_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="893" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:371  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1987, i32 0, i32 0, [1 x i8]* @p_str1988, [1 x i8]* @p_str1989, [1 x i8]* @p_str1990, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1991, [1 x i8]* @p_str1992)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="894" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:373  %empty_276 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str1993, [1 x i8]* @p_str1993, i32 225, i32 225, i16* %layer5_out_V_data_23_V, i16* %layer5_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="895" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:374  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1994, i32 0, i32 0, [1 x i8]* @p_str1995, [1 x i8]* @p_str1996, [1 x i8]* @p_str1997, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1998, [1 x i8]* @p_str1999)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="896" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:376  %empty_277 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str2000, [1 x i8]* @p_str2000, i32 225, i32 225, i16* %layer5_out_V_data_24_V, i16* %layer5_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="897" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:377  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2001, i32 0, i32 0, [1 x i8]* @p_str2002, [1 x i8]* @p_str2003, [1 x i8]* @p_str2004, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2005, [1 x i8]* @p_str2006)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="898" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:379  %empty_278 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str2007, [1 x i8]* @p_str2007, i32 225, i32 225, i16* %layer5_out_V_data_25_V, i16* %layer5_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="899" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:380  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2008, i32 0, i32 0, [1 x i8]* @p_str2009, [1 x i8]* @p_str2010, [1 x i8]* @p_str2011, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2012, [1 x i8]* @p_str2013)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="900" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:382  %empty_279 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str2014, [1 x i8]* @p_str2014, i32 225, i32 225, i16* %layer5_out_V_data_26_V, i16* %layer5_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="901" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:383  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2015, i32 0, i32 0, [1 x i8]* @p_str2016, [1 x i8]* @p_str2017, [1 x i8]* @p_str2018, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2019, [1 x i8]* @p_str2020)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="902" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:385  %empty_280 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str2021, [1 x i8]* @p_str2021, i32 225, i32 225, i16* %layer5_out_V_data_27_V, i16* %layer5_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="903" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:386  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2022, i32 0, i32 0, [1 x i8]* @p_str2023, [1 x i8]* @p_str2024, [1 x i8]* @p_str2025, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2026, [1 x i8]* @p_str2027)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="904" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:388  %empty_281 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str2028, [1 x i8]* @p_str2028, i32 225, i32 225, i16* %layer5_out_V_data_28_V, i16* %layer5_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="905" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:389  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2029, i32 0, i32 0, [1 x i8]* @p_str2030, [1 x i8]* @p_str2031, [1 x i8]* @p_str2032, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2033, [1 x i8]* @p_str2034)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="906" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:391  %empty_282 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str2035, [1 x i8]* @p_str2035, i32 225, i32 225, i16* %layer5_out_V_data_29_V, i16* %layer5_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="907" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:392  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2036, i32 0, i32 0, [1 x i8]* @p_str2037, [1 x i8]* @p_str2038, [1 x i8]* @p_str2039, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2040, [1 x i8]* @p_str2041)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="908" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:394  %empty_283 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str2042, [1 x i8]* @p_str2042, i32 225, i32 225, i16* %layer5_out_V_data_30_V, i16* %layer5_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="909" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:395  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2043, i32 0, i32 0, [1 x i8]* @p_str2044, [1 x i8]* @p_str2045, [1 x i8]* @p_str2046, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2047, [1 x i8]* @p_str2048)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="910" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:397  %empty_284 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str2049, [1 x i8]* @p_str2049, i32 225, i32 225, i16* %layer5_out_V_data_31_V, i16* %layer5_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="911" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:398  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2050, i32 0, i32 0, [1 x i8]* @p_str2051, [1 x i8]* @p_str2052, [1 x i8]* @p_str2053, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2054, [1 x i8]* @p_str2055)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="912" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:400  %empty_285 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str2056, [1 x i8]* @p_str2056, i32 169, i32 169, i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="913" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:401  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2057, i32 0, i32 0, [1 x i8]* @p_str2058, [1 x i8]* @p_str2059, [1 x i8]* @p_str2060, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2061, [1 x i8]* @p_str2062)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="914" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:403  %empty_286 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str2063, [1 x i8]* @p_str2063, i32 169, i32 169, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="915" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:404  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2064, i32 0, i32 0, [1 x i8]* @p_str2065, [1 x i8]* @p_str2066, [1 x i8]* @p_str2067, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2068, [1 x i8]* @p_str2069)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="916" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:406  %empty_287 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str2070, [1 x i8]* @p_str2070, i32 169, i32 169, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="917" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:407  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2071, i32 0, i32 0, [1 x i8]* @p_str2072, [1 x i8]* @p_str2073, [1 x i8]* @p_str2074, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2075, [1 x i8]* @p_str2076)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="918" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:409  %empty_288 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str2077, [1 x i8]* @p_str2077, i32 169, i32 169, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="919" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:410  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2078, i32 0, i32 0, [1 x i8]* @p_str2079, [1 x i8]* @p_str2080, [1 x i8]* @p_str2081, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2082, [1 x i8]* @p_str2083)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="920" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:412  %empty_289 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str2084, [1 x i8]* @p_str2084, i32 169, i32 169, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="921" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:413  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2085, i32 0, i32 0, [1 x i8]* @p_str2086, [1 x i8]* @p_str2087, [1 x i8]* @p_str2088, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2089, [1 x i8]* @p_str2090)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="922" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:415  %empty_290 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str2091, [1 x i8]* @p_str2091, i32 169, i32 169, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="923" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:416  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2092, i32 0, i32 0, [1 x i8]* @p_str2093, [1 x i8]* @p_str2094, [1 x i8]* @p_str2095, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2096, [1 x i8]* @p_str2097)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="924" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:418  %empty_291 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str2098, [1 x i8]* @p_str2098, i32 169, i32 169, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="925" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:419  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2099, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2101, [1 x i8]* @p_str2102, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2103, [1 x i8]* @p_str2104)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="926" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:421  %empty_292 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str2105, [1 x i8]* @p_str2105, i32 169, i32 169, i16* %layer6_out_V_data_7_V, i16* %layer6_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="927" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:422  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2106, i32 0, i32 0, [1 x i8]* @p_str2107, [1 x i8]* @p_str2108, [1 x i8]* @p_str2109, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2110, [1 x i8]* @p_str2111)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="928" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:424  %empty_293 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str2112, [1 x i8]* @p_str2112, i32 169, i32 169, i16* %layer6_out_V_data_8_V, i16* %layer6_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="929" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:425  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2113, i32 0, i32 0, [1 x i8]* @p_str2114, [1 x i8]* @p_str2115, [1 x i8]* @p_str2116, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2117, [1 x i8]* @p_str2118)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="930" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:427  %empty_294 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str2119, [1 x i8]* @p_str2119, i32 169, i32 169, i16* %layer6_out_V_data_9_V, i16* %layer6_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="931" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:428  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2120, i32 0, i32 0, [1 x i8]* @p_str2121, [1 x i8]* @p_str2122, [1 x i8]* @p_str2123, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2124, [1 x i8]* @p_str2125)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="932" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:430  %empty_295 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str2126, [1 x i8]* @p_str2126, i32 169, i32 169, i16* %layer6_out_V_data_10_V, i16* %layer6_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="933" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:431  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2127, i32 0, i32 0, [1 x i8]* @p_str2128, [1 x i8]* @p_str2129, [1 x i8]* @p_str2130, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2131, [1 x i8]* @p_str2132)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="934" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:433  %empty_296 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str2133, [1 x i8]* @p_str2133, i32 169, i32 169, i16* %layer6_out_V_data_11_V, i16* %layer6_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="935" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:434  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2134, i32 0, i32 0, [1 x i8]* @p_str2135, [1 x i8]* @p_str2136, [1 x i8]* @p_str2137, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2138, [1 x i8]* @p_str2139)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="936" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:436  %empty_297 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str2140, [1 x i8]* @p_str2140, i32 169, i32 169, i16* %layer6_out_V_data_12_V, i16* %layer6_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="937" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:437  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2141, i32 0, i32 0, [1 x i8]* @p_str2142, [1 x i8]* @p_str2143, [1 x i8]* @p_str2144, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2145, [1 x i8]* @p_str2146)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="938" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:439  %empty_298 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str2147, [1 x i8]* @p_str2147, i32 169, i32 169, i16* %layer6_out_V_data_13_V, i16* %layer6_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="939" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:440  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2148, i32 0, i32 0, [1 x i8]* @p_str2149, [1 x i8]* @p_str2150, [1 x i8]* @p_str2151, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2152, [1 x i8]* @p_str2153)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="940" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:442  %empty_299 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str2154, [1 x i8]* @p_str2154, i32 169, i32 169, i16* %layer6_out_V_data_14_V, i16* %layer6_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="941" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:443  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2155, i32 0, i32 0, [1 x i8]* @p_str2156, [1 x i8]* @p_str2157, [1 x i8]* @p_str2158, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2159, [1 x i8]* @p_str2160)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="942" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:445  %empty_300 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str2161, [1 x i8]* @p_str2161, i32 169, i32 169, i16* %layer6_out_V_data_15_V, i16* %layer6_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="943" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:446  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2162, i32 0, i32 0, [1 x i8]* @p_str2163, [1 x i8]* @p_str2164, [1 x i8]* @p_str2165, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2166, [1 x i8]* @p_str2167)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="944" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:448  %empty_301 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str2168, [1 x i8]* @p_str2168, i32 169, i32 169, i16* %layer6_out_V_data_16_V, i16* %layer6_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="945" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:449  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2169, i32 0, i32 0, [1 x i8]* @p_str2170, [1 x i8]* @p_str2171, [1 x i8]* @p_str2172, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2173, [1 x i8]* @p_str2174)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="946" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:451  %empty_302 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str2175, [1 x i8]* @p_str2175, i32 169, i32 169, i16* %layer6_out_V_data_17_V, i16* %layer6_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="947" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:452  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2176, i32 0, i32 0, [1 x i8]* @p_str2177, [1 x i8]* @p_str2178, [1 x i8]* @p_str2179, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2180, [1 x i8]* @p_str2181)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="948" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:454  %empty_303 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str2182, [1 x i8]* @p_str2182, i32 169, i32 169, i16* %layer6_out_V_data_18_V, i16* %layer6_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="949" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:455  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2183, i32 0, i32 0, [1 x i8]* @p_str2184, [1 x i8]* @p_str2185, [1 x i8]* @p_str2186, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2187, [1 x i8]* @p_str2188)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="950" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:457  %empty_304 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str2189, [1 x i8]* @p_str2189, i32 169, i32 169, i16* %layer6_out_V_data_19_V, i16* %layer6_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="951" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:458  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2190, i32 0, i32 0, [1 x i8]* @p_str2191, [1 x i8]* @p_str2192, [1 x i8]* @p_str2193, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2194, [1 x i8]* @p_str2195)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="952" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:460  %empty_305 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str2196, [1 x i8]* @p_str2196, i32 169, i32 169, i16* %layer6_out_V_data_20_V, i16* %layer6_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="953" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:461  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2197, i32 0, i32 0, [1 x i8]* @p_str2198, [1 x i8]* @p_str2199, [1 x i8]* @p_str2200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2201, [1 x i8]* @p_str2202)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="954" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:463  %empty_306 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str2203, [1 x i8]* @p_str2203, i32 169, i32 169, i16* %layer6_out_V_data_21_V, i16* %layer6_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="955" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:464  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2204, i32 0, i32 0, [1 x i8]* @p_str2205, [1 x i8]* @p_str2206, [1 x i8]* @p_str2207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2208, [1 x i8]* @p_str2209)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="956" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:466  %empty_307 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str2210, [1 x i8]* @p_str2210, i32 169, i32 169, i16* %layer6_out_V_data_22_V, i16* %layer6_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="957" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:467  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2211, i32 0, i32 0, [1 x i8]* @p_str2212, [1 x i8]* @p_str2213, [1 x i8]* @p_str2214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2215, [1 x i8]* @p_str2216)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="958" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:469  %empty_308 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str2217, [1 x i8]* @p_str2217, i32 169, i32 169, i16* %layer6_out_V_data_23_V, i16* %layer6_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="959" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:470  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2218, i32 0, i32 0, [1 x i8]* @p_str2219, [1 x i8]* @p_str2220, [1 x i8]* @p_str2221, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2222, [1 x i8]* @p_str2223)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="960" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:472  %empty_309 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str2224, [1 x i8]* @p_str2224, i32 169, i32 169, i16* %layer6_out_V_data_24_V, i16* %layer6_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="961" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:473  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2225, i32 0, i32 0, [1 x i8]* @p_str2226, [1 x i8]* @p_str2227, [1 x i8]* @p_str2228, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2229, [1 x i8]* @p_str2230)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="962" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:475  %empty_310 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str2231, [1 x i8]* @p_str2231, i32 169, i32 169, i16* %layer6_out_V_data_25_V, i16* %layer6_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="963" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:476  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2232, i32 0, i32 0, [1 x i8]* @p_str2233, [1 x i8]* @p_str2234, [1 x i8]* @p_str2235, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2236, [1 x i8]* @p_str2237)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="964" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:478  %empty_311 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str2238, [1 x i8]* @p_str2238, i32 169, i32 169, i16* %layer6_out_V_data_26_V, i16* %layer6_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="965" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:479  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2239, i32 0, i32 0, [1 x i8]* @p_str2240, [1 x i8]* @p_str2241, [1 x i8]* @p_str2242, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2243, [1 x i8]* @p_str2244)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="966" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:481  %empty_312 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str2245, [1 x i8]* @p_str2245, i32 169, i32 169, i16* %layer6_out_V_data_27_V, i16* %layer6_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="967" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:482  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2246, i32 0, i32 0, [1 x i8]* @p_str2247, [1 x i8]* @p_str2248, [1 x i8]* @p_str2249, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2250, [1 x i8]* @p_str2251)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="968" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:484  %empty_313 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str2252, [1 x i8]* @p_str2252, i32 169, i32 169, i16* %layer6_out_V_data_28_V, i16* %layer6_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="969" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:485  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2253, i32 0, i32 0, [1 x i8]* @p_str2254, [1 x i8]* @p_str2255, [1 x i8]* @p_str2256, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2257, [1 x i8]* @p_str2258)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="970" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:487  %empty_314 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str2259, [1 x i8]* @p_str2259, i32 169, i32 169, i16* %layer6_out_V_data_29_V, i16* %layer6_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="971" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:488  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2260, i32 0, i32 0, [1 x i8]* @p_str2261, [1 x i8]* @p_str2262, [1 x i8]* @p_str2263, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2264, [1 x i8]* @p_str2265)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="972" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:490  %empty_315 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str2266, [1 x i8]* @p_str2266, i32 169, i32 169, i16* %layer6_out_V_data_30_V, i16* %layer6_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="973" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:491  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2267, i32 0, i32 0, [1 x i8]* @p_str2268, [1 x i8]* @p_str2269, [1 x i8]* @p_str2270, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2271, [1 x i8]* @p_str2272)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="974" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:493  %empty_316 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str2273, [1 x i8]* @p_str2273, i32 169, i32 169, i16* %layer6_out_V_data_31_V, i16* %layer6_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="975" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:494  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2274, i32 0, i32 0, [1 x i8]* @p_str2275, [1 x i8]* @p_str2276, [1 x i8]* @p_str2277, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2278, [1 x i8]* @p_str2279)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="976" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:496  %empty_317 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_32_NF_OC_V_str, i32 1, [1 x i8]* @p_str2280, [1 x i8]* @p_str2280, i32 169, i32 169, i16* %layer6_out_V_data_32_V, i16* %layer6_out_V_data_32_V)

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="977" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:497  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2281, i32 0, i32 0, [1 x i8]* @p_str2282, [1 x i8]* @p_str2283, [1 x i8]* @p_str2284, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2285, [1 x i8]* @p_str2286)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="978" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:499  %empty_318 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_33_NF_OC_V_str, i32 1, [1 x i8]* @p_str2287, [1 x i8]* @p_str2287, i32 169, i32 169, i16* %layer6_out_V_data_33_V, i16* %layer6_out_V_data_33_V)

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="979" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:500  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2288, i32 0, i32 0, [1 x i8]* @p_str2289, [1 x i8]* @p_str2290, [1 x i8]* @p_str2291, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2292, [1 x i8]* @p_str2293)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="980" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:502  %empty_319 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_34_NF_OC_V_str, i32 1, [1 x i8]* @p_str2294, [1 x i8]* @p_str2294, i32 169, i32 169, i16* %layer6_out_V_data_34_V, i16* %layer6_out_V_data_34_V)

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="981" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:503  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2295, i32 0, i32 0, [1 x i8]* @p_str2296, [1 x i8]* @p_str2297, [1 x i8]* @p_str2298, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2299, [1 x i8]* @p_str2300)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="982" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:505  %empty_320 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_35_NF_OC_V_str, i32 1, [1 x i8]* @p_str2301, [1 x i8]* @p_str2301, i32 169, i32 169, i16* %layer6_out_V_data_35_V, i16* %layer6_out_V_data_35_V)

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="983" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:506  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2302, i32 0, i32 0, [1 x i8]* @p_str2303, [1 x i8]* @p_str2304, [1 x i8]* @p_str2305, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2306, [1 x i8]* @p_str2307)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="984" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:508  %empty_321 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_36_NF_OC_V_str, i32 1, [1 x i8]* @p_str2308, [1 x i8]* @p_str2308, i32 169, i32 169, i16* %layer6_out_V_data_36_V, i16* %layer6_out_V_data_36_V)

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="985" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:509  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2309, i32 0, i32 0, [1 x i8]* @p_str2310, [1 x i8]* @p_str2311, [1 x i8]* @p_str2312, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2313, [1 x i8]* @p_str2314)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="986" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:511  %empty_322 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_37_NF_OC_V_str, i32 1, [1 x i8]* @p_str2315, [1 x i8]* @p_str2315, i32 169, i32 169, i16* %layer6_out_V_data_37_V, i16* %layer6_out_V_data_37_V)

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="987" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:512  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2316, i32 0, i32 0, [1 x i8]* @p_str2317, [1 x i8]* @p_str2318, [1 x i8]* @p_str2319, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2320, [1 x i8]* @p_str2321)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="988" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:514  %empty_323 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_38_NF_OC_V_str, i32 1, [1 x i8]* @p_str2322, [1 x i8]* @p_str2322, i32 169, i32 169, i16* %layer6_out_V_data_38_V, i16* %layer6_out_V_data_38_V)

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="989" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:515  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2323, i32 0, i32 0, [1 x i8]* @p_str2324, [1 x i8]* @p_str2325, [1 x i8]* @p_str2326, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2327, [1 x i8]* @p_str2328)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="990" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:517  %empty_324 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_39_NF_OC_V_str, i32 1, [1 x i8]* @p_str2329, [1 x i8]* @p_str2329, i32 169, i32 169, i16* %layer6_out_V_data_39_V, i16* %layer6_out_V_data_39_V)

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="991" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:518  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2330, i32 0, i32 0, [1 x i8]* @p_str2331, [1 x i8]* @p_str2332, [1 x i8]* @p_str2333, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2334, [1 x i8]* @p_str2335)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="992" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:520  %empty_325 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_40_NF_OC_V_str, i32 1, [1 x i8]* @p_str2336, [1 x i8]* @p_str2336, i32 169, i32 169, i16* %layer6_out_V_data_40_V, i16* %layer6_out_V_data_40_V)

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="993" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:521  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2337, i32 0, i32 0, [1 x i8]* @p_str2338, [1 x i8]* @p_str2339, [1 x i8]* @p_str2340, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2341, [1 x i8]* @p_str2342)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="994" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:523  %empty_326 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_41_NF_OC_V_str, i32 1, [1 x i8]* @p_str2343, [1 x i8]* @p_str2343, i32 169, i32 169, i16* %layer6_out_V_data_41_V, i16* %layer6_out_V_data_41_V)

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="995" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:524  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2344, i32 0, i32 0, [1 x i8]* @p_str2345, [1 x i8]* @p_str2346, [1 x i8]* @p_str2347, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2348, [1 x i8]* @p_str2349)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="996" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:526  %empty_327 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_42_NF_OC_V_str, i32 1, [1 x i8]* @p_str2350, [1 x i8]* @p_str2350, i32 169, i32 169, i16* %layer6_out_V_data_42_V, i16* %layer6_out_V_data_42_V)

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="997" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:527  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2351, i32 0, i32 0, [1 x i8]* @p_str2352, [1 x i8]* @p_str2353, [1 x i8]* @p_str2354, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2355, [1 x i8]* @p_str2356)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="998" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:529  %empty_328 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_43_NF_OC_V_str, i32 1, [1 x i8]* @p_str2357, [1 x i8]* @p_str2357, i32 169, i32 169, i16* %layer6_out_V_data_43_V, i16* %layer6_out_V_data_43_V)

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="999" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:530  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2358, i32 0, i32 0, [1 x i8]* @p_str2359, [1 x i8]* @p_str2360, [1 x i8]* @p_str2361, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2362, [1 x i8]* @p_str2363)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1000" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:532  %empty_329 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_44_NF_OC_V_str, i32 1, [1 x i8]* @p_str2364, [1 x i8]* @p_str2364, i32 169, i32 169, i16* %layer6_out_V_data_44_V, i16* %layer6_out_V_data_44_V)

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="1001" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:533  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2365, i32 0, i32 0, [1 x i8]* @p_str2366, [1 x i8]* @p_str2367, [1 x i8]* @p_str2368, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2369, [1 x i8]* @p_str2370)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1002" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:535  %empty_330 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_45_NF_OC_V_str, i32 1, [1 x i8]* @p_str2371, [1 x i8]* @p_str2371, i32 169, i32 169, i16* %layer6_out_V_data_45_V, i16* %layer6_out_V_data_45_V)

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="1003" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:536  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2372, i32 0, i32 0, [1 x i8]* @p_str2373, [1 x i8]* @p_str2374, [1 x i8]* @p_str2375, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2376, [1 x i8]* @p_str2377)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1004" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:538  %empty_331 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_46_NF_OC_V_str, i32 1, [1 x i8]* @p_str2378, [1 x i8]* @p_str2378, i32 169, i32 169, i16* %layer6_out_V_data_46_V, i16* %layer6_out_V_data_46_V)

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="1005" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:539  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2379, i32 0, i32 0, [1 x i8]* @p_str2380, [1 x i8]* @p_str2381, [1 x i8]* @p_str2382, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2383, [1 x i8]* @p_str2384)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1006" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:541  %empty_332 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_47_NF_OC_V_str, i32 1, [1 x i8]* @p_str2385, [1 x i8]* @p_str2385, i32 169, i32 169, i16* %layer6_out_V_data_47_V, i16* %layer6_out_V_data_47_V)

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="1007" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:542  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2386, i32 0, i32 0, [1 x i8]* @p_str2387, [1 x i8]* @p_str2388, [1 x i8]* @p_str2389, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2390, [1 x i8]* @p_str2391)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1008" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:544  %empty_333 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_48_NF_OC_V_str, i32 1, [1 x i8]* @p_str2392, [1 x i8]* @p_str2392, i32 169, i32 169, i16* %layer6_out_V_data_48_V, i16* %layer6_out_V_data_48_V)

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="1009" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:545  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2393, i32 0, i32 0, [1 x i8]* @p_str2394, [1 x i8]* @p_str2395, [1 x i8]* @p_str2396, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2397, [1 x i8]* @p_str2398)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1010" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:547  %empty_334 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_49_NF_OC_V_str, i32 1, [1 x i8]* @p_str2399, [1 x i8]* @p_str2399, i32 169, i32 169, i16* %layer6_out_V_data_49_V, i16* %layer6_out_V_data_49_V)

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="1011" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:548  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2400, i32 0, i32 0, [1 x i8]* @p_str2401, [1 x i8]* @p_str2402, [1 x i8]* @p_str2403, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2404, [1 x i8]* @p_str2405)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1012" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:550  %empty_335 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_50_NF_OC_V_str, i32 1, [1 x i8]* @p_str2406, [1 x i8]* @p_str2406, i32 169, i32 169, i16* %layer6_out_V_data_50_V, i16* %layer6_out_V_data_50_V)

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="1013" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:551  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2407, i32 0, i32 0, [1 x i8]* @p_str2408, [1 x i8]* @p_str2409, [1 x i8]* @p_str2410, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2411, [1 x i8]* @p_str2412)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1014" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:553  %empty_336 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_51_NF_OC_V_str, i32 1, [1 x i8]* @p_str2413, [1 x i8]* @p_str2413, i32 169, i32 169, i16* %layer6_out_V_data_51_V, i16* %layer6_out_V_data_51_V)

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="1015" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:554  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2414, i32 0, i32 0, [1 x i8]* @p_str2415, [1 x i8]* @p_str2416, [1 x i8]* @p_str2417, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2418, [1 x i8]* @p_str2419)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1016" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:556  %empty_337 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_52_NF_OC_V_str, i32 1, [1 x i8]* @p_str2420, [1 x i8]* @p_str2420, i32 169, i32 169, i16* %layer6_out_V_data_52_V, i16* %layer6_out_V_data_52_V)

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="1017" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:557  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2421, i32 0, i32 0, [1 x i8]* @p_str2422, [1 x i8]* @p_str2423, [1 x i8]* @p_str2424, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2425, [1 x i8]* @p_str2426)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1018" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:559  %empty_338 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_53_NF_OC_V_str, i32 1, [1 x i8]* @p_str2427, [1 x i8]* @p_str2427, i32 169, i32 169, i16* %layer6_out_V_data_53_V, i16* %layer6_out_V_data_53_V)

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="1019" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:560  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2428, i32 0, i32 0, [1 x i8]* @p_str2429, [1 x i8]* @p_str2430, [1 x i8]* @p_str2431, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2432, [1 x i8]* @p_str2433)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1020" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:562  %empty_339 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_54_NF_OC_V_str, i32 1, [1 x i8]* @p_str2434, [1 x i8]* @p_str2434, i32 169, i32 169, i16* %layer6_out_V_data_54_V, i16* %layer6_out_V_data_54_V)

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="1021" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:563  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2435, i32 0, i32 0, [1 x i8]* @p_str2436, [1 x i8]* @p_str2437, [1 x i8]* @p_str2438, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2439, [1 x i8]* @p_str2440)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1022" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:565  %empty_340 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_55_NF_OC_V_str, i32 1, [1 x i8]* @p_str2441, [1 x i8]* @p_str2441, i32 169, i32 169, i16* %layer6_out_V_data_55_V, i16* %layer6_out_V_data_55_V)

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="1023" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:566  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2442, i32 0, i32 0, [1 x i8]* @p_str2443, [1 x i8]* @p_str2444, [1 x i8]* @p_str2445, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2446, [1 x i8]* @p_str2447)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1024" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:568  %empty_341 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_56_NF_OC_V_str, i32 1, [1 x i8]* @p_str2448, [1 x i8]* @p_str2448, i32 169, i32 169, i16* %layer6_out_V_data_56_V, i16* %layer6_out_V_data_56_V)

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="1025" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:569  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2449, i32 0, i32 0, [1 x i8]* @p_str2450, [1 x i8]* @p_str2451, [1 x i8]* @p_str2452, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2453, [1 x i8]* @p_str2454)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1026" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:571  %empty_342 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_57_NF_OC_V_str, i32 1, [1 x i8]* @p_str2455, [1 x i8]* @p_str2455, i32 169, i32 169, i16* %layer6_out_V_data_57_V, i16* %layer6_out_V_data_57_V)

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="1027" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:572  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2456, i32 0, i32 0, [1 x i8]* @p_str2457, [1 x i8]* @p_str2458, [1 x i8]* @p_str2459, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2460, [1 x i8]* @p_str2461)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1028" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:574  %empty_343 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_58_NF_OC_V_str, i32 1, [1 x i8]* @p_str2462, [1 x i8]* @p_str2462, i32 169, i32 169, i16* %layer6_out_V_data_58_V, i16* %layer6_out_V_data_58_V)

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="1029" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:575  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2463, i32 0, i32 0, [1 x i8]* @p_str2464, [1 x i8]* @p_str2465, [1 x i8]* @p_str2466, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2467, [1 x i8]* @p_str2468)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1030" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:577  %empty_344 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_59_NF_OC_V_str, i32 1, [1 x i8]* @p_str2469, [1 x i8]* @p_str2469, i32 169, i32 169, i16* %layer6_out_V_data_59_V, i16* %layer6_out_V_data_59_V)

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="1031" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:578  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2470, i32 0, i32 0, [1 x i8]* @p_str2471, [1 x i8]* @p_str2472, [1 x i8]* @p_str2473, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2474, [1 x i8]* @p_str2475)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1032" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:580  %empty_345 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_60_NF_OC_V_str, i32 1, [1 x i8]* @p_str2476, [1 x i8]* @p_str2476, i32 169, i32 169, i16* %layer6_out_V_data_60_V, i16* %layer6_out_V_data_60_V)

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="1033" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:581  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2477, i32 0, i32 0, [1 x i8]* @p_str2478, [1 x i8]* @p_str2479, [1 x i8]* @p_str2480, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2481, [1 x i8]* @p_str2482)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1034" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:583  %empty_346 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_61_NF_OC_V_str, i32 1, [1 x i8]* @p_str2483, [1 x i8]* @p_str2483, i32 169, i32 169, i16* %layer6_out_V_data_61_V, i16* %layer6_out_V_data_61_V)

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="1035" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:584  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2484, i32 0, i32 0, [1 x i8]* @p_str2485, [1 x i8]* @p_str2486, [1 x i8]* @p_str2487, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2488, [1 x i8]* @p_str2489)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1036" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:586  %empty_347 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_62_NF_OC_V_str, i32 1, [1 x i8]* @p_str2490, [1 x i8]* @p_str2490, i32 169, i32 169, i16* %layer6_out_V_data_62_V, i16* %layer6_out_V_data_62_V)

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="1037" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:587  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2491, i32 0, i32 0, [1 x i8]* @p_str2492, [1 x i8]* @p_str2493, [1 x i8]* @p_str2494, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2495, [1 x i8]* @p_str2496)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1038" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:589  %empty_348 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_63_NF_OC_V_str, i32 1, [1 x i8]* @p_str2497, [1 x i8]* @p_str2497, i32 169, i32 169, i16* %layer6_out_V_data_63_V, i16* %layer6_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="1039" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:590  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2498, i32 0, i32 0, [1 x i8]* @p_str2499, [1 x i8]* @p_str2500, [1 x i8]* @p_str2501, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2502, [1 x i8]* @p_str2503)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1040" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:592  %empty_349 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str2504, [1 x i8]* @p_str2504, i32 169, i32 169, i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="1041" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:593  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2505, i32 0, i32 0, [1 x i8]* @p_str2506, [1 x i8]* @p_str2507, [1 x i8]* @p_str2508, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2509, [1 x i8]* @p_str2510)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1042" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:595  %empty_350 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str2511, [1 x i8]* @p_str2511, i32 169, i32 169, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="1043" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:596  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2512, i32 0, i32 0, [1 x i8]* @p_str2513, [1 x i8]* @p_str2514, [1 x i8]* @p_str2515, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2516, [1 x i8]* @p_str2517)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1044" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:598  %empty_351 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str2518, [1 x i8]* @p_str2518, i32 169, i32 169, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="1045" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:599  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2519, i32 0, i32 0, [1 x i8]* @p_str2520, [1 x i8]* @p_str2521, [1 x i8]* @p_str2522, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2523, [1 x i8]* @p_str2524)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1046" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:601  %empty_352 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, i32 169, i32 169, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="1047" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:602  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2526, i32 0, i32 0, [1 x i8]* @p_str2527, [1 x i8]* @p_str2528, [1 x i8]* @p_str2529, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2530, [1 x i8]* @p_str2531)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1048" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:604  %empty_353 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str2532, [1 x i8]* @p_str2532, i32 169, i32 169, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="1049" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:605  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2533, i32 0, i32 0, [1 x i8]* @p_str2534, [1 x i8]* @p_str2535, [1 x i8]* @p_str2536, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2537, [1 x i8]* @p_str2538)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1050" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:607  %empty_354 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str2539, [1 x i8]* @p_str2539, i32 169, i32 169, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="1051" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:608  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2540, i32 0, i32 0, [1 x i8]* @p_str2541, [1 x i8]* @p_str2542, [1 x i8]* @p_str2543, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2544, [1 x i8]* @p_str2545)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1052" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:610  %empty_355 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str2546, [1 x i8]* @p_str2546, i32 169, i32 169, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="1053" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:611  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2547, i32 0, i32 0, [1 x i8]* @p_str2548, [1 x i8]* @p_str2549, [1 x i8]* @p_str2550, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2551, [1 x i8]* @p_str2552)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1054" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:613  %empty_356 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str2553, [1 x i8]* @p_str2553, i32 169, i32 169, i16* %layer7_out_V_data_7_V, i16* %layer7_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="1055" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:614  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2554, i32 0, i32 0, [1 x i8]* @p_str2555, [1 x i8]* @p_str2556, [1 x i8]* @p_str2557, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2558, [1 x i8]* @p_str2559)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1056" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:616  %empty_357 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str2560, [1 x i8]* @p_str2560, i32 169, i32 169, i16* %layer7_out_V_data_8_V, i16* %layer7_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="1057" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:617  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2561, i32 0, i32 0, [1 x i8]* @p_str2562, [1 x i8]* @p_str2563, [1 x i8]* @p_str2564, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2565, [1 x i8]* @p_str2566)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1058" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:619  %empty_358 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str2567, [1 x i8]* @p_str2567, i32 169, i32 169, i16* %layer7_out_V_data_9_V, i16* %layer7_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="1059" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:620  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2568, i32 0, i32 0, [1 x i8]* @p_str2569, [1 x i8]* @p_str2570, [1 x i8]* @p_str2571, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2572, [1 x i8]* @p_str2573)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1060" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:622  %empty_359 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str2574, [1 x i8]* @p_str2574, i32 169, i32 169, i16* %layer7_out_V_data_10_V, i16* %layer7_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="1061" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:623  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2575, i32 0, i32 0, [1 x i8]* @p_str2576, [1 x i8]* @p_str2577, [1 x i8]* @p_str2578, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2579, [1 x i8]* @p_str2580)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1062" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:625  %empty_360 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str2581, [1 x i8]* @p_str2581, i32 169, i32 169, i16* %layer7_out_V_data_11_V, i16* %layer7_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="1063" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:626  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2582, i32 0, i32 0, [1 x i8]* @p_str2583, [1 x i8]* @p_str2584, [1 x i8]* @p_str2585, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2586, [1 x i8]* @p_str2587)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1064" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:628  %empty_361 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str2588, [1 x i8]* @p_str2588, i32 169, i32 169, i16* %layer7_out_V_data_12_V, i16* %layer7_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="1065" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:629  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2589, i32 0, i32 0, [1 x i8]* @p_str2590, [1 x i8]* @p_str2591, [1 x i8]* @p_str2592, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2593, [1 x i8]* @p_str2594)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1066" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:631  %empty_362 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str2595, [1 x i8]* @p_str2595, i32 169, i32 169, i16* %layer7_out_V_data_13_V, i16* %layer7_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="1067" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:632  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2596, i32 0, i32 0, [1 x i8]* @p_str2597, [1 x i8]* @p_str2598, [1 x i8]* @p_str2599, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2600, [1 x i8]* @p_str2601)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1068" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:634  %empty_363 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str2602, [1 x i8]* @p_str2602, i32 169, i32 169, i16* %layer7_out_V_data_14_V, i16* %layer7_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="1069" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:635  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2603, i32 0, i32 0, [1 x i8]* @p_str2604, [1 x i8]* @p_str2605, [1 x i8]* @p_str2606, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2607, [1 x i8]* @p_str2608)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1070" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:637  %empty_364 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str2609, [1 x i8]* @p_str2609, i32 169, i32 169, i16* %layer7_out_V_data_15_V, i16* %layer7_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="1071" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:638  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2610, i32 0, i32 0, [1 x i8]* @p_str2611, [1 x i8]* @p_str2612, [1 x i8]* @p_str2613, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2614, [1 x i8]* @p_str2615)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1072" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:640  %empty_365 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str2616, [1 x i8]* @p_str2616, i32 169, i32 169, i16* %layer7_out_V_data_16_V, i16* %layer7_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="1073" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:641  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2617, i32 0, i32 0, [1 x i8]* @p_str2618, [1 x i8]* @p_str2619, [1 x i8]* @p_str2620, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2621, [1 x i8]* @p_str2622)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1074" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:643  %empty_366 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str2623, [1 x i8]* @p_str2623, i32 169, i32 169, i16* %layer7_out_V_data_17_V, i16* %layer7_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="1075" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:644  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2624, i32 0, i32 0, [1 x i8]* @p_str2625, [1 x i8]* @p_str2626, [1 x i8]* @p_str2627, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2628, [1 x i8]* @p_str2629)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1076" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:646  %empty_367 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str2630, [1 x i8]* @p_str2630, i32 169, i32 169, i16* %layer7_out_V_data_18_V, i16* %layer7_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="1077" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:647  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2631, i32 0, i32 0, [1 x i8]* @p_str2632, [1 x i8]* @p_str2633, [1 x i8]* @p_str2634, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2635, [1 x i8]* @p_str2636)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1078" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:649  %empty_368 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str2637, [1 x i8]* @p_str2637, i32 169, i32 169, i16* %layer7_out_V_data_19_V, i16* %layer7_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="1079" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:650  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2638, i32 0, i32 0, [1 x i8]* @p_str2639, [1 x i8]* @p_str2640, [1 x i8]* @p_str2641, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2642, [1 x i8]* @p_str2643)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1080" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:652  %empty_369 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str2644, [1 x i8]* @p_str2644, i32 169, i32 169, i16* %layer7_out_V_data_20_V, i16* %layer7_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="1081" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:653  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2645, i32 0, i32 0, [1 x i8]* @p_str2646, [1 x i8]* @p_str2647, [1 x i8]* @p_str2648, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2649, [1 x i8]* @p_str2650)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1082" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:655  %empty_370 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str2651, [1 x i8]* @p_str2651, i32 169, i32 169, i16* %layer7_out_V_data_21_V, i16* %layer7_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="1083" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:656  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2652, i32 0, i32 0, [1 x i8]* @p_str2653, [1 x i8]* @p_str2654, [1 x i8]* @p_str2655, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2656, [1 x i8]* @p_str2657)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1084" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:658  %empty_371 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str2658, [1 x i8]* @p_str2658, i32 169, i32 169, i16* %layer7_out_V_data_22_V, i16* %layer7_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="1085" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:659  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2659, i32 0, i32 0, [1 x i8]* @p_str2660, [1 x i8]* @p_str2661, [1 x i8]* @p_str2662, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2663, [1 x i8]* @p_str2664)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1086" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:661  %empty_372 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str2665, [1 x i8]* @p_str2665, i32 169, i32 169, i16* %layer7_out_V_data_23_V, i16* %layer7_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="1087" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:662  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2666, i32 0, i32 0, [1 x i8]* @p_str2667, [1 x i8]* @p_str2668, [1 x i8]* @p_str2669, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2670, [1 x i8]* @p_str2671)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1088" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:664  %empty_373 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str2672, [1 x i8]* @p_str2672, i32 169, i32 169, i16* %layer7_out_V_data_24_V, i16* %layer7_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="1089" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:665  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2673, i32 0, i32 0, [1 x i8]* @p_str2674, [1 x i8]* @p_str2675, [1 x i8]* @p_str2676, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2677, [1 x i8]* @p_str2678)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1090" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:667  %empty_374 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str2679, [1 x i8]* @p_str2679, i32 169, i32 169, i16* %layer7_out_V_data_25_V, i16* %layer7_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="1091" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:668  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2680, i32 0, i32 0, [1 x i8]* @p_str2681, [1 x i8]* @p_str2682, [1 x i8]* @p_str2683, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2684, [1 x i8]* @p_str2685)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1092" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:670  %empty_375 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str2686, [1 x i8]* @p_str2686, i32 169, i32 169, i16* %layer7_out_V_data_26_V, i16* %layer7_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="1093" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:671  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2687, i32 0, i32 0, [1 x i8]* @p_str2688, [1 x i8]* @p_str2689, [1 x i8]* @p_str2690, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2691, [1 x i8]* @p_str2692)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1094" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:673  %empty_376 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str2693, [1 x i8]* @p_str2693, i32 169, i32 169, i16* %layer7_out_V_data_27_V, i16* %layer7_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="1095" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:674  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2694, i32 0, i32 0, [1 x i8]* @p_str2695, [1 x i8]* @p_str2696, [1 x i8]* @p_str2697, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2698, [1 x i8]* @p_str2699)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1096" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:676  %empty_377 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str2700, [1 x i8]* @p_str2700, i32 169, i32 169, i16* %layer7_out_V_data_28_V, i16* %layer7_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="1097" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:677  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2701, i32 0, i32 0, [1 x i8]* @p_str2702, [1 x i8]* @p_str2703, [1 x i8]* @p_str2704, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2705, [1 x i8]* @p_str2706)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1098" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:679  %empty_378 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str2707, [1 x i8]* @p_str2707, i32 169, i32 169, i16* %layer7_out_V_data_29_V, i16* %layer7_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="1099" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:680  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2708, i32 0, i32 0, [1 x i8]* @p_str2709, [1 x i8]* @p_str2710, [1 x i8]* @p_str2711, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2712, [1 x i8]* @p_str2713)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1100" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:682  %empty_379 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str2714, [1 x i8]* @p_str2714, i32 169, i32 169, i16* %layer7_out_V_data_30_V, i16* %layer7_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="1101" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:683  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2715, i32 0, i32 0, [1 x i8]* @p_str2716, [1 x i8]* @p_str2717, [1 x i8]* @p_str2718, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2719, [1 x i8]* @p_str2720)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1102" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:685  %empty_380 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str2721, [1 x i8]* @p_str2721, i32 169, i32 169, i16* %layer7_out_V_data_31_V, i16* %layer7_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="1103" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:686  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2722, i32 0, i32 0, [1 x i8]* @p_str2723, [1 x i8]* @p_str2724, [1 x i8]* @p_str2725, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2726, [1 x i8]* @p_str2727)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1104" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:688  %empty_381 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_32_NF_OC_V_str, i32 1, [1 x i8]* @p_str2728, [1 x i8]* @p_str2728, i32 169, i32 169, i16* %layer7_out_V_data_32_V, i16* %layer7_out_V_data_32_V)

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="1105" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:689  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2729, i32 0, i32 0, [1 x i8]* @p_str2730, [1 x i8]* @p_str2731, [1 x i8]* @p_str2732, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2733, [1 x i8]* @p_str2734)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1106" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:691  %empty_382 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_33_NF_OC_V_str, i32 1, [1 x i8]* @p_str2735, [1 x i8]* @p_str2735, i32 169, i32 169, i16* %layer7_out_V_data_33_V, i16* %layer7_out_V_data_33_V)

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="1107" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:692  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2736, i32 0, i32 0, [1 x i8]* @p_str2737, [1 x i8]* @p_str2738, [1 x i8]* @p_str2739, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2740, [1 x i8]* @p_str2741)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1108" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:694  %empty_383 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_34_NF_OC_V_str, i32 1, [1 x i8]* @p_str2742, [1 x i8]* @p_str2742, i32 169, i32 169, i16* %layer7_out_V_data_34_V, i16* %layer7_out_V_data_34_V)

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="1109" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:695  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2743, i32 0, i32 0, [1 x i8]* @p_str2744, [1 x i8]* @p_str2745, [1 x i8]* @p_str2746, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2747, [1 x i8]* @p_str2748)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1110" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:697  %empty_384 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_35_NF_OC_V_str, i32 1, [1 x i8]* @p_str2749, [1 x i8]* @p_str2749, i32 169, i32 169, i16* %layer7_out_V_data_35_V, i16* %layer7_out_V_data_35_V)

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="1111" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:698  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2750, i32 0, i32 0, [1 x i8]* @p_str2751, [1 x i8]* @p_str2752, [1 x i8]* @p_str2753, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2754, [1 x i8]* @p_str2755)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1112" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:700  %empty_385 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_36_NF_OC_V_str, i32 1, [1 x i8]* @p_str2756, [1 x i8]* @p_str2756, i32 169, i32 169, i16* %layer7_out_V_data_36_V, i16* %layer7_out_V_data_36_V)

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="1113" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:701  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2757, i32 0, i32 0, [1 x i8]* @p_str2758, [1 x i8]* @p_str2759, [1 x i8]* @p_str2760, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2761, [1 x i8]* @p_str2762)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1114" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:703  %empty_386 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_37_NF_OC_V_str, i32 1, [1 x i8]* @p_str2763, [1 x i8]* @p_str2763, i32 169, i32 169, i16* %layer7_out_V_data_37_V, i16* %layer7_out_V_data_37_V)

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="1115" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:704  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2764, i32 0, i32 0, [1 x i8]* @p_str2765, [1 x i8]* @p_str2766, [1 x i8]* @p_str2767, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2768, [1 x i8]* @p_str2769)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1116" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:706  %empty_387 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_38_NF_OC_V_str, i32 1, [1 x i8]* @p_str2770, [1 x i8]* @p_str2770, i32 169, i32 169, i16* %layer7_out_V_data_38_V, i16* %layer7_out_V_data_38_V)

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="1117" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:707  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2771, i32 0, i32 0, [1 x i8]* @p_str2772, [1 x i8]* @p_str2773, [1 x i8]* @p_str2774, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2775, [1 x i8]* @p_str2776)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1118" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:709  %empty_388 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_39_NF_OC_V_str, i32 1, [1 x i8]* @p_str2777, [1 x i8]* @p_str2777, i32 169, i32 169, i16* %layer7_out_V_data_39_V, i16* %layer7_out_V_data_39_V)

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="1119" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:710  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2778, i32 0, i32 0, [1 x i8]* @p_str2779, [1 x i8]* @p_str2780, [1 x i8]* @p_str2781, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2782, [1 x i8]* @p_str2783)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1120" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:712  %empty_389 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_40_NF_OC_V_str, i32 1, [1 x i8]* @p_str2784, [1 x i8]* @p_str2784, i32 169, i32 169, i16* %layer7_out_V_data_40_V, i16* %layer7_out_V_data_40_V)

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="1121" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:713  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2785, i32 0, i32 0, [1 x i8]* @p_str2786, [1 x i8]* @p_str2787, [1 x i8]* @p_str2788, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2789, [1 x i8]* @p_str2790)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1122" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:715  %empty_390 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_41_NF_OC_V_str, i32 1, [1 x i8]* @p_str2791, [1 x i8]* @p_str2791, i32 169, i32 169, i16* %layer7_out_V_data_41_V, i16* %layer7_out_V_data_41_V)

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="1123" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:716  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2792, i32 0, i32 0, [1 x i8]* @p_str2793, [1 x i8]* @p_str2794, [1 x i8]* @p_str2795, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2796, [1 x i8]* @p_str2797)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1124" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:718  %empty_391 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_42_NF_OC_V_str, i32 1, [1 x i8]* @p_str2798, [1 x i8]* @p_str2798, i32 169, i32 169, i16* %layer7_out_V_data_42_V, i16* %layer7_out_V_data_42_V)

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="1125" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:719  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2799, i32 0, i32 0, [1 x i8]* @p_str2800, [1 x i8]* @p_str2801, [1 x i8]* @p_str2802, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2803, [1 x i8]* @p_str2804)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1126" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:721  %empty_392 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_43_NF_OC_V_str, i32 1, [1 x i8]* @p_str2805, [1 x i8]* @p_str2805, i32 169, i32 169, i16* %layer7_out_V_data_43_V, i16* %layer7_out_V_data_43_V)

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="1127" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:722  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2806, i32 0, i32 0, [1 x i8]* @p_str2807, [1 x i8]* @p_str2808, [1 x i8]* @p_str2809, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2810, [1 x i8]* @p_str2811)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1128" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:724  %empty_393 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_44_NF_OC_V_str, i32 1, [1 x i8]* @p_str2812, [1 x i8]* @p_str2812, i32 169, i32 169, i16* %layer7_out_V_data_44_V, i16* %layer7_out_V_data_44_V)

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="1129" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:725  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2813, i32 0, i32 0, [1 x i8]* @p_str2814, [1 x i8]* @p_str2815, [1 x i8]* @p_str2816, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2817, [1 x i8]* @p_str2818)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1130" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:727  %empty_394 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_45_NF_OC_V_str, i32 1, [1 x i8]* @p_str2819, [1 x i8]* @p_str2819, i32 169, i32 169, i16* %layer7_out_V_data_45_V, i16* %layer7_out_V_data_45_V)

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="1131" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:728  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2820, i32 0, i32 0, [1 x i8]* @p_str2821, [1 x i8]* @p_str2822, [1 x i8]* @p_str2823, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2824, [1 x i8]* @p_str2825)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1132" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:730  %empty_395 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_46_NF_OC_V_str, i32 1, [1 x i8]* @p_str2826, [1 x i8]* @p_str2826, i32 169, i32 169, i16* %layer7_out_V_data_46_V, i16* %layer7_out_V_data_46_V)

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="1133" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:731  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2827, i32 0, i32 0, [1 x i8]* @p_str2828, [1 x i8]* @p_str2829, [1 x i8]* @p_str2830, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2831, [1 x i8]* @p_str2832)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1134" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:733  %empty_396 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_47_NF_OC_V_str, i32 1, [1 x i8]* @p_str2833, [1 x i8]* @p_str2833, i32 169, i32 169, i16* %layer7_out_V_data_47_V, i16* %layer7_out_V_data_47_V)

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="1135" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:734  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2834, i32 0, i32 0, [1 x i8]* @p_str2835, [1 x i8]* @p_str2836, [1 x i8]* @p_str2837, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2838, [1 x i8]* @p_str2839)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1136" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:736  %empty_397 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_48_NF_OC_V_str, i32 1, [1 x i8]* @p_str2840, [1 x i8]* @p_str2840, i32 169, i32 169, i16* %layer7_out_V_data_48_V, i16* %layer7_out_V_data_48_V)

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="1137" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:737  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2841, i32 0, i32 0, [1 x i8]* @p_str2842, [1 x i8]* @p_str2843, [1 x i8]* @p_str2844, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2845, [1 x i8]* @p_str2846)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1138" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:739  %empty_398 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_49_NF_OC_V_str, i32 1, [1 x i8]* @p_str2847, [1 x i8]* @p_str2847, i32 169, i32 169, i16* %layer7_out_V_data_49_V, i16* %layer7_out_V_data_49_V)

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="1139" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:740  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2848, i32 0, i32 0, [1 x i8]* @p_str2849, [1 x i8]* @p_str2850, [1 x i8]* @p_str2851, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2852, [1 x i8]* @p_str2853)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1140" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:742  %empty_399 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_50_NF_OC_V_str, i32 1, [1 x i8]* @p_str2854, [1 x i8]* @p_str2854, i32 169, i32 169, i16* %layer7_out_V_data_50_V, i16* %layer7_out_V_data_50_V)

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="1141" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:743  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2855, i32 0, i32 0, [1 x i8]* @p_str2856, [1 x i8]* @p_str2857, [1 x i8]* @p_str2858, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2859, [1 x i8]* @p_str2860)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1142" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:745  %empty_400 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_51_NF_OC_V_str, i32 1, [1 x i8]* @p_str2861, [1 x i8]* @p_str2861, i32 169, i32 169, i16* %layer7_out_V_data_51_V, i16* %layer7_out_V_data_51_V)

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="1143" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:746  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2862, i32 0, i32 0, [1 x i8]* @p_str2863, [1 x i8]* @p_str2864, [1 x i8]* @p_str2865, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2866, [1 x i8]* @p_str2867)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1144" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:748  %empty_401 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_52_NF_OC_V_str, i32 1, [1 x i8]* @p_str2868, [1 x i8]* @p_str2868, i32 169, i32 169, i16* %layer7_out_V_data_52_V, i16* %layer7_out_V_data_52_V)

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="1145" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:749  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2869, i32 0, i32 0, [1 x i8]* @p_str2870, [1 x i8]* @p_str2871, [1 x i8]* @p_str2872, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2873, [1 x i8]* @p_str2874)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1146" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:751  %empty_402 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_53_NF_OC_V_str, i32 1, [1 x i8]* @p_str2875, [1 x i8]* @p_str2875, i32 169, i32 169, i16* %layer7_out_V_data_53_V, i16* %layer7_out_V_data_53_V)

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="1147" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:752  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2876, i32 0, i32 0, [1 x i8]* @p_str2877, [1 x i8]* @p_str2878, [1 x i8]* @p_str2879, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2880, [1 x i8]* @p_str2881)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1148" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:754  %empty_403 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_54_NF_OC_V_str, i32 1, [1 x i8]* @p_str2882, [1 x i8]* @p_str2882, i32 169, i32 169, i16* %layer7_out_V_data_54_V, i16* %layer7_out_V_data_54_V)

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="1149" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:755  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2883, i32 0, i32 0, [1 x i8]* @p_str2884, [1 x i8]* @p_str2885, [1 x i8]* @p_str2886, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2887, [1 x i8]* @p_str2888)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1150" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:757  %empty_404 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_55_NF_OC_V_str, i32 1, [1 x i8]* @p_str2889, [1 x i8]* @p_str2889, i32 169, i32 169, i16* %layer7_out_V_data_55_V, i16* %layer7_out_V_data_55_V)

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="1151" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:758  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2890, i32 0, i32 0, [1 x i8]* @p_str2891, [1 x i8]* @p_str2892, [1 x i8]* @p_str2893, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2894, [1 x i8]* @p_str2895)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1152" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:760  %empty_405 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_56_NF_OC_V_str, i32 1, [1 x i8]* @p_str2896, [1 x i8]* @p_str2896, i32 169, i32 169, i16* %layer7_out_V_data_56_V, i16* %layer7_out_V_data_56_V)

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="1153" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:761  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2897, i32 0, i32 0, [1 x i8]* @p_str2898, [1 x i8]* @p_str2899, [1 x i8]* @p_str2900, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2901, [1 x i8]* @p_str2902)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1154" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:763  %empty_406 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_57_NF_OC_V_str, i32 1, [1 x i8]* @p_str2903, [1 x i8]* @p_str2903, i32 169, i32 169, i16* %layer7_out_V_data_57_V, i16* %layer7_out_V_data_57_V)

]]></Node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="1155" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:764  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2904, i32 0, i32 0, [1 x i8]* @p_str2905, [1 x i8]* @p_str2906, [1 x i8]* @p_str2907, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2908, [1 x i8]* @p_str2909)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1156" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:766  %empty_407 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_58_NF_OC_V_str, i32 1, [1 x i8]* @p_str2910, [1 x i8]* @p_str2910, i32 169, i32 169, i16* %layer7_out_V_data_58_V, i16* %layer7_out_V_data_58_V)

]]></Node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="1157" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:767  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2911, i32 0, i32 0, [1 x i8]* @p_str2912, [1 x i8]* @p_str2913, [1 x i8]* @p_str2914, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2915, [1 x i8]* @p_str2916)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1158" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:769  %empty_408 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_59_NF_OC_V_str, i32 1, [1 x i8]* @p_str2917, [1 x i8]* @p_str2917, i32 169, i32 169, i16* %layer7_out_V_data_59_V, i16* %layer7_out_V_data_59_V)

]]></Node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>

<operation id="1159" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:770  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2918, i32 0, i32 0, [1 x i8]* @p_str2919, [1 x i8]* @p_str2920, [1 x i8]* @p_str2921, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2922, [1 x i8]* @p_str2923)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1160" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:772  %empty_409 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_60_NF_OC_V_str, i32 1, [1 x i8]* @p_str2924, [1 x i8]* @p_str2924, i32 169, i32 169, i16* %layer7_out_V_data_60_V, i16* %layer7_out_V_data_60_V)

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="1161" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:773  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2925, i32 0, i32 0, [1 x i8]* @p_str2926, [1 x i8]* @p_str2927, [1 x i8]* @p_str2928, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2929, [1 x i8]* @p_str2930)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1162" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:775  %empty_410 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_61_NF_OC_V_str, i32 1, [1 x i8]* @p_str2931, [1 x i8]* @p_str2931, i32 169, i32 169, i16* %layer7_out_V_data_61_V, i16* %layer7_out_V_data_61_V)

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="1163" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:776  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2932, i32 0, i32 0, [1 x i8]* @p_str2933, [1 x i8]* @p_str2934, [1 x i8]* @p_str2935, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2936, [1 x i8]* @p_str2937)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1164" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:778  %empty_411 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_62_NF_OC_V_str, i32 1, [1 x i8]* @p_str2938, [1 x i8]* @p_str2938, i32 169, i32 169, i16* %layer7_out_V_data_62_V, i16* %layer7_out_V_data_62_V)

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="1165" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:779  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2939, i32 0, i32 0, [1 x i8]* @p_str2940, [1 x i8]* @p_str2941, [1 x i8]* @p_str2942, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2943, [1 x i8]* @p_str2944)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1166" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:781  %empty_412 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_63_NF_OC_V_str, i32 1, [1 x i8]* @p_str2945, [1 x i8]* @p_str2945, i32 169, i32 169, i16* %layer7_out_V_data_63_V, i16* %layer7_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="1167" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:782  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2946, i32 0, i32 0, [1 x i8]* @p_str2947, [1 x i8]* @p_str2948, [1 x i8]* @p_str2949, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2950, [1 x i8]* @p_str2951)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1168" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:784  %empty_413 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str2952, [1 x i8]* @p_str2952, i32 9, i32 9, i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="1169" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:785  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2953, i32 0, i32 0, [1 x i8]* @p_str2954, [1 x i8]* @p_str2955, [1 x i8]* @p_str2956, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2957, [1 x i8]* @p_str2958)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1170" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:787  %empty_414 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str2959, [1 x i8]* @p_str2959, i32 9, i32 9, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="1171" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:788  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2960, i32 0, i32 0, [1 x i8]* @p_str2961, [1 x i8]* @p_str2962, [1 x i8]* @p_str2963, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2964, [1 x i8]* @p_str2965)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1172" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:790  %empty_415 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str2966, [1 x i8]* @p_str2966, i32 9, i32 9, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="1173" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:791  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2967, i32 0, i32 0, [1 x i8]* @p_str2968, [1 x i8]* @p_str2969, [1 x i8]* @p_str2970, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2971, [1 x i8]* @p_str2972)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1174" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:793  %empty_416 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str2973, [1 x i8]* @p_str2973, i32 9, i32 9, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="1175" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:794  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2974, i32 0, i32 0, [1 x i8]* @p_str2975, [1 x i8]* @p_str2976, [1 x i8]* @p_str2977, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2978, [1 x i8]* @p_str2979)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1176" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:796  %empty_417 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str2980, [1 x i8]* @p_str2980, i32 9, i32 9, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>

<operation id="1177" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:797  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2981, i32 0, i32 0, [1 x i8]* @p_str2982, [1 x i8]* @p_str2983, [1 x i8]* @p_str2984, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2985, [1 x i8]* @p_str2986)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1178" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:799  %empty_418 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str2987, [1 x i8]* @p_str2987, i32 9, i32 9, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="1179" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:800  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2988, i32 0, i32 0, [1 x i8]* @p_str2989, [1 x i8]* @p_str2990, [1 x i8]* @p_str2991, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2992, [1 x i8]* @p_str2993)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1180" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:802  %empty_419 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str2994, [1 x i8]* @p_str2994, i32 9, i32 9, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>

<operation id="1181" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:803  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2995, i32 0, i32 0, [1 x i8]* @p_str2996, [1 x i8]* @p_str2997, [1 x i8]* @p_str2998, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2999, [1 x i8]* @p_str3000)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1182" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:805  %empty_420 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str3001, [1 x i8]* @p_str3001, i32 9, i32 9, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>

<operation id="1183" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:806  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3002, i32 0, i32 0, [1 x i8]* @p_str3003, [1 x i8]* @p_str3004, [1 x i8]* @p_str3005, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3006, [1 x i8]* @p_str3007)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1184" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:808  %empty_421 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str3008, [1 x i8]* @p_str3008, i32 9, i32 9, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_421"/></StgValue>
</operation>

<operation id="1185" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:809  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3009, i32 0, i32 0, [1 x i8]* @p_str3010, [1 x i8]* @p_str3011, [1 x i8]* @p_str3012, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3013, [1 x i8]* @p_str3014)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1186" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:811  %empty_422 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str3015, [1 x i8]* @p_str3015, i32 9, i32 9, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>

<operation id="1187" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:812  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3016, i32 0, i32 0, [1 x i8]* @p_str3017, [1 x i8]* @p_str3018, [1 x i8]* @p_str3019, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3020, [1 x i8]* @p_str3021)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1188" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:814  %empty_423 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str3022, [1 x i8]* @p_str3022, i32 9, i32 9, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>

<operation id="1189" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:815  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3023, i32 0, i32 0, [1 x i8]* @p_str3024, [1 x i8]* @p_str3025, [1 x i8]* @p_str3026, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3027, [1 x i8]* @p_str3028)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1190" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:817  %empty_424 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str3029, [1 x i8]* @p_str3029, i32 9, i32 9, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_424"/></StgValue>
</operation>

<operation id="1191" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:818  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3030, i32 0, i32 0, [1 x i8]* @p_str3031, [1 x i8]* @p_str3032, [1 x i8]* @p_str3033, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3034, [1 x i8]* @p_str3035)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1192" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:820  %empty_425 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str3036, [1 x i8]* @p_str3036, i32 9, i32 9, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_425"/></StgValue>
</operation>

<operation id="1193" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:821  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3037, i32 0, i32 0, [1 x i8]* @p_str3038, [1 x i8]* @p_str3039, [1 x i8]* @p_str3040, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3041, [1 x i8]* @p_str3042)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1194" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:823  %empty_426 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str3043, [1 x i8]* @p_str3043, i32 9, i32 9, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_426"/></StgValue>
</operation>

<operation id="1195" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:824  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3044, i32 0, i32 0, [1 x i8]* @p_str3045, [1 x i8]* @p_str3046, [1 x i8]* @p_str3047, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3048, [1 x i8]* @p_str3049)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1196" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:826  %empty_427 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str3050, [1 x i8]* @p_str3050, i32 9, i32 9, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_427"/></StgValue>
</operation>

<operation id="1197" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:827  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3051, i32 0, i32 0, [1 x i8]* @p_str3052, [1 x i8]* @p_str3053, [1 x i8]* @p_str3054, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3055, [1 x i8]* @p_str3056)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1198" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:829  %empty_428 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str3057, [1 x i8]* @p_str3057, i32 9, i32 9, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_428"/></StgValue>
</operation>

<operation id="1199" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:830  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3058, i32 0, i32 0, [1 x i8]* @p_str3059, [1 x i8]* @p_str3060, [1 x i8]* @p_str3061, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3062, [1 x i8]* @p_str3063)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1200" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:832  %empty_429 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str3064, [1 x i8]* @p_str3064, i32 9, i32 9, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_429"/></StgValue>
</operation>

<operation id="1201" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:833  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3065, i32 0, i32 0, [1 x i8]* @p_str3066, [1 x i8]* @p_str3067, [1 x i8]* @p_str3068, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3069, [1 x i8]* @p_str3070)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1202" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:835  %empty_430 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str3071, [1 x i8]* @p_str3071, i32 9, i32 9, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_430"/></StgValue>
</operation>

<operation id="1203" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:836  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3072, i32 0, i32 0, [1 x i8]* @p_str3073, [1 x i8]* @p_str3074, [1 x i8]* @p_str3075, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3076, [1 x i8]* @p_str3077)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1204" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:838  %empty_431 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str3078, [1 x i8]* @p_str3078, i32 9, i32 9, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_431"/></StgValue>
</operation>

<operation id="1205" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:839  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3079, i32 0, i32 0, [1 x i8]* @p_str3080, [1 x i8]* @p_str3081, [1 x i8]* @p_str3082, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3083, [1 x i8]* @p_str3084)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1206" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:841  %empty_432 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str3085, [1 x i8]* @p_str3085, i32 9, i32 9, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_432"/></StgValue>
</operation>

<operation id="1207" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:842  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3086, i32 0, i32 0, [1 x i8]* @p_str3087, [1 x i8]* @p_str3088, [1 x i8]* @p_str3089, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3090, [1 x i8]* @p_str3091)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1208" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:844  %empty_433 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str3092, [1 x i8]* @p_str3092, i32 9, i32 9, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_433"/></StgValue>
</operation>

<operation id="1209" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:845  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3093, i32 0, i32 0, [1 x i8]* @p_str3094, [1 x i8]* @p_str3095, [1 x i8]* @p_str3096, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3097, [1 x i8]* @p_str3098)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1210" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:847  %empty_434 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str3099, [1 x i8]* @p_str3099, i32 9, i32 9, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_434"/></StgValue>
</operation>

<operation id="1211" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:848  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3100, i32 0, i32 0, [1 x i8]* @p_str3101, [1 x i8]* @p_str3102, [1 x i8]* @p_str3103, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3104, [1 x i8]* @p_str3105)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1212" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:850  %empty_435 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str3106, [1 x i8]* @p_str3106, i32 9, i32 9, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_435"/></StgValue>
</operation>

<operation id="1213" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:851  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3107, i32 0, i32 0, [1 x i8]* @p_str3108, [1 x i8]* @p_str3109, [1 x i8]* @p_str3110, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3111, [1 x i8]* @p_str3112)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1214" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:853  %empty_436 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str3113, [1 x i8]* @p_str3113, i32 9, i32 9, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_436"/></StgValue>
</operation>

<operation id="1215" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:854  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3114, i32 0, i32 0, [1 x i8]* @p_str3115, [1 x i8]* @p_str3116, [1 x i8]* @p_str3117, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3118, [1 x i8]* @p_str3119)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1216" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:856  %empty_437 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str3120, [1 x i8]* @p_str3120, i32 9, i32 9, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="1217" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:857  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3121, i32 0, i32 0, [1 x i8]* @p_str3122, [1 x i8]* @p_str3123, [1 x i8]* @p_str3124, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3125, [1 x i8]* @p_str3126)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1218" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:859  %empty_438 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str3127, [1 x i8]* @p_str3127, i32 9, i32 9, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_438"/></StgValue>
</operation>

<operation id="1219" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:860  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3128, i32 0, i32 0, [1 x i8]* @p_str3129, [1 x i8]* @p_str3130, [1 x i8]* @p_str3131, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3132, [1 x i8]* @p_str3133)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1220" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:862  %empty_439 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str3134, [1 x i8]* @p_str3134, i32 9, i32 9, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_439"/></StgValue>
</operation>

<operation id="1221" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:863  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3135, i32 0, i32 0, [1 x i8]* @p_str3136, [1 x i8]* @p_str3137, [1 x i8]* @p_str3138, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3139, [1 x i8]* @p_str3140)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1222" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:865  %empty_440 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str3141, [1 x i8]* @p_str3141, i32 9, i32 9, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_440"/></StgValue>
</operation>

<operation id="1223" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:866  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3142, i32 0, i32 0, [1 x i8]* @p_str3143, [1 x i8]* @p_str3144, [1 x i8]* @p_str3145, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3146, [1 x i8]* @p_str3147)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1224" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:868  %empty_441 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str3148, [1 x i8]* @p_str3148, i32 9, i32 9, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_441"/></StgValue>
</operation>

<operation id="1225" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:869  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3149, i32 0, i32 0, [1 x i8]* @p_str3150, [1 x i8]* @p_str3151, [1 x i8]* @p_str3152, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3153, [1 x i8]* @p_str3154)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1226" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:871  %empty_442 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str3155, [1 x i8]* @p_str3155, i32 9, i32 9, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_442"/></StgValue>
</operation>

<operation id="1227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:872  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3156, i32 0, i32 0, [1 x i8]* @p_str3157, [1 x i8]* @p_str3158, [1 x i8]* @p_str3159, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3160, [1 x i8]* @p_str3161)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1228" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:874  %empty_443 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str3162, [1 x i8]* @p_str3162, i32 9, i32 9, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_443"/></StgValue>
</operation>

<operation id="1229" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:875  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3163, i32 0, i32 0, [1 x i8]* @p_str3164, [1 x i8]* @p_str3165, [1 x i8]* @p_str3166, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3167, [1 x i8]* @p_str3168)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1230" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:877  %empty_444 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str3169, [1 x i8]* @p_str3169, i32 9, i32 9, i16* %layer8_out_V_data_31_V, i16* %layer8_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_444"/></StgValue>
</operation>

<operation id="1231" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:878  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3170, i32 0, i32 0, [1 x i8]* @p_str3171, [1 x i8]* @p_str3172, [1 x i8]* @p_str3173, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3174, [1 x i8]* @p_str3175)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1232" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:880  %empty_445 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_32_NF_OC_V_str, i32 1, [1 x i8]* @p_str3176, [1 x i8]* @p_str3176, i32 9, i32 9, i16* %layer8_out_V_data_32_V, i16* %layer8_out_V_data_32_V)

]]></Node>
<StgValue><ssdm name="empty_445"/></StgValue>
</operation>

<operation id="1233" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:881  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3177, i32 0, i32 0, [1 x i8]* @p_str3178, [1 x i8]* @p_str3179, [1 x i8]* @p_str3180, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3181, [1 x i8]* @p_str3182)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1234" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:883  %empty_446 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_33_NF_OC_V_str, i32 1, [1 x i8]* @p_str3183, [1 x i8]* @p_str3183, i32 9, i32 9, i16* %layer8_out_V_data_33_V, i16* %layer8_out_V_data_33_V)

]]></Node>
<StgValue><ssdm name="empty_446"/></StgValue>
</operation>

<operation id="1235" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:884  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3184, i32 0, i32 0, [1 x i8]* @p_str3185, [1 x i8]* @p_str3186, [1 x i8]* @p_str3187, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3188, [1 x i8]* @p_str3189)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1236" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:886  %empty_447 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_34_NF_OC_V_str, i32 1, [1 x i8]* @p_str3190, [1 x i8]* @p_str3190, i32 9, i32 9, i16* %layer8_out_V_data_34_V, i16* %layer8_out_V_data_34_V)

]]></Node>
<StgValue><ssdm name="empty_447"/></StgValue>
</operation>

<operation id="1237" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:887  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3191, i32 0, i32 0, [1 x i8]* @p_str3192, [1 x i8]* @p_str3193, [1 x i8]* @p_str3194, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3195, [1 x i8]* @p_str3196)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1238" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:889  %empty_448 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_35_NF_OC_V_str, i32 1, [1 x i8]* @p_str3197, [1 x i8]* @p_str3197, i32 9, i32 9, i16* %layer8_out_V_data_35_V, i16* %layer8_out_V_data_35_V)

]]></Node>
<StgValue><ssdm name="empty_448"/></StgValue>
</operation>

<operation id="1239" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:890  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3198, i32 0, i32 0, [1 x i8]* @p_str3199, [1 x i8]* @p_str3200, [1 x i8]* @p_str3201, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3202, [1 x i8]* @p_str3203)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1240" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:892  %empty_449 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_36_NF_OC_V_str, i32 1, [1 x i8]* @p_str3204, [1 x i8]* @p_str3204, i32 9, i32 9, i16* %layer8_out_V_data_36_V, i16* %layer8_out_V_data_36_V)

]]></Node>
<StgValue><ssdm name="empty_449"/></StgValue>
</operation>

<operation id="1241" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:893  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3205, i32 0, i32 0, [1 x i8]* @p_str3206, [1 x i8]* @p_str3207, [1 x i8]* @p_str3208, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3209, [1 x i8]* @p_str3210)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1242" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:895  %empty_450 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_37_NF_OC_V_str, i32 1, [1 x i8]* @p_str3211, [1 x i8]* @p_str3211, i32 9, i32 9, i16* %layer8_out_V_data_37_V, i16* %layer8_out_V_data_37_V)

]]></Node>
<StgValue><ssdm name="empty_450"/></StgValue>
</operation>

<operation id="1243" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:896  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3212, i32 0, i32 0, [1 x i8]* @p_str3213, [1 x i8]* @p_str3214, [1 x i8]* @p_str3215, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3216, [1 x i8]* @p_str3217)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1244" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:898  %empty_451 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_38_NF_OC_V_str, i32 1, [1 x i8]* @p_str3218, [1 x i8]* @p_str3218, i32 9, i32 9, i16* %layer8_out_V_data_38_V, i16* %layer8_out_V_data_38_V)

]]></Node>
<StgValue><ssdm name="empty_451"/></StgValue>
</operation>

<operation id="1245" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:899  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3219, i32 0, i32 0, [1 x i8]* @p_str3220, [1 x i8]* @p_str3221, [1 x i8]* @p_str3222, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3223, [1 x i8]* @p_str3224)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1246" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:901  %empty_452 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_39_NF_OC_V_str, i32 1, [1 x i8]* @p_str3225, [1 x i8]* @p_str3225, i32 9, i32 9, i16* %layer8_out_V_data_39_V, i16* %layer8_out_V_data_39_V)

]]></Node>
<StgValue><ssdm name="empty_452"/></StgValue>
</operation>

<operation id="1247" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:902  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3226, i32 0, i32 0, [1 x i8]* @p_str3227, [1 x i8]* @p_str3228, [1 x i8]* @p_str3229, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3230, [1 x i8]* @p_str3231)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1248" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:904  %empty_453 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_40_NF_OC_V_str, i32 1, [1 x i8]* @p_str3232, [1 x i8]* @p_str3232, i32 9, i32 9, i16* %layer8_out_V_data_40_V, i16* %layer8_out_V_data_40_V)

]]></Node>
<StgValue><ssdm name="empty_453"/></StgValue>
</operation>

<operation id="1249" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:905  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3233, i32 0, i32 0, [1 x i8]* @p_str3234, [1 x i8]* @p_str3235, [1 x i8]* @p_str3236, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3237, [1 x i8]* @p_str3238)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1250" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:907  %empty_454 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_41_NF_OC_V_str, i32 1, [1 x i8]* @p_str3239, [1 x i8]* @p_str3239, i32 9, i32 9, i16* %layer8_out_V_data_41_V, i16* %layer8_out_V_data_41_V)

]]></Node>
<StgValue><ssdm name="empty_454"/></StgValue>
</operation>

<operation id="1251" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:908  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3240, i32 0, i32 0, [1 x i8]* @p_str3241, [1 x i8]* @p_str3242, [1 x i8]* @p_str3243, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3244, [1 x i8]* @p_str3245)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1252" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:910  %empty_455 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_42_NF_OC_V_str, i32 1, [1 x i8]* @p_str3246, [1 x i8]* @p_str3246, i32 9, i32 9, i16* %layer8_out_V_data_42_V, i16* %layer8_out_V_data_42_V)

]]></Node>
<StgValue><ssdm name="empty_455"/></StgValue>
</operation>

<operation id="1253" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:911  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3247, i32 0, i32 0, [1 x i8]* @p_str3248, [1 x i8]* @p_str3249, [1 x i8]* @p_str3250, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3251, [1 x i8]* @p_str3252)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1254" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:913  %empty_456 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_43_NF_OC_V_str, i32 1, [1 x i8]* @p_str3253, [1 x i8]* @p_str3253, i32 9, i32 9, i16* %layer8_out_V_data_43_V, i16* %layer8_out_V_data_43_V)

]]></Node>
<StgValue><ssdm name="empty_456"/></StgValue>
</operation>

<operation id="1255" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:914  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3254, i32 0, i32 0, [1 x i8]* @p_str3255, [1 x i8]* @p_str3256, [1 x i8]* @p_str3257, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3258, [1 x i8]* @p_str3259)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1256" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:916  %empty_457 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_44_NF_OC_V_str, i32 1, [1 x i8]* @p_str3260, [1 x i8]* @p_str3260, i32 9, i32 9, i16* %layer8_out_V_data_44_V, i16* %layer8_out_V_data_44_V)

]]></Node>
<StgValue><ssdm name="empty_457"/></StgValue>
</operation>

<operation id="1257" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:917  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3261, i32 0, i32 0, [1 x i8]* @p_str3262, [1 x i8]* @p_str3263, [1 x i8]* @p_str3264, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3265, [1 x i8]* @p_str3266)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1258" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:919  %empty_458 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_45_NF_OC_V_str, i32 1, [1 x i8]* @p_str3267, [1 x i8]* @p_str3267, i32 9, i32 9, i16* %layer8_out_V_data_45_V, i16* %layer8_out_V_data_45_V)

]]></Node>
<StgValue><ssdm name="empty_458"/></StgValue>
</operation>

<operation id="1259" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:920  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3268, i32 0, i32 0, [1 x i8]* @p_str3269, [1 x i8]* @p_str3270, [1 x i8]* @p_str3271, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3272, [1 x i8]* @p_str3273)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1260" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:922  %empty_459 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_46_NF_OC_V_str, i32 1, [1 x i8]* @p_str3274, [1 x i8]* @p_str3274, i32 9, i32 9, i16* %layer8_out_V_data_46_V, i16* %layer8_out_V_data_46_V)

]]></Node>
<StgValue><ssdm name="empty_459"/></StgValue>
</operation>

<operation id="1261" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:923  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3275, i32 0, i32 0, [1 x i8]* @p_str3276, [1 x i8]* @p_str3277, [1 x i8]* @p_str3278, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3279, [1 x i8]* @p_str3280)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1262" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:925  %empty_460 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_47_NF_OC_V_str, i32 1, [1 x i8]* @p_str3281, [1 x i8]* @p_str3281, i32 9, i32 9, i16* %layer8_out_V_data_47_V, i16* %layer8_out_V_data_47_V)

]]></Node>
<StgValue><ssdm name="empty_460"/></StgValue>
</operation>

<operation id="1263" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:926  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3282, i32 0, i32 0, [1 x i8]* @p_str3283, [1 x i8]* @p_str3284, [1 x i8]* @p_str3285, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3286, [1 x i8]* @p_str3287)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1264" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:928  %empty_461 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_48_NF_OC_V_str, i32 1, [1 x i8]* @p_str3288, [1 x i8]* @p_str3288, i32 9, i32 9, i16* %layer8_out_V_data_48_V, i16* %layer8_out_V_data_48_V)

]]></Node>
<StgValue><ssdm name="empty_461"/></StgValue>
</operation>

<operation id="1265" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:929  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3289, i32 0, i32 0, [1 x i8]* @p_str3290, [1 x i8]* @p_str3291, [1 x i8]* @p_str3292, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3293, [1 x i8]* @p_str3294)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1266" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:931  %empty_462 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_49_NF_OC_V_str, i32 1, [1 x i8]* @p_str3295, [1 x i8]* @p_str3295, i32 9, i32 9, i16* %layer8_out_V_data_49_V, i16* %layer8_out_V_data_49_V)

]]></Node>
<StgValue><ssdm name="empty_462"/></StgValue>
</operation>

<operation id="1267" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:932  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3296, i32 0, i32 0, [1 x i8]* @p_str3297, [1 x i8]* @p_str3298, [1 x i8]* @p_str3299, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3300, [1 x i8]* @p_str3301)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1268" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:934  %empty_463 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_50_NF_OC_V_str, i32 1, [1 x i8]* @p_str3302, [1 x i8]* @p_str3302, i32 9, i32 9, i16* %layer8_out_V_data_50_V, i16* %layer8_out_V_data_50_V)

]]></Node>
<StgValue><ssdm name="empty_463"/></StgValue>
</operation>

<operation id="1269" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:935  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3303, i32 0, i32 0, [1 x i8]* @p_str3304, [1 x i8]* @p_str3305, [1 x i8]* @p_str3306, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3307, [1 x i8]* @p_str3308)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1270" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:937  %empty_464 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_51_NF_OC_V_str, i32 1, [1 x i8]* @p_str3309, [1 x i8]* @p_str3309, i32 9, i32 9, i16* %layer8_out_V_data_51_V, i16* %layer8_out_V_data_51_V)

]]></Node>
<StgValue><ssdm name="empty_464"/></StgValue>
</operation>

<operation id="1271" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:938  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3310, i32 0, i32 0, [1 x i8]* @p_str3311, [1 x i8]* @p_str3312, [1 x i8]* @p_str3313, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3314, [1 x i8]* @p_str3315)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1272" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:940  %empty_465 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_52_NF_OC_V_str, i32 1, [1 x i8]* @p_str3316, [1 x i8]* @p_str3316, i32 9, i32 9, i16* %layer8_out_V_data_52_V, i16* %layer8_out_V_data_52_V)

]]></Node>
<StgValue><ssdm name="empty_465"/></StgValue>
</operation>

<operation id="1273" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:941  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3317, i32 0, i32 0, [1 x i8]* @p_str3318, [1 x i8]* @p_str3319, [1 x i8]* @p_str3320, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3321, [1 x i8]* @p_str3322)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1274" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:943  %empty_466 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_53_NF_OC_V_str, i32 1, [1 x i8]* @p_str3323, [1 x i8]* @p_str3323, i32 9, i32 9, i16* %layer8_out_V_data_53_V, i16* %layer8_out_V_data_53_V)

]]></Node>
<StgValue><ssdm name="empty_466"/></StgValue>
</operation>

<operation id="1275" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:944  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3324, i32 0, i32 0, [1 x i8]* @p_str3325, [1 x i8]* @p_str3326, [1 x i8]* @p_str3327, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3328, [1 x i8]* @p_str3329)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1276" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:946  %empty_467 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_54_NF_OC_V_str, i32 1, [1 x i8]* @p_str3330, [1 x i8]* @p_str3330, i32 9, i32 9, i16* %layer8_out_V_data_54_V, i16* %layer8_out_V_data_54_V)

]]></Node>
<StgValue><ssdm name="empty_467"/></StgValue>
</operation>

<operation id="1277" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:947  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3331, i32 0, i32 0, [1 x i8]* @p_str3332, [1 x i8]* @p_str3333, [1 x i8]* @p_str3334, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3335, [1 x i8]* @p_str3336)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1278" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:949  %empty_468 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_55_NF_OC_V_str, i32 1, [1 x i8]* @p_str3337, [1 x i8]* @p_str3337, i32 9, i32 9, i16* %layer8_out_V_data_55_V, i16* %layer8_out_V_data_55_V)

]]></Node>
<StgValue><ssdm name="empty_468"/></StgValue>
</operation>

<operation id="1279" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:950  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3338, i32 0, i32 0, [1 x i8]* @p_str3339, [1 x i8]* @p_str3340, [1 x i8]* @p_str3341, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3342, [1 x i8]* @p_str3343)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1280" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:952  %empty_469 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_56_NF_OC_V_str, i32 1, [1 x i8]* @p_str3344, [1 x i8]* @p_str3344, i32 9, i32 9, i16* %layer8_out_V_data_56_V, i16* %layer8_out_V_data_56_V)

]]></Node>
<StgValue><ssdm name="empty_469"/></StgValue>
</operation>

<operation id="1281" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:953  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3345, i32 0, i32 0, [1 x i8]* @p_str3346, [1 x i8]* @p_str3347, [1 x i8]* @p_str3348, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3349, [1 x i8]* @p_str3350)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1282" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:955  %empty_470 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_57_NF_OC_V_str, i32 1, [1 x i8]* @p_str3351, [1 x i8]* @p_str3351, i32 9, i32 9, i16* %layer8_out_V_data_57_V, i16* %layer8_out_V_data_57_V)

]]></Node>
<StgValue><ssdm name="empty_470"/></StgValue>
</operation>

<operation id="1283" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:956  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3352, i32 0, i32 0, [1 x i8]* @p_str3353, [1 x i8]* @p_str3354, [1 x i8]* @p_str3355, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3356, [1 x i8]* @p_str3357)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1284" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:958  %empty_471 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_58_NF_OC_V_str, i32 1, [1 x i8]* @p_str3358, [1 x i8]* @p_str3358, i32 9, i32 9, i16* %layer8_out_V_data_58_V, i16* %layer8_out_V_data_58_V)

]]></Node>
<StgValue><ssdm name="empty_471"/></StgValue>
</operation>

<operation id="1285" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:959  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3359, i32 0, i32 0, [1 x i8]* @p_str3360, [1 x i8]* @p_str3361, [1 x i8]* @p_str3362, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3363, [1 x i8]* @p_str3364)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1286" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:961  %empty_472 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_59_NF_OC_V_str, i32 1, [1 x i8]* @p_str3365, [1 x i8]* @p_str3365, i32 9, i32 9, i16* %layer8_out_V_data_59_V, i16* %layer8_out_V_data_59_V)

]]></Node>
<StgValue><ssdm name="empty_472"/></StgValue>
</operation>

<operation id="1287" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:962  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3366, i32 0, i32 0, [1 x i8]* @p_str3367, [1 x i8]* @p_str3368, [1 x i8]* @p_str3369, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3370, [1 x i8]* @p_str3371)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:964  %empty_473 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_60_NF_OC_V_str, i32 1, [1 x i8]* @p_str3372, [1 x i8]* @p_str3372, i32 9, i32 9, i16* %layer8_out_V_data_60_V, i16* %layer8_out_V_data_60_V)

]]></Node>
<StgValue><ssdm name="empty_473"/></StgValue>
</operation>

<operation id="1289" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:965  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3373, i32 0, i32 0, [1 x i8]* @p_str3374, [1 x i8]* @p_str3375, [1 x i8]* @p_str3376, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3377, [1 x i8]* @p_str3378)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1290" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:967  %empty_474 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_61_NF_OC_V_str, i32 1, [1 x i8]* @p_str3379, [1 x i8]* @p_str3379, i32 9, i32 9, i16* %layer8_out_V_data_61_V, i16* %layer8_out_V_data_61_V)

]]></Node>
<StgValue><ssdm name="empty_474"/></StgValue>
</operation>

<operation id="1291" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:968  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3380, i32 0, i32 0, [1 x i8]* @p_str3381, [1 x i8]* @p_str3382, [1 x i8]* @p_str3383, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3384, [1 x i8]* @p_str3385)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1292" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:970  %empty_475 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_62_NF_OC_V_str, i32 1, [1 x i8]* @p_str3386, [1 x i8]* @p_str3386, i32 9, i32 9, i16* %layer8_out_V_data_62_V, i16* %layer8_out_V_data_62_V)

]]></Node>
<StgValue><ssdm name="empty_475"/></StgValue>
</operation>

<operation id="1293" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:971  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3387, i32 0, i32 0, [1 x i8]* @p_str3388, [1 x i8]* @p_str3389, [1 x i8]* @p_str3390, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3391, [1 x i8]* @p_str3392)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1294" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:973  %empty_476 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_63_NF_OC_V_str, i32 1, [1 x i8]* @p_str3393, [1 x i8]* @p_str3393, i32 9, i32 9, i16* %layer8_out_V_data_63_V, i16* %layer8_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="empty_476"/></StgValue>
</operation>

<operation id="1295" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:974  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3394, i32 0, i32 0, [1 x i8]* @p_str3395, [1 x i8]* @p_str3396, [1 x i8]* @p_str3397, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3398, [1 x i8]* @p_str3399)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1296" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:976  %empty_477 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str3400, [1 x i8]* @p_str3400, i32 9, i32 9, i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_477"/></StgValue>
</operation>

<operation id="1297" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:977  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3401, i32 0, i32 0, [1 x i8]* @p_str3402, [1 x i8]* @p_str3403, [1 x i8]* @p_str3404, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3405, [1 x i8]* @p_str3406)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1298" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:979  %empty_478 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str3407, [1 x i8]* @p_str3407, i32 9, i32 9, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_478"/></StgValue>
</operation>

<operation id="1299" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:980  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3408, i32 0, i32 0, [1 x i8]* @p_str3409, [1 x i8]* @p_str3410, [1 x i8]* @p_str3411, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3412, [1 x i8]* @p_str3413)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1300" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:982  %empty_479 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str3414, [1 x i8]* @p_str3414, i32 9, i32 9, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_479"/></StgValue>
</operation>

<operation id="1301" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:983  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3415, i32 0, i32 0, [1 x i8]* @p_str3416, [1 x i8]* @p_str3417, [1 x i8]* @p_str3418, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3419, [1 x i8]* @p_str3420)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1302" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:985  %empty_480 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str3421, [1 x i8]* @p_str3421, i32 9, i32 9, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_480"/></StgValue>
</operation>

<operation id="1303" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:986  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3422, i32 0, i32 0, [1 x i8]* @p_str3423, [1 x i8]* @p_str3424, [1 x i8]* @p_str3425, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3426, [1 x i8]* @p_str3427)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1304" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:988  %empty_481 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str3428, [1 x i8]* @p_str3428, i32 9, i32 9, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_481"/></StgValue>
</operation>

<operation id="1305" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:989  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3429, i32 0, i32 0, [1 x i8]* @p_str3430, [1 x i8]* @p_str3431, [1 x i8]* @p_str3432, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3433, [1 x i8]* @p_str3434)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1306" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:991  %empty_482 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str3435, [1 x i8]* @p_str3435, i32 9, i32 9, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_482"/></StgValue>
</operation>

<operation id="1307" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:992  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3436, i32 0, i32 0, [1 x i8]* @p_str3437, [1 x i8]* @p_str3438, [1 x i8]* @p_str3439, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3440, [1 x i8]* @p_str3441)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1308" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:994  %empty_483 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str3442, [1 x i8]* @p_str3442, i32 9, i32 9, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_483"/></StgValue>
</operation>

<operation id="1309" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:995  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3443, i32 0, i32 0, [1 x i8]* @p_str3444, [1 x i8]* @p_str3445, [1 x i8]* @p_str3446, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3447, [1 x i8]* @p_str3448)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1310" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:997  %empty_484 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str3449, [1 x i8]* @p_str3449, i32 9, i32 9, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_484"/></StgValue>
</operation>

<operation id="1311" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:998  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3450, i32 0, i32 0, [1 x i8]* @p_str3451, [1 x i8]* @p_str3452, [1 x i8]* @p_str3453, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3454, [1 x i8]* @p_str3455)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1312" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1000  %empty_485 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str3456, [1 x i8]* @p_str3456, i32 9, i32 9, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_485"/></StgValue>
</operation>

<operation id="1313" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1001  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3457, i32 0, i32 0, [1 x i8]* @p_str3458, [1 x i8]* @p_str3459, [1 x i8]* @p_str3460, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3461, [1 x i8]* @p_str3462)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1314" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1003  %empty_486 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str3463, [1 x i8]* @p_str3463, i32 9, i32 9, i16* %layer9_out_V_data_9_V, i16* %layer9_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_486"/></StgValue>
</operation>

<operation id="1315" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1004  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3464, i32 0, i32 0, [1 x i8]* @p_str3465, [1 x i8]* @p_str3466, [1 x i8]* @p_str3467, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3468, [1 x i8]* @p_str3469)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1316" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1006  %empty_487 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str3470, [1 x i8]* @p_str3470, i32 9, i32 9, i16* %layer9_out_V_data_10_V, i16* %layer9_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_487"/></StgValue>
</operation>

<operation id="1317" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1007  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3471, i32 0, i32 0, [1 x i8]* @p_str3472, [1 x i8]* @p_str3473, [1 x i8]* @p_str3474, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3475, [1 x i8]* @p_str3476)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1318" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1009  %empty_488 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str3477, [1 x i8]* @p_str3477, i32 9, i32 9, i16* %layer9_out_V_data_11_V, i16* %layer9_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_488"/></StgValue>
</operation>

<operation id="1319" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1010  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3478, i32 0, i32 0, [1 x i8]* @p_str3479, [1 x i8]* @p_str3480, [1 x i8]* @p_str3481, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3482, [1 x i8]* @p_str3483)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1320" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1012  %empty_489 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str3484, [1 x i8]* @p_str3484, i32 9, i32 9, i16* %layer9_out_V_data_12_V, i16* %layer9_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_489"/></StgValue>
</operation>

<operation id="1321" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1013  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3485, i32 0, i32 0, [1 x i8]* @p_str3486, [1 x i8]* @p_str3487, [1 x i8]* @p_str3488, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3489, [1 x i8]* @p_str3490)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1322" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1015  %empty_490 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str3491, [1 x i8]* @p_str3491, i32 9, i32 9, i16* %layer9_out_V_data_13_V, i16* %layer9_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_490"/></StgValue>
</operation>

<operation id="1323" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1016  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3492, i32 0, i32 0, [1 x i8]* @p_str3493, [1 x i8]* @p_str3494, [1 x i8]* @p_str3495, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3496, [1 x i8]* @p_str3497)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1324" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1018  %empty_491 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str3498, [1 x i8]* @p_str3498, i32 9, i32 9, i16* %layer9_out_V_data_14_V, i16* %layer9_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_491"/></StgValue>
</operation>

<operation id="1325" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1019  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3499, i32 0, i32 0, [1 x i8]* @p_str3500, [1 x i8]* @p_str3501, [1 x i8]* @p_str3502, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3503, [1 x i8]* @p_str3504)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1326" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1021  %empty_492 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str3505, [1 x i8]* @p_str3505, i32 9, i32 9, i16* %layer9_out_V_data_15_V, i16* %layer9_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_492"/></StgValue>
</operation>

<operation id="1327" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1022  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3506, i32 0, i32 0, [1 x i8]* @p_str3507, [1 x i8]* @p_str3508, [1 x i8]* @p_str3509, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3510, [1 x i8]* @p_str3511)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1328" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1024  %empty_493 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str3512, [1 x i8]* @p_str3512, i32 9, i32 9, i16* %layer9_out_V_data_16_V, i16* %layer9_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_493"/></StgValue>
</operation>

<operation id="1329" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1025  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3513, i32 0, i32 0, [1 x i8]* @p_str3514, [1 x i8]* @p_str3515, [1 x i8]* @p_str3516, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3517, [1 x i8]* @p_str3518)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1330" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1027  %empty_494 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str3519, [1 x i8]* @p_str3519, i32 9, i32 9, i16* %layer9_out_V_data_17_V, i16* %layer9_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_494"/></StgValue>
</operation>

<operation id="1331" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1028  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3520, i32 0, i32 0, [1 x i8]* @p_str3521, [1 x i8]* @p_str3522, [1 x i8]* @p_str3523, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3524, [1 x i8]* @p_str3525)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1332" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1030  %empty_495 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str3526, [1 x i8]* @p_str3526, i32 9, i32 9, i16* %layer9_out_V_data_18_V, i16* %layer9_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_495"/></StgValue>
</operation>

<operation id="1333" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1031  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3527, i32 0, i32 0, [1 x i8]* @p_str3528, [1 x i8]* @p_str3529, [1 x i8]* @p_str3530, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3531, [1 x i8]* @p_str3532)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1334" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1033  %empty_496 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str3533, [1 x i8]* @p_str3533, i32 9, i32 9, i16* %layer9_out_V_data_19_V, i16* %layer9_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_496"/></StgValue>
</operation>

<operation id="1335" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1034  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3534, i32 0, i32 0, [1 x i8]* @p_str3535, [1 x i8]* @p_str3536, [1 x i8]* @p_str3537, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3538, [1 x i8]* @p_str3539)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1336" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1036  %empty_497 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str3540, [1 x i8]* @p_str3540, i32 9, i32 9, i16* %layer9_out_V_data_20_V, i16* %layer9_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_497"/></StgValue>
</operation>

<operation id="1337" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1037  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3541, i32 0, i32 0, [1 x i8]* @p_str3542, [1 x i8]* @p_str3543, [1 x i8]* @p_str3544, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3545, [1 x i8]* @p_str3546)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1338" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1039  %empty_498 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str3547, [1 x i8]* @p_str3547, i32 9, i32 9, i16* %layer9_out_V_data_21_V, i16* %layer9_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_498"/></StgValue>
</operation>

<operation id="1339" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1040  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3548, i32 0, i32 0, [1 x i8]* @p_str3549, [1 x i8]* @p_str3550, [1 x i8]* @p_str3551, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3552, [1 x i8]* @p_str3553)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1340" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1042  %empty_499 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str3554, [1 x i8]* @p_str3554, i32 9, i32 9, i16* %layer9_out_V_data_22_V, i16* %layer9_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_499"/></StgValue>
</operation>

<operation id="1341" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1043  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3555, i32 0, i32 0, [1 x i8]* @p_str3556, [1 x i8]* @p_str3557, [1 x i8]* @p_str3558, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3559, [1 x i8]* @p_str3560)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1342" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1045  %empty_500 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str3561, [1 x i8]* @p_str3561, i32 9, i32 9, i16* %layer9_out_V_data_23_V, i16* %layer9_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_500"/></StgValue>
</operation>

<operation id="1343" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1046  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3562, i32 0, i32 0, [1 x i8]* @p_str3563, [1 x i8]* @p_str3564, [1 x i8]* @p_str3565, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3566, [1 x i8]* @p_str3567)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1344" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1048  %empty_501 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str3568, [1 x i8]* @p_str3568, i32 9, i32 9, i16* %layer9_out_V_data_24_V, i16* %layer9_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_501"/></StgValue>
</operation>

<operation id="1345" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1049  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3569, i32 0, i32 0, [1 x i8]* @p_str3570, [1 x i8]* @p_str3571, [1 x i8]* @p_str3572, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3573, [1 x i8]* @p_str3574)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1346" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1051  %empty_502 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str3575, [1 x i8]* @p_str3575, i32 9, i32 9, i16* %layer9_out_V_data_25_V, i16* %layer9_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_502"/></StgValue>
</operation>

<operation id="1347" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1052  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3576, i32 0, i32 0, [1 x i8]* @p_str3577, [1 x i8]* @p_str3578, [1 x i8]* @p_str3579, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3580, [1 x i8]* @p_str3581)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1348" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1054  %empty_503 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str3582, [1 x i8]* @p_str3582, i32 9, i32 9, i16* %layer9_out_V_data_26_V, i16* %layer9_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_503"/></StgValue>
</operation>

<operation id="1349" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1055  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3583, i32 0, i32 0, [1 x i8]* @p_str3584, [1 x i8]* @p_str3585, [1 x i8]* @p_str3586, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3587, [1 x i8]* @p_str3588)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1350" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1057  %empty_504 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str3589, [1 x i8]* @p_str3589, i32 9, i32 9, i16* %layer9_out_V_data_27_V, i16* %layer9_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_504"/></StgValue>
</operation>

<operation id="1351" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1058  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3590, i32 0, i32 0, [1 x i8]* @p_str3591, [1 x i8]* @p_str3592, [1 x i8]* @p_str3593, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3594, [1 x i8]* @p_str3595)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1352" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1060  %empty_505 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str3596, [1 x i8]* @p_str3596, i32 9, i32 9, i16* %layer9_out_V_data_28_V, i16* %layer9_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_505"/></StgValue>
</operation>

<operation id="1353" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1061  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3597, i32 0, i32 0, [1 x i8]* @p_str3598, [1 x i8]* @p_str3599, [1 x i8]* @p_str3600, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3601, [1 x i8]* @p_str3602)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1354" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1063  %empty_506 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str3603, [1 x i8]* @p_str3603, i32 9, i32 9, i16* %layer9_out_V_data_29_V, i16* %layer9_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_506"/></StgValue>
</operation>

<operation id="1355" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1064  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3604, i32 0, i32 0, [1 x i8]* @p_str3605, [1 x i8]* @p_str3606, [1 x i8]* @p_str3607, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3608, [1 x i8]* @p_str3609)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1356" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1066  %empty_507 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str3610, [1 x i8]* @p_str3610, i32 9, i32 9, i16* %layer9_out_V_data_30_V, i16* %layer9_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_507"/></StgValue>
</operation>

<operation id="1357" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1067  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3611, i32 0, i32 0, [1 x i8]* @p_str3612, [1 x i8]* @p_str3613, [1 x i8]* @p_str3614, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3615, [1 x i8]* @p_str3616)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1358" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1069  %empty_508 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str3617, [1 x i8]* @p_str3617, i32 9, i32 9, i16* %layer9_out_V_data_31_V, i16* %layer9_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="1359" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1070  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3618, i32 0, i32 0, [1 x i8]* @p_str3619, [1 x i8]* @p_str3620, [1 x i8]* @p_str3621, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3622, [1 x i8]* @p_str3623)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1360" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1072  %empty_509 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_32_NF_OC_V_str, i32 1, [1 x i8]* @p_str3624, [1 x i8]* @p_str3624, i32 9, i32 9, i16* %layer9_out_V_data_32_V, i16* %layer9_out_V_data_32_V)

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>

<operation id="1361" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1073  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3625, i32 0, i32 0, [1 x i8]* @p_str3626, [1 x i8]* @p_str3627, [1 x i8]* @p_str3628, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3629, [1 x i8]* @p_str3630)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1362" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1075  %empty_510 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_33_NF_OC_V_str, i32 1, [1 x i8]* @p_str3631, [1 x i8]* @p_str3631, i32 9, i32 9, i16* %layer9_out_V_data_33_V, i16* %layer9_out_V_data_33_V)

]]></Node>
<StgValue><ssdm name="empty_510"/></StgValue>
</operation>

<operation id="1363" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1076  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3632, i32 0, i32 0, [1 x i8]* @p_str3633, [1 x i8]* @p_str3634, [1 x i8]* @p_str3635, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3636, [1 x i8]* @p_str3637)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1364" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1078  %empty_511 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_34_NF_OC_V_str, i32 1, [1 x i8]* @p_str3638, [1 x i8]* @p_str3638, i32 9, i32 9, i16* %layer9_out_V_data_34_V, i16* %layer9_out_V_data_34_V)

]]></Node>
<StgValue><ssdm name="empty_511"/></StgValue>
</operation>

<operation id="1365" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1079  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3639, i32 0, i32 0, [1 x i8]* @p_str3640, [1 x i8]* @p_str3641, [1 x i8]* @p_str3642, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3643, [1 x i8]* @p_str3644)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1366" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1081  %empty_512 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_35_NF_OC_V_str, i32 1, [1 x i8]* @p_str3645, [1 x i8]* @p_str3645, i32 9, i32 9, i16* %layer9_out_V_data_35_V, i16* %layer9_out_V_data_35_V)

]]></Node>
<StgValue><ssdm name="empty_512"/></StgValue>
</operation>

<operation id="1367" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1082  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3646, i32 0, i32 0, [1 x i8]* @p_str3647, [1 x i8]* @p_str3648, [1 x i8]* @p_str3649, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3650, [1 x i8]* @p_str3651)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1368" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1084  %empty_513 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_36_NF_OC_V_str, i32 1, [1 x i8]* @p_str3652, [1 x i8]* @p_str3652, i32 9, i32 9, i16* %layer9_out_V_data_36_V, i16* %layer9_out_V_data_36_V)

]]></Node>
<StgValue><ssdm name="empty_513"/></StgValue>
</operation>

<operation id="1369" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1085  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3653, i32 0, i32 0, [1 x i8]* @p_str3654, [1 x i8]* @p_str3655, [1 x i8]* @p_str3656, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3657, [1 x i8]* @p_str3658)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1370" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1087  %empty_514 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_37_NF_OC_V_str, i32 1, [1 x i8]* @p_str3659, [1 x i8]* @p_str3659, i32 9, i32 9, i16* %layer9_out_V_data_37_V, i16* %layer9_out_V_data_37_V)

]]></Node>
<StgValue><ssdm name="empty_514"/></StgValue>
</operation>

<operation id="1371" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1088  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3660, i32 0, i32 0, [1 x i8]* @p_str3661, [1 x i8]* @p_str3662, [1 x i8]* @p_str3663, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3664, [1 x i8]* @p_str3665)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1372" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1090  %empty_515 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_38_NF_OC_V_str, i32 1, [1 x i8]* @p_str3666, [1 x i8]* @p_str3666, i32 9, i32 9, i16* %layer9_out_V_data_38_V, i16* %layer9_out_V_data_38_V)

]]></Node>
<StgValue><ssdm name="empty_515"/></StgValue>
</operation>

<operation id="1373" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1091  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3667, i32 0, i32 0, [1 x i8]* @p_str3668, [1 x i8]* @p_str3669, [1 x i8]* @p_str3670, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3671, [1 x i8]* @p_str3672)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1374" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1093  %empty_516 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_39_NF_OC_V_str, i32 1, [1 x i8]* @p_str3673, [1 x i8]* @p_str3673, i32 9, i32 9, i16* %layer9_out_V_data_39_V, i16* %layer9_out_V_data_39_V)

]]></Node>
<StgValue><ssdm name="empty_516"/></StgValue>
</operation>

<operation id="1375" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1094  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3674, i32 0, i32 0, [1 x i8]* @p_str3675, [1 x i8]* @p_str3676, [1 x i8]* @p_str3677, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3678, [1 x i8]* @p_str3679)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1376" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1096  %empty_517 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_40_NF_OC_V_str, i32 1, [1 x i8]* @p_str3680, [1 x i8]* @p_str3680, i32 9, i32 9, i16* %layer9_out_V_data_40_V, i16* %layer9_out_V_data_40_V)

]]></Node>
<StgValue><ssdm name="empty_517"/></StgValue>
</operation>

<operation id="1377" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1097  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3681, i32 0, i32 0, [1 x i8]* @p_str3682, [1 x i8]* @p_str3683, [1 x i8]* @p_str3684, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3685, [1 x i8]* @p_str3686)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1378" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1099  %empty_518 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_41_NF_OC_V_str, i32 1, [1 x i8]* @p_str3687, [1 x i8]* @p_str3687, i32 9, i32 9, i16* %layer9_out_V_data_41_V, i16* %layer9_out_V_data_41_V)

]]></Node>
<StgValue><ssdm name="empty_518"/></StgValue>
</operation>

<operation id="1379" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1100  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3688, i32 0, i32 0, [1 x i8]* @p_str3689, [1 x i8]* @p_str3690, [1 x i8]* @p_str3691, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3692, [1 x i8]* @p_str3693)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1380" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1102  %empty_519 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_42_NF_OC_V_str, i32 1, [1 x i8]* @p_str3694, [1 x i8]* @p_str3694, i32 9, i32 9, i16* %layer9_out_V_data_42_V, i16* %layer9_out_V_data_42_V)

]]></Node>
<StgValue><ssdm name="empty_519"/></StgValue>
</operation>

<operation id="1381" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1103  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3695, i32 0, i32 0, [1 x i8]* @p_str3696, [1 x i8]* @p_str3697, [1 x i8]* @p_str3698, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3699, [1 x i8]* @p_str3700)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1382" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1105  %empty_520 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_43_NF_OC_V_str, i32 1, [1 x i8]* @p_str3701, [1 x i8]* @p_str3701, i32 9, i32 9, i16* %layer9_out_V_data_43_V, i16* %layer9_out_V_data_43_V)

]]></Node>
<StgValue><ssdm name="empty_520"/></StgValue>
</operation>

<operation id="1383" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1106  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3702, i32 0, i32 0, [1 x i8]* @p_str3703, [1 x i8]* @p_str3704, [1 x i8]* @p_str3705, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3706, [1 x i8]* @p_str3707)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1384" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1108  %empty_521 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_44_NF_OC_V_str, i32 1, [1 x i8]* @p_str3708, [1 x i8]* @p_str3708, i32 9, i32 9, i16* %layer9_out_V_data_44_V, i16* %layer9_out_V_data_44_V)

]]></Node>
<StgValue><ssdm name="empty_521"/></StgValue>
</operation>

<operation id="1385" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1109  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3709, i32 0, i32 0, [1 x i8]* @p_str3710, [1 x i8]* @p_str3711, [1 x i8]* @p_str3712, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3713, [1 x i8]* @p_str3714)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1386" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1111  %empty_522 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_45_NF_OC_V_str, i32 1, [1 x i8]* @p_str3715, [1 x i8]* @p_str3715, i32 9, i32 9, i16* %layer9_out_V_data_45_V, i16* %layer9_out_V_data_45_V)

]]></Node>
<StgValue><ssdm name="empty_522"/></StgValue>
</operation>

<operation id="1387" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1112  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3716, i32 0, i32 0, [1 x i8]* @p_str3717, [1 x i8]* @p_str3718, [1 x i8]* @p_str3719, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3720, [1 x i8]* @p_str3721)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1388" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1114  %empty_523 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_46_NF_OC_V_str, i32 1, [1 x i8]* @p_str3722, [1 x i8]* @p_str3722, i32 9, i32 9, i16* %layer9_out_V_data_46_V, i16* %layer9_out_V_data_46_V)

]]></Node>
<StgValue><ssdm name="empty_523"/></StgValue>
</operation>

<operation id="1389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1115  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3723, i32 0, i32 0, [1 x i8]* @p_str3724, [1 x i8]* @p_str3725, [1 x i8]* @p_str3726, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3727, [1 x i8]* @p_str3728)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1390" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1117  %empty_524 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_47_NF_OC_V_str, i32 1, [1 x i8]* @p_str3729, [1 x i8]* @p_str3729, i32 9, i32 9, i16* %layer9_out_V_data_47_V, i16* %layer9_out_V_data_47_V)

]]></Node>
<StgValue><ssdm name="empty_524"/></StgValue>
</operation>

<operation id="1391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1118  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3730, i32 0, i32 0, [1 x i8]* @p_str3731, [1 x i8]* @p_str3732, [1 x i8]* @p_str3733, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3734, [1 x i8]* @p_str3735)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1392" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1120  %empty_525 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_48_NF_OC_V_str, i32 1, [1 x i8]* @p_str3736, [1 x i8]* @p_str3736, i32 9, i32 9, i16* %layer9_out_V_data_48_V, i16* %layer9_out_V_data_48_V)

]]></Node>
<StgValue><ssdm name="empty_525"/></StgValue>
</operation>

<operation id="1393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1121  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3737, i32 0, i32 0, [1 x i8]* @p_str3738, [1 x i8]* @p_str3739, [1 x i8]* @p_str3740, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3741, [1 x i8]* @p_str3742)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1394" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1123  %empty_526 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_49_NF_OC_V_str, i32 1, [1 x i8]* @p_str3743, [1 x i8]* @p_str3743, i32 9, i32 9, i16* %layer9_out_V_data_49_V, i16* %layer9_out_V_data_49_V)

]]></Node>
<StgValue><ssdm name="empty_526"/></StgValue>
</operation>

<operation id="1395" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1124  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3744, i32 0, i32 0, [1 x i8]* @p_str3745, [1 x i8]* @p_str3746, [1 x i8]* @p_str3747, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3748, [1 x i8]* @p_str3749)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1396" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1126  %empty_527 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_50_NF_OC_V_str, i32 1, [1 x i8]* @p_str3750, [1 x i8]* @p_str3750, i32 9, i32 9, i16* %layer9_out_V_data_50_V, i16* %layer9_out_V_data_50_V)

]]></Node>
<StgValue><ssdm name="empty_527"/></StgValue>
</operation>

<operation id="1397" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1127  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3751, i32 0, i32 0, [1 x i8]* @p_str3752, [1 x i8]* @p_str3753, [1 x i8]* @p_str3754, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3755, [1 x i8]* @p_str3756)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1398" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1129  %empty_528 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_51_NF_OC_V_str, i32 1, [1 x i8]* @p_str3757, [1 x i8]* @p_str3757, i32 9, i32 9, i16* %layer9_out_V_data_51_V, i16* %layer9_out_V_data_51_V)

]]></Node>
<StgValue><ssdm name="empty_528"/></StgValue>
</operation>

<operation id="1399" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1130  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3758, i32 0, i32 0, [1 x i8]* @p_str3759, [1 x i8]* @p_str3760, [1 x i8]* @p_str3761, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3762, [1 x i8]* @p_str3763)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1132  %empty_529 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_52_NF_OC_V_str, i32 1, [1 x i8]* @p_str3764, [1 x i8]* @p_str3764, i32 9, i32 9, i16* %layer9_out_V_data_52_V, i16* %layer9_out_V_data_52_V)

]]></Node>
<StgValue><ssdm name="empty_529"/></StgValue>
</operation>

<operation id="1401" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1133  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3765, i32 0, i32 0, [1 x i8]* @p_str3766, [1 x i8]* @p_str3767, [1 x i8]* @p_str3768, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3769, [1 x i8]* @p_str3770)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1402" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1135  %empty_530 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_53_NF_OC_V_str, i32 1, [1 x i8]* @p_str3771, [1 x i8]* @p_str3771, i32 9, i32 9, i16* %layer9_out_V_data_53_V, i16* %layer9_out_V_data_53_V)

]]></Node>
<StgValue><ssdm name="empty_530"/></StgValue>
</operation>

<operation id="1403" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1136  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3772, i32 0, i32 0, [1 x i8]* @p_str3773, [1 x i8]* @p_str3774, [1 x i8]* @p_str3775, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3776, [1 x i8]* @p_str3777)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1404" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1138  %empty_531 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_54_NF_OC_V_str, i32 1, [1 x i8]* @p_str3778, [1 x i8]* @p_str3778, i32 9, i32 9, i16* %layer9_out_V_data_54_V, i16* %layer9_out_V_data_54_V)

]]></Node>
<StgValue><ssdm name="empty_531"/></StgValue>
</operation>

<operation id="1405" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1139  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3779, i32 0, i32 0, [1 x i8]* @p_str3780, [1 x i8]* @p_str3781, [1 x i8]* @p_str3782, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3783, [1 x i8]* @p_str3784)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1141  %empty_532 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_55_NF_OC_V_str, i32 1, [1 x i8]* @p_str3785, [1 x i8]* @p_str3785, i32 9, i32 9, i16* %layer9_out_V_data_55_V, i16* %layer9_out_V_data_55_V)

]]></Node>
<StgValue><ssdm name="empty_532"/></StgValue>
</operation>

<operation id="1407" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1142  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3786, i32 0, i32 0, [1 x i8]* @p_str3787, [1 x i8]* @p_str3788, [1 x i8]* @p_str3789, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3790, [1 x i8]* @p_str3791)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1408" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1144  %empty_533 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_56_NF_OC_V_str, i32 1, [1 x i8]* @p_str3792, [1 x i8]* @p_str3792, i32 9, i32 9, i16* %layer9_out_V_data_56_V, i16* %layer9_out_V_data_56_V)

]]></Node>
<StgValue><ssdm name="empty_533"/></StgValue>
</operation>

<operation id="1409" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1145  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3793, i32 0, i32 0, [1 x i8]* @p_str3794, [1 x i8]* @p_str3795, [1 x i8]* @p_str3796, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3797, [1 x i8]* @p_str3798)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1410" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1147  %empty_534 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_57_NF_OC_V_str, i32 1, [1 x i8]* @p_str3799, [1 x i8]* @p_str3799, i32 9, i32 9, i16* %layer9_out_V_data_57_V, i16* %layer9_out_V_data_57_V)

]]></Node>
<StgValue><ssdm name="empty_534"/></StgValue>
</operation>

<operation id="1411" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1148  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3800, i32 0, i32 0, [1 x i8]* @p_str3801, [1 x i8]* @p_str3802, [1 x i8]* @p_str3803, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3804, [1 x i8]* @p_str3805)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1412" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1150  %empty_535 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_58_NF_OC_V_str, i32 1, [1 x i8]* @p_str3806, [1 x i8]* @p_str3806, i32 9, i32 9, i16* %layer9_out_V_data_58_V, i16* %layer9_out_V_data_58_V)

]]></Node>
<StgValue><ssdm name="empty_535"/></StgValue>
</operation>

<operation id="1413" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1151  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3807, i32 0, i32 0, [1 x i8]* @p_str3808, [1 x i8]* @p_str3809, [1 x i8]* @p_str3810, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3811, [1 x i8]* @p_str3812)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1414" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1153  %empty_536 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_59_NF_OC_V_str, i32 1, [1 x i8]* @p_str3813, [1 x i8]* @p_str3813, i32 9, i32 9, i16* %layer9_out_V_data_59_V, i16* %layer9_out_V_data_59_V)

]]></Node>
<StgValue><ssdm name="empty_536"/></StgValue>
</operation>

<operation id="1415" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1154  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3814, i32 0, i32 0, [1 x i8]* @p_str3815, [1 x i8]* @p_str3816, [1 x i8]* @p_str3817, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3818, [1 x i8]* @p_str3819)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1416" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1156  %empty_537 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_60_NF_OC_V_str, i32 1, [1 x i8]* @p_str3820, [1 x i8]* @p_str3820, i32 9, i32 9, i16* %layer9_out_V_data_60_V, i16* %layer9_out_V_data_60_V)

]]></Node>
<StgValue><ssdm name="empty_537"/></StgValue>
</operation>

<operation id="1417" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1157  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3821, i32 0, i32 0, [1 x i8]* @p_str3822, [1 x i8]* @p_str3823, [1 x i8]* @p_str3824, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3825, [1 x i8]* @p_str3826)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1418" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1159  %empty_538 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_61_NF_OC_V_str, i32 1, [1 x i8]* @p_str3827, [1 x i8]* @p_str3827, i32 9, i32 9, i16* %layer9_out_V_data_61_V, i16* %layer9_out_V_data_61_V)

]]></Node>
<StgValue><ssdm name="empty_538"/></StgValue>
</operation>

<operation id="1419" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1160  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3828, i32 0, i32 0, [1 x i8]* @p_str3829, [1 x i8]* @p_str3830, [1 x i8]* @p_str3831, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3832, [1 x i8]* @p_str3833)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1420" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1162  %empty_539 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_62_NF_OC_V_str, i32 1, [1 x i8]* @p_str3834, [1 x i8]* @p_str3834, i32 9, i32 9, i16* %layer9_out_V_data_62_V, i16* %layer9_out_V_data_62_V)

]]></Node>
<StgValue><ssdm name="empty_539"/></StgValue>
</operation>

<operation id="1421" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1163  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3835, i32 0, i32 0, [1 x i8]* @p_str3836, [1 x i8]* @p_str3837, [1 x i8]* @p_str3838, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3839, [1 x i8]* @p_str3840)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1422" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1165  %empty_540 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_63_NF_OC_V_str, i32 1, [1 x i8]* @p_str3841, [1 x i8]* @p_str3841, i32 9, i32 9, i16* %layer9_out_V_data_63_V, i16* %layer9_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="empty_540"/></StgValue>
</operation>

<operation id="1423" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1166  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3842, i32 0, i32 0, [1 x i8]* @p_str3843, [1 x i8]* @p_str3844, [1 x i8]* @p_str3845, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3846, [1 x i8]* @p_str3847)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1424" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1168  %empty_541 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str3848, [1 x i8]* @p_str3848, i32 1, i32 1, i16* %layer10_out_V_data_0_V, i16* %layer10_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_541"/></StgValue>
</operation>

<operation id="1425" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1169  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3849, i32 0, i32 0, [1 x i8]* @p_str3850, [1 x i8]* @p_str3851, [1 x i8]* @p_str3852, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3853, [1 x i8]* @p_str3854)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1426" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1171  %empty_542 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str3855, [1 x i8]* @p_str3855, i32 1, i32 1, i16* %layer10_out_V_data_1_V, i16* %layer10_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_542"/></StgValue>
</operation>

<operation id="1427" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1172  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3856, i32 0, i32 0, [1 x i8]* @p_str3857, [1 x i8]* @p_str3858, [1 x i8]* @p_str3859, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3860, [1 x i8]* @p_str3861)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1428" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1174  %empty_543 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str3862, [1 x i8]* @p_str3862, i32 1, i32 1, i16* %layer10_out_V_data_2_V, i16* %layer10_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_543"/></StgValue>
</operation>

<operation id="1429" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1175  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3863, i32 0, i32 0, [1 x i8]* @p_str3864, [1 x i8]* @p_str3865, [1 x i8]* @p_str3866, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3867, [1 x i8]* @p_str3868)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1430" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1177  %empty_544 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str3869, [1 x i8]* @p_str3869, i32 1, i32 1, i16* %layer10_out_V_data_3_V, i16* %layer10_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_544"/></StgValue>
</operation>

<operation id="1431" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1178  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3870, i32 0, i32 0, [1 x i8]* @p_str3871, [1 x i8]* @p_str3872, [1 x i8]* @p_str3873, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3874, [1 x i8]* @p_str3875)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1432" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1180  %empty_545 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str3876, [1 x i8]* @p_str3876, i32 1, i32 1, i16* %layer10_out_V_data_4_V, i16* %layer10_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_545"/></StgValue>
</operation>

<operation id="1433" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1181  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3877, i32 0, i32 0, [1 x i8]* @p_str3878, [1 x i8]* @p_str3879, [1 x i8]* @p_str3880, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3881, [1 x i8]* @p_str3882)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1434" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1183  %empty_546 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str3883, [1 x i8]* @p_str3883, i32 1, i32 1, i16* %layer10_out_V_data_5_V, i16* %layer10_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_546"/></StgValue>
</operation>

<operation id="1435" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1184  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3884, i32 0, i32 0, [1 x i8]* @p_str3885, [1 x i8]* @p_str3886, [1 x i8]* @p_str3887, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3888, [1 x i8]* @p_str3889)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1436" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1186  %empty_547 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str3890, [1 x i8]* @p_str3890, i32 1, i32 1, i16* %layer10_out_V_data_6_V, i16* %layer10_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_547"/></StgValue>
</operation>

<operation id="1437" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1187  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3891, i32 0, i32 0, [1 x i8]* @p_str3892, [1 x i8]* @p_str3893, [1 x i8]* @p_str3894, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3895, [1 x i8]* @p_str3896)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1438" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1189  %empty_548 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str3897, [1 x i8]* @p_str3897, i32 1, i32 1, i16* %layer10_out_V_data_7_V, i16* %layer10_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_548"/></StgValue>
</operation>

<operation id="1439" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1190  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3898, i32 0, i32 0, [1 x i8]* @p_str3899, [1 x i8]* @p_str3900, [1 x i8]* @p_str3901, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3902, [1 x i8]* @p_str3903)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1440" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1192  %empty_549 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str3904, [1 x i8]* @p_str3904, i32 1, i32 1, i16* %layer10_out_V_data_8_V, i16* %layer10_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_549"/></StgValue>
</operation>

<operation id="1441" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1193  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3905, i32 0, i32 0, [1 x i8]* @p_str3906, [1 x i8]* @p_str3907, [1 x i8]* @p_str3908, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3909, [1 x i8]* @p_str3910)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1442" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1195  %empty_550 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str3911, [1 x i8]* @p_str3911, i32 1, i32 1, i16* %layer10_out_V_data_9_V, i16* %layer10_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_550"/></StgValue>
</operation>

<operation id="1443" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1196  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3912, i32 0, i32 0, [1 x i8]* @p_str3913, [1 x i8]* @p_str3914, [1 x i8]* @p_str3915, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3916, [1 x i8]* @p_str3917)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1444" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1198  %empty_551 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str3918, [1 x i8]* @p_str3918, i32 1, i32 1, i16* %layer10_out_V_data_10_V, i16* %layer10_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_551"/></StgValue>
</operation>

<operation id="1445" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1199  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3919, i32 0, i32 0, [1 x i8]* @p_str3920, [1 x i8]* @p_str3921, [1 x i8]* @p_str3922, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3923, [1 x i8]* @p_str3924)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1446" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1201  %empty_552 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str3925, [1 x i8]* @p_str3925, i32 1, i32 1, i16* %layer10_out_V_data_11_V, i16* %layer10_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_552"/></StgValue>
</operation>

<operation id="1447" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1202  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3926, i32 0, i32 0, [1 x i8]* @p_str3927, [1 x i8]* @p_str3928, [1 x i8]* @p_str3929, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3930, [1 x i8]* @p_str3931)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1448" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1204  %empty_553 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str3932, [1 x i8]* @p_str3932, i32 1, i32 1, i16* %layer10_out_V_data_12_V, i16* %layer10_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_553"/></StgValue>
</operation>

<operation id="1449" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1205  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3933, i32 0, i32 0, [1 x i8]* @p_str3934, [1 x i8]* @p_str3935, [1 x i8]* @p_str3936, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3937, [1 x i8]* @p_str3938)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1450" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1207  %empty_554 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str3939, [1 x i8]* @p_str3939, i32 1, i32 1, i16* %layer10_out_V_data_13_V, i16* %layer10_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_554"/></StgValue>
</operation>

<operation id="1451" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1208  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3940, i32 0, i32 0, [1 x i8]* @p_str3941, [1 x i8]* @p_str3942, [1 x i8]* @p_str3943, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3944, [1 x i8]* @p_str3945)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1452" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1210  %empty_555 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str3946, [1 x i8]* @p_str3946, i32 1, i32 1, i16* %layer10_out_V_data_14_V, i16* %layer10_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_555"/></StgValue>
</operation>

<operation id="1453" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1211  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3947, i32 0, i32 0, [1 x i8]* @p_str3948, [1 x i8]* @p_str3949, [1 x i8]* @p_str3950, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3951, [1 x i8]* @p_str3952)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1454" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1213  %empty_556 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str3953, [1 x i8]* @p_str3953, i32 1, i32 1, i16* %layer10_out_V_data_15_V, i16* %layer10_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_556"/></StgValue>
</operation>

<operation id="1455" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1214  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3954, i32 0, i32 0, [1 x i8]* @p_str3955, [1 x i8]* @p_str3956, [1 x i8]* @p_str3957, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3958, [1 x i8]* @p_str3959)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1456" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1216  %empty_557 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str3960, [1 x i8]* @p_str3960, i32 1, i32 1, i16* %layer10_out_V_data_16_V, i16* %layer10_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_557"/></StgValue>
</operation>

<operation id="1457" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1217  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3961, i32 0, i32 0, [1 x i8]* @p_str3962, [1 x i8]* @p_str3963, [1 x i8]* @p_str3964, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3965, [1 x i8]* @p_str3966)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1458" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1219  %empty_558 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str3967, [1 x i8]* @p_str3967, i32 1, i32 1, i16* %layer10_out_V_data_17_V, i16* %layer10_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_558"/></StgValue>
</operation>

<operation id="1459" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1220  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3968, i32 0, i32 0, [1 x i8]* @p_str3969, [1 x i8]* @p_str3970, [1 x i8]* @p_str3971, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3972, [1 x i8]* @p_str3973)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1460" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1222  %empty_559 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str3974, [1 x i8]* @p_str3974, i32 1, i32 1, i16* %layer10_out_V_data_18_V, i16* %layer10_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_559"/></StgValue>
</operation>

<operation id="1461" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1223  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3975, i32 0, i32 0, [1 x i8]* @p_str3976, [1 x i8]* @p_str3977, [1 x i8]* @p_str3978, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3979, [1 x i8]* @p_str3980)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1462" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1225  %empty_560 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str3981, [1 x i8]* @p_str3981, i32 1, i32 1, i16* %layer10_out_V_data_19_V, i16* %layer10_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_560"/></StgValue>
</operation>

<operation id="1463" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1226  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3982, i32 0, i32 0, [1 x i8]* @p_str3983, [1 x i8]* @p_str3984, [1 x i8]* @p_str3985, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3986, [1 x i8]* @p_str3987)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1464" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1228  %empty_561 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str3988, [1 x i8]* @p_str3988, i32 1, i32 1, i16* %layer10_out_V_data_20_V, i16* %layer10_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_561"/></StgValue>
</operation>

<operation id="1465" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1229  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3989, i32 0, i32 0, [1 x i8]* @p_str3990, [1 x i8]* @p_str3991, [1 x i8]* @p_str3992, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3993, [1 x i8]* @p_str3994)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1466" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1231  %empty_562 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str3995, [1 x i8]* @p_str3995, i32 1, i32 1, i16* %layer10_out_V_data_21_V, i16* %layer10_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_562"/></StgValue>
</operation>

<operation id="1467" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1232  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3996, i32 0, i32 0, [1 x i8]* @p_str3997, [1 x i8]* @p_str3998, [1 x i8]* @p_str3999, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4000, [1 x i8]* @p_str4001)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1468" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1234  %empty_563 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str4002, [1 x i8]* @p_str4002, i32 1, i32 1, i16* %layer10_out_V_data_22_V, i16* %layer10_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_563"/></StgValue>
</operation>

<operation id="1469" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1235  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4003, i32 0, i32 0, [1 x i8]* @p_str4004, [1 x i8]* @p_str4005, [1 x i8]* @p_str4006, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4007, [1 x i8]* @p_str4008)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1470" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1237  %empty_564 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str4009, [1 x i8]* @p_str4009, i32 1, i32 1, i16* %layer10_out_V_data_23_V, i16* %layer10_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_564"/></StgValue>
</operation>

<operation id="1471" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1238  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4010, i32 0, i32 0, [1 x i8]* @p_str4011, [1 x i8]* @p_str4012, [1 x i8]* @p_str4013, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4014, [1 x i8]* @p_str4015)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1472" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1240  %empty_565 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str4016, [1 x i8]* @p_str4016, i32 1, i32 1, i16* %layer10_out_V_data_24_V, i16* %layer10_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_565"/></StgValue>
</operation>

<operation id="1473" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1241  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4017, i32 0, i32 0, [1 x i8]* @p_str4018, [1 x i8]* @p_str4019, [1 x i8]* @p_str4020, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4021, [1 x i8]* @p_str4022)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1474" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1243  %empty_566 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str4023, [1 x i8]* @p_str4023, i32 1, i32 1, i16* %layer10_out_V_data_25_V, i16* %layer10_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_566"/></StgValue>
</operation>

<operation id="1475" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1244  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4024, i32 0, i32 0, [1 x i8]* @p_str4025, [1 x i8]* @p_str4026, [1 x i8]* @p_str4027, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4028, [1 x i8]* @p_str4029)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1476" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1246  %empty_567 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str4030, [1 x i8]* @p_str4030, i32 1, i32 1, i16* %layer10_out_V_data_26_V, i16* %layer10_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_567"/></StgValue>
</operation>

<operation id="1477" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1247  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4031, i32 0, i32 0, [1 x i8]* @p_str4032, [1 x i8]* @p_str4033, [1 x i8]* @p_str4034, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4035, [1 x i8]* @p_str4036)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1478" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1249  %empty_568 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str4037, [1 x i8]* @p_str4037, i32 1, i32 1, i16* %layer10_out_V_data_27_V, i16* %layer10_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_568"/></StgValue>
</operation>

<operation id="1479" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1250  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4038, i32 0, i32 0, [1 x i8]* @p_str4039, [1 x i8]* @p_str4040, [1 x i8]* @p_str4041, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4042, [1 x i8]* @p_str4043)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1480" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1252  %empty_569 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str4044, [1 x i8]* @p_str4044, i32 1, i32 1, i16* %layer10_out_V_data_28_V, i16* %layer10_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_569"/></StgValue>
</operation>

<operation id="1481" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1253  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4045, i32 0, i32 0, [1 x i8]* @p_str4046, [1 x i8]* @p_str4047, [1 x i8]* @p_str4048, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4049, [1 x i8]* @p_str4050)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1482" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1255  %empty_570 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str4051, [1 x i8]* @p_str4051, i32 1, i32 1, i16* %layer10_out_V_data_29_V, i16* %layer10_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_570"/></StgValue>
</operation>

<operation id="1483" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1256  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4052, i32 0, i32 0, [1 x i8]* @p_str4053, [1 x i8]* @p_str4054, [1 x i8]* @p_str4055, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4056, [1 x i8]* @p_str4057)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1484" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1258  %empty_571 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str4058, [1 x i8]* @p_str4058, i32 1, i32 1, i16* %layer10_out_V_data_30_V, i16* %layer10_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_571"/></StgValue>
</operation>

<operation id="1485" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1259  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4059, i32 0, i32 0, [1 x i8]* @p_str4060, [1 x i8]* @p_str4061, [1 x i8]* @p_str4062, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4063, [1 x i8]* @p_str4064)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1486" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1261  %empty_572 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str4065, [1 x i8]* @p_str4065, i32 1, i32 1, i16* %layer10_out_V_data_31_V, i16* %layer10_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_572"/></StgValue>
</operation>

<operation id="1487" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1262  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4066, i32 0, i32 0, [1 x i8]* @p_str4067, [1 x i8]* @p_str4068, [1 x i8]* @p_str4069, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4070, [1 x i8]* @p_str4071)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1488" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1264  %empty_573 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_32_NF_OC_V_str, i32 1, [1 x i8]* @p_str4072, [1 x i8]* @p_str4072, i32 1, i32 1, i16* %layer10_out_V_data_32_V, i16* %layer10_out_V_data_32_V)

]]></Node>
<StgValue><ssdm name="empty_573"/></StgValue>
</operation>

<operation id="1489" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1265  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4073, i32 0, i32 0, [1 x i8]* @p_str4074, [1 x i8]* @p_str4075, [1 x i8]* @p_str4076, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4077, [1 x i8]* @p_str4078)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1490" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1267  %empty_574 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_33_NF_OC_V_str, i32 1, [1 x i8]* @p_str4079, [1 x i8]* @p_str4079, i32 1, i32 1, i16* %layer10_out_V_data_33_V, i16* %layer10_out_V_data_33_V)

]]></Node>
<StgValue><ssdm name="empty_574"/></StgValue>
</operation>

<operation id="1491" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1268  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4080, i32 0, i32 0, [1 x i8]* @p_str4081, [1 x i8]* @p_str4082, [1 x i8]* @p_str4083, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4084, [1 x i8]* @p_str4085)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1492" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1270  %empty_575 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_34_NF_OC_V_str, i32 1, [1 x i8]* @p_str4086, [1 x i8]* @p_str4086, i32 1, i32 1, i16* %layer10_out_V_data_34_V, i16* %layer10_out_V_data_34_V)

]]></Node>
<StgValue><ssdm name="empty_575"/></StgValue>
</operation>

<operation id="1493" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1271  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4087, i32 0, i32 0, [1 x i8]* @p_str4088, [1 x i8]* @p_str4089, [1 x i8]* @p_str4090, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4091, [1 x i8]* @p_str4092)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1494" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1273  %empty_576 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_35_NF_OC_V_str, i32 1, [1 x i8]* @p_str4093, [1 x i8]* @p_str4093, i32 1, i32 1, i16* %layer10_out_V_data_35_V, i16* %layer10_out_V_data_35_V)

]]></Node>
<StgValue><ssdm name="empty_576"/></StgValue>
</operation>

<operation id="1495" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1274  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4094, i32 0, i32 0, [1 x i8]* @p_str4095, [1 x i8]* @p_str4096, [1 x i8]* @p_str4097, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4098, [1 x i8]* @p_str4099)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1496" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1276  %empty_577 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_36_NF_OC_V_str, i32 1, [1 x i8]* @p_str4100, [1 x i8]* @p_str4100, i32 1, i32 1, i16* %layer10_out_V_data_36_V, i16* %layer10_out_V_data_36_V)

]]></Node>
<StgValue><ssdm name="empty_577"/></StgValue>
</operation>

<operation id="1497" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1277  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4101, i32 0, i32 0, [1 x i8]* @p_str4102, [1 x i8]* @p_str4103, [1 x i8]* @p_str4104, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4105, [1 x i8]* @p_str4106)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1498" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1279  %empty_578 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_37_NF_OC_V_str, i32 1, [1 x i8]* @p_str4107, [1 x i8]* @p_str4107, i32 1, i32 1, i16* %layer10_out_V_data_37_V, i16* %layer10_out_V_data_37_V)

]]></Node>
<StgValue><ssdm name="empty_578"/></StgValue>
</operation>

<operation id="1499" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1280  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4108, i32 0, i32 0, [1 x i8]* @p_str4109, [1 x i8]* @p_str4110, [1 x i8]* @p_str4111, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4112, [1 x i8]* @p_str4113)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1500" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1282  %empty_579 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_38_NF_OC_V_str, i32 1, [1 x i8]* @p_str4114, [1 x i8]* @p_str4114, i32 1, i32 1, i16* %layer10_out_V_data_38_V, i16* %layer10_out_V_data_38_V)

]]></Node>
<StgValue><ssdm name="empty_579"/></StgValue>
</operation>

<operation id="1501" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1283  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4115, i32 0, i32 0, [1 x i8]* @p_str4116, [1 x i8]* @p_str4117, [1 x i8]* @p_str4118, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4119, [1 x i8]* @p_str4120)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1502" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1285  %empty_580 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_39_NF_OC_V_str, i32 1, [1 x i8]* @p_str4121, [1 x i8]* @p_str4121, i32 1, i32 1, i16* %layer10_out_V_data_39_V, i16* %layer10_out_V_data_39_V)

]]></Node>
<StgValue><ssdm name="empty_580"/></StgValue>
</operation>

<operation id="1503" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1286  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4122, i32 0, i32 0, [1 x i8]* @p_str4123, [1 x i8]* @p_str4124, [1 x i8]* @p_str4125, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4126, [1 x i8]* @p_str4127)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1504" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1288  %empty_581 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_40_NF_OC_V_str, i32 1, [1 x i8]* @p_str4128, [1 x i8]* @p_str4128, i32 1, i32 1, i16* %layer10_out_V_data_40_V, i16* %layer10_out_V_data_40_V)

]]></Node>
<StgValue><ssdm name="empty_581"/></StgValue>
</operation>

<operation id="1505" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1289  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4129, i32 0, i32 0, [1 x i8]* @p_str4130, [1 x i8]* @p_str4131, [1 x i8]* @p_str4132, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4133, [1 x i8]* @p_str4134)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1506" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1291  %empty_582 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_41_NF_OC_V_str, i32 1, [1 x i8]* @p_str4135, [1 x i8]* @p_str4135, i32 1, i32 1, i16* %layer10_out_V_data_41_V, i16* %layer10_out_V_data_41_V)

]]></Node>
<StgValue><ssdm name="empty_582"/></StgValue>
</operation>

<operation id="1507" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1292  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4136, i32 0, i32 0, [1 x i8]* @p_str4137, [1 x i8]* @p_str4138, [1 x i8]* @p_str4139, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4140, [1 x i8]* @p_str4141)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1508" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1294  %empty_583 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_42_NF_OC_V_str, i32 1, [1 x i8]* @p_str4142, [1 x i8]* @p_str4142, i32 1, i32 1, i16* %layer10_out_V_data_42_V, i16* %layer10_out_V_data_42_V)

]]></Node>
<StgValue><ssdm name="empty_583"/></StgValue>
</operation>

<operation id="1509" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1295  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4143, i32 0, i32 0, [1 x i8]* @p_str4144, [1 x i8]* @p_str4145, [1 x i8]* @p_str4146, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4147, [1 x i8]* @p_str4148)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1510" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1297  %empty_584 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_43_NF_OC_V_str, i32 1, [1 x i8]* @p_str4149, [1 x i8]* @p_str4149, i32 1, i32 1, i16* %layer10_out_V_data_43_V, i16* %layer10_out_V_data_43_V)

]]></Node>
<StgValue><ssdm name="empty_584"/></StgValue>
</operation>

<operation id="1511" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1298  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4150, i32 0, i32 0, [1 x i8]* @p_str4151, [1 x i8]* @p_str4152, [1 x i8]* @p_str4153, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4154, [1 x i8]* @p_str4155)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1512" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1300  %empty_585 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_44_NF_OC_V_str, i32 1, [1 x i8]* @p_str4156, [1 x i8]* @p_str4156, i32 1, i32 1, i16* %layer10_out_V_data_44_V, i16* %layer10_out_V_data_44_V)

]]></Node>
<StgValue><ssdm name="empty_585"/></StgValue>
</operation>

<operation id="1513" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1301  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4157, i32 0, i32 0, [1 x i8]* @p_str4158, [1 x i8]* @p_str4159, [1 x i8]* @p_str4160, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4161, [1 x i8]* @p_str4162)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1514" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1303  %empty_586 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_45_NF_OC_V_str, i32 1, [1 x i8]* @p_str4163, [1 x i8]* @p_str4163, i32 1, i32 1, i16* %layer10_out_V_data_45_V, i16* %layer10_out_V_data_45_V)

]]></Node>
<StgValue><ssdm name="empty_586"/></StgValue>
</operation>

<operation id="1515" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1304  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4164, i32 0, i32 0, [1 x i8]* @p_str4165, [1 x i8]* @p_str4166, [1 x i8]* @p_str4167, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4168, [1 x i8]* @p_str4169)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1516" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1306  %empty_587 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_46_NF_OC_V_str, i32 1, [1 x i8]* @p_str4170, [1 x i8]* @p_str4170, i32 1, i32 1, i16* %layer10_out_V_data_46_V, i16* %layer10_out_V_data_46_V)

]]></Node>
<StgValue><ssdm name="empty_587"/></StgValue>
</operation>

<operation id="1517" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1307  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4171, i32 0, i32 0, [1 x i8]* @p_str4172, [1 x i8]* @p_str4173, [1 x i8]* @p_str4174, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4175, [1 x i8]* @p_str4176)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1518" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1309  %empty_588 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_47_NF_OC_V_str, i32 1, [1 x i8]* @p_str4177, [1 x i8]* @p_str4177, i32 1, i32 1, i16* %layer10_out_V_data_47_V, i16* %layer10_out_V_data_47_V)

]]></Node>
<StgValue><ssdm name="empty_588"/></StgValue>
</operation>

<operation id="1519" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1310  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4178, i32 0, i32 0, [1 x i8]* @p_str4179, [1 x i8]* @p_str4180, [1 x i8]* @p_str4181, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4182, [1 x i8]* @p_str4183)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1520" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1312  %empty_589 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_48_NF_OC_V_str, i32 1, [1 x i8]* @p_str4184, [1 x i8]* @p_str4184, i32 1, i32 1, i16* %layer10_out_V_data_48_V, i16* %layer10_out_V_data_48_V)

]]></Node>
<StgValue><ssdm name="empty_589"/></StgValue>
</operation>

<operation id="1521" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1313  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4185, i32 0, i32 0, [1 x i8]* @p_str4186, [1 x i8]* @p_str4187, [1 x i8]* @p_str4188, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4189, [1 x i8]* @p_str4190)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1522" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1315  %empty_590 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_49_NF_OC_V_str, i32 1, [1 x i8]* @p_str4191, [1 x i8]* @p_str4191, i32 1, i32 1, i16* %layer10_out_V_data_49_V, i16* %layer10_out_V_data_49_V)

]]></Node>
<StgValue><ssdm name="empty_590"/></StgValue>
</operation>

<operation id="1523" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1316  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4192, i32 0, i32 0, [1 x i8]* @p_str4193, [1 x i8]* @p_str4194, [1 x i8]* @p_str4195, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4196, [1 x i8]* @p_str4197)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1524" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1318  %empty_591 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_50_NF_OC_V_str, i32 1, [1 x i8]* @p_str4198, [1 x i8]* @p_str4198, i32 1, i32 1, i16* %layer10_out_V_data_50_V, i16* %layer10_out_V_data_50_V)

]]></Node>
<StgValue><ssdm name="empty_591"/></StgValue>
</operation>

<operation id="1525" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1319  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4199, i32 0, i32 0, [1 x i8]* @p_str4200, [1 x i8]* @p_str4201, [1 x i8]* @p_str4202, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4203, [1 x i8]* @p_str4204)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1526" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1321  %empty_592 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_51_NF_OC_V_str, i32 1, [1 x i8]* @p_str4205, [1 x i8]* @p_str4205, i32 1, i32 1, i16* %layer10_out_V_data_51_V, i16* %layer10_out_V_data_51_V)

]]></Node>
<StgValue><ssdm name="empty_592"/></StgValue>
</operation>

<operation id="1527" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1322  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4206, i32 0, i32 0, [1 x i8]* @p_str4207, [1 x i8]* @p_str4208, [1 x i8]* @p_str4209, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4210, [1 x i8]* @p_str4211)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1528" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1324  %empty_593 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_52_NF_OC_V_str, i32 1, [1 x i8]* @p_str4212, [1 x i8]* @p_str4212, i32 1, i32 1, i16* %layer10_out_V_data_52_V, i16* %layer10_out_V_data_52_V)

]]></Node>
<StgValue><ssdm name="empty_593"/></StgValue>
</operation>

<operation id="1529" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1325  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4213, i32 0, i32 0, [1 x i8]* @p_str4214, [1 x i8]* @p_str4215, [1 x i8]* @p_str4216, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4217, [1 x i8]* @p_str4218)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1530" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1327  %empty_594 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_53_NF_OC_V_str, i32 1, [1 x i8]* @p_str4219, [1 x i8]* @p_str4219, i32 1, i32 1, i16* %layer10_out_V_data_53_V, i16* %layer10_out_V_data_53_V)

]]></Node>
<StgValue><ssdm name="empty_594"/></StgValue>
</operation>

<operation id="1531" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1328  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4220, i32 0, i32 0, [1 x i8]* @p_str4221, [1 x i8]* @p_str4222, [1 x i8]* @p_str4223, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4224, [1 x i8]* @p_str4225)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1532" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1330  %empty_595 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_54_NF_OC_V_str, i32 1, [1 x i8]* @p_str4226, [1 x i8]* @p_str4226, i32 1, i32 1, i16* %layer10_out_V_data_54_V, i16* %layer10_out_V_data_54_V)

]]></Node>
<StgValue><ssdm name="empty_595"/></StgValue>
</operation>

<operation id="1533" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1331  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4227, i32 0, i32 0, [1 x i8]* @p_str4228, [1 x i8]* @p_str4229, [1 x i8]* @p_str4230, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4231, [1 x i8]* @p_str4232)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1534" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1333  %empty_596 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_55_NF_OC_V_str, i32 1, [1 x i8]* @p_str4233, [1 x i8]* @p_str4233, i32 1, i32 1, i16* %layer10_out_V_data_55_V, i16* %layer10_out_V_data_55_V)

]]></Node>
<StgValue><ssdm name="empty_596"/></StgValue>
</operation>

<operation id="1535" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1334  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4234, i32 0, i32 0, [1 x i8]* @p_str4235, [1 x i8]* @p_str4236, [1 x i8]* @p_str4237, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4238, [1 x i8]* @p_str4239)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1536" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1336  %empty_597 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_56_NF_OC_V_str, i32 1, [1 x i8]* @p_str4240, [1 x i8]* @p_str4240, i32 1, i32 1, i16* %layer10_out_V_data_56_V, i16* %layer10_out_V_data_56_V)

]]></Node>
<StgValue><ssdm name="empty_597"/></StgValue>
</operation>

<operation id="1537" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1337  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4241, i32 0, i32 0, [1 x i8]* @p_str4242, [1 x i8]* @p_str4243, [1 x i8]* @p_str4244, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4245, [1 x i8]* @p_str4246)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1538" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1339  %empty_598 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_57_NF_OC_V_str, i32 1, [1 x i8]* @p_str4247, [1 x i8]* @p_str4247, i32 1, i32 1, i16* %layer10_out_V_data_57_V, i16* %layer10_out_V_data_57_V)

]]></Node>
<StgValue><ssdm name="empty_598"/></StgValue>
</operation>

<operation id="1539" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1340  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4248, i32 0, i32 0, [1 x i8]* @p_str4249, [1 x i8]* @p_str4250, [1 x i8]* @p_str4251, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4252, [1 x i8]* @p_str4253)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1540" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1342  %empty_599 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_58_NF_OC_V_str, i32 1, [1 x i8]* @p_str4254, [1 x i8]* @p_str4254, i32 1, i32 1, i16* %layer10_out_V_data_58_V, i16* %layer10_out_V_data_58_V)

]]></Node>
<StgValue><ssdm name="empty_599"/></StgValue>
</operation>

<operation id="1541" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1343  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4255, i32 0, i32 0, [1 x i8]* @p_str4256, [1 x i8]* @p_str4257, [1 x i8]* @p_str4258, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4259, [1 x i8]* @p_str4260)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1542" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1345  %empty_600 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_59_NF_OC_V_str, i32 1, [1 x i8]* @p_str4261, [1 x i8]* @p_str4261, i32 1, i32 1, i16* %layer10_out_V_data_59_V, i16* %layer10_out_V_data_59_V)

]]></Node>
<StgValue><ssdm name="empty_600"/></StgValue>
</operation>

<operation id="1543" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1346  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4262, i32 0, i32 0, [1 x i8]* @p_str4263, [1 x i8]* @p_str4264, [1 x i8]* @p_str4265, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4266, [1 x i8]* @p_str4267)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1544" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1348  %empty_601 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_60_NF_OC_V_str, i32 1, [1 x i8]* @p_str4268, [1 x i8]* @p_str4268, i32 1, i32 1, i16* %layer10_out_V_data_60_V, i16* %layer10_out_V_data_60_V)

]]></Node>
<StgValue><ssdm name="empty_601"/></StgValue>
</operation>

<operation id="1545" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1349  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4269, i32 0, i32 0, [1 x i8]* @p_str4270, [1 x i8]* @p_str4271, [1 x i8]* @p_str4272, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4273, [1 x i8]* @p_str4274)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1546" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1351  %empty_602 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_61_NF_OC_V_str, i32 1, [1 x i8]* @p_str4275, [1 x i8]* @p_str4275, i32 1, i32 1, i16* %layer10_out_V_data_61_V, i16* %layer10_out_V_data_61_V)

]]></Node>
<StgValue><ssdm name="empty_602"/></StgValue>
</operation>

<operation id="1547" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1352  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4276, i32 0, i32 0, [1 x i8]* @p_str4277, [1 x i8]* @p_str4278, [1 x i8]* @p_str4279, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4280, [1 x i8]* @p_str4281)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1548" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1354  %empty_603 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_62_NF_OC_V_str, i32 1, [1 x i8]* @p_str4282, [1 x i8]* @p_str4282, i32 1, i32 1, i16* %layer10_out_V_data_62_V, i16* %layer10_out_V_data_62_V)

]]></Node>
<StgValue><ssdm name="empty_603"/></StgValue>
</operation>

<operation id="1549" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1355  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4283, i32 0, i32 0, [1 x i8]* @p_str4284, [1 x i8]* @p_str4285, [1 x i8]* @p_str4286, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4287, [1 x i8]* @p_str4288)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1550" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1357  %empty_604 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_63_NF_OC_V_str, i32 1, [1 x i8]* @p_str4289, [1 x i8]* @p_str4289, i32 1, i32 1, i16* %layer10_out_V_data_63_V, i16* %layer10_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="empty_604"/></StgValue>
</operation>

<operation id="1551" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1358  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4290, i32 0, i32 0, [1 x i8]* @p_str4291, [1 x i8]* @p_str4292, [1 x i8]* @p_str4293, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4294, [1 x i8]* @p_str4295)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1552" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1360  %empty_605 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str4296, [1 x i8]* @p_str4296, i32 1, i32 1, i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_605"/></StgValue>
</operation>

<operation id="1553" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1361  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4297, i32 0, i32 0, [1 x i8]* @p_str4298, [1 x i8]* @p_str4299, [1 x i8]* @p_str4300, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4301, [1 x i8]* @p_str4302)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1554" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1363  %empty_606 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str4303, [1 x i8]* @p_str4303, i32 1, i32 1, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_606"/></StgValue>
</operation>

<operation id="1555" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1364  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4304, i32 0, i32 0, [1 x i8]* @p_str4305, [1 x i8]* @p_str4306, [1 x i8]* @p_str4307, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4308, [1 x i8]* @p_str4309)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1556" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1366  %empty_607 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str4310, [1 x i8]* @p_str4310, i32 1, i32 1, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_607"/></StgValue>
</operation>

<operation id="1557" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1367  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4311, i32 0, i32 0, [1 x i8]* @p_str4312, [1 x i8]* @p_str4313, [1 x i8]* @p_str4314, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4315, [1 x i8]* @p_str4316)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1558" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1369  %empty_608 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str4317, [1 x i8]* @p_str4317, i32 1, i32 1, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_608"/></StgValue>
</operation>

<operation id="1559" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1370  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4318, i32 0, i32 0, [1 x i8]* @p_str4319, [1 x i8]* @p_str4320, [1 x i8]* @p_str4321, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4322, [1 x i8]* @p_str4323)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1560" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1372  %empty_609 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str4324, [1 x i8]* @p_str4324, i32 1, i32 1, i16* %layer11_out_V_data_4_V, i16* %layer11_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_609"/></StgValue>
</operation>

<operation id="1561" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1373  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4325, i32 0, i32 0, [1 x i8]* @p_str4326, [1 x i8]* @p_str4327, [1 x i8]* @p_str4328, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4329, [1 x i8]* @p_str4330)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1562" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1375  %empty_610 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str4331, [1 x i8]* @p_str4331, i32 1, i32 1, i16* %layer11_out_V_data_5_V, i16* %layer11_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_610"/></StgValue>
</operation>

<operation id="1563" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1376  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4332, i32 0, i32 0, [1 x i8]* @p_str4333, [1 x i8]* @p_str4334, [1 x i8]* @p_str4335, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4336, [1 x i8]* @p_str4337)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1564" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1378  %empty_611 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str4338, [1 x i8]* @p_str4338, i32 1, i32 1, i16* %layer11_out_V_data_6_V, i16* %layer11_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_611"/></StgValue>
</operation>

<operation id="1565" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1379  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4339, i32 0, i32 0, [1 x i8]* @p_str4340, [1 x i8]* @p_str4341, [1 x i8]* @p_str4342, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4343, [1 x i8]* @p_str4344)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1566" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1381  %empty_612 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str4345, [1 x i8]* @p_str4345, i32 1, i32 1, i16* %layer11_out_V_data_7_V, i16* %layer11_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_612"/></StgValue>
</operation>

<operation id="1567" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1382  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4346, i32 0, i32 0, [1 x i8]* @p_str4347, [1 x i8]* @p_str4348, [1 x i8]* @p_str4349, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4350, [1 x i8]* @p_str4351)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1568" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1384  %empty_613 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str4352, [1 x i8]* @p_str4352, i32 1, i32 1, i16* %layer11_out_V_data_8_V, i16* %layer11_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_613"/></StgValue>
</operation>

<operation id="1569" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1385  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4353, i32 0, i32 0, [1 x i8]* @p_str4354, [1 x i8]* @p_str4355, [1 x i8]* @p_str4356, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4357, [1 x i8]* @p_str4358)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1570" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1387  %empty_614 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str4359, [1 x i8]* @p_str4359, i32 1, i32 1, i16* %layer11_out_V_data_9_V, i16* %layer11_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_614"/></StgValue>
</operation>

<operation id="1571" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1388  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4360, i32 0, i32 0, [1 x i8]* @p_str4361, [1 x i8]* @p_str4362, [1 x i8]* @p_str4363, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4364, [1 x i8]* @p_str4365)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1572" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1390  %empty_615 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str4366, [1 x i8]* @p_str4366, i32 1, i32 1, i16* %layer11_out_V_data_10_V, i16* %layer11_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_615"/></StgValue>
</operation>

<operation id="1573" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1391  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4367, i32 0, i32 0, [1 x i8]* @p_str4368, [1 x i8]* @p_str4369, [1 x i8]* @p_str4370, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4371, [1 x i8]* @p_str4372)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1574" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1393  %empty_616 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str4373, [1 x i8]* @p_str4373, i32 1, i32 1, i16* %layer11_out_V_data_11_V, i16* %layer11_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_616"/></StgValue>
</operation>

<operation id="1575" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1394  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4374, i32 0, i32 0, [1 x i8]* @p_str4375, [1 x i8]* @p_str4376, [1 x i8]* @p_str4377, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4378, [1 x i8]* @p_str4379)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1576" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1396  %empty_617 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str4380, [1 x i8]* @p_str4380, i32 1, i32 1, i16* %layer11_out_V_data_12_V, i16* %layer11_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_617"/></StgValue>
</operation>

<operation id="1577" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1397  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4381, i32 0, i32 0, [1 x i8]* @p_str4382, [1 x i8]* @p_str4383, [1 x i8]* @p_str4384, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4385, [1 x i8]* @p_str4386)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1578" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1399  %empty_618 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str4387, [1 x i8]* @p_str4387, i32 1, i32 1, i16* %layer11_out_V_data_13_V, i16* %layer11_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_618"/></StgValue>
</operation>

<operation id="1579" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1400  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4388, i32 0, i32 0, [1 x i8]* @p_str4389, [1 x i8]* @p_str4390, [1 x i8]* @p_str4391, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4392, [1 x i8]* @p_str4393)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1580" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1402  %empty_619 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str4394, [1 x i8]* @p_str4394, i32 1, i32 1, i16* %layer11_out_V_data_14_V, i16* %layer11_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_619"/></StgValue>
</operation>

<operation id="1581" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1403  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4395, i32 0, i32 0, [1 x i8]* @p_str4396, [1 x i8]* @p_str4397, [1 x i8]* @p_str4398, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4399, [1 x i8]* @p_str4400)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1582" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1405  %empty_620 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str4401, [1 x i8]* @p_str4401, i32 1, i32 1, i16* %layer11_out_V_data_15_V, i16* %layer11_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_620"/></StgValue>
</operation>

<operation id="1583" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1406  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4402, i32 0, i32 0, [1 x i8]* @p_str4403, [1 x i8]* @p_str4404, [1 x i8]* @p_str4405, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4406, [1 x i8]* @p_str4407)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1584" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1408  %empty_621 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str4408, [1 x i8]* @p_str4408, i32 1, i32 1, i16* %layer11_out_V_data_16_V, i16* %layer11_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_621"/></StgValue>
</operation>

<operation id="1585" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1409  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4409, i32 0, i32 0, [1 x i8]* @p_str4410, [1 x i8]* @p_str4411, [1 x i8]* @p_str4412, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4413, [1 x i8]* @p_str4414)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1586" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1411  %empty_622 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str4415, [1 x i8]* @p_str4415, i32 1, i32 1, i16* %layer11_out_V_data_17_V, i16* %layer11_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_622"/></StgValue>
</operation>

<operation id="1587" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1412  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4416, i32 0, i32 0, [1 x i8]* @p_str4417, [1 x i8]* @p_str4418, [1 x i8]* @p_str4419, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4420, [1 x i8]* @p_str4421)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1588" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1414  %empty_623 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str4422, [1 x i8]* @p_str4422, i32 1, i32 1, i16* %layer11_out_V_data_18_V, i16* %layer11_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_623"/></StgValue>
</operation>

<operation id="1589" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1415  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4423, i32 0, i32 0, [1 x i8]* @p_str4424, [1 x i8]* @p_str4425, [1 x i8]* @p_str4426, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4427, [1 x i8]* @p_str4428)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1590" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1417  %empty_624 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str4429, [1 x i8]* @p_str4429, i32 1, i32 1, i16* %layer11_out_V_data_19_V, i16* %layer11_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_624"/></StgValue>
</operation>

<operation id="1591" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1418  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4430, i32 0, i32 0, [1 x i8]* @p_str4431, [1 x i8]* @p_str4432, [1 x i8]* @p_str4433, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4434, [1 x i8]* @p_str4435)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1592" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1420  %empty_625 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str4436, [1 x i8]* @p_str4436, i32 1, i32 1, i16* %layer11_out_V_data_20_V, i16* %layer11_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_625"/></StgValue>
</operation>

<operation id="1593" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1421  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4437, i32 0, i32 0, [1 x i8]* @p_str4438, [1 x i8]* @p_str4439, [1 x i8]* @p_str4440, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4441, [1 x i8]* @p_str4442)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1594" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1423  %empty_626 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str4443, [1 x i8]* @p_str4443, i32 1, i32 1, i16* %layer11_out_V_data_21_V, i16* %layer11_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_626"/></StgValue>
</operation>

<operation id="1595" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1424  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4444, i32 0, i32 0, [1 x i8]* @p_str4445, [1 x i8]* @p_str4446, [1 x i8]* @p_str4447, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4448, [1 x i8]* @p_str4449)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1596" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1426  %empty_627 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str4450, [1 x i8]* @p_str4450, i32 1, i32 1, i16* %layer11_out_V_data_22_V, i16* %layer11_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_627"/></StgValue>
</operation>

<operation id="1597" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1427  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4451, i32 0, i32 0, [1 x i8]* @p_str4452, [1 x i8]* @p_str4453, [1 x i8]* @p_str4454, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4455, [1 x i8]* @p_str4456)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1598" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1429  %empty_628 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str4457, [1 x i8]* @p_str4457, i32 1, i32 1, i16* %layer11_out_V_data_23_V, i16* %layer11_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_628"/></StgValue>
</operation>

<operation id="1599" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1430  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4458, i32 0, i32 0, [1 x i8]* @p_str4459, [1 x i8]* @p_str4460, [1 x i8]* @p_str4461, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4462, [1 x i8]* @p_str4463)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1600" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1432  %empty_629 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str4464, [1 x i8]* @p_str4464, i32 1, i32 1, i16* %layer11_out_V_data_24_V, i16* %layer11_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_629"/></StgValue>
</operation>

<operation id="1601" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1433  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4465, i32 0, i32 0, [1 x i8]* @p_str4466, [1 x i8]* @p_str4467, [1 x i8]* @p_str4468, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4469, [1 x i8]* @p_str4470)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1602" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1435  %empty_630 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str4471, [1 x i8]* @p_str4471, i32 1, i32 1, i16* %layer11_out_V_data_25_V, i16* %layer11_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_630"/></StgValue>
</operation>

<operation id="1603" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1436  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4472, i32 0, i32 0, [1 x i8]* @p_str4473, [1 x i8]* @p_str4474, [1 x i8]* @p_str4475, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4476, [1 x i8]* @p_str4477)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1604" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1438  %empty_631 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str4478, [1 x i8]* @p_str4478, i32 1, i32 1, i16* %layer11_out_V_data_26_V, i16* %layer11_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_631"/></StgValue>
</operation>

<operation id="1605" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1439  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4479, i32 0, i32 0, [1 x i8]* @p_str4480, [1 x i8]* @p_str4481, [1 x i8]* @p_str4482, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4483, [1 x i8]* @p_str4484)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1606" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1441  %empty_632 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str4485, [1 x i8]* @p_str4485, i32 1, i32 1, i16* %layer11_out_V_data_27_V, i16* %layer11_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_632"/></StgValue>
</operation>

<operation id="1607" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1442  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4486, i32 0, i32 0, [1 x i8]* @p_str4487, [1 x i8]* @p_str4488, [1 x i8]* @p_str4489, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4490, [1 x i8]* @p_str4491)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1608" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1444  %empty_633 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str4492, [1 x i8]* @p_str4492, i32 1, i32 1, i16* %layer11_out_V_data_28_V, i16* %layer11_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_633"/></StgValue>
</operation>

<operation id="1609" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1445  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4493, i32 0, i32 0, [1 x i8]* @p_str4494, [1 x i8]* @p_str4495, [1 x i8]* @p_str4496, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4497, [1 x i8]* @p_str4498)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1610" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1447  %empty_634 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str4499, [1 x i8]* @p_str4499, i32 1, i32 1, i16* %layer11_out_V_data_29_V, i16* %layer11_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_634"/></StgValue>
</operation>

<operation id="1611" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1448  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4500, i32 0, i32 0, [1 x i8]* @p_str4501, [1 x i8]* @p_str4502, [1 x i8]* @p_str4503, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4504, [1 x i8]* @p_str4505)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1612" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1450  %empty_635 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str4506, [1 x i8]* @p_str4506, i32 1, i32 1, i16* %layer11_out_V_data_30_V, i16* %layer11_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_635"/></StgValue>
</operation>

<operation id="1613" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1451  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4507, i32 0, i32 0, [1 x i8]* @p_str4508, [1 x i8]* @p_str4509, [1 x i8]* @p_str4510, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4511, [1 x i8]* @p_str4512)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1614" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1453  %empty_636 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str4513, [1 x i8]* @p_str4513, i32 1, i32 1, i16* %layer11_out_V_data_31_V, i16* %layer11_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_636"/></StgValue>
</operation>

<operation id="1615" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1454  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4514, i32 0, i32 0, [1 x i8]* @p_str4515, [1 x i8]* @p_str4516, [1 x i8]* @p_str4517, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4518, [1 x i8]* @p_str4519)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1616" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1456  %empty_637 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_32_NF_OC_V_str, i32 1, [1 x i8]* @p_str4520, [1 x i8]* @p_str4520, i32 1, i32 1, i16* %layer11_out_V_data_32_V, i16* %layer11_out_V_data_32_V)

]]></Node>
<StgValue><ssdm name="empty_637"/></StgValue>
</operation>

<operation id="1617" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1457  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4521, i32 0, i32 0, [1 x i8]* @p_str4522, [1 x i8]* @p_str4523, [1 x i8]* @p_str4524, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4525, [1 x i8]* @p_str4526)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1618" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1459  %empty_638 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_33_NF_OC_V_str, i32 1, [1 x i8]* @p_str4527, [1 x i8]* @p_str4527, i32 1, i32 1, i16* %layer11_out_V_data_33_V, i16* %layer11_out_V_data_33_V)

]]></Node>
<StgValue><ssdm name="empty_638"/></StgValue>
</operation>

<operation id="1619" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1460  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4528, i32 0, i32 0, [1 x i8]* @p_str4529, [1 x i8]* @p_str4530, [1 x i8]* @p_str4531, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4532, [1 x i8]* @p_str4533)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1620" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1462  %empty_639 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_34_NF_OC_V_str, i32 1, [1 x i8]* @p_str4534, [1 x i8]* @p_str4534, i32 1, i32 1, i16* %layer11_out_V_data_34_V, i16* %layer11_out_V_data_34_V)

]]></Node>
<StgValue><ssdm name="empty_639"/></StgValue>
</operation>

<operation id="1621" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1463  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4535, i32 0, i32 0, [1 x i8]* @p_str4536, [1 x i8]* @p_str4537, [1 x i8]* @p_str4538, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4539, [1 x i8]* @p_str4540)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1622" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1465  %empty_640 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_35_NF_OC_V_str, i32 1, [1 x i8]* @p_str4541, [1 x i8]* @p_str4541, i32 1, i32 1, i16* %layer11_out_V_data_35_V, i16* %layer11_out_V_data_35_V)

]]></Node>
<StgValue><ssdm name="empty_640"/></StgValue>
</operation>

<operation id="1623" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1466  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4542, i32 0, i32 0, [1 x i8]* @p_str4543, [1 x i8]* @p_str4544, [1 x i8]* @p_str4545, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4546, [1 x i8]* @p_str4547)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1624" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1468  %empty_641 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_36_NF_OC_V_str, i32 1, [1 x i8]* @p_str4548, [1 x i8]* @p_str4548, i32 1, i32 1, i16* %layer11_out_V_data_36_V, i16* %layer11_out_V_data_36_V)

]]></Node>
<StgValue><ssdm name="empty_641"/></StgValue>
</operation>

<operation id="1625" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1469  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4549, i32 0, i32 0, [1 x i8]* @p_str4550, [1 x i8]* @p_str4551, [1 x i8]* @p_str4552, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4553, [1 x i8]* @p_str4554)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1626" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1471  %empty_642 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_37_NF_OC_V_str, i32 1, [1 x i8]* @p_str4555, [1 x i8]* @p_str4555, i32 1, i32 1, i16* %layer11_out_V_data_37_V, i16* %layer11_out_V_data_37_V)

]]></Node>
<StgValue><ssdm name="empty_642"/></StgValue>
</operation>

<operation id="1627" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1472  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4556, i32 0, i32 0, [1 x i8]* @p_str4557, [1 x i8]* @p_str4558, [1 x i8]* @p_str4559, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4560, [1 x i8]* @p_str4561)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1628" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1474  %empty_643 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_38_NF_OC_V_str, i32 1, [1 x i8]* @p_str4562, [1 x i8]* @p_str4562, i32 1, i32 1, i16* %layer11_out_V_data_38_V, i16* %layer11_out_V_data_38_V)

]]></Node>
<StgValue><ssdm name="empty_643"/></StgValue>
</operation>

<operation id="1629" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1475  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4563, i32 0, i32 0, [1 x i8]* @p_str4564, [1 x i8]* @p_str4565, [1 x i8]* @p_str4566, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4567, [1 x i8]* @p_str4568)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1630" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1477  %empty_644 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_39_NF_OC_V_str, i32 1, [1 x i8]* @p_str4569, [1 x i8]* @p_str4569, i32 1, i32 1, i16* %layer11_out_V_data_39_V, i16* %layer11_out_V_data_39_V)

]]></Node>
<StgValue><ssdm name="empty_644"/></StgValue>
</operation>

<operation id="1631" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1478  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4570, i32 0, i32 0, [1 x i8]* @p_str4571, [1 x i8]* @p_str4572, [1 x i8]* @p_str4573, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4574, [1 x i8]* @p_str4575)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1632" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1480  %empty_645 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_40_NF_OC_V_str, i32 1, [1 x i8]* @p_str4576, [1 x i8]* @p_str4576, i32 1, i32 1, i16* %layer11_out_V_data_40_V, i16* %layer11_out_V_data_40_V)

]]></Node>
<StgValue><ssdm name="empty_645"/></StgValue>
</operation>

<operation id="1633" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1481  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4577, i32 0, i32 0, [1 x i8]* @p_str4578, [1 x i8]* @p_str4579, [1 x i8]* @p_str4580, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4581, [1 x i8]* @p_str4582)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1634" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1483  %empty_646 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_41_NF_OC_V_str, i32 1, [1 x i8]* @p_str4583, [1 x i8]* @p_str4583, i32 1, i32 1, i16* %layer11_out_V_data_41_V, i16* %layer11_out_V_data_41_V)

]]></Node>
<StgValue><ssdm name="empty_646"/></StgValue>
</operation>

<operation id="1635" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1484  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4584, i32 0, i32 0, [1 x i8]* @p_str4585, [1 x i8]* @p_str4586, [1 x i8]* @p_str4587, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4588, [1 x i8]* @p_str4589)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1636" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1486  %empty_647 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_42_NF_OC_V_str, i32 1, [1 x i8]* @p_str4590, [1 x i8]* @p_str4590, i32 1, i32 1, i16* %layer11_out_V_data_42_V, i16* %layer11_out_V_data_42_V)

]]></Node>
<StgValue><ssdm name="empty_647"/></StgValue>
</operation>

<operation id="1637" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1487  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4591, i32 0, i32 0, [1 x i8]* @p_str4592, [1 x i8]* @p_str4593, [1 x i8]* @p_str4594, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4595, [1 x i8]* @p_str4596)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1638" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1489  %empty_648 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_43_NF_OC_V_str, i32 1, [1 x i8]* @p_str4597, [1 x i8]* @p_str4597, i32 1, i32 1, i16* %layer11_out_V_data_43_V, i16* %layer11_out_V_data_43_V)

]]></Node>
<StgValue><ssdm name="empty_648"/></StgValue>
</operation>

<operation id="1639" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1490  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4598, i32 0, i32 0, [1 x i8]* @p_str4599, [1 x i8]* @p_str4600, [1 x i8]* @p_str4601, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4602, [1 x i8]* @p_str4603)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1640" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1492  %empty_649 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_44_NF_OC_V_str, i32 1, [1 x i8]* @p_str4604, [1 x i8]* @p_str4604, i32 1, i32 1, i16* %layer11_out_V_data_44_V, i16* %layer11_out_V_data_44_V)

]]></Node>
<StgValue><ssdm name="empty_649"/></StgValue>
</operation>

<operation id="1641" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1493  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4605, i32 0, i32 0, [1 x i8]* @p_str4606, [1 x i8]* @p_str4607, [1 x i8]* @p_str4608, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4609, [1 x i8]* @p_str4610)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1642" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1495  %empty_650 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_45_NF_OC_V_str, i32 1, [1 x i8]* @p_str4611, [1 x i8]* @p_str4611, i32 1, i32 1, i16* %layer11_out_V_data_45_V, i16* %layer11_out_V_data_45_V)

]]></Node>
<StgValue><ssdm name="empty_650"/></StgValue>
</operation>

<operation id="1643" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1496  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4612, i32 0, i32 0, [1 x i8]* @p_str4613, [1 x i8]* @p_str4614, [1 x i8]* @p_str4615, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4616, [1 x i8]* @p_str4617)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1644" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1498  %empty_651 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_46_NF_OC_V_str, i32 1, [1 x i8]* @p_str4618, [1 x i8]* @p_str4618, i32 1, i32 1, i16* %layer11_out_V_data_46_V, i16* %layer11_out_V_data_46_V)

]]></Node>
<StgValue><ssdm name="empty_651"/></StgValue>
</operation>

<operation id="1645" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1499  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4619, i32 0, i32 0, [1 x i8]* @p_str4620, [1 x i8]* @p_str4621, [1 x i8]* @p_str4622, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4623, [1 x i8]* @p_str4624)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1646" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1501  %empty_652 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_47_NF_OC_V_str, i32 1, [1 x i8]* @p_str4625, [1 x i8]* @p_str4625, i32 1, i32 1, i16* %layer11_out_V_data_47_V, i16* %layer11_out_V_data_47_V)

]]></Node>
<StgValue><ssdm name="empty_652"/></StgValue>
</operation>

<operation id="1647" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1502  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4626, i32 0, i32 0, [1 x i8]* @p_str4627, [1 x i8]* @p_str4628, [1 x i8]* @p_str4629, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4630, [1 x i8]* @p_str4631)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1648" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1504  %empty_653 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_48_NF_OC_V_str, i32 1, [1 x i8]* @p_str4632, [1 x i8]* @p_str4632, i32 1, i32 1, i16* %layer11_out_V_data_48_V, i16* %layer11_out_V_data_48_V)

]]></Node>
<StgValue><ssdm name="empty_653"/></StgValue>
</operation>

<operation id="1649" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1505  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4633, i32 0, i32 0, [1 x i8]* @p_str4634, [1 x i8]* @p_str4635, [1 x i8]* @p_str4636, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4637, [1 x i8]* @p_str4638)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1650" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1507  %empty_654 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_49_NF_OC_V_str, i32 1, [1 x i8]* @p_str4639, [1 x i8]* @p_str4639, i32 1, i32 1, i16* %layer11_out_V_data_49_V, i16* %layer11_out_V_data_49_V)

]]></Node>
<StgValue><ssdm name="empty_654"/></StgValue>
</operation>

<operation id="1651" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1508  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4640, i32 0, i32 0, [1 x i8]* @p_str4641, [1 x i8]* @p_str4642, [1 x i8]* @p_str4643, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4644, [1 x i8]* @p_str4645)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1652" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1510  %empty_655 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_50_NF_OC_V_str, i32 1, [1 x i8]* @p_str4646, [1 x i8]* @p_str4646, i32 1, i32 1, i16* %layer11_out_V_data_50_V, i16* %layer11_out_V_data_50_V)

]]></Node>
<StgValue><ssdm name="empty_655"/></StgValue>
</operation>

<operation id="1653" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1511  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4647, i32 0, i32 0, [1 x i8]* @p_str4648, [1 x i8]* @p_str4649, [1 x i8]* @p_str4650, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4651, [1 x i8]* @p_str4652)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1654" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1513  %empty_656 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_51_NF_OC_V_str, i32 1, [1 x i8]* @p_str4653, [1 x i8]* @p_str4653, i32 1, i32 1, i16* %layer11_out_V_data_51_V, i16* %layer11_out_V_data_51_V)

]]></Node>
<StgValue><ssdm name="empty_656"/></StgValue>
</operation>

<operation id="1655" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1514  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4654, i32 0, i32 0, [1 x i8]* @p_str4655, [1 x i8]* @p_str4656, [1 x i8]* @p_str4657, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4658, [1 x i8]* @p_str4659)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1656" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1516  %empty_657 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_52_NF_OC_V_str, i32 1, [1 x i8]* @p_str4660, [1 x i8]* @p_str4660, i32 1, i32 1, i16* %layer11_out_V_data_52_V, i16* %layer11_out_V_data_52_V)

]]></Node>
<StgValue><ssdm name="empty_657"/></StgValue>
</operation>

<operation id="1657" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1517  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4661, i32 0, i32 0, [1 x i8]* @p_str4662, [1 x i8]* @p_str4663, [1 x i8]* @p_str4664, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4665, [1 x i8]* @p_str4666)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1658" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1519  %empty_658 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_53_NF_OC_V_str, i32 1, [1 x i8]* @p_str4667, [1 x i8]* @p_str4667, i32 1, i32 1, i16* %layer11_out_V_data_53_V, i16* %layer11_out_V_data_53_V)

]]></Node>
<StgValue><ssdm name="empty_658"/></StgValue>
</operation>

<operation id="1659" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1520  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4668, i32 0, i32 0, [1 x i8]* @p_str4669, [1 x i8]* @p_str4670, [1 x i8]* @p_str4671, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4672, [1 x i8]* @p_str4673)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1660" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1522  %empty_659 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_54_NF_OC_V_str, i32 1, [1 x i8]* @p_str4674, [1 x i8]* @p_str4674, i32 1, i32 1, i16* %layer11_out_V_data_54_V, i16* %layer11_out_V_data_54_V)

]]></Node>
<StgValue><ssdm name="empty_659"/></StgValue>
</operation>

<operation id="1661" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1523  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4675, i32 0, i32 0, [1 x i8]* @p_str4676, [1 x i8]* @p_str4677, [1 x i8]* @p_str4678, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4679, [1 x i8]* @p_str4680)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1662" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1525  %empty_660 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_55_NF_OC_V_str, i32 1, [1 x i8]* @p_str4681, [1 x i8]* @p_str4681, i32 1, i32 1, i16* %layer11_out_V_data_55_V, i16* %layer11_out_V_data_55_V)

]]></Node>
<StgValue><ssdm name="empty_660"/></StgValue>
</operation>

<operation id="1663" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1526  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4682, i32 0, i32 0, [1 x i8]* @p_str4683, [1 x i8]* @p_str4684, [1 x i8]* @p_str4685, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4686, [1 x i8]* @p_str4687)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1664" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1528  %empty_661 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_56_NF_OC_V_str, i32 1, [1 x i8]* @p_str4688, [1 x i8]* @p_str4688, i32 1, i32 1, i16* %layer11_out_V_data_56_V, i16* %layer11_out_V_data_56_V)

]]></Node>
<StgValue><ssdm name="empty_661"/></StgValue>
</operation>

<operation id="1665" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1529  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4689, i32 0, i32 0, [1 x i8]* @p_str4690, [1 x i8]* @p_str4691, [1 x i8]* @p_str4692, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4693, [1 x i8]* @p_str4694)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1666" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1531  %empty_662 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_57_NF_OC_V_str, i32 1, [1 x i8]* @p_str4695, [1 x i8]* @p_str4695, i32 1, i32 1, i16* %layer11_out_V_data_57_V, i16* %layer11_out_V_data_57_V)

]]></Node>
<StgValue><ssdm name="empty_662"/></StgValue>
</operation>

<operation id="1667" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1532  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4696, i32 0, i32 0, [1 x i8]* @p_str4697, [1 x i8]* @p_str4698, [1 x i8]* @p_str4699, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4700, [1 x i8]* @p_str4701)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1668" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1534  %empty_663 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_58_NF_OC_V_str, i32 1, [1 x i8]* @p_str4702, [1 x i8]* @p_str4702, i32 1, i32 1, i16* %layer11_out_V_data_58_V, i16* %layer11_out_V_data_58_V)

]]></Node>
<StgValue><ssdm name="empty_663"/></StgValue>
</operation>

<operation id="1669" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1535  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4703, i32 0, i32 0, [1 x i8]* @p_str4704, [1 x i8]* @p_str4705, [1 x i8]* @p_str4706, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4707, [1 x i8]* @p_str4708)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1670" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1537  %empty_664 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_59_NF_OC_V_str, i32 1, [1 x i8]* @p_str4709, [1 x i8]* @p_str4709, i32 1, i32 1, i16* %layer11_out_V_data_59_V, i16* %layer11_out_V_data_59_V)

]]></Node>
<StgValue><ssdm name="empty_664"/></StgValue>
</operation>

<operation id="1671" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1538  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4710, i32 0, i32 0, [1 x i8]* @p_str4711, [1 x i8]* @p_str4712, [1 x i8]* @p_str4713, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4714, [1 x i8]* @p_str4715)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1672" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1540  %empty_665 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_60_NF_OC_V_str, i32 1, [1 x i8]* @p_str4716, [1 x i8]* @p_str4716, i32 1, i32 1, i16* %layer11_out_V_data_60_V, i16* %layer11_out_V_data_60_V)

]]></Node>
<StgValue><ssdm name="empty_665"/></StgValue>
</operation>

<operation id="1673" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1541  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4717, i32 0, i32 0, [1 x i8]* @p_str4718, [1 x i8]* @p_str4719, [1 x i8]* @p_str4720, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4721, [1 x i8]* @p_str4722)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1674" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1543  %empty_666 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_61_NF_OC_V_str, i32 1, [1 x i8]* @p_str4723, [1 x i8]* @p_str4723, i32 1, i32 1, i16* %layer11_out_V_data_61_V, i16* %layer11_out_V_data_61_V)

]]></Node>
<StgValue><ssdm name="empty_666"/></StgValue>
</operation>

<operation id="1675" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1544  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4724, i32 0, i32 0, [1 x i8]* @p_str4725, [1 x i8]* @p_str4726, [1 x i8]* @p_str4727, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4728, [1 x i8]* @p_str4729)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1676" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1546  %empty_667 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_62_NF_OC_V_str, i32 1, [1 x i8]* @p_str4730, [1 x i8]* @p_str4730, i32 1, i32 1, i16* %layer11_out_V_data_62_V, i16* %layer11_out_V_data_62_V)

]]></Node>
<StgValue><ssdm name="empty_667"/></StgValue>
</operation>

<operation id="1677" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1547  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4731, i32 0, i32 0, [1 x i8]* @p_str4732, [1 x i8]* @p_str4733, [1 x i8]* @p_str4734, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4735, [1 x i8]* @p_str4736)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1678" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1549  %empty_668 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_63_NF_OC_V_str, i32 1, [1 x i8]* @p_str4737, [1 x i8]* @p_str4737, i32 1, i32 1, i16* %layer11_out_V_data_63_V, i16* %layer11_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="empty_668"/></StgValue>
</operation>

<operation id="1679" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1550  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4738, i32 0, i32 0, [1 x i8]* @p_str4739, [1 x i8]* @p_str4740, [1 x i8]* @p_str4741, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4742, [1 x i8]* @p_str4743)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1680" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1552  %empty_669 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str4744, [1 x i8]* @p_str4744, i32 1, i32 1, i16* %layer13_out_V_data_0_V, i16* %layer13_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_669"/></StgValue>
</operation>

<operation id="1681" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1553  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4745, i32 0, i32 0, [1 x i8]* @p_str4746, [1 x i8]* @p_str4747, [1 x i8]* @p_str4748, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4749, [1 x i8]* @p_str4750)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1682" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1555  %empty_670 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str4751, [1 x i8]* @p_str4751, i32 1, i32 1, i16* %layer13_out_V_data_1_V, i16* %layer13_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_670"/></StgValue>
</operation>

<operation id="1683" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1556  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4752, i32 0, i32 0, [1 x i8]* @p_str4753, [1 x i8]* @p_str4754, [1 x i8]* @p_str4755, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4756, [1 x i8]* @p_str4757)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1684" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1558  %empty_671 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str4758, [1 x i8]* @p_str4758, i32 1, i32 1, i16* %layer13_out_V_data_2_V, i16* %layer13_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_671"/></StgValue>
</operation>

<operation id="1685" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1559  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4759, i32 0, i32 0, [1 x i8]* @p_str4760, [1 x i8]* @p_str4761, [1 x i8]* @p_str4762, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4763, [1 x i8]* @p_str4764)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1686" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1561  %empty_672 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str4765, [1 x i8]* @p_str4765, i32 1, i32 1, i16* %layer13_out_V_data_3_V, i16* %layer13_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_672"/></StgValue>
</operation>

<operation id="1687" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1562  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4766, i32 0, i32 0, [1 x i8]* @p_str4767, [1 x i8]* @p_str4768, [1 x i8]* @p_str4769, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4770, [1 x i8]* @p_str4771)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1688" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1564  %empty_673 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str4772, [1 x i8]* @p_str4772, i32 1, i32 1, i16* %layer13_out_V_data_4_V, i16* %layer13_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_673"/></StgValue>
</operation>

<operation id="1689" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1565  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4773, i32 0, i32 0, [1 x i8]* @p_str4774, [1 x i8]* @p_str4775, [1 x i8]* @p_str4776, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4777, [1 x i8]* @p_str4778)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1690" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1567  %empty_674 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str4779, [1 x i8]* @p_str4779, i32 1, i32 1, i16* %layer13_out_V_data_5_V, i16* %layer13_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_674"/></StgValue>
</operation>

<operation id="1691" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1568  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4780, i32 0, i32 0, [1 x i8]* @p_str4781, [1 x i8]* @p_str4782, [1 x i8]* @p_str4783, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4784, [1 x i8]* @p_str4785)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1692" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1570  %empty_675 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str4786, [1 x i8]* @p_str4786, i32 1, i32 1, i16* %layer13_out_V_data_6_V, i16* %layer13_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_675"/></StgValue>
</operation>

<operation id="1693" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1571  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4787, i32 0, i32 0, [1 x i8]* @p_str4788, [1 x i8]* @p_str4789, [1 x i8]* @p_str4790, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4791, [1 x i8]* @p_str4792)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1694" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1573  %empty_676 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str4793, [1 x i8]* @p_str4793, i32 1, i32 1, i16* %layer13_out_V_data_7_V, i16* %layer13_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_676"/></StgValue>
</operation>

<operation id="1695" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1574  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4794, i32 0, i32 0, [1 x i8]* @p_str4795, [1 x i8]* @p_str4796, [1 x i8]* @p_str4797, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4798, [1 x i8]* @p_str4799)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1696" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1576  %empty_677 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str4800, [1 x i8]* @p_str4800, i32 1, i32 1, i16* %layer13_out_V_data_8_V, i16* %layer13_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_677"/></StgValue>
</operation>

<operation id="1697" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1577  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4801, i32 0, i32 0, [1 x i8]* @p_str4802, [1 x i8]* @p_str4803, [1 x i8]* @p_str4804, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4805, [1 x i8]* @p_str4806)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1698" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1579  %empty_678 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str4807, [1 x i8]* @p_str4807, i32 1, i32 1, i16* %layer13_out_V_data_9_V, i16* %layer13_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_678"/></StgValue>
</operation>

<operation id="1699" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1580  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4808, i32 0, i32 0, [1 x i8]* @p_str4809, [1 x i8]* @p_str4810, [1 x i8]* @p_str4811, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4812, [1 x i8]* @p_str4813)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1700" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1582  %empty_679 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str4814, [1 x i8]* @p_str4814, i32 1, i32 1, i16* %layer13_out_V_data_10_V, i16* %layer13_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_679"/></StgValue>
</operation>

<operation id="1701" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1583  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4815, i32 0, i32 0, [1 x i8]* @p_str4816, [1 x i8]* @p_str4817, [1 x i8]* @p_str4818, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4819, [1 x i8]* @p_str4820)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1702" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1585  %empty_680 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str4821, [1 x i8]* @p_str4821, i32 1, i32 1, i16* %layer13_out_V_data_11_V, i16* %layer13_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_680"/></StgValue>
</operation>

<operation id="1703" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1586  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4822, i32 0, i32 0, [1 x i8]* @p_str4823, [1 x i8]* @p_str4824, [1 x i8]* @p_str4825, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4826, [1 x i8]* @p_str4827)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1704" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1588  %empty_681 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str4828, [1 x i8]* @p_str4828, i32 1, i32 1, i16* %layer13_out_V_data_12_V, i16* %layer13_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_681"/></StgValue>
</operation>

<operation id="1705" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1589  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4829, i32 0, i32 0, [1 x i8]* @p_str4830, [1 x i8]* @p_str4831, [1 x i8]* @p_str4832, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4833, [1 x i8]* @p_str4834)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1706" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1591  %empty_682 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str4835, [1 x i8]* @p_str4835, i32 1, i32 1, i16* %layer13_out_V_data_13_V, i16* %layer13_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_682"/></StgValue>
</operation>

<operation id="1707" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1592  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4836, i32 0, i32 0, [1 x i8]* @p_str4837, [1 x i8]* @p_str4838, [1 x i8]* @p_str4839, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4840, [1 x i8]* @p_str4841)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1708" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1594  %empty_683 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str4842, [1 x i8]* @p_str4842, i32 1, i32 1, i16* %layer13_out_V_data_14_V, i16* %layer13_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_683"/></StgValue>
</operation>

<operation id="1709" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1595  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4843, i32 0, i32 0, [1 x i8]* @p_str4844, [1 x i8]* @p_str4845, [1 x i8]* @p_str4846, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4847, [1 x i8]* @p_str4848)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1710" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1597  %empty_684 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str4849, [1 x i8]* @p_str4849, i32 1, i32 1, i16* %layer13_out_V_data_15_V, i16* %layer13_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_684"/></StgValue>
</operation>

<operation id="1711" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1598  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4850, i32 0, i32 0, [1 x i8]* @p_str4851, [1 x i8]* @p_str4852, [1 x i8]* @p_str4853, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4854, [1 x i8]* @p_str4855)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1712" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1600  %empty_685 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str4856, [1 x i8]* @p_str4856, i32 1, i32 1, i16* %layer13_out_V_data_16_V, i16* %layer13_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_685"/></StgValue>
</operation>

<operation id="1713" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1601  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4857, i32 0, i32 0, [1 x i8]* @p_str4858, [1 x i8]* @p_str4859, [1 x i8]* @p_str4860, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4861, [1 x i8]* @p_str4862)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1714" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1603  %empty_686 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str4863, [1 x i8]* @p_str4863, i32 1, i32 1, i16* %layer13_out_V_data_17_V, i16* %layer13_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_686"/></StgValue>
</operation>

<operation id="1715" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1604  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4864, i32 0, i32 0, [1 x i8]* @p_str4865, [1 x i8]* @p_str4866, [1 x i8]* @p_str4867, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4868, [1 x i8]* @p_str4869)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1716" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1606  %empty_687 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str4870, [1 x i8]* @p_str4870, i32 1, i32 1, i16* %layer13_out_V_data_18_V, i16* %layer13_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_687"/></StgValue>
</operation>

<operation id="1717" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1607  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4871, i32 0, i32 0, [1 x i8]* @p_str4872, [1 x i8]* @p_str4873, [1 x i8]* @p_str4874, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4875, [1 x i8]* @p_str4876)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1718" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1609  %empty_688 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str4877, [1 x i8]* @p_str4877, i32 1, i32 1, i16* %layer13_out_V_data_19_V, i16* %layer13_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_688"/></StgValue>
</operation>

<operation id="1719" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1610  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4878, i32 0, i32 0, [1 x i8]* @p_str4879, [1 x i8]* @p_str4880, [1 x i8]* @p_str4881, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4882, [1 x i8]* @p_str4883)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1720" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1612  %empty_689 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str4884, [1 x i8]* @p_str4884, i32 1, i32 1, i16* %layer13_out_V_data_20_V, i16* %layer13_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_689"/></StgValue>
</operation>

<operation id="1721" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1613  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4885, i32 0, i32 0, [1 x i8]* @p_str4886, [1 x i8]* @p_str4887, [1 x i8]* @p_str4888, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4889, [1 x i8]* @p_str4890)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1722" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1615  %empty_690 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str4891, [1 x i8]* @p_str4891, i32 1, i32 1, i16* %layer13_out_V_data_21_V, i16* %layer13_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_690"/></StgValue>
</operation>

<operation id="1723" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1616  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4892, i32 0, i32 0, [1 x i8]* @p_str4893, [1 x i8]* @p_str4894, [1 x i8]* @p_str4895, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4896, [1 x i8]* @p_str4897)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1724" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1618  %empty_691 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str4898, [1 x i8]* @p_str4898, i32 1, i32 1, i16* %layer13_out_V_data_22_V, i16* %layer13_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_691"/></StgValue>
</operation>

<operation id="1725" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1619  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4899, i32 0, i32 0, [1 x i8]* @p_str4900, [1 x i8]* @p_str4901, [1 x i8]* @p_str4902, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4903, [1 x i8]* @p_str4904)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1726" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1621  %empty_692 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str4905, [1 x i8]* @p_str4905, i32 1, i32 1, i16* %layer13_out_V_data_23_V, i16* %layer13_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_692"/></StgValue>
</operation>

<operation id="1727" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1622  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4906, i32 0, i32 0, [1 x i8]* @p_str4907, [1 x i8]* @p_str4908, [1 x i8]* @p_str4909, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4910, [1 x i8]* @p_str4911)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1728" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1624  %empty_693 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str4912, [1 x i8]* @p_str4912, i32 1, i32 1, i16* %layer13_out_V_data_24_V, i16* %layer13_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_693"/></StgValue>
</operation>

<operation id="1729" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1625  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4913, i32 0, i32 0, [1 x i8]* @p_str4914, [1 x i8]* @p_str4915, [1 x i8]* @p_str4916, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4917, [1 x i8]* @p_str4918)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1730" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1627  %empty_694 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str4919, [1 x i8]* @p_str4919, i32 1, i32 1, i16* %layer13_out_V_data_25_V, i16* %layer13_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_694"/></StgValue>
</operation>

<operation id="1731" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1628  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4920, i32 0, i32 0, [1 x i8]* @p_str4921, [1 x i8]* @p_str4922, [1 x i8]* @p_str4923, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4924, [1 x i8]* @p_str4925)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1732" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1630  %empty_695 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str4926, [1 x i8]* @p_str4926, i32 1, i32 1, i16* %layer13_out_V_data_26_V, i16* %layer13_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_695"/></StgValue>
</operation>

<operation id="1733" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1631  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4927, i32 0, i32 0, [1 x i8]* @p_str4928, [1 x i8]* @p_str4929, [1 x i8]* @p_str4930, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4931, [1 x i8]* @p_str4932)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1734" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1633  %empty_696 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str4933, [1 x i8]* @p_str4933, i32 1, i32 1, i16* %layer13_out_V_data_27_V, i16* %layer13_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_696"/></StgValue>
</operation>

<operation id="1735" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1634  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4934, i32 0, i32 0, [1 x i8]* @p_str4935, [1 x i8]* @p_str4936, [1 x i8]* @p_str4937, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4938, [1 x i8]* @p_str4939)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1736" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1636  %empty_697 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str4940, [1 x i8]* @p_str4940, i32 1, i32 1, i16* %layer13_out_V_data_28_V, i16* %layer13_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_697"/></StgValue>
</operation>

<operation id="1737" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1637  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4941, i32 0, i32 0, [1 x i8]* @p_str4942, [1 x i8]* @p_str4943, [1 x i8]* @p_str4944, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4945, [1 x i8]* @p_str4946)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1738" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1639  %empty_698 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str4947, [1 x i8]* @p_str4947, i32 1, i32 1, i16* %layer13_out_V_data_29_V, i16* %layer13_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_698"/></StgValue>
</operation>

<operation id="1739" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1640  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4948, i32 0, i32 0, [1 x i8]* @p_str4949, [1 x i8]* @p_str4950, [1 x i8]* @p_str4951, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4952, [1 x i8]* @p_str4953)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1740" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1642  %empty_699 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str4954, [1 x i8]* @p_str4954, i32 1, i32 1, i16* %layer13_out_V_data_30_V, i16* %layer13_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_699"/></StgValue>
</operation>

<operation id="1741" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1643  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4955, i32 0, i32 0, [1 x i8]* @p_str4956, [1 x i8]* @p_str4957, [1 x i8]* @p_str4958, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4959, [1 x i8]* @p_str4960)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1742" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1645  %empty_700 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str4961, [1 x i8]* @p_str4961, i32 1, i32 1, i16* %layer13_out_V_data_31_V, i16* %layer13_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_700"/></StgValue>
</operation>

<operation id="1743" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1646  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4962, i32 0, i32 0, [1 x i8]* @p_str4963, [1 x i8]* @p_str4964, [1 x i8]* @p_str4965, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4966, [1 x i8]* @p_str4967)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1744" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1648  %empty_701 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer14_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str4968, [1 x i8]* @p_str4968, i32 1, i32 1, i16* %layer14_out_V_data_0_V, i16* %layer14_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_701"/></StgValue>
</operation>

<operation id="1745" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1649  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4969, i32 0, i32 0, [1 x i8]* @p_str4970, [1 x i8]* @p_str4971, [1 x i8]* @p_str4972, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4973, [1 x i8]* @p_str4974)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1746" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1651  %empty_702 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer14_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str4975, [1 x i8]* @p_str4975, i32 1, i32 1, i16* %layer14_out_V_data_1_V, i16* %layer14_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_702"/></StgValue>
</operation>

<operation id="1747" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1652  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4976, i32 0, i32 0, [1 x i8]* @p_str4977, [1 x i8]* @p_str4978, [1 x i8]* @p_str4979, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4980, [1 x i8]* @p_str4981)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1748" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1654  %empty_703 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer14_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str4982, [1 x i8]* @p_str4982, i32 1, i32 1, i16* %layer14_out_V_data_2_V, i16* %layer14_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_703"/></StgValue>
</operation>

<operation id="1749" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1655  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4983, i32 0, i32 0, [1 x i8]* @p_str4984, [1 x i8]* @p_str4985, [1 x i8]* @p_str4986, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4987, [1 x i8]* @p_str4988)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1750" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1657  %empty_704 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer14_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str4989, [1 x i8]* @p_str4989, i32 1, i32 1, i16* %layer14_out_V_data_3_V, i16* %layer14_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>

<operation id="1751" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1658  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4990, i32 0, i32 0, [1 x i8]* @p_str4991, [1 x i8]* @p_str4992, [1 x i8]* @p_str4993, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4994, [1 x i8]* @p_str4995)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1752" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1660  %empty_705 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer14_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str4996, [1 x i8]* @p_str4996, i32 1, i32 1, i16* %layer14_out_V_data_4_V, i16* %layer14_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_705"/></StgValue>
</operation>

<operation id="1753" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1661  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4997, i32 0, i32 0, [1 x i8]* @p_str4998, [1 x i8]* @p_str4999, [1 x i8]* @p_str5000, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5001, [1 x i8]* @p_str5002)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1754" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1663  %empty_706 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer14_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str5003, [1 x i8]* @p_str5003, i32 1, i32 1, i16* %layer14_out_V_data_5_V, i16* %layer14_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_706"/></StgValue>
</operation>

<operation id="1755" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1664  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5004, i32 0, i32 0, [1 x i8]* @p_str5005, [1 x i8]* @p_str5006, [1 x i8]* @p_str5007, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5008, [1 x i8]* @p_str5009)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1756" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1666  %empty_707 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer14_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str5010, [1 x i8]* @p_str5010, i32 1, i32 1, i16* %layer14_out_V_data_6_V, i16* %layer14_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_707"/></StgValue>
</operation>

<operation id="1757" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1667  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5011, i32 0, i32 0, [1 x i8]* @p_str5012, [1 x i8]* @p_str5013, [1 x i8]* @p_str5014, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5015, [1 x i8]* @p_str5016)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1758" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1669  %empty_708 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer14_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str5017, [1 x i8]* @p_str5017, i32 1, i32 1, i16* %layer14_out_V_data_7_V, i16* %layer14_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_708"/></StgValue>
</operation>

<operation id="1759" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1670  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5018, i32 0, i32 0, [1 x i8]* @p_str5019, [1 x i8]* @p_str5020, [1 x i8]* @p_str5021, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5022, [1 x i8]* @p_str5023)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1760" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1672  %empty_709 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer14_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str5024, [1 x i8]* @p_str5024, i32 1, i32 1, i16* %layer14_out_V_data_8_V, i16* %layer14_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_709"/></StgValue>
</operation>

<operation id="1761" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1673  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5025, i32 0, i32 0, [1 x i8]* @p_str5026, [1 x i8]* @p_str5027, [1 x i8]* @p_str5028, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5029, [1 x i8]* @p_str5030)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1762" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1675  %empty_710 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer14_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str5031, [1 x i8]* @p_str5031, i32 1, i32 1, i16* %layer14_out_V_data_9_V, i16* %layer14_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_710"/></StgValue>
</operation>

<operation id="1763" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1676  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5032, i32 0, i32 0, [1 x i8]* @p_str5033, [1 x i8]* @p_str5034, [1 x i8]* @p_str5035, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5036, [1 x i8]* @p_str5037)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1764" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1678  %empty_711 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str5038, [1 x i8]* @p_str5038, i32 1, i32 1, i16* %layer14_out_V_data_10_V, i16* %layer14_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_711"/></StgValue>
</operation>

<operation id="1765" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1679  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5039, i32 0, i32 0, [1 x i8]* @p_str5040, [1 x i8]* @p_str5041, [1 x i8]* @p_str5042, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5043, [1 x i8]* @p_str5044)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1766" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1681  %empty_712 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str5045, [1 x i8]* @p_str5045, i32 1, i32 1, i16* %layer14_out_V_data_11_V, i16* %layer14_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_712"/></StgValue>
</operation>

<operation id="1767" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1682  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5046, i32 0, i32 0, [1 x i8]* @p_str5047, [1 x i8]* @p_str5048, [1 x i8]* @p_str5049, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5050, [1 x i8]* @p_str5051)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1768" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1684  %empty_713 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str5052, [1 x i8]* @p_str5052, i32 1, i32 1, i16* %layer14_out_V_data_12_V, i16* %layer14_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_713"/></StgValue>
</operation>

<operation id="1769" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1685  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5053, i32 0, i32 0, [1 x i8]* @p_str5054, [1 x i8]* @p_str5055, [1 x i8]* @p_str5056, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5057, [1 x i8]* @p_str5058)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1770" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1687  %empty_714 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str5059, [1 x i8]* @p_str5059, i32 1, i32 1, i16* %layer14_out_V_data_13_V, i16* %layer14_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_714"/></StgValue>
</operation>

<operation id="1771" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1688  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5060, i32 0, i32 0, [1 x i8]* @p_str5061, [1 x i8]* @p_str5062, [1 x i8]* @p_str5063, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5064, [1 x i8]* @p_str5065)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1772" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1690  %empty_715 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str5066, [1 x i8]* @p_str5066, i32 1, i32 1, i16* %layer14_out_V_data_14_V, i16* %layer14_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_715"/></StgValue>
</operation>

<operation id="1773" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1691  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5067, i32 0, i32 0, [1 x i8]* @p_str5068, [1 x i8]* @p_str5069, [1 x i8]* @p_str5070, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5071, [1 x i8]* @p_str5072)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1774" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1693  %empty_716 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str5073, [1 x i8]* @p_str5073, i32 1, i32 1, i16* %layer14_out_V_data_15_V, i16* %layer14_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_716"/></StgValue>
</operation>

<operation id="1775" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1694  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5074, i32 0, i32 0, [1 x i8]* @p_str5075, [1 x i8]* @p_str5076, [1 x i8]* @p_str5077, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5078, [1 x i8]* @p_str5079)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1776" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1696  %empty_717 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str5080, [1 x i8]* @p_str5080, i32 1, i32 1, i16* %layer14_out_V_data_16_V, i16* %layer14_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_717"/></StgValue>
</operation>

<operation id="1777" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1697  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5081, i32 0, i32 0, [1 x i8]* @p_str5082, [1 x i8]* @p_str5083, [1 x i8]* @p_str5084, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5085, [1 x i8]* @p_str5086)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1778" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1699  %empty_718 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str5087, [1 x i8]* @p_str5087, i32 1, i32 1, i16* %layer14_out_V_data_17_V, i16* %layer14_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_718"/></StgValue>
</operation>

<operation id="1779" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1700  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5088, i32 0, i32 0, [1 x i8]* @p_str5089, [1 x i8]* @p_str5090, [1 x i8]* @p_str5091, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5092, [1 x i8]* @p_str5093)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1780" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1702  %empty_719 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str5094, [1 x i8]* @p_str5094, i32 1, i32 1, i16* %layer14_out_V_data_18_V, i16* %layer14_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_719"/></StgValue>
</operation>

<operation id="1781" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1703  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5095, i32 0, i32 0, [1 x i8]* @p_str5096, [1 x i8]* @p_str5097, [1 x i8]* @p_str5098, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5099, [1 x i8]* @p_str5100)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1782" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1705  %empty_720 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str5101, [1 x i8]* @p_str5101, i32 1, i32 1, i16* %layer14_out_V_data_19_V, i16* %layer14_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_720"/></StgValue>
</operation>

<operation id="1783" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1706  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5102, i32 0, i32 0, [1 x i8]* @p_str5103, [1 x i8]* @p_str5104, [1 x i8]* @p_str5105, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5106, [1 x i8]* @p_str5107)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1784" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1708  %empty_721 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str5108, [1 x i8]* @p_str5108, i32 1, i32 1, i16* %layer14_out_V_data_20_V, i16* %layer14_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_721"/></StgValue>
</operation>

<operation id="1785" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1709  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5109, i32 0, i32 0, [1 x i8]* @p_str5110, [1 x i8]* @p_str5111, [1 x i8]* @p_str5112, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5113, [1 x i8]* @p_str5114)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1786" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1711  %empty_722 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str5115, [1 x i8]* @p_str5115, i32 1, i32 1, i16* %layer14_out_V_data_21_V, i16* %layer14_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_722"/></StgValue>
</operation>

<operation id="1787" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1712  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5116, i32 0, i32 0, [1 x i8]* @p_str5117, [1 x i8]* @p_str5118, [1 x i8]* @p_str5119, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5120, [1 x i8]* @p_str5121)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1788" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1714  %empty_723 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str5122, [1 x i8]* @p_str5122, i32 1, i32 1, i16* %layer14_out_V_data_22_V, i16* %layer14_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_723"/></StgValue>
</operation>

<operation id="1789" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1715  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5123, i32 0, i32 0, [1 x i8]* @p_str5124, [1 x i8]* @p_str5125, [1 x i8]* @p_str5126, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5127, [1 x i8]* @p_str5128)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1790" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1717  %empty_724 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str5129, [1 x i8]* @p_str5129, i32 1, i32 1, i16* %layer14_out_V_data_23_V, i16* %layer14_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_724"/></StgValue>
</operation>

<operation id="1791" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1718  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5130, i32 0, i32 0, [1 x i8]* @p_str5131, [1 x i8]* @p_str5132, [1 x i8]* @p_str5133, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5134, [1 x i8]* @p_str5135)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1792" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1720  %empty_725 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str5136, [1 x i8]* @p_str5136, i32 1, i32 1, i16* %layer14_out_V_data_24_V, i16* %layer14_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_725"/></StgValue>
</operation>

<operation id="1793" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1721  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5137, i32 0, i32 0, [1 x i8]* @p_str5138, [1 x i8]* @p_str5139, [1 x i8]* @p_str5140, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5141, [1 x i8]* @p_str5142)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1794" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1723  %empty_726 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str5143, [1 x i8]* @p_str5143, i32 1, i32 1, i16* %layer14_out_V_data_25_V, i16* %layer14_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_726"/></StgValue>
</operation>

<operation id="1795" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1724  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5144, i32 0, i32 0, [1 x i8]* @p_str5145, [1 x i8]* @p_str5146, [1 x i8]* @p_str5147, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5148, [1 x i8]* @p_str5149)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1796" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1726  %empty_727 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str5150, [1 x i8]* @p_str5150, i32 1, i32 1, i16* %layer14_out_V_data_26_V, i16* %layer14_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_727"/></StgValue>
</operation>

<operation id="1797" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1727  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5151, i32 0, i32 0, [1 x i8]* @p_str5152, [1 x i8]* @p_str5153, [1 x i8]* @p_str5154, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5155, [1 x i8]* @p_str5156)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1798" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1729  %empty_728 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str5157, [1 x i8]* @p_str5157, i32 1, i32 1, i16* %layer14_out_V_data_27_V, i16* %layer14_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_728"/></StgValue>
</operation>

<operation id="1799" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1730  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5158, i32 0, i32 0, [1 x i8]* @p_str5159, [1 x i8]* @p_str5160, [1 x i8]* @p_str5161, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5162, [1 x i8]* @p_str5163)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1800" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1732  %empty_729 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str5164, [1 x i8]* @p_str5164, i32 1, i32 1, i16* %layer14_out_V_data_28_V, i16* %layer14_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_729"/></StgValue>
</operation>

<operation id="1801" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1733  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5165, i32 0, i32 0, [1 x i8]* @p_str5166, [1 x i8]* @p_str5167, [1 x i8]* @p_str5168, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5169, [1 x i8]* @p_str5170)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1802" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1735  %empty_730 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str5171, [1 x i8]* @p_str5171, i32 1, i32 1, i16* %layer14_out_V_data_29_V, i16* %layer14_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_730"/></StgValue>
</operation>

<operation id="1803" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1736  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5172, i32 0, i32 0, [1 x i8]* @p_str5173, [1 x i8]* @p_str5174, [1 x i8]* @p_str5175, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5176, [1 x i8]* @p_str5177)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1804" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1738  %empty_731 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str5178, [1 x i8]* @p_str5178, i32 1, i32 1, i16* %layer14_out_V_data_30_V, i16* %layer14_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_731"/></StgValue>
</operation>

<operation id="1805" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1739  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5179, i32 0, i32 0, [1 x i8]* @p_str5180, [1 x i8]* @p_str5181, [1 x i8]* @p_str5182, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5183, [1 x i8]* @p_str5184)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1806" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1741  %empty_732 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer14_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str5185, [1 x i8]* @p_str5185, i32 1, i32 1, i16* %layer14_out_V_data_31_V, i16* %layer14_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_732"/></StgValue>
</operation>

<operation id="1807" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1742  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5186, i32 0, i32 0, [1 x i8]* @p_str5187, [1 x i8]* @p_str5188, [1 x i8]* @p_str5189, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5190, [1 x i8]* @p_str5191)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1808" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1744  %empty_733 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str5192, [1 x i8]* @p_str5192, i32 1, i32 1, i16* %layer15_out_V_data_0_V, i16* %layer15_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_733"/></StgValue>
</operation>

<operation id="1809" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1745  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5193, i32 0, i32 0, [1 x i8]* @p_str5194, [1 x i8]* @p_str5195, [1 x i8]* @p_str5196, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5197, [1 x i8]* @p_str5198)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1810" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1747  %empty_734 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str5199, [1 x i8]* @p_str5199, i32 1, i32 1, i16* %layer15_out_V_data_1_V, i16* %layer15_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_734"/></StgValue>
</operation>

<operation id="1811" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1748  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5200, i32 0, i32 0, [1 x i8]* @p_str5201, [1 x i8]* @p_str5202, [1 x i8]* @p_str5203, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5204, [1 x i8]* @p_str5205)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1812" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1750  %empty_735 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str5206, [1 x i8]* @p_str5206, i32 1, i32 1, i16* %layer15_out_V_data_2_V, i16* %layer15_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_735"/></StgValue>
</operation>

<operation id="1813" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1751  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5207, i32 0, i32 0, [1 x i8]* @p_str5208, [1 x i8]* @p_str5209, [1 x i8]* @p_str5210, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5211, [1 x i8]* @p_str5212)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1814" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1753  %empty_736 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str5213, [1 x i8]* @p_str5213, i32 1, i32 1, i16* %layer15_out_V_data_3_V, i16* %layer15_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_736"/></StgValue>
</operation>

<operation id="1815" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1754  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5214, i32 0, i32 0, [1 x i8]* @p_str5215, [1 x i8]* @p_str5216, [1 x i8]* @p_str5217, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5218, [1 x i8]* @p_str5219)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1816" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1756  %empty_737 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str5220, [1 x i8]* @p_str5220, i32 1, i32 1, i16* %layer15_out_V_data_4_V, i16* %layer15_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_737"/></StgValue>
</operation>

<operation id="1817" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1757  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5221, i32 0, i32 0, [1 x i8]* @p_str5222, [1 x i8]* @p_str5223, [1 x i8]* @p_str5224, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5225, [1 x i8]* @p_str5226)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1818" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1759  %empty_738 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str5227, [1 x i8]* @p_str5227, i32 1, i32 1, i16* %layer15_out_V_data_5_V, i16* %layer15_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_738"/></StgValue>
</operation>

<operation id="1819" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1760  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5228, i32 0, i32 0, [1 x i8]* @p_str5229, [1 x i8]* @p_str5230, [1 x i8]* @p_str5231, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5232, [1 x i8]* @p_str5233)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1820" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1762  %empty_739 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str5234, [1 x i8]* @p_str5234, i32 1, i32 1, i16* %layer15_out_V_data_6_V, i16* %layer15_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>

<operation id="1821" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1763  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5235, i32 0, i32 0, [1 x i8]* @p_str5236, [1 x i8]* @p_str5237, [1 x i8]* @p_str5238, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5239, [1 x i8]* @p_str5240)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1822" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1765  %empty_740 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str5241, [1 x i8]* @p_str5241, i32 1, i32 1, i16* %layer15_out_V_data_7_V, i16* %layer15_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_740"/></StgValue>
</operation>

<operation id="1823" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1766  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5242, i32 0, i32 0, [1 x i8]* @p_str5243, [1 x i8]* @p_str5244, [1 x i8]* @p_str5245, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5246, [1 x i8]* @p_str5247)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1824" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1768  %empty_741 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str5248, [1 x i8]* @p_str5248, i32 1, i32 1, i16* %layer15_out_V_data_8_V, i16* %layer15_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_741"/></StgValue>
</operation>

<operation id="1825" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1769  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5249, i32 0, i32 0, [1 x i8]* @p_str5250, [1 x i8]* @p_str5251, [1 x i8]* @p_str5252, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5253, [1 x i8]* @p_str5254)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1826" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:1771  %empty_742 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str5255, [1 x i8]* @p_str5255, i32 1, i32 1, i16* %layer15_out_V_data_9_V, i16* %layer15_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_742"/></StgValue>
</operation>

<operation id="1827" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1772  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5256, i32 0, i32 0, [1 x i8]* @p_str5257, [1 x i8]* @p_str5258, [1 x i8]* @p_str5259, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5260, [1 x i8]* @p_str5261)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1828" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1773  call void (...)* @_ssdm_op_SpecInterface(i16* %input_1_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1829" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1774  call void (...)* @_ssdm_op_SpecInterface(i16* %input_1_V_data_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1830" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1775  call void (...)* @_ssdm_op_SpecInterface(i16* %input_1_V_data_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1831" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1776  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1832" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1777  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_V_data_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1833" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1778  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_V_data_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1834" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1779  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_V_data_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1835" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1780  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_V_data_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1836" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1781  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_V_data_5_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1837" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1782  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_V_data_6_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1838" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1783  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_V_data_7_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1839" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1784  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_V_data_8_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1840" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1785  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_V_data_9_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1841" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="0">
<![CDATA[
:1800  ret void

]]></Node>
<StgValue><ssdm name="ret_ln104"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
