{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 26, "design__inferred_latch__count": 0, "design__instance__count": 866, "design__instance__area": 29128.1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 14, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.016878651455044746, "power__switching__total": 0.006005596835166216, "power__leakage__total": 3.770614114273485e-07, "power__total": 0.02288462407886982, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2858463824325409, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2865200102717837, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.34762527174097074, "timing__setup__ws__corner:nom_tt_025C_5v00": 6.659057937989379, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.347625, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 9.471483, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 14, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.3104843969806818, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.3107890421872549, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.8802359090767286, "timing__setup__ws__corner:nom_ss_125C_4v50": 2.285737885884391, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 0.880236, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 4.950085, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 14, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2743277072039821, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.27505390410492764, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.11394563393125877, "timing__setup__ws__corner:nom_ff_n40C_5v50": 8.570970842322902, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.113946, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 11.448403, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 3, "design__max_fanout_violation__count": 14, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.272076618935587, "clock__skew__worst_setup": 0.27262540219217984, "timing__hold__ws": 0.11331219616664404, "timing__setup__ws": 2.1416415913537605, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.113312, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 4.738052, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 260.43 278.35", "design__core__bbox": "6.72 15.68 253.68 262.64", "design__io": 46, "design__die__area": 72490.7, "design__core__area": 60989.2, "design__instance__count__stdcell": 1382, "design__instance__area__stdcell": 31393.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.514739, "design__instance__utilization__stdcell": 0.514739, "design__rows": 63, "design__rows:GF018hv5v_mcu_sc7": 63, "design__sites": 27783, "design__sites:GF018hv5v_mcu_sc7": 27783, "design__instance__count__class:inverter": 52, "design__instance__area__class:inverter": 482.944, "design__instance__count__class:sequential_cell": 194, "design__instance__area__class:sequential_cell": 13963.7, "design__instance__count__class:multi_input_combinational_cell": 510, "design__instance__area__class:multi_input_combinational_cell": 11292.1, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 44, "design__io__hpwl": 7833630, "design__instance__count__class:timing_repair_buffer": 78, "design__instance__area__class:timing_repair_buffer": 1835.19, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 29845.9, "design__violations": 0, "design__instance__count__class:clock_buffer": 18, "design__instance__area__class:clock_buffer": 1053.7, "design__instance__count__class:clock_inverter": 14, "design__instance__area__class:clock_inverter": 500.506, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 874, "route__net__special": 2, "route__drc_errors__iter:0": 169, "route__wirelength__iter:0": 33086, "route__drc_errors__iter:1": 22, "route__wirelength__iter:1": 32724, "route__drc_errors__iter:2": 4, "route__wirelength__iter:2": 32619, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 32595, "route__drc_errors": 0, "route__wirelength": 32595, "route__vias": 5559, "route__vias__singlecut": 5559, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 459.39, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 14, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2825174341102045, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.28294259402950905, "timing__hold__ws__corner:min_tt_025C_5v00": 0.34669312846313266, "timing__setup__ws__corner:min_tt_025C_5v00": 6.7279606012923665, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.346693, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 9.570557, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 14, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.30484712839141226, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.30472844554672324, "timing__hold__ws__corner:min_ss_125C_4v50": 0.878436237502913, "timing__setup__ws__corner:min_ss_125C_4v50": 2.407237144421923, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 0.878436, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 5.127705, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 14, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.272076618935587, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.27262540219217984, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.11331219616664404, "timing__setup__ws__corner:min_ff_n40C_5v50": 8.61593487609189, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.113312, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 11.51271, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 14, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2898024957592255, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2908472156549444, "timing__hold__ws__corner:max_tt_025C_5v00": 0.3487511489420851, "timing__setup__ws__corner:max_tt_025C_5v00": 6.577367725527103, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.348751, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 9.351547, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 3, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 14, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.317196361488183, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.3181333897474676, "timing__hold__ws__corner:max_ss_125C_4v50": 0.8804981437625615, "timing__setup__ws__corner:max_ss_125C_4v50": 2.1416415913537605, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 0.880498, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 4.738052, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 14, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2769986263210128, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2779855035955129, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.11471313112988844, "timing__setup__ws__corner:max_ff_n40C_5v50": 8.517848889538246, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.114713, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 11.371563, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99909, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99972, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000911673, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000915757, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.0002748, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000915757, "design_powergrid__voltage__worst": 0.000915757, "design_powergrid__voltage__worst__net:VDD": 4.99909, "design_powergrid__drop__worst": 0.000915757, "design_powergrid__drop__worst__net:VDD": 0.000911673, "design_powergrid__voltage__worst__net:VSS": 0.000915757, "design_powergrid__drop__worst__net:VSS": 0.000915757, "ir__voltage__worst": 5, "ir__drop__avg": 0.000281, "ir__drop__worst": 0.000912, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}