--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml eight_bit_comp.twx eight_bit_comp.ncd -o eight_bit_comp.twr
eight_bit_comp.pcf -ucf eight_bit_comp.ucf

Design file:              eight_bit_comp.ncd
Physical constraint file: eight_bit_comp.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PB1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Y<0>        |    0.867(R)|    0.969(R)|PB1_BUFGP         |   0.000|
Y<1>        |    0.419(R)|    1.327(R)|PB1_BUFGP         |   0.000|
Y<2>        |   -0.281(R)|    1.885(R)|PB1_BUFGP         |   0.000|
Y<3>        |    1.283(R)|    0.633(R)|PB1_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB2
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Y<0>        |   -0.274(R)|    2.378(R)|PB2_BUFGP         |   0.000|
Y<1>        |   -0.202(R)|    2.321(R)|PB2_BUFGP         |   0.000|
Y<2>        |   -1.135(R)|    3.067(R)|PB2_BUFGP         |   0.000|
Y<3>        |   -0.427(R)|    2.500(R)|PB2_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB3
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Y<0>        |    0.201(R)|    1.804(R)|PB3_BUFGP         |   0.000|
Y<1>        |   -0.255(R)|    2.169(R)|PB3_BUFGP         |   0.000|
Y<2>        |   -0.944(R)|    2.720(R)|PB3_BUFGP         |   0.000|
Y<3>        |    0.400(R)|    1.646(R)|PB3_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB4
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Y<0>        |   -0.449(R)|    2.357(R)|PB4_BUFGP         |   0.000|
Y<1>        |   -0.369(R)|    2.292(R)|PB4_BUFGP         |   0.000|
Y<2>        |   -0.961(R)|    2.764(R)|PB4_BUFGP         |   0.000|
Y<3>        |    0.036(R)|    1.967(R)|PB4_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock PB1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Z<0>        |   13.857(R)|PB1_BUFGP         |   0.000|
Z<1>        |   14.057(R)|PB1_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock PB2 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Z<0>        |   15.662(R)|PB2_BUFGP         |   0.000|
Z<1>        |   15.889(R)|PB2_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock PB3 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Z<0>        |   14.736(R)|PB3_BUFGP         |   0.000|
Z<1>        |   15.020(R)|PB3_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock PB4 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Z<0>        |   15.256(R)|PB4_BUFGP         |   0.000|
Z<1>        |   15.641(R)|PB4_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Mon Feb  5 15:51:23 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 351 MB



