

================================================================
== Vivado HLS Report for 'digitrec_DotProd'
================================================================
* Date:           Tue Dec  6 21:49:11 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DotProd_pipe  |   15|   15|         7|          1|          1|    10|    yes   |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      6|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     38|
|Register         |        -|      -|      47|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|      47|     45|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+-------+---+----+
    |           Instance           |           Module          | BRAM_18K| DSP48E| FF| LUT|
    +------------------------------+---------------------------+---------+-------+---+----+
    |digitrec_mul_32s_32s_32_6_U4  |digitrec_mul_32s_32s_32_6  |        0|      4|  0|   0|
    +------------------------------+---------------------------+---------+-------+---+----+
    |Total                         |                           |        0|      4|  0|   0|
    +------------------------------+---------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_87_p2       |     +    |      0|  0|   4|           4|           1|
    |exitcond_fu_81_p2  |   icmp   |      0|  0|   2|           4|           4|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|   6|           8|           5|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it6  |   1|          2|    1|          2|
    |i_reg_70               |   4|          2|    4|          8|
    |res_reg_58             |  32|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  38|         10|   38|         78|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6  |   1|   0|    1|          0|
    |exitcond_reg_105       |   1|   0|    1|          0|
    |i_reg_70               |   4|   0|    4|          0|
    |res_reg_58             |  32|   0|   32|          0|
    |exitcond_reg_105       |   0|   1|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  47|   1|   48|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------+-----+-----+------------+------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | digitrec_DotProd | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | digitrec_DotProd | return value |
|ap_start    |  in |    1| ap_ctrl_hs | digitrec_DotProd | return value |
|ap_done     | out |    1| ap_ctrl_hs | digitrec_DotProd | return value |
|ap_idle     | out |    1| ap_ctrl_hs | digitrec_DotProd | return value |
|ap_ready    | out |    1| ap_ctrl_hs | digitrec_DotProd | return value |
|ap_return   | out |   32| ap_ctrl_hs | digitrec_DotProd | return value |
|a_address0  | out |    4|  ap_memory |         a        |     array    |
|a_ce0       | out |    1|  ap_memory |         a        |     array    |
|a_q0        |  in |   32|  ap_memory |         a        |     array    |
|b_address0  | out |    4|  ap_memory |         b        |     array    |
|b_ce0       | out |    1|  ap_memory |         b        |     array    |
|b_q0        |  in |   32|  ap_memory |         b        |     array    |
+------------+-----+-----+------------+------------------+--------------+

