Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6vlx240t-3-ff1156

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\pro\DSPA\proj_dspa\case.v" into library work
Parsing module <case1>.
Analyzing Verilog file "F:\pro\DSPA\proj_dspa\temp.v" into library work
Parsing module <temp>.
Analyzing Verilog file "F:\pro\DSPA\proj_dspa\addititon.v" into library work
Parsing module <addititon>.
Analyzing Verilog file "F:\pro\DSPA\proj_dspa\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <temp>.

Elaborating module <addititon>.

Elaborating module <case1>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "F:\pro\DSPA\proj_dspa\top.v".
        NUM_BITS = 5
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <temp>.
    Related source file is "F:\pro\DSPA\proj_dspa\temp.v".
        NUM_BITS = 5
        VAL1 = 5'b10000
        VAL2 = 5'b10010
        VAL3 = 5'b11000
        VAL4 = 5'b11011
        exp1 = 3'b000
        exp2 = 3'b011
        exp3 = 3'b001
        exp4 = 3'b100
    Found 3-bit register for signal <remain[2]_GND_2_o_sub_6_OUT>.
    Found 1-bit register for signal <count>.
    Found 5-bit register for signal <r1>.
    Found 3-bit register for signal <shift>.
    Found 4-bit register for signal <store000>.
    Found 4-bit register for signal <store001>.
    Found 4-bit register for signal <store010>.
    Found 4-bit register for signal <store100>.
    Found 4-bit register for signal <store101>.
    Found 4-bit register for signal <store110>.
    Found 5-bit register for signal <b>.
    Found 5-bit subtractor for signal <b[4]_PWR_2_o_sub_7_OUT> created at line 86.
    Found 3-bit subtractor for signal <remain[2]_GND_2_o_sub_11_OUT> created at line 90.
    Found 5-bit subtractor for signal <b[4]_PWR_2_o_sub_12_OUT> created at line 92.
    Found 3-bit subtractor for signal <remain[2]_GND_2_o_sub_16_OUT> created at line 97.
    Found 5-bit subtractor for signal <b[4]_PWR_2_o_sub_17_OUT> created at line 99.
    Found 3-bit subtractor for signal <remain[2]_PWR_2_o_sub_20_OUT> created at line 103.
    Found 5-bit subtractor for signal <b[4]_PWR_2_o_sub_21_OUT> created at line 105.
    Found 3-bit subtractor for signal <remain[2]_shift[2]_sub_37_OUT> created at line 143.
    Found 5-bit shifter logical left for signal <b[4]_shift[2]_shift_left_37_OUT> created at line 144
    Found 5-bit comparator lessequal for signal <n0001> created at line 82
    Found 5-bit comparator greater for signal <b[4]_PWR_2_o_LessThan_4_o> created at line 82
    Found 3-bit comparator greater for signal <remain[2]_GND_2_o_LessThan_5_o> created at line 82
    Found 5-bit comparator greater for signal <b[4]_PWR_2_o_LessThan_10_o> created at line 88
    Found 3-bit comparator lessequal for signal <n0020> created at line 95
    Found 5-bit comparator greater for signal <b[4]_PWR_2_o_LessThan_15_o> created at line 95
    Found 3-bit comparator lessequal for signal <n0029> created at line 101
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  51 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <temp> synthesized.

Synthesizing Unit <addititon>.
    Related source file is "F:\pro\DSPA\proj_dspa\addititon.v".
    Summary:
	no macro.
Unit <addititon> synthesized.

Synthesizing Unit <case1>.
    Related source file is "F:\pro\DSPA\proj_dspa\case.v".
    Found 2-bit register for signal <cout>.
    Found 4-bit register for signal <out>.
    Found 4-bit 4-to-1 multiplexer for signal <_n0240> created at line 66.
    Found 2-bit 4-to-1 multiplexer for signal <_n0243> created at line 66.
    Found 4-bit 4-to-1 multiplexer for signal <_n0248> created at line 354.
    Found 2-bit 4-to-1 multiplexer for signal <_n0251> created at line 354.
    Found 4-bit 4-to-1 multiplexer for signal <_n0254> created at line 641.
    Found 2-bit 4-to-1 multiplexer for signal <_n0257> created at line 641.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <case1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 3-bit subtractor                                      : 8
 5-bit subtractor                                      : 2
# Registers                                            : 34
 1-bit register                                        : 2
 2-bit register                                        : 6
 3-bit register                                        : 4
 4-bit register                                        : 18
 5-bit register                                        : 4
# Comparators                                          : 14
 3-bit comparator greater                              : 2
 3-bit comparator lessequal                            : 4
 5-bit comparator greater                              : 6
 5-bit comparator lessequal                            : 2
# Multiplexers                                         : 486
 2-bit 2-to-1 multiplexer                              : 174
 2-bit 4-to-1 multiplexer                              : 18
 3-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 246
 4-bit 4-to-1 multiplexer                              : 18
 5-bit 2-to-1 multiplexer                              : 24
# Logic shifters                                       : 2
 5-bit shifter logical left                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <temp>.
The following registers are absorbed into accumulator <remain>: 1 register on signal <remain>.
Unit <temp> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 3-bit subtractor                                      : 6
 5-bit subtractor                                      : 2
# Accumulators                                         : 2
 3-bit down accumulator                                : 2
# Registers                                            : 112
 Flip-Flops                                            : 112
# Comparators                                          : 14
 3-bit comparator greater                              : 2
 3-bit comparator lessequal                            : 4
 5-bit comparator greater                              : 6
 5-bit comparator lessequal                            : 2
# Multiplexers                                         : 486
 2-bit 2-to-1 multiplexer                              : 174
 2-bit 4-to-1 multiplexer                              : 18
 3-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 246
 4-bit 4-to-1 multiplexer                              : 18
 5-bit 2-to-1 multiplexer                              : 24
# Logic shifters                                       : 2
 5-bit shifter logical left                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <store010_1> (without init value) has a constant value of 0 in block <temp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <store010_3> (without init value) has a constant value of 0 in block <temp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <store110_1> (without init value) has a constant value of 0 in block <temp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <store110_3> (without init value) has a constant value of 0 in block <temp>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <temp> ...

Optimizing unit <case1> ...
WARNING:Xst:1710 - FF/Latch <addn_1/case110/cout_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addn_1/case010/cout_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbns2/store110_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbns2/store000_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbns2/store000_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbns1/store110_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbns1/store000_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbns1/store000_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addn_1/case110/out_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addn_1/case110/out_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addn_1/case110/cout_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addn_1/case010/cout_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addn_1/case000/cout_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addn_1/case000/cout_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <dbns2/count> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <dbns1/count> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.
FlipFlop dbns1/store101_0 has been replicated 2 time(s)
FlipFlop dbns1/store101_1 has been replicated 1 time(s)
FlipFlop dbns1/store101_3 has been replicated 1 time(s)
FlipFlop dbns2/store101_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 100
 Flip-Flops                                            : 100

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 463
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 31
#      LUT3                        : 41
#      LUT4                        : 107
#      LUT5                        : 100
#      LUT6                        : 175
#      MUXF7                       : 6
#      VCC                         : 1
# FlipFlops/Latches                : 100
#      FD                          : 10
#      FDE                         : 77
#      FDRE                        : 10
#      FDS                         : 1
#      FDSE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 46
#      IBUF                        : 10
#      OBUF                        : 36

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-3 


Slice Logic Utilization: 
 Number of Slice Registers:             100  out of  301440     0%  
 Number of Slice LUTs:                  455  out of  150720     0%  
    Number used as Logic:               455  out of  150720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    460
   Number with an unused Flip Flop:     360  out of    460    78%  
   Number with an unused LUT:             5  out of    460     1%  
   Number of fully used LUT-FF pairs:    95  out of    460    20%  
   Number of unique control sets:        22

IO Utilization: 
 Number of IOs:                          47
 Number of bonded IOBs:                  47  out of    600     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 100   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.784ns (Maximum Frequency: 359.155MHz)
   Minimum input arrival time before clock: 0.650ns
   Maximum output required time after clock: 0.669ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 2.784ns (frequency: 359.155MHz)
  Total number of paths / destination ports: 4648 / 180
-------------------------------------------------------------------------
Delay:               2.784ns (Levels of Logic = 5)
  Source:            dbns2/store101_3 (FF)
  Destination:       addn_1/case101/cout_1 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: dbns2/store101_3 to addn_1/case101/cout_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             44   0.280   0.542  dbns2/store101_3 (dbns2/store101_3)
     LUT3:I0->O            4   0.053   0.606  addn_1/case101/_n0296<55>1 (addn_1/case101/_n0296<55>)
     LUT6:I1->O            2   0.053   0.300  addn_1/case101/Mmux_cout[1]_input2[3]_mux_205_OUT221 (addn_1/case101/Mmux_cout[1]_input2[3]_mux_205_OUT22)
     LUT6:I5->O            1   0.053   0.433  addn_1/case101/Mmux_cout[1]_input2[3]_mux_205_OUT24 (addn_1/case101/Mmux_cout[1]_input2[3]_mux_205_OUT26)
     LUT5:I2->O            1   0.053   0.357  addn_1/case101/Mmux_cout[1]_input2[3]_mux_205_OUT27 (addn_1/case101/Mmux_cout[1]_input2[3]_mux_205_OUT29)
     LUT5:I3->O            1   0.053   0.000  addn_1/case101/Mmux_cout[1]_input2[3]_mux_205_OUT211 (addn_1/case101/cout[1]_input2[3]_mux_205_OUT<1>)
     FDE:D                    -0.012          addn_1/case101/cout_1
    ----------------------------------------
    Total                      2.784ns (0.545ns logic, 2.239ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.650ns (Levels of Logic = 2)
  Source:            a2<3> (PAD)
  Destination:       dbns2/b_3 (FF)
  Destination Clock: clock rising

  Data Path: a2<3> to dbns2/b_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.594  a2_3_IBUF (a2_3_IBUF)
     LUT6:I0->O            1   0.053   0.000  dbns2/Mmux_b[4]_a[4]_mux_69_OUT41 (dbns2/b[4]_a[4]_mux_69_OUT<3>)
     FD:D                     -0.012          dbns2/b_3
    ----------------------------------------
    Total                      0.650ns (0.056ns logic, 0.594ns route)
                                       (8.6% logic, 91.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              0.669ns (Levels of Logic = 1)
  Source:            addn_1/case001/cout_1 (FF)
  Destination:       cout2<1> (PAD)
  Source Clock:      clock rising

  Data Path: addn_1/case001/cout_1 to cout2<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             33   0.280   0.386  addn_1/case001/cout_1 (addn_1/case001/cout_1)
     OBUF:I->O                 0.003          cout2_1_OBUF (cout2<1>)
    ----------------------------------------
    Total                      0.669ns (0.283ns logic, 0.386ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.784|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 61.00 secs
Total CPU time to Xst completion: 61.25 secs
 
--> 

Total memory usage is 279584 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    2 (   0 filtered)

