Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat May 28 17:37:03 2022
| Host         : alex-Lenovo-IdeaPad-S145-14IIL running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file nexys4_control_sets.rpt
| Design       : nexys4
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    99 |
|    Minimum number of control sets                        |    99 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   187 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    99 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    58 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             179 |           84 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             603 |          202 |
| Yes          | No                    | No                     |             532 |          181 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1075 |          346 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+--------------------------------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------+--------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | picorv32/instr_lui0                          | picorv32/instr_jalr_i_1_n_0                |                1 |              1 |
|  clk_IBUF_BUFG |                                              | ledRGB1_g_i_1_n_0                          |                1 |              1 |
|  clk_IBUF_BUFG |                                              | ledRGB1_b_i_1_n_0                          |                1 |              1 |
|  clk_IBUF_BUFG |                                              | ledRGB2_r_i_1_n_0                          |                1 |              1 |
|  clk_IBUF_BUFG |                                              | ledRGB1_r_i_1_n_0                          |                1 |              1 |
|  clk_IBUF_BUFG |                                              | ledRGB2_g_i_1_n_0                          |                1 |              1 |
|  clk_IBUF_BUFG |                                              | ledRGB2_b_i_1_n_0                          |                1 |              1 |
|  clk_IBUF_BUFG | serial_tx_rs232phytx_next_value_ce1          | int_rst                                    |                1 |              1 |
|  clk_IBUF_BUFG | picorv32/pcpi_timeout_counter[3]_i_2_n_0     | picorv32/pcpi_mul/SS[0]                    |                1 |              4 |
|  clk_IBUF_BUFG |                                              | picorv32/pcpi_div/instr_rem_i_1_n_0        |                1 |              4 |
|  clk_IBUF_BUFG | tx_tick                                      | tx_phase[31]_i_1_n_0                       |                1 |              4 |
|  clk_IBUF_BUFG | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0 | picorv32/instr_timer_i_1_n_0               |                1 |              4 |
|  clk_IBUF_BUFG | uart_rx_fifo_consume[2]_i_1_n_0              | int_rst                                    |                1 |              4 |
|  clk_IBUF_BUFG |                                              | picorv32/pcpi_mul/instr_mulhu_i_1_n_0      |                1 |              4 |
|  clk_IBUF_BUFG | rx_tick                                      | rx_phase[31]_i_1_n_0                       |                2 |              4 |
|  clk_IBUF_BUFG | uart_tx_fifo_consume[2]_i_1_n_0              | int_rst                                    |                1 |              4 |
|  clk_IBUF_BUFG | uart_rx_fifo_wrport_we__0                    | int_rst                                    |                1 |              4 |
|  clk_IBUF_BUFG | picorv32/uart_tx_fifo_wrport_we__0           | int_rst                                    |                1 |              4 |
|  clk_IBUF_BUFG | picorv32/instr_lui0                          | picorv32/decoded_rs1[0]_i_1_n_0            |                1 |              5 |
|  clk_IBUF_BUFG | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0 | picorv32/instr_lhu_i_1_n_0                 |                2 |              5 |
|  clk_IBUF_BUFG | uart_rx_fifo_level0[4]_i_1_n_0               | int_rst                                    |                2 |              5 |
|  clk_IBUF_BUFG | picorv32/E[0]                                | int_rst                                    |                2 |              5 |
|  clk_IBUF_BUFG | picorv32/pcpi_mul/cpu_state_reg[6]           | picorv32/pcpi_mul/mem_do_prefetch_reg      |                4 |              6 |
|  clk_IBUF_BUFG | picorv32/latched_rd[5]_i_1_n_0               |                                            |                2 |              6 |
|  clk_IBUF_BUFG | tx_data1_in0                                 |                                            |                1 |              7 |
|  clk_IBUF_BUFG | picorv32/mem_wstrb_reg[2]_0[0]               | int_rst                                    |                1 |              8 |
|  clk_IBUF_BUFG | picorv32/mem_wstrb_reg[2]_2[0]               | int_rst                                    |                1 |              8 |
|  clk_IBUF_BUFG | uart_tx_fifo_syncfifo_re                     |                                            |                2 |              8 |
|  clk_IBUF_BUFG | picorv32/mem_wstrb_reg[2]_1[0]               | int_rst                                    |                1 |              8 |
|  clk_IBUF_BUFG | picorv32/mem_addr_reg[5]_0[0]                | int_rst                                    |                1 |              8 |
|  clk_IBUF_BUFG | picorv32/mem_addr_reg[6]_1[0]                | int_rst                                    |                1 |              8 |
|  clk_IBUF_BUFG | picorv32/mem_addr_reg[4]_1[0]                | int_rst                                    |                8 |              8 |
|  clk_IBUF_BUFG | picorv32/mem_addr_reg[3]_2[0]                | int_rst                                    |                3 |              8 |
|  clk_IBUF_BUFG | rx_data_rs232phyrx_next_value_ce1            |                                            |                2 |              8 |
|  clk_IBUF_BUFG | picorv32/mem_addr_reg[6]_0[0]                | int_rst                                    |                1 |              8 |
|  clk_IBUF_BUFG |                                              | picorv32/mem_addr_reg[14]_2[0]             |                3 |              8 |
|  clk_IBUF_BUFG | uart_rx_fifo_rdport_re                       |                                            |                2 |              8 |
|  clk_IBUF_BUFG |                                              | picorv32/mem_addr_reg[13]_1                |                3 |              8 |
|  clk_IBUF_BUFG |                                              | picorv32/mem_addr_reg[13]_0[0]             |                3 |              8 |
|  clk_IBUF_BUFG |                                              | picorv32/SR[0]                             |                2 |             10 |
|  clk_IBUF_BUFG | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0 | picorv32/decoded_imm[31]_i_1_n_0           |                2 |             12 |
|  clk_IBUF_BUFG | picorv32/uart_tx_fifo_wrport_we__0           |                                            |                2 |             16 |
|  clk_IBUF_BUFG | uart_rx_fifo_wrport_we__0                    |                                            |                2 |             16 |
|  clk_IBUF_BUFG | picorv32/mem_xfer                            |                                            |                5 |             18 |
|  clk_IBUF_BUFG |                                              | dgt_tick_count[0]_i_1_n_0                  |                5 |             18 |
|  clk_IBUF_BUFG | picorv32/mem_addr_reg[11]_0[0]               | int_rst                                    |                4 |             20 |
|  clk_IBUF_BUFG | picorv32/error                               | picorv32/mem_valid_reg_0                   |                5 |             20 |
|  clk_IBUF_BUFG | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0 | picorv32/mem_state2                        |                5 |             22 |
|  clk_IBUF_BUFG | picorv32/pcpi_div/divisor                    | picorv32/pcpi_div/divisor[30]_i_1_n_0      |               10 |             31 |
|  clk_IBUF_BUFG | picorv32/mem_wdata[31]_i_1_n_0               |                                            |               11 |             32 |
|  clk_IBUF_BUFG |                                              | picorv32/mem_addr_reg[14]_1[0]             |               14 |             32 |
|  clk_IBUF_BUFG | picorv32/timer                               | picorv32/mem_state2                        |               20 |             32 |
|  clk_IBUF_BUFG | picorv32/irq_mask                            | picorv32/mem_state2                        |               23 |             32 |
|  clk_IBUF_BUFG | picorv32/reg_op1[31]_i_1_n_0                 |                                            |               26 |             32 |
|  clk_IBUF_BUFG |                                              | picorv32/mem_addr_reg[14]_3[0]             |               13 |             32 |
|  clk_IBUF_BUFG |                                              | rx_phase[31]_i_1_n_0                       |                8 |             32 |
|  clk_IBUF_BUFG | bus_errors                                   | int_rst                                    |                8 |             32 |
|  clk_IBUF_BUFG | timer_update_value_re                        | int_rst                                    |                7 |             32 |
|  clk_IBUF_BUFG |                                              | picorv32/mem_addr_reg[14]_4[0]             |               18 |             32 |
|  clk_IBUF_BUFG | picorv32/pcpi_div/quotient_msk               | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0 |                7 |             32 |
|  clk_IBUF_BUFG |                                              | ledRGB_1_r_counter[0]_i_1_n_0              |                8 |             32 |
|  clk_IBUF_BUFG | picorv32/pcpi_div/divisor                    |                                            |                9 |             32 |
|  clk_IBUF_BUFG |                                              | ledRGB_1_g_counter[0]_i_1_n_0              |                8 |             32 |
|  clk_IBUF_BUFG |                                              | ledRGB_1_b_counter[0]_i_1_n_0              |                8 |             32 |
|  clk_IBUF_BUFG |                                              | ledRGB_2_r_counter[0]_i_1_n_0              |                8 |             32 |
|  clk_IBUF_BUFG |                                              | ledRGB_2_g_counter[0]_i_1_n_0              |                8 |             32 |
|  clk_IBUF_BUFG |                                              | ledRGB_2_b_counter[0]_i_1_n_0              |                8 |             32 |
|  clk_IBUF_BUFG | picorv32/reg_op2[31]_i_1_n_0                 |                                            |               11 |             32 |
|  clk_IBUF_BUFG | picorv32/csrbank3_r_width0_re                | picorv32/state_reg_0                       |                9 |             32 |
|  clk_IBUF_BUFG | picorv32/mem_addr_reg[3]_0[0]                | int_rst                                    |                8 |             32 |
|  clk_IBUF_BUFG | picorv32/mem_addr_reg[3]_1[0]                | int_rst                                    |                7 |             32 |
|  clk_IBUF_BUFG | picorv32/csrbank3_b_width0_re                | picorv32/state_reg_4                       |               12 |             32 |
|  clk_IBUF_BUFG | picorv32/csrbank4_g_width0_re                | picorv32/state_reg_8                       |               12 |             32 |
|  clk_IBUF_BUFG | picorv32/mem_addr_reg[4]_0[0]                | int_rst                                    |                8 |             32 |
|  clk_IBUF_BUFG | picorv32/csrbank4_g_period0_re               | picorv32/state_reg_7                       |               13 |             32 |
|  clk_IBUF_BUFG | picorv32/csrbank4_r_width0_re                | picorv32/state_reg_6                       |                9 |             32 |
|  clk_IBUF_BUFG | picorv32/csrbank3_g_width0_re                | picorv32/state_reg_2                       |                9 |             32 |
|  clk_IBUF_BUFG | picorv32/csrbank3_b_period0_re               | picorv32/state_reg_3                       |                9 |             32 |
|  clk_IBUF_BUFG | picorv32/csrbank4_b_period0_re               | picorv32/state_reg_9                       |                9 |             32 |
|  clk_IBUF_BUFG | picorv32/csrbank4_b_width0_re                | picorv32/state_reg_10                      |               13 |             32 |
|  clk_IBUF_BUFG | picorv32/csrbank4_r_period0_re               | picorv32/state_reg_5                       |               11 |             32 |
|  clk_IBUF_BUFG | picorv32/pcpi_mul/pcpi_wr0                   |                                            |               13 |             32 |
|  clk_IBUF_BUFG |                                              | picorv32/mem_addr_reg[14]_0[0]             |                9 |             32 |
|  clk_IBUF_BUFG | picorv32/csrbank3_r_period0_re               | picorv32/state_reg                         |               11 |             32 |
|  clk_IBUF_BUFG | picorv32/pcpi_div/quotient                   | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0 |               12 |             32 |
|  clk_IBUF_BUFG |                                              | tx_phase[31]_i_1_n_0                       |                8 |             32 |
|  clk_IBUF_BUFG | picorv32/pcpi_div/dividend                   |                                            |                8 |             32 |
|  clk_IBUF_BUFG | picorv32/csrbank3_g_period0_re               | picorv32/state_reg_1                       |               11 |             32 |
|  clk_IBUF_BUFG | picorv32/instr_lui0                          |                                            |                8 |             34 |
|  clk_IBUF_BUFG | picorv32/mem_addr[31]_i_1_n_0                |                                            |               24 |             34 |
|  clk_IBUF_BUFG | picorv32/pcpi_mul/int_rst_reg                | picorv32/pcpi_mul/mul_counter[6]           |               18 |             47 |
|  clk_IBUF_BUFG | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0 |                                            |               18 |             51 |
|  clk_IBUF_BUFG | picorv32/reg_pc                              | picorv32/mem_state2                        |               18 |             62 |
|  clk_IBUF_BUFG | picorv32/irq_delay                           | picorv32/mem_state2                        |               17 |             65 |
|  clk_IBUF_BUFG |                                              | int_rst                                    |               32 |             72 |
|  clk_IBUF_BUFG |                                              | picorv32/mem_state2                        |               28 |             81 |
|  clk_IBUF_BUFG | picorv32/p_0_in__0                           |                                            |               22 |             88 |
|  clk_IBUF_BUFG | picorv32/pcpi_mul/int_rst_reg                |                                            |               39 |            166 |
|  clk_IBUF_BUFG |                                              |                                            |               84 |            179 |
+----------------+----------------------------------------------+--------------------------------------------+------------------+----------------+


