$date
	Fri Feb 25 10:25:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_alu $end
$var wire 16 ! data_o [15:0] $end
$var reg 1 " clk_p_i $end
$var reg 8 # data_a_i [7:0] $end
$var reg 8 $ data_b_i [7:0] $end
$var reg 3 % inst_i [2:0] $end
$var reg 1 & reset_n_i $end
$scope module u_alu $end
$var wire 16 ' ALU_d2_w [15:0] $end
$var wire 1 " clk_p_i $end
$var wire 8 ( data_a_i [7:0] $end
$var wire 8 ) data_b_i [7:0] $end
$var wire 16 * data_o [15:0] $end
$var wire 3 + inst_i [2:0] $end
$var wire 16 , out_inst_4 [15:0] $end
$var wire 16 - out_inst_5 [15:0] $end
$var wire 16 . out_inst_7 [15:0] $end
$var wire 1 & reset_n_i $end
$var wire 16 / out_inst_6 [15:0] $end
$var wire 16 0 out_inst_3 [15:0] $end
$var wire 16 1 out_inst_2 [15:0] $end
$var wire 16 2 out_inst_1 [15:0] $end
$var wire 16 3 out_inst_0 [15:0] $end
$var reg 16 4 ALU_d2_r [15:0] $end
$var reg 8 5 ALU_in_1 [7:0] $end
$var reg 8 6 ALU_in_2 [7:0] $end
$var reg 16 7 ALU_out_inst [15:0] $end
$var reg 3 8 next_state [2:0] $end
$var reg 3 9 state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 9
b0 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
b0 .
b0xxxxxxxx -
bx ,
b0 +
bx *
b0 )
b0 (
bx '
1&
b0 %
b0 $
b0 #
0"
bx !
$end
#5000
b0 0
b0 /
b1111111111111111 ,
b0 '
b0 7
b0 -
b0 9
b0 3
b0 2
b0 1
b0 6
b0 5
1"
#10000
b0 !
b0 *
b0 4
b11 8
0"
b11 %
b11 +
b100011 $
b100011 )
b11001 #
b11001 (
0&
#15000
b1100 '
b1100 7
b1100 0
b1010 /
b1111111111110101 ,
b111010 -
b11 9
b1101101011 1
b100011 6
b111100 3
b1010 2
b11001 5
1"
1&
#20000
0"
b100 %
b100 +
b10000000 $
b10000000 )
b100101 #
b100101 (
#25000
b10010 '
b10010 7
b10010 0
b1011011 /
b1111111110100100 ,
b10100101 -
b10000000 6
b10100101 3
b1011011 2
b1001010000000 1
b100101 5
b1100 !
b1100 *
b1100 4
1"
#30000
b110 8
0"
b110 %
b110 +
b111100 $
b111100 )
b110010 #
b110010 (
#35000
b11001 0
b1010 /
b1111111111110101 ,
b1010 '
b1010 7
b1110 -
b110 9
b111100 6
b1101110 3
b1010 2
b101110111000 1
b110010 5
b10010 !
b10010 *
b10010 4
1"
#40000
0"
b1100100 $
b1100100 )
b1000001 #
b1000001 (
#45000
b100011 '
b100011 7
b100000 0
b100011 /
b1111111111011100 ,
b100101 -
b1100100 6
b10100101 3
b100011 2
b1100101100100 1
b1000001 5
b1010 !
b1010 *
b1010 4
1"
b111 %
b111 +
#50000
0"
