
/*

The project is developed as part of Computer Architecture class
Project Name: Functional Simulator for subset of RISCV Processor

Developer's Name:SUSHIL KUMAR
Developer's Email id:2021csb1136@iitrpr.ac.in
Date:

*/

/* myRISCVSim.cpp
   Purpose of this file: implementation file for myRISCVSim
*/

#include <iostream>
#include <sstream>
#include <string>
#include <bits/stdc++.h>
using namespace std;

// current instruction
int PC;

//result after execution
int result;

// Register file
static signed int X[32];
// flags
// memory
static unsigned char MEM[4000];

// intermediate datapath and control path signals
static unsigned int instruction_word;
static unsigned int operand1;
static unsigned int operand2;

// current instruction
bitset<32> Inst,imm; // int i = stoul(p, nullptr, 16);

bitset<7> opcode, funct7; // opcode

bitset<5> rd, rs1, rs2;

bitset<3> funct3;

// it is used to set the reset values
// reset all registers and memory content to 0
void reset_proc()
{
}

// reads from the instruction memory and updates the instruction register
void fetch(){
    string x,s;
    s="0x"+(to_string(PC));
    fstream FileName;                   
    FileName.open("input.mc", ios::in);         
    if(!FileName){                        
        cout<<"File doesnâ€™t exist.";          
    }else{
        while (1) {         
            FileName>>x;              
            if(FileName.eof())          
                break;
            if(x==s){
              FileName>>x;
              x.erase(x.begin(),x.begin()+2);
              unsigned int num =  stoul(x, nullptr, 16); 
              Inst=num; 
              break;    
            }              
        }
    }
    FileName.close();
}
// reads the instruction register, reads operand1, operand2 fromo register file, decides the operation to be performed in execute stage
void decode()
{
  for (int i = 0; i < 7; i++) // opcode
  {
    opcode[i] = Inst[i];
  }
  for (int i = 0; i < 5; i++) // rd
  {
    rd[i] = Inst[i + 7];
  }
  for (int i = 0; i < 3; i++) // funct3
  {
    funct3[i] = Inst[i + 12];
  }
  for (int i = 0; i < 5; i++) // rs1
  {
    rs1[i] = Inst[i + 15];
  }
  for (int i = 0; i < 5; i++) // rs2
  {
    rs2[i] = Inst[i + 20];
  }
  for (int i = 0; i < 7; i++) // funct7
  {
    funct7[i] = Inst[i + 25];
  }
  
  if(opcode.to_ulong()==19 | opcode.to_ulong()==3 | opcode.to_ulong()==103)
  {
    for (int i = 0; i < 12; i++) // immidaite of type I
    {
      imm[i] = Inst[i + 20];
    }    
    if(imm[11]==1)
    {
      for (int i = 12; i < 32; i++)
      {
        imm[i]=1;
      }
    }
    else
    {
      for (int i = 12; i < 32; i++)
      {
        imm[i]=0;
      }
    }  //immidiate of type I
  }
  else if(opcode.to_ulong()==35)
  {
    for (int i = 0; i < 5; i++) // immidiate of type S
    {
      imm[i] = Inst[i + 7];
    }
    for (int i = 0; i < 7; i++)
    {
      imm[i + 5] = Inst[i + 25];
    }  
    if(imm[11]==1)
    {
      for (int i = 12; i < 32; i++)
      {
        imm[i]=1;
      }
    }
    else
    {
      for (int i = 12; i < 32; i++)
      {
        imm[i]=0;
      }
    }
  }                         // immidiate of type S
  else if(opcode.to_ulong()==99)
  {
    imm[11] = Inst[7]; // immidiate of B type
    for (int i = 0; i < 4; i++)
    {
      imm[i + 1] = Inst[i + 8];
    }
    for (int i = 0; i < 6; i++)
    {
      imm[i + 5] = Inst[i + 25];
    }
    imm[12] = Inst[31];  
    if(imm[12]==1)
    {
      for (int i = 13; i < 32; i++)
      {
        imm[i]=1;
      }
    }
    else
    {
      for (int i = 13; i < 32; i++)
      {
        imm[i]=0;
      }
    }
    //immidiate of B type
  }
  else if(opcode.to_ulong()==55 | opcode.to_ulong()==23)
  {
    for (int i = 0; i < 20; i++) // immidiate of U type
    {
      imm[i + 12] = Inst[i + 12];
    }                   //immidiate of U type
  }
  else if(opcode.to_ulong()==111)
  {
    for (int i = 0; i < 8; i++) // immidiate of J type
    {
      imm[i + 12] = Inst[i + 12];
    }
    imm[11] = Inst[20];
    for (int i = 0; i < 10; i++)
    {
      imm[i + 1] = Inst[i + 21];
    }
    imm[20] = Inst[31];  
    if(imm[20]==1)
    {
      for (int i = 21; i < 32; i++)
      {
        imm[i]=1;
      }
    }
    else
    {
      for (int i = 21; i < 32; i++)
      {
        imm[i]=0;
      }
    }
    //immidiate of J type
  }
}

// executes the ALU operation based on ALUop
void execute()
{
  switch (opcode.to_ulong())
  {
  case 51: // R type operations

    switch (funct7.to_ulong())
    {
    case 32:
      switch (funct3.to_ulong())
      {
      case 0: // sub

        break;
      case 5: // sra

        break;
      default:
        break;
      }
      break;
    case 0:
      switch (funct3.to_ulong())
      {
      case 0: // add

        break;
      case 4: // xor

        break;
      case 6: // or

        break;
      case 7: // and
        break;
      case 1: // sll
        break;
      case 5: // srl
        break;
      case 2: // slt
        break;
      default:
        break;
      }
      break;
    default:
      break;
    }
    break; // R type end

  case 19:// I type operation

    switch (funct3.to_ulong())
    {
    case 0://addi

      break;

    case 7://andi
      break;

    case 6://ori
    default:
      break;
    }

    break;// I type operations

  case 3:// load type operations
    switch (funct3.to_ulong())
    {
    case 0://lb
      
      break;
    
    case 1://lh

      break;

    case 2://lw

      break;
    
    default:
      break;
    }
    
    break;//load type operations

  default:
    break;
  }
}
// perform the memory operation
void mem(){
  int result_mem,result_alu;
   if(opcode.to_ulong()==3){
      result_mem=MEM[result_alu];
   }else if(opcode.to_ulong()==35){
       MEM[result_alu]=X[rs2.to_ulong()];
   }
}
// writes the results back to register file
void write_back()
{
}

void run_riscvsim()
{
  while (1)
  {
    fetch();
    decode();
    execute();
    mem();
    write_back();
  }
}

int main()
{
}
