********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-01.16:57:32
COMMAND: -cd verilog/src/unisims IBUFDS_INTERMDISABLE.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l IBUFDS_INTERMDISABLE.v.log

[ERR:UH0700] IBUFDS_INTERMDISABLE.v:71: Unsupported expression "<n<> u<331> t<Number_1Tickbx> p<332> l<71>>     assign O =  (USE_IBUFDISABLE_BINARY == 1'b0) ? o_out :
".

[ERR:UH0700] IBUFDS_INTERMDISABLE.v:167: Unsupported expression "<n<> u<1319> t<Number_1Tickbx> p<1320> l<167>>           else
".

[NTE:CP0309] IBUFDS_INTERMDISABLE.v:42: Implicit port type (wire) for "O".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

