

================================================================
== Vivado HLS Report for 'conv_16_32_10_s'
================================================================
* Date:           Sun Oct 29 21:09:08 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bnn_reshape.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.681 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    22529|    22529| 0.225 ms | 0.225 ms |  22529|  22529|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    22528|    22528|        11|          -|          -|  2048|    no    |
        | + Loop 1.1  |        7|        7|         4|          2|          1|     3|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.preheader89" [./layer.h:66]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.20>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten16 = phi i12 [ 0, %0 ], [ %add_ln66, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]" [./layer.h:66]   --->   Operation 10 'phi' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%n_0 = phi i6 [ 0, %0 ], [ %select_ln76_1, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]" [./layer.h:76]   --->   Operation 11 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln67, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]" [./layer.h:67]   --->   Operation 12 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%x_0 = phi i4 [ 0, %0 ], [ %select_ln81_1, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]" [./layer.h:81]   --->   Operation 13 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%y_0 = phi i4 [ 0, %0 ], [ %y, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]"   --->   Operation 14 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.99ns)   --->   "%icmp_ln66 = icmp eq i12 %indvar_flatten16, -2048" [./layer.h:66]   --->   Operation 15 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.54ns)   --->   "%add_ln66 = add i12 %indvar_flatten16, 1" [./layer.h:66]   --->   Operation 16 'add' 'add_ln66' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %1, label %.preheader90.preheader" [./layer.h:66]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.82ns)   --->   "%n = add i6 1, %n_0" [./layer.h:66]   --->   Operation 18 'add' 'n' <Predicate = (!icmp_ln66)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)"   --->   Operation 19 'speclooptripcount' 'empty_26' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.55ns)   --->   "%icmp_ln67 = icmp eq i8 %indvar_flatten, 64" [./layer.h:67]   --->   Operation 20 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln66)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln76 = select i1 %icmp_ln67, i4 0, i4 %x_0" [./layer.h:76]   --->   Operation 21 'select' 'select_ln76' <Predicate = (!icmp_ln66)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.18ns)   --->   "%select_ln76_1 = select i1 %icmp_ln67, i6 %n, i6 %n_0" [./layer.h:76]   --->   Operation 22 'select' 'select_ln76_1' <Predicate = (!icmp_ln66)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i6 %select_ln76_1 to i8" [./layer.h:76]   --->   Operation 23 'zext' 'zext_ln76' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %select_ln76_1, i2 0)" [./layer.h:76]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.91ns)   --->   "%sub_ln76 = sub i8 %tmp_s, %zext_ln76" [./layer.h:76]   --->   Operation 25 'sub' 'sub_ln76' <Predicate = (!icmp_ln66)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i6 %select_ln76_1 to i7" [./layer.h:76]   --->   Operation 26 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i6 %select_ln76_1 to i5" [./layer.h:76]   --->   Operation 27 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_cast97_mid2_v = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %trunc_ln76, i3 0)" [./layer.h:76]   --->   Operation 28 'bitconcatenate' 'p_cast97_mid2_v' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln76 = or i8 %p_cast97_mid2_v, 7" [./layer.h:76]   --->   Operation 29 'or' 'or_ln76' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln76)   --->   "%xor_ln76_96 = xor i1 %icmp_ln67, true" [./layer.h:76]   --->   Operation 30 'xor' 'xor_ln76_96' <Predicate = (!icmp_ln66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.30ns)   --->   "%icmp_ln68 = icmp eq i4 %y_0, -8" [./layer.h:68]   --->   Operation 31 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln66)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76 = and i1 %icmp_ln68, %xor_ln76_96" [./layer.h:76]   --->   Operation 32 'and' 'and_ln76' <Predicate = (!icmp_ln66)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%x = add i4 1, %select_ln76" [./layer.h:67]   --->   Operation 33 'add' 'x' <Predicate = (!icmp_ln66)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln81)   --->   "%or_ln81 = or i1 %and_ln76, %icmp_ln67" [./layer.h:81]   --->   Operation 34 'or' 'or_ln81' <Predicate = (!icmp_ln66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln81 = select i1 %or_ln81, i4 0, i4 %y_0" [./layer.h:81]   --->   Operation 35 'select' 'select_ln81' <Predicate = (!icmp_ln66)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.02ns)   --->   "%select_ln81_1 = select i1 %and_ln76, i4 %x, i4 %select_ln76" [./layer.h:81]   --->   Operation 36 'select' 'select_ln81_1' <Predicate = (!icmp_ln66)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i4 %select_ln81_1 to i8" [./layer.h:81]   --->   Operation 37 'zext' 'zext_ln81' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_19 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln81, i3 0)" [./layer.h:76]   --->   Operation 38 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i7 %tmp_19 to i8" [./layer.h:76]   --->   Operation 39 'zext' 'zext_ln76_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_20 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln81, i1 false)" [./layer.h:76]   --->   Operation 40 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln76_3 = zext i5 %tmp_20 to i8" [./layer.h:76]   --->   Operation 41 'zext' 'zext_ln76_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.87ns)   --->   "%add_ln76_1 = add i8 %zext_ln76_2, %zext_ln76_3" [./layer.h:76]   --->   Operation 42 'add' 'add_ln76_1' <Predicate = (!icmp_ln66)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.87ns)   --->   "%add_ln81 = add i8 %zext_ln81, %zext_ln76_2" [./layer.h:81]   --->   Operation 43 'add' 'add_ln81' <Predicate = (!icmp_ln66)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i8 %add_ln81 to i64" [./layer.h:81]   --->   Operation 44 'zext' 'zext_ln81_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [64 x i32]* %output_r, i64 0, i64 %zext_ln81_1" [./layer.h:81]   --->   Operation 45 'getelementptr' 'output_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%y = add i4 1, %select_ln81" [./layer.h:76]   --->   Operation 46 'add' 'y' <Predicate = (!icmp_ln66)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_21 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %y, i3 0)" [./layer.h:76]   --->   Operation 47 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln76_4 = zext i7 %tmp_21 to i8" [./layer.h:76]   --->   Operation 48 'zext' 'zext_ln76_4' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_22 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %y, i1 false)" [./layer.h:76]   --->   Operation 49 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln76_5 = zext i5 %tmp_22 to i8" [./layer.h:76]   --->   Operation 50 'zext' 'zext_ln76_5' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.87ns)   --->   "%add_ln76_4 = add i8 %zext_ln76_4, %zext_ln76_5" [./layer.h:76]   --->   Operation 51 'add' 'add_ln76_4' <Predicate = (!icmp_ln66)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.73ns)   --->   "%add_ln76_2 = add i4 2, %select_ln81" [./layer.h:76]   --->   Operation 52 'add' 'add_ln76_2' <Predicate = (!icmp_ln66)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_23 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln76_2, i3 0)" [./layer.h:76]   --->   Operation 53 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln76_53 = zext i7 %tmp_23 to i8" [./layer.h:76]   --->   Operation 54 'zext' 'zext_ln76_53' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_24 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln76_2, i1 false)" [./layer.h:76]   --->   Operation 55 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln76_54 = zext i5 %tmp_24 to i8" [./layer.h:76]   --->   Operation 56 'zext' 'zext_ln76_54' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.87ns)   --->   "%add_ln76_5 = add i8 %zext_ln76_53, %zext_ln76_54" [./layer.h:76]   --->   Operation 57 'add' 'add_ln76_5' <Predicate = (!icmp_ln66)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.76ns)   --->   "br label %.preheader" [./layer.h:70]   --->   Operation 58 'br' <Predicate = (!icmp_ln66)> <Delay = 1.76>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [./layer.h:85]   --->   Operation 59 'ret' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.90>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_014_0 = phi i8 [ %add_ln700_47, %hls_label_3 ], [ 0, %.preheader90.preheader ]" [./layer.h:76]   --->   Operation 60 'phi' 'p_014_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ %c, %hls_label_3 ], [ 0, %.preheader90.preheader ]"   --->   Operation 61 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.95ns)   --->   "%icmp_ln70 = icmp eq i2 %c_0, -1" [./layer.h:70]   --->   Operation 62 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.56ns)   --->   "%c = add i2 %c_0, 1" [./layer.h:70]   --->   Operation 64 'add' 'c' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit, label %hls_label_3" [./layer.h:70]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i2 %c_0 to i4" [./layer.h:70]   --->   Operation 66 'zext' 'zext_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.73ns)   --->   "%add_ln76 = add i4 %select_ln81_1, %zext_ln70" [./layer.h:76]   --->   Operation 67 'add' 'add_ln76' <Predicate = (!icmp_ln70)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln76_55 = zext i4 %add_ln76 to i8" [./layer.h:76]   --->   Operation 68 'zext' 'zext_ln76_55' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.91ns)   --->   "%add_ln76_6 = add i8 %zext_ln76_55, %add_ln76_1" [./layer.h:76]   --->   Operation 69 'add' 'add_ln76_6' <Predicate = (!icmp_ln70)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln76_56 = zext i8 %add_ln76_6 to i64" [./layer.h:76]   --->   Operation 70 'zext' 'zext_ln76_56' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [100 x i16]* %input_r, i64 0, i64 %zext_ln76_56" [./layer.h:76]   --->   Operation 71 'getelementptr' 'input_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.91ns)   --->   "%add_ln76_7 = add i8 %zext_ln76_55, %add_ln76_4" [./layer.h:76]   --->   Operation 72 'add' 'add_ln76_7' <Predicate = (!icmp_ln70)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln76_57 = zext i8 %add_ln76_7 to i64" [./layer.h:76]   --->   Operation 73 'zext' 'zext_ln76_57' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [100 x i16]* %input_r, i64 0, i64 %zext_ln76_57" [./layer.h:76]   --->   Operation 74 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.91ns)   --->   "%add_ln76_8 = add i8 %zext_ln76_55, %add_ln76_5" [./layer.h:76]   --->   Operation 75 'add' 'add_ln76_8' <Predicate = (!icmp_ln70)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln76_59 = zext i2 %c_0 to i8" [./layer.h:76]   --->   Operation 76 'zext' 'zext_ln76_59' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.91ns)   --->   "%add_ln76_9 = add i8 %zext_ln76_59, %sub_ln76" [./layer.h:76]   --->   Operation 77 'add' 'add_ln76_9' <Predicate = (!icmp_ln70)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i8 %add_ln76_9 to i64" [./layer.h:76]   --->   Operation 78 'sext' 'sext_ln76' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%w_conv2_0_addr = getelementptr [96 x i16]* @w_conv2_0, i64 0, i64 %sext_ln76" [./layer.h:76]   --->   Operation 79 'getelementptr' 'w_conv2_0_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%w_conv2_1_addr = getelementptr [96 x i16]* @w_conv2_1, i64 0, i64 %sext_ln76" [./layer.h:76]   --->   Operation 80 'getelementptr' 'w_conv2_1_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%w_conv2_2_addr = getelementptr [96 x i16]* @w_conv2_2, i64 0, i64 %sext_ln76" [./layer.h:76]   --->   Operation 81 'getelementptr' 'w_conv2_2_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [./layer.h:76]   --->   Operation 82 'load' 'input_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 83 [2/2] (3.25ns)   --->   "%w_conv2_0_load = load i16* %w_conv2_0_addr, align 2" [./layer.h:76]   --->   Operation 83 'load' 'w_conv2_0_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 96> <ROM>
ST_3 : Operation 84 [2/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [./layer.h:76]   --->   Operation 84 'load' 'input_load_7' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 85 [2/2] (3.25ns)   --->   "%w_conv2_1_load = load i16* %w_conv2_1_addr, align 2" [./layer.h:76]   --->   Operation 85 'load' 'w_conv2_1_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 96> <ROM>
ST_3 : Operation 86 [2/2] (3.25ns)   --->   "%w_conv2_2_load = load i16* %w_conv2_2_addr, align 2" [./layer.h:76]   --->   Operation 86 'load' 'w_conv2_2_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 96> <ROM>

State 4 <SV = 3> <Delay = 7.86>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln76_58 = zext i8 %add_ln76_8 to i64" [./layer.h:76]   --->   Operation 87 'zext' 'zext_ln76_58' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [100 x i16]* %input_r, i64 0, i64 %zext_ln76_58" [./layer.h:76]   --->   Operation 88 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 89 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [./layer.h:76]   --->   Operation 89 'load' 'input_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_1)   --->   "%trunc_ln76_1 = trunc i16 %input_load to i1" [./layer.h:76]   --->   Operation 90 'trunc' 'trunc_ln76_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 91 [1/2] (3.25ns)   --->   "%w_conv2_0_load = load i16* %w_conv2_0_addr, align 2" [./layer.h:76]   --->   Operation 91 'load' 'w_conv2_0_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 96> <ROM>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_1)   --->   "%trunc_ln76_2 = trunc i16 %w_conv2_0_load to i1" [./layer.h:76]   --->   Operation 92 'trunc' 'trunc_ln76_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_1)   --->   "%xor_ln76 = xor i1 %trunc_ln76_1, %trunc_ln76_2" [./layer.h:76]   --->   Operation 93 'xor' 'xor_ln76' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_1 = xor i1 %xor_ln76, true" [./layer.h:76]   --->   Operation 94 'xor' 'xor_ln76_1' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln76_6 = zext i1 %xor_ln76_1 to i2" [./layer.h:76]   --->   Operation 95 'zext' 'zext_ln76_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_3)   --->   "%tmp_784 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 1)" [./layer.h:76]   --->   Operation 96 'bitselect' 'tmp_784' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_3)   --->   "%tmp_785 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 1)" [./layer.h:76]   --->   Operation 97 'bitselect' 'tmp_785' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_3)   --->   "%xor_ln76_2 = xor i1 %tmp_784, %tmp_785" [./layer.h:76]   --->   Operation 98 'xor' 'xor_ln76_2' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_3 = xor i1 %xor_ln76_2, true" [./layer.h:76]   --->   Operation 99 'xor' 'xor_ln76_3' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln76_7 = zext i1 %xor_ln76_3 to i2" [./layer.h:76]   --->   Operation 100 'zext' 'zext_ln76_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_5)   --->   "%tmp_786 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 2)" [./layer.h:76]   --->   Operation 101 'bitselect' 'tmp_786' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_5)   --->   "%tmp_787 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 2)" [./layer.h:76]   --->   Operation 102 'bitselect' 'tmp_787' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_5)   --->   "%xor_ln76_4 = xor i1 %tmp_786, %tmp_787" [./layer.h:76]   --->   Operation 103 'xor' 'xor_ln76_4' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_5 = xor i1 %xor_ln76_4, true" [./layer.h:76]   --->   Operation 104 'xor' 'xor_ln76_5' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln76_8 = zext i1 %xor_ln76_5 to i2" [./layer.h:76]   --->   Operation 105 'zext' 'zext_ln76_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_7)   --->   "%tmp_788 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 3)" [./layer.h:76]   --->   Operation 106 'bitselect' 'tmp_788' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_7)   --->   "%tmp_789 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 3)" [./layer.h:76]   --->   Operation 107 'bitselect' 'tmp_789' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_7)   --->   "%xor_ln76_6 = xor i1 %tmp_788, %tmp_789" [./layer.h:76]   --->   Operation 108 'xor' 'xor_ln76_6' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_7 = xor i1 %xor_ln76_6, true" [./layer.h:76]   --->   Operation 109 'xor' 'xor_ln76_7' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln76_9 = zext i1 %xor_ln76_7 to i2" [./layer.h:76]   --->   Operation 110 'zext' 'zext_ln76_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_9)   --->   "%tmp_790 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 4)" [./layer.h:76]   --->   Operation 111 'bitselect' 'tmp_790' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_9)   --->   "%tmp_791 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 4)" [./layer.h:76]   --->   Operation 112 'bitselect' 'tmp_791' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_9)   --->   "%xor_ln76_8 = xor i1 %tmp_790, %tmp_791" [./layer.h:76]   --->   Operation 113 'xor' 'xor_ln76_8' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_9 = xor i1 %xor_ln76_8, true" [./layer.h:76]   --->   Operation 114 'xor' 'xor_ln76_9' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln76_10 = zext i1 %xor_ln76_9 to i2" [./layer.h:76]   --->   Operation 115 'zext' 'zext_ln76_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_11)   --->   "%tmp_792 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 5)" [./layer.h:76]   --->   Operation 116 'bitselect' 'tmp_792' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_11)   --->   "%tmp_793 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 5)" [./layer.h:76]   --->   Operation 117 'bitselect' 'tmp_793' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_11)   --->   "%xor_ln76_10 = xor i1 %tmp_792, %tmp_793" [./layer.h:76]   --->   Operation 118 'xor' 'xor_ln76_10' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_11 = xor i1 %xor_ln76_10, true" [./layer.h:76]   --->   Operation 119 'xor' 'xor_ln76_11' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln76_11 = zext i1 %xor_ln76_11 to i2" [./layer.h:76]   --->   Operation 120 'zext' 'zext_ln76_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_13)   --->   "%tmp_794 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 6)" [./layer.h:76]   --->   Operation 121 'bitselect' 'tmp_794' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_13)   --->   "%tmp_795 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 6)" [./layer.h:76]   --->   Operation 122 'bitselect' 'tmp_795' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_13)   --->   "%xor_ln76_12 = xor i1 %tmp_794, %tmp_795" [./layer.h:76]   --->   Operation 123 'xor' 'xor_ln76_12' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_13 = xor i1 %xor_ln76_12, true" [./layer.h:76]   --->   Operation 124 'xor' 'xor_ln76_13' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln76_12 = zext i1 %xor_ln76_13 to i2" [./layer.h:76]   --->   Operation 125 'zext' 'zext_ln76_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_15)   --->   "%tmp_796 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 7)" [./layer.h:76]   --->   Operation 126 'bitselect' 'tmp_796' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_15)   --->   "%tmp_797 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 7)" [./layer.h:76]   --->   Operation 127 'bitselect' 'tmp_797' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_15)   --->   "%xor_ln76_14 = xor i1 %tmp_796, %tmp_797" [./layer.h:76]   --->   Operation 128 'xor' 'xor_ln76_14' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_15 = xor i1 %xor_ln76_14, true" [./layer.h:76]   --->   Operation 129 'xor' 'xor_ln76_15' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln76_13 = zext i1 %xor_ln76_15 to i2" [./layer.h:76]   --->   Operation 130 'zext' 'zext_ln76_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_17)   --->   "%tmp_798 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 8)" [./layer.h:76]   --->   Operation 131 'bitselect' 'tmp_798' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_17)   --->   "%tmp_799 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 8)" [./layer.h:76]   --->   Operation 132 'bitselect' 'tmp_799' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_17)   --->   "%xor_ln76_16 = xor i1 %tmp_798, %tmp_799" [./layer.h:76]   --->   Operation 133 'xor' 'xor_ln76_16' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_17 = xor i1 %xor_ln76_16, true" [./layer.h:76]   --->   Operation 134 'xor' 'xor_ln76_17' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln76_14 = zext i1 %xor_ln76_17 to i2" [./layer.h:76]   --->   Operation 135 'zext' 'zext_ln76_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_19)   --->   "%tmp_800 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 9)" [./layer.h:76]   --->   Operation 136 'bitselect' 'tmp_800' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_19)   --->   "%tmp_801 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 9)" [./layer.h:76]   --->   Operation 137 'bitselect' 'tmp_801' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_19)   --->   "%xor_ln76_18 = xor i1 %tmp_800, %tmp_801" [./layer.h:76]   --->   Operation 138 'xor' 'xor_ln76_18' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_19 = xor i1 %xor_ln76_18, true" [./layer.h:76]   --->   Operation 139 'xor' 'xor_ln76_19' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln76_15 = zext i1 %xor_ln76_19 to i2" [./layer.h:76]   --->   Operation 140 'zext' 'zext_ln76_15' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_21)   --->   "%tmp_802 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 10)" [./layer.h:76]   --->   Operation 141 'bitselect' 'tmp_802' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_21)   --->   "%tmp_803 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 10)" [./layer.h:76]   --->   Operation 142 'bitselect' 'tmp_803' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_21)   --->   "%xor_ln76_20 = xor i1 %tmp_802, %tmp_803" [./layer.h:76]   --->   Operation 143 'xor' 'xor_ln76_20' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_21 = xor i1 %xor_ln76_20, true" [./layer.h:76]   --->   Operation 144 'xor' 'xor_ln76_21' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln76_16 = zext i1 %xor_ln76_21 to i2" [./layer.h:76]   --->   Operation 145 'zext' 'zext_ln76_16' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_23)   --->   "%tmp_804 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 11)" [./layer.h:76]   --->   Operation 146 'bitselect' 'tmp_804' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_23)   --->   "%tmp_805 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 11)" [./layer.h:76]   --->   Operation 147 'bitselect' 'tmp_805' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_23)   --->   "%xor_ln76_22 = xor i1 %tmp_804, %tmp_805" [./layer.h:76]   --->   Operation 148 'xor' 'xor_ln76_22' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_23 = xor i1 %xor_ln76_22, true" [./layer.h:76]   --->   Operation 149 'xor' 'xor_ln76_23' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln76_17 = zext i1 %xor_ln76_23 to i2" [./layer.h:76]   --->   Operation 150 'zext' 'zext_ln76_17' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_25)   --->   "%tmp_806 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 12)" [./layer.h:76]   --->   Operation 151 'bitselect' 'tmp_806' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_25)   --->   "%tmp_807 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 12)" [./layer.h:76]   --->   Operation 152 'bitselect' 'tmp_807' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_25)   --->   "%xor_ln76_24 = xor i1 %tmp_806, %tmp_807" [./layer.h:76]   --->   Operation 153 'xor' 'xor_ln76_24' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_25 = xor i1 %xor_ln76_24, true" [./layer.h:76]   --->   Operation 154 'xor' 'xor_ln76_25' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln76_18 = zext i1 %xor_ln76_25 to i2" [./layer.h:76]   --->   Operation 155 'zext' 'zext_ln76_18' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_27)   --->   "%tmp_808 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 13)" [./layer.h:76]   --->   Operation 156 'bitselect' 'tmp_808' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_27)   --->   "%tmp_809 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 13)" [./layer.h:76]   --->   Operation 157 'bitselect' 'tmp_809' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_27)   --->   "%xor_ln76_26 = xor i1 %tmp_808, %tmp_809" [./layer.h:76]   --->   Operation 158 'xor' 'xor_ln76_26' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_27 = xor i1 %xor_ln76_26, true" [./layer.h:76]   --->   Operation 159 'xor' 'xor_ln76_27' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln76_19 = zext i1 %xor_ln76_27 to i2" [./layer.h:76]   --->   Operation 160 'zext' 'zext_ln76_19' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_29)   --->   "%tmp_810 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 14)" [./layer.h:76]   --->   Operation 161 'bitselect' 'tmp_810' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_29)   --->   "%tmp_811 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 14)" [./layer.h:76]   --->   Operation 162 'bitselect' 'tmp_811' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_29)   --->   "%xor_ln76_28 = xor i1 %tmp_810, %tmp_811" [./layer.h:76]   --->   Operation 163 'xor' 'xor_ln76_28' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_29 = xor i1 %xor_ln76_28, true" [./layer.h:76]   --->   Operation 164 'xor' 'xor_ln76_29' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln76_20 = zext i1 %xor_ln76_29 to i2" [./layer.h:76]   --->   Operation 165 'zext' 'zext_ln76_20' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_31)   --->   "%tmp_812 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 15)" [./layer.h:76]   --->   Operation 166 'bitselect' 'tmp_812' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_31)   --->   "%tmp_813 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 15)" [./layer.h:76]   --->   Operation 167 'bitselect' 'tmp_813' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_31)   --->   "%xor_ln76_30 = xor i1 %tmp_812, %tmp_813" [./layer.h:76]   --->   Operation 168 'xor' 'xor_ln76_30' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_31 = xor i1 %xor_ln76_30, true" [./layer.h:76]   --->   Operation 169 'xor' 'xor_ln76_31' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln76_21 = zext i1 %xor_ln76_31 to i2" [./layer.h:76]   --->   Operation 170 'zext' 'zext_ln76_21' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 171 [1/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [./layer.h:76]   --->   Operation 171 'load' 'input_load_7' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_33)   --->   "%trunc_ln76_3 = trunc i16 %input_load_7 to i1" [./layer.h:76]   --->   Operation 172 'trunc' 'trunc_ln76_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 173 [1/2] (3.25ns)   --->   "%w_conv2_1_load = load i16* %w_conv2_1_addr, align 2" [./layer.h:76]   --->   Operation 173 'load' 'w_conv2_1_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 96> <ROM>
ST_4 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_33)   --->   "%trunc_ln76_4 = trunc i16 %w_conv2_1_load to i1" [./layer.h:76]   --->   Operation 174 'trunc' 'trunc_ln76_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_33)   --->   "%xor_ln76_32 = xor i1 %trunc_ln76_3, %trunc_ln76_4" [./layer.h:76]   --->   Operation 175 'xor' 'xor_ln76_32' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_33 = xor i1 %xor_ln76_32, true" [./layer.h:76]   --->   Operation 176 'xor' 'xor_ln76_33' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln76_22 = zext i1 %xor_ln76_33 to i2" [./layer.h:76]   --->   Operation 177 'zext' 'zext_ln76_22' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_35)   --->   "%tmp_814 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 1)" [./layer.h:76]   --->   Operation 178 'bitselect' 'tmp_814' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_35)   --->   "%tmp_815 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 1)" [./layer.h:76]   --->   Operation 179 'bitselect' 'tmp_815' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_35)   --->   "%xor_ln76_34 = xor i1 %tmp_814, %tmp_815" [./layer.h:76]   --->   Operation 180 'xor' 'xor_ln76_34' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_35 = xor i1 %xor_ln76_34, true" [./layer.h:76]   --->   Operation 181 'xor' 'xor_ln76_35' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln76_23 = zext i1 %xor_ln76_35 to i2" [./layer.h:76]   --->   Operation 182 'zext' 'zext_ln76_23' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_37)   --->   "%tmp_816 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 2)" [./layer.h:76]   --->   Operation 183 'bitselect' 'tmp_816' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_37)   --->   "%tmp_817 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 2)" [./layer.h:76]   --->   Operation 184 'bitselect' 'tmp_817' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_37)   --->   "%xor_ln76_36 = xor i1 %tmp_816, %tmp_817" [./layer.h:76]   --->   Operation 185 'xor' 'xor_ln76_36' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_37 = xor i1 %xor_ln76_36, true" [./layer.h:76]   --->   Operation 186 'xor' 'xor_ln76_37' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln76_24 = zext i1 %xor_ln76_37 to i2" [./layer.h:76]   --->   Operation 187 'zext' 'zext_ln76_24' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_39)   --->   "%tmp_818 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 3)" [./layer.h:76]   --->   Operation 188 'bitselect' 'tmp_818' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_39)   --->   "%tmp_819 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 3)" [./layer.h:76]   --->   Operation 189 'bitselect' 'tmp_819' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_39)   --->   "%xor_ln76_38 = xor i1 %tmp_818, %tmp_819" [./layer.h:76]   --->   Operation 190 'xor' 'xor_ln76_38' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_39 = xor i1 %xor_ln76_38, true" [./layer.h:76]   --->   Operation 191 'xor' 'xor_ln76_39' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln76_25 = zext i1 %xor_ln76_39 to i2" [./layer.h:76]   --->   Operation 192 'zext' 'zext_ln76_25' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_41)   --->   "%tmp_820 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 4)" [./layer.h:76]   --->   Operation 193 'bitselect' 'tmp_820' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_41)   --->   "%tmp_821 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 4)" [./layer.h:76]   --->   Operation 194 'bitselect' 'tmp_821' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_41)   --->   "%xor_ln76_40 = xor i1 %tmp_820, %tmp_821" [./layer.h:76]   --->   Operation 195 'xor' 'xor_ln76_40' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_41 = xor i1 %xor_ln76_40, true" [./layer.h:76]   --->   Operation 196 'xor' 'xor_ln76_41' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln76_26 = zext i1 %xor_ln76_41 to i2" [./layer.h:76]   --->   Operation 197 'zext' 'zext_ln76_26' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_43)   --->   "%tmp_822 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 5)" [./layer.h:76]   --->   Operation 198 'bitselect' 'tmp_822' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_43)   --->   "%tmp_823 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 5)" [./layer.h:76]   --->   Operation 199 'bitselect' 'tmp_823' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_43)   --->   "%xor_ln76_42 = xor i1 %tmp_822, %tmp_823" [./layer.h:76]   --->   Operation 200 'xor' 'xor_ln76_42' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_43 = xor i1 %xor_ln76_42, true" [./layer.h:76]   --->   Operation 201 'xor' 'xor_ln76_43' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln76_27 = zext i1 %xor_ln76_43 to i2" [./layer.h:76]   --->   Operation 202 'zext' 'zext_ln76_27' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_45)   --->   "%tmp_824 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 6)" [./layer.h:76]   --->   Operation 203 'bitselect' 'tmp_824' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_45)   --->   "%tmp_825 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 6)" [./layer.h:76]   --->   Operation 204 'bitselect' 'tmp_825' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_45)   --->   "%xor_ln76_44 = xor i1 %tmp_824, %tmp_825" [./layer.h:76]   --->   Operation 205 'xor' 'xor_ln76_44' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_45 = xor i1 %xor_ln76_44, true" [./layer.h:76]   --->   Operation 206 'xor' 'xor_ln76_45' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln76_28 = zext i1 %xor_ln76_45 to i2" [./layer.h:76]   --->   Operation 207 'zext' 'zext_ln76_28' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_47)   --->   "%tmp_826 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 7)" [./layer.h:76]   --->   Operation 208 'bitselect' 'tmp_826' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_47)   --->   "%tmp_827 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 7)" [./layer.h:76]   --->   Operation 209 'bitselect' 'tmp_827' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_47)   --->   "%xor_ln76_46 = xor i1 %tmp_826, %tmp_827" [./layer.h:76]   --->   Operation 210 'xor' 'xor_ln76_46' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_47 = xor i1 %xor_ln76_46, true" [./layer.h:76]   --->   Operation 211 'xor' 'xor_ln76_47' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln76_29 = zext i1 %xor_ln76_47 to i2" [./layer.h:76]   --->   Operation 212 'zext' 'zext_ln76_29' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_49)   --->   "%tmp_828 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 8)" [./layer.h:76]   --->   Operation 213 'bitselect' 'tmp_828' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_49)   --->   "%tmp_829 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 8)" [./layer.h:76]   --->   Operation 214 'bitselect' 'tmp_829' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_49)   --->   "%xor_ln76_48 = xor i1 %tmp_828, %tmp_829" [./layer.h:76]   --->   Operation 215 'xor' 'xor_ln76_48' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_49 = xor i1 %xor_ln76_48, true" [./layer.h:76]   --->   Operation 216 'xor' 'xor_ln76_49' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln76_30 = zext i1 %xor_ln76_49 to i2" [./layer.h:76]   --->   Operation 217 'zext' 'zext_ln76_30' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_51)   --->   "%tmp_830 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 9)" [./layer.h:76]   --->   Operation 218 'bitselect' 'tmp_830' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_51)   --->   "%tmp_831 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 9)" [./layer.h:76]   --->   Operation 219 'bitselect' 'tmp_831' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_51)   --->   "%xor_ln76_50 = xor i1 %tmp_830, %tmp_831" [./layer.h:76]   --->   Operation 220 'xor' 'xor_ln76_50' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_51 = xor i1 %xor_ln76_50, true" [./layer.h:76]   --->   Operation 221 'xor' 'xor_ln76_51' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln76_31 = zext i1 %xor_ln76_51 to i2" [./layer.h:76]   --->   Operation 222 'zext' 'zext_ln76_31' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_53)   --->   "%tmp_832 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 10)" [./layer.h:76]   --->   Operation 223 'bitselect' 'tmp_832' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_53)   --->   "%tmp_833 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 10)" [./layer.h:76]   --->   Operation 224 'bitselect' 'tmp_833' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_53)   --->   "%xor_ln76_52 = xor i1 %tmp_832, %tmp_833" [./layer.h:76]   --->   Operation 225 'xor' 'xor_ln76_52' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_53 = xor i1 %xor_ln76_52, true" [./layer.h:76]   --->   Operation 226 'xor' 'xor_ln76_53' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln76_32 = zext i1 %xor_ln76_53 to i2" [./layer.h:76]   --->   Operation 227 'zext' 'zext_ln76_32' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_55)   --->   "%tmp_834 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 11)" [./layer.h:76]   --->   Operation 228 'bitselect' 'tmp_834' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_55)   --->   "%tmp_835 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 11)" [./layer.h:76]   --->   Operation 229 'bitselect' 'tmp_835' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_55)   --->   "%xor_ln76_54 = xor i1 %tmp_834, %tmp_835" [./layer.h:76]   --->   Operation 230 'xor' 'xor_ln76_54' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_55 = xor i1 %xor_ln76_54, true" [./layer.h:76]   --->   Operation 231 'xor' 'xor_ln76_55' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln76_33 = zext i1 %xor_ln76_55 to i2" [./layer.h:76]   --->   Operation 232 'zext' 'zext_ln76_33' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_57)   --->   "%tmp_836 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 12)" [./layer.h:76]   --->   Operation 233 'bitselect' 'tmp_836' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_57)   --->   "%tmp_837 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 12)" [./layer.h:76]   --->   Operation 234 'bitselect' 'tmp_837' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_57)   --->   "%xor_ln76_56 = xor i1 %tmp_836, %tmp_837" [./layer.h:76]   --->   Operation 235 'xor' 'xor_ln76_56' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_57 = xor i1 %xor_ln76_56, true" [./layer.h:76]   --->   Operation 236 'xor' 'xor_ln76_57' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln76_34 = zext i1 %xor_ln76_57 to i2" [./layer.h:76]   --->   Operation 237 'zext' 'zext_ln76_34' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_59)   --->   "%tmp_838 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 13)" [./layer.h:76]   --->   Operation 238 'bitselect' 'tmp_838' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_59)   --->   "%tmp_839 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 13)" [./layer.h:76]   --->   Operation 239 'bitselect' 'tmp_839' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_59)   --->   "%xor_ln76_58 = xor i1 %tmp_838, %tmp_839" [./layer.h:76]   --->   Operation 240 'xor' 'xor_ln76_58' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_59 = xor i1 %xor_ln76_58, true" [./layer.h:76]   --->   Operation 241 'xor' 'xor_ln76_59' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln76_35 = zext i1 %xor_ln76_59 to i2" [./layer.h:76]   --->   Operation 242 'zext' 'zext_ln76_35' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_61)   --->   "%tmp_840 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 14)" [./layer.h:76]   --->   Operation 243 'bitselect' 'tmp_840' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_61)   --->   "%tmp_841 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 14)" [./layer.h:76]   --->   Operation 244 'bitselect' 'tmp_841' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_61)   --->   "%xor_ln76_60 = xor i1 %tmp_840, %tmp_841" [./layer.h:76]   --->   Operation 245 'xor' 'xor_ln76_60' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_61 = xor i1 %xor_ln76_60, true" [./layer.h:76]   --->   Operation 246 'xor' 'xor_ln76_61' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_63)   --->   "%tmp_842 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 15)" [./layer.h:76]   --->   Operation 247 'bitselect' 'tmp_842' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_63)   --->   "%tmp_843 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 15)" [./layer.h:76]   --->   Operation 248 'bitselect' 'tmp_843' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_63)   --->   "%xor_ln76_62 = xor i1 %tmp_842, %tmp_843" [./layer.h:76]   --->   Operation 249 'xor' 'xor_ln76_62' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_63 = xor i1 %xor_ln76_62, true" [./layer.h:76]   --->   Operation 250 'xor' 'xor_ln76_63' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [2/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [./layer.h:76]   --->   Operation 251 'load' 'input_load_8' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 252 [1/2] (3.25ns)   --->   "%w_conv2_2_load = load i16* %w_conv2_2_addr, align 2" [./layer.h:76]   --->   Operation 252 'load' 'w_conv2_2_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 96> <ROM>
ST_4 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700 = add i2 %zext_ln76_7, %zext_ln76_8" [./layer.h:76]   --->   Operation 253 'add' 'add_ln700' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 254 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_1 = add i2 %add_ln700, %zext_ln76_6" [./layer.h:76]   --->   Operation 254 'add' 'add_ln700_1' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i2 %add_ln700_1 to i3" [./layer.h:76]   --->   Operation 255 'zext' 'zext_ln700_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_2 = add i2 %zext_ln76_10, %zext_ln76_11" [./layer.h:76]   --->   Operation 256 'add' 'add_ln700_2' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 257 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_3 = add i2 %add_ln700_2, %zext_ln76_9" [./layer.h:76]   --->   Operation 257 'add' 'add_ln700_3' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i2 %add_ln700_3 to i3" [./layer.h:76]   --->   Operation 258 'zext' 'zext_ln700_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (1.56ns)   --->   "%add_ln700_4 = add i3 %zext_ln700_2, %zext_ln700_1" [./layer.h:76]   --->   Operation 259 'add' 'add_ln700_4' <Predicate = (!icmp_ln70)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_5 = add i2 %zext_ln76_13, %zext_ln76_14" [./layer.h:76]   --->   Operation 260 'add' 'add_ln700_5' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 261 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_6 = add i2 %add_ln700_5, %zext_ln76_12" [./layer.h:76]   --->   Operation 261 'add' 'add_ln700_6' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln700_4 = zext i2 %add_ln700_6 to i3" [./layer.h:76]   --->   Operation 262 'zext' 'zext_ln700_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_7 = add i2 %zext_ln76_16, %zext_ln76_17" [./layer.h:76]   --->   Operation 263 'add' 'add_ln700_7' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 264 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_8 = add i2 %add_ln700_7, %zext_ln76_15" [./layer.h:76]   --->   Operation 264 'add' 'add_ln700_8' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln700_5 = zext i2 %add_ln700_8 to i3" [./layer.h:76]   --->   Operation 265 'zext' 'zext_ln700_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (1.56ns)   --->   "%add_ln700_9 = add i3 %zext_ln700_5, %zext_ln700_4" [./layer.h:76]   --->   Operation 266 'add' 'add_ln700_9' <Predicate = (!icmp_ln70)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_11 = add i2 %zext_ln76_19, %zext_ln76_20" [./layer.h:76]   --->   Operation 267 'add' 'add_ln700_11' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 268 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_12 = add i2 %add_ln700_11, %zext_ln76_18" [./layer.h:76]   --->   Operation 268 'add' 'add_ln700_12' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln700_8 = zext i2 %add_ln700_12 to i3" [./layer.h:76]   --->   Operation 269 'zext' 'zext_ln700_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_13 = add i2 %zext_ln76_22, %zext_ln76_23" [./layer.h:76]   --->   Operation 270 'add' 'add_ln700_13' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 271 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_14 = add i2 %add_ln700_13, %zext_ln76_21" [./layer.h:76]   --->   Operation 271 'add' 'add_ln700_14' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln700_9 = zext i2 %add_ln700_14 to i3" [./layer.h:76]   --->   Operation 272 'zext' 'zext_ln700_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (1.56ns)   --->   "%add_ln700_15 = add i3 %zext_ln700_9, %zext_ln700_8" [./layer.h:76]   --->   Operation 273 'add' 'add_ln700_15' <Predicate = (!icmp_ln70)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_16 = add i2 %zext_ln76_25, %zext_ln76_26" [./layer.h:76]   --->   Operation 274 'add' 'add_ln700_16' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 275 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_17 = add i2 %add_ln700_16, %zext_ln76_24" [./layer.h:76]   --->   Operation 275 'add' 'add_ln700_17' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln700_11 = zext i2 %add_ln700_17 to i3" [./layer.h:76]   --->   Operation 276 'zext' 'zext_ln700_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_18 = add i2 %zext_ln76_28, %zext_ln76_29" [./layer.h:76]   --->   Operation 277 'add' 'add_ln700_18' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 278 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_19 = add i2 %add_ln700_18, %zext_ln76_27" [./layer.h:76]   --->   Operation 278 'add' 'add_ln700_19' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln700_12 = zext i2 %add_ln700_19 to i3" [./layer.h:76]   --->   Operation 279 'zext' 'zext_ln700_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (1.56ns)   --->   "%add_ln700_20 = add i3 %zext_ln700_12, %zext_ln700_11" [./layer.h:76]   --->   Operation 280 'add' 'add_ln700_20' <Predicate = (!icmp_ln70)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_23 = add i2 %zext_ln76_31, %zext_ln76_32" [./layer.h:76]   --->   Operation 281 'add' 'add_ln700_23' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 282 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_24 = add i2 %add_ln700_23, %zext_ln76_30" [./layer.h:76]   --->   Operation 282 'add' 'add_ln700_24' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln700_16 = zext i2 %add_ln700_24 to i3" [./layer.h:76]   --->   Operation 283 'zext' 'zext_ln700_16' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_25 = add i2 %zext_ln76_34, %zext_ln76_35" [./layer.h:76]   --->   Operation 284 'add' 'add_ln700_25' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 285 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_26 = add i2 %add_ln700_25, %zext_ln76_33" [./layer.h:76]   --->   Operation 285 'add' 'add_ln700_26' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln700_17 = zext i2 %add_ln700_26 to i3" [./layer.h:76]   --->   Operation 286 'zext' 'zext_ln700_17' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (1.56ns)   --->   "%add_ln700_27 = add i3 %zext_ln700_17, %zext_ln700_16" [./layer.h:76]   --->   Operation 287 'add' 'add_ln700_27' <Predicate = (!icmp_ln70)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.86>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln76_36 = zext i1 %xor_ln76_61 to i2" [./layer.h:76]   --->   Operation 288 'zext' 'zext_ln76_36' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln76_37 = zext i1 %xor_ln76_63 to i2" [./layer.h:76]   --->   Operation 289 'zext' 'zext_ln76_37' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 290 [1/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [./layer.h:76]   --->   Operation 290 'load' 'input_load_8' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_65)   --->   "%trunc_ln76_5 = trunc i16 %input_load_8 to i1" [./layer.h:76]   --->   Operation 291 'trunc' 'trunc_ln76_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_65)   --->   "%trunc_ln76_6 = trunc i16 %w_conv2_2_load to i1" [./layer.h:76]   --->   Operation 292 'trunc' 'trunc_ln76_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_65)   --->   "%xor_ln76_64 = xor i1 %trunc_ln76_5, %trunc_ln76_6" [./layer.h:76]   --->   Operation 293 'xor' 'xor_ln76_64' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_65 = xor i1 %xor_ln76_64, true" [./layer.h:76]   --->   Operation 294 'xor' 'xor_ln76_65' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln76_38 = zext i1 %xor_ln76_65 to i2" [./layer.h:76]   --->   Operation 295 'zext' 'zext_ln76_38' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_67)   --->   "%tmp_844 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 1)" [./layer.h:76]   --->   Operation 296 'bitselect' 'tmp_844' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_67)   --->   "%tmp_845 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 1)" [./layer.h:76]   --->   Operation 297 'bitselect' 'tmp_845' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_67)   --->   "%xor_ln76_66 = xor i1 %tmp_844, %tmp_845" [./layer.h:76]   --->   Operation 298 'xor' 'xor_ln76_66' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_67 = xor i1 %xor_ln76_66, true" [./layer.h:76]   --->   Operation 299 'xor' 'xor_ln76_67' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln76_39 = zext i1 %xor_ln76_67 to i2" [./layer.h:76]   --->   Operation 300 'zext' 'zext_ln76_39' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_69)   --->   "%tmp_846 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 2)" [./layer.h:76]   --->   Operation 301 'bitselect' 'tmp_846' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_69)   --->   "%tmp_847 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 2)" [./layer.h:76]   --->   Operation 302 'bitselect' 'tmp_847' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_69)   --->   "%xor_ln76_68 = xor i1 %tmp_846, %tmp_847" [./layer.h:76]   --->   Operation 303 'xor' 'xor_ln76_68' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_69 = xor i1 %xor_ln76_68, true" [./layer.h:76]   --->   Operation 304 'xor' 'xor_ln76_69' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln76_40 = zext i1 %xor_ln76_69 to i2" [./layer.h:76]   --->   Operation 305 'zext' 'zext_ln76_40' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_71)   --->   "%tmp_848 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 3)" [./layer.h:76]   --->   Operation 306 'bitselect' 'tmp_848' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_71)   --->   "%tmp_849 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 3)" [./layer.h:76]   --->   Operation 307 'bitselect' 'tmp_849' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_71)   --->   "%xor_ln76_70 = xor i1 %tmp_848, %tmp_849" [./layer.h:76]   --->   Operation 308 'xor' 'xor_ln76_70' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_71 = xor i1 %xor_ln76_70, true" [./layer.h:76]   --->   Operation 309 'xor' 'xor_ln76_71' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln76_41 = zext i1 %xor_ln76_71 to i2" [./layer.h:76]   --->   Operation 310 'zext' 'zext_ln76_41' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_73)   --->   "%tmp_850 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 4)" [./layer.h:76]   --->   Operation 311 'bitselect' 'tmp_850' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_73)   --->   "%tmp_851 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 4)" [./layer.h:76]   --->   Operation 312 'bitselect' 'tmp_851' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_73)   --->   "%xor_ln76_72 = xor i1 %tmp_850, %tmp_851" [./layer.h:76]   --->   Operation 313 'xor' 'xor_ln76_72' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_73 = xor i1 %xor_ln76_72, true" [./layer.h:76]   --->   Operation 314 'xor' 'xor_ln76_73' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln76_42 = zext i1 %xor_ln76_73 to i2" [./layer.h:76]   --->   Operation 315 'zext' 'zext_ln76_42' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_75)   --->   "%tmp_852 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 5)" [./layer.h:76]   --->   Operation 316 'bitselect' 'tmp_852' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_75)   --->   "%tmp_853 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 5)" [./layer.h:76]   --->   Operation 317 'bitselect' 'tmp_853' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_75)   --->   "%xor_ln76_74 = xor i1 %tmp_852, %tmp_853" [./layer.h:76]   --->   Operation 318 'xor' 'xor_ln76_74' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_75 = xor i1 %xor_ln76_74, true" [./layer.h:76]   --->   Operation 319 'xor' 'xor_ln76_75' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln76_43 = zext i1 %xor_ln76_75 to i2" [./layer.h:76]   --->   Operation 320 'zext' 'zext_ln76_43' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_77)   --->   "%tmp_854 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 6)" [./layer.h:76]   --->   Operation 321 'bitselect' 'tmp_854' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_77)   --->   "%tmp_855 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 6)" [./layer.h:76]   --->   Operation 322 'bitselect' 'tmp_855' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_77)   --->   "%xor_ln76_76 = xor i1 %tmp_854, %tmp_855" [./layer.h:76]   --->   Operation 323 'xor' 'xor_ln76_76' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 324 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_77 = xor i1 %xor_ln76_76, true" [./layer.h:76]   --->   Operation 324 'xor' 'xor_ln76_77' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln76_44 = zext i1 %xor_ln76_77 to i2" [./layer.h:76]   --->   Operation 325 'zext' 'zext_ln76_44' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_79)   --->   "%tmp_856 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 7)" [./layer.h:76]   --->   Operation 326 'bitselect' 'tmp_856' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_79)   --->   "%tmp_857 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 7)" [./layer.h:76]   --->   Operation 327 'bitselect' 'tmp_857' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_79)   --->   "%xor_ln76_78 = xor i1 %tmp_856, %tmp_857" [./layer.h:76]   --->   Operation 328 'xor' 'xor_ln76_78' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_79 = xor i1 %xor_ln76_78, true" [./layer.h:76]   --->   Operation 329 'xor' 'xor_ln76_79' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln76_45 = zext i1 %xor_ln76_79 to i2" [./layer.h:76]   --->   Operation 330 'zext' 'zext_ln76_45' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_81)   --->   "%tmp_858 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 8)" [./layer.h:76]   --->   Operation 331 'bitselect' 'tmp_858' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_81)   --->   "%tmp_859 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 8)" [./layer.h:76]   --->   Operation 332 'bitselect' 'tmp_859' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_81)   --->   "%xor_ln76_80 = xor i1 %tmp_858, %tmp_859" [./layer.h:76]   --->   Operation 333 'xor' 'xor_ln76_80' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 334 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_81 = xor i1 %xor_ln76_80, true" [./layer.h:76]   --->   Operation 334 'xor' 'xor_ln76_81' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln76_46 = zext i1 %xor_ln76_81 to i2" [./layer.h:76]   --->   Operation 335 'zext' 'zext_ln76_46' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_83)   --->   "%tmp_860 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 9)" [./layer.h:76]   --->   Operation 336 'bitselect' 'tmp_860' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_83)   --->   "%tmp_861 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 9)" [./layer.h:76]   --->   Operation 337 'bitselect' 'tmp_861' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_83)   --->   "%xor_ln76_82 = xor i1 %tmp_860, %tmp_861" [./layer.h:76]   --->   Operation 338 'xor' 'xor_ln76_82' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 339 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_83 = xor i1 %xor_ln76_82, true" [./layer.h:76]   --->   Operation 339 'xor' 'xor_ln76_83' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln76_47 = zext i1 %xor_ln76_83 to i2" [./layer.h:76]   --->   Operation 340 'zext' 'zext_ln76_47' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_85)   --->   "%tmp_862 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 10)" [./layer.h:76]   --->   Operation 341 'bitselect' 'tmp_862' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_85)   --->   "%tmp_863 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 10)" [./layer.h:76]   --->   Operation 342 'bitselect' 'tmp_863' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_85)   --->   "%xor_ln76_84 = xor i1 %tmp_862, %tmp_863" [./layer.h:76]   --->   Operation 343 'xor' 'xor_ln76_84' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 344 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_85 = xor i1 %xor_ln76_84, true" [./layer.h:76]   --->   Operation 344 'xor' 'xor_ln76_85' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln76_48 = zext i1 %xor_ln76_85 to i2" [./layer.h:76]   --->   Operation 345 'zext' 'zext_ln76_48' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_87)   --->   "%tmp_864 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 11)" [./layer.h:76]   --->   Operation 346 'bitselect' 'tmp_864' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_87)   --->   "%tmp_865 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 11)" [./layer.h:76]   --->   Operation 347 'bitselect' 'tmp_865' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_87)   --->   "%xor_ln76_86 = xor i1 %tmp_864, %tmp_865" [./layer.h:76]   --->   Operation 348 'xor' 'xor_ln76_86' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 349 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_87 = xor i1 %xor_ln76_86, true" [./layer.h:76]   --->   Operation 349 'xor' 'xor_ln76_87' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln76_49 = zext i1 %xor_ln76_87 to i2" [./layer.h:76]   --->   Operation 350 'zext' 'zext_ln76_49' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_89)   --->   "%tmp_866 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 12)" [./layer.h:76]   --->   Operation 351 'bitselect' 'tmp_866' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_89)   --->   "%tmp_867 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 12)" [./layer.h:76]   --->   Operation 352 'bitselect' 'tmp_867' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_89)   --->   "%xor_ln76_88 = xor i1 %tmp_866, %tmp_867" [./layer.h:76]   --->   Operation 353 'xor' 'xor_ln76_88' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 354 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_89 = xor i1 %xor_ln76_88, true" [./layer.h:76]   --->   Operation 354 'xor' 'xor_ln76_89' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln76_50 = zext i1 %xor_ln76_89 to i2" [./layer.h:76]   --->   Operation 355 'zext' 'zext_ln76_50' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_91)   --->   "%tmp_868 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 13)" [./layer.h:76]   --->   Operation 356 'bitselect' 'tmp_868' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_91)   --->   "%tmp_869 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 13)" [./layer.h:76]   --->   Operation 357 'bitselect' 'tmp_869' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_91)   --->   "%xor_ln76_90 = xor i1 %tmp_868, %tmp_869" [./layer.h:76]   --->   Operation 358 'xor' 'xor_ln76_90' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 359 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_91 = xor i1 %xor_ln76_90, true" [./layer.h:76]   --->   Operation 359 'xor' 'xor_ln76_91' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln76_51 = zext i1 %xor_ln76_91 to i2" [./layer.h:76]   --->   Operation 360 'zext' 'zext_ln76_51' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_93)   --->   "%tmp_870 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 14)" [./layer.h:76]   --->   Operation 361 'bitselect' 'tmp_870' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_93)   --->   "%tmp_871 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 14)" [./layer.h:76]   --->   Operation 362 'bitselect' 'tmp_871' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_93)   --->   "%xor_ln76_92 = xor i1 %tmp_870, %tmp_871" [./layer.h:76]   --->   Operation 363 'xor' 'xor_ln76_92' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 364 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_93 = xor i1 %xor_ln76_92, true" [./layer.h:76]   --->   Operation 364 'xor' 'xor_ln76_93' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln76_52 = zext i1 %xor_ln76_93 to i2" [./layer.h:76]   --->   Operation 365 'zext' 'zext_ln76_52' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_95)   --->   "%tmp_872 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 15)" [./layer.h:76]   --->   Operation 366 'bitselect' 'tmp_872' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_95)   --->   "%tmp_873 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 15)" [./layer.h:76]   --->   Operation 367 'bitselect' 'tmp_873' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_95)   --->   "%xor_ln76_94 = xor i1 %tmp_872, %tmp_873" [./layer.h:76]   --->   Operation 368 'xor' 'xor_ln76_94' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 369 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_95 = xor i1 %xor_ln76_94, true" [./layer.h:76]   --->   Operation 369 'xor' 'xor_ln76_95' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i1 %xor_ln76_95 to i2" [./layer.h:76]   --->   Operation 370 'zext' 'zext_ln700' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln700_3 = zext i3 %add_ln700_4 to i4" [./layer.h:76]   --->   Operation 371 'zext' 'zext_ln700_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln700_6 = zext i3 %add_ln700_9 to i4" [./layer.h:76]   --->   Operation 372 'zext' 'zext_ln700_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (1.65ns)   --->   "%add_ln700_10 = add i4 %zext_ln700_6, %zext_ln700_3" [./layer.h:76]   --->   Operation 373 'add' 'add_ln700_10' <Predicate = (!icmp_ln70)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln700_7 = zext i4 %add_ln700_10 to i5" [./layer.h:76]   --->   Operation 374 'zext' 'zext_ln700_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln700_10 = zext i3 %add_ln700_15 to i4" [./layer.h:76]   --->   Operation 375 'zext' 'zext_ln700_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln700_13 = zext i3 %add_ln700_20 to i4" [./layer.h:76]   --->   Operation 376 'zext' 'zext_ln700_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (1.65ns)   --->   "%add_ln700_21 = add i4 %zext_ln700_13, %zext_ln700_10" [./layer.h:76]   --->   Operation 377 'add' 'add_ln700_21' <Predicate = (!icmp_ln70)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln700_14 = zext i4 %add_ln700_21 to i5" [./layer.h:76]   --->   Operation 378 'zext' 'zext_ln700_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (1.73ns)   --->   "%add_ln700_22 = add i5 %zext_ln700_14, %zext_ln700_7" [./layer.h:76]   --->   Operation 379 'add' 'add_ln700_22' <Predicate = (!icmp_ln70)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_28 = add i2 %zext_ln76_37, %zext_ln76_38" [./layer.h:76]   --->   Operation 380 'add' 'add_ln700_28' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 381 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_29 = add i2 %add_ln700_28, %zext_ln76_36" [./layer.h:76]   --->   Operation 381 'add' 'add_ln700_29' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln700_19 = zext i2 %add_ln700_29 to i3" [./layer.h:76]   --->   Operation 382 'zext' 'zext_ln700_19' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_30 = add i2 %zext_ln76_40, %zext_ln76_41" [./layer.h:76]   --->   Operation 383 'add' 'add_ln700_30' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 384 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_31 = add i2 %add_ln700_30, %zext_ln76_39" [./layer.h:76]   --->   Operation 384 'add' 'add_ln700_31' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln700_20 = zext i2 %add_ln700_31 to i3" [./layer.h:76]   --->   Operation 385 'zext' 'zext_ln700_20' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (1.56ns)   --->   "%add_ln700_32 = add i3 %zext_ln700_20, %zext_ln700_19" [./layer.h:76]   --->   Operation 386 'add' 'add_ln700_32' <Predicate = (!icmp_ln70)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_34 = add i2 %zext_ln76_43, %zext_ln76_44" [./layer.h:76]   --->   Operation 387 'add' 'add_ln700_34' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 388 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_35 = add i2 %add_ln700_34, %zext_ln76_42" [./layer.h:76]   --->   Operation 388 'add' 'add_ln700_35' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln700_23 = zext i2 %add_ln700_35 to i3" [./layer.h:76]   --->   Operation 389 'zext' 'zext_ln700_23' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_36 = add i2 %zext_ln76_46, %zext_ln76_47" [./layer.h:76]   --->   Operation 390 'add' 'add_ln700_36' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 391 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_37 = add i2 %add_ln700_36, %zext_ln76_45" [./layer.h:76]   --->   Operation 391 'add' 'add_ln700_37' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln700_24 = zext i2 %add_ln700_37 to i3" [./layer.h:76]   --->   Operation 392 'zext' 'zext_ln700_24' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (1.56ns)   --->   "%add_ln700_38 = add i3 %zext_ln700_24, %zext_ln700_23" [./layer.h:76]   --->   Operation 393 'add' 'add_ln700_38' <Predicate = (!icmp_ln70)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_39 = add i2 %zext_ln76_49, %zext_ln76_50" [./layer.h:76]   --->   Operation 394 'add' 'add_ln700_39' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 395 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_40 = add i2 %add_ln700_39, %zext_ln76_48" [./layer.h:76]   --->   Operation 395 'add' 'add_ln700_40' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln700_26 = zext i2 %add_ln700_40 to i3" [./layer.h:76]   --->   Operation 396 'zext' 'zext_ln700_26' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_41 = add i2 %zext_ln76_52, %zext_ln700" [./layer.h:76]   --->   Operation 397 'add' 'add_ln700_41' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 398 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_42 = add i2 %add_ln700_41, %zext_ln76_51" [./layer.h:76]   --->   Operation 398 'add' 'add_ln700_42' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln700_27 = zext i2 %add_ln700_42 to i3" [./layer.h:76]   --->   Operation 399 'zext' 'zext_ln700_27' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (1.56ns)   --->   "%add_ln700_43 = add i3 %zext_ln700_27, %zext_ln700_26" [./layer.h:76]   --->   Operation 400 'add' 'add_ln700_43' <Predicate = (!icmp_ln70)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.08>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str17)" [./layer.h:70]   --->   Operation 401 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [./layer.h:71]   --->   Operation 402 'specpipeline' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln700_15 = zext i5 %add_ln700_22 to i6" [./layer.h:76]   --->   Operation 403 'zext' 'zext_ln700_15' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln700_18 = zext i3 %add_ln700_27 to i4" [./layer.h:76]   --->   Operation 404 'zext' 'zext_ln700_18' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln700_21 = zext i3 %add_ln700_32 to i4" [./layer.h:76]   --->   Operation 405 'zext' 'zext_ln700_21' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (1.65ns)   --->   "%add_ln700_33 = add i4 %zext_ln700_21, %zext_ln700_18" [./layer.h:76]   --->   Operation 406 'add' 'add_ln700_33' <Predicate = (!icmp_ln70)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln700_22 = zext i4 %add_ln700_33 to i5" [./layer.h:76]   --->   Operation 407 'zext' 'zext_ln700_22' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln700_25 = zext i3 %add_ln700_38 to i4" [./layer.h:76]   --->   Operation 408 'zext' 'zext_ln700_25' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln700_28 = zext i3 %add_ln700_43 to i4" [./layer.h:76]   --->   Operation 409 'zext' 'zext_ln700_28' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (1.65ns)   --->   "%add_ln700_44 = add i4 %zext_ln700_28, %zext_ln700_25" [./layer.h:76]   --->   Operation 410 'add' 'add_ln700_44' <Predicate = (!icmp_ln70)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln700_29 = zext i4 %add_ln700_44 to i5" [./layer.h:76]   --->   Operation 411 'zext' 'zext_ln700_29' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 412 [1/1] (1.73ns)   --->   "%add_ln700_45 = add i5 %zext_ln700_29, %zext_ln700_22" [./layer.h:76]   --->   Operation 412 'add' 'add_ln700_45' <Predicate = (!icmp_ln70)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln700_30 = zext i5 %add_ln700_45 to i6" [./layer.h:76]   --->   Operation 413 'zext' 'zext_ln700_30' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (1.78ns)   --->   "%add_ln700_46 = add i6 %zext_ln700_30, %zext_ln700_15" [./layer.h:76]   --->   Operation 414 'add' 'add_ln700_46' <Predicate = (!icmp_ln70)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln700_31 = zext i6 %add_ln700_46 to i8" [./layer.h:76]   --->   Operation 415 'zext' 'zext_ln700_31' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (1.91ns)   --->   "%add_ln700_47 = add i8 %p_014_0, %zext_ln700_31" [./layer.h:76]   --->   Operation 416 'add' 'add_ln700_47' <Predicate = (!icmp_ln70)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 417 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str17, i32 %tmp_25)" [./layer.h:79]   --->   Operation 417 'specregionend' 'empty_25' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "br label %.preheader" [./layer.h:70]   --->   Operation 418 'br' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 8.68>
ST_7 : Operation 419 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_014_0, i1 false)" [./layer.h:80]   --->   Operation 419 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 420 [1/1] (1.82ns)   --->   "%accum_V = add i9 -144, %shl_ln" [./layer.h:80]   --->   Operation 420 'add' 'accum_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 421 [1/1] (1.55ns)   --->   "%icmp_ln895_256 = icmp ugt i8 %p_cast97_mid2_v, %or_ln76" [./layer.h:81]   --->   Operation 421 'icmp' 'icmp_ln895_256' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln895 = zext i8 %p_cast97_mid2_v to i9" [./layer.h:81]   --->   Operation 422 'zext' 'zext_ln895' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln895_1 = zext i8 %or_ln76 to i9" [./layer.h:81]   --->   Operation 423 'zext' 'zext_ln895_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 424 [1/1] (1.91ns)   --->   "%sub_ln895 = sub i9 %zext_ln895, %zext_ln895_1" [./layer.h:81]   --->   Operation 424 'sub' 'sub_ln895' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%xor_ln895 = xor i9 %zext_ln895, 255" [./layer.h:81]   --->   Operation 425 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 426 [1/1] (1.91ns)   --->   "%sub_ln895_1 = sub i9 %zext_ln895_1, %zext_ln895" [./layer.h:81]   --->   Operation 426 'sub' 'sub_ln895_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node sub_ln895_2)   --->   "%select_ln895 = select i1 %icmp_ln895_256, i9 %sub_ln895, i9 %sub_ln895_1" [./layer.h:81]   --->   Operation 427 'select' 'select_ln895' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%select_ln895_1 = select i1 %icmp_ln895_256, i256 -57783846362242288116990835511804011069381064330399178851296350526185377054528, i256 1362273596515493455816808735639618597925794909066372893357656913289324657665" [./layer.h:81]   --->   Operation 428 'select' 'select_ln895_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%select_ln895_2 = select i1 %icmp_ln895_256, i9 %xor_ln895, i9 %zext_ln895" [./layer.h:81]   --->   Operation 429 'select' 'select_ln895_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 430 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln895_2 = sub i9 255, %select_ln895" [./layer.h:81]   --->   Operation 430 'sub' 'sub_ln895_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%zext_ln895_2 = zext i9 %select_ln895_2 to i256" [./layer.h:81]   --->   Operation 431 'zext' 'zext_ln895_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%zext_ln895_3 = zext i9 %sub_ln895_2 to i256" [./layer.h:81]   --->   Operation 432 'zext' 'zext_ln895_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%lshr_ln895 = lshr i256 %select_ln895_1, %zext_ln895_2" [./layer.h:81]   --->   Operation 433 'lshr' 'lshr_ln895' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%lshr_ln895_1 = lshr i256 -1, %zext_ln895_3" [./layer.h:81]   --->   Operation 434 'lshr' 'lshr_ln895_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%and_ln895 = and i256 %lshr_ln895, %lshr_ln895_1" [./layer.h:81]   --->   Operation 435 'and' 'and_ln895' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%trunc_ln895 = trunc i256 %and_ln895 to i8" [./layer.h:81]   --->   Operation 436 'trunc' 'trunc_ln895' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%sext_ln895 = sext i8 %trunc_ln895 to i9" [./layer.h:81]   --->   Operation 437 'sext' 'sext_ln895' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 438 [1/1] (4.94ns) (out node of the LUT)   --->   "%icmp_ln895 = icmp sgt i9 %accum_V, %sext_ln895" [./layer.h:81]   --->   Operation 438 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 4.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 439 [2/2] (3.25ns)   --->   "%output_load = load i32* %output_addr, align 4" [./layer.h:81]   --->   Operation 439 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 440 [1/1] (1.91ns)   --->   "%add_ln67_1 = add i8 1, %indvar_flatten" [./layer.h:67]   --->   Operation 440 'add' 'add_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 441 [1/1] (1.24ns)   --->   "%select_ln67 = select i1 %icmp_ln67, i8 1, i8 %add_ln67_1" [./layer.h:67]   --->   Operation 441 'select' 'select_ln67' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 4> <Delay = 6.50>
ST_8 : Operation 442 [1/2] (3.25ns)   --->   "%output_load = load i32* %output_addr, align 4" [./layer.h:81]   --->   Operation 442 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 443 [1/1] (0.00ns)   --->   "%tmp = call i32 @_ssdm_op_BitSet.i32.i32.i7.i1(i32 %output_load, i7 %zext_ln76_1, i1 %icmp_ln895)" [./layer.h:81]   --->   Operation 443 'bitset' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 444 [1/1] (3.25ns)   --->   "store i32 %tmp, i32* %output_addr, align 4" [./layer.h:81]   --->   Operation 444 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 445 [1/1] (0.00ns)   --->   "br label %.preheader89" [./layer.h:68]   --->   Operation 445 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten16', ./layer.h:66) with incoming values : ('add_ln66', ./layer.h:66) [11]  (1.77 ns)

 <State 2>: 7.2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ./layer.h:67) with incoming values : ('select_ln67', ./layer.h:67) [13]  (0 ns)
	'icmp' operation ('icmp_ln67', ./layer.h:67) [22]  (1.55 ns)
	'select' operation ('select_ln76', ./layer.h:76) [23]  (1.02 ns)
	'add' operation ('x', ./layer.h:67) [35]  (1.74 ns)
	'select' operation ('select_ln81_1', ./layer.h:81) [38]  (1.02 ns)
	'add' operation ('add_ln81', ./layer.h:81) [45]  (1.87 ns)

 <State 3>: 6.9ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', ./layer.h:70) [63]  (0 ns)
	'add' operation ('add_ln76', ./layer.h:76) [72]  (1.74 ns)
	'add' operation ('add_ln76_6', ./layer.h:76) [74]  (1.92 ns)
	'getelementptr' operation ('input_addr', ./layer.h:76) [76]  (0 ns)
	'load' operation ('input_load', ./layer.h:76) on array 'input_r' [89]  (3.25 ns)

 <State 4>: 7.87ns
The critical path consists of the following:
	'load' operation ('input_load', ./layer.h:76) on array 'input_r' [89]  (3.25 ns)
	'xor' operation ('xor_ln76', ./layer.h:76) [93]  (0 ns)
	'xor' operation ('xor_ln76_1', ./layer.h:76) [94]  (0.978 ns)
	'add' operation ('add_ln700_1', ./layer.h:76) [336]  (2.07 ns)
	'add' operation ('add_ln700_4', ./layer.h:76) [341]  (1.56 ns)

 <State 5>: 7.87ns
The critical path consists of the following:
	'load' operation ('input_load_8', ./layer.h:76) on array 'input_r' [253]  (3.25 ns)
	'xor' operation ('xor_ln76_64', ./layer.h:76) [257]  (0 ns)
	'xor' operation ('xor_ln76_65', ./layer.h:76) [258]  (0.978 ns)
	'add' operation ('add_ln700_28', ./layer.h:76) [381]  (0 ns)
	'add' operation ('add_ln700_29', ./layer.h:76) [382]  (2.07 ns)
	'add' operation ('add_ln700_32', ./layer.h:76) [387]  (1.56 ns)

 <State 6>: 7.08ns
The critical path consists of the following:
	'add' operation ('add_ln700_33', ./layer.h:76) [389]  (1.65 ns)
	'add' operation ('add_ln700_45', ./layer.h:76) [409]  (1.74 ns)
	'add' operation ('add_ln700_46', ./layer.h:76) [411]  (1.78 ns)
	'add' operation ('add_ln700_47', ./layer.h:76) [413]  (1.92 ns)

 <State 7>: 8.68ns
The critical path consists of the following:
	'sub' operation ('sub_ln895', ./layer.h:81) [422]  (1.92 ns)
	'select' operation ('select_ln895', ./layer.h:81) [425]  (0 ns)
	'sub' operation ('sub_ln895_2', ./layer.h:81) [428]  (1.82 ns)
	'lshr' operation ('lshr_ln895_1', ./layer.h:81) [432]  (0 ns)
	'and' operation ('and_ln895', ./layer.h:81) [433]  (0 ns)
	'icmp' operation ('icmp_ln895', ./layer.h:81) [436]  (4.94 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('output_load', ./layer.h:81) on array 'output_r' [437]  (3.25 ns)
	'store' operation ('store_ln81', ./layer.h:81) of variable 'tmp', ./layer.h:81 on array 'output_r' [439]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
