 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Sep 26 05:57:24 2025
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          755
Number of nets:                          2637
Number of cells:                         1854
Number of combinational cells:           1442
Number of sequential cells:               374
Number of macros/black boxes:               0
Number of buf/inv:                        264
Number of references:                      16

Combinational area:              13344.954936
Buf/Inv area:                     1006.078521
Noncombinational area:            9432.427094
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 22777.382030
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------
SYS_TOP                           22777.3820    100.0     34.1243     0.0000  0.0000  SYS_TOP
U0_ALU                             5618.7425     24.7   1087.2708   440.0858  0.0000  ALU_WIDTH8
U0_ALU/add_43                       231.8099      1.0    231.8099     0.0000  0.0000  ALU_WIDTH8_DW01_add_0
U0_ALU/div_46                      1437.9274      6.3   1437.9274     0.0000  0.0000  ALU_WIDTH8_DW_div_uns_0
U0_ALU/mult_45                     2155.7144      9.5   1914.4909     0.0000  0.0000  ALU_WIDTH8_DW02_mult_0
U0_ALU/mult_45/FS_1                 241.2235      1.1    241.2235     0.0000  0.0000  ALU_WIDTH8_DW01_add_1
U0_ALU/sub_44                       265.9342      1.2    265.9342     0.0000  0.0000  ALU_WIDTH8_DW01_sub_0
U0_ASYNC_FIFO                      4054.9082     17.8      7.0602     0.0000  0.0000  ASYNC_FIFO_TOP_DATA_WIDTH8_DEPTH8
U0_ASYNC_FIFO/U_FIFO_MEM           2897.0354     12.7   1240.2418  1656.7936  0.0000  ASYNC_FIFO_MEM_DATA_WIDTH8_DEPTH8
U0_ASYNC_FIFO/U_FIFO_RD             368.3071      1.6    160.0312   208.2759  0.0000  ASYNC_FIFO_RD_B_WIDTH3
U0_ASYNC_FIFO/U_FIFO_WR             368.3071      1.6    160.0312   208.2759  0.0000  ASYNC_FIFO_WR_B_WIDTH3
U0_ASYNC_FIFO/U_R2W_SYNC            207.0992      0.9      0.0000   207.0992  0.0000  ASYNC_FIFO_BIT_SYNC_B_WIDTH3_STAGES2_1
U0_ASYNC_FIFO/U_W2R_SYNC            207.0992      0.9      0.0000   207.0992  0.0000  ASYNC_FIFO_BIT_SYNC_B_WIDTH3_STAGES2_0
U0_CLKDIV_MUX                        74.1321      0.3     74.1321     0.0000  0.0000  CLKDIV_MUX
U0_CLK_GATE                          40.0078      0.2      0.0000    40.0078  0.0000  CLK_GATE
U0_ClkDiv                           828.3968      3.6    461.2664   260.0507  0.0000  Clk_Divider_0
U0_ClkDiv/r72                       107.0797      0.5    107.0797     0.0000  0.0000  Clk_Divider_0_DW01_inc_0
U0_PULSE_GEN                         57.6583      0.3      5.8835    51.7748  0.0000  PULSE_GEN_0
U0_RST_SYNC                          51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_0
U0_RegFile                         6080.0089     26.7   2533.4352  3546.5738  0.0000  RegFile_DEPTH16_WIDTH8
U0_SYS_CTRL                        1142.5757      5.0    714.2569   428.3188  0.0000  SYS_CTRL
U0_UART                            3493.6223     15.3      7.0602     0.0000  0.0000  UART_TOP
U0_UART/RX_UNIT                    2648.7517     11.6      8.2369     0.0000  0.0000  UART_RX_Top
U0_UART/RX_UNIT/U_FSM               669.5423      2.9    591.8801    77.6622  0.0000  UART_RX_FSM
U0_UART/RX_UNIT/U_Par_check         131.7904      0.6    105.9030    25.8874  0.0000  UART_RX_parity_check
U0_UART/RX_UNIT/U_desrial           843.6939      3.7    325.9459   517.7480  0.0000  UART_RX_deserializer
U0_UART/RX_UNIT/U_edge_counter      588.3500      2.6    355.3634   232.9866  0.0000  UART_RX_edge_counter
U0_UART/RX_UNIT/U_sampler           337.7129      1.5    208.2759   129.4370  0.0000  UART_RX_sampler
U0_UART/RX_UNIT/U_start_chk          32.9476      0.1      7.0602    25.8874  0.0000  UART_RX_start_check
U0_UART/RX_UNIT/U_stop_chk           36.4777      0.2     10.5903    25.8874  0.0000  UART_RX_stop_check
U0_UART/TX_UNIT                     837.8104      3.7      7.0602     0.0000  0.0000  UART_TX_Top
U0_UART/TX_UNIT/FSM                 156.5011      0.7     78.8389    77.6622  0.0000  UART_FSM
U0_UART/TX_UNIT/SER                 548.3422      2.4    209.4526   338.8896  0.0000  UART_Serializer
U0_UART/TX_UNIT/parity_calc         125.9069      0.6    100.0195    25.8874  0.0000  UART_Parity
U0_ref_Data_sync                    421.2586      1.8     78.8389   284.7614  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8
U0_ref_Data_sync/U_PULSE_GEN         57.6583      0.3      5.8835    51.7748  0.0000  PULSE_GEN_1
U1_ClkDiv                           828.3968      3.6    461.2664   260.0507  0.0000  Clk_Divider_1
U1_ClkDiv/r72                       107.0797      0.5    107.0797     0.0000  0.0000  Clk_Divider_1_DW01_inc_0
U1_RST_SYNC                          51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_1
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------
Total                                                  13344.9549  9432.4271  0.0000

1
