name: alu_test_project
project_disk_path: ''
project_type: genericProject
toplevel: alu_tb.vhd
files:
  - name: ..
    file_type: none
    file_version: !<tag:yaml.org,2002:js/undefined> ''
    is_include_file: false
    include_path: ''
    logical_name: work
    is_manual: false
    source_type: none
  - name: algorithmic_logic_unit.vhd
    file_type: vhdlSource
    file_version: '2008'
    is_include_file: false
    include_path: ''
    logical_name: work
    is_manual: true
    source_type: none
  - name: alu_tb.vhd
    file_type: vhdlSource
    file_version: '2008'
    is_include_file: false
    include_path: ''
    logical_name: work
    is_manual: true
    source_type: none
  - name: alu_types.vhd
    file_type: vhdlSource
    file_version: '2008'
    is_include_file: false
    include_path: ''
    logical_name: work
    is_manual: true
    source_type: none
  - name: ../register_transfer/register_transfer.vhd
    file_type: vhdlSource
    file_version: '2008'
    is_include_file: false
    include_path: ''
    logical_name: work
    is_manual: true
    source_type: none
hooks:
  pre_build: []
  post_build: []
  pre_run: []
  post_run: []
watchers: []
configuration:
  general:
    general:
      pypath: /nix/store/7x0flpywlrzacid3vfdd9sqsp4mjnxqq-python3-3.12.8/bin/python3
      makepath: /home/ded/Projects/cpu-dev
      go_to_definition_vhdl: true
      go_to_definition_verilog: false
      developer_mode: false
  documentation:
    general:
      language: english
      symbol_vhdl: '!'
      symbol_verilog: '!'
      dependency_graph: false
      self_contained: false
      fsm: false
      ports: all
      generics: all
      instantiations: all
      signals: all
      constants: all
      types: all
      process: all
      functions: all
      tasks: all
      magic_config_path: ''
  editor:
    general:
      stutter_comment_shortcuts: false
      stutter_block_width: null
      stutter_max_width: null
      stutter_delimiters: false
      stutter_bracket_shortcuts: false
  formatter:
    general:
      formatter_verilog: istyle
      formatter_vhdl: standalone
    istyle:
      style: ansi
      indentation_size: null
    s3sv:
      one_bind_per_line: false
      one_declaration_per_line: false
      use_tabs: false
      indentation_size: null
    verible:
      format_args: ''
    standalone:
      keyword_case: lowercase
      name_case: lowercase
      indentation: '  '
      align_port_generic: false
      align_comment: false
      remove_comments: false
      remove_reports: false
      check_alias: false
      new_line_after_then: new_line
      new_line_after_semicolon: new_line
      new_line_after_else: new_line
      new_line_after_port: new_line
      new_line_after_generic: new_line
    svg:
      configuration: ''
      core_number: null
      aditional_arguments: ''
  linter:
    general:
      linter_vhdl: disabled
      linter_verilog: disabled
      lstyle_verilog: verible
      lstyle_vhdl: vsg
    ghdl:
      arguments: ''
    icarus:
      arguments: ''
    modelsim:
      vhdl_arguments: ''
      verilog_arguments: ''
    verible:
      arguments: ''
    verilator:
      arguments: ''
    vivado:
      vhdl_arguments: ''
      verilog_arguments: ''
    vsg:
      arguments: ''
  schematic:
    general:
      backend: yosys_ghdl
      extra: ''
      args: ''
      args_ghdl: ''
  templates:
    general:
      header_file_path: ''
      indent: '  '
      clock_generation_style: inline
      instance_style: inline
  tools:
    general:
      select_tool: ghdl
      manual_compilation_order: ''
      execution_mode: gui
      waveform_viewer: tool
      gtkwave_installation_path: ''
      gtkwave_extra_arguments: ''
    quartus:
      installation_path: ''
      family: ''
      device: ''
      optimization_mode: BALANCED
      allow_register_retiming: false
      wave_file_questa: ''
    osvvm:
      installation_path: ''
      tclsh_binary: ''
      simulator_name: activehdl
    ascenlint:
      installation_path: ''
      ascentlint_options: []
    cocotb:
      installation_path: ''
      simulator_name: icarus
      compile_args: ''
      run_args: ''
      plusargs: ''
    diamond:
      installation_path: ''
      part: ''
    ghdl:
      installation_path: /nix/store/50mjnv1nrlvxarjfrmin30ggqf6wpw1d-ghdl-mcode-4.1.0/bin/ghdl
      waveform: vcd
      analyze_options: []
      run_options: []
    icarus:
      installation_path: ''
      timescale: ''
      iverilog_options: []
    icestorm:
      installation_path: ''
      pnr: arachne
      arch: xilinx
      output_format: json
      yosys_as_subtool: false
      makefile_name: ''
      arachne_pnr_options: []
      nextpnr_options: []
      yosys_synth_options: []
    ise:
      installation_path: ''
      family: ''
      device: ''
      package: ''
      speed: ''
    isem:
      installation_path: ''
      fuse_options: []
      isim_options: []
    modelsim:
      installation_path: ''
      vcom_options: []
      vlog_options: []
      vsim_options: []
    morty:
      installation_path: ''
      morty_options: []
    radiant:
      installation_path: ''
      part: ''
    rivierapro:
      installation_path: ''
      compilation_mode: ''
      vlog_options: []
      vsim_options: []
    spyglass:
      installation_path: ''
      methodology: ''
      goals: []
      spyglass_options: []
      rule_parameters: []
    symbiyosys:
      installation_path: ''
      tasknames: []
    symbiflow:
      installation_path: ''
      package: ''
      part: ''
      vendor: ''
      pnr: vpr
      vpr_options: ''
      environment_script: ''
    trellis:
      installation_path: ''
      arch: xilinx
      output_format: json
      yosys_as_subtool: false
      makefile_name: ''
      script_name: ''
      nextpnr_options: []
      yosys_synth_options: []
    vcs:
      installation_path: ''
      vcs_options: []
      run_options: []
    verible:
      installation_path: ''
    verilator:
      installation_path: ''
      mode: cc
      libs: []
      verilator_options: []
      make_options: []
      run_options: []
    vivado:
      installation_path: ''
      part: ''
      synth: ''
      pnr: vivado
      jtag_freq: null
      hw_target: ''
    vunit:
      installation_path: ''
      simulator_name: rivierapro
      runpy_mode: standalone
      extra_options: ''
      enable_array_util_lib: false
      enable_com_lib: false
      enable_json4vhdl_lib: false
      enable_osvvm_lib: false
      enable_random_lib: false
      enable_verification_components_lib: false
    xcelium:
      installation_path: ''
      xmvhdl_options: []
      xmvlog_options: []
      xmsim_options: []
      xrun_options: []
    xsim:
      installation_path: ''
      xelab_options: []
      xsim_options: []
    yosys:
      installation_path: ''
      arch: xilinx
      output_format: json
      yosys_as_subtool: false
      makefile_name: ''
      script_name: ''
      yosys_synth_options: []
    openfpga:
      installation_path: ''
      arch: ''
      task_options: []
    activehdl:
      installation_path: ''
    questa:
      installation_path: ''
    raptor:
      installation_path: ''
      target_device: 1GE100
      vhdl_version: VHDL_1987
      verilog_version: V_1995
      sv_version: SV_2005
      div_0: SV_2005
      optimization: area
      effort: high
      fsm_encoding: binary
      carry: auto
      pnr_netlist_language: blif
      dsp_limit: null
      block_ram_limit: null
      fast_synthesis: false
      div_1: false
      top_level: ''
      sim_source_list: []
      simulate_rtl: false
      waveform_rtl: syn_tb_rtl.fst
      simulator_rtl: verilator
      simulation_options_rtl: '--stop-time=1000ns'
      simulate_gate: false
      waveform_gate: syn_tb_gate.fst
      simulator_gate: verilator
      simulation_options_gate: '--stop-time=1000ns'
      simulate_pnr: false
      waveform_pnr: sim_pnr.fst
      simulator_pnr: verilator
      simulation_options_pnr: '--stop-time=1000ns'
tool_options:
  ghdl:
    name: ghdl
    installation_path: /nix/store/50mjnv1nrlvxarjfrmin30ggqf6wpw1d-ghdl-mcode-4.1.0/bin/ghdl
    config:
      installation_path: /nix/store/50mjnv1nrlvxarjfrmin30ggqf6wpw1d-ghdl-mcode-4.1.0/bin/ghdl
      waveform: vcd
      analyze_options: []
      run_options: []
