{"sha": "b26c8351bc6d86a7289c3b82c05cd7f2cdd1e6fc", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjI2YzgzNTFiYzZkODZhNzI4OWMzYjgyYzA1Y2Q3ZjJjZGQxZTZmYw==", "commit": {"author": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1993-10-29T16:55:00Z"}, "committer": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1993-10-29T16:55:00Z"}, "message": "(addsf3, subsf3, mulsf3, divsf3): Put POWERPC first, then POWER.\n\nFrom-SVN: r5932", "tree": {"sha": "8eb90b9e6d9be4f429c065b963c49487b556baa3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/8eb90b9e6d9be4f429c065b963c49487b556baa3"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b26c8351bc6d86a7289c3b82c05cd7f2cdd1e6fc", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b26c8351bc6d86a7289c3b82c05cd7f2cdd1e6fc", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b26c8351bc6d86a7289c3b82c05cd7f2cdd1e6fc", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b26c8351bc6d86a7289c3b82c05cd7f2cdd1e6fc/comments", "author": null, "committer": null, "parents": [{"sha": "9e88bd1ddd5f0de93a8063812ecc15d35bf5c039", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9e88bd1ddd5f0de93a8063812ecc15d35bf5c039", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9e88bd1ddd5f0de93a8063812ecc15d35bf5c039"}], "stats": {"total": 64, "additions": 32, "deletions": 32}, "files": [{"sha": "e03fa3bf56a261cdd245157df6e88309d96f6ee5", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 32, "deletions": 32, "changes": 64, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b26c8351bc6d86a7289c3b82c05cd7f2cdd1e6fc/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b26c8351bc6d86a7289c3b82c05cd7f2cdd1e6fc/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=b26c8351bc6d86a7289c3b82c05cd7f2cdd1e6fc", "patch": "@@ -2103,16 +2103,16 @@\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=f\")\n \t(plus:SF (match_operand:SF 1 \"gpc_reg_operand\" \"%f\")\n \t\t (match_operand:SF 2 \"gpc_reg_operand\" \"f\")))]\n-  \"TARGET_POWER\"\n-  \"{fa|fadd} %0,%1,%2\"\n+  \"TARGET_POWERPC\"\n+  \"fadds %0,%1,%2\"\n   [(set_attr \"type\" \"fp\")])\n \n (define_insn \"\"\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=f\")\n \t(plus:SF (match_operand:SF 1 \"gpc_reg_operand\" \"%f\")\n \t\t (match_operand:SF 2 \"gpc_reg_operand\" \"f\")))]\n-  \"TARGET_POWERPC\"\n-  \"fadds %0,%1,%2\"\n+  \"TARGET_POWER\"\n+  \"{fa|fadd} %0,%1,%2\"\n   [(set_attr \"type\" \"fp\")])\n \n (define_expand \"subsf3\"\n@@ -2126,16 +2126,16 @@\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=f\")\n \t(minus:SF (match_operand:SF 1 \"gpc_reg_operand\" \"f\")\n \t\t  (match_operand:SF 2 \"gpc_reg_operand\" \"f\")))]\n-  \"TARGET_POWER\"\n-  \"{fs|fsub} %0,%1,%2\"\n+  \"TARGET_POWERPC\"\n+  \"fsubs %0,%1,%2\"\n   [(set_attr \"type\" \"fp\")])\n \n (define_insn \"\"\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=f\")\n \t(minus:SF (match_operand:SF 1 \"gpc_reg_operand\" \"f\")\n \t\t  (match_operand:SF 2 \"gpc_reg_operand\" \"f\")))]\n-  \"TARGET_POWERPC\"\n-  \"fsubs %0,%1,%2\"\n+  \"TARGET_POWER\"\n+  \"{fs|fsub} %0,%1,%2\"\n   [(set_attr \"type\" \"fp\")])\n \n (define_expand \"mulsf3\"\n@@ -2149,16 +2149,16 @@\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=f\")\n \t(mult:SF (match_operand:SF 1 \"gpc_reg_operand\" \"%f\")\n \t\t (match_operand:SF 2 \"gpc_reg_operand\" \"f\")))]\n-  \"TARGET_POWER\"\n-  \"{fm|fmul} %0,%1,%2\"\n+  \"TARGET_POWERPC\"\n+  \"fmuls %0,%1,%2\"\n   [(set_attr \"type\" \"fp\")])\n \n (define_insn \"\"\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=f\")\n \t(mult:SF (match_operand:SF 1 \"gpc_reg_operand\" \"%f\")\n \t\t (match_operand:SF 2 \"gpc_reg_operand\" \"f\")))]\n-  \"TARGET_POWERPC\"\n-  \"fmuls %0,%1,%2\"\n+  \"TARGET_POWER\"\n+  \"{fm|fmul} %0,%1,%2\"\n   [(set_attr \"type\" \"fp\")])\n \n (define_expand \"divsf3\"\n@@ -2172,88 +2172,88 @@\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=f\")\n \t(div:SF (match_operand:SF 1 \"gpc_reg_operand\" \"f\")\n \t\t(match_operand:SF 2 \"gpc_reg_operand\" \"f\")))]\n-  \"TARGET_POWER\"\n-  \"{fd|fdiv} %0,%1,%2\"\n+  \"TARGET_POWERPC\"\n+  \"fdivs %0,%1,%2\"\n   [(set_attr \"type\" \"sdiv\")])\n \n (define_insn \"\"\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=f\")\n \t(div:SF (match_operand:SF 1 \"gpc_reg_operand\" \"f\")\n \t\t(match_operand:SF 2 \"gpc_reg_operand\" \"f\")))]\n-  \"TARGET_POWERPC\"\n-  \"fdivs %0,%1,%2\"\n+  \"TARGET_POWER\"\n+  \"{fd|fdiv} %0,%1,%2\"\n   [(set_attr \"type\" \"sdiv\")])\n \n (define_insn \"\"\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=f\")\n \t(plus:SF (mult:SF (match_operand:SF 1 \"gpc_reg_operand\" \"%f\")\n \t\t\t  (match_operand:SF 2 \"gpc_reg_operand\" \"f\"))\n \t\t (match_operand:SF 3 \"gpc_reg_operand\" \"f\")))]\n-  \"TARGET_POWER\"\n-  \"{fma|fmadd} %0,%1,%2,%3\"\n+  \"TARGET_POWERPC\"\n+  \"fmadds %0,%1,%2,%3\"\n   [(set_attr \"type\" \"fp\")])\n \n (define_insn \"\"\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=f\")\n \t(plus:SF (mult:SF (match_operand:SF 1 \"gpc_reg_operand\" \"%f\")\n \t\t\t  (match_operand:SF 2 \"gpc_reg_operand\" \"f\"))\n \t\t (match_operand:SF 3 \"gpc_reg_operand\" \"f\")))]\n-  \"TARGET_POWERPC\"\n-  \"fmadds %0,%1,%2,%3\"\n+  \"TARGET_POWER\"\n+  \"{fma|fmadd} %0,%1,%2,%3\"\n   [(set_attr \"type\" \"fp\")])\n \n (define_insn \"\"\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=f\")\n \t(minus:SF (mult:SF (match_operand:SF 1 \"gpc_reg_operand\" \"%f\")\n \t\t\t   (match_operand:SF 2 \"gpc_reg_operand\" \"f\"))\n \t\t  (match_operand:SF 3 \"gpc_reg_operand\" \"f\")))]\n-  \"TARGET_POWER\"\n-  \"{fms|fmsub} %0,%1,%2,%3\"\n+  \"TARGET_POWERPC\"\n+  \"fmsubs %0,%1,%2,%3\"\n   [(set_attr \"type\" \"fp\")])\n \n (define_insn \"\"\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=f\")\n \t(minus:SF (mult:SF (match_operand:SF 1 \"gpc_reg_operand\" \"%f\")\n \t\t\t   (match_operand:SF 2 \"gpc_reg_operand\" \"f\"))\n \t\t  (match_operand:SF 3 \"gpc_reg_operand\" \"f\")))]\n-  \"TARGET_POWERPC\"\n-  \"fmsubs %0,%1,%2,%3\"\n+  \"TARGET_POWER\"\n+  \"{fms|fmsub} %0,%1,%2,%3\"\n   [(set_attr \"type\" \"fp\")])\n \n (define_insn \"\"\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=f\")\n \t(neg:SF (plus:SF (mult:SF (match_operand:SF 1 \"gpc_reg_operand\" \"%f\")\n \t\t\t\t  (match_operand:SF 2 \"gpc_reg_operand\" \"f\"))\n \t\t\t (match_operand:SF 3 \"gpc_reg_operand\" \"f\"))))]\n-  \"TARGET_POWER\"\n-  \"{fnma|fnmadd} %0,%1,%2,%3\"\n+  \"TARGET_POWERPC\"\n+  \"fnmadds %0,%1,%2,%3\"\n   [(set_attr \"type\" \"fp\")])\n \n (define_insn \"\"\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=f\")\n \t(neg:SF (plus:SF (mult:SF (match_operand:SF 1 \"gpc_reg_operand\" \"%f\")\n \t\t\t\t  (match_operand:SF 2 \"gpc_reg_operand\" \"f\"))\n \t\t\t (match_operand:SF 3 \"gpc_reg_operand\" \"f\"))))]\n-  \"TARGET_POWERPC\"\n-  \"fnmadds %0,%1,%2,%3\"\n+  \"TARGET_POWER\"\n+  \"{fnma|fnmadd} %0,%1,%2,%3\"\n   [(set_attr \"type\" \"fp\")])\n \n (define_insn \"\"\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=f\")\n \t(neg:SF (minus:SF (mult:SF (match_operand:SF 1 \"gpc_reg_operand\" \"%f\")\n \t\t\t\t   (match_operand:SF 2 \"gpc_reg_operand\" \"f\"))\n \t\t\t  (match_operand:SF 3 \"gpc_reg_operand\" \"f\"))))]\n-  \"TARGET_POWER\"\n-  \"{fnms|fnmsub} %0,%1,%2,%3\"\n+  \"TARGET_POWERPC\"\n+  \"fnmsubs %0,%1,%2,%3\"\n   [(set_attr \"type\" \"fp\")])\n \n (define_insn \"\"\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=f\")\n \t(neg:SF (minus:SF (mult:SF (match_operand:SF 1 \"gpc_reg_operand\" \"%f\")\n \t\t\t\t   (match_operand:SF 2 \"gpc_reg_operand\" \"f\"))\n \t\t\t  (match_operand:SF 3 \"gpc_reg_operand\" \"f\"))))]\n-  \"TARGET_POWERPC\"\n-  \"fnmsubs %0,%1,%2,%3\"\n+  \"TARGET_POWER\"\n+  \"{fnms|fnmsub} %0,%1,%2,%3\"\n   [(set_attr \"type\" \"fp\")])\n \n (define_expand \"sqrtsf2\""}]}