Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 11 16:13:34 2020
| Host         : L3714-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sha256_top_timing_summary_routed.rpt -pb sha256_top_timing_summary_routed.pb -rpx sha256_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sha256_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.029        0.000                      0                 2615        0.049        0.000                      0                 2615        3.750        0.000                       0                   801  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.029        0.000                      0                 2615        0.049        0.000                      0                 2615        3.750        0.000                       0                   801  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_29_29/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.840ns  (logic 2.949ns (27.205%)  route 7.891ns (72.795%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.900     5.503    sha_inst/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.012     6.971    sha_inst/i_reg_n_0_[0]
    SLICE_X2Y47          LUT1 (Prop_lut1_I0_O)        0.124     7.095 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.247    10.342    sha_inst/W_reg_0_63_14_14/ADDRB0
    SLICE_X10Y56         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.466 r  sha_inst/W_reg_0_63_14_14/RAMB/O
                         net (fo=7, routed)           0.840    11.306    sha_inst/x4_out[14]
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.152    11.458 f  sha_inst/plusOp__2_carry__1_i_13/O
                         net (fo=2, routed)           0.962    12.420    sha_inst/plusOp__2_carry__1_i_13_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.326    12.746 r  sha_inst/plusOp__2_carry__1_i_3/O
                         net (fo=2, routed)           0.645    13.391    sha_inst/plusOp__2_carry__1_i_3_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.124    13.515 r  sha_inst/plusOp__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.515    sha_inst/plusOp__2_carry__1_i_7_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.065 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.065    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.179 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.179    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.293 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.293    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.407 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.407    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.521 r  sha_inst/plusOp__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.521    sha_inst/plusOp__2_carry__5_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.855 r  sha_inst/plusOp__2_carry__6/O[1]
                         net (fo=1, routed)           0.408    15.263    sha_inst/plusOp11_out[29]
    SLICE_X3Y62          LUT6 (Prop_lut6_I3_O)        0.303    15.566 r  sha_inst/W_reg_0_63_29_29_i_1/O
                         net (fo=5, routed)           0.777    16.343    sha_inst/W_reg_0_63_29_29/DIA
    SLICE_X8Y59          RAMD64E                                      r  sha_inst/W_reg_0_63_29_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.522    24.945    sha_inst/W_reg_0_63_29_29/WCLK
    SLICE_X8Y59          RAMD64E                                      r  sha_inst/W_reg_0_63_29_29/RAMA/CLK
                         clock pessimism              0.187    25.132    
                         clock uncertainty           -0.035    25.096    
    SLICE_X8Y59          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.371    sha_inst/W_reg_0_63_29_29/RAMA
  -------------------------------------------------------------------
                         required time                         24.371    
                         arrival time                         -16.343    
  -------------------------------------------------------------------
                         slack                                  8.029    

Slack (MET) :             8.039ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_19_19/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.834ns  (logic 2.589ns (23.896%)  route 8.245ns (76.104%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 24.950 - 20.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.900     5.503    sha_inst/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.012     6.971    sha_inst/i_reg_n_0_[0]
    SLICE_X2Y47          LUT1 (Prop_lut1_I0_O)        0.124     7.095 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.247    10.342    sha_inst/W_reg_0_63_14_14/ADDRB0
    SLICE_X10Y56         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.466 r  sha_inst/W_reg_0_63_14_14/RAMB/O
                         net (fo=7, routed)           0.840    11.306    sha_inst/x4_out[14]
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.152    11.458 f  sha_inst/plusOp__2_carry__1_i_13/O
                         net (fo=2, routed)           0.962    12.420    sha_inst/plusOp__2_carry__1_i_13_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.326    12.746 r  sha_inst/plusOp__2_carry__1_i_3/O
                         net (fo=2, routed)           0.645    13.391    sha_inst/plusOp__2_carry__1_i_3_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.124    13.515 r  sha_inst/plusOp__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.515    sha_inst/plusOp__2_carry__1_i_7_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.065 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.065    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.179 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.179    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.492 r  sha_inst/plusOp__2_carry__3/O[3]
                         net (fo=1, routed)           0.475    14.967    sha_inst/plusOp11_out[19]
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.306    15.273 r  sha_inst/W_reg_0_63_19_19_i_1/O
                         net (fo=5, routed)           1.064    16.337    sha_inst/W_reg_0_63_19_19/DIA
    SLICE_X10Y55         RAMD64E                                      r  sha_inst/W_reg_0_63_19_19/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.527    24.950    sha_inst/W_reg_0_63_19_19/WCLK
    SLICE_X10Y55         RAMD64E                                      r  sha_inst/W_reg_0_63_19_19/RAMA/CLK
                         clock pessimism              0.187    25.137    
                         clock uncertainty           -0.035    25.101    
    SLICE_X10Y55         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.376    sha_inst/W_reg_0_63_19_19/RAMA
  -------------------------------------------------------------------
                         required time                         24.376    
                         arrival time                         -16.337    
  -------------------------------------------------------------------
                         slack                                  8.039    

Slack (MET) :             8.178ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_25_25/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.695ns  (logic 2.835ns (26.508%)  route 7.860ns (73.492%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 24.949 - 20.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.900     5.503    sha_inst/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.012     6.971    sha_inst/i_reg_n_0_[0]
    SLICE_X2Y47          LUT1 (Prop_lut1_I0_O)        0.124     7.095 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.247    10.342    sha_inst/W_reg_0_63_14_14/ADDRB0
    SLICE_X10Y56         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.466 r  sha_inst/W_reg_0_63_14_14/RAMB/O
                         net (fo=7, routed)           0.840    11.306    sha_inst/x4_out[14]
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.152    11.458 f  sha_inst/plusOp__2_carry__1_i_13/O
                         net (fo=2, routed)           0.962    12.420    sha_inst/plusOp__2_carry__1_i_13_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.326    12.746 r  sha_inst/plusOp__2_carry__1_i_3/O
                         net (fo=2, routed)           0.645    13.391    sha_inst/plusOp__2_carry__1_i_3_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.124    13.515 r  sha_inst/plusOp__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.515    sha_inst/plusOp__2_carry__1_i_7_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.065 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.065    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.179 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.179    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.293 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.293    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.407 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.407    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.741 r  sha_inst/plusOp__2_carry__5/O[1]
                         net (fo=1, routed)           0.429    15.170    sha_inst/plusOp11_out[25]
    SLICE_X5Y59          LUT6 (Prop_lut6_I3_O)        0.303    15.473 r  sha_inst/W_reg_0_63_25_25_i_1/O
                         net (fo=5, routed)           0.725    16.198    sha_inst/W_reg_0_63_25_25/DIA
    SLICE_X10Y58         RAMD64E                                      r  sha_inst/W_reg_0_63_25_25/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.526    24.949    sha_inst/W_reg_0_63_25_25/WCLK
    SLICE_X10Y58         RAMD64E                                      r  sha_inst/W_reg_0_63_25_25/RAMA/CLK
                         clock pessimism              0.187    25.136    
                         clock uncertainty           -0.035    25.100    
    SLICE_X10Y58         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.375    sha_inst/W_reg_0_63_25_25/RAMA
  -------------------------------------------------------------------
                         required time                         24.375    
                         arrival time                         -16.198    
  -------------------------------------------------------------------
                         slack                                  8.178    

Slack (MET) :             8.241ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_26_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.628ns  (logic 2.739ns (25.773%)  route 7.889ns (74.227%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.900     5.503    sha_inst/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.012     6.971    sha_inst/i_reg_n_0_[0]
    SLICE_X2Y47          LUT1 (Prop_lut1_I0_O)        0.124     7.095 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.247    10.342    sha_inst/W_reg_0_63_14_14/ADDRB0
    SLICE_X10Y56         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.466 r  sha_inst/W_reg_0_63_14_14/RAMB/O
                         net (fo=7, routed)           0.840    11.306    sha_inst/x4_out[14]
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.152    11.458 f  sha_inst/plusOp__2_carry__1_i_13/O
                         net (fo=2, routed)           0.962    12.420    sha_inst/plusOp__2_carry__1_i_13_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.326    12.746 r  sha_inst/plusOp__2_carry__1_i_3/O
                         net (fo=2, routed)           0.645    13.391    sha_inst/plusOp__2_carry__1_i_3_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.124    13.515 r  sha_inst/plusOp__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.515    sha_inst/plusOp__2_carry__1_i_7_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.065 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.065    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.179 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.179    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.293 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.293    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.407 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.407    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.646 r  sha_inst/plusOp__2_carry__5/O[2]
                         net (fo=1, routed)           0.403    15.048    sha_inst/plusOp11_out[26]
    SLICE_X1Y60          LUT6 (Prop_lut6_I3_O)        0.302    15.350 r  sha_inst/W_reg_0_63_26_26_i_1/O
                         net (fo=5, routed)           0.780    16.130    sha_inst/W_reg_0_63_26_26/DIA
    SLICE_X8Y60          RAMD64E                                      r  sha_inst/W_reg_0_63_26_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.522    24.945    sha_inst/W_reg_0_63_26_26/WCLK
    SLICE_X8Y60          RAMD64E                                      r  sha_inst/W_reg_0_63_26_26/RAMA/CLK
                         clock pessimism              0.187    25.132    
                         clock uncertainty           -0.035    25.096    
    SLICE_X8Y60          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.371    sha_inst/W_reg_0_63_26_26/RAMA
  -------------------------------------------------------------------
                         required time                         24.371    
                         arrival time                         -16.130    
  -------------------------------------------------------------------
                         slack                                  8.241    

Slack (MET) :             8.251ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_18_18/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.620ns  (logic 2.511ns (23.645%)  route 8.109ns (76.355%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 24.947 - 20.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.900     5.503    sha_inst/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.012     6.971    sha_inst/i_reg_n_0_[0]
    SLICE_X2Y47          LUT1 (Prop_lut1_I0_O)        0.124     7.095 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.247    10.342    sha_inst/W_reg_0_63_14_14/ADDRB0
    SLICE_X10Y56         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.466 r  sha_inst/W_reg_0_63_14_14/RAMB/O
                         net (fo=7, routed)           0.840    11.306    sha_inst/x4_out[14]
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.152    11.458 f  sha_inst/plusOp__2_carry__1_i_13/O
                         net (fo=2, routed)           0.962    12.420    sha_inst/plusOp__2_carry__1_i_13_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.326    12.746 r  sha_inst/plusOp__2_carry__1_i_3/O
                         net (fo=2, routed)           0.645    13.391    sha_inst/plusOp__2_carry__1_i_3_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.124    13.515 r  sha_inst/plusOp__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.515    sha_inst/plusOp__2_carry__1_i_7_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.065 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.065    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.179 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.179    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.418 r  sha_inst/plusOp__2_carry__3/O[2]
                         net (fo=1, routed)           0.403    14.820    sha_inst/plusOp11_out[18]
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.302    15.122 r  sha_inst/W_reg_0_63_18_18_i_1/O
                         net (fo=5, routed)           1.000    16.122    sha_inst/W_reg_0_63_18_18/DIA
    SLICE_X8Y55          RAMD64E                                      r  sha_inst/W_reg_0_63_18_18/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.524    24.947    sha_inst/W_reg_0_63_18_18/WCLK
    SLICE_X8Y55          RAMD64E                                      r  sha_inst/W_reg_0_63_18_18/RAMA/CLK
                         clock pessimism              0.187    25.134    
                         clock uncertainty           -0.035    25.098    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.373    sha_inst/W_reg_0_63_18_18/RAMA
  -------------------------------------------------------------------
                         required time                         24.373    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                  8.251    

Slack (MET) :             8.316ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_29_29/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.840ns  (logic 2.949ns (27.205%)  route 7.891ns (72.795%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.900     5.503    sha_inst/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.012     6.971    sha_inst/i_reg_n_0_[0]
    SLICE_X2Y47          LUT1 (Prop_lut1_I0_O)        0.124     7.095 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.247    10.342    sha_inst/W_reg_0_63_14_14/ADDRB0
    SLICE_X10Y56         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.466 r  sha_inst/W_reg_0_63_14_14/RAMB/O
                         net (fo=7, routed)           0.840    11.306    sha_inst/x4_out[14]
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.152    11.458 f  sha_inst/plusOp__2_carry__1_i_13/O
                         net (fo=2, routed)           0.962    12.420    sha_inst/plusOp__2_carry__1_i_13_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.326    12.746 r  sha_inst/plusOp__2_carry__1_i_3/O
                         net (fo=2, routed)           0.645    13.391    sha_inst/plusOp__2_carry__1_i_3_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.124    13.515 r  sha_inst/plusOp__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.515    sha_inst/plusOp__2_carry__1_i_7_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.065 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.065    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.179 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.179    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.293 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.293    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.407 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.407    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.521 r  sha_inst/plusOp__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.521    sha_inst/plusOp__2_carry__5_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.855 r  sha_inst/plusOp__2_carry__6/O[1]
                         net (fo=1, routed)           0.408    15.263    sha_inst/plusOp11_out[29]
    SLICE_X3Y62          LUT6 (Prop_lut6_I3_O)        0.303    15.566 r  sha_inst/W_reg_0_63_29_29_i_1/O
                         net (fo=5, routed)           0.777    16.343    sha_inst/W_reg_0_63_29_29/DIC
    SLICE_X8Y59          RAMD64E                                      r  sha_inst/W_reg_0_63_29_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.522    24.945    sha_inst/W_reg_0_63_29_29/WCLK
    SLICE_X8Y59          RAMD64E                                      r  sha_inst/W_reg_0_63_29_29/RAMC/CLK
                         clock pessimism              0.187    25.132    
                         clock uncertainty           -0.035    25.096    
    SLICE_X8Y59          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    24.658    sha_inst/W_reg_0_63_29_29/RAMC
  -------------------------------------------------------------------
                         required time                         24.658    
                         arrival time                         -16.343    
  -------------------------------------------------------------------
                         slack                                  8.316    

Slack (MET) :             8.317ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_29_29/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.840ns  (logic 2.949ns (27.205%)  route 7.891ns (72.795%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.900     5.503    sha_inst/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.012     6.971    sha_inst/i_reg_n_0_[0]
    SLICE_X2Y47          LUT1 (Prop_lut1_I0_O)        0.124     7.095 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.247    10.342    sha_inst/W_reg_0_63_14_14/ADDRB0
    SLICE_X10Y56         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.466 r  sha_inst/W_reg_0_63_14_14/RAMB/O
                         net (fo=7, routed)           0.840    11.306    sha_inst/x4_out[14]
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.152    11.458 f  sha_inst/plusOp__2_carry__1_i_13/O
                         net (fo=2, routed)           0.962    12.420    sha_inst/plusOp__2_carry__1_i_13_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.326    12.746 r  sha_inst/plusOp__2_carry__1_i_3/O
                         net (fo=2, routed)           0.645    13.391    sha_inst/plusOp__2_carry__1_i_3_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.124    13.515 r  sha_inst/plusOp__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.515    sha_inst/plusOp__2_carry__1_i_7_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.065 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.065    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.179 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.179    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.293 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.293    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.407 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.407    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.521 r  sha_inst/plusOp__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.521    sha_inst/plusOp__2_carry__5_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.855 r  sha_inst/plusOp__2_carry__6/O[1]
                         net (fo=1, routed)           0.408    15.263    sha_inst/plusOp11_out[29]
    SLICE_X3Y62          LUT6 (Prop_lut6_I3_O)        0.303    15.566 r  sha_inst/W_reg_0_63_29_29_i_1/O
                         net (fo=5, routed)           0.777    16.343    sha_inst/W_reg_0_63_29_29/DIB
    SLICE_X8Y59          RAMD64E                                      r  sha_inst/W_reg_0_63_29_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.522    24.945    sha_inst/W_reg_0_63_29_29/WCLK
    SLICE_X8Y59          RAMD64E                                      r  sha_inst/W_reg_0_63_29_29/RAMB/CLK
                         clock pessimism              0.187    25.132    
                         clock uncertainty           -0.035    25.096    
    SLICE_X8Y59          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.437    24.659    sha_inst/W_reg_0_63_29_29/RAMB
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                         -16.343    
  -------------------------------------------------------------------
                         slack                                  8.317    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_19_19/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.834ns  (logic 2.589ns (23.896%)  route 8.245ns (76.104%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 24.950 - 20.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.900     5.503    sha_inst/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.012     6.971    sha_inst/i_reg_n_0_[0]
    SLICE_X2Y47          LUT1 (Prop_lut1_I0_O)        0.124     7.095 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.247    10.342    sha_inst/W_reg_0_63_14_14/ADDRB0
    SLICE_X10Y56         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.466 r  sha_inst/W_reg_0_63_14_14/RAMB/O
                         net (fo=7, routed)           0.840    11.306    sha_inst/x4_out[14]
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.152    11.458 f  sha_inst/plusOp__2_carry__1_i_13/O
                         net (fo=2, routed)           0.962    12.420    sha_inst/plusOp__2_carry__1_i_13_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.326    12.746 r  sha_inst/plusOp__2_carry__1_i_3/O
                         net (fo=2, routed)           0.645    13.391    sha_inst/plusOp__2_carry__1_i_3_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.124    13.515 r  sha_inst/plusOp__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.515    sha_inst/plusOp__2_carry__1_i_7_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.065 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.065    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.179 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.179    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.492 r  sha_inst/plusOp__2_carry__3/O[3]
                         net (fo=1, routed)           0.475    14.967    sha_inst/plusOp11_out[19]
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.306    15.273 r  sha_inst/W_reg_0_63_19_19_i_1/O
                         net (fo=5, routed)           1.064    16.337    sha_inst/W_reg_0_63_19_19/DIC
    SLICE_X10Y55         RAMD64E                                      r  sha_inst/W_reg_0_63_19_19/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.527    24.950    sha_inst/W_reg_0_63_19_19/WCLK
    SLICE_X10Y55         RAMD64E                                      r  sha_inst/W_reg_0_63_19_19/RAMC/CLK
                         clock pessimism              0.187    25.137    
                         clock uncertainty           -0.035    25.101    
    SLICE_X10Y55         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    24.663    sha_inst/W_reg_0_63_19_19/RAMC
  -------------------------------------------------------------------
                         required time                         24.663    
                         arrival time                         -16.337    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.327ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_19_19/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.834ns  (logic 2.589ns (23.896%)  route 8.245ns (76.104%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 24.950 - 20.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.900     5.503    sha_inst/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.012     6.971    sha_inst/i_reg_n_0_[0]
    SLICE_X2Y47          LUT1 (Prop_lut1_I0_O)        0.124     7.095 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.247    10.342    sha_inst/W_reg_0_63_14_14/ADDRB0
    SLICE_X10Y56         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.466 r  sha_inst/W_reg_0_63_14_14/RAMB/O
                         net (fo=7, routed)           0.840    11.306    sha_inst/x4_out[14]
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.152    11.458 f  sha_inst/plusOp__2_carry__1_i_13/O
                         net (fo=2, routed)           0.962    12.420    sha_inst/plusOp__2_carry__1_i_13_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.326    12.746 r  sha_inst/plusOp__2_carry__1_i_3/O
                         net (fo=2, routed)           0.645    13.391    sha_inst/plusOp__2_carry__1_i_3_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.124    13.515 r  sha_inst/plusOp__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.515    sha_inst/plusOp__2_carry__1_i_7_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.065 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.065    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.179 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.179    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.492 r  sha_inst/plusOp__2_carry__3/O[3]
                         net (fo=1, routed)           0.475    14.967    sha_inst/plusOp11_out[19]
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.306    15.273 r  sha_inst/W_reg_0_63_19_19_i_1/O
                         net (fo=5, routed)           1.064    16.337    sha_inst/W_reg_0_63_19_19/DIB
    SLICE_X10Y55         RAMD64E                                      r  sha_inst/W_reg_0_63_19_19/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.527    24.950    sha_inst/W_reg_0_63_19_19/WCLK
    SLICE_X10Y55         RAMD64E                                      r  sha_inst/W_reg_0_63_19_19/RAMB/CLK
                         clock pessimism              0.187    25.137    
                         clock uncertainty           -0.035    25.101    
    SLICE_X10Y55         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.437    24.664    sha_inst/W_reg_0_63_19_19/RAMB
  -------------------------------------------------------------------
                         required time                         24.664    
                         arrival time                         -16.337    
  -------------------------------------------------------------------
                         slack                                  8.327    

Slack (MET) :             8.340ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_22_22/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.530ns  (logic 2.625ns (24.929%)  route 7.905ns (75.071%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 24.946 - 20.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.900     5.503    sha_inst/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.012     6.971    sha_inst/i_reg_n_0_[0]
    SLICE_X2Y47          LUT1 (Prop_lut1_I0_O)        0.124     7.095 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.247    10.342    sha_inst/W_reg_0_63_14_14/ADDRB0
    SLICE_X10Y56         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.466 r  sha_inst/W_reg_0_63_14_14/RAMB/O
                         net (fo=7, routed)           0.840    11.306    sha_inst/x4_out[14]
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.152    11.458 f  sha_inst/plusOp__2_carry__1_i_13/O
                         net (fo=2, routed)           0.962    12.420    sha_inst/plusOp__2_carry__1_i_13_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.326    12.746 r  sha_inst/plusOp__2_carry__1_i_3/O
                         net (fo=2, routed)           0.645    13.391    sha_inst/plusOp__2_carry__1_i_3_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.124    13.515 r  sha_inst/plusOp__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.515    sha_inst/plusOp__2_carry__1_i_7_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.065 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.065    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.179 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.179    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.293 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.293    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.532 r  sha_inst/plusOp__2_carry__4/O[2]
                         net (fo=1, routed)           0.403    14.934    sha_inst/plusOp11_out[22]
    SLICE_X1Y59          LUT6 (Prop_lut6_I3_O)        0.302    15.236 r  sha_inst/W_reg_0_63_22_22_i_1/O
                         net (fo=5, routed)           0.796    16.033    sha_inst/W_reg_0_63_22_22/DIA
    SLICE_X8Y58          RAMD64E                                      r  sha_inst/W_reg_0_63_22_22/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.523    24.946    sha_inst/W_reg_0_63_22_22/WCLK
    SLICE_X8Y58          RAMD64E                                      r  sha_inst/W_reg_0_63_22_22/RAMA/CLK
                         clock pessimism              0.187    25.133    
                         clock uncertainty           -0.035    25.097    
    SLICE_X8Y58          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.372    sha_inst/W_reg_0_63_22_22/RAMA
  -------------------------------------------------------------------
                         required time                         24.372    
                         arrival time                         -16.033    
  -------------------------------------------------------------------
                         slack                                  8.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_0_0/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.940%)  route 0.231ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.671     1.591    sha_inst/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         0.231     1.963    sha_inst/W_reg_0_63_0_0/ADDRD0
    SLICE_X2Y49          RAMD64E                                      r  sha_inst/W_reg_0_63_0_0/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.948     2.113    sha_inst/W_reg_0_63_0_0/WCLK
    SLICE_X2Y49          RAMD64E                                      r  sha_inst/W_reg_0_63_0_0/RAMA/CLK
                         clock pessimism             -0.509     1.604    
    SLICE_X2Y49          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.914    sha_inst/W_reg_0_63_0_0/RAMA
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_0_0/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.940%)  route 0.231ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.671     1.591    sha_inst/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         0.231     1.963    sha_inst/W_reg_0_63_0_0/ADDRD0
    SLICE_X2Y49          RAMD64E                                      r  sha_inst/W_reg_0_63_0_0/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.948     2.113    sha_inst/W_reg_0_63_0_0/WCLK
    SLICE_X2Y49          RAMD64E                                      r  sha_inst/W_reg_0_63_0_0/RAMB/CLK
                         clock pessimism             -0.509     1.604    
    SLICE_X2Y49          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.914    sha_inst/W_reg_0_63_0_0/RAMB
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_0_0/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.940%)  route 0.231ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.671     1.591    sha_inst/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         0.231     1.963    sha_inst/W_reg_0_63_0_0/ADDRD0
    SLICE_X2Y49          RAMD64E                                      r  sha_inst/W_reg_0_63_0_0/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.948     2.113    sha_inst/W_reg_0_63_0_0/WCLK
    SLICE_X2Y49          RAMD64E                                      r  sha_inst/W_reg_0_63_0_0/RAMC/CLK
                         clock pessimism             -0.509     1.604    
    SLICE_X2Y49          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.914    sha_inst/W_reg_0_63_0_0/RAMC
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_0_0/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.940%)  route 0.231ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.671     1.591    sha_inst/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         0.231     1.963    sha_inst/W_reg_0_63_0_0/ADDRD0
    SLICE_X2Y49          RAMD64E                                      r  sha_inst/W_reg_0_63_0_0/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.948     2.113    sha_inst/W_reg_0_63_0_0/WCLK
    SLICE_X2Y49          RAMD64E                                      r  sha_inst/W_reg_0_63_0_0/RAMD/CLK
                         clock pessimism             -0.509     1.604    
    SLICE_X2Y49          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.914    sha_inst/W_reg_0_63_0_0/RAMD
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sha_inst/f_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/g_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.816%)  route 0.329ns (61.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.576     1.495    sha_inst/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  sha_inst/f_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  sha_inst/f_reg[26]/Q
                         net (fo=4, routed)           0.329     1.989    sha_inst/f[26]
    SLICE_X10Y49         LUT3 (Prop_lut3_I0_O)        0.045     2.034 r  sha_inst/g[26]_i_1/O
                         net (fo=1, routed)           0.000     2.034    sha_inst/g[26]_i_1_n_0
    SLICE_X10Y49         FDPE                                         r  sha_inst/g_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.917     2.082    sha_inst/clk_IBUF_BUFG
    SLICE_X10Y49         FDPE                                         r  sha_inst/g_reg[26]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X10Y49         FDPE (Hold_fdpe_C_D)         0.121     1.952    sha_inst/g_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sha_inst/h_reg[22]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/Hash_reg[7][23]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.291ns (72.107%)  route 0.113ns (27.893%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.670     1.590    sha_inst/clk_IBUF_BUFG
    SLICE_X6Y49          FDPE                                         r  sha_inst/h_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDPE (Prop_fdpe_C_Q)         0.164     1.754 r  sha_inst/h_reg[22]/Q
                         net (fo=4, routed)           0.113     1.866    sha_inst/h_reg_n_0_[22]
    SLICE_X5Y50          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.993 r  sha_inst/Hash_reg[7][20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.993    sha_inst/Hash_reg[7][20]_i_1_n_4
    SLICE_X5Y50          FDPE                                         r  sha_inst/Hash_reg[7][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.875     2.040    sha_inst/clk_IBUF_BUFG
    SLICE_X5Y50          FDPE                                         r  sha_inst/Hash_reg[7][23]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X5Y50          FDPE (Hold_fdpe_C_D)         0.105     1.894    sha_inst/Hash_reg[7][23]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 sha_inst/f_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/Hash_reg[5][27]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.291ns (53.620%)  route 0.252ns (46.380%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.576     1.495    sha_inst/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  sha_inst/f_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  sha_inst/f_reg[26]/Q
                         net (fo=4, routed)           0.252     1.911    sha_inst/f[26]
    SLICE_X11Y49         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.038 r  sha_inst/Hash_reg[5][24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.038    sha_inst/Hash_reg[5][24]_i_1_n_4
    SLICE_X11Y49         FDPE                                         r  sha_inst/Hash_reg[5][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.917     2.082    sha_inst/clk_IBUF_BUFG
    SLICE_X11Y49         FDPE                                         r  sha_inst/Hash_reg[5][27]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X11Y49         FDPE (Hold_fdpe_C_D)         0.105     1.936    sha_inst/Hash_reg[5][27]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sha_inst/g_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/Hash_reg[6][28]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.311ns (68.527%)  route 0.143ns (31.473%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.642     1.562    sha_inst/clk_IBUF_BUFG
    SLICE_X9Y49          FDPE                                         r  sha_inst/g_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDPE (Prop_fdpe_C_Q)         0.141     1.703 r  sha_inst/g_reg[27]/Q
                         net (fo=4, routed)           0.142     1.845    sha_inst/g[27]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.962 r  sha_inst/Hash_reg[6][24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    sha_inst/Hash_reg[6][24]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.016 r  sha_inst/Hash_reg[6][28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.016    sha_inst/Hash_reg[6][28]_i_1_n_7
    SLICE_X8Y50          FDPE                                         r  sha_inst/Hash_reg[6][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.847     2.012    sha_inst/clk_IBUF_BUFG
    SLICE_X8Y50          FDPE                                         r  sha_inst/Hash_reg[6][28]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X8Y50          FDPE (Hold_fdpe_C_D)         0.134     1.895    sha_inst/Hash_reg[6][28]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sha_inst/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_r4_0_63_9_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.734%)  route 0.429ns (75.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.671     1.591    sha_inst/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sha_inst/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  sha_inst/i_reg[3]/Q
                         net (fo=293, routed)         0.429     2.161    sha_inst/W_reg_r4_0_63_9_11/ADDRD3
    SLICE_X2Y52          RAMD64E                                      r  sha_inst/W_reg_r4_0_63_9_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.878     2.043    sha_inst/W_reg_r4_0_63_9_11/WCLK
    SLICE_X2Y52          RAMD64E                                      r  sha_inst/W_reg_r4_0_63_9_11/RAMA/CLK
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y52          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.032    sha_inst/W_reg_r4_0_63_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sha_inst/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_r4_0_63_9_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.734%)  route 0.429ns (75.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.671     1.591    sha_inst/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sha_inst/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  sha_inst/i_reg[3]/Q
                         net (fo=293, routed)         0.429     2.161    sha_inst/W_reg_r4_0_63_9_11/ADDRD3
    SLICE_X2Y52          RAMD64E                                      r  sha_inst/W_reg_r4_0_63_9_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.878     2.043    sha_inst/W_reg_r4_0_63_9_11/WCLK
    SLICE_X2Y52          RAMD64E                                      r  sha_inst/W_reg_r4_0_63_9_11/RAMB/CLK
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y52          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.032    sha_inst/W_reg_r4_0_63_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X1Y44     debouncer_inst/counter_reg[0]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X26Y44    sha_inst/Hash_reg[0][14]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X26Y44    sha_inst/Hash_reg[0][15]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X26Y45    sha_inst/Hash_reg[0][16]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X26Y45    sha_inst/Hash_reg[0][17]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X26Y45    sha_inst/Hash_reg[0][18]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X26Y45    sha_inst/Hash_reg[0][19]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X26Y41    sha_inst/Hash_reg[0][1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X26Y46    sha_inst/Hash_reg[0][20]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X6Y57     sha_inst/W_reg_0_63_12_12/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X6Y57     sha_inst/W_reg_0_63_12_12/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X6Y57     sha_inst/W_reg_0_63_12_12/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X6Y57     sha_inst/W_reg_0_63_12_12/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X8Y56     sha_inst/W_reg_0_63_13_13/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X8Y56     sha_inst/W_reg_0_63_13_13/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X8Y56     sha_inst/W_reg_0_63_13_13/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X8Y58     sha_inst/W_reg_0_63_22_22/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X8Y58     sha_inst/W_reg_0_63_22_22/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X8Y58     sha_inst/W_reg_0_63_22_22/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y52     sha_inst/W_reg_0_63_10_10/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y52     sha_inst/W_reg_0_63_10_10/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y52     sha_inst/W_reg_0_63_10_10/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y52     sha_inst/W_reg_0_63_10_10/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y51     sha_inst/W_reg_0_63_2_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y51     sha_inst/W_reg_0_63_2_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y51     sha_inst/W_reg_0_63_2_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y51     sha_inst/W_reg_0_63_2_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y57     sha_inst/W_reg_0_63_12_12/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y57     sha_inst/W_reg_0_63_12_12/RAMC/CLK



