# ELEC5566M: FPGA Design for SoC - Unit 2

## 2-1-DFlipFlop

Two synchronous D-type flip-flop examples, one with asynchronous reset, one without.

## 2-1-CounterNBit

Skeleton N-Bit Counter Module

## 2-1-ProceduralAssignment

Blocking vs Non-Blocking Assignment comparison

## 2-1-TestBenches

Sample for building a test bench for Synchronous Logic which provides a clock and reset

## 2-2-FiniteStateMachines

Examples of Mealy and Moore Finite State Machines

