/*
 * reg_clks.h- Sigmastar
 *
 * Copyright (c) [2019~2020] SigmaStar Technology.
 *
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License version 2 for more details.
 *
 */
#ifndef __REG_CLKS_H
#define __REG_CLKS_H

/* generated by CLK_DT_GEN_5.2 */
/* CLK FILENAME: infinity6f\infinity6f_clock_table-0329.xls */
/* REG FILENAME: infinity6f\infinity6f_reg_CLKGEN.xls, infinity6f\infinity6f_reg_CLKGEN2.xls,
 * infinity6f\infinity6f_reg_pm_sleep_0317.xls, infinity6f\infinity6f_reg_block.xls,
 * infinity6f\infinity6f_reg_chiptop.xls */

#define REG_CKG_BASE          0x1F207000
#define REG_CKG2_BASE         0x1F207E00
#define REG_SC_GP_CTRL_BASE   0x1F226600
#define REG_PM_SLEEP_CKG_BASE 0x1F001C00
#define REG_CHIPTOP_BASE      0x1F203C00

//====SPECIAL_CKG_REG==============================================
#define REG_CHIPTOP_DUMMY_0_BASE   (REG_CHIPTOP_BASE + 0x20 * 4)
#define REG_CHIPTOP_DUMMY_0_OFFSET (0)

#define REG_CHIPTOP_DUMMY_1_BASE   (REG_CHIPTOP_BASE + 0x21 * 4)
#define REG_CHIPTOP_DUMMY_1_OFFSET (0)

#define REG_CHIPTOP_DUMMY_2_BASE   (REG_CHIPTOP_BASE + 0x22 * 4)
#define REG_CHIPTOP_DUMMY_2_OFFSET (0)

#define REG_CHIPTOP_DUMMY_3_BASE   (REG_CHIPTOP_BASE + 0x23 * 4)
#define REG_CHIPTOP_DUMMY_3_OFFSET (0)

#define REG_CHIPTOP_RESERVED_BASE   (REG_CHIPTOP_BASE + 0x7B * 4)
#define REG_CHIPTOP_RESERVED_OFFSET (0)

#define REG_MIIC4_BRG_SW_RST_BASE   (REG_SC_GP_CTRL_BASE + 0x53 * 4)
#define REG_MIIC4_BRG_SW_RST_OFFSET (1)

#define REG_MIIC4_SCL0_O_EN_BASE   (REG_SC_GP_CTRL_BASE + 0x53 * 4)
#define REG_MIIC4_SCL0_O_EN_OFFSET (0)

#define REG_SC_GP0_ARNS_BASE   (REG_SC_GP_CTRL_BASE + 0x50 * 4)
#define REG_SC_GP0_ARNS_OFFSET (0)

#define REG_SC_GP0_AWNS_BASE   (REG_SC_GP_CTRL_BASE + 0x49 * 4)
#define REG_SC_GP0_AWNS_OFFSET (0)

#define REG_SC_GP1_ARNS_BASE   (REG_SC_GP_CTRL_BASE + 0x52 * 4)
#define REG_SC_GP1_ARNS_OFFSET (0)

#define REG_SC_GP1_AWNS_BASE   (REG_SC_GP_CTRL_BASE + 0x51 * 4)
#define REG_SC_GP1_AWNS_OFFSET (0)

#define REG_SC_SPARE_HI_BASE   (REG_SC_GP_CTRL_BASE + 0x31 * 4)
#define REG_SC_SPARE_HI_OFFSET (0)

#define REG_SC_SPARE_LO_BASE   (REG_SC_GP_CTRL_BASE + 0x30 * 4)
#define REG_SC_SPARE_LO_OFFSET (0)

#define REG_SC_TEST_BUS_EN_BASE   (REG_SC_GP_CTRL_BASE + 0x32 * 4)
#define REG_SC_TEST_BUS_EN_OFFSET (15)

#define REG_SC_TEST_IN_SEL_BASE   (REG_SC_GP_CTRL_BASE + 0x32 * 4)
#define REG_SC_TEST_IN_SEL_OFFSET (0)

#define REG_SRAM_SD_EN_BASE   (REG_SC_GP_CTRL_BASE + 0x10 * 4)
#define REG_SRAM_SD_EN_OFFSET (0)

//====PM_CKG_REG==============================================
#define REG_CKG_BIST_PM_BASE   (REG_PM_SLEEP_CKG_BASE + 0x42 * 4)
#define REG_CKG_BIST_PM_OFFSET (0)

#define REG_CKG_BIST_USB30_DRD_GP_BASE   (REG_PM_SLEEP_CKG_BASE + 0x24 * 4)
#define REG_CKG_BIST_USB30_DRD_GP_OFFSET (8)

#define REG_CKG_DMIC_PM_BASE   (REG_PM_SLEEP_CKG_BASE + 0x41 * 4)
#define REG_CKG_DMIC_PM_OFFSET (5)

#define REG_CKG_IMI_PM_BASE   (REG_PM_SLEEP_CKG_BASE + 0x41 * 4)
#define REG_CKG_IMI_PM_OFFSET (0)

#define REG_CKG_IR_BASE   (REG_PM_SLEEP_CKG_BASE + 0x21 * 4)
#define REG_CKG_IR_OFFSET (5)

#define REG_CKG_ISP_PM_BASE   (REG_PM_SLEEP_CKG_BASE + 0x40 * 4)
#define REG_CKG_ISP_PM_OFFSET (0)

#define REG_CKG_JPE_PM_BASE   (REG_PM_SLEEP_CKG_BASE + 0x41 * 4)
#define REG_CKG_JPE_PM_OFFSET (10)

#define REG_CKG_PIR_BASE   (REG_PM_SLEEP_CKG_BASE + 0x26 * 4)
#define REG_CKG_PIR_OFFSET (5)

#define REG_CKG_PM_FUART0_BASE   (REG_PM_SLEEP_CKG_BASE + 0x42 * 4)
#define REG_CKG_PM_FUART0_OFFSET (8)

#define REG_CKG_PM_MCU_BASE   (REG_PM_SLEEP_CKG_BASE + 0x20 * 4)
#define REG_CKG_PM_MCU_OFFSET (0)

#define REG_CKG_PM_MIIC0_BASE   (REG_PM_SLEEP_CKG_BASE + 0x26 * 4)
#define REG_CKG_PM_MIIC0_OFFSET (0)

#define REG_CKG_PM_MIIC1_BASE   (REG_PM_SLEEP_CKG_BASE + 0x26 * 4)
#define REG_CKG_PM_MIIC1_OFFSET (12)

#define REG_CKG_PM_MSPI0_BASE   (REG_PM_SLEEP_CKG_BASE + 0x44 * 4)
#define REG_CKG_PM_MSPI0_OFFSET (0)

#define REG_CKG_PM_MSPI1_BASE   (REG_PM_SLEEP_CKG_BASE + 0x44 * 4)
#define REG_CKG_PM_MSPI1_OFFSET (8)

#define REG_CKG_PM_PWM_BASE   (REG_PM_SLEEP_CKG_BASE + 0x1C * 4)
#define REG_CKG_PM_PWM_OFFSET (10)

#define REG_CKG_PM_PWR_CTL_BASE   (REG_PM_SLEEP_CKG_BASE + 0x43 * 4)
#define REG_CKG_PM_PWR_CTL_OFFSET (0)

#define REG_CKG_PM_SLEEP_BASE   (REG_PM_SLEEP_CKG_BASE + 0x22 * 4)
#define REG_CKG_PM_SLEEP_OFFSET (10)

#define REG_CKG_PM_SPI_BASE   (REG_PM_SLEEP_CKG_BASE + 0x20 * 4)
#define REG_CKG_PM_SPI_OFFSET (8)

#define REG_CKG_PM_UART_BASE   (REG_PM_SLEEP_CKG_BASE + 0x25 * 4)
#define REG_CKG_PM_UART_OFFSET (0)

#define REG_CKG_PSPI0_BASE   (REG_PM_SLEEP_CKG_BASE + 0x21 * 4)
#define REG_CKG_PSPI0_OFFSET (10)

#define REG_CKG_RADAR_ADC_BASE   (REG_PM_SLEEP_CKG_BASE + 0x23 * 4)
#define REG_CKG_RADAR_ADC_OFFSET (0)

#define REG_CKG_RTC_BASE   (REG_PM_SLEEP_CKG_BASE + 0x22 * 4)
#define REG_CKG_RTC_OFFSET (0)

#define REG_CKG_SAR_BASE   (REG_PM_SLEEP_CKG_BASE + 0x22 * 4)
#define REG_CKG_SAR_OFFSET (5)

#define REG_CKG_SOF_USB30_DRD_BASE   (REG_PM_SLEEP_CKG_BASE + 0x23 * 4)
#define REG_CKG_SOF_USB30_DRD_OFFSET (8)

#define REG_CKG_SR_MCLK_BASE   (REG_PM_SLEEP_CKG_BASE + 0x45 * 4)
#define REG_CKG_SR_MCLK_OFFSET (8)

#define REG_CKG_SSI_DPHY_BASE   (REG_PM_SLEEP_CKG_BASE + 0x46 * 4)
#define REG_CKG_SSI_DPHY_OFFSET (0)

#define REG_CKG_SSUSB_AXI_BASE   (REG_PM_SLEEP_CKG_BASE + 0x23 * 4)
#define REG_CKG_SSUSB_AXI_OFFSET (12)

#define REG_CKG_SSUSB_PHY_108_BASE   (REG_PM_SLEEP_CKG_BASE + 0x24 * 4)
#define REG_CKG_SSUSB_PHY_108_OFFSET (0)

#define REG_CKG_SSUSB_PHY_432_BASE   (REG_PM_SLEEP_CKG_BASE + 0x24 * 4)
#define REG_CKG_SSUSB_PHY_432_OFFSET (4)

#define REG_CKG_USB_32K_BASE   (REG_PM_SLEEP_CKG_BASE + 0x43 * 4)
#define REG_CKG_USB_32K_OFFSET (8)

#define REG_CKG_WDT_BASE   (REG_PM_SLEEP_CKG_BASE + 0x23 * 4)
#define REG_CKG_WDT_OFFSET (4)

#define REG_CKG_XTAL_USB30_DRD_BASE   (REG_PM_SLEEP_CKG_BASE + 0x45 * 4)
#define REG_CKG_XTAL_USB30_DRD_OFFSET (0)

//====NORMAL_CKG_REG==============================================
#define REG_CKG_123M_2DIGPM_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_123M_2DIGPM_OFFSET (4)

#define REG_CKG_144M_2DIGPM_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_144M_2DIGPM_OFFSET (3)

#define REG_CKG_172M_2DIGPM_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_172M_2DIGPM_OFFSET (2)

#define REG_CKG_216M_2DIGPM_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_216M_2DIGPM_OFFSET (1)

#define REG_CKG_250M_2DIGPM_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_250M_2DIGPM_OFFSET (9)

#define REG_CKG_320M_2DIGPM_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_320M_2DIGPM_OFFSET (8)

#define REG_CKG_384M_2BACH_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_384M_2BACH_OFFSET (7)

#define REG_CKG_432M_2BACH_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_432M_2BACH_OFFSET (6)

#define REG_CKG_86M_2DIGPM_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_86M_2DIGPM_OFFSET (5)

#define REG_CKG_AESDMA_BASE   (REG_CKG_BASE + 0x61 * 4)
#define REG_CKG_AESDMA_OFFSET (0)

#define REG_CKG_ARB_GPU_IN_BASE   (REG_CKG_BASE + 0x07 * 4)
#define REG_CKG_ARB_GPU_IN_OFFSET (8)

#define REG_CKG_AUPLL_SYN_GATE_BASE   (REG_CKG2_BASE + 0x4E * 4)
#define REG_CKG_AUPLL_SYN_GATE_OFFSET (0)

#define REG_CKG_AU_SYS_384_BASE   (REG_CKG2_BASE + 0x68 * 4)
#define REG_CKG_AU_SYS_384_OFFSET (0)

#define REG_CKG_AU_SYS_432_BASE   (REG_CKG2_BASE + 0x69 * 4)
#define REG_CKG_AU_SYS_432_OFFSET (0)

#define REG_CKG_BACHPLL_384M_2BACH_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_BACHPLL_384M_2BACH_OFFSET (11)

#define REG_CKG_BACHPLL_SYN_GATE_BASE   (REG_CKG2_BASE + 0x4E * 4)
#define REG_CKG_BACHPLL_SYN_GATE_OFFSET (1)

#define REG_CKG_BIST_BASE   (REG_CKG_BASE + 0x02 * 4)
#define REG_CKG_BIST_OFFSET (0)

#define REG_CKG_BIST_IPU_GP_BASE   (REG_CKG_BASE + 0x05 * 4)
#define REG_CKG_BIST_IPU_GP_OFFSET (0)

#define REG_CKG_BIST_ISP_GP_BASE   (REG_CKG_BASE + 0x02 * 4)
#define REG_CKG_BIST_ISP_GP_OFFSET (5)

#define REG_CKG_BIST_MCU_BASE   (REG_CKG_BASE + 0x09 * 4)
#define REG_CKG_BIST_MCU_OFFSET (0)

#define REG_CKG_BIST_MISC_GP_BASE   (REG_CKG_BASE + 0x04 * 4)
#define REG_CKG_BIST_MISC_GP_OFFSET (8)

#define REG_CKG_BIST_MIU0_BASE   (REG_CKG2_BASE + 0x0B * 4)
#define REG_CKG_BIST_MIU0_OFFSET (0)

#define REG_CKG_BIST_SC_GP_BASE   (REG_CKG_BASE + 0x03 * 4)
#define REG_CKG_BIST_SC_GP_OFFSET (0)

#define REG_CKG_BIST_VHE_GP_BASE   (REG_CKG_BASE + 0x03 * 4)
#define REG_CKG_BIST_VHE_GP_OFFSET (8)

#define REG_CKG_BOOT_BASE   (REG_CKG_BASE + 0x08 * 4)
#define REG_CKG_BOOT_OFFSET (0)

#define REG_CKG_BT656_0_BASE   (REG_CKG_BASE + 0x54 * 4)
#define REG_CKG_BT656_0_OFFSET (0)

#define REG_CKG_BT656_1_BASE   (REG_CKG_BASE + 0x54 * 4)
#define REG_CKG_BT656_1_OFFSET (8)

#define REG_CKG_BT656_2_BASE   (REG_CKG2_BASE + 0x0E * 4)
#define REG_CKG_BT656_2_OFFSET (0)

#define REG_CKG_BT656_3_BASE   (REG_CKG2_BASE + 0x0E * 4)
#define REG_CKG_BT656_3_OFFSET (8)

#define REG_CKG_CSI_MAC_LPTX_TOP_I_0_BASE   (REG_CKG_BASE + 0x58 * 4)
#define REG_CKG_CSI_MAC_LPTX_TOP_I_0_OFFSET (0)

#define REG_CKG_CSI_MAC_LPTX_TOP_I_1_BASE   (REG_CKG_BASE + 0x59 * 4)
#define REG_CKG_CSI_MAC_LPTX_TOP_I_1_OFFSET (8)

#define REG_CKG_CSI_MAC_LPTX_TOP_I_2_BASE   (REG_CKG_BASE + 0x5B * 4)
#define REG_CKG_CSI_MAC_LPTX_TOP_I_2_OFFSET (0)

#define REG_CKG_CSI_MAC_LPTX_TOP_I_3_BASE   (REG_CKG_BASE + 0x5D * 4)
#define REG_CKG_CSI_MAC_LPTX_TOP_I_3_OFFSET (0)

#define REG_CKG_CSI_MAC_TOP_I_0_BASE   (REG_CKG_BASE + 0x58 * 4)
#define REG_CKG_CSI_MAC_TOP_I_0_OFFSET (8)

#define REG_CKG_CSI_MAC_TOP_I_1_BASE   (REG_CKG_BASE + 0x5A * 4)
#define REG_CKG_CSI_MAC_TOP_I_1_OFFSET (0)

#define REG_CKG_CSI_MAC_TOP_I_2_BASE   (REG_CKG_BASE + 0x5B * 4)
#define REG_CKG_CSI_MAC_TOP_I_2_OFFSET (8)

#define REG_CKG_CSI_MAC_TOP_I_3_BASE   (REG_CKG_BASE + 0x5D * 4)
#define REG_CKG_CSI_MAC_TOP_I_3_OFFSET (8)

#define REG_CKG_CVS_BASE   (REG_CKG_BASE + 0x53 * 4)
#define REG_CKG_CVS_OFFSET (8)

#define REG_CKG_DDR_HW_BASE   (REG_CKG_BASE + 0x07 * 4)
#define REG_CKG_DDR_HW_OFFSET (0)

#define REG_CKG_DDR_SYN_BASE   (REG_CKG_BASE + 0x19 * 4)
#define REG_CKG_DDR_SYN_OFFSET (0)

#define REG_CKG_DISP_PIXEL_0_BASE   (REG_CKG_BASE + 0x49 * 4)
#define REG_CKG_DISP_PIXEL_0_OFFSET (0)

#define REG_CKG_DSC_DEC1_BASE   (REG_CKG_BASE + 0x4C * 4)
#define REG_CKG_DSC_DEC1_OFFSET (8)

#define REG_CKG_DSC_ENC1_BASE   (REG_CKG_BASE + 0x46 * 4)
#define REG_CKG_DSC_ENC1_OFFSET (8)

#define REG_CKG_ECC_BASE   (REG_CKG_BASE + 0x44 * 4)
#define REG_CKG_ECC_OFFSET (0)

#define REG_CKG_EMAC_AHB_BASE   (REG_CKG_BASE + 0x42 * 4)
#define REG_CKG_EMAC_AHB_OFFSET (0)

#define REG_CKG_FCIE_BASE   (REG_CKG_BASE + 0x4B * 4)
#define REG_CKG_FCIE_OFFSET (0)

#define REG_CKG_FCIE_PHASE_BASE   (REG_CKG_BASE + 0x4B * 4)
#define REG_CKG_FCIE_PHASE_OFFSET (8)

#define REG_CKG_FCIE_PHASE_EXT_BASE   (REG_CKG_BASE + 0x4E * 4)
#define REG_CKG_FCIE_PHASE_EXT_OFFSET (8)

#define REG_CKG_FCIE_SYN_BASE   (REG_CKG_BASE + 0x4D * 4)
#define REG_CKG_FCIE_SYN_OFFSET (0)

#define REG_CKG_FCLK1_BASE   (REG_CKG_BASE + 0x64 * 4)
#define REG_CKG_FCLK1_OFFSET (0)

#define REG_CKG_FUART_BASE   (REG_CKG_BASE + 0x34 * 4)
#define REG_CKG_FUART_OFFSET (0)

#define REG_CKG_FUART0_BASE   (REG_CKG_BASE + 0x31 * 4)
#define REG_CKG_FUART0_OFFSET (0)

#define REG_CKG_FUART0_SYNTH_IN_BASE   (REG_CKG_BASE + 0x2D * 4)
#define REG_CKG_FUART0_SYNTH_IN_OFFSET (4)

#define REG_CKG_FUART1_BASE   (REG_CKG_BASE + 0x31 * 4)
#define REG_CKG_FUART1_OFFSET (4)

#define REG_CKG_FUART1_SYNTH_IN_BASE   (REG_CKG_BASE + 0x3A * 4)
#define REG_CKG_FUART1_SYNTH_IN_OFFSET (4)

#define REG_CKG_FUART2_BASE   (REG_CKG_BASE + 0x31 * 4)
#define REG_CKG_FUART2_OFFSET (8)

#define REG_CKG_FUART2_SYNTH_IN_BASE   (REG_CKG_BASE + 0x3D * 4)
#define REG_CKG_FUART2_SYNTH_IN_OFFSET (4)

#define REG_CKG_FUART3_BASE   (REG_CKG_BASE + 0x24 * 4)
#define REG_CKG_FUART3_OFFSET (0)

#define REG_CKG_FUART3_SYNTH_IN_BASE   (REG_CKG_BASE + 0x24 * 4)
#define REG_CKG_FUART3_SYNTH_IN_OFFSET (4)

#define REG_CKG_FUART4_BASE   (REG_CKG_BASE + 0x27 * 4)
#define REG_CKG_FUART4_OFFSET (0)

#define REG_CKG_FUART4_SYNTH_IN_BASE   (REG_CKG_BASE + 0x27 * 4)
#define REG_CKG_FUART4_SYNTH_IN_OFFSET (4)

#define REG_CKG_FUART5_BASE   (REG_CKG_BASE + 0x2A * 4)
#define REG_CKG_FUART5_OFFSET (0)

#define REG_CKG_FUART5_SYNTH_IN_BASE   (REG_CKG_BASE + 0x2A * 4)
#define REG_CKG_FUART5_SYNTH_IN_OFFSET (4)

#define REG_CKG_FUART6_BASE   (REG_CKG2_BASE + 0x00 * 4)
#define REG_CKG_FUART6_OFFSET (0)

#define REG_CKG_FUART6_SYNTH_IN_BASE   (REG_CKG2_BASE + 0x00 * 4)
#define REG_CKG_FUART6_SYNTH_IN_OFFSET (4)

#define REG_CKG_FUART7_BASE   (REG_CKG2_BASE + 0x03 * 4)
#define REG_CKG_FUART7_OFFSET (0)

#define REG_CKG_FUART7_SYNTH_IN_BASE   (REG_CKG2_BASE + 0x03 * 4)
#define REG_CKG_FUART7_SYNTH_IN_OFFSET (4)

#define REG_CKG_FUART_SYNTH_IN_BASE   (REG_CKG_BASE + 0x34 * 4)
#define REG_CKG_FUART_SYNTH_IN_OFFSET (4)

#define REG_CKG_GMAC0_GMII_BASE   (REG_CKG2_BASE + 0x35 * 4)
#define REG_CKG_GMAC0_GMII_OFFSET (0)

#define REG_CKG_GMAC1_GMII_BASE   (REG_CKG2_BASE + 0x36 * 4)
#define REG_CKG_GMAC1_GMII_OFFSET (0)

#define REG_CKG_GMACPLL_SYN_GATE_BASE   (REG_CKG2_BASE + 0x4E * 4)
#define REG_CKG_GMACPLL_SYN_GATE_OFFSET (4)

#define REG_CKG_GPHY0_REF_BASE   (REG_CKG2_BASE + 0x1C * 4)
#define REG_CKG_GPHY0_REF_OFFSET (0)

#define REG_CKG_GPHY1_REF_BASE   (REG_CKG2_BASE + 0x1D * 4)
#define REG_CKG_GPHY1_REF_OFFSET (0)

#define REG_CKG_GPIO_INTERNAL_BASE   (REG_CKG2_BASE + 0x2F * 4)
#define REG_CKG_GPIO_INTERNAL_OFFSET (0)

#define REG_CKG_HEMCU_216M_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_HEMCU_216M_OFFSET (0)

#define REG_CKG_IPU_BASE   (REG_CKG_BASE + 0x50 * 4)
#define REG_CKG_IPU_OFFSET (0)

#define REG_CKG_IPUFF_BASE   (REG_CKG_BASE + 0x50 * 4)
#define REG_CKG_IPUFF_OFFSET (8)

#define REG_CKG_IPU_SYN_BASE   (REG_CKG2_BASE + 0x4C * 4)
#define REG_CKG_IPU_SYN_OFFSET (8)

#define REG_CKG_ISP_BASE   (REG_CKG_BASE + 0x61 * 4)
#define REG_CKG_ISP_OFFSET (8)

#define REG_CKG_IVE_BASE   (REG_CKG_BASE + 0x6A * 4)
#define REG_CKG_IVE_OFFSET (8)

#define REG_CKG_JPD_BASE   (REG_CKG_BASE + 0x4A * 4)
#define REG_CKG_JPD_OFFSET (0)

#define REG_CKG_JPE_BASE   (REG_CKG_BASE + 0x6A * 4)
#define REG_CKG_JPE_OFFSET (0)

#define REG_CKG_LDCFEYE_BASE   (REG_CKG_BASE + 0x53 * 4)
#define REG_CKG_LDCFEYE_OFFSET (0)

#define REG_CKG_LIVE_BASE   (REG_CKG_BASE + 0x00 * 4)
#define REG_CKG_LIVE_OFFSET (8)

#define REG_CKG_LPLL_SYN_GATE_BASE   (REG_CKG2_BASE + 0x4E * 4)
#define REG_CKG_LPLL_SYN_GATE_OFFSET (2)

#define REG_CKG_MCU_BASE   (REG_CKG_BASE + 0x01 * 4)
#define REG_CKG_MCU_OFFSET (0)

#define REG_CKG_MFE_BASE   (REG_CKG_BASE + 0x69 * 4)
#define REG_CKG_MFE_OFFSET (0)

#define REG_CKG_MIIC0_BASE   (REG_CKG_BASE + 0x37 * 4)
#define REG_CKG_MIIC0_OFFSET (0)

#define REG_CKG_MIIC1_BASE   (REG_CKG_BASE + 0x37 * 4)
#define REG_CKG_MIIC1_OFFSET (8)

#define REG_CKG_MIIC2_BASE   (REG_CKG_BASE + 0x37 * 4)
#define REG_CKG_MIIC2_OFFSET (12)

#define REG_CKG_MIIC3_BASE   (REG_CKG_BASE + 0x39 * 4)
#define REG_CKG_MIIC3_OFFSET (0)

#define REG_CKG_MIIC4_BASE   (REG_CKG_BASE + 0x39 * 4)
#define REG_CKG_MIIC4_OFFSET (8)

#define REG_CKG_MIIC5_BASE   (REG_CKG_BASE + 0x39 * 4)
#define REG_CKG_MIIC5_OFFSET (12)

#define REG_CKG_MIPI_TX_DSI0_BASE   (REG_CKG_BASE + 0x60 * 4)
#define REG_CKG_MIPI_TX_DSI0_OFFSET (0)

#define REG_CKG_MIPI_TX_DSI1_BASE   (REG_CKG_BASE + 0x60 * 4)
#define REG_CKG_MIPI_TX_DSI1_OFFSET (8)

#define REG_CKG_MIPS_SYN_BASE   (REG_CKG2_BASE + 0x4C * 4)
#define REG_CKG_MIPS_SYN_OFFSET (0)

#define REG_CKG_MIU_BASE   (REG_CKG_BASE + 0x17 * 4)
#define REG_CKG_MIU_OFFSET (0)

#define REG_CKG_MIU_BOOT_BASE   (REG_CKG_BASE + 0x20 * 4)
#define REG_CKG_MIU_BOOT_OFFSET (0)

#define REG_CKG_MIU_REC_BASE   (REG_CKG_BASE + 0x18 * 4)
#define REG_CKG_MIU_REC_OFFSET (0)

#define REG_CKG_MSPI0_BASE   (REG_CKG_BASE + 0x33 * 4)
#define REG_CKG_MSPI0_OFFSET (0)

#define REG_CKG_MSPI1_BASE   (REG_CKG_BASE + 0x33 * 4)
#define REG_CKG_MSPI1_OFFSET (8)

#define REG_CKG_MSPI2_BASE   (REG_CKG_BASE + 0x32 * 4)
#define REG_CKG_MSPI2_OFFSET (8)

#define REG_CKG_MSPI3_BASE   (REG_CKG_BASE + 0x23 * 4)
#define REG_CKG_MSPI3_OFFSET (0)

#define REG_CKG_NS_TOP_I_0_BASE   (REG_CKG_BASE + 0x59 * 4)
#define REG_CKG_NS_TOP_I_0_OFFSET (0)

#define REG_CKG_NS_TOP_I_1_BASE   (REG_CKG_BASE + 0x5A * 4)
#define REG_CKG_NS_TOP_I_1_OFFSET (8)

#define REG_CKG_NS_TOP_I_2_BASE   (REG_CKG_BASE + 0x5C * 4)
#define REG_CKG_NS_TOP_I_2_OFFSET (0)

#define REG_CKG_NS_TOP_I_3_BASE   (REG_CKG_BASE + 0x5E * 4)
#define REG_CKG_NS_TOP_I_3_OFFSET (0)

#define REG_CKG_NUC_BASE   (REG_CKG2_BASE + 0x2B * 4)
#define REG_CKG_NUC_OFFSET (8)

#define REG_CKG_OTP_BASE   (REG_CKG2_BASE + 0x77 * 4)
#define REG_CKG_OTP_OFFSET (0)

#define REG_CKG_PAD_TEST_BASE   (REG_CKG2_BASE + 0x0F * 4)
#define REG_CKG_PAD_TEST_OFFSET (0)

#define REG_CKG_PWM_BASE   (REG_CKG_BASE + 0x38 * 4)
#define REG_CKG_PWM_OFFSET (8)

#define REG_CKG_PWR_CTL_BASE   (REG_CKG_BASE + 0x04 * 4)
#define REG_CKG_PWR_CTL_OFFSET (0)

#define REG_CKG_REAL_LIVE_BASE   (REG_CKG_BASE + 0x0A * 4)
#define REG_CKG_REAL_LIVE_OFFSET (0)

#define REG_CKG_RISCV_SYN_BASE   (REG_CKG2_BASE + 0x4D * 4)
#define REG_CKG_RISCV_SYN_OFFSET (0)

#define REG_CKG_RIUBRDG_BASE   (REG_CKG_BASE + 0x01 * 4)
#define REG_CKG_RIUBRDG_OFFSET (8)

#define REG_CKG_RNG_BASE   (REG_CKG2_BASE + 0x77 * 4)
#define REG_CKG_RNG_OFFSET (4)

#define REG_CKG_SC_DISP_216_BASE   (REG_CKG_BASE + 0x48 * 4)
#define REG_CKG_SC_DISP_216_OFFSET (0)

#define REG_CKG_SD_BASE   (REG_CKG_BASE + 0x43 * 4)
#define REG_CKG_SD_OFFSET (0)

#define REG_CKG_SDIO_BASE   (REG_CKG_BASE + 0x45 * 4)
#define REG_CKG_SDIO_OFFSET (0)

#define REG_CKG_SDIO_PHASE_BASE   (REG_CKG_BASE + 0x45 * 4)
#define REG_CKG_SDIO_PHASE_OFFSET (8)

#define REG_CKG_SDIO_PHASE_EXT_BASE   (REG_CKG_BASE + 0x4E * 4)
#define REG_CKG_SDIO_PHASE_EXT_OFFSET (12)

#define REG_CKG_SD_PHASE_BASE   (REG_CKG_BASE + 0x43 * 4)
#define REG_CKG_SD_PHASE_OFFSET (8)

#define REG_CKG_SD_PHASE_EXT_BASE   (REG_CKG_BASE + 0x4E * 4)
#define REG_CKG_SD_PHASE_EXT_OFFSET (0)

#define REG_CKG_SD_SYN_BASE   (REG_CKG_BASE + 0x44 * 4)
#define REG_CKG_SD_SYN_OFFSET (8)

#define REG_CKG_SPI_BASE   (REG_CKG_BASE + 0x32 * 4)
#define REG_CKG_SPI_OFFSET (0)

#define REG_CKG_SPIPLL_SYN_GATE_BASE   (REG_CKG2_BASE + 0x4E * 4)
#define REG_CKG_SPIPLL_SYN_GATE_OFFSET (3)

#define REG_CKG_SPI_2DIGPM_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_SPI_2DIGPM_OFFSET (10)

#define REG_CKG_SR00_MCLK_BASE   (REG_CKG_BASE + 0x62 * 4)
#define REG_CKG_SR00_MCLK_OFFSET (8)

#define REG_CKG_SR01_MCLK_BASE   (REG_CKG_BASE + 0x65 * 4)
#define REG_CKG_SR01_MCLK_OFFSET (0)

#define REG_CKG_SR02_MCLK_BASE   (REG_CKG_BASE + 0x65 * 4)
#define REG_CKG_SR02_MCLK_OFFSET (8)

#define REG_CKG_SR03_MCLK_BASE   (REG_CKG_BASE + 0x66 * 4)
#define REG_CKG_SR03_MCLK_OFFSET (8)

#define REG_CKG_SR10_MCLK_BASE   (REG_CKG2_BASE + 0x2C * 4)
#define REG_CKG_SR10_MCLK_OFFSET (0)

#define REG_CKG_SR11_MCLK_BASE   (REG_CKG2_BASE + 0x2C * 4)
#define REG_CKG_SR11_MCLK_OFFSET (8)

#define REG_CKG_SR12_MCLK_BASE   (REG_CKG2_BASE + 0x2D * 4)
#define REG_CKG_SR12_MCLK_OFFSET (0)

#define REG_CKG_SR13_MCLK_BASE   (REG_CKG2_BASE + 0x2D * 4)
#define REG_CKG_SR13_MCLK_OFFSET (8)

#define REG_CKG_SSM0_BASE   (REG_CKG2_BASE + 0x2E * 4)
#define REG_CKG_SSM0_OFFSET (0)

#define REG_CKG_SSM1_BASE   (REG_CKG2_BASE + 0x2E * 4)
#define REG_CKG_SSM1_OFFSET (8)

#define REG_CKG_VEN_AXI_BASE   (REG_CKG_BASE + 0x69 * 4)
#define REG_CKG_VEN_AXI_OFFSET (8)

#define REG_CKG_VEN_SCDN_BASE   (REG_CKG_BASE + 0x68 * 4)
#define REG_CKG_VEN_SCDN_OFFSET (8)

#define REG_CKG_VEN_SC_IF_BASE   (REG_CKG_BASE + 0x67 * 4)
#define REG_CKG_VEN_SC_IF_OFFSET (12)

#define REG_CKG_VHE_BASE   (REG_CKG_BASE + 0x68 * 4)
#define REG_CKG_VHE_OFFSET (0)

#define REG_CKG_VHE_GATE_BASE   (REG_CKG_BASE + 0x68 * 4)
#define REG_CKG_VHE_GATE_OFFSET (7)

#define REG_CKG_XTALI_BASE   (REG_CKG_BASE + 0x00 * 4)
#define REG_CKG_XTALI_OFFSET (0)

#define REG_CKG_XTALI_24_BASE   (REG_CKG_BASE + 0x00 * 4)
#define REG_CKG_XTALI_24_OFFSET (12)

#define REG_CLKGEN0_RESERVED0_BASE   (REG_CKG_BASE + 0x7E * 4)
#define REG_CLKGEN0_RESERVED0_OFFSET (0)

#define REG_CLKGEN0_RESERVED1_BASE   (REG_CKG_BASE + 0x7F * 4)
#define REG_CLKGEN0_RESERVED1_OFFSET (0)

#define REG_CLK_CSI_MAC_LPTX_TOP_I_0_DFS_CFG_BASE   (REG_CKG2_BASE + 0x71 * 4)
#define REG_CLK_CSI_MAC_LPTX_TOP_I_0_DFS_CFG_OFFSET (1)

#define REG_CLK_CSI_MAC_LPTX_TOP_I_0_DFS_EN_BASE   (REG_CKG2_BASE + 0x71 * 4)
#define REG_CLK_CSI_MAC_LPTX_TOP_I_0_DFS_EN_OFFSET (0)

#define REG_CLK_CSI_MAC_LPTX_TOP_I_1_DFS_CFG_BASE   (REG_CKG2_BASE + 0x71 * 4)
#define REG_CLK_CSI_MAC_LPTX_TOP_I_1_DFS_CFG_OFFSET (9)

#define REG_CLK_CSI_MAC_LPTX_TOP_I_1_DFS_EN_BASE   (REG_CKG2_BASE + 0x71 * 4)
#define REG_CLK_CSI_MAC_LPTX_TOP_I_1_DFS_EN_OFFSET (8)

#define REG_CLK_CSI_MAC_LPTX_TOP_I_2_DFS_CFG_BASE   (REG_CKG2_BASE + 0x72 * 4)
#define REG_CLK_CSI_MAC_LPTX_TOP_I_2_DFS_CFG_OFFSET (1)

#define REG_CLK_CSI_MAC_LPTX_TOP_I_2_DFS_EN_BASE   (REG_CKG2_BASE + 0x72 * 4)
#define REG_CLK_CSI_MAC_LPTX_TOP_I_2_DFS_EN_OFFSET (0)

#define REG_CLK_CSI_MAC_LPTX_TOP_I_3_DFS_CFG_BASE   (REG_CKG2_BASE + 0x72 * 4)
#define REG_CLK_CSI_MAC_LPTX_TOP_I_3_DFS_CFG_OFFSET (9)

#define REG_CLK_CSI_MAC_LPTX_TOP_I_3_DFS_EN_BASE   (REG_CKG2_BASE + 0x72 * 4)
#define REG_CLK_CSI_MAC_LPTX_TOP_I_3_DFS_EN_OFFSET (8)

#define REG_CLK_CSI_MAC_TOP_I_0_DFS_CFG_BASE   (REG_CKG2_BASE + 0x73 * 4)
#define REG_CLK_CSI_MAC_TOP_I_0_DFS_CFG_OFFSET (1)

#define REG_CLK_CSI_MAC_TOP_I_0_DFS_EN_BASE   (REG_CKG2_BASE + 0x73 * 4)
#define REG_CLK_CSI_MAC_TOP_I_0_DFS_EN_OFFSET (0)

#define REG_CLK_CSI_MAC_TOP_I_1_DFS_CFG_BASE   (REG_CKG2_BASE + 0x73 * 4)
#define REG_CLK_CSI_MAC_TOP_I_1_DFS_CFG_OFFSET (9)

#define REG_CLK_CSI_MAC_TOP_I_1_DFS_EN_BASE   (REG_CKG2_BASE + 0x73 * 4)
#define REG_CLK_CSI_MAC_TOP_I_1_DFS_EN_OFFSET (8)

#define REG_CLK_CSI_MAC_TOP_I_2_DFS_CFG_BASE   (REG_CKG2_BASE + 0x74 * 4)
#define REG_CLK_CSI_MAC_TOP_I_2_DFS_CFG_OFFSET (1)

#define REG_CLK_CSI_MAC_TOP_I_2_DFS_EN_BASE   (REG_CKG2_BASE + 0x74 * 4)
#define REG_CLK_CSI_MAC_TOP_I_2_DFS_EN_OFFSET (0)

#define REG_CLK_CSI_MAC_TOP_I_3_DFS_CFG_BASE   (REG_CKG2_BASE + 0x74 * 4)
#define REG_CLK_CSI_MAC_TOP_I_3_DFS_CFG_OFFSET (9)

#define REG_CLK_CSI_MAC_TOP_I_3_DFS_EN_BASE   (REG_CKG2_BASE + 0x74 * 4)
#define REG_CLK_CSI_MAC_TOP_I_3_DFS_EN_OFFSET (8)

#define REG_CLK_CVS_DFS_CFG_BASE   (REG_CKG_BASE + 0x7B * 4)
#define REG_CLK_CVS_DFS_CFG_OFFSET (9)

#define REG_CLK_CVS_DFS_EN_BASE   (REG_CKG_BASE + 0x7B * 4)
#define REG_CLK_CVS_DFS_EN_OFFSET (8)

#define REG_CLK_DISP_PIXEL0_DFS_CFG_BASE   (REG_CKG_BASE + 0x77 * 4)
#define REG_CLK_DISP_PIXEL0_DFS_CFG_OFFSET (1)

#define REG_CLK_DISP_PIXEL0_DFS_EN_BASE   (REG_CKG_BASE + 0x77 * 4)
#define REG_CLK_DISP_PIXEL0_DFS_EN_OFFSET (0)

#define REG_CLK_DSC_DEC1_DFS_CFG_BASE   (REG_CKG2_BASE + 0x76 * 4)
#define REG_CLK_DSC_DEC1_DFS_CFG_OFFSET (9)

#define REG_CLK_DSC_DEC1_DFS_EN_BASE   (REG_CKG2_BASE + 0x76 * 4)
#define REG_CLK_DSC_DEC1_DFS_EN_OFFSET (8)

#define REG_CLK_DSC_ENC1_DFS_CFG_BASE   (REG_CKG2_BASE + 0x75 * 4)
#define REG_CLK_DSC_ENC1_DFS_CFG_OFFSET (9)

#define REG_CLK_DSC_ENC1_DFS_EN_BASE   (REG_CKG2_BASE + 0x75 * 4)
#define REG_CLK_DSC_ENC1_DFS_EN_OFFSET (8)

#define REG_CLK_ISP_DFS_CFG_BASE   (REG_CKG_BASE + 0x75 * 4)
#define REG_CLK_ISP_DFS_CFG_OFFSET (1)

#define REG_CLK_ISP_DFS_EN_BASE   (REG_CKG_BASE + 0x75 * 4)
#define REG_CLK_ISP_DFS_EN_OFFSET (0)

#define REG_CLK_IVE_DFS_CFG_BASE   (REG_CKG_BASE + 0x7A * 4)
#define REG_CLK_IVE_DFS_CFG_OFFSET (1)

#define REG_CLK_IVE_DFS_EN_BASE   (REG_CKG_BASE + 0x7A * 4)
#define REG_CLK_IVE_DFS_EN_OFFSET (0)

#define REG_CLK_JPD_DFS_CFG_BASE   (REG_CKG_BASE + 0x7C * 4)
#define REG_CLK_JPD_DFS_CFG_OFFSET (1)

#define REG_CLK_JPD_DFS_EN_BASE   (REG_CKG_BASE + 0x7C * 4)
#define REG_CLK_JPD_DFS_EN_OFFSET (0)

#define REG_CLK_JPE_DFS_CFG_BASE   (REG_CKG_BASE + 0x7B * 4)
#define REG_CLK_JPE_DFS_CFG_OFFSET (1)

#define REG_CLK_JPE_DFS_EN_BASE   (REG_CKG_BASE + 0x7B * 4)
#define REG_CLK_JPE_DFS_EN_OFFSET (0)

#define REG_CLK_LDCFEYE_DFS_CFG_BASE   (REG_CKG2_BASE + 0x3F * 4)
#define REG_CLK_LDCFEYE_DFS_CFG_OFFSET (1)

#define REG_CLK_LDCFEYE_DFS_EN_BASE   (REG_CKG2_BASE + 0x3F * 4)
#define REG_CLK_LDCFEYE_DFS_EN_OFFSET (0)

#define REG_CLK_MFE_DFS_CFG_BASE   (REG_CKG2_BASE + 0x38 * 4)
#define REG_CLK_MFE_DFS_CFG_OFFSET (1)

#define REG_CLK_MFE_DFS_EN_BASE   (REG_CKG2_BASE + 0x38 * 4)
#define REG_CLK_MFE_DFS_EN_OFFSET (0)

#define REG_CLK_MIPI_TX_DSI0_DFS_CFG_BASE   (REG_CKG2_BASE + 0x6E * 4)
#define REG_CLK_MIPI_TX_DSI0_DFS_CFG_OFFSET (1)

#define REG_CLK_MIPI_TX_DSI0_DFS_EN_BASE   (REG_CKG2_BASE + 0x6E * 4)
#define REG_CLK_MIPI_TX_DSI0_DFS_EN_OFFSET (0)

#define REG_CLK_MIPI_TX_DSI1_DFS_CFG_BASE   (REG_CKG2_BASE + 0x6E * 4)
#define REG_CLK_MIPI_TX_DSI1_DFS_CFG_OFFSET (9)

#define REG_CLK_MIPI_TX_DSI1_DFS_EN_BASE   (REG_CKG2_BASE + 0x6E * 4)
#define REG_CLK_MIPI_TX_DSI1_DFS_EN_OFFSET (8)

#define REG_CLK_NS_TOP_I_0_DFS_CFG_BASE   (REG_CKG2_BASE + 0x6F * 4)
#define REG_CLK_NS_TOP_I_0_DFS_CFG_OFFSET (1)

#define REG_CLK_NS_TOP_I_0_DFS_EN_BASE   (REG_CKG2_BASE + 0x6F * 4)
#define REG_CLK_NS_TOP_I_0_DFS_EN_OFFSET (0)

#define REG_CLK_NS_TOP_I_1_DFS_CFG_BASE   (REG_CKG2_BASE + 0x6F * 4)
#define REG_CLK_NS_TOP_I_1_DFS_CFG_OFFSET (9)

#define REG_CLK_NS_TOP_I_1_DFS_EN_BASE   (REG_CKG2_BASE + 0x6F * 4)
#define REG_CLK_NS_TOP_I_1_DFS_EN_OFFSET (8)

#define REG_CLK_NS_TOP_I_2_DFS_CFG_BASE   (REG_CKG2_BASE + 0x70 * 4)
#define REG_CLK_NS_TOP_I_2_DFS_CFG_OFFSET (1)

#define REG_CLK_NS_TOP_I_2_DFS_EN_BASE   (REG_CKG2_BASE + 0x70 * 4)
#define REG_CLK_NS_TOP_I_2_DFS_EN_OFFSET (0)

#define REG_CLK_NS_TOP_I_3_DFS_CFG_BASE   (REG_CKG2_BASE + 0x70 * 4)
#define REG_CLK_NS_TOP_I_3_DFS_CFG_OFFSET (9)

#define REG_CLK_NS_TOP_I_3_DFS_EN_BASE   (REG_CKG2_BASE + 0x70 * 4)
#define REG_CLK_NS_TOP_I_3_DFS_EN_OFFSET (8)

#define REG_CLK_SC_DFS_CFG_BASE   (REG_CKG_BASE + 0x76 * 4)
#define REG_CLK_SC_DFS_CFG_OFFSET (1)

#define REG_CLK_SC_DFS_EN_BASE   (REG_CKG_BASE + 0x76 * 4)
#define REG_CLK_SC_DFS_EN_OFFSET (0)

#define REG_CLK_SC_DISP_216_DFS_CFG_BASE   (REG_CKG_BASE + 0x7C * 4)
#define REG_CLK_SC_DISP_216_DFS_CFG_OFFSET (9)

#define REG_CLK_SC_DISP_216_DFS_EN_BASE   (REG_CKG_BASE + 0x7C * 4)
#define REG_CLK_SC_DISP_216_DFS_EN_OFFSET (8)

#define REG_CLK_VEN_AXI_DFS_CFG_BASE   (REG_CKG2_BASE + 0x38 * 4)
#define REG_CLK_VEN_AXI_DFS_CFG_OFFSET (9)

#define REG_CLK_VEN_AXI_DFS_EN_BASE   (REG_CKG2_BASE + 0x38 * 4)
#define REG_CLK_VEN_AXI_DFS_EN_OFFSET (8)

#define REG_CLK_VEN_SCDN_DFS_CFG_BASE   (REG_CKG2_BASE + 0x37 * 4)
#define REG_CLK_VEN_SCDN_DFS_CFG_OFFSET (9)

#define REG_CLK_VEN_SCDN_DFS_EN_BASE   (REG_CKG2_BASE + 0x37 * 4)
#define REG_CLK_VEN_SCDN_DFS_EN_OFFSET (8)

#define REG_CLK_VEN_SC_IF_DFS_CFG_BASE   (REG_CKG2_BASE + 0x39 * 4)
#define REG_CLK_VEN_SC_IF_DFS_CFG_OFFSET (9)

#define REG_CLK_VEN_SC_IF_DFS_EN_BASE   (REG_CKG2_BASE + 0x39 * 4)
#define REG_CLK_VEN_SC_IF_DFS_EN_OFFSET (8)

#define REG_CLK_VHE_DFS_CFG_BASE   (REG_CKG2_BASE + 0x37 * 4)
#define REG_CLK_VHE_DFS_CFG_OFFSET (1)

#define REG_CLK_VHE_DFS_EN_BASE   (REG_CKG2_BASE + 0x37 * 4)
#define REG_CLK_VHE_DFS_EN_OFFSET (0)

#define REG_DBG_WDMA_CLK_MIU_CKG_BASE   (REG_CKG2_BASE + 0x79 * 4)
#define REG_DBG_WDMA_CLK_MIU_CKG_OFFSET (0)

#define REG_DISPPLL_FORCE_OFF_BASE   (REG_CKG_BASE + 0x76 * 4)
#define REG_DISPPLL_FORCE_OFF_OFFSET (11)

#define REG_DISPPLL_FORCE_ON_BASE   (REG_CKG_BASE + 0x74 * 4)
#define REG_DISPPLL_FORCE_ON_OFFSET (15)

#define REG_GMACPLL_250_FORCE_OFF_BASE   (REG_CKG_BASE + 0x76 * 4)
#define REG_GMACPLL_250_FORCE_OFF_OFFSET (9)

#define REG_GMACPLL_250_FORCE_ON_BASE   (REG_CKG_BASE + 0x74 * 4)
#define REG_GMACPLL_250_FORCE_ON_OFFSET (13)

#define REG_GMACPLL_25A_FORCE_OFF_BASE   (REG_CKG_BASE + 0x77 * 4)
#define REG_GMACPLL_25A_FORCE_OFF_OFFSET (11)

#define REG_GMACPLL_25A_FORCE_ON_BASE   (REG_CKG_BASE + 0x77 * 4)
#define REG_GMACPLL_25A_FORCE_ON_OFFSET (10)

#define REG_GMACPLL_25B_FORCE_OFF_BASE   (REG_CKG_BASE + 0x77 * 4)
#define REG_GMACPLL_25B_FORCE_OFF_OFFSET (13)

#define REG_GMACPLL_25B_FORCE_ON_BASE   (REG_CKG_BASE + 0x77 * 4)
#define REG_GMACPLL_25B_FORCE_ON_OFFSET (12)

#define REG_GMACPLL_300_FORCE_OFF_BASE   (REG_CKG_BASE + 0x77 * 4)
#define REG_GMACPLL_300_FORCE_OFF_OFFSET (7)

#define REG_GMACPLL_300_FORCE_ON_BASE   (REG_CKG_BASE + 0x77 * 4)
#define REG_GMACPLL_300_FORCE_ON_OFFSET (6)

#define REG_ISPPLL_FORCE_OFF_BASE   (REG_CKG_BASE + 0x77 * 4)
#define REG_ISPPLL_FORCE_OFF_OFFSET (9)

#define REG_ISPPLL_FORCE_ON_BASE   (REG_CKG_BASE + 0x77 * 4)
#define REG_ISPPLL_FORCE_ON_OFFSET (8)

#define REG_MIUPLL_FORCE_OFF_BASE   (REG_CKG_BASE + 0x76 * 4)
#define REG_MIUPLL_FORCE_OFF_OFFSET (15)

#define REG_MIUPLL_FORCE_ON_BASE   (REG_CKG_BASE + 0x75 * 4)
#define REG_MIUPLL_FORCE_ON_OFFSET (11)

#define REG_MPLL_123_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_MPLL_123_EN_RD_OFFSET (12)

#define REG_MPLL_144_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_MPLL_144_EN_RD_OFFSET (11)

#define REG_MPLL_172_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_MPLL_172_EN_RD_OFFSET (10)

#define REG_MPLL_216_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_MPLL_216_EN_RD_OFFSET (9)

#define REG_MPLL_288_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_MPLL_288_EN_RD_OFFSET (8)

#define REG_MPLL_345_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_MPLL_345_EN_RD_OFFSET (7)

#define REG_MPLL_432_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_MPLL_432_EN_RD_OFFSET (6)

#define REG_MPLL_576_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_MPLL_576_EN_RD_OFFSET (15)

#define REG_MPLL_86_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_MPLL_86_EN_RD_OFFSET (14)

#define REG_PLL_GATER_FORCE_OFF_LOCK_BASE   (REG_CKG_BASE + 0x70 * 4)
#define REG_PLL_GATER_FORCE_OFF_LOCK_OFFSET (1)

#define REG_PLL_GATER_FORCE_ON_LOCK_BASE   (REG_CKG_BASE + 0x70 * 4)
#define REG_PLL_GATER_FORCE_ON_LOCK_OFFSET (0)

#define REG_RISCVPLL_FORCE_OFF_BASE   (REG_CKG_BASE + 0x72 * 4)
#define REG_RISCVPLL_FORCE_OFF_OFFSET (15)

#define REG_RISCVPLL_FORCE_ON_BASE   (REG_CKG_BASE + 0x71 * 4)
#define REG_RISCVPLL_FORCE_ON_OFFSET (15)

#define REG_SPIPLL_FORCE_OFF_BASE   (REG_CKG_BASE + 0x76 * 4)
#define REG_SPIPLL_FORCE_OFF_OFFSET (14)

#define REG_SPIPLL_FORCE_ON_BASE   (REG_CKG_BASE + 0x75 * 4)
#define REG_SPIPLL_FORCE_ON_OFFSET (10)

#define REG_SYSPLL_400_FORCE_OFF_BASE   (REG_CKG_BASE + 0x75 * 4)
#define REG_SYSPLL_400_FORCE_OFF_OFFSET (15)

#define REG_SYSPLL_400_FORCE_ON_BASE   (REG_CKG_BASE + 0x74 * 4)
#define REG_SYSPLL_400_FORCE_ON_OFFSET (11)

#define REG_SYSPLL_600_FORCE_OFF_BASE   (REG_CKG_BASE + 0x76 * 4)
#define REG_SYSPLL_600_FORCE_OFF_OFFSET (8)

#define REG_SYSPLL_600_FORCE_ON_BASE   (REG_CKG_BASE + 0x74 * 4)
#define REG_SYSPLL_600_FORCE_ON_OFFSET (12)

#define REG_TESTCLK_SEL_BASE   (REG_CKG_BASE + 0x74 * 4)
#define REG_TESTCLK_SEL_OFFSET (0)

#define REG_TOP_CNTVALUEB_DFS_CLK_DIV_CFG_BASE   (REG_CKG2_BASE + 0x78 * 4)
#define REG_TOP_CNTVALUEB_DFS_CLK_DIV_CFG_OFFSET (0)

#define REG_TOP_CNTVALUEB_DFS_CLK_UPDATE_CFG_BASE   (REG_CKG2_BASE + 0x78 * 4)
#define REG_TOP_CNTVALUEB_DFS_CLK_UPDATE_CFG_OFFSET (8)

#define REG_TOP_CNTVALUEB_DFS_EN_CFG_BASE   (REG_CKG2_BASE + 0x78 * 4)
#define REG_TOP_CNTVALUEB_DFS_EN_CFG_OFFSET (5)

#define REG_UART0_STNTHESIZER_ENABLE_BASE   (REG_CKG_BASE + 0x2D * 4)
#define REG_UART0_STNTHESIZER_ENABLE_OFFSET (8)

#define REG_UART0_STNTHESIZER_FIX_NF_FREQ_BASE   (REG_CKG_BASE + 0x2E * 4)
#define REG_UART0_STNTHESIZER_FIX_NF_FREQ_OFFSET (0)

#define REG_UART0_STNTHESIZER_SW_RSTZ_BASE   (REG_CKG_BASE + 0x2D * 4)
#define REG_UART0_STNTHESIZER_SW_RSTZ_OFFSET (9)

#define REG_UART1_STNTHESIZER_ENABLE_BASE   (REG_CKG_BASE + 0x3A * 4)
#define REG_UART1_STNTHESIZER_ENABLE_OFFSET (8)

#define REG_UART1_STNTHESIZER_FIX_NF_FREQ_BASE   (REG_CKG_BASE + 0x3B * 4)
#define REG_UART1_STNTHESIZER_FIX_NF_FREQ_OFFSET (0)

#define REG_UART1_STNTHESIZER_SW_RSTZ_BASE   (REG_CKG_BASE + 0x3A * 4)
#define REG_UART1_STNTHESIZER_SW_RSTZ_OFFSET (9)

#define REG_UART2_STNTHESIZER_ENABLE_BASE   (REG_CKG_BASE + 0x3D * 4)
#define REG_UART2_STNTHESIZER_ENABLE_OFFSET (8)

#define REG_UART2_STNTHESIZER_FIX_NF_FREQ_BASE   (REG_CKG_BASE + 0x3E * 4)
#define REG_UART2_STNTHESIZER_FIX_NF_FREQ_OFFSET (0)

#define REG_UART2_STNTHESIZER_SW_RSTZ_BASE   (REG_CKG_BASE + 0x3D * 4)
#define REG_UART2_STNTHESIZER_SW_RSTZ_OFFSET (9)

#define REG_UART3_STNTHESIZER_ENABLE_BASE   (REG_CKG_BASE + 0x24 * 4)
#define REG_UART3_STNTHESIZER_ENABLE_OFFSET (8)

#define REG_UART3_STNTHESIZER_FIX_NF_FREQ_BASE   (REG_CKG_BASE + 0x25 * 4)
#define REG_UART3_STNTHESIZER_FIX_NF_FREQ_OFFSET (0)

#define REG_UART3_STNTHESIZER_SW_RSTZ_BASE   (REG_CKG_BASE + 0x24 * 4)
#define REG_UART3_STNTHESIZER_SW_RSTZ_OFFSET (9)

#define REG_UART4_STNTHESIZER_ENABLE_BASE   (REG_CKG_BASE + 0x27 * 4)
#define REG_UART4_STNTHESIZER_ENABLE_OFFSET (8)

#define REG_UART4_STNTHESIZER_FIX_NF_FREQ_BASE   (REG_CKG_BASE + 0x28 * 4)
#define REG_UART4_STNTHESIZER_FIX_NF_FREQ_OFFSET (0)

#define REG_UART4_STNTHESIZER_SW_RSTZ_BASE   (REG_CKG_BASE + 0x27 * 4)
#define REG_UART4_STNTHESIZER_SW_RSTZ_OFFSET (9)

#define REG_UART5_STNTHESIZER_ENABLE_BASE   (REG_CKG_BASE + 0x2A * 4)
#define REG_UART5_STNTHESIZER_ENABLE_OFFSET (8)

#define REG_UART5_STNTHESIZER_FIX_NF_FREQ_BASE   (REG_CKG_BASE + 0x2B * 4)
#define REG_UART5_STNTHESIZER_FIX_NF_FREQ_OFFSET (0)

#define REG_UART5_STNTHESIZER_SW_RSTZ_BASE   (REG_CKG_BASE + 0x2A * 4)
#define REG_UART5_STNTHESIZER_SW_RSTZ_OFFSET (9)

#define REG_UART6_STNTHESIZER_ENABLE_BASE   (REG_CKG2_BASE + 0x00 * 4)
#define REG_UART6_STNTHESIZER_ENABLE_OFFSET (8)

#define REG_UART6_STNTHESIZER_FIX_NF_FREQ_BASE   (REG_CKG2_BASE + 0x01 * 4)
#define REG_UART6_STNTHESIZER_FIX_NF_FREQ_OFFSET (0)

#define REG_UART6_STNTHESIZER_SW_RSTZ_BASE   (REG_CKG2_BASE + 0x00 * 4)
#define REG_UART6_STNTHESIZER_SW_RSTZ_OFFSET (9)

#define REG_UART7_STNTHESIZER_ENABLE_BASE   (REG_CKG2_BASE + 0x03 * 4)
#define REG_UART7_STNTHESIZER_ENABLE_OFFSET (8)

#define REG_UART7_STNTHESIZER_FIX_NF_FREQ_BASE   (REG_CKG2_BASE + 0x04 * 4)
#define REG_UART7_STNTHESIZER_FIX_NF_FREQ_OFFSET (0)

#define REG_UART7_STNTHESIZER_SW_RSTZ_BASE   (REG_CKG2_BASE + 0x03 * 4)
#define REG_UART7_STNTHESIZER_SW_RSTZ_OFFSET (9)

#define REG_UART_STNTHESIZER_ENABLE_BASE   (REG_CKG_BASE + 0x34 * 4)
#define REG_UART_STNTHESIZER_ENABLE_OFFSET (8)

#define REG_UART_STNTHESIZER_FIX_NF_FREQ_BASE   (REG_CKG_BASE + 0x35 * 4)
#define REG_UART_STNTHESIZER_FIX_NF_FREQ_OFFSET (0)

#define REG_UART_STNTHESIZER_SW_RSTZ_BASE   (REG_CKG_BASE + 0x34 * 4)
#define REG_UART_STNTHESIZER_SW_RSTZ_OFFSET (9)

#define REG_UPLL_160_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_UPLL_160_EN_RD_OFFSET (2)

#define REG_UPLL_192_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_UPLL_192_EN_RD_OFFSET (3)

#define REG_UPLL_240_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_UPLL_240_EN_RD_OFFSET (4)

#define REG_UPLL_320_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_UPLL_320_EN_RD_OFFSET (1)

#define REG_UPLL_384_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_UPLL_384_EN_RD_OFFSET (0)

#define REG_UPLL_480_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_UPLL_480_EN_RD_OFFSET (5)

#define REG_VENPLL_FORCE_OFF_BASE   (REG_CKG_BASE + 0x76 * 4)
#define REG_VENPLL_FORCE_OFF_OFFSET (13)

#define REG_VENPLL_FORCE_ON_BASE   (REG_CKG_BASE + 0x75 * 4)
#define REG_VENPLL_FORCE_ON_OFFSET (9)

#endif
