# SPDX-License-Identifier: MIT
# Copyright (c) 2026 Stuart Alldred.

name: SLLW
mnemonic: sllw
format: R
asm_format: default
fixed_values:
  opcode: 0x3B
  funct3: 0x1
  funct7: 0x00
inputs:
  - rd
  - rs1
  - rs2
extension: "I"
groups:
  - alu
description: |
  SLLW performs a logical left shift of the lower 32 bits of rs1 by the amount in rs2[4:0], sign-extends the result, and stores it in rd.
  rd = sign_extend((rs1[31:0] << rs2[4:0])[31:0])
