

================================================================
== Vivado HLS Report for 'output_transfer'
================================================================
* Date:           Wed Dec 10 22:44:45 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.22|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2698|  4101|  2698|  4101|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2048|  2048|         2|          2|          1|  1024|    yes   |
        |- Loop 2  |   646|   646|         2|          2|          1|   323|    yes   |
        |- Loop 3  |  1402|  1402|         2|          2|          1|   701|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    422|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     73|
|Register         |        -|      -|     173|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|     173|    495|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +-------------------+---------------------------------+---------+------+-----+------+-------------+
    |       Memory      |              Module             | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------------------+---------+------+-----+------+-------------+
    |output_buffer_V_U  |output_transfer_output_buffer_V  |        4|  1993|   32|     1|        63776|
    +-------------------+---------------------------------+---------+------+-----+------+-------------+
    |Total              |                                 |        4|  1993|   32|     1|        63776|
    +-------------------+---------------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_246_p2            |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_311_p2            |     +    |      0|  0|  10|          10|           1|
    |jj_1_fu_280_p2           |     +    |      0|  0|   9|           9|           1|
    |r_V_fu_267_p2            |     +    |      0|  0|  32|          32|          32|
    |tmp_24_fu_290_p2         |     +    |      0|  0|  11|          11|          11|
    |tmp_27_fu_337_p2         |     +    |      0|  0|  32|          32|           1|
    |tmp_29_fu_321_p2         |     +    |      0|  0|  11|          11|          11|
    |tmp_s_fu_257_p2          |     +    |      0|  0|  11|          11|          11|
    |p_neg_t_fu_379_p2        |     -    |      0|  0|  32|           1|          32|
    |offset_fu_228_p3         |  Select  |      0|  0|  10|           1|           9|
    |sel_tmp4_cast_fu_200_p3  |  Select  |      0|  0|  10|           1|          10|
    |sel_tmp6_fu_214_p3       |  Select  |      0|  0|  10|           1|          10|
    |tmp_28_fu_385_p3         |  Select  |      0|  0|  32|           1|          32|
    |exitcond5_fu_305_p2      |   icmp   |      0|  0|  11|          10|          10|
    |exitcond6_fu_274_p2      |   icmp   |      0|  0|  10|           9|           9|
    |exitcond7_fu_240_p2      |   icmp   |      0|  0|  14|          11|          12|
    |sel_tmp5_fu_194_p2       |   icmp   |      0|  0|  40|          32|           2|
    |sel_tmp7_fu_222_p2       |   icmp   |      0|  0|  40|          32|           1|
    |sel_tmp_fu_188_p2        |   icmp   |      0|  0|  40|          32|           2|
    |tmp_32_fu_208_p2         |    or    |      0|  0|   2|           1|           1|
    |p_neg_fu_362_p2          |    xor   |      0|  0|  44|          32|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 422|         291|         201|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |i_reg_152                 |  11|          2|   11|         22|
    |j_reg_175                 |  10|          2|   10|         20|
    |jj_reg_163                |   9|          2|    9|         18|
    |output_buffer_V_address0  |  11|          6|   11|         66|
    |output_buffer_V_d0        |  32|          3|   32|         96|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  73|         15|   73|        222|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+-----+-----------+
    |              Name              | FF | Bits| Const Bits|
    +--------------------------------+----+-----+-----------+
    |ap_CS_fsm                       |   4|    4|          0|
    |base_output                     |  32|   32|          0|
    |base_output_load_reg_394        |  32|   32|          0|
    |exitcond5_reg_443               |   1|    1|          0|
    |exitcond6_reg_429               |   1|    1|          0|
    |exitcond7_reg_410               |   1|    1|          0|
    |i_5_reg_414                     |  11|   11|          0|
    |i_reg_152                       |  11|   11|          0|
    |j_1_reg_447                     |  10|   10|          0|
    |j_reg_175                       |  10|   10|          0|
    |jj_1_reg_433                    |   9|    9|          0|
    |jj_reg_163                      |   9|    9|          0|
    |offset_cast_reg_404             |   8|   11|          3|
    |output_buffer_V_addr_1_reg_438  |  11|   11|          0|
    |output_buffer_V_addr_2_reg_452  |  11|   11|          0|
    |output_buffer_V_addr_reg_419    |  11|   11|          0|
    |sel_tmp_reg_400                 |   1|    1|          0|
    +--------------------------------+----+-----+-----------+
    |Total                           | 173|  176|          3|
    +--------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+-----------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol |   Source Object  |    C Type    |
+---------------------------+-----+-----+-----------+------------------+--------------+
|ap_clk                     |  in |    1|          -|  output_transfer | return value |
|ap_rst                     |  in |    1|          -|  output_transfer | return value |
|ap_start                   |  in |    1|          -|  output_transfer | return value |
|ap_done                    | out |    1|          -|  output_transfer | return value |
|ap_idle                    | out |    1|          -|  output_transfer | return value |
|ap_ready                   | out |    1|          -|  output_transfer | return value |
|output_array_V_address0    | out |   10| ap_memory |  output_array_V  |     array    |
|output_array_V_ce0         | out |    1| ap_memory |  output_array_V  |     array    |
|output_array_V_q0          |  in |   32| ap_memory |  output_array_V  |     array    |
|transfer_array_V_address0  | out |    9| ap_memory | transfer_array_V |     array    |
|transfer_array_V_ce0       | out |    1| ap_memory | transfer_array_V |     array    |
|transfer_array_V_we0       | out |    1| ap_memory | transfer_array_V |     array    |
|transfer_array_V_d0        | out |   32| ap_memory | transfer_array_V |     array    |
+---------------------------+-----+-----+-----------+------------------+--------------+

