
Scheduler.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003410  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  0800351c  0800351c  0001351c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080035a0  080035a0  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  080035a0  080035a0  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080035a0  080035a0  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035a0  080035a0  000135a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080035a4  080035a4  000135a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080035a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  2000007c  08003624  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000016c  08003624  0002016c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c875  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021f3  00000000  00000000  0002c91a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c00  00000000  00000000  0002eb10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ac0  00000000  00000000  0002f710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018718  00000000  00000000  000301d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d2c0  00000000  00000000  000488e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087115  00000000  00000000  00055ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000dccbd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003150  00000000  00000000  000dcd10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000007c 	.word	0x2000007c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003504 	.word	0x08003504

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000080 	.word	0x20000080
 8000148:	08003504 	.word	0x08003504

0800014c <createTaskList>:

void Watchdog_init(void) {
    // Khởi tạo watchdog
}

TaskList* createTaskList() {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
    TaskList* list = (TaskList*)malloc(sizeof(TaskList));
 8000152:	2004      	movs	r0, #4
 8000154:	f003 f8fa 	bl	800334c <malloc>
 8000158:	4603      	mov	r3, r0
 800015a:	607b      	str	r3, [r7, #4]
    list->head = NULL;
 800015c:	687b      	ldr	r3, [r7, #4]
 800015e:	2200      	movs	r2, #0
 8000160:	601a      	str	r2, [r3, #0]
    return list;
 8000162:	687b      	ldr	r3, [r7, #4]
}
 8000164:	4618      	mov	r0, r3
 8000166:	3708      	adds	r7, #8
 8000168:	46bd      	mov	sp, r7
 800016a:	bd80      	pop	{r7, pc}

0800016c <SCH_Update>:
    Error_code_G = 0;
    Timer_init();
    Watchdog_init();
}

void SCH_Update(void) {
 800016c:	b480      	push	{r7}
 800016e:	af00      	add	r7, sp, #0
    if (list->head == NULL) {
 8000170:	4b2a      	ldr	r3, [pc, #168]	; (800021c <SCH_Update+0xb0>)
 8000172:	681b      	ldr	r3, [r3, #0]
 8000174:	681b      	ldr	r3, [r3, #0]
 8000176:	2b00      	cmp	r3, #0
 8000178:	d10e      	bne.n	8000198 <SCH_Update+0x2c>
    	if(count_task > 0){
 800017a:	4b29      	ldr	r3, [pc, #164]	; (8000220 <SCH_Update+0xb4>)
 800017c:	881b      	ldrh	r3, [r3, #0]
 800017e:	2b00      	cmp	r3, #0
 8000180:	d006      	beq.n	8000190 <SCH_Update+0x24>
    		time_skip += 1;
 8000182:	4b28      	ldr	r3, [pc, #160]	; (8000224 <SCH_Update+0xb8>)
 8000184:	881b      	ldrh	r3, [r3, #0]
 8000186:	3301      	adds	r3, #1
 8000188:	b29a      	uxth	r2, r3
 800018a:	4b26      	ldr	r3, [pc, #152]	; (8000224 <SCH_Update+0xb8>)
 800018c:	801a      	strh	r2, [r3, #0]
    	}
    	else{
    		time_skip = 0;
    	}
        return;
 800018e:	e042      	b.n	8000216 <SCH_Update+0xaa>
    		time_skip = 0;
 8000190:	4b24      	ldr	r3, [pc, #144]	; (8000224 <SCH_Update+0xb8>)
 8000192:	2200      	movs	r2, #0
 8000194:	801a      	strh	r2, [r3, #0]
        return;
 8000196:	e03e      	b.n	8000216 <SCH_Update+0xaa>
    }
    time_skip++;
 8000198:	4b22      	ldr	r3, [pc, #136]	; (8000224 <SCH_Update+0xb8>)
 800019a:	881b      	ldrh	r3, [r3, #0]
 800019c:	3301      	adds	r3, #1
 800019e:	b29a      	uxth	r2, r3
 80001a0:	4b20      	ldr	r3, [pc, #128]	; (8000224 <SCH_Update+0xb8>)
 80001a2:	801a      	strh	r2, [r3, #0]
    if (list->head->Delay > 0) {
 80001a4:	4b1d      	ldr	r3, [pc, #116]	; (800021c <SCH_Update+0xb0>)
 80001a6:	681b      	ldr	r3, [r3, #0]
 80001a8:	681b      	ldr	r3, [r3, #0]
 80001aa:	685b      	ldr	r3, [r3, #4]
 80001ac:	2b00      	cmp	r3, #0
 80001ae:	d032      	beq.n	8000216 <SCH_Update+0xaa>
        if (time_skip < list->head->Delay) {
 80001b0:	4b1c      	ldr	r3, [pc, #112]	; (8000224 <SCH_Update+0xb8>)
 80001b2:	881b      	ldrh	r3, [r3, #0]
 80001b4:	461a      	mov	r2, r3
 80001b6:	4b19      	ldr	r3, [pc, #100]	; (800021c <SCH_Update+0xb0>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	685b      	ldr	r3, [r3, #4]
 80001be:	429a      	cmp	r2, r3
 80001c0:	d20f      	bcs.n	80001e2 <SCH_Update+0x76>
            list->head->Delay -= time_skip;
 80001c2:	4b16      	ldr	r3, [pc, #88]	; (800021c <SCH_Update+0xb0>)
 80001c4:	681b      	ldr	r3, [r3, #0]
 80001c6:	681b      	ldr	r3, [r3, #0]
 80001c8:	685a      	ldr	r2, [r3, #4]
 80001ca:	4b16      	ldr	r3, [pc, #88]	; (8000224 <SCH_Update+0xb8>)
 80001cc:	881b      	ldrh	r3, [r3, #0]
 80001ce:	4619      	mov	r1, r3
 80001d0:	4b12      	ldr	r3, [pc, #72]	; (800021c <SCH_Update+0xb0>)
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	681b      	ldr	r3, [r3, #0]
 80001d6:	1a52      	subs	r2, r2, r1
 80001d8:	605a      	str	r2, [r3, #4]
            time_skip = 0;
 80001da:	4b12      	ldr	r3, [pc, #72]	; (8000224 <SCH_Update+0xb8>)
 80001dc:	2200      	movs	r2, #0
 80001de:	801a      	strh	r2, [r3, #0]
 80001e0:	e019      	b.n	8000216 <SCH_Update+0xaa>
        } else {
            time_skip -= list->head->Delay;
 80001e2:	4b10      	ldr	r3, [pc, #64]	; (8000224 <SCH_Update+0xb8>)
 80001e4:	881a      	ldrh	r2, [r3, #0]
 80001e6:	4b0d      	ldr	r3, [pc, #52]	; (800021c <SCH_Update+0xb0>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	685b      	ldr	r3, [r3, #4]
 80001ee:	b29b      	uxth	r3, r3
 80001f0:	1ad3      	subs	r3, r2, r3
 80001f2:	b29a      	uxth	r2, r3
 80001f4:	4b0b      	ldr	r3, [pc, #44]	; (8000224 <SCH_Update+0xb8>)
 80001f6:	801a      	strh	r2, [r3, #0]
            list->head->RunMe += 1;
 80001f8:	4b08      	ldr	r3, [pc, #32]	; (800021c <SCH_Update+0xb0>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	7b1a      	ldrb	r2, [r3, #12]
 8000200:	4b06      	ldr	r3, [pc, #24]	; (800021c <SCH_Update+0xb0>)
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	3201      	adds	r2, #1
 8000208:	b2d2      	uxtb	r2, r2
 800020a:	731a      	strb	r2, [r3, #12]
            list->head->Delay = 0;
 800020c:	4b03      	ldr	r3, [pc, #12]	; (800021c <SCH_Update+0xb0>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	2200      	movs	r2, #0
 8000214:	605a      	str	r2, [r3, #4]
        }
    }
}
 8000216:	46bd      	mov	sp, r7
 8000218:	bc80      	pop	{r7}
 800021a:	4770      	bx	lr
 800021c:	2000010c 	.word	0x2000010c
 8000220:	20000108 	.word	0x20000108
 8000224:	2000010a 	.word	0x2000010a

08000228 <Enqueue>:

sTask* Enqueue(sTask* newTask) {
 8000228:	b480      	push	{r7}
 800022a:	b087      	sub	sp, #28
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
    if (list->head == NULL) {
 8000230:	4b25      	ldr	r3, [pc, #148]	; (80002c8 <Enqueue+0xa0>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	2b00      	cmp	r3, #0
 8000238:	d105      	bne.n	8000246 <Enqueue+0x1e>
        list->head = newTask;
 800023a:	4b23      	ldr	r3, [pc, #140]	; (80002c8 <Enqueue+0xa0>)
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	687a      	ldr	r2, [r7, #4]
 8000240:	601a      	str	r2, [r3, #0]
        return newTask;
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	e03b      	b.n	80002be <Enqueue+0x96>
    } else {
        sTask* current = list->head;
 8000246:	4b20      	ldr	r3, [pc, #128]	; (80002c8 <Enqueue+0xa0>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	617b      	str	r3, [r7, #20]
        sTask* previous = NULL;
 800024e:	2300      	movs	r3, #0
 8000250:	613b      	str	r3, [r7, #16]
        uint32_t delay = newTask->Delay;
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	685b      	ldr	r3, [r3, #4]
 8000256:	60fb      	str	r3, [r7, #12]
        while (current != NULL && current->Delay <= delay) {
 8000258:	e009      	b.n	800026e <Enqueue+0x46>
            delay -= current->Delay;
 800025a:	697b      	ldr	r3, [r7, #20]
 800025c:	685b      	ldr	r3, [r3, #4]
 800025e:	68fa      	ldr	r2, [r7, #12]
 8000260:	1ad3      	subs	r3, r2, r3
 8000262:	60fb      	str	r3, [r7, #12]
            previous = current;
 8000264:	697b      	ldr	r3, [r7, #20]
 8000266:	613b      	str	r3, [r7, #16]
            current = current->next;
 8000268:	697b      	ldr	r3, [r7, #20]
 800026a:	691b      	ldr	r3, [r3, #16]
 800026c:	617b      	str	r3, [r7, #20]
        while (current != NULL && current->Delay <= delay) {
 800026e:	697b      	ldr	r3, [r7, #20]
 8000270:	2b00      	cmp	r3, #0
 8000272:	d004      	beq.n	800027e <Enqueue+0x56>
 8000274:	697b      	ldr	r3, [r7, #20]
 8000276:	685b      	ldr	r3, [r3, #4]
 8000278:	68fa      	ldr	r2, [r7, #12]
 800027a:	429a      	cmp	r2, r3
 800027c:	d2ed      	bcs.n	800025a <Enqueue+0x32>
        }
        newTask->Delay = delay;
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	68fa      	ldr	r2, [r7, #12]
 8000282:	605a      	str	r2, [r3, #4]
        newTask->next = current;
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	697a      	ldr	r2, [r7, #20]
 8000288:	611a      	str	r2, [r3, #16]
        if (previous == NULL) {
 800028a:	693b      	ldr	r3, [r7, #16]
 800028c:	2b00      	cmp	r3, #0
 800028e:	d104      	bne.n	800029a <Enqueue+0x72>
            list->head = newTask;
 8000290:	4b0d      	ldr	r3, [pc, #52]	; (80002c8 <Enqueue+0xa0>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	687a      	ldr	r2, [r7, #4]
 8000296:	601a      	str	r2, [r3, #0]
 8000298:	e010      	b.n	80002bc <Enqueue+0x94>
        } else if (previous->next != NULL) {
 800029a:	693b      	ldr	r3, [r7, #16]
 800029c:	691b      	ldr	r3, [r3, #16]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d009      	beq.n	80002b6 <Enqueue+0x8e>
            current->Delay -= delay;
 80002a2:	697b      	ldr	r3, [r7, #20]
 80002a4:	685a      	ldr	r2, [r3, #4]
 80002a6:	68fb      	ldr	r3, [r7, #12]
 80002a8:	1ad2      	subs	r2, r2, r3
 80002aa:	697b      	ldr	r3, [r7, #20]
 80002ac:	605a      	str	r2, [r3, #4]
            previous->next = newTask;
 80002ae:	693b      	ldr	r3, [r7, #16]
 80002b0:	687a      	ldr	r2, [r7, #4]
 80002b2:	611a      	str	r2, [r3, #16]
 80002b4:	e002      	b.n	80002bc <Enqueue+0x94>
        } else {
            previous->next = newTask;
 80002b6:	693b      	ldr	r3, [r7, #16]
 80002b8:	687a      	ldr	r2, [r7, #4]
 80002ba:	611a      	str	r2, [r3, #16]
        }
    }
    return newTask;
 80002bc:	687b      	ldr	r3, [r7, #4]
}
 80002be:	4618      	mov	r0, r3
 80002c0:	371c      	adds	r7, #28
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bc80      	pop	{r7}
 80002c6:	4770      	bx	lr
 80002c8:	2000010c 	.word	0x2000010c

080002cc <SCH_Add_Task>:

void SCH_Add_Task(void (*pTask)(void), uint32_t delay, uint32_t period) {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b086      	sub	sp, #24
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	60f8      	str	r0, [r7, #12]
 80002d4:	60b9      	str	r1, [r7, #8]
 80002d6:	607a      	str	r2, [r7, #4]
    if (count_task > SCH_MAX_TASKS) {
 80002d8:	4b15      	ldr	r3, [pc, #84]	; (8000330 <SCH_Add_Task+0x64>)
 80002da:	881b      	ldrh	r3, [r3, #0]
 80002dc:	2b28      	cmp	r3, #40	; 0x28
 80002de:	d903      	bls.n	80002e8 <SCH_Add_Task+0x1c>
        Error_code_G = ERROR_SCH_TOO_MANY_TASKS;
 80002e0:	4b14      	ldr	r3, [pc, #80]	; (8000334 <SCH_Add_Task+0x68>)
 80002e2:	2201      	movs	r2, #1
 80002e4:	701a      	strb	r2, [r3, #0]
        return;
 80002e6:	e020      	b.n	800032a <SCH_Add_Task+0x5e>
    }
    sTask* newTask = (sTask*)malloc(sizeof(sTask));
 80002e8:	2014      	movs	r0, #20
 80002ea:	f003 f82f 	bl	800334c <malloc>
 80002ee:	4603      	mov	r3, r0
 80002f0:	617b      	str	r3, [r7, #20]
    newTask->pTask = pTask;
 80002f2:	697b      	ldr	r3, [r7, #20]
 80002f4:	68fa      	ldr	r2, [r7, #12]
 80002f6:	601a      	str	r2, [r3, #0]
    newTask->Delay = delay + time_skip;
 80002f8:	4b0f      	ldr	r3, [pc, #60]	; (8000338 <SCH_Add_Task+0x6c>)
 80002fa:	881b      	ldrh	r3, [r3, #0]
 80002fc:	461a      	mov	r2, r3
 80002fe:	68bb      	ldr	r3, [r7, #8]
 8000300:	441a      	add	r2, r3
 8000302:	697b      	ldr	r3, [r7, #20]
 8000304:	605a      	str	r2, [r3, #4]
    newTask->Period = period;
 8000306:	697b      	ldr	r3, [r7, #20]
 8000308:	687a      	ldr	r2, [r7, #4]
 800030a:	609a      	str	r2, [r3, #8]
    newTask->RunMe = 0;
 800030c:	697b      	ldr	r3, [r7, #20]
 800030e:	2200      	movs	r2, #0
 8000310:	731a      	strb	r2, [r3, #12]
    newTask->next = NULL;
 8000312:	697b      	ldr	r3, [r7, #20]
 8000314:	2200      	movs	r2, #0
 8000316:	611a      	str	r2, [r3, #16]
    Enqueue(newTask);
 8000318:	6978      	ldr	r0, [r7, #20]
 800031a:	f7ff ff85 	bl	8000228 <Enqueue>
    count_task++;
 800031e:	4b04      	ldr	r3, [pc, #16]	; (8000330 <SCH_Add_Task+0x64>)
 8000320:	881b      	ldrh	r3, [r3, #0]
 8000322:	3301      	adds	r3, #1
 8000324:	b29a      	uxth	r2, r3
 8000326:	4b02      	ldr	r3, [pc, #8]	; (8000330 <SCH_Add_Task+0x64>)
 8000328:	801a      	strh	r2, [r3, #0]
}
 800032a:	3718      	adds	r7, #24
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}
 8000330:	20000108 	.word	0x20000108
 8000334:	20000098 	.word	0x20000098
 8000338:	2000010a 	.word	0x2000010a

0800033c <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void) {
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0
    if (list->head == NULL || list->head->Delay > 0) return;
 8000342:	4b20      	ldr	r3, [pc, #128]	; (80003c4 <SCH_Dispatch_Tasks+0x88>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	2b00      	cmp	r3, #0
 800034a:	d036      	beq.n	80003ba <SCH_Dispatch_Tasks+0x7e>
 800034c:	4b1d      	ldr	r3, [pc, #116]	; (80003c4 <SCH_Dispatch_Tasks+0x88>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	685b      	ldr	r3, [r3, #4]
 8000354:	2b00      	cmp	r3, #0
 8000356:	d130      	bne.n	80003ba <SCH_Dispatch_Tasks+0x7e>
    list->head->RunMe -= 1;
 8000358:	4b1a      	ldr	r3, [pc, #104]	; (80003c4 <SCH_Dispatch_Tasks+0x88>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	7b1a      	ldrb	r2, [r3, #12]
 8000360:	4b18      	ldr	r3, [pc, #96]	; (80003c4 <SCH_Dispatch_Tasks+0x88>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	3a01      	subs	r2, #1
 8000368:	b2d2      	uxtb	r2, r2
 800036a:	731a      	strb	r2, [r3, #12]
    sTask* temp = list->head;
 800036c:	4b15      	ldr	r3, [pc, #84]	; (80003c4 <SCH_Dispatch_Tasks+0x88>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	607b      	str	r3, [r7, #4]
    list->head = list->head->next;
 8000374:	4b13      	ldr	r3, [pc, #76]	; (80003c4 <SCH_Dispatch_Tasks+0x88>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	681a      	ldr	r2, [r3, #0]
 800037a:	4b12      	ldr	r3, [pc, #72]	; (80003c4 <SCH_Dispatch_Tasks+0x88>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	6912      	ldr	r2, [r2, #16]
 8000380:	601a      	str	r2, [r3, #0]
    temp->next = NULL;
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	2200      	movs	r2, #0
 8000386:	611a      	str	r2, [r3, #16]
    temp->Delay = temp->Period;
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	689a      	ldr	r2, [r3, #8]
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	605a      	str	r2, [r3, #4]
    temp->pTask();
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4798      	blx	r3
    if (temp->Period != 0) {
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	689b      	ldr	r3, [r3, #8]
 800039a:	2b00      	cmp	r3, #0
 800039c:	d003      	beq.n	80003a6 <SCH_Dispatch_Tasks+0x6a>
        Enqueue(temp);
 800039e:	6878      	ldr	r0, [r7, #4]
 80003a0:	f7ff ff42 	bl	8000228 <Enqueue>
 80003a4:	e00a      	b.n	80003bc <SCH_Dispatch_Tasks+0x80>
    } else {
        free(temp);
 80003a6:	6878      	ldr	r0, [r7, #4]
 80003a8:	f002 ffd8 	bl	800335c <free>
        count_task--;
 80003ac:	4b06      	ldr	r3, [pc, #24]	; (80003c8 <SCH_Dispatch_Tasks+0x8c>)
 80003ae:	881b      	ldrh	r3, [r3, #0]
 80003b0:	3b01      	subs	r3, #1
 80003b2:	b29a      	uxth	r2, r3
 80003b4:	4b04      	ldr	r3, [pc, #16]	; (80003c8 <SCH_Dispatch_Tasks+0x8c>)
 80003b6:	801a      	strh	r2, [r3, #0]
 80003b8:	e000      	b.n	80003bc <SCH_Dispatch_Tasks+0x80>
    if (list->head == NULL || list->head->Delay > 0) return;
 80003ba:	bf00      	nop
    }
}
 80003bc:	3708      	adds	r7, #8
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	2000010c 	.word	0x2000010c
 80003c8:	20000108 	.word	0x20000108

080003cc <task1>:
	statusy = AUTO_GREEN;
}
void task_auto_yellowY(void){
	statusy = AUTO_YELLOW;
}
void task1(void){
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED8_GPIO_Port, LED8_Pin);
 80003d0:	2104      	movs	r1, #4
 80003d2:	4802      	ldr	r0, [pc, #8]	; (80003dc <task1+0x10>)
 80003d4:	f001 ffbf 	bl	8002356 <HAL_GPIO_TogglePin>
}
 80003d8:	bf00      	nop
 80003da:	bd80      	pop	{r7, pc}
 80003dc:	40010800 	.word	0x40010800

080003e0 <task2>:
void task2(void){
 80003e0:	b580      	push	{r7, lr}
 80003e2:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED9_GPIO_Port, LED9_Pin);
 80003e4:	2108      	movs	r1, #8
 80003e6:	4802      	ldr	r0, [pc, #8]	; (80003f0 <task2+0x10>)
 80003e8:	f001 ffb5 	bl	8002356 <HAL_GPIO_TogglePin>
}
 80003ec:	bf00      	nop
 80003ee:	bd80      	pop	{r7, pc}
 80003f0:	40010800 	.word	0x40010800

080003f4 <task3>:
void task3(void){
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED10_GPIO_Port, LED10_Pin);
 80003f8:	2110      	movs	r1, #16
 80003fa:	4802      	ldr	r0, [pc, #8]	; (8000404 <task3+0x10>)
 80003fc:	f001 ffab 	bl	8002356 <HAL_GPIO_TogglePin>
}
 8000400:	bf00      	nop
 8000402:	bd80      	pop	{r7, pc}
 8000404:	40010800 	.word	0x40010800

08000408 <task4>:
void task4(void){
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED11_GPIO_Port, LED11_Pin);
 800040c:	2120      	movs	r1, #32
 800040e:	4802      	ldr	r0, [pc, #8]	; (8000418 <task4+0x10>)
 8000410:	f001 ffa1 	bl	8002356 <HAL_GPIO_TogglePin>
}
 8000414:	bf00      	nop
 8000416:	bd80      	pop	{r7, pc}
 8000418:	40010800 	.word	0x40010800

0800041c <task5>:
void task5(void){
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED12_GPIO_Port, LED12_Pin);
 8000420:	2140      	movs	r1, #64	; 0x40
 8000422:	4802      	ldr	r0, [pc, #8]	; (800042c <task5+0x10>)
 8000424:	f001 ff97 	bl	8002356 <HAL_GPIO_TogglePin>
}
 8000428:	bf00      	nop
 800042a:	bd80      	pop	{r7, pc}
 800042c:	40010800 	.word	0x40010800

08000430 <SetMode>:
int Time_red = 50;
int Time_green = 30;
int Time_yellow = 20;
int counter_x = 0;
int counter_y = 0;
void SetMode(void){
 8000430:	b580      	push	{r7, lr}
 8000432:	af00      	add	r7, sp, #0
	if(ProcessButton3() == 1){
 8000434:	f000 fd68 	bl	8000f08 <ProcessButton3>
 8000438:	4603      	mov	r3, r0
 800043a:	2b01      	cmp	r3, #1
 800043c:	f040 8084 	bne.w	8000548 <SetMode+0x118>
		if(counterMode == 2){
 8000440:	4b42      	ldr	r3, [pc, #264]	; (800054c <SetMode+0x11c>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	2b02      	cmp	r3, #2
 8000446:	d12b      	bne.n	80004a0 <SetMode+0x70>
			Time_red = counterTimeSet * 10;
 8000448:	4b41      	ldr	r3, [pc, #260]	; (8000550 <SetMode+0x120>)
 800044a:	681a      	ldr	r2, [r3, #0]
 800044c:	4613      	mov	r3, r2
 800044e:	009b      	lsls	r3, r3, #2
 8000450:	4413      	add	r3, r2
 8000452:	005b      	lsls	r3, r3, #1
 8000454:	461a      	mov	r2, r3
 8000456:	4b3f      	ldr	r3, [pc, #252]	; (8000554 <SetMode+0x124>)
 8000458:	601a      	str	r2, [r3, #0]
			if(Time_red <= Time_green || Time_red <= Time_yellow){
 800045a:	4b3e      	ldr	r3, [pc, #248]	; (8000554 <SetMode+0x124>)
 800045c:	681a      	ldr	r2, [r3, #0]
 800045e:	4b3e      	ldr	r3, [pc, #248]	; (8000558 <SetMode+0x128>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	429a      	cmp	r2, r3
 8000464:	dd05      	ble.n	8000472 <SetMode+0x42>
 8000466:	4b3b      	ldr	r3, [pc, #236]	; (8000554 <SetMode+0x124>)
 8000468:	681a      	ldr	r2, [r3, #0]
 800046a:	4b3c      	ldr	r3, [pc, #240]	; (800055c <SetMode+0x12c>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	429a      	cmp	r2, r3
 8000470:	dc07      	bgt.n	8000482 <SetMode+0x52>
				Time_red = Time_green + Time_yellow;
 8000472:	4b39      	ldr	r3, [pc, #228]	; (8000558 <SetMode+0x128>)
 8000474:	681a      	ldr	r2, [r3, #0]
 8000476:	4b39      	ldr	r3, [pc, #228]	; (800055c <SetMode+0x12c>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	4413      	add	r3, r2
 800047c:	4a35      	ldr	r2, [pc, #212]	; (8000554 <SetMode+0x124>)
 800047e:	6013      	str	r3, [r2, #0]
 8000480:	e006      	b.n	8000490 <SetMode+0x60>
			}
			else{
				Time_green = Time_red - Time_yellow;
 8000482:	4b34      	ldr	r3, [pc, #208]	; (8000554 <SetMode+0x124>)
 8000484:	681a      	ldr	r2, [r3, #0]
 8000486:	4b35      	ldr	r3, [pc, #212]	; (800055c <SetMode+0x12c>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	1ad3      	subs	r3, r2, r3
 800048c:	4a32      	ldr	r2, [pc, #200]	; (8000558 <SetMode+0x128>)
 800048e:	6013      	str	r3, [r2, #0]
			}
			number_clock1 = Time_red;
 8000490:	4b30      	ldr	r3, [pc, #192]	; (8000554 <SetMode+0x124>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	4a32      	ldr	r2, [pc, #200]	; (8000560 <SetMode+0x130>)
 8000496:	6013      	str	r3, [r2, #0]
			number_clock2 = Time_green;
 8000498:	4b2f      	ldr	r3, [pc, #188]	; (8000558 <SetMode+0x128>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	4a31      	ldr	r2, [pc, #196]	; (8000564 <SetMode+0x134>)
 800049e:	6013      	str	r3, [r2, #0]
		}
		if(counterMode == 3){
 80004a0:	4b2a      	ldr	r3, [pc, #168]	; (800054c <SetMode+0x11c>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	2b03      	cmp	r3, #3
 80004a6:	d125      	bne.n	80004f4 <SetMode+0xc4>
			Time_green = counterTimeSet * 10;
 80004a8:	4b29      	ldr	r3, [pc, #164]	; (8000550 <SetMode+0x120>)
 80004aa:	681a      	ldr	r2, [r3, #0]
 80004ac:	4613      	mov	r3, r2
 80004ae:	009b      	lsls	r3, r3, #2
 80004b0:	4413      	add	r3, r2
 80004b2:	005b      	lsls	r3, r3, #1
 80004b4:	461a      	mov	r2, r3
 80004b6:	4b28      	ldr	r3, [pc, #160]	; (8000558 <SetMode+0x128>)
 80004b8:	601a      	str	r2, [r3, #0]
			if(Time_red <= Time_green){
 80004ba:	4b26      	ldr	r3, [pc, #152]	; (8000554 <SetMode+0x124>)
 80004bc:	681a      	ldr	r2, [r3, #0]
 80004be:	4b26      	ldr	r3, [pc, #152]	; (8000558 <SetMode+0x128>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	429a      	cmp	r2, r3
 80004c4:	dc07      	bgt.n	80004d6 <SetMode+0xa6>
				Time_red =  Time_yellow + Time_green;
 80004c6:	4b25      	ldr	r3, [pc, #148]	; (800055c <SetMode+0x12c>)
 80004c8:	681a      	ldr	r2, [r3, #0]
 80004ca:	4b23      	ldr	r3, [pc, #140]	; (8000558 <SetMode+0x128>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	4413      	add	r3, r2
 80004d0:	4a20      	ldr	r2, [pc, #128]	; (8000554 <SetMode+0x124>)
 80004d2:	6013      	str	r3, [r2, #0]
 80004d4:	e006      	b.n	80004e4 <SetMode+0xb4>
			}
			else{
				Time_yellow = Time_red - Time_green;
 80004d6:	4b1f      	ldr	r3, [pc, #124]	; (8000554 <SetMode+0x124>)
 80004d8:	681a      	ldr	r2, [r3, #0]
 80004da:	4b1f      	ldr	r3, [pc, #124]	; (8000558 <SetMode+0x128>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	1ad3      	subs	r3, r2, r3
 80004e0:	4a1e      	ldr	r2, [pc, #120]	; (800055c <SetMode+0x12c>)
 80004e2:	6013      	str	r3, [r2, #0]
			}
			number_clock1 = Time_red;
 80004e4:	4b1b      	ldr	r3, [pc, #108]	; (8000554 <SetMode+0x124>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a1d      	ldr	r2, [pc, #116]	; (8000560 <SetMode+0x130>)
 80004ea:	6013      	str	r3, [r2, #0]
			number_clock2 = Time_green;
 80004ec:	4b1a      	ldr	r3, [pc, #104]	; (8000558 <SetMode+0x128>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	4a1c      	ldr	r2, [pc, #112]	; (8000564 <SetMode+0x134>)
 80004f2:	6013      	str	r3, [r2, #0]
		}
		if(counterMode == 4){
 80004f4:	4b15      	ldr	r3, [pc, #84]	; (800054c <SetMode+0x11c>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	2b04      	cmp	r3, #4
 80004fa:	d125      	bne.n	8000548 <SetMode+0x118>
			Time_yellow = counterTimeSet * 10;
 80004fc:	4b14      	ldr	r3, [pc, #80]	; (8000550 <SetMode+0x120>)
 80004fe:	681a      	ldr	r2, [r3, #0]
 8000500:	4613      	mov	r3, r2
 8000502:	009b      	lsls	r3, r3, #2
 8000504:	4413      	add	r3, r2
 8000506:	005b      	lsls	r3, r3, #1
 8000508:	461a      	mov	r2, r3
 800050a:	4b14      	ldr	r3, [pc, #80]	; (800055c <SetMode+0x12c>)
 800050c:	601a      	str	r2, [r3, #0]
			if(Time_red <= Time_yellow){
 800050e:	4b11      	ldr	r3, [pc, #68]	; (8000554 <SetMode+0x124>)
 8000510:	681a      	ldr	r2, [r3, #0]
 8000512:	4b12      	ldr	r3, [pc, #72]	; (800055c <SetMode+0x12c>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	429a      	cmp	r2, r3
 8000518:	dc07      	bgt.n	800052a <SetMode+0xfa>
				Time_red =  Time_yellow + Time_green;
 800051a:	4b10      	ldr	r3, [pc, #64]	; (800055c <SetMode+0x12c>)
 800051c:	681a      	ldr	r2, [r3, #0]
 800051e:	4b0e      	ldr	r3, [pc, #56]	; (8000558 <SetMode+0x128>)
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	4413      	add	r3, r2
 8000524:	4a0b      	ldr	r2, [pc, #44]	; (8000554 <SetMode+0x124>)
 8000526:	6013      	str	r3, [r2, #0]
 8000528:	e006      	b.n	8000538 <SetMode+0x108>
			}
			else{
				Time_green = Time_red - Time_yellow;
 800052a:	4b0a      	ldr	r3, [pc, #40]	; (8000554 <SetMode+0x124>)
 800052c:	681a      	ldr	r2, [r3, #0]
 800052e:	4b0b      	ldr	r3, [pc, #44]	; (800055c <SetMode+0x12c>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	1ad3      	subs	r3, r2, r3
 8000534:	4a08      	ldr	r2, [pc, #32]	; (8000558 <SetMode+0x128>)
 8000536:	6013      	str	r3, [r2, #0]
			}
			number_clock1 =  Time_red;
 8000538:	4b06      	ldr	r3, [pc, #24]	; (8000554 <SetMode+0x124>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4a08      	ldr	r2, [pc, #32]	; (8000560 <SetMode+0x130>)
 800053e:	6013      	str	r3, [r2, #0]
			number_clock2 = Time_green;
 8000540:	4b05      	ldr	r3, [pc, #20]	; (8000558 <SetMode+0x128>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4a07      	ldr	r2, [pc, #28]	; (8000564 <SetMode+0x134>)
 8000546:	6013      	str	r3, [r2, #0]
		}
	}
}
 8000548:	bf00      	nop
 800054a:	bd80      	pop	{r7, pc}
 800054c:	200000d0 	.word	0x200000d0
 8000550:	200000d4 	.word	0x200000d4
 8000554:	20000000 	.word	0x20000000
 8000558:	20000004 	.word	0x20000004
 800055c:	20000008 	.word	0x20000008
 8000560:	200000c4 	.word	0x200000c4
 8000564:	200000c8 	.word	0x200000c8

08000568 <ChangeModeX>:
void ChangeModeX(void){
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
	if(counterMode == 1){
 800056c:	4b14      	ldr	r3, [pc, #80]	; (80005c0 <ChangeModeX+0x58>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	2b01      	cmp	r3, #1
 8000572:	d102      	bne.n	800057a <ChangeModeX+0x12>
		mode4_flag = 0;
 8000574:	4b13      	ldr	r3, [pc, #76]	; (80005c4 <ChangeModeX+0x5c>)
 8000576:	2200      	movs	r2, #0
 8000578:	601a      	str	r2, [r3, #0]
	}
	if(counterMode == 2){
 800057a:	4b11      	ldr	r3, [pc, #68]	; (80005c0 <ChangeModeX+0x58>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	2b02      	cmp	r3, #2
 8000580:	d104      	bne.n	800058c <ChangeModeX+0x24>
		statusx = MAN_RED;
 8000582:	4b11      	ldr	r3, [pc, #68]	; (80005c8 <ChangeModeX+0x60>)
 8000584:	2205      	movs	r2, #5
 8000586:	601a      	str	r2, [r3, #0]
		InitLED();
 8000588:	f001 f8b2 	bl	80016f0 <InitLED>
	}
	if(counterMode == 3){
 800058c:	4b0c      	ldr	r3, [pc, #48]	; (80005c0 <ChangeModeX+0x58>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	2b03      	cmp	r3, #3
 8000592:	d107      	bne.n	80005a4 <ChangeModeX+0x3c>
		mode2_flag = 0;
 8000594:	4b0d      	ldr	r3, [pc, #52]	; (80005cc <ChangeModeX+0x64>)
 8000596:	2200      	movs	r2, #0
 8000598:	601a      	str	r2, [r3, #0]
		statusx = MAN_GREEN;
 800059a:	4b0b      	ldr	r3, [pc, #44]	; (80005c8 <ChangeModeX+0x60>)
 800059c:	2206      	movs	r2, #6
 800059e:	601a      	str	r2, [r3, #0]
		InitLED();
 80005a0:	f001 f8a6 	bl	80016f0 <InitLED>
	}
	if(counterMode == 4){
 80005a4:	4b06      	ldr	r3, [pc, #24]	; (80005c0 <ChangeModeX+0x58>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	2b04      	cmp	r3, #4
 80005aa:	d107      	bne.n	80005bc <ChangeModeX+0x54>
		mode3_flag = 0;
 80005ac:	4b08      	ldr	r3, [pc, #32]	; (80005d0 <ChangeModeX+0x68>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	601a      	str	r2, [r3, #0]
		statusx = MAN_YELLOW;
 80005b2:	4b05      	ldr	r3, [pc, #20]	; (80005c8 <ChangeModeX+0x60>)
 80005b4:	2207      	movs	r2, #7
 80005b6:	601a      	str	r2, [r3, #0]
		InitLED();
 80005b8:	f001 f89a 	bl	80016f0 <InitLED>
	}
}
 80005bc:	bf00      	nop
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	200000d0 	.word	0x200000d0
 80005c4:	200000a8 	.word	0x200000a8
 80005c8:	200000bc 	.word	0x200000bc
 80005cc:	200000a0 	.word	0x200000a0
 80005d0:	200000a4 	.word	0x200000a4

080005d4 <ChangeModeY>:
void ChangeModeY(void){
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
	if(counterMode == 1){
 80005d8:	4b14      	ldr	r3, [pc, #80]	; (800062c <ChangeModeY+0x58>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	2b01      	cmp	r3, #1
 80005de:	d102      	bne.n	80005e6 <ChangeModeY+0x12>
		mode4_flag = 0;
 80005e0:	4b13      	ldr	r3, [pc, #76]	; (8000630 <ChangeModeY+0x5c>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	601a      	str	r2, [r3, #0]
	}
	if(counterMode == 2){
 80005e6:	4b11      	ldr	r3, [pc, #68]	; (800062c <ChangeModeY+0x58>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	2b02      	cmp	r3, #2
 80005ec:	d104      	bne.n	80005f8 <ChangeModeY+0x24>
		statusy = MAN_RED;
 80005ee:	4b11      	ldr	r3, [pc, #68]	; (8000634 <ChangeModeY+0x60>)
 80005f0:	2205      	movs	r2, #5
 80005f2:	601a      	str	r2, [r3, #0]
		InitLED();
 80005f4:	f001 f87c 	bl	80016f0 <InitLED>
	}
	if(counterMode == 3){
 80005f8:	4b0c      	ldr	r3, [pc, #48]	; (800062c <ChangeModeY+0x58>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	2b03      	cmp	r3, #3
 80005fe:	d107      	bne.n	8000610 <ChangeModeY+0x3c>
		mode2_flag = 0;
 8000600:	4b0d      	ldr	r3, [pc, #52]	; (8000638 <ChangeModeY+0x64>)
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
		statusy = MAN_GREEN;
 8000606:	4b0b      	ldr	r3, [pc, #44]	; (8000634 <ChangeModeY+0x60>)
 8000608:	2206      	movs	r2, #6
 800060a:	601a      	str	r2, [r3, #0]
		InitLED();
 800060c:	f001 f870 	bl	80016f0 <InitLED>
	}
	if(counterMode == 4){
 8000610:	4b06      	ldr	r3, [pc, #24]	; (800062c <ChangeModeY+0x58>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	2b04      	cmp	r3, #4
 8000616:	d107      	bne.n	8000628 <ChangeModeY+0x54>
		mode3_flag = 0;
 8000618:	4b08      	ldr	r3, [pc, #32]	; (800063c <ChangeModeY+0x68>)
 800061a:	2200      	movs	r2, #0
 800061c:	601a      	str	r2, [r3, #0]
		statusy = MAN_YELLOW;
 800061e:	4b05      	ldr	r3, [pc, #20]	; (8000634 <ChangeModeY+0x60>)
 8000620:	2207      	movs	r2, #7
 8000622:	601a      	str	r2, [r3, #0]
		InitLED();
 8000624:	f001 f864 	bl	80016f0 <InitLED>
	}
}
 8000628:	bf00      	nop
 800062a:	bd80      	pop	{r7, pc}
 800062c:	200000d0 	.word	0x200000d0
 8000630:	200000a8 	.word	0x200000a8
 8000634:	200000c0 	.word	0x200000c0
 8000638:	200000a0 	.word	0x200000a0
 800063c:	200000a4 	.word	0x200000a4

08000640 <fsm_clock>:
void fsm_clock(void){
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
	if(statusx != MAN_GREEN && statusx != MAN_RED && statusx != MAN_YELLOW){
 8000644:	4b33      	ldr	r3, [pc, #204]	; (8000714 <fsm_clock+0xd4>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	2b06      	cmp	r3, #6
 800064a:	d061      	beq.n	8000710 <fsm_clock+0xd0>
 800064c:	4b31      	ldr	r3, [pc, #196]	; (8000714 <fsm_clock+0xd4>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	2b05      	cmp	r3, #5
 8000652:	d05d      	beq.n	8000710 <fsm_clock+0xd0>
 8000654:	4b2f      	ldr	r3, [pc, #188]	; (8000714 <fsm_clock+0xd4>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	2b07      	cmp	r3, #7
 800065a:	d059      	beq.n	8000710 <fsm_clock+0xd0>
		if(DisplayCounter == 0){
 800065c:	4b2e      	ldr	r3, [pc, #184]	; (8000718 <fsm_clock+0xd8>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d10b      	bne.n	800067c <fsm_clock+0x3c>
			Display7Seg(number_clock2/10);
 8000664:	4b2d      	ldr	r3, [pc, #180]	; (800071c <fsm_clock+0xdc>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a2d      	ldr	r2, [pc, #180]	; (8000720 <fsm_clock+0xe0>)
 800066a:	fb82 1203 	smull	r1, r2, r2, r3
 800066e:	1092      	asrs	r2, r2, #2
 8000670:	17db      	asrs	r3, r3, #31
 8000672:	1ad3      	subs	r3, r2, r3
 8000674:	4618      	mov	r0, r3
 8000676:	f000 fd35 	bl	80010e4 <Display7Seg>
 800067a:	e038      	b.n	80006ee <fsm_clock+0xae>
		}
		else if(DisplayCounter == 1){
 800067c:	4b26      	ldr	r3, [pc, #152]	; (8000718 <fsm_clock+0xd8>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2b01      	cmp	r3, #1
 8000682:	d110      	bne.n	80006a6 <fsm_clock+0x66>
			Display7Seg(number_clock2%10);
 8000684:	4b25      	ldr	r3, [pc, #148]	; (800071c <fsm_clock+0xdc>)
 8000686:	681a      	ldr	r2, [r3, #0]
 8000688:	4b25      	ldr	r3, [pc, #148]	; (8000720 <fsm_clock+0xe0>)
 800068a:	fb83 1302 	smull	r1, r3, r3, r2
 800068e:	1099      	asrs	r1, r3, #2
 8000690:	17d3      	asrs	r3, r2, #31
 8000692:	1ac9      	subs	r1, r1, r3
 8000694:	460b      	mov	r3, r1
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	440b      	add	r3, r1
 800069a:	005b      	lsls	r3, r3, #1
 800069c:	1ad1      	subs	r1, r2, r3
 800069e:	4608      	mov	r0, r1
 80006a0:	f000 fd20 	bl	80010e4 <Display7Seg>
 80006a4:	e023      	b.n	80006ee <fsm_clock+0xae>
		}
		else if(DisplayCounter == 2){
 80006a6:	4b1c      	ldr	r3, [pc, #112]	; (8000718 <fsm_clock+0xd8>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	2b02      	cmp	r3, #2
 80006ac:	d10b      	bne.n	80006c6 <fsm_clock+0x86>

			Display7Seg(number_clock1/10);
 80006ae:	4b1d      	ldr	r3, [pc, #116]	; (8000724 <fsm_clock+0xe4>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a1b      	ldr	r2, [pc, #108]	; (8000720 <fsm_clock+0xe0>)
 80006b4:	fb82 1203 	smull	r1, r2, r2, r3
 80006b8:	1092      	asrs	r2, r2, #2
 80006ba:	17db      	asrs	r3, r3, #31
 80006bc:	1ad3      	subs	r3, r2, r3
 80006be:	4618      	mov	r0, r3
 80006c0:	f000 fd10 	bl	80010e4 <Display7Seg>
 80006c4:	e013      	b.n	80006ee <fsm_clock+0xae>
		}
		else if(DisplayCounter == 3){
 80006c6:	4b14      	ldr	r3, [pc, #80]	; (8000718 <fsm_clock+0xd8>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	2b03      	cmp	r3, #3
 80006cc:	d10f      	bne.n	80006ee <fsm_clock+0xae>
			Display7Seg(number_clock1%10);
 80006ce:	4b15      	ldr	r3, [pc, #84]	; (8000724 <fsm_clock+0xe4>)
 80006d0:	681a      	ldr	r2, [r3, #0]
 80006d2:	4b13      	ldr	r3, [pc, #76]	; (8000720 <fsm_clock+0xe0>)
 80006d4:	fb83 1302 	smull	r1, r3, r3, r2
 80006d8:	1099      	asrs	r1, r3, #2
 80006da:	17d3      	asrs	r3, r2, #31
 80006dc:	1ac9      	subs	r1, r1, r3
 80006de:	460b      	mov	r3, r1
 80006e0:	009b      	lsls	r3, r3, #2
 80006e2:	440b      	add	r3, r1
 80006e4:	005b      	lsls	r3, r3, #1
 80006e6:	1ad1      	subs	r1, r2, r3
 80006e8:	4608      	mov	r0, r1
 80006ea:	f000 fcfb 	bl	80010e4 <Display7Seg>

		}
		Display(DisplayCounter);
 80006ee:	4b0a      	ldr	r3, [pc, #40]	; (8000718 <fsm_clock+0xd8>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4618      	mov	r0, r3
 80006f4:	f000 febc 	bl	8001470 <Display>
		DisplayCounter++;
 80006f8:	4b07      	ldr	r3, [pc, #28]	; (8000718 <fsm_clock+0xd8>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	3301      	adds	r3, #1
 80006fe:	4a06      	ldr	r2, [pc, #24]	; (8000718 <fsm_clock+0xd8>)
 8000700:	6013      	str	r3, [r2, #0]
		if(DisplayCounter > 4){
 8000702:	4b05      	ldr	r3, [pc, #20]	; (8000718 <fsm_clock+0xd8>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	2b04      	cmp	r3, #4
 8000708:	dd02      	ble.n	8000710 <fsm_clock+0xd0>
			DisplayCounter = 0;
 800070a:	4b03      	ldr	r3, [pc, #12]	; (8000718 <fsm_clock+0xd8>)
 800070c:	2200      	movs	r2, #0
 800070e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000710:	bf00      	nop
 8000712:	bd80      	pop	{r7, pc}
 8000714:	200000bc 	.word	0x200000bc
 8000718:	2000009c 	.word	0x2000009c
 800071c:	200000c8 	.word	0x200000c8
 8000720:	66666667 	.word	0x66666667
 8000724:	200000c4 	.word	0x200000c4

08000728 <clockX>:
void clockX(void){
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
	if(statusx != MAN_GREEN && statusx != MAN_RED && statusx != MAN_YELLOW){
 800072c:	4b0a      	ldr	r3, [pc, #40]	; (8000758 <clockX+0x30>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	2b06      	cmp	r3, #6
 8000732:	d00c      	beq.n	800074e <clockX+0x26>
 8000734:	4b08      	ldr	r3, [pc, #32]	; (8000758 <clockX+0x30>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	2b05      	cmp	r3, #5
 800073a:	d008      	beq.n	800074e <clockX+0x26>
 800073c:	4b06      	ldr	r3, [pc, #24]	; (8000758 <clockX+0x30>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	2b07      	cmp	r3, #7
 8000742:	d004      	beq.n	800074e <clockX+0x26>
		number_clock1--;
 8000744:	4b05      	ldr	r3, [pc, #20]	; (800075c <clockX+0x34>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	3b01      	subs	r3, #1
 800074a:	4a04      	ldr	r2, [pc, #16]	; (800075c <clockX+0x34>)
 800074c:	6013      	str	r3, [r2, #0]
	}
}
 800074e:	bf00      	nop
 8000750:	46bd      	mov	sp, r7
 8000752:	bc80      	pop	{r7}
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop
 8000758:	200000bc 	.word	0x200000bc
 800075c:	200000c4 	.word	0x200000c4

08000760 <clockY>:
void clockY(void){
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
	if(statusx != MAN_GREEN && statusx != MAN_RED && statusx != MAN_YELLOW){
 8000764:	4b0a      	ldr	r3, [pc, #40]	; (8000790 <clockY+0x30>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	2b06      	cmp	r3, #6
 800076a:	d00c      	beq.n	8000786 <clockY+0x26>
 800076c:	4b08      	ldr	r3, [pc, #32]	; (8000790 <clockY+0x30>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	2b05      	cmp	r3, #5
 8000772:	d008      	beq.n	8000786 <clockY+0x26>
 8000774:	4b06      	ldr	r3, [pc, #24]	; (8000790 <clockY+0x30>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	2b07      	cmp	r3, #7
 800077a:	d004      	beq.n	8000786 <clockY+0x26>
		number_clock2--;
 800077c:	4b05      	ldr	r3, [pc, #20]	; (8000794 <clockY+0x34>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	3b01      	subs	r3, #1
 8000782:	4a04      	ldr	r2, [pc, #16]	; (8000794 <clockY+0x34>)
 8000784:	6013      	str	r3, [r2, #0]
	}
}
 8000786:	bf00      	nop
 8000788:	46bd      	mov	sp, r7
 800078a:	bc80      	pop	{r7}
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	200000bc 	.word	0x200000bc
 8000794:	200000c8 	.word	0x200000c8

08000798 <fsm_mode>:
void fsm_mode(void){
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	if(statusx == MAN_GREEN || statusx == MAN_RED || statusx == MAN_YELLOW){
 800079c:	4b2a      	ldr	r3, [pc, #168]	; (8000848 <fsm_mode+0xb0>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	2b06      	cmp	r3, #6
 80007a2:	d007      	beq.n	80007b4 <fsm_mode+0x1c>
 80007a4:	4b28      	ldr	r3, [pc, #160]	; (8000848 <fsm_mode+0xb0>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	2b05      	cmp	r3, #5
 80007aa:	d003      	beq.n	80007b4 <fsm_mode+0x1c>
 80007ac:	4b26      	ldr	r3, [pc, #152]	; (8000848 <fsm_mode+0xb0>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	2b07      	cmp	r3, #7
 80007b2:	d146      	bne.n	8000842 <fsm_mode+0xaa>
		Display(DisplayCounter);
 80007b4:	4b25      	ldr	r3, [pc, #148]	; (800084c <fsm_mode+0xb4>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	4618      	mov	r0, r3
 80007ba:	f000 fe59 	bl	8001470 <Display>
		if(DisplayCounter == 0){
 80007be:	4b23      	ldr	r3, [pc, #140]	; (800084c <fsm_mode+0xb4>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d103      	bne.n	80007ce <fsm_mode+0x36>
			Display7Seg(0);
 80007c6:	2000      	movs	r0, #0
 80007c8:	f000 fc8c 	bl	80010e4 <Display7Seg>
 80007cc:	e02d      	b.n	800082a <fsm_mode+0x92>
		}
		else if(DisplayCounter == 1){
 80007ce:	4b1f      	ldr	r3, [pc, #124]	; (800084c <fsm_mode+0xb4>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	2b01      	cmp	r3, #1
 80007d4:	d105      	bne.n	80007e2 <fsm_mode+0x4a>
			Display7Seg(counterMode);
 80007d6:	4b1e      	ldr	r3, [pc, #120]	; (8000850 <fsm_mode+0xb8>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	4618      	mov	r0, r3
 80007dc:	f000 fc82 	bl	80010e4 <Display7Seg>
 80007e0:	e023      	b.n	800082a <fsm_mode+0x92>
		}
		else if(DisplayCounter == 2){
 80007e2:	4b1a      	ldr	r3, [pc, #104]	; (800084c <fsm_mode+0xb4>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	2b02      	cmp	r3, #2
 80007e8:	d10b      	bne.n	8000802 <fsm_mode+0x6a>
			Display7Seg(counterTimeSet/10);
 80007ea:	4b1a      	ldr	r3, [pc, #104]	; (8000854 <fsm_mode+0xbc>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	4a1a      	ldr	r2, [pc, #104]	; (8000858 <fsm_mode+0xc0>)
 80007f0:	fb82 1203 	smull	r1, r2, r2, r3
 80007f4:	1092      	asrs	r2, r2, #2
 80007f6:	17db      	asrs	r3, r3, #31
 80007f8:	1ad3      	subs	r3, r2, r3
 80007fa:	4618      	mov	r0, r3
 80007fc:	f000 fc72 	bl	80010e4 <Display7Seg>
 8000800:	e013      	b.n	800082a <fsm_mode+0x92>
		}
		else if(DisplayCounter == 3){
 8000802:	4b12      	ldr	r3, [pc, #72]	; (800084c <fsm_mode+0xb4>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2b03      	cmp	r3, #3
 8000808:	d10f      	bne.n	800082a <fsm_mode+0x92>
			Display7Seg(counterTimeSet%10);
 800080a:	4b12      	ldr	r3, [pc, #72]	; (8000854 <fsm_mode+0xbc>)
 800080c:	681a      	ldr	r2, [r3, #0]
 800080e:	4b12      	ldr	r3, [pc, #72]	; (8000858 <fsm_mode+0xc0>)
 8000810:	fb83 1302 	smull	r1, r3, r3, r2
 8000814:	1099      	asrs	r1, r3, #2
 8000816:	17d3      	asrs	r3, r2, #31
 8000818:	1ac9      	subs	r1, r1, r3
 800081a:	460b      	mov	r3, r1
 800081c:	009b      	lsls	r3, r3, #2
 800081e:	440b      	add	r3, r1
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	1ad1      	subs	r1, r2, r3
 8000824:	4608      	mov	r0, r1
 8000826:	f000 fc5d 	bl	80010e4 <Display7Seg>
		}
		DisplayCounter++;
 800082a:	4b08      	ldr	r3, [pc, #32]	; (800084c <fsm_mode+0xb4>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	3301      	adds	r3, #1
 8000830:	4a06      	ldr	r2, [pc, #24]	; (800084c <fsm_mode+0xb4>)
 8000832:	6013      	str	r3, [r2, #0]
		if(DisplayCounter > 4){
 8000834:	4b05      	ldr	r3, [pc, #20]	; (800084c <fsm_mode+0xb4>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	2b04      	cmp	r3, #4
 800083a:	dd02      	ble.n	8000842 <fsm_mode+0xaa>
			DisplayCounter = 0;
 800083c:	4b03      	ldr	r3, [pc, #12]	; (800084c <fsm_mode+0xb4>)
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000842:	bf00      	nop
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	200000bc 	.word	0x200000bc
 800084c:	2000009c 	.word	0x2000009c
 8000850:	200000d0 	.word	0x200000d0
 8000854:	200000d4 	.word	0x200000d4
 8000858:	66666667 	.word	0x66666667

0800085c <fsm_automatic_runx>:
void fsm_automatic_runx(){
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
	switch(statusx){
 8000860:	4b46      	ldr	r3, [pc, #280]	; (800097c <fsm_automatic_runx+0x120>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	3b01      	subs	r3, #1
 8000866:	2b03      	cmp	r3, #3
 8000868:	d876      	bhi.n	8000958 <fsm_automatic_runx+0xfc>
 800086a:	a201      	add	r2, pc, #4	; (adr r2, 8000870 <fsm_automatic_runx+0x14>)
 800086c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000870:	08000881 	.word	0x08000881
 8000874:	080008a5 	.word	0x080008a5
 8000878:	080008e1 	.word	0x080008e1
 800087c:	0800091d 	.word	0x0800091d
	case INIT:
		statusx = AUTO_RED;
 8000880:	4b3e      	ldr	r3, [pc, #248]	; (800097c <fsm_automatic_runx+0x120>)
 8000882:	2202      	movs	r2, #2
 8000884:	601a      	str	r2, [r3, #0]
		counter_x = Time_red;
 8000886:	4b3e      	ldr	r3, [pc, #248]	; (8000980 <fsm_automatic_runx+0x124>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	4a3e      	ldr	r2, [pc, #248]	; (8000984 <fsm_automatic_runx+0x128>)
 800088c:	6013      	str	r3, [r2, #0]
		number_clock1 = counter_x/10;
 800088e:	4b3d      	ldr	r3, [pc, #244]	; (8000984 <fsm_automatic_runx+0x128>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4a3d      	ldr	r2, [pc, #244]	; (8000988 <fsm_automatic_runx+0x12c>)
 8000894:	fb82 1203 	smull	r1, r2, r2, r3
 8000898:	1092      	asrs	r2, r2, #2
 800089a:	17db      	asrs	r3, r3, #31
 800089c:	1ad3      	subs	r3, r2, r3
 800089e:	4a3b      	ldr	r2, [pc, #236]	; (800098c <fsm_automatic_runx+0x130>)
 80008a0:	6013      	str	r3, [r2, #0]
		break;
 80008a2:	e060      	b.n	8000966 <fsm_automatic_runx+0x10a>
	case AUTO_RED:
		DisplayREDX();
 80008a4:	f000 fe62 	bl	800156c <DisplayREDX>
		SetMode();
 80008a8:	f7ff fdc2 	bl	8000430 <SetMode>
		ChangeModeX();
 80008ac:	f7ff fe5c 	bl	8000568 <ChangeModeX>
		if(counter_x == 0){
 80008b0:	4b34      	ldr	r3, [pc, #208]	; (8000984 <fsm_automatic_runx+0x128>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d151      	bne.n	800095c <fsm_automatic_runx+0x100>
			InitLED();
 80008b8:	f000 ff1a 	bl	80016f0 <InitLED>
			statusx = AUTO_GREEN;
 80008bc:	4b2f      	ldr	r3, [pc, #188]	; (800097c <fsm_automatic_runx+0x120>)
 80008be:	2203      	movs	r2, #3
 80008c0:	601a      	str	r2, [r3, #0]
			counter_x = Time_green;
 80008c2:	4b33      	ldr	r3, [pc, #204]	; (8000990 <fsm_automatic_runx+0x134>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a2f      	ldr	r2, [pc, #188]	; (8000984 <fsm_automatic_runx+0x128>)
 80008c8:	6013      	str	r3, [r2, #0]
			number_clock1 = counter_x/10;
 80008ca:	4b2e      	ldr	r3, [pc, #184]	; (8000984 <fsm_automatic_runx+0x128>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	4a2e      	ldr	r2, [pc, #184]	; (8000988 <fsm_automatic_runx+0x12c>)
 80008d0:	fb82 1203 	smull	r1, r2, r2, r3
 80008d4:	1092      	asrs	r2, r2, #2
 80008d6:	17db      	asrs	r3, r3, #31
 80008d8:	1ad3      	subs	r3, r2, r3
 80008da:	4a2c      	ldr	r2, [pc, #176]	; (800098c <fsm_automatic_runx+0x130>)
 80008dc:	6013      	str	r3, [r2, #0]
		}
		break;
 80008de:	e03d      	b.n	800095c <fsm_automatic_runx+0x100>
	case AUTO_GREEN:
		DisplayGREENX();
 80008e0:	f000 fe70 	bl	80015c4 <DisplayGREENX>
		SetMode();
 80008e4:	f7ff fda4 	bl	8000430 <SetMode>
		ChangeModeX();
 80008e8:	f7ff fe3e 	bl	8000568 <ChangeModeX>
		if(counter_x == 0){
 80008ec:	4b25      	ldr	r3, [pc, #148]	; (8000984 <fsm_automatic_runx+0x128>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d135      	bne.n	8000960 <fsm_automatic_runx+0x104>
			InitLED();
 80008f4:	f000 fefc 	bl	80016f0 <InitLED>
			statusx = AUTO_YELLOW;
 80008f8:	4b20      	ldr	r3, [pc, #128]	; (800097c <fsm_automatic_runx+0x120>)
 80008fa:	2204      	movs	r2, #4
 80008fc:	601a      	str	r2, [r3, #0]
			counter_x = Time_yellow;
 80008fe:	4b25      	ldr	r3, [pc, #148]	; (8000994 <fsm_automatic_runx+0x138>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a20      	ldr	r2, [pc, #128]	; (8000984 <fsm_automatic_runx+0x128>)
 8000904:	6013      	str	r3, [r2, #0]
			number_clock1 = counter_x/10;
 8000906:	4b1f      	ldr	r3, [pc, #124]	; (8000984 <fsm_automatic_runx+0x128>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4a1f      	ldr	r2, [pc, #124]	; (8000988 <fsm_automatic_runx+0x12c>)
 800090c:	fb82 1203 	smull	r1, r2, r2, r3
 8000910:	1092      	asrs	r2, r2, #2
 8000912:	17db      	asrs	r3, r3, #31
 8000914:	1ad3      	subs	r3, r2, r3
 8000916:	4a1d      	ldr	r2, [pc, #116]	; (800098c <fsm_automatic_runx+0x130>)
 8000918:	6013      	str	r3, [r2, #0]
		}
		break;
 800091a:	e021      	b.n	8000960 <fsm_automatic_runx+0x104>
	case AUTO_YELLOW:
		DisplayYELLOWX();
 800091c:	f000 fe3c 	bl	8001598 <DisplayYELLOWX>
		SetMode();
 8000920:	f7ff fd86 	bl	8000430 <SetMode>
		ChangeModeX();
 8000924:	f7ff fe20 	bl	8000568 <ChangeModeX>
		if(counter_x == 0){
 8000928:	4b16      	ldr	r3, [pc, #88]	; (8000984 <fsm_automatic_runx+0x128>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d119      	bne.n	8000964 <fsm_automatic_runx+0x108>
			InitLED();
 8000930:	f000 fede 	bl	80016f0 <InitLED>
			statusx = AUTO_RED;
 8000934:	4b11      	ldr	r3, [pc, #68]	; (800097c <fsm_automatic_runx+0x120>)
 8000936:	2202      	movs	r2, #2
 8000938:	601a      	str	r2, [r3, #0]
			counter_x = Time_red;
 800093a:	4b11      	ldr	r3, [pc, #68]	; (8000980 <fsm_automatic_runx+0x124>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4a11      	ldr	r2, [pc, #68]	; (8000984 <fsm_automatic_runx+0x128>)
 8000940:	6013      	str	r3, [r2, #0]
			number_clock1 = counter_x/10;
 8000942:	4b10      	ldr	r3, [pc, #64]	; (8000984 <fsm_automatic_runx+0x128>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4a10      	ldr	r2, [pc, #64]	; (8000988 <fsm_automatic_runx+0x12c>)
 8000948:	fb82 1203 	smull	r1, r2, r2, r3
 800094c:	1092      	asrs	r2, r2, #2
 800094e:	17db      	asrs	r3, r3, #31
 8000950:	1ad3      	subs	r3, r2, r3
 8000952:	4a0e      	ldr	r2, [pc, #56]	; (800098c <fsm_automatic_runx+0x130>)
 8000954:	6013      	str	r3, [r2, #0]
		}
		break;
 8000956:	e005      	b.n	8000964 <fsm_automatic_runx+0x108>
	default:
		break;
 8000958:	bf00      	nop
 800095a:	e004      	b.n	8000966 <fsm_automatic_runx+0x10a>
		break;
 800095c:	bf00      	nop
 800095e:	e002      	b.n	8000966 <fsm_automatic_runx+0x10a>
		break;
 8000960:	bf00      	nop
 8000962:	e000      	b.n	8000966 <fsm_automatic_runx+0x10a>
		break;
 8000964:	bf00      	nop
	}
	if(counter_x > 0){
 8000966:	4b07      	ldr	r3, [pc, #28]	; (8000984 <fsm_automatic_runx+0x128>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	2b00      	cmp	r3, #0
 800096c:	dd04      	ble.n	8000978 <fsm_automatic_runx+0x11c>
		counter_x--;
 800096e:	4b05      	ldr	r3, [pc, #20]	; (8000984 <fsm_automatic_runx+0x128>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	3b01      	subs	r3, #1
 8000974:	4a03      	ldr	r2, [pc, #12]	; (8000984 <fsm_automatic_runx+0x128>)
 8000976:	6013      	str	r3, [r2, #0]
	}
}
 8000978:	bf00      	nop
 800097a:	bd80      	pop	{r7, pc}
 800097c:	200000bc 	.word	0x200000bc
 8000980:	20000000 	.word	0x20000000
 8000984:	200000ac 	.word	0x200000ac
 8000988:	66666667 	.word	0x66666667
 800098c:	200000c4 	.word	0x200000c4
 8000990:	20000004 	.word	0x20000004
 8000994:	20000008 	.word	0x20000008

08000998 <fsm_automatic_runy>:
void fsm_automatic_runy(){
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
	switch(statusy){
 800099c:	4b46      	ldr	r3, [pc, #280]	; (8000ab8 <fsm_automatic_runy+0x120>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	3b01      	subs	r3, #1
 80009a2:	2b03      	cmp	r3, #3
 80009a4:	d876      	bhi.n	8000a94 <fsm_automatic_runy+0xfc>
 80009a6:	a201      	add	r2, pc, #4	; (adr r2, 80009ac <fsm_automatic_runy+0x14>)
 80009a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009ac:	080009bd 	.word	0x080009bd
 80009b0:	080009e1 	.word	0x080009e1
 80009b4:	08000a1d 	.word	0x08000a1d
 80009b8:	08000a59 	.word	0x08000a59
	case INIT:
		statusy = AUTO_GREEN;
 80009bc:	4b3e      	ldr	r3, [pc, #248]	; (8000ab8 <fsm_automatic_runy+0x120>)
 80009be:	2203      	movs	r2, #3
 80009c0:	601a      	str	r2, [r3, #0]
		counter_y = Time_green;
 80009c2:	4b3e      	ldr	r3, [pc, #248]	; (8000abc <fsm_automatic_runy+0x124>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4a3e      	ldr	r2, [pc, #248]	; (8000ac0 <fsm_automatic_runy+0x128>)
 80009c8:	6013      	str	r3, [r2, #0]
		number_clock2 = counter_y/10;
 80009ca:	4b3d      	ldr	r3, [pc, #244]	; (8000ac0 <fsm_automatic_runy+0x128>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4a3d      	ldr	r2, [pc, #244]	; (8000ac4 <fsm_automatic_runy+0x12c>)
 80009d0:	fb82 1203 	smull	r1, r2, r2, r3
 80009d4:	1092      	asrs	r2, r2, #2
 80009d6:	17db      	asrs	r3, r3, #31
 80009d8:	1ad3      	subs	r3, r2, r3
 80009da:	4a3b      	ldr	r2, [pc, #236]	; (8000ac8 <fsm_automatic_runy+0x130>)
 80009dc:	6013      	str	r3, [r2, #0]
		break;
 80009de:	e060      	b.n	8000aa2 <fsm_automatic_runy+0x10a>
	case AUTO_RED:
		DisplayREDY();
 80009e0:	f000 fe06 	bl	80015f0 <DisplayREDY>
		SetMode();
 80009e4:	f7ff fd24 	bl	8000430 <SetMode>
		ChangeModeY();
 80009e8:	f7ff fdf4 	bl	80005d4 <ChangeModeY>
		if(counter_y == 0){
 80009ec:	4b34      	ldr	r3, [pc, #208]	; (8000ac0 <fsm_automatic_runy+0x128>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d151      	bne.n	8000a98 <fsm_automatic_runy+0x100>
			InitLED();
 80009f4:	f000 fe7c 	bl	80016f0 <InitLED>
			statusy = AUTO_GREEN;
 80009f8:	4b2f      	ldr	r3, [pc, #188]	; (8000ab8 <fsm_automatic_runy+0x120>)
 80009fa:	2203      	movs	r2, #3
 80009fc:	601a      	str	r2, [r3, #0]
			counter_y = Time_green;
 80009fe:	4b2f      	ldr	r3, [pc, #188]	; (8000abc <fsm_automatic_runy+0x124>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4a2f      	ldr	r2, [pc, #188]	; (8000ac0 <fsm_automatic_runy+0x128>)
 8000a04:	6013      	str	r3, [r2, #0]
			number_clock2 = counter_y/10;
 8000a06:	4b2e      	ldr	r3, [pc, #184]	; (8000ac0 <fsm_automatic_runy+0x128>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4a2e      	ldr	r2, [pc, #184]	; (8000ac4 <fsm_automatic_runy+0x12c>)
 8000a0c:	fb82 1203 	smull	r1, r2, r2, r3
 8000a10:	1092      	asrs	r2, r2, #2
 8000a12:	17db      	asrs	r3, r3, #31
 8000a14:	1ad3      	subs	r3, r2, r3
 8000a16:	4a2c      	ldr	r2, [pc, #176]	; (8000ac8 <fsm_automatic_runy+0x130>)
 8000a18:	6013      	str	r3, [r2, #0]
		}
		break;
 8000a1a:	e03d      	b.n	8000a98 <fsm_automatic_runy+0x100>
	case AUTO_GREEN:
		DisplayGREENY();
 8000a1c:	f000 fe14 	bl	8001648 <DisplayGREENY>
		SetMode();
 8000a20:	f7ff fd06 	bl	8000430 <SetMode>
		ChangeModeY();
 8000a24:	f7ff fdd6 	bl	80005d4 <ChangeModeY>
		if(counter_y == 0){
 8000a28:	4b25      	ldr	r3, [pc, #148]	; (8000ac0 <fsm_automatic_runy+0x128>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d135      	bne.n	8000a9c <fsm_automatic_runy+0x104>
			InitLED();
 8000a30:	f000 fe5e 	bl	80016f0 <InitLED>
			statusy = AUTO_YELLOW;
 8000a34:	4b20      	ldr	r3, [pc, #128]	; (8000ab8 <fsm_automatic_runy+0x120>)
 8000a36:	2204      	movs	r2, #4
 8000a38:	601a      	str	r2, [r3, #0]
			counter_y = Time_yellow;
 8000a3a:	4b24      	ldr	r3, [pc, #144]	; (8000acc <fsm_automatic_runy+0x134>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4a20      	ldr	r2, [pc, #128]	; (8000ac0 <fsm_automatic_runy+0x128>)
 8000a40:	6013      	str	r3, [r2, #0]
			number_clock2 = counter_y/10;
 8000a42:	4b1f      	ldr	r3, [pc, #124]	; (8000ac0 <fsm_automatic_runy+0x128>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	4a1f      	ldr	r2, [pc, #124]	; (8000ac4 <fsm_automatic_runy+0x12c>)
 8000a48:	fb82 1203 	smull	r1, r2, r2, r3
 8000a4c:	1092      	asrs	r2, r2, #2
 8000a4e:	17db      	asrs	r3, r3, #31
 8000a50:	1ad3      	subs	r3, r2, r3
 8000a52:	4a1d      	ldr	r2, [pc, #116]	; (8000ac8 <fsm_automatic_runy+0x130>)
 8000a54:	6013      	str	r3, [r2, #0]
		}
		break;
 8000a56:	e021      	b.n	8000a9c <fsm_automatic_runy+0x104>
	case AUTO_YELLOW:
		DisplayYELLOWY();
 8000a58:	f000 fde0 	bl	800161c <DisplayYELLOWY>
		SetMode();
 8000a5c:	f7ff fce8 	bl	8000430 <SetMode>
		ChangeModeY();
 8000a60:	f7ff fdb8 	bl	80005d4 <ChangeModeY>
		if(counter_y == 0){
 8000a64:	4b16      	ldr	r3, [pc, #88]	; (8000ac0 <fsm_automatic_runy+0x128>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d119      	bne.n	8000aa0 <fsm_automatic_runy+0x108>
			InitLED();
 8000a6c:	f000 fe40 	bl	80016f0 <InitLED>
			statusy = AUTO_RED;
 8000a70:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <fsm_automatic_runy+0x120>)
 8000a72:	2202      	movs	r2, #2
 8000a74:	601a      	str	r2, [r3, #0]
			counter_y = Time_red;
 8000a76:	4b16      	ldr	r3, [pc, #88]	; (8000ad0 <fsm_automatic_runy+0x138>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	4a11      	ldr	r2, [pc, #68]	; (8000ac0 <fsm_automatic_runy+0x128>)
 8000a7c:	6013      	str	r3, [r2, #0]
			number_clock2 = counter_y/10;
 8000a7e:	4b10      	ldr	r3, [pc, #64]	; (8000ac0 <fsm_automatic_runy+0x128>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	4a10      	ldr	r2, [pc, #64]	; (8000ac4 <fsm_automatic_runy+0x12c>)
 8000a84:	fb82 1203 	smull	r1, r2, r2, r3
 8000a88:	1092      	asrs	r2, r2, #2
 8000a8a:	17db      	asrs	r3, r3, #31
 8000a8c:	1ad3      	subs	r3, r2, r3
 8000a8e:	4a0e      	ldr	r2, [pc, #56]	; (8000ac8 <fsm_automatic_runy+0x130>)
 8000a90:	6013      	str	r3, [r2, #0]
		}
		break;
 8000a92:	e005      	b.n	8000aa0 <fsm_automatic_runy+0x108>
	default:
		break;
 8000a94:	bf00      	nop
 8000a96:	e004      	b.n	8000aa2 <fsm_automatic_runy+0x10a>
		break;
 8000a98:	bf00      	nop
 8000a9a:	e002      	b.n	8000aa2 <fsm_automatic_runy+0x10a>
		break;
 8000a9c:	bf00      	nop
 8000a9e:	e000      	b.n	8000aa2 <fsm_automatic_runy+0x10a>
		break;
 8000aa0:	bf00      	nop
	}
	if(counter_y > 0){
 8000aa2:	4b07      	ldr	r3, [pc, #28]	; (8000ac0 <fsm_automatic_runy+0x128>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	dd04      	ble.n	8000ab4 <fsm_automatic_runy+0x11c>
		counter_y--;
 8000aaa:	4b05      	ldr	r3, [pc, #20]	; (8000ac0 <fsm_automatic_runy+0x128>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	3b01      	subs	r3, #1
 8000ab0:	4a03      	ldr	r2, [pc, #12]	; (8000ac0 <fsm_automatic_runy+0x128>)
 8000ab2:	6013      	str	r3, [r2, #0]
	}
}
 8000ab4:	bf00      	nop
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	200000c0 	.word	0x200000c0
 8000abc:	20000004 	.word	0x20000004
 8000ac0:	200000b0 	.word	0x200000b0
 8000ac4:	66666667 	.word	0x66666667
 8000ac8:	200000c8 	.word	0x200000c8
 8000acc:	20000008 	.word	0x20000008
 8000ad0:	20000000 	.word	0x20000000

08000ad4 <fsm_manual_run1>:
#include "led_display.h"
#include "input_processing.h"
#include "fsm_automatic.h"
int counter_led_x = 0;
int counter_led_y = 0;
void fsm_manual_run1(void){
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
	switch(statusx){
 8000ad8:	4b33      	ldr	r3, [pc, #204]	; (8000ba8 <fsm_manual_run1+0xd4>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2b07      	cmp	r3, #7
 8000ade:	d030      	beq.n	8000b42 <fsm_manual_run1+0x6e>
 8000ae0:	2b07      	cmp	r3, #7
 8000ae2:	dc51      	bgt.n	8000b88 <fsm_manual_run1+0xb4>
 8000ae4:	2b05      	cmp	r3, #5
 8000ae6:	d002      	beq.n	8000aee <fsm_manual_run1+0x1a>
 8000ae8:	2b06      	cmp	r3, #6
 8000aea:	d015      	beq.n	8000b18 <fsm_manual_run1+0x44>
			counter_x = Time_red;
			InitLED();
		}
		break;
	default:
		break;
 8000aec:	e04c      	b.n	8000b88 <fsm_manual_run1+0xb4>
		if(counter_led_x == 0){
 8000aee:	4b2f      	ldr	r3, [pc, #188]	; (8000bac <fsm_manual_run1+0xd8>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d104      	bne.n	8000b00 <fsm_manual_run1+0x2c>
			DisplayMAN_REDX();
 8000af6:	f000 fdbd 	bl	8001674 <DisplayMAN_REDX>
			counter_led_x = 5;
 8000afa:	4b2c      	ldr	r3, [pc, #176]	; (8000bac <fsm_manual_run1+0xd8>)
 8000afc:	2205      	movs	r2, #5
 8000afe:	601a      	str	r2, [r3, #0]
		if(counterMode == 3){
 8000b00:	4b2b      	ldr	r3, [pc, #172]	; (8000bb0 <fsm_manual_run1+0xdc>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	2b03      	cmp	r3, #3
 8000b06:	d104      	bne.n	8000b12 <fsm_manual_run1+0x3e>
			statusx = MAN_GREEN;
 8000b08:	4b27      	ldr	r3, [pc, #156]	; (8000ba8 <fsm_manual_run1+0xd4>)
 8000b0a:	2206      	movs	r2, #6
 8000b0c:	601a      	str	r2, [r3, #0]
			InitLED();
 8000b0e:	f000 fdef 	bl	80016f0 <InitLED>
		SetMode();
 8000b12:	f7ff fc8d 	bl	8000430 <SetMode>
		break;
 8000b16:	e03c      	b.n	8000b92 <fsm_manual_run1+0xbe>
		if(counter_led_x == 0){
 8000b18:	4b24      	ldr	r3, [pc, #144]	; (8000bac <fsm_manual_run1+0xd8>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d104      	bne.n	8000b2a <fsm_manual_run1+0x56>
			DisplayMAN_GREENX();
 8000b20:	f000 fdbc 	bl	800169c <DisplayMAN_GREENX>
			counter_led_x = 5;
 8000b24:	4b21      	ldr	r3, [pc, #132]	; (8000bac <fsm_manual_run1+0xd8>)
 8000b26:	2205      	movs	r2, #5
 8000b28:	601a      	str	r2, [r3, #0]
		SetMode();
 8000b2a:	f7ff fc81 	bl	8000430 <SetMode>
		if(counterMode == 4){
 8000b2e:	4b20      	ldr	r3, [pc, #128]	; (8000bb0 <fsm_manual_run1+0xdc>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	2b04      	cmp	r3, #4
 8000b34:	d12a      	bne.n	8000b8c <fsm_manual_run1+0xb8>
			statusx = MAN_YELLOW;
 8000b36:	4b1c      	ldr	r3, [pc, #112]	; (8000ba8 <fsm_manual_run1+0xd4>)
 8000b38:	2207      	movs	r2, #7
 8000b3a:	601a      	str	r2, [r3, #0]
			InitLED();
 8000b3c:	f000 fdd8 	bl	80016f0 <InitLED>
		break;
 8000b40:	e024      	b.n	8000b8c <fsm_manual_run1+0xb8>
		if(counter_led_x == 0){
 8000b42:	4b1a      	ldr	r3, [pc, #104]	; (8000bac <fsm_manual_run1+0xd8>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d104      	bne.n	8000b54 <fsm_manual_run1+0x80>
			DisplayMAN_YELLOWX();
 8000b4a:	f000 fdbd 	bl	80016c8 <DisplayMAN_YELLOWX>
			counter_led_x = 5;
 8000b4e:	4b17      	ldr	r3, [pc, #92]	; (8000bac <fsm_manual_run1+0xd8>)
 8000b50:	2205      	movs	r2, #5
 8000b52:	601a      	str	r2, [r3, #0]
		SetMode();
 8000b54:	f7ff fc6c 	bl	8000430 <SetMode>
		if(counterMode == 1){
 8000b58:	4b15      	ldr	r3, [pc, #84]	; (8000bb0 <fsm_manual_run1+0xdc>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	2b01      	cmp	r3, #1
 8000b5e:	d117      	bne.n	8000b90 <fsm_manual_run1+0xbc>
			statusx = AUTO_RED;
 8000b60:	4b11      	ldr	r3, [pc, #68]	; (8000ba8 <fsm_manual_run1+0xd4>)
 8000b62:	2202      	movs	r2, #2
 8000b64:	601a      	str	r2, [r3, #0]
			number_clock1 = Time_red/10;
 8000b66:	4b13      	ldr	r3, [pc, #76]	; (8000bb4 <fsm_manual_run1+0xe0>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a13      	ldr	r2, [pc, #76]	; (8000bb8 <fsm_manual_run1+0xe4>)
 8000b6c:	fb82 1203 	smull	r1, r2, r2, r3
 8000b70:	1092      	asrs	r2, r2, #2
 8000b72:	17db      	asrs	r3, r3, #31
 8000b74:	1ad3      	subs	r3, r2, r3
 8000b76:	4a11      	ldr	r2, [pc, #68]	; (8000bbc <fsm_manual_run1+0xe8>)
 8000b78:	6013      	str	r3, [r2, #0]
			counter_x = Time_red;
 8000b7a:	4b0e      	ldr	r3, [pc, #56]	; (8000bb4 <fsm_manual_run1+0xe0>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a10      	ldr	r2, [pc, #64]	; (8000bc0 <fsm_manual_run1+0xec>)
 8000b80:	6013      	str	r3, [r2, #0]
			InitLED();
 8000b82:	f000 fdb5 	bl	80016f0 <InitLED>
		break;
 8000b86:	e003      	b.n	8000b90 <fsm_manual_run1+0xbc>
		break;
 8000b88:	bf00      	nop
 8000b8a:	e002      	b.n	8000b92 <fsm_manual_run1+0xbe>
		break;
 8000b8c:	bf00      	nop
 8000b8e:	e000      	b.n	8000b92 <fsm_manual_run1+0xbe>
		break;
 8000b90:	bf00      	nop
	}
	if(counter_led_x > 0){
 8000b92:	4b06      	ldr	r3, [pc, #24]	; (8000bac <fsm_manual_run1+0xd8>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	dd04      	ble.n	8000ba4 <fsm_manual_run1+0xd0>
		counter_led_x--;
 8000b9a:	4b04      	ldr	r3, [pc, #16]	; (8000bac <fsm_manual_run1+0xd8>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	3b01      	subs	r3, #1
 8000ba0:	4a02      	ldr	r2, [pc, #8]	; (8000bac <fsm_manual_run1+0xd8>)
 8000ba2:	6013      	str	r3, [r2, #0]
	}
}
 8000ba4:	bf00      	nop
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	200000bc 	.word	0x200000bc
 8000bac:	200000b4 	.word	0x200000b4
 8000bb0:	200000d0 	.word	0x200000d0
 8000bb4:	20000000 	.word	0x20000000
 8000bb8:	66666667 	.word	0x66666667
 8000bbc:	200000c4 	.word	0x200000c4
 8000bc0:	200000ac 	.word	0x200000ac

08000bc4 <fsm_manual_run2>:
void fsm_manual_run2(void){
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
	switch(statusy){
 8000bc8:	4b31      	ldr	r3, [pc, #196]	; (8000c90 <fsm_manual_run2+0xcc>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	2b07      	cmp	r3, #7
 8000bce:	d02c      	beq.n	8000c2a <fsm_manual_run2+0x66>
 8000bd0:	2b07      	cmp	r3, #7
 8000bd2:	dc4b      	bgt.n	8000c6c <fsm_manual_run2+0xa8>
 8000bd4:	2b05      	cmp	r3, #5
 8000bd6:	d002      	beq.n	8000bde <fsm_manual_run2+0x1a>
 8000bd8:	2b06      	cmp	r3, #6
 8000bda:	d013      	beq.n	8000c04 <fsm_manual_run2+0x40>
			counter_y = Time_green;
			InitLED();
		}
		break;
	default:
		break;
 8000bdc:	e046      	b.n	8000c6c <fsm_manual_run2+0xa8>
		if(counter_led_y == 0){
 8000bde:	4b2d      	ldr	r3, [pc, #180]	; (8000c94 <fsm_manual_run2+0xd0>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d104      	bne.n	8000bf0 <fsm_manual_run2+0x2c>
			DisplayMAN_REDY();
 8000be6:	f000 fd4f 	bl	8001688 <DisplayMAN_REDY>
			counter_led_y = 5;
 8000bea:	4b2a      	ldr	r3, [pc, #168]	; (8000c94 <fsm_manual_run2+0xd0>)
 8000bec:	2205      	movs	r2, #5
 8000bee:	601a      	str	r2, [r3, #0]
		if(counterMode == 3){
 8000bf0:	4b29      	ldr	r3, [pc, #164]	; (8000c98 <fsm_manual_run2+0xd4>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	2b03      	cmp	r3, #3
 8000bf6:	d13b      	bne.n	8000c70 <fsm_manual_run2+0xac>
			statusy = MAN_GREEN;
 8000bf8:	4b25      	ldr	r3, [pc, #148]	; (8000c90 <fsm_manual_run2+0xcc>)
 8000bfa:	2206      	movs	r2, #6
 8000bfc:	601a      	str	r2, [r3, #0]
			InitLED();
 8000bfe:	f000 fd77 	bl	80016f0 <InitLED>
		break;
 8000c02:	e035      	b.n	8000c70 <fsm_manual_run2+0xac>
		if(counter_led_y == 0){
 8000c04:	4b23      	ldr	r3, [pc, #140]	; (8000c94 <fsm_manual_run2+0xd0>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d104      	bne.n	8000c16 <fsm_manual_run2+0x52>
			DisplayMAN_GREENY();
 8000c0c:	f000 fd50 	bl	80016b0 <DisplayMAN_GREENY>
			counter_led_y = 5;
 8000c10:	4b20      	ldr	r3, [pc, #128]	; (8000c94 <fsm_manual_run2+0xd0>)
 8000c12:	2205      	movs	r2, #5
 8000c14:	601a      	str	r2, [r3, #0]
		if(counterMode == 4){
 8000c16:	4b20      	ldr	r3, [pc, #128]	; (8000c98 <fsm_manual_run2+0xd4>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	2b04      	cmp	r3, #4
 8000c1c:	d12a      	bne.n	8000c74 <fsm_manual_run2+0xb0>
			statusy = MAN_YELLOW;
 8000c1e:	4b1c      	ldr	r3, [pc, #112]	; (8000c90 <fsm_manual_run2+0xcc>)
 8000c20:	2207      	movs	r2, #7
 8000c22:	601a      	str	r2, [r3, #0]
			InitLED();
 8000c24:	f000 fd64 	bl	80016f0 <InitLED>
		break;
 8000c28:	e024      	b.n	8000c74 <fsm_manual_run2+0xb0>
		if(counter_led_y == 0){
 8000c2a:	4b1a      	ldr	r3, [pc, #104]	; (8000c94 <fsm_manual_run2+0xd0>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d104      	bne.n	8000c3c <fsm_manual_run2+0x78>
			DisplayMAN_YELLOWY();
 8000c32:	f000 fd53 	bl	80016dc <DisplayMAN_YELLOWY>
			counter_led_y = 5;
 8000c36:	4b17      	ldr	r3, [pc, #92]	; (8000c94 <fsm_manual_run2+0xd0>)
 8000c38:	2205      	movs	r2, #5
 8000c3a:	601a      	str	r2, [r3, #0]
		if(counterMode == 1){
 8000c3c:	4b16      	ldr	r3, [pc, #88]	; (8000c98 <fsm_manual_run2+0xd4>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d119      	bne.n	8000c78 <fsm_manual_run2+0xb4>
			statusy = AUTO_GREEN;
 8000c44:	4b12      	ldr	r3, [pc, #72]	; (8000c90 <fsm_manual_run2+0xcc>)
 8000c46:	2203      	movs	r2, #3
 8000c48:	601a      	str	r2, [r3, #0]
			number_clock2 = Time_green/10;
 8000c4a:	4b14      	ldr	r3, [pc, #80]	; (8000c9c <fsm_manual_run2+0xd8>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4a14      	ldr	r2, [pc, #80]	; (8000ca0 <fsm_manual_run2+0xdc>)
 8000c50:	fb82 1203 	smull	r1, r2, r2, r3
 8000c54:	1092      	asrs	r2, r2, #2
 8000c56:	17db      	asrs	r3, r3, #31
 8000c58:	1ad3      	subs	r3, r2, r3
 8000c5a:	4a12      	ldr	r2, [pc, #72]	; (8000ca4 <fsm_manual_run2+0xe0>)
 8000c5c:	6013      	str	r3, [r2, #0]
			counter_y = Time_green;
 8000c5e:	4b0f      	ldr	r3, [pc, #60]	; (8000c9c <fsm_manual_run2+0xd8>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4a11      	ldr	r2, [pc, #68]	; (8000ca8 <fsm_manual_run2+0xe4>)
 8000c64:	6013      	str	r3, [r2, #0]
			InitLED();
 8000c66:	f000 fd43 	bl	80016f0 <InitLED>
		break;
 8000c6a:	e005      	b.n	8000c78 <fsm_manual_run2+0xb4>
		break;
 8000c6c:	bf00      	nop
 8000c6e:	e004      	b.n	8000c7a <fsm_manual_run2+0xb6>
		break;
 8000c70:	bf00      	nop
 8000c72:	e002      	b.n	8000c7a <fsm_manual_run2+0xb6>
		break;
 8000c74:	bf00      	nop
 8000c76:	e000      	b.n	8000c7a <fsm_manual_run2+0xb6>
		break;
 8000c78:	bf00      	nop
	}
	if(counter_led_y > 0){
 8000c7a:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <fsm_manual_run2+0xd0>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	dd04      	ble.n	8000c8c <fsm_manual_run2+0xc8>
		counter_led_y--;
 8000c82:	4b04      	ldr	r3, [pc, #16]	; (8000c94 <fsm_manual_run2+0xd0>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	3b01      	subs	r3, #1
 8000c88:	4a02      	ldr	r2, [pc, #8]	; (8000c94 <fsm_manual_run2+0xd0>)
 8000c8a:	6013      	str	r3, [r2, #0]
	}
}
 8000c8c:	bf00      	nop
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	200000c0 	.word	0x200000c0
 8000c94:	200000b8 	.word	0x200000b8
 8000c98:	200000d0 	.word	0x200000d0
 8000c9c:	20000004 	.word	0x20000004
 8000ca0:	66666667 	.word	0x66666667
 8000ca4:	200000c8 	.word	0x200000c8
 8000ca8:	200000b0 	.word	0x200000b0

08000cac <fsm_for_input_processing1>:
enum ButtonState buttonState1 = BUTTON_RELEASED;
enum ButtonState buttonState2 = BUTTON_RELEASED;
enum ButtonState buttonState3 = BUTTON_RELEASED;
int counterMode = 0;
int counterTimeSet = 0;
void fsm_for_input_processing1(void){
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
	switch(buttonState1){
 8000cb0:	4b26      	ldr	r3, [pc, #152]	; (8000d4c <fsm_for_input_processing1+0xa0>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	2b02      	cmp	r3, #2
 8000cb6:	d038      	beq.n	8000d2a <fsm_for_input_processing1+0x7e>
 8000cb8:	2b02      	cmp	r3, #2
 8000cba:	dc45      	bgt.n	8000d48 <fsm_for_input_processing1+0x9c>
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d002      	beq.n	8000cc6 <fsm_for_input_processing1+0x1a>
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	d01e      	beq.n	8000d02 <fsm_for_input_processing1+0x56>
			if(!is_button_pressed(0)){
				buttonState1 = BUTTON_RELEASED;
			}
		break;
		}
	}
 8000cc4:	e040      	b.n	8000d48 <fsm_for_input_processing1+0x9c>
			if(is_button_pressed(0)){
 8000cc6:	2000      	movs	r0, #0
 8000cc8:	f000 f9d8 	bl	800107c <is_button_pressed>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d035      	beq.n	8000d3e <fsm_for_input_processing1+0x92>
				buttonState1 = BUTTON_PRESSED ;
 8000cd2:	4b1e      	ldr	r3, [pc, #120]	; (8000d4c <fsm_for_input_processing1+0xa0>)
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	701a      	strb	r2, [r3, #0]
				if(ProcessButton1() == 1){
 8000cd8:	f000 f8da 	bl	8000e90 <ProcessButton1>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b01      	cmp	r3, #1
 8000ce0:	d12d      	bne.n	8000d3e <fsm_for_input_processing1+0x92>
					  counterMode++;
 8000ce2:	4b1b      	ldr	r3, [pc, #108]	; (8000d50 <fsm_for_input_processing1+0xa4>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	4a19      	ldr	r2, [pc, #100]	; (8000d50 <fsm_for_input_processing1+0xa4>)
 8000cea:	6013      	str	r3, [r2, #0]
					  counterTimeSet = 0;
 8000cec:	4b19      	ldr	r3, [pc, #100]	; (8000d54 <fsm_for_input_processing1+0xa8>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	601a      	str	r2, [r3, #0]
					  if(counterMode > 4){
 8000cf2:	4b17      	ldr	r3, [pc, #92]	; (8000d50 <fsm_for_input_processing1+0xa4>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	2b04      	cmp	r3, #4
 8000cf8:	dd21      	ble.n	8000d3e <fsm_for_input_processing1+0x92>
						  counterMode = 1;
 8000cfa:	4b15      	ldr	r3, [pc, #84]	; (8000d50 <fsm_for_input_processing1+0xa4>)
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	601a      	str	r2, [r3, #0]
		break;
 8000d00:	e01d      	b.n	8000d3e <fsm_for_input_processing1+0x92>
			if(!is_button_pressed(0)){
 8000d02:	2000      	movs	r0, #0
 8000d04:	f000 f9ba 	bl	800107c <is_button_pressed>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d103      	bne.n	8000d16 <fsm_for_input_processing1+0x6a>
				buttonState1 = BUTTON_RELEASED;
 8000d0e:	4b0f      	ldr	r3, [pc, #60]	; (8000d4c <fsm_for_input_processing1+0xa0>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	701a      	strb	r2, [r3, #0]
		break;
 8000d14:	e015      	b.n	8000d42 <fsm_for_input_processing1+0x96>
				if(is_button_pressed_1s(0) == 1){
 8000d16:	2000      	movs	r0, #0
 8000d18:	f000 f9ca 	bl	80010b0 <is_button_pressed_1s>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b01      	cmp	r3, #1
 8000d20:	d10f      	bne.n	8000d42 <fsm_for_input_processing1+0x96>
					buttonState1 = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000d22:	4b0a      	ldr	r3, [pc, #40]	; (8000d4c <fsm_for_input_processing1+0xa0>)
 8000d24:	2202      	movs	r2, #2
 8000d26:	701a      	strb	r2, [r3, #0]
		break;
 8000d28:	e00b      	b.n	8000d42 <fsm_for_input_processing1+0x96>
			if(!is_button_pressed(0)){
 8000d2a:	2000      	movs	r0, #0
 8000d2c:	f000 f9a6 	bl	800107c <is_button_pressed>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d107      	bne.n	8000d46 <fsm_for_input_processing1+0x9a>
				buttonState1 = BUTTON_RELEASED;
 8000d36:	4b05      	ldr	r3, [pc, #20]	; (8000d4c <fsm_for_input_processing1+0xa0>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	701a      	strb	r2, [r3, #0]
		break;
 8000d3c:	e003      	b.n	8000d46 <fsm_for_input_processing1+0x9a>
		break;
 8000d3e:	bf00      	nop
 8000d40:	e002      	b.n	8000d48 <fsm_for_input_processing1+0x9c>
		break;
 8000d42:	bf00      	nop
 8000d44:	e000      	b.n	8000d48 <fsm_for_input_processing1+0x9c>
		break;
 8000d46:	bf00      	nop
	}
 8000d48:	bf00      	nop
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	200000cc 	.word	0x200000cc
 8000d50:	200000d0 	.word	0x200000d0
 8000d54:	200000d4 	.word	0x200000d4

08000d58 <fsm_for_input_processing2>:
void fsm_for_input_processing2(void){
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
	switch(buttonState2){
 8000d5c:	4b25      	ldr	r3, [pc, #148]	; (8000df4 <fsm_for_input_processing2+0x9c>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	2b02      	cmp	r3, #2
 8000d62:	d035      	beq.n	8000dd0 <fsm_for_input_processing2+0x78>
 8000d64:	2b02      	cmp	r3, #2
 8000d66:	dc42      	bgt.n	8000dee <fsm_for_input_processing2+0x96>
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d002      	beq.n	8000d72 <fsm_for_input_processing2+0x1a>
 8000d6c:	2b01      	cmp	r3, #1
 8000d6e:	d01b      	beq.n	8000da8 <fsm_for_input_processing2+0x50>
			if(!is_button_pressed(1)){
				buttonState2 = BUTTON_RELEASED;
			}
		break;
		}
	}
 8000d70:	e03d      	b.n	8000dee <fsm_for_input_processing2+0x96>
			if(is_button_pressed(1)){
 8000d72:	2001      	movs	r0, #1
 8000d74:	f000 f982 	bl	800107c <is_button_pressed>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d032      	beq.n	8000de4 <fsm_for_input_processing2+0x8c>
				buttonState2 = BUTTON_PRESSED ;
 8000d7e:	4b1d      	ldr	r3, [pc, #116]	; (8000df4 <fsm_for_input_processing2+0x9c>)
 8000d80:	2201      	movs	r2, #1
 8000d82:	701a      	strb	r2, [r3, #0]
				if(ProcessButton2() == 1){
 8000d84:	f000 f8a2 	bl	8000ecc <ProcessButton2>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b01      	cmp	r3, #1
 8000d8c:	d12a      	bne.n	8000de4 <fsm_for_input_processing2+0x8c>
					  counterTimeSet++;
 8000d8e:	4b1a      	ldr	r3, [pc, #104]	; (8000df8 <fsm_for_input_processing2+0xa0>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	3301      	adds	r3, #1
 8000d94:	4a18      	ldr	r2, [pc, #96]	; (8000df8 <fsm_for_input_processing2+0xa0>)
 8000d96:	6013      	str	r3, [r2, #0]
					  if(counterTimeSet > 99){
 8000d98:	4b17      	ldr	r3, [pc, #92]	; (8000df8 <fsm_for_input_processing2+0xa0>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2b63      	cmp	r3, #99	; 0x63
 8000d9e:	dd21      	ble.n	8000de4 <fsm_for_input_processing2+0x8c>
						  counterTimeSet = 0;
 8000da0:	4b15      	ldr	r3, [pc, #84]	; (8000df8 <fsm_for_input_processing2+0xa0>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
		break;
 8000da6:	e01d      	b.n	8000de4 <fsm_for_input_processing2+0x8c>
			if(!is_button_pressed(1)){
 8000da8:	2001      	movs	r0, #1
 8000daa:	f000 f967 	bl	800107c <is_button_pressed>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d103      	bne.n	8000dbc <fsm_for_input_processing2+0x64>
				buttonState2 = BUTTON_RELEASED;
 8000db4:	4b0f      	ldr	r3, [pc, #60]	; (8000df4 <fsm_for_input_processing2+0x9c>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	701a      	strb	r2, [r3, #0]
		break;
 8000dba:	e015      	b.n	8000de8 <fsm_for_input_processing2+0x90>
				if(is_button_pressed_1s(1) == 1){
 8000dbc:	2001      	movs	r0, #1
 8000dbe:	f000 f977 	bl	80010b0 <is_button_pressed_1s>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b01      	cmp	r3, #1
 8000dc6:	d10f      	bne.n	8000de8 <fsm_for_input_processing2+0x90>
					buttonState2 = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000dc8:	4b0a      	ldr	r3, [pc, #40]	; (8000df4 <fsm_for_input_processing2+0x9c>)
 8000dca:	2202      	movs	r2, #2
 8000dcc:	701a      	strb	r2, [r3, #0]
		break;
 8000dce:	e00b      	b.n	8000de8 <fsm_for_input_processing2+0x90>
			if(!is_button_pressed(1)){
 8000dd0:	2001      	movs	r0, #1
 8000dd2:	f000 f953 	bl	800107c <is_button_pressed>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d107      	bne.n	8000dec <fsm_for_input_processing2+0x94>
				buttonState2 = BUTTON_RELEASED;
 8000ddc:	4b05      	ldr	r3, [pc, #20]	; (8000df4 <fsm_for_input_processing2+0x9c>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	701a      	strb	r2, [r3, #0]
		break;
 8000de2:	e003      	b.n	8000dec <fsm_for_input_processing2+0x94>
		break;
 8000de4:	bf00      	nop
 8000de6:	e002      	b.n	8000dee <fsm_for_input_processing2+0x96>
		break;
 8000de8:	bf00      	nop
 8000dea:	e000      	b.n	8000dee <fsm_for_input_processing2+0x96>
		break;
 8000dec:	bf00      	nop
	}
 8000dee:	bf00      	nop
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	200000cd 	.word	0x200000cd
 8000df8:	200000d4 	.word	0x200000d4

08000dfc <fsm_for_input_processing3>:
void fsm_for_input_processing3(void){
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
	switch(buttonState3){
 8000e00:	4b1c      	ldr	r3, [pc, #112]	; (8000e74 <fsm_for_input_processing3+0x78>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	2b02      	cmp	r3, #2
 8000e06:	d024      	beq.n	8000e52 <fsm_for_input_processing3+0x56>
 8000e08:	2b02      	cmp	r3, #2
 8000e0a:	dc31      	bgt.n	8000e70 <fsm_for_input_processing3+0x74>
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d002      	beq.n	8000e16 <fsm_for_input_processing3+0x1a>
 8000e10:	2b01      	cmp	r3, #1
 8000e12:	d00a      	beq.n	8000e2a <fsm_for_input_processing3+0x2e>
			if(!is_button_pressed(2)){
				buttonState3 = BUTTON_RELEASED;
			}
		break;
		}
	}
 8000e14:	e02c      	b.n	8000e70 <fsm_for_input_processing3+0x74>
			if(is_button_pressed(2)){
 8000e16:	2002      	movs	r0, #2
 8000e18:	f000 f930 	bl	800107c <is_button_pressed>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d021      	beq.n	8000e66 <fsm_for_input_processing3+0x6a>
				buttonState3 = BUTTON_PRESSED ;
 8000e22:	4b14      	ldr	r3, [pc, #80]	; (8000e74 <fsm_for_input_processing3+0x78>)
 8000e24:	2201      	movs	r2, #1
 8000e26:	701a      	strb	r2, [r3, #0]
		break;
 8000e28:	e01d      	b.n	8000e66 <fsm_for_input_processing3+0x6a>
			if(!is_button_pressed(2)){
 8000e2a:	2002      	movs	r0, #2
 8000e2c:	f000 f926 	bl	800107c <is_button_pressed>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d103      	bne.n	8000e3e <fsm_for_input_processing3+0x42>
				buttonState3 = BUTTON_RELEASED;
 8000e36:	4b0f      	ldr	r3, [pc, #60]	; (8000e74 <fsm_for_input_processing3+0x78>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	701a      	strb	r2, [r3, #0]
		break;
 8000e3c:	e015      	b.n	8000e6a <fsm_for_input_processing3+0x6e>
				if(is_button_pressed_1s(2) == 1){
 8000e3e:	2002      	movs	r0, #2
 8000e40:	f000 f936 	bl	80010b0 <is_button_pressed_1s>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d10f      	bne.n	8000e6a <fsm_for_input_processing3+0x6e>
					buttonState3 = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000e4a:	4b0a      	ldr	r3, [pc, #40]	; (8000e74 <fsm_for_input_processing3+0x78>)
 8000e4c:	2202      	movs	r2, #2
 8000e4e:	701a      	strb	r2, [r3, #0]
		break;
 8000e50:	e00b      	b.n	8000e6a <fsm_for_input_processing3+0x6e>
			if(!is_button_pressed(2)){
 8000e52:	2002      	movs	r0, #2
 8000e54:	f000 f912 	bl	800107c <is_button_pressed>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d107      	bne.n	8000e6e <fsm_for_input_processing3+0x72>
				buttonState3 = BUTTON_RELEASED;
 8000e5e:	4b05      	ldr	r3, [pc, #20]	; (8000e74 <fsm_for_input_processing3+0x78>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	701a      	strb	r2, [r3, #0]
		break;
 8000e64:	e003      	b.n	8000e6e <fsm_for_input_processing3+0x72>
		break;
 8000e66:	bf00      	nop
 8000e68:	e002      	b.n	8000e70 <fsm_for_input_processing3+0x74>
		break;
 8000e6a:	bf00      	nop
 8000e6c:	e000      	b.n	8000e70 <fsm_for_input_processing3+0x74>
		break;
 8000e6e:	bf00      	nop
	}
 8000e70:	bf00      	nop
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	200000ce 	.word	0x200000ce

08000e78 <Button1Run>:
static uint8_t flagForButtonPress1s[N0_OF_BUTTONS];
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];
int button1_flag = 0;
int button2_flag = 0;
int button3_flag = 0;
void Button1Run(void){
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
 	button1_flag = 1;
 8000e7c:	4b03      	ldr	r3, [pc, #12]	; (8000e8c <Button1Run+0x14>)
 8000e7e:	2201      	movs	r2, #1
 8000e80:	601a      	str	r2, [r3, #0]
 }
 8000e82:	bf00      	nop
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bc80      	pop	{r7}
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop
 8000e8c:	200000f0 	.word	0x200000f0

08000e90 <ProcessButton1>:
int ProcessButton1(void){
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
	 if(button1_flag == 1){
 8000e94:	4b06      	ldr	r3, [pc, #24]	; (8000eb0 <ProcessButton1+0x20>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	d104      	bne.n	8000ea6 <ProcessButton1+0x16>
		 button1_flag = 0;
 8000e9c:	4b04      	ldr	r3, [pc, #16]	; (8000eb0 <ProcessButton1+0x20>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	601a      	str	r2, [r3, #0]
		 return 1;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	e000      	b.n	8000ea8 <ProcessButton1+0x18>
	 }
	 return 0;
 8000ea6:	2300      	movs	r3, #0
 }
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr
 8000eb0:	200000f0 	.word	0x200000f0

08000eb4 <Button2Run>:
void Button2Run(void){
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
 	button2_flag = 1;
 8000eb8:	4b03      	ldr	r3, [pc, #12]	; (8000ec8 <Button2Run+0x14>)
 8000eba:	2201      	movs	r2, #1
 8000ebc:	601a      	str	r2, [r3, #0]
 }
 8000ebe:	bf00      	nop
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bc80      	pop	{r7}
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	200000f4 	.word	0x200000f4

08000ecc <ProcessButton2>:
int ProcessButton2(void){
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
	 if(button2_flag == 1){
 8000ed0:	4b06      	ldr	r3, [pc, #24]	; (8000eec <ProcessButton2+0x20>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d104      	bne.n	8000ee2 <ProcessButton2+0x16>
		 button2_flag = 0;
 8000ed8:	4b04      	ldr	r3, [pc, #16]	; (8000eec <ProcessButton2+0x20>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	601a      	str	r2, [r3, #0]
		 return 1;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	e000      	b.n	8000ee4 <ProcessButton2+0x18>
	 }
	 return 0;
 8000ee2:	2300      	movs	r3, #0
 }
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bc80      	pop	{r7}
 8000eea:	4770      	bx	lr
 8000eec:	200000f4 	.word	0x200000f4

08000ef0 <Button3Run>:
void Button3Run(void){
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
 	button3_flag = 1;
 8000ef4:	4b03      	ldr	r3, [pc, #12]	; (8000f04 <Button3Run+0x14>)
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	601a      	str	r2, [r3, #0]
 }
 8000efa:	bf00      	nop
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bc80      	pop	{r7}
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	200000f8 	.word	0x200000f8

08000f08 <ProcessButton3>:
int ProcessButton3(void){
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
	 if(button3_flag == 1){
 8000f0c:	4b06      	ldr	r3, [pc, #24]	; (8000f28 <ProcessButton3+0x20>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	d104      	bne.n	8000f1e <ProcessButton3+0x16>
		 button3_flag = 0;
 8000f14:	4b04      	ldr	r3, [pc, #16]	; (8000f28 <ProcessButton3+0x20>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	601a      	str	r2, [r3, #0]
		 return 1;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	e000      	b.n	8000f20 <ProcessButton3+0x18>
	 }
	 return 0;
 8000f1e:	2300      	movs	r3, #0
 }
 8000f20:	4618      	mov	r0, r3
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bc80      	pop	{r7}
 8000f26:	4770      	bx	lr
 8000f28:	200000f8 	.word	0x200000f8

08000f2c <button_reading>:
		void button_reading(void){
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
			 for(unsigned char i = 0;i < N0_OF_BUTTONS;i++){
 8000f32:	2300      	movs	r3, #0
 8000f34:	71fb      	strb	r3, [r7, #7]
 8000f36:	e08b      	b.n	8001050 <button_reading+0x124>
				 debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000f38:	79fa      	ldrb	r2, [r7, #7]
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	4949      	ldr	r1, [pc, #292]	; (8001064 <button_reading+0x138>)
 8000f3e:	5c89      	ldrb	r1, [r1, r2]
 8000f40:	4a49      	ldr	r2, [pc, #292]	; (8001068 <button_reading+0x13c>)
 8000f42:	54d1      	strb	r1, [r2, r3]
				 if(i == 0){
 8000f44:	79fb      	ldrb	r3, [r7, #7]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d108      	bne.n	8000f5c <button_reading+0x30>
				 debounceButtonBuffer1[0] = HAL_GPIO_ReadPin(Button_GPIO_Port,Button_Pin);
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	4847      	ldr	r0, [pc, #284]	; (800106c <button_reading+0x140>)
 8000f4e:	f001 f9d3 	bl	80022f8 <HAL_GPIO_ReadPin>
 8000f52:	4603      	mov	r3, r0
 8000f54:	461a      	mov	r2, r3
 8000f56:	4b43      	ldr	r3, [pc, #268]	; (8001064 <button_reading+0x138>)
 8000f58:	701a      	strb	r2, [r3, #0]
 8000f5a:	e016      	b.n	8000f8a <button_reading+0x5e>
				 }
				 else if(i == 1){
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d108      	bne.n	8000f74 <button_reading+0x48>
				 debounceButtonBuffer1[1] = HAL_GPIO_ReadPin(Button1_GPIO_Port,Button1_Pin);
 8000f62:	2102      	movs	r1, #2
 8000f64:	4841      	ldr	r0, [pc, #260]	; (800106c <button_reading+0x140>)
 8000f66:	f001 f9c7 	bl	80022f8 <HAL_GPIO_ReadPin>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	4b3d      	ldr	r3, [pc, #244]	; (8001064 <button_reading+0x138>)
 8000f70:	705a      	strb	r2, [r3, #1]
 8000f72:	e00a      	b.n	8000f8a <button_reading+0x5e>
				 }
				 else if(i == 2){
 8000f74:	79fb      	ldrb	r3, [r7, #7]
 8000f76:	2b02      	cmp	r3, #2
 8000f78:	d107      	bne.n	8000f8a <button_reading+0x5e>
				 debounceButtonBuffer1[2] = HAL_GPIO_ReadPin(Button2_GPIO_Port,Button2_Pin);
 8000f7a:	2104      	movs	r1, #4
 8000f7c:	483b      	ldr	r0, [pc, #236]	; (800106c <button_reading+0x140>)
 8000f7e:	f001 f9bb 	bl	80022f8 <HAL_GPIO_ReadPin>
 8000f82:	4603      	mov	r3, r0
 8000f84:	461a      	mov	r2, r3
 8000f86:	4b37      	ldr	r3, [pc, #220]	; (8001064 <button_reading+0x138>)
 8000f88:	709a      	strb	r2, [r3, #2]
				 }
				 if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i]){
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	4a35      	ldr	r2, [pc, #212]	; (8001064 <button_reading+0x138>)
 8000f8e:	5cd2      	ldrb	r2, [r2, r3]
 8000f90:	79fb      	ldrb	r3, [r7, #7]
 8000f92:	4935      	ldr	r1, [pc, #212]	; (8001068 <button_reading+0x13c>)
 8000f94:	5ccb      	ldrb	r3, [r1, r3]
 8000f96:	429a      	cmp	r2, r3
 8000f98:	d14e      	bne.n	8001038 <button_reading+0x10c>
					 buttonBuffer[i] = debounceButtonBuffer1[i];
 8000f9a:	79fa      	ldrb	r2, [r7, #7]
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	4931      	ldr	r1, [pc, #196]	; (8001064 <button_reading+0x138>)
 8000fa0:	5c89      	ldrb	r1, [r1, r2]
 8000fa2:	4a33      	ldr	r2, [pc, #204]	; (8001070 <button_reading+0x144>)
 8000fa4:	54d1      	strb	r1, [r2, r3]
					 if(buttonBuffer[i] == BUTTON_IS_PRESSED){
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	4a31      	ldr	r2, [pc, #196]	; (8001070 <button_reading+0x144>)
 8000faa:	5cd3      	ldrb	r3, [r2, r3]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d14c      	bne.n	800104a <button_reading+0x11e>
						 if(i == 0){
 8000fb0:	79fb      	ldrb	r3, [r7, #7]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d102      	bne.n	8000fbc <button_reading+0x90>
							 Button1Run();
 8000fb6:	f7ff ff5f 	bl	8000e78 <Button1Run>
 8000fba:	e00a      	b.n	8000fd2 <button_reading+0xa6>
						 }
						 else if(i == 1){
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d102      	bne.n	8000fc8 <button_reading+0x9c>
							 Button2Run();
 8000fc2:	f7ff ff77 	bl	8000eb4 <Button2Run>
 8000fc6:	e004      	b.n	8000fd2 <button_reading+0xa6>
						 }
						 else if(i == 2){
 8000fc8:	79fb      	ldrb	r3, [r7, #7]
 8000fca:	2b02      	cmp	r3, #2
 8000fcc:	d101      	bne.n	8000fd2 <button_reading+0xa6>
							 Button3Run();
 8000fce:	f7ff ff8f 	bl	8000ef0 <Button3Run>
						 }
						 if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING && flagForButtonPress1s[i] == 0){
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	4a27      	ldr	r2, [pc, #156]	; (8001074 <button_reading+0x148>)
 8000fd6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fda:	2b09      	cmp	r3, #9
 8000fdc:	d80e      	bhi.n	8000ffc <button_reading+0xd0>
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	4a25      	ldr	r2, [pc, #148]	; (8001078 <button_reading+0x14c>)
 8000fe2:	5cd3      	ldrb	r3, [r2, r3]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d109      	bne.n	8000ffc <button_reading+0xd0>
							 counterForButtonPress1s[i]++;
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	4a22      	ldr	r2, [pc, #136]	; (8001074 <button_reading+0x148>)
 8000fec:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000ff0:	3201      	adds	r2, #1
 8000ff2:	b291      	uxth	r1, r2
 8000ff4:	4a1f      	ldr	r2, [pc, #124]	; (8001074 <button_reading+0x148>)
 8000ff6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000ffa:	e026      	b.n	800104a <button_reading+0x11e>
						 }
						 else{
							 flagForButtonPress1s[i] = 1;
 8000ffc:	79fb      	ldrb	r3, [r7, #7]
 8000ffe:	4a1e      	ldr	r2, [pc, #120]	; (8001078 <button_reading+0x14c>)
 8001000:	2101      	movs	r1, #1
 8001002:	54d1      	strb	r1, [r2, r3]

							 if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING2){
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	4a1b      	ldr	r2, [pc, #108]	; (8001074 <button_reading+0x148>)
 8001008:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800100c:	2b0e      	cmp	r3, #14
 800100e:	d809      	bhi.n	8001024 <button_reading+0xf8>
								counterForButtonPress1s[i]++;
 8001010:	79fb      	ldrb	r3, [r7, #7]
 8001012:	4a18      	ldr	r2, [pc, #96]	; (8001074 <button_reading+0x148>)
 8001014:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001018:	3201      	adds	r2, #1
 800101a:	b291      	uxth	r1, r2
 800101c:	4a15      	ldr	r2, [pc, #84]	; (8001074 <button_reading+0x148>)
 800101e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001022:	e012      	b.n	800104a <button_reading+0x11e>
							 }
							 else{
								buttonBuffer[i] = BUTTON_IS_RELEASED;
 8001024:	79fb      	ldrb	r3, [r7, #7]
 8001026:	4a12      	ldr	r2, [pc, #72]	; (8001070 <button_reading+0x144>)
 8001028:	2101      	movs	r1, #1
 800102a:	54d1      	strb	r1, [r2, r3]
								counterForButtonPress1s[i] = 10;
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	4a11      	ldr	r2, [pc, #68]	; (8001074 <button_reading+0x148>)
 8001030:	210a      	movs	r1, #10
 8001032:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001036:	e008      	b.n	800104a <button_reading+0x11e>

						 }
					 }
				 }
					 else{
						 counterForButtonPress1s[i] = 0;
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	4a0e      	ldr	r2, [pc, #56]	; (8001074 <button_reading+0x148>)
 800103c:	2100      	movs	r1, #0
 800103e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						 flagForButtonPress1s[i] = 0;
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	4a0c      	ldr	r2, [pc, #48]	; (8001078 <button_reading+0x14c>)
 8001046:	2100      	movs	r1, #0
 8001048:	54d1      	strb	r1, [r2, r3]
			 for(unsigned char i = 0;i < N0_OF_BUTTONS;i++){
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	3301      	adds	r3, #1
 800104e:	71fb      	strb	r3, [r7, #7]
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	2b02      	cmp	r3, #2
 8001054:	f67f af70 	bls.w	8000f38 <button_reading+0xc>
					 }
				 }
			}
 8001058:	bf00      	nop
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	200000dc 	.word	0x200000dc
 8001068:	200000e0 	.word	0x200000e0
 800106c:	40010c00 	.word	0x40010c00
 8001070:	200000d8 	.word	0x200000d8
 8001074:	200000e8 	.word	0x200000e8
 8001078:	200000e4 	.word	0x200000e4

0800107c <is_button_pressed>:
unsigned char is_button_pressed(uint8_t index){
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]
	if(index >= N0_OF_BUTTONS) return 0;
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	2b02      	cmp	r3, #2
 800108a:	d901      	bls.n	8001090 <is_button_pressed+0x14>
 800108c:	2300      	movs	r3, #0
 800108e:	e007      	b.n	80010a0 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	4a06      	ldr	r2, [pc, #24]	; (80010ac <is_button_pressed+0x30>)
 8001094:	5cd3      	ldrb	r3, [r2, r3]
 8001096:	2b00      	cmp	r3, #0
 8001098:	bf0c      	ite	eq
 800109a:	2301      	moveq	r3, #1
 800109c:	2300      	movne	r3, #0
 800109e:	b2db      	uxtb	r3, r3
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bc80      	pop	{r7}
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	200000d8 	.word	0x200000d8

080010b0 <is_button_pressed_1s>:
unsigned char is_button_pressed_1s(unsigned char index){
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	71fb      	strb	r3, [r7, #7]
	if(index >= N0_OF_BUTTONS) return 0xff;
 80010ba:	79fb      	ldrb	r3, [r7, #7]
 80010bc:	2b02      	cmp	r3, #2
 80010be:	d901      	bls.n	80010c4 <is_button_pressed_1s+0x14>
 80010c0:	23ff      	movs	r3, #255	; 0xff
 80010c2:	e007      	b.n	80010d4 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1) ;
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	4a06      	ldr	r2, [pc, #24]	; (80010e0 <is_button_pressed_1s+0x30>)
 80010c8:	5cd3      	ldrb	r3, [r2, r3]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	bf0c      	ite	eq
 80010ce:	2301      	moveq	r3, #1
 80010d0:	2300      	movne	r3, #0
 80010d2:	b2db      	uxtb	r3, r3
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	bc80      	pop	{r7}
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	200000e4 	.word	0x200000e4

080010e4 <Display7Seg>:
 *
 *  Created on: Sep 27, 2024
 *      Author: Genki
 */
#include "main.h"
void Display7Seg(int x){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	if(x == 0){
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d128      	bne.n	8001144 <Display7Seg+0x60>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2180      	movs	r1, #128	; 0x80
 80010f6:	48d2      	ldr	r0, [pc, #840]	; (8001440 <Display7Seg+0x35c>)
 80010f8:	f001 f915 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80010fc:	2200      	movs	r2, #0
 80010fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001102:	48cf      	ldr	r0, [pc, #828]	; (8001440 <Display7Seg+0x35c>)
 8001104:	f001 f90f 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001108:	2200      	movs	r2, #0
 800110a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800110e:	48cc      	ldr	r0, [pc, #816]	; (8001440 <Display7Seg+0x35c>)
 8001110:	f001 f909 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 8001114:	2200      	movs	r2, #0
 8001116:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800111a:	48c9      	ldr	r0, [pc, #804]	; (8001440 <Display7Seg+0x35c>)
 800111c:	f001 f903 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_RESET);
 8001120:	2200      	movs	r2, #0
 8001122:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001126:	48c6      	ldr	r0, [pc, #792]	; (8001440 <Display7Seg+0x35c>)
 8001128:	f001 f8fd 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 800112c:	2200      	movs	r2, #0
 800112e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001132:	48c3      	ldr	r0, [pc, #780]	; (8001440 <Display7Seg+0x35c>)
 8001134:	f001 f8f7 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_SET);
 8001138:	2201      	movs	r2, #1
 800113a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800113e:	48c0      	ldr	r0, [pc, #768]	; (8001440 <Display7Seg+0x35c>)
 8001140:	f001 f8f1 	bl	8002326 <HAL_GPIO_WritePin>
	}
	if(x == 1){
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d128      	bne.n	800119c <Display7Seg+0xb8>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800114a:	2201      	movs	r2, #1
 800114c:	2180      	movs	r1, #128	; 0x80
 800114e:	48bc      	ldr	r0, [pc, #752]	; (8001440 <Display7Seg+0x35c>)
 8001150:	f001 f8e9 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001154:	2200      	movs	r2, #0
 8001156:	f44f 7180 	mov.w	r1, #256	; 0x100
 800115a:	48b9      	ldr	r0, [pc, #740]	; (8001440 <Display7Seg+0x35c>)
 800115c:	f001 f8e3 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001160:	2200      	movs	r2, #0
 8001162:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001166:	48b6      	ldr	r0, [pc, #728]	; (8001440 <Display7Seg+0x35c>)
 8001168:	f001 f8dd 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);
 800116c:	2201      	movs	r2, #1
 800116e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001172:	48b3      	ldr	r0, [pc, #716]	; (8001440 <Display7Seg+0x35c>)
 8001174:	f001 f8d7 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_SET);
 8001178:	2201      	movs	r2, #1
 800117a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800117e:	48b0      	ldr	r0, [pc, #704]	; (8001440 <Display7Seg+0x35c>)
 8001180:	f001 f8d1 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_SET);
 8001184:	2201      	movs	r2, #1
 8001186:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800118a:	48ad      	ldr	r0, [pc, #692]	; (8001440 <Display7Seg+0x35c>)
 800118c:	f001 f8cb 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_SET);
 8001190:	2201      	movs	r2, #1
 8001192:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001196:	48aa      	ldr	r0, [pc, #680]	; (8001440 <Display7Seg+0x35c>)
 8001198:	f001 f8c5 	bl	8002326 <HAL_GPIO_WritePin>
		}
	if(x == 2){
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d128      	bne.n	80011f4 <Display7Seg+0x110>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80011a2:	2200      	movs	r2, #0
 80011a4:	2180      	movs	r1, #128	; 0x80
 80011a6:	48a6      	ldr	r0, [pc, #664]	; (8001440 <Display7Seg+0x35c>)
 80011a8:	f001 f8bd 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80011ac:	2200      	movs	r2, #0
 80011ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011b2:	48a3      	ldr	r0, [pc, #652]	; (8001440 <Display7Seg+0x35c>)
 80011b4:	f001 f8b7 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 80011b8:	2201      	movs	r2, #1
 80011ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011be:	48a0      	ldr	r0, [pc, #640]	; (8001440 <Display7Seg+0x35c>)
 80011c0:	f001 f8b1 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 80011c4:	2200      	movs	r2, #0
 80011c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011ca:	489d      	ldr	r0, [pc, #628]	; (8001440 <Display7Seg+0x35c>)
 80011cc:	f001 f8ab 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_RESET);
 80011d0:	2200      	movs	r2, #0
 80011d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011d6:	489a      	ldr	r0, [pc, #616]	; (8001440 <Display7Seg+0x35c>)
 80011d8:	f001 f8a5 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_SET);
 80011dc:	2201      	movs	r2, #1
 80011de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011e2:	4897      	ldr	r0, [pc, #604]	; (8001440 <Display7Seg+0x35c>)
 80011e4:	f001 f89f 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_RESET);
 80011e8:	2200      	movs	r2, #0
 80011ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011ee:	4894      	ldr	r0, [pc, #592]	; (8001440 <Display7Seg+0x35c>)
 80011f0:	f001 f899 	bl	8002326 <HAL_GPIO_WritePin>
		}
	if(x == 3){
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2b03      	cmp	r3, #3
 80011f8:	d128      	bne.n	800124c <Display7Seg+0x168>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80011fa:	2200      	movs	r2, #0
 80011fc:	2180      	movs	r1, #128	; 0x80
 80011fe:	4890      	ldr	r0, [pc, #576]	; (8001440 <Display7Seg+0x35c>)
 8001200:	f001 f891 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001204:	2200      	movs	r2, #0
 8001206:	f44f 7180 	mov.w	r1, #256	; 0x100
 800120a:	488d      	ldr	r0, [pc, #564]	; (8001440 <Display7Seg+0x35c>)
 800120c:	f001 f88b 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001210:	2200      	movs	r2, #0
 8001212:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001216:	488a      	ldr	r0, [pc, #552]	; (8001440 <Display7Seg+0x35c>)
 8001218:	f001 f885 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 800121c:	2200      	movs	r2, #0
 800121e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001222:	4887      	ldr	r0, [pc, #540]	; (8001440 <Display7Seg+0x35c>)
 8001224:	f001 f87f 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_SET);
 8001228:	2201      	movs	r2, #1
 800122a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800122e:	4884      	ldr	r0, [pc, #528]	; (8001440 <Display7Seg+0x35c>)
 8001230:	f001 f879 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_SET);
 8001234:	2201      	movs	r2, #1
 8001236:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800123a:	4881      	ldr	r0, [pc, #516]	; (8001440 <Display7Seg+0x35c>)
 800123c:	f001 f873 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_RESET);
 8001240:	2200      	movs	r2, #0
 8001242:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001246:	487e      	ldr	r0, [pc, #504]	; (8001440 <Display7Seg+0x35c>)
 8001248:	f001 f86d 	bl	8002326 <HAL_GPIO_WritePin>
		}
	if(x == 4){
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2b04      	cmp	r3, #4
 8001250:	d128      	bne.n	80012a4 <Display7Seg+0x1c0>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001252:	2201      	movs	r2, #1
 8001254:	2180      	movs	r1, #128	; 0x80
 8001256:	487a      	ldr	r0, [pc, #488]	; (8001440 <Display7Seg+0x35c>)
 8001258:	f001 f865 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800125c:	2200      	movs	r2, #0
 800125e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001262:	4877      	ldr	r0, [pc, #476]	; (8001440 <Display7Seg+0x35c>)
 8001264:	f001 f85f 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001268:	2200      	movs	r2, #0
 800126a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800126e:	4874      	ldr	r0, [pc, #464]	; (8001440 <Display7Seg+0x35c>)
 8001270:	f001 f859 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);
 8001274:	2201      	movs	r2, #1
 8001276:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800127a:	4871      	ldr	r0, [pc, #452]	; (8001440 <Display7Seg+0x35c>)
 800127c:	f001 f853 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_SET);
 8001280:	2201      	movs	r2, #1
 8001282:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001286:	486e      	ldr	r0, [pc, #440]	; (8001440 <Display7Seg+0x35c>)
 8001288:	f001 f84d 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 800128c:	2200      	movs	r2, #0
 800128e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001292:	486b      	ldr	r0, [pc, #428]	; (8001440 <Display7Seg+0x35c>)
 8001294:	f001 f847 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_RESET);
 8001298:	2200      	movs	r2, #0
 800129a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800129e:	4868      	ldr	r0, [pc, #416]	; (8001440 <Display7Seg+0x35c>)
 80012a0:	f001 f841 	bl	8002326 <HAL_GPIO_WritePin>
		}
	if(x == 5){
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2b05      	cmp	r3, #5
 80012a8:	d128      	bne.n	80012fc <Display7Seg+0x218>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80012aa:	2200      	movs	r2, #0
 80012ac:	2180      	movs	r1, #128	; 0x80
 80012ae:	4864      	ldr	r0, [pc, #400]	; (8001440 <Display7Seg+0x35c>)
 80012b0:	f001 f839 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 80012b4:	2201      	movs	r2, #1
 80012b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012ba:	4861      	ldr	r0, [pc, #388]	; (8001440 <Display7Seg+0x35c>)
 80012bc:	f001 f833 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80012c0:	2200      	movs	r2, #0
 80012c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012c6:	485e      	ldr	r0, [pc, #376]	; (8001440 <Display7Seg+0x35c>)
 80012c8:	f001 f82d 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 80012cc:	2200      	movs	r2, #0
 80012ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012d2:	485b      	ldr	r0, [pc, #364]	; (8001440 <Display7Seg+0x35c>)
 80012d4:	f001 f827 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_SET);
 80012d8:	2201      	movs	r2, #1
 80012da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012de:	4858      	ldr	r0, [pc, #352]	; (8001440 <Display7Seg+0x35c>)
 80012e0:	f001 f821 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 80012e4:	2200      	movs	r2, #0
 80012e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012ea:	4855      	ldr	r0, [pc, #340]	; (8001440 <Display7Seg+0x35c>)
 80012ec:	f001 f81b 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_RESET);
 80012f0:	2200      	movs	r2, #0
 80012f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012f6:	4852      	ldr	r0, [pc, #328]	; (8001440 <Display7Seg+0x35c>)
 80012f8:	f001 f815 	bl	8002326 <HAL_GPIO_WritePin>
		}
	if(x == 6){
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2b06      	cmp	r3, #6
 8001300:	d128      	bne.n	8001354 <Display7Seg+0x270>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001302:	2200      	movs	r2, #0
 8001304:	2180      	movs	r1, #128	; 0x80
 8001306:	484e      	ldr	r0, [pc, #312]	; (8001440 <Display7Seg+0x35c>)
 8001308:	f001 f80d 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 800130c:	2201      	movs	r2, #1
 800130e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001312:	484b      	ldr	r0, [pc, #300]	; (8001440 <Display7Seg+0x35c>)
 8001314:	f001 f807 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001318:	2200      	movs	r2, #0
 800131a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800131e:	4848      	ldr	r0, [pc, #288]	; (8001440 <Display7Seg+0x35c>)
 8001320:	f001 f801 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 8001324:	2200      	movs	r2, #0
 8001326:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800132a:	4845      	ldr	r0, [pc, #276]	; (8001440 <Display7Seg+0x35c>)
 800132c:	f000 fffb 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_RESET);
 8001330:	2200      	movs	r2, #0
 8001332:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001336:	4842      	ldr	r0, [pc, #264]	; (8001440 <Display7Seg+0x35c>)
 8001338:	f000 fff5 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 800133c:	2200      	movs	r2, #0
 800133e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001342:	483f      	ldr	r0, [pc, #252]	; (8001440 <Display7Seg+0x35c>)
 8001344:	f000 ffef 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_RESET);
 8001348:	2200      	movs	r2, #0
 800134a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800134e:	483c      	ldr	r0, [pc, #240]	; (8001440 <Display7Seg+0x35c>)
 8001350:	f000 ffe9 	bl	8002326 <HAL_GPIO_WritePin>
		}
	if(x == 7){
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2b07      	cmp	r3, #7
 8001358:	d128      	bne.n	80013ac <Display7Seg+0x2c8>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800135a:	2200      	movs	r2, #0
 800135c:	2180      	movs	r1, #128	; 0x80
 800135e:	4838      	ldr	r0, [pc, #224]	; (8001440 <Display7Seg+0x35c>)
 8001360:	f000 ffe1 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001364:	2200      	movs	r2, #0
 8001366:	f44f 7180 	mov.w	r1, #256	; 0x100
 800136a:	4835      	ldr	r0, [pc, #212]	; (8001440 <Display7Seg+0x35c>)
 800136c:	f000 ffdb 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001370:	2200      	movs	r2, #0
 8001372:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001376:	4832      	ldr	r0, [pc, #200]	; (8001440 <Display7Seg+0x35c>)
 8001378:	f000 ffd5 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);
 800137c:	2201      	movs	r2, #1
 800137e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001382:	482f      	ldr	r0, [pc, #188]	; (8001440 <Display7Seg+0x35c>)
 8001384:	f000 ffcf 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_SET);
 8001388:	2201      	movs	r2, #1
 800138a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800138e:	482c      	ldr	r0, [pc, #176]	; (8001440 <Display7Seg+0x35c>)
 8001390:	f000 ffc9 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_SET);
 8001394:	2201      	movs	r2, #1
 8001396:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800139a:	4829      	ldr	r0, [pc, #164]	; (8001440 <Display7Seg+0x35c>)
 800139c:	f000 ffc3 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_SET);
 80013a0:	2201      	movs	r2, #1
 80013a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013a6:	4826      	ldr	r0, [pc, #152]	; (8001440 <Display7Seg+0x35c>)
 80013a8:	f000 ffbd 	bl	8002326 <HAL_GPIO_WritePin>
		}
	if(x == 8){
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2b08      	cmp	r3, #8
 80013b0:	d128      	bne.n	8001404 <Display7Seg+0x320>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80013b2:	2200      	movs	r2, #0
 80013b4:	2180      	movs	r1, #128	; 0x80
 80013b6:	4822      	ldr	r0, [pc, #136]	; (8001440 <Display7Seg+0x35c>)
 80013b8:	f000 ffb5 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80013bc:	2200      	movs	r2, #0
 80013be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013c2:	481f      	ldr	r0, [pc, #124]	; (8001440 <Display7Seg+0x35c>)
 80013c4:	f000 ffaf 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80013c8:	2200      	movs	r2, #0
 80013ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013ce:	481c      	ldr	r0, [pc, #112]	; (8001440 <Display7Seg+0x35c>)
 80013d0:	f000 ffa9 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 80013d4:	2200      	movs	r2, #0
 80013d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013da:	4819      	ldr	r0, [pc, #100]	; (8001440 <Display7Seg+0x35c>)
 80013dc:	f000 ffa3 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_RESET);
 80013e0:	2200      	movs	r2, #0
 80013e2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013e6:	4816      	ldr	r0, [pc, #88]	; (8001440 <Display7Seg+0x35c>)
 80013e8:	f000 ff9d 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 80013ec:	2200      	movs	r2, #0
 80013ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013f2:	4813      	ldr	r0, [pc, #76]	; (8001440 <Display7Seg+0x35c>)
 80013f4:	f000 ff97 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_RESET);
 80013f8:	2200      	movs	r2, #0
 80013fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013fe:	4810      	ldr	r0, [pc, #64]	; (8001440 <Display7Seg+0x35c>)
 8001400:	f000 ff91 	bl	8002326 <HAL_GPIO_WritePin>
			}
	if(x == 9){
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2b09      	cmp	r3, #9
 8001408:	d12b      	bne.n	8001462 <Display7Seg+0x37e>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800140a:	2200      	movs	r2, #0
 800140c:	2180      	movs	r1, #128	; 0x80
 800140e:	480c      	ldr	r0, [pc, #48]	; (8001440 <Display7Seg+0x35c>)
 8001410:	f000 ff89 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001414:	2200      	movs	r2, #0
 8001416:	f44f 7180 	mov.w	r1, #256	; 0x100
 800141a:	4809      	ldr	r0, [pc, #36]	; (8001440 <Display7Seg+0x35c>)
 800141c:	f000 ff83 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001420:	2200      	movs	r2, #0
 8001422:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001426:	4806      	ldr	r0, [pc, #24]	; (8001440 <Display7Seg+0x35c>)
 8001428:	f000 ff7d 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 800142c:	2200      	movs	r2, #0
 800142e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001432:	4803      	ldr	r0, [pc, #12]	; (8001440 <Display7Seg+0x35c>)
 8001434:	f000 ff77 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_SET);
 8001438:	2201      	movs	r2, #1
 800143a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800143e:	e001      	b.n	8001444 <Display7Seg+0x360>
 8001440:	40010800 	.word	0x40010800
 8001444:	4809      	ldr	r0, [pc, #36]	; (800146c <Display7Seg+0x388>)
 8001446:	f000 ff6e 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 800144a:	2200      	movs	r2, #0
 800144c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001450:	4806      	ldr	r0, [pc, #24]	; (800146c <Display7Seg+0x388>)
 8001452:	f000 ff68 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_RESET);
 8001456:	2200      	movs	r2, #0
 8001458:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800145c:	4803      	ldr	r0, [pc, #12]	; (800146c <Display7Seg+0x388>)
 800145e:	f000 ff62 	bl	8002326 <HAL_GPIO_WritePin>
	}
}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40010800 	.word	0x40010800

08001470 <Display>:
void Display(int x){
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2b03      	cmp	r3, #3
 800147c:	d86e      	bhi.n	800155c <Display+0xec>
 800147e:	a201      	add	r2, pc, #4	; (adr r2, 8001484 <Display+0x14>)
 8001480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001484:	08001495 	.word	0x08001495
 8001488:	080014c7 	.word	0x080014c7
 800148c:	080014f9 	.word	0x080014f9
 8001490:	0800152b 	.word	0x0800152b
	switch(x){
	case 0:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8001494:	2200      	movs	r2, #0
 8001496:	f44f 7100 	mov.w	r1, #512	; 0x200
 800149a:	4833      	ldr	r0, [pc, #204]	; (8001568 <Display+0xf8>)
 800149c:	f000 ff43 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80014a0:	2201      	movs	r2, #1
 80014a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014a6:	4830      	ldr	r0, [pc, #192]	; (8001568 <Display+0xf8>)
 80014a8:	f000 ff3d 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80014ac:	2201      	movs	r2, #1
 80014ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014b2:	482d      	ldr	r0, [pc, #180]	; (8001568 <Display+0xf8>)
 80014b4:	f000 ff37 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80014b8:	2201      	movs	r2, #1
 80014ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014be:	482a      	ldr	r0, [pc, #168]	; (8001568 <Display+0xf8>)
 80014c0:	f000 ff31 	bl	8002326 <HAL_GPIO_WritePin>
		break;
 80014c4:	e04b      	b.n	800155e <Display+0xee>
	case 1:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80014c6:	2201      	movs	r2, #1
 80014c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014cc:	4826      	ldr	r0, [pc, #152]	; (8001568 <Display+0xf8>)
 80014ce:	f000 ff2a 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 80014d2:	2200      	movs	r2, #0
 80014d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014d8:	4823      	ldr	r0, [pc, #140]	; (8001568 <Display+0xf8>)
 80014da:	f000 ff24 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80014de:	2201      	movs	r2, #1
 80014e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014e4:	4820      	ldr	r0, [pc, #128]	; (8001568 <Display+0xf8>)
 80014e6:	f000 ff1e 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80014ea:	2201      	movs	r2, #1
 80014ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014f0:	481d      	ldr	r0, [pc, #116]	; (8001568 <Display+0xf8>)
 80014f2:	f000 ff18 	bl	8002326 <HAL_GPIO_WritePin>
		break;
 80014f6:	e032      	b.n	800155e <Display+0xee>
	case 2:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80014f8:	2201      	movs	r2, #1
 80014fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014fe:	481a      	ldr	r0, [pc, #104]	; (8001568 <Display+0xf8>)
 8001500:	f000 ff11 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8001504:	2201      	movs	r2, #1
 8001506:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800150a:	4817      	ldr	r0, [pc, #92]	; (8001568 <Display+0xf8>)
 800150c:	f000 ff0b 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8001510:	2200      	movs	r2, #0
 8001512:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001516:	4814      	ldr	r0, [pc, #80]	; (8001568 <Display+0xf8>)
 8001518:	f000 ff05 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 800151c:	2201      	movs	r2, #1
 800151e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001522:	4811      	ldr	r0, [pc, #68]	; (8001568 <Display+0xf8>)
 8001524:	f000 feff 	bl	8002326 <HAL_GPIO_WritePin>
		break;
 8001528:	e019      	b.n	800155e <Display+0xee>
	case 3:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 800152a:	2201      	movs	r2, #1
 800152c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001530:	480d      	ldr	r0, [pc, #52]	; (8001568 <Display+0xf8>)
 8001532:	f000 fef8 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8001536:	2201      	movs	r2, #1
 8001538:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800153c:	480a      	ldr	r0, [pc, #40]	; (8001568 <Display+0xf8>)
 800153e:	f000 fef2 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8001542:	2201      	movs	r2, #1
 8001544:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001548:	4807      	ldr	r0, [pc, #28]	; (8001568 <Display+0xf8>)
 800154a:	f000 feec 	bl	8002326 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 800154e:	2200      	movs	r2, #0
 8001550:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001554:	4804      	ldr	r0, [pc, #16]	; (8001568 <Display+0xf8>)
 8001556:	f000 fee6 	bl	8002326 <HAL_GPIO_WritePin>

		break;
 800155a:	e000      	b.n	800155e <Display+0xee>
	default:
		break;
 800155c:	bf00      	nop
	}
}
 800155e:	bf00      	nop
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40010c00 	.word	0x40010c00

0800156c <DisplayREDX>:
void DisplayREDX(void){
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_X_GPIO_Port, LED_RED_X_Pin, SET);
 8001570:	2201      	movs	r2, #1
 8001572:	2108      	movs	r1, #8
 8001574:	4807      	ldr	r0, [pc, #28]	; (8001594 <DisplayREDX+0x28>)
 8001576:	f000 fed6 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_X_GPIO_Port, LED_GREEN_X_Pin, RESET);
 800157a:	2200      	movs	r2, #0
 800157c:	2120      	movs	r1, #32
 800157e:	4805      	ldr	r0, [pc, #20]	; (8001594 <DisplayREDX+0x28>)
 8001580:	f000 fed1 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_X_GPIO_Port, LED_YELLOW_X_Pin, RESET);
 8001584:	2200      	movs	r2, #0
 8001586:	2110      	movs	r1, #16
 8001588:	4802      	ldr	r0, [pc, #8]	; (8001594 <DisplayREDX+0x28>)
 800158a:	f000 fecc 	bl	8002326 <HAL_GPIO_WritePin>
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40010c00 	.word	0x40010c00

08001598 <DisplayYELLOWX>:
void DisplayYELLOWX(void){
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_X_GPIO_Port, LED_RED_X_Pin, RESET);
 800159c:	2200      	movs	r2, #0
 800159e:	2108      	movs	r1, #8
 80015a0:	4807      	ldr	r0, [pc, #28]	; (80015c0 <DisplayYELLOWX+0x28>)
 80015a2:	f000 fec0 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_X_GPIO_Port, LED_GREEN_X_Pin, RESET);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2120      	movs	r1, #32
 80015aa:	4805      	ldr	r0, [pc, #20]	; (80015c0 <DisplayYELLOWX+0x28>)
 80015ac:	f000 febb 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_X_GPIO_Port, LED_YELLOW_X_Pin, SET);
 80015b0:	2201      	movs	r2, #1
 80015b2:	2110      	movs	r1, #16
 80015b4:	4802      	ldr	r0, [pc, #8]	; (80015c0 <DisplayYELLOWX+0x28>)
 80015b6:	f000 feb6 	bl	8002326 <HAL_GPIO_WritePin>
}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40010c00 	.word	0x40010c00

080015c4 <DisplayGREENX>:
void DisplayGREENX(void){
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_X_GPIO_Port, LED_RED_X_Pin, RESET);
 80015c8:	2200      	movs	r2, #0
 80015ca:	2108      	movs	r1, #8
 80015cc:	4807      	ldr	r0, [pc, #28]	; (80015ec <DisplayGREENX+0x28>)
 80015ce:	f000 feaa 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_X_GPIO_Port, LED_GREEN_X_Pin, SET);
 80015d2:	2201      	movs	r2, #1
 80015d4:	2120      	movs	r1, #32
 80015d6:	4805      	ldr	r0, [pc, #20]	; (80015ec <DisplayGREENX+0x28>)
 80015d8:	f000 fea5 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_X_GPIO_Port, LED_YELLOW_X_Pin, RESET);
 80015dc:	2200      	movs	r2, #0
 80015de:	2110      	movs	r1, #16
 80015e0:	4802      	ldr	r0, [pc, #8]	; (80015ec <DisplayGREENX+0x28>)
 80015e2:	f000 fea0 	bl	8002326 <HAL_GPIO_WritePin>
}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40010c00 	.word	0x40010c00

080015f0 <DisplayREDY>:
void DisplayREDY(void){
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_Y_GPIO_Port, LED_RED_Y_Pin, SET);
 80015f4:	2201      	movs	r2, #1
 80015f6:	2140      	movs	r1, #64	; 0x40
 80015f8:	4807      	ldr	r0, [pc, #28]	; (8001618 <DisplayREDY+0x28>)
 80015fa:	f000 fe94 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_Y_GPIO_Port, LED_GREEN_Y_Pin, RESET);
 80015fe:	2200      	movs	r2, #0
 8001600:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001604:	4804      	ldr	r0, [pc, #16]	; (8001618 <DisplayREDY+0x28>)
 8001606:	f000 fe8e 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_Y_GPIO_Port, LED_YELLOW_Y_Pin, RESET);
 800160a:	2200      	movs	r2, #0
 800160c:	2180      	movs	r1, #128	; 0x80
 800160e:	4802      	ldr	r0, [pc, #8]	; (8001618 <DisplayREDY+0x28>)
 8001610:	f000 fe89 	bl	8002326 <HAL_GPIO_WritePin>
}
 8001614:	bf00      	nop
 8001616:	bd80      	pop	{r7, pc}
 8001618:	40010c00 	.word	0x40010c00

0800161c <DisplayYELLOWY>:
void DisplayYELLOWY(void){
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_Y_GPIO_Port, LED_RED_Y_Pin, RESET);
 8001620:	2200      	movs	r2, #0
 8001622:	2140      	movs	r1, #64	; 0x40
 8001624:	4807      	ldr	r0, [pc, #28]	; (8001644 <DisplayYELLOWY+0x28>)
 8001626:	f000 fe7e 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_Y_GPIO_Port, LED_GREEN_Y_Pin, RESET);
 800162a:	2200      	movs	r2, #0
 800162c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001630:	4804      	ldr	r0, [pc, #16]	; (8001644 <DisplayYELLOWY+0x28>)
 8001632:	f000 fe78 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_Y_GPIO_Port, LED_YELLOW_Y_Pin, SET);
 8001636:	2201      	movs	r2, #1
 8001638:	2180      	movs	r1, #128	; 0x80
 800163a:	4802      	ldr	r0, [pc, #8]	; (8001644 <DisplayYELLOWY+0x28>)
 800163c:	f000 fe73 	bl	8002326 <HAL_GPIO_WritePin>
}
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}
 8001644:	40010c00 	.word	0x40010c00

08001648 <DisplayGREENY>:
void DisplayGREENY(void){
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_Y_GPIO_Port, LED_RED_Y_Pin, RESET);
 800164c:	2200      	movs	r2, #0
 800164e:	2140      	movs	r1, #64	; 0x40
 8001650:	4807      	ldr	r0, [pc, #28]	; (8001670 <DisplayGREENY+0x28>)
 8001652:	f000 fe68 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_Y_GPIO_Port, LED_GREEN_Y_Pin, SET);
 8001656:	2201      	movs	r2, #1
 8001658:	f44f 7180 	mov.w	r1, #256	; 0x100
 800165c:	4804      	ldr	r0, [pc, #16]	; (8001670 <DisplayGREENY+0x28>)
 800165e:	f000 fe62 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_Y_GPIO_Port, LED_YELLOW_Y_Pin, RESET);
 8001662:	2200      	movs	r2, #0
 8001664:	2180      	movs	r1, #128	; 0x80
 8001666:	4802      	ldr	r0, [pc, #8]	; (8001670 <DisplayGREENY+0x28>)
 8001668:	f000 fe5d 	bl	8002326 <HAL_GPIO_WritePin>
}
 800166c:	bf00      	nop
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40010c00 	.word	0x40010c00

08001674 <DisplayMAN_REDX>:
void DisplayMAN_REDX(void){
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_RED_X_GPIO_Port, LED_RED_X_Pin);
 8001678:	2108      	movs	r1, #8
 800167a:	4802      	ldr	r0, [pc, #8]	; (8001684 <DisplayMAN_REDX+0x10>)
 800167c:	f000 fe6b 	bl	8002356 <HAL_GPIO_TogglePin>
}
 8001680:	bf00      	nop
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40010c00 	.word	0x40010c00

08001688 <DisplayMAN_REDY>:
void DisplayMAN_REDY(void){
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_RED_Y_GPIO_Port, LED_RED_Y_Pin);
 800168c:	2140      	movs	r1, #64	; 0x40
 800168e:	4802      	ldr	r0, [pc, #8]	; (8001698 <DisplayMAN_REDY+0x10>)
 8001690:	f000 fe61 	bl	8002356 <HAL_GPIO_TogglePin>
}
 8001694:	bf00      	nop
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40010c00 	.word	0x40010c00

0800169c <DisplayMAN_GREENX>:
void DisplayMAN_GREENX(void){
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GREEN_X_GPIO_Port, LED_GREEN_X_Pin);
 80016a0:	2120      	movs	r1, #32
 80016a2:	4802      	ldr	r0, [pc, #8]	; (80016ac <DisplayMAN_GREENX+0x10>)
 80016a4:	f000 fe57 	bl	8002356 <HAL_GPIO_TogglePin>
}
 80016a8:	bf00      	nop
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40010c00 	.word	0x40010c00

080016b0 <DisplayMAN_GREENY>:
void DisplayMAN_GREENY(void){
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GREEN_Y_GPIO_Port, LED_GREEN_Y_Pin);
 80016b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016b8:	4802      	ldr	r0, [pc, #8]	; (80016c4 <DisplayMAN_GREENY+0x14>)
 80016ba:	f000 fe4c 	bl	8002356 <HAL_GPIO_TogglePin>
}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40010c00 	.word	0x40010c00

080016c8 <DisplayMAN_YELLOWX>:
void DisplayMAN_YELLOWX(void){
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_YELLOW_X_GPIO_Port, LED_YELLOW_X_Pin);
 80016cc:	2110      	movs	r1, #16
 80016ce:	4802      	ldr	r0, [pc, #8]	; (80016d8 <DisplayMAN_YELLOWX+0x10>)
 80016d0:	f000 fe41 	bl	8002356 <HAL_GPIO_TogglePin>
}
 80016d4:	bf00      	nop
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40010c00 	.word	0x40010c00

080016dc <DisplayMAN_YELLOWY>:
void DisplayMAN_YELLOWY(void){
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_YELLOW_Y_GPIO_Port, LED_YELLOW_Y_Pin);
 80016e0:	2180      	movs	r1, #128	; 0x80
 80016e2:	4802      	ldr	r0, [pc, #8]	; (80016ec <DisplayMAN_YELLOWY+0x10>)
 80016e4:	f000 fe37 	bl	8002356 <HAL_GPIO_TogglePin>
}
 80016e8:	bf00      	nop
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40010c00 	.word	0x40010c00

080016f0 <InitLED>:
void InitLED(void){
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_X_GPIO_Port, LED_RED_X_Pin, RESET);
 80016f4:	2200      	movs	r2, #0
 80016f6:	2108      	movs	r1, #8
 80016f8:	480f      	ldr	r0, [pc, #60]	; (8001738 <InitLED+0x48>)
 80016fa:	f000 fe14 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_X_GPIO_Port, LED_GREEN_X_Pin, RESET);
 80016fe:	2200      	movs	r2, #0
 8001700:	2120      	movs	r1, #32
 8001702:	480d      	ldr	r0, [pc, #52]	; (8001738 <InitLED+0x48>)
 8001704:	f000 fe0f 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_X_GPIO_Port, LED_YELLOW_X_Pin, RESET);
 8001708:	2200      	movs	r2, #0
 800170a:	2110      	movs	r1, #16
 800170c:	480a      	ldr	r0, [pc, #40]	; (8001738 <InitLED+0x48>)
 800170e:	f000 fe0a 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_Y_GPIO_Port, LED_RED_Y_Pin, RESET);
 8001712:	2200      	movs	r2, #0
 8001714:	2140      	movs	r1, #64	; 0x40
 8001716:	4808      	ldr	r0, [pc, #32]	; (8001738 <InitLED+0x48>)
 8001718:	f000 fe05 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_Y_GPIO_Port, LED_GREEN_Y_Pin, RESET);
 800171c:	2200      	movs	r2, #0
 800171e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001722:	4805      	ldr	r0, [pc, #20]	; (8001738 <InitLED+0x48>)
 8001724:	f000 fdff 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_Y_GPIO_Port, LED_YELLOW_Y_Pin, RESET);
 8001728:	2200      	movs	r2, #0
 800172a:	2180      	movs	r1, #128	; 0x80
 800172c:	4802      	ldr	r0, [pc, #8]	; (8001738 <InitLED+0x48>)
 800172e:	f000 fdfa 	bl	8002326 <HAL_GPIO_WritePin>
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40010c00 	.word	0x40010c00

0800173c <InitAllLED>:
void InitAllLED(void){
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001740:	2201      	movs	r2, #1
 8001742:	2180      	movs	r1, #128	; 0x80
 8001744:	4829      	ldr	r0, [pc, #164]	; (80017ec <InitAllLED+0xb0>)
 8001746:	f000 fdee 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 800174a:	2201      	movs	r2, #1
 800174c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001750:	4826      	ldr	r0, [pc, #152]	; (80017ec <InitAllLED+0xb0>)
 8001752:	f000 fde8 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 8001756:	2201      	movs	r2, #1
 8001758:	f44f 7100 	mov.w	r1, #512	; 0x200
 800175c:	4823      	ldr	r0, [pc, #140]	; (80017ec <InitAllLED+0xb0>)
 800175e:	f000 fde2 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);
 8001762:	2201      	movs	r2, #1
 8001764:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001768:	4820      	ldr	r0, [pc, #128]	; (80017ec <InitAllLED+0xb0>)
 800176a:	f000 fddc 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_SET);
 800176e:	2201      	movs	r2, #1
 8001770:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001774:	481d      	ldr	r0, [pc, #116]	; (80017ec <InitAllLED+0xb0>)
 8001776:	f000 fdd6 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_SET);
 800177a:	2201      	movs	r2, #1
 800177c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001780:	481a      	ldr	r0, [pc, #104]	; (80017ec <InitAllLED+0xb0>)
 8001782:	f000 fdd0 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_SET);
 8001786:	2201      	movs	r2, #1
 8001788:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800178c:	4817      	ldr	r0, [pc, #92]	; (80017ec <InitAllLED+0xb0>)
 800178e:	f000 fdca 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8001792:	2201      	movs	r2, #1
 8001794:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001798:	4815      	ldr	r0, [pc, #84]	; (80017f0 <InitAllLED+0xb4>)
 800179a:	f000 fdc4 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 800179e:	2201      	movs	r2, #1
 80017a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017a4:	4812      	ldr	r0, [pc, #72]	; (80017f0 <InitAllLED+0xb4>)
 80017a6:	f000 fdbe 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80017aa:	2201      	movs	r2, #1
 80017ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017b0:	480f      	ldr	r0, [pc, #60]	; (80017f0 <InitAllLED+0xb4>)
 80017b2:	f000 fdb8 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80017b6:	2201      	movs	r2, #1
 80017b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017bc:	480c      	ldr	r0, [pc, #48]	; (80017f0 <InitAllLED+0xb4>)
 80017be:	f000 fdb2 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, GPIO_PIN_SET);
 80017c2:	2201      	movs	r2, #1
 80017c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017c8:	4809      	ldr	r0, [pc, #36]	; (80017f0 <InitAllLED+0xb4>)
 80017ca:	f000 fdac 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, GPIO_PIN_SET);
 80017ce:	2201      	movs	r2, #1
 80017d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017d4:	4806      	ldr	r0, [pc, #24]	; (80017f0 <InitAllLED+0xb4>)
 80017d6:	f000 fda6 	bl	8002326 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, GPIO_PIN_SET);
 80017da:	2201      	movs	r2, #1
 80017dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017e0:	4803      	ldr	r0, [pc, #12]	; (80017f0 <InitAllLED+0xb4>)
 80017e2:	f000 fda0 	bl	8002326 <HAL_GPIO_WritePin>
}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40010800 	.word	0x40010800
 80017f0:	40010c00 	.word	0x40010c00

080017f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017f8:	f000 fa94 	bl	8001d24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017fc:	f000 f8a8 	bl	8001950 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001800:	f000 f92e 	bl	8001a60 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001804:	f000 f8e0 	bl	80019c8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001808:	4838      	ldr	r0, [pc, #224]	; (80018ec <main+0xf8>)
 800180a:	f001 f9e9 	bl	8002be0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	InitAllLED();
 800180e:	f7ff ff95 	bl	800173c <InitAllLED>
	list= createTaskList();
 8001812:	f7fe fc9b 	bl	800014c <createTaskList>
 8001816:	4603      	mov	r3, r0
 8001818:	4a35      	ldr	r2, [pc, #212]	; (80018f0 <main+0xfc>)
 800181a:	6013      	str	r3, [r2, #0]
	statusx = INIT;
 800181c:	4b35      	ldr	r3, [pc, #212]	; (80018f4 <main+0x100>)
 800181e:	2201      	movs	r2, #1
 8001820:	601a      	str	r2, [r3, #0]
	statusy = INIT;
 8001822:	4b35      	ldr	r3, [pc, #212]	; (80018f8 <main+0x104>)
 8001824:	2201      	movs	r2, #1
 8001826:	601a      	str	r2, [r3, #0]
	counter_x = 0;
 8001828:	4b34      	ldr	r3, [pc, #208]	; (80018fc <main+0x108>)
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
	counter_y = 0;
 800182e:	4b34      	ldr	r3, [pc, #208]	; (8001900 <main+0x10c>)
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]
	counterMode = 1;
 8001834:	4b33      	ldr	r3, [pc, #204]	; (8001904 <main+0x110>)
 8001836:	2201      	movs	r2, #1
 8001838:	601a      	str	r2, [r3, #0]
	counterTimeSet = 0;
 800183a:	4b33      	ldr	r3, [pc, #204]	; (8001908 <main+0x114>)
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
	DisplayCounter = 0;
 8001840:	4b32      	ldr	r3, [pc, #200]	; (800190c <main+0x118>)
 8001842:	2200      	movs	r2, #0
 8001844:	601a      	str	r2, [r3, #0]
	SCH_Add_Task(task1, 50, 50);
 8001846:	2232      	movs	r2, #50	; 0x32
 8001848:	2132      	movs	r1, #50	; 0x32
 800184a:	4831      	ldr	r0, [pc, #196]	; (8001910 <main+0x11c>)
 800184c:	f7fe fd3e 	bl	80002cc <SCH_Add_Task>
	SCH_Add_Task(task2, 100, 100);
 8001850:	2264      	movs	r2, #100	; 0x64
 8001852:	2164      	movs	r1, #100	; 0x64
 8001854:	482f      	ldr	r0, [pc, #188]	; (8001914 <main+0x120>)
 8001856:	f7fe fd39 	bl	80002cc <SCH_Add_Task>
	SCH_Add_Task(task3, 150, 150);
 800185a:	2296      	movs	r2, #150	; 0x96
 800185c:	2196      	movs	r1, #150	; 0x96
 800185e:	482e      	ldr	r0, [pc, #184]	; (8001918 <main+0x124>)
 8001860:	f7fe fd34 	bl	80002cc <SCH_Add_Task>
	SCH_Add_Task(task4, 200, 200);
 8001864:	22c8      	movs	r2, #200	; 0xc8
 8001866:	21c8      	movs	r1, #200	; 0xc8
 8001868:	482c      	ldr	r0, [pc, #176]	; (800191c <main+0x128>)
 800186a:	f7fe fd2f 	bl	80002cc <SCH_Add_Task>
	SCH_Add_Task(task5, 250, 250);
 800186e:	22fa      	movs	r2, #250	; 0xfa
 8001870:	21fa      	movs	r1, #250	; 0xfa
 8001872:	482b      	ldr	r0, [pc, #172]	; (8001920 <main+0x12c>)
 8001874:	f7fe fd2a 	bl	80002cc <SCH_Add_Task>
	SCH_Add_Task(fsm_automatic_runx, 0, 10);
 8001878:	220a      	movs	r2, #10
 800187a:	2100      	movs	r1, #0
 800187c:	4829      	ldr	r0, [pc, #164]	; (8001924 <main+0x130>)
 800187e:	f7fe fd25 	bl	80002cc <SCH_Add_Task>
	SCH_Add_Task(fsm_automatic_runy, 0, 10);
 8001882:	220a      	movs	r2, #10
 8001884:	2100      	movs	r1, #0
 8001886:	4828      	ldr	r0, [pc, #160]	; (8001928 <main+0x134>)
 8001888:	f7fe fd20 	bl	80002cc <SCH_Add_Task>
	SCH_Add_Task(fsm_clock, 100, 25);
 800188c:	2219      	movs	r2, #25
 800188e:	2164      	movs	r1, #100	; 0x64
 8001890:	4826      	ldr	r0, [pc, #152]	; (800192c <main+0x138>)
 8001892:	f7fe fd1b 	bl	80002cc <SCH_Add_Task>
	SCH_Add_Task(clockX, 100, 100);
 8001896:	2264      	movs	r2, #100	; 0x64
 8001898:	2164      	movs	r1, #100	; 0x64
 800189a:	4825      	ldr	r0, [pc, #148]	; (8001930 <main+0x13c>)
 800189c:	f7fe fd16 	bl	80002cc <SCH_Add_Task>
	SCH_Add_Task(clockY, 100, 100);
 80018a0:	2264      	movs	r2, #100	; 0x64
 80018a2:	2164      	movs	r1, #100	; 0x64
 80018a4:	4823      	ldr	r0, [pc, #140]	; (8001934 <main+0x140>)
 80018a6:	f7fe fd11 	bl	80002cc <SCH_Add_Task>
	SCH_Add_Task(fsm_mode, 100, 25);
 80018aa:	2219      	movs	r2, #25
 80018ac:	2164      	movs	r1, #100	; 0x64
 80018ae:	4822      	ldr	r0, [pc, #136]	; (8001938 <main+0x144>)
 80018b0:	f7fe fd0c 	bl	80002cc <SCH_Add_Task>
	SCH_Add_Task(fsm_manual_run1, 10, 10);
 80018b4:	220a      	movs	r2, #10
 80018b6:	210a      	movs	r1, #10
 80018b8:	4820      	ldr	r0, [pc, #128]	; (800193c <main+0x148>)
 80018ba:	f7fe fd07 	bl	80002cc <SCH_Add_Task>
	SCH_Add_Task(fsm_manual_run2, 10, 10);
 80018be:	220a      	movs	r2, #10
 80018c0:	210a      	movs	r1, #10
 80018c2:	481f      	ldr	r0, [pc, #124]	; (8001940 <main+0x14c>)
 80018c4:	f7fe fd02 	bl	80002cc <SCH_Add_Task>
	SCH_Add_Task(fsm_for_input_processing1, 10, 10);
 80018c8:	220a      	movs	r2, #10
 80018ca:	210a      	movs	r1, #10
 80018cc:	481d      	ldr	r0, [pc, #116]	; (8001944 <main+0x150>)
 80018ce:	f7fe fcfd 	bl	80002cc <SCH_Add_Task>
	SCH_Add_Task(fsm_for_input_processing2, 10, 10);
 80018d2:	220a      	movs	r2, #10
 80018d4:	210a      	movs	r1, #10
 80018d6:	481c      	ldr	r0, [pc, #112]	; (8001948 <main+0x154>)
 80018d8:	f7fe fcf8 	bl	80002cc <SCH_Add_Task>
	SCH_Add_Task(fsm_for_input_processing3, 10, 10);
 80018dc:	220a      	movs	r2, #10
 80018de:	210a      	movs	r1, #10
 80018e0:	481a      	ldr	r0, [pc, #104]	; (800194c <main+0x158>)
 80018e2:	f7fe fcf3 	bl	80002cc <SCH_Add_Task>

  while (1)
  {
	  SCH_Dispatch_Tasks();
 80018e6:	f7fe fd29 	bl	800033c <SCH_Dispatch_Tasks>
 80018ea:	e7fc      	b.n	80018e6 <main+0xf2>
 80018ec:	20000110 	.word	0x20000110
 80018f0:	2000010c 	.word	0x2000010c
 80018f4:	200000bc 	.word	0x200000bc
 80018f8:	200000c0 	.word	0x200000c0
 80018fc:	200000ac 	.word	0x200000ac
 8001900:	200000b0 	.word	0x200000b0
 8001904:	200000d0 	.word	0x200000d0
 8001908:	200000d4 	.word	0x200000d4
 800190c:	2000009c 	.word	0x2000009c
 8001910:	080003cd 	.word	0x080003cd
 8001914:	080003e1 	.word	0x080003e1
 8001918:	080003f5 	.word	0x080003f5
 800191c:	08000409 	.word	0x08000409
 8001920:	0800041d 	.word	0x0800041d
 8001924:	0800085d 	.word	0x0800085d
 8001928:	08000999 	.word	0x08000999
 800192c:	08000641 	.word	0x08000641
 8001930:	08000729 	.word	0x08000729
 8001934:	08000761 	.word	0x08000761
 8001938:	08000799 	.word	0x08000799
 800193c:	08000ad5 	.word	0x08000ad5
 8001940:	08000bc5 	.word	0x08000bc5
 8001944:	08000cad 	.word	0x08000cad
 8001948:	08000d59 	.word	0x08000d59
 800194c:	08000dfd 	.word	0x08000dfd

08001950 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b090      	sub	sp, #64	; 0x40
 8001954:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001956:	f107 0318 	add.w	r3, r7, #24
 800195a:	2228      	movs	r2, #40	; 0x28
 800195c:	2100      	movs	r1, #0
 800195e:	4618      	mov	r0, r3
 8001960:	f001 fd04 	bl	800336c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001964:	1d3b      	adds	r3, r7, #4
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	605a      	str	r2, [r3, #4]
 800196c:	609a      	str	r2, [r3, #8]
 800196e:	60da      	str	r2, [r3, #12]
 8001970:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001972:	2302      	movs	r3, #2
 8001974:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001976:	2301      	movs	r3, #1
 8001978:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800197a:	2310      	movs	r3, #16
 800197c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800197e:	2300      	movs	r3, #0
 8001980:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001982:	f107 0318 	add.w	r3, r7, #24
 8001986:	4618      	mov	r0, r3
 8001988:	f000 fcfe 	bl	8002388 <HAL_RCC_OscConfig>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001992:	f000 f8d8 	bl	8001b46 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001996:	230f      	movs	r3, #15
 8001998:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800199a:	2300      	movs	r3, #0
 800199c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800199e:	2300      	movs	r3, #0
 80019a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019a2:	2300      	movs	r3, #0
 80019a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019a6:	2300      	movs	r3, #0
 80019a8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80019aa:	1d3b      	adds	r3, r7, #4
 80019ac:	2100      	movs	r1, #0
 80019ae:	4618      	mov	r0, r3
 80019b0:	f000 ff6a 	bl	8002888 <HAL_RCC_ClockConfig>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80019ba:	f000 f8c4 	bl	8001b46 <Error_Handler>
  }
}
 80019be:	bf00      	nop
 80019c0:	3740      	adds	r7, #64	; 0x40
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
	...

080019c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b086      	sub	sp, #24
 80019cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019ce:	f107 0308 	add.w	r3, r7, #8
 80019d2:	2200      	movs	r2, #0
 80019d4:	601a      	str	r2, [r3, #0]
 80019d6:	605a      	str	r2, [r3, #4]
 80019d8:	609a      	str	r2, [r3, #8]
 80019da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019dc:	463b      	mov	r3, r7
 80019de:	2200      	movs	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019e4:	4b1d      	ldr	r3, [pc, #116]	; (8001a5c <MX_TIM2_Init+0x94>)
 80019e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80019ec:	4b1b      	ldr	r3, [pc, #108]	; (8001a5c <MX_TIM2_Init+0x94>)
 80019ee:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80019f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019f4:	4b19      	ldr	r3, [pc, #100]	; (8001a5c <MX_TIM2_Init+0x94>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80019fa:	4b18      	ldr	r3, [pc, #96]	; (8001a5c <MX_TIM2_Init+0x94>)
 80019fc:	2209      	movs	r2, #9
 80019fe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a00:	4b16      	ldr	r3, [pc, #88]	; (8001a5c <MX_TIM2_Init+0x94>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a06:	4b15      	ldr	r3, [pc, #84]	; (8001a5c <MX_TIM2_Init+0x94>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a0c:	4813      	ldr	r0, [pc, #76]	; (8001a5c <MX_TIM2_Init+0x94>)
 8001a0e:	f001 f897 	bl	8002b40 <HAL_TIM_Base_Init>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001a18:	f000 f895 	bl	8001b46 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a20:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a22:	f107 0308 	add.w	r3, r7, #8
 8001a26:	4619      	mov	r1, r3
 8001a28:	480c      	ldr	r0, [pc, #48]	; (8001a5c <MX_TIM2_Init+0x94>)
 8001a2a:	f001 fa15 	bl	8002e58 <HAL_TIM_ConfigClockSource>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001a34:	f000 f887 	bl	8001b46 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a40:	463b      	mov	r3, r7
 8001a42:	4619      	mov	r1, r3
 8001a44:	4805      	ldr	r0, [pc, #20]	; (8001a5c <MX_TIM2_Init+0x94>)
 8001a46:	f001 fbed 	bl	8003224 <HAL_TIMEx_MasterConfigSynchronization>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001a50:	f000 f879 	bl	8001b46 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a54:	bf00      	nop
 8001a56:	3718      	adds	r7, #24
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20000110 	.word	0x20000110

08001a60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a66:	f107 0308 	add.w	r3, r7, #8
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	605a      	str	r2, [r3, #4]
 8001a70:	609a      	str	r2, [r3, #8]
 8001a72:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a74:	4b28      	ldr	r3, [pc, #160]	; (8001b18 <MX_GPIO_Init+0xb8>)
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	4a27      	ldr	r2, [pc, #156]	; (8001b18 <MX_GPIO_Init+0xb8>)
 8001a7a:	f043 0304 	orr.w	r3, r3, #4
 8001a7e:	6193      	str	r3, [r2, #24]
 8001a80:	4b25      	ldr	r3, [pc, #148]	; (8001b18 <MX_GPIO_Init+0xb8>)
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	607b      	str	r3, [r7, #4]
 8001a8a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a8c:	4b22      	ldr	r3, [pc, #136]	; (8001b18 <MX_GPIO_Init+0xb8>)
 8001a8e:	699b      	ldr	r3, [r3, #24]
 8001a90:	4a21      	ldr	r2, [pc, #132]	; (8001b18 <MX_GPIO_Init+0xb8>)
 8001a92:	f043 0308 	orr.w	r3, r3, #8
 8001a96:	6193      	str	r3, [r2, #24]
 8001a98:	4b1f      	ldr	r3, [pc, #124]	; (8001b18 <MX_GPIO_Init+0xb8>)
 8001a9a:	699b      	ldr	r3, [r3, #24]
 8001a9c:	f003 0308 	and.w	r3, r3, #8
 8001aa0:	603b      	str	r3, [r7, #0]
 8001aa2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED8_Pin|LED9_Pin|LED10_Pin|LED11_Pin
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f643 71fc 	movw	r1, #16380	; 0x3ffc
 8001aaa:	481c      	ldr	r0, [pc, #112]	; (8001b1c <MX_GPIO_Init+0xbc>)
 8001aac:	f000 fc3b 	bl	8002326 <HAL_GPIO_WritePin>
                          |LED12_Pin|LED1_Pin|LED2_Pin|LED3_Pin
                          |LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN1_Pin|EN2_Pin|EN3_Pin|EN4_Pin
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f64f 71f8 	movw	r1, #65528	; 0xfff8
 8001ab6:	481a      	ldr	r0, [pc, #104]	; (8001b20 <MX_GPIO_Init+0xc0>)
 8001ab8:	f000 fc35 	bl	8002326 <HAL_GPIO_WritePin>
                          |EN0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED8_Pin LED9_Pin LED10_Pin LED11_Pin
                           LED12_Pin LED1_Pin LED2_Pin LED3_Pin
                           LED4_Pin LED5_Pin LED6_Pin LED7_Pin */
  GPIO_InitStruct.Pin = LED8_Pin|LED9_Pin|LED10_Pin|LED11_Pin
 8001abc:	f643 73fc 	movw	r3, #16380	; 0x3ffc
 8001ac0:	60bb      	str	r3, [r7, #8]
                          |LED12_Pin|LED1_Pin|LED2_Pin|LED3_Pin
                          |LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aca:	2302      	movs	r3, #2
 8001acc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ace:	f107 0308 	add.w	r3, r7, #8
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4811      	ldr	r0, [pc, #68]	; (8001b1c <MX_GPIO_Init+0xbc>)
 8001ad6:	f000 fa95 	bl	8002004 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_Pin Button1_Pin Button2_Pin */
  GPIO_InitStruct.Pin = Button_Pin|Button1_Pin|Button2_Pin;
 8001ada:	2307      	movs	r3, #7
 8001adc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae6:	f107 0308 	add.w	r3, r7, #8
 8001aea:	4619      	mov	r1, r3
 8001aec:	480c      	ldr	r0, [pc, #48]	; (8001b20 <MX_GPIO_Init+0xc0>)
 8001aee:	f000 fa89 	bl	8002004 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin EN4_Pin
                           EN5_Pin EN6_Pin LED_RED_X_Pin LED_YELLOW_X_Pin
                           LED_GREEN_X_Pin LED_RED_Y_Pin LED_YELLOW_Y_Pin LED_GREEN_Y_Pin
                           EN0_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin|EN4_Pin
 8001af2:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001af6:	60bb      	str	r3, [r7, #8]
                          |EN5_Pin|EN6_Pin|LED_RED_X_Pin|LED_YELLOW_X_Pin
                          |LED_GREEN_X_Pin|LED_RED_Y_Pin|LED_YELLOW_Y_Pin|LED_GREEN_Y_Pin
                          |EN0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af8:	2301      	movs	r3, #1
 8001afa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afc:	2300      	movs	r3, #0
 8001afe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b00:	2302      	movs	r3, #2
 8001b02:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b04:	f107 0308 	add.w	r3, r7, #8
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4805      	ldr	r0, [pc, #20]	; (8001b20 <MX_GPIO_Init+0xc0>)
 8001b0c:	f000 fa7a 	bl	8002004 <HAL_GPIO_Init>

}
 8001b10:	bf00      	nop
 8001b12:	3718      	adds	r7, #24
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	40021000 	.word	0x40021000
 8001b1c:	40010800 	.word	0x40010800
 8001b20:	40010c00 	.word	0x40010c00

08001b24 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM2){
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b34:	d103      	bne.n	8001b3e <HAL_TIM_PeriodElapsedCallback+0x1a>
		button_reading();
 8001b36:	f7ff f9f9 	bl	8000f2c <button_reading>
		SCH_Update();
 8001b3a:	f7fe fb17 	bl	800016c <SCH_Update>
	}
}
 8001b3e:	bf00      	nop
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b46:	b480      	push	{r7}
 8001b48:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b4a:	b672      	cpsid	i
}
 8001b4c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b4e:	e7fe      	b.n	8001b4e <Error_Handler+0x8>

08001b50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b56:	4b15      	ldr	r3, [pc, #84]	; (8001bac <HAL_MspInit+0x5c>)
 8001b58:	699b      	ldr	r3, [r3, #24]
 8001b5a:	4a14      	ldr	r2, [pc, #80]	; (8001bac <HAL_MspInit+0x5c>)
 8001b5c:	f043 0301 	orr.w	r3, r3, #1
 8001b60:	6193      	str	r3, [r2, #24]
 8001b62:	4b12      	ldr	r3, [pc, #72]	; (8001bac <HAL_MspInit+0x5c>)
 8001b64:	699b      	ldr	r3, [r3, #24]
 8001b66:	f003 0301 	and.w	r3, r3, #1
 8001b6a:	60bb      	str	r3, [r7, #8]
 8001b6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b6e:	4b0f      	ldr	r3, [pc, #60]	; (8001bac <HAL_MspInit+0x5c>)
 8001b70:	69db      	ldr	r3, [r3, #28]
 8001b72:	4a0e      	ldr	r2, [pc, #56]	; (8001bac <HAL_MspInit+0x5c>)
 8001b74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b78:	61d3      	str	r3, [r2, #28]
 8001b7a:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <HAL_MspInit+0x5c>)
 8001b7c:	69db      	ldr	r3, [r3, #28]
 8001b7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b82:	607b      	str	r3, [r7, #4]
 8001b84:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001b86:	4b0a      	ldr	r3, [pc, #40]	; (8001bb0 <HAL_MspInit+0x60>)
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	60fb      	str	r3, [r7, #12]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b92:	60fb      	str	r3, [r7, #12]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	4a04      	ldr	r2, [pc, #16]	; (8001bb0 <HAL_MspInit+0x60>)
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	3714      	adds	r7, #20
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bc80      	pop	{r7}
 8001baa:	4770      	bx	lr
 8001bac:	40021000 	.word	0x40021000
 8001bb0:	40010000 	.word	0x40010000

08001bb4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bc4:	d113      	bne.n	8001bee <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bc6:	4b0c      	ldr	r3, [pc, #48]	; (8001bf8 <HAL_TIM_Base_MspInit+0x44>)
 8001bc8:	69db      	ldr	r3, [r3, #28]
 8001bca:	4a0b      	ldr	r2, [pc, #44]	; (8001bf8 <HAL_TIM_Base_MspInit+0x44>)
 8001bcc:	f043 0301 	orr.w	r3, r3, #1
 8001bd0:	61d3      	str	r3, [r2, #28]
 8001bd2:	4b09      	ldr	r3, [pc, #36]	; (8001bf8 <HAL_TIM_Base_MspInit+0x44>)
 8001bd4:	69db      	ldr	r3, [r3, #28]
 8001bd6:	f003 0301 	and.w	r3, r3, #1
 8001bda:	60fb      	str	r3, [r7, #12]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001bde:	2200      	movs	r2, #0
 8001be0:	2100      	movs	r1, #0
 8001be2:	201c      	movs	r0, #28
 8001be4:	f000 f9d7 	bl	8001f96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001be8:	201c      	movs	r0, #28
 8001bea:	f000 f9f0 	bl	8001fce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001bee:	bf00      	nop
 8001bf0:	3710      	adds	r7, #16
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40021000 	.word	0x40021000

08001bfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c00:	e7fe      	b.n	8001c00 <NMI_Handler+0x4>

08001c02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c02:	b480      	push	{r7}
 8001c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c06:	e7fe      	b.n	8001c06 <HardFault_Handler+0x4>

08001c08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c0c:	e7fe      	b.n	8001c0c <MemManage_Handler+0x4>

08001c0e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c12:	e7fe      	b.n	8001c12 <BusFault_Handler+0x4>

08001c14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c18:	e7fe      	b.n	8001c18 <UsageFault_Handler+0x4>

08001c1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bc80      	pop	{r7}
 8001c24:	4770      	bx	lr

08001c26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c26:	b480      	push	{r7}
 8001c28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bc80      	pop	{r7}
 8001c30:	4770      	bx	lr

08001c32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c32:	b480      	push	{r7}
 8001c34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bc80      	pop	{r7}
 8001c3c:	4770      	bx	lr

08001c3e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c3e:	b580      	push	{r7, lr}
 8001c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c42:	f000 f8b5 	bl	8001db0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
	...

08001c4c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c50:	4802      	ldr	r0, [pc, #8]	; (8001c5c <TIM2_IRQHandler+0x10>)
 8001c52:	f001 f811 	bl	8002c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000110 	.word	0x20000110

08001c60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b086      	sub	sp, #24
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c68:	4a14      	ldr	r2, [pc, #80]	; (8001cbc <_sbrk+0x5c>)
 8001c6a:	4b15      	ldr	r3, [pc, #84]	; (8001cc0 <_sbrk+0x60>)
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c74:	4b13      	ldr	r3, [pc, #76]	; (8001cc4 <_sbrk+0x64>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d102      	bne.n	8001c82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c7c:	4b11      	ldr	r3, [pc, #68]	; (8001cc4 <_sbrk+0x64>)
 8001c7e:	4a12      	ldr	r2, [pc, #72]	; (8001cc8 <_sbrk+0x68>)
 8001c80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c82:	4b10      	ldr	r3, [pc, #64]	; (8001cc4 <_sbrk+0x64>)
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4413      	add	r3, r2
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d207      	bcs.n	8001ca0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c90:	f001 fb32 	bl	80032f8 <__errno>
 8001c94:	4603      	mov	r3, r0
 8001c96:	220c      	movs	r2, #12
 8001c98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c9e:	e009      	b.n	8001cb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ca0:	4b08      	ldr	r3, [pc, #32]	; (8001cc4 <_sbrk+0x64>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ca6:	4b07      	ldr	r3, [pc, #28]	; (8001cc4 <_sbrk+0x64>)
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4413      	add	r3, r2
 8001cae:	4a05      	ldr	r2, [pc, #20]	; (8001cc4 <_sbrk+0x64>)
 8001cb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3718      	adds	r7, #24
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	20002800 	.word	0x20002800
 8001cc0:	00000400 	.word	0x00000400
 8001cc4:	200000fc 	.word	0x200000fc
 8001cc8:	20000170 	.word	0x20000170

08001ccc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cd0:	bf00      	nop
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr

08001cd8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001cd8:	f7ff fff8 	bl	8001ccc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cdc:	480b      	ldr	r0, [pc, #44]	; (8001d0c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001cde:	490c      	ldr	r1, [pc, #48]	; (8001d10 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ce0:	4a0c      	ldr	r2, [pc, #48]	; (8001d14 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001ce2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ce4:	e002      	b.n	8001cec <LoopCopyDataInit>

08001ce6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ce6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ce8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cea:	3304      	adds	r3, #4

08001cec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cf0:	d3f9      	bcc.n	8001ce6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cf2:	4a09      	ldr	r2, [pc, #36]	; (8001d18 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001cf4:	4c09      	ldr	r4, [pc, #36]	; (8001d1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001cf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cf8:	e001      	b.n	8001cfe <LoopFillZerobss>

08001cfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cfc:	3204      	adds	r2, #4

08001cfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d00:	d3fb      	bcc.n	8001cfa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d02:	f001 faff 	bl	8003304 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d06:	f7ff fd75 	bl	80017f4 <main>
  bx lr
 8001d0a:	4770      	bx	lr
  ldr r0, =_sdata
 8001d0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d10:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001d14:	080035a8 	.word	0x080035a8
  ldr r2, =_sbss
 8001d18:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001d1c:	2000016c 	.word	0x2000016c

08001d20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d20:	e7fe      	b.n	8001d20 <ADC1_2_IRQHandler>
	...

08001d24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d28:	4b08      	ldr	r3, [pc, #32]	; (8001d4c <HAL_Init+0x28>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a07      	ldr	r2, [pc, #28]	; (8001d4c <HAL_Init+0x28>)
 8001d2e:	f043 0310 	orr.w	r3, r3, #16
 8001d32:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d34:	2003      	movs	r0, #3
 8001d36:	f000 f923 	bl	8001f80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d3a:	200f      	movs	r0, #15
 8001d3c:	f000 f808 	bl	8001d50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d40:	f7ff ff06 	bl	8001b50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d44:	2300      	movs	r3, #0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40022000 	.word	0x40022000

08001d50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d58:	4b12      	ldr	r3, [pc, #72]	; (8001da4 <HAL_InitTick+0x54>)
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	4b12      	ldr	r3, [pc, #72]	; (8001da8 <HAL_InitTick+0x58>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	4619      	mov	r1, r3
 8001d62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d66:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f000 f93b 	bl	8001fea <HAL_SYSTICK_Config>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e00e      	b.n	8001d9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2b0f      	cmp	r3, #15
 8001d82:	d80a      	bhi.n	8001d9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d84:	2200      	movs	r2, #0
 8001d86:	6879      	ldr	r1, [r7, #4]
 8001d88:	f04f 30ff 	mov.w	r0, #4294967295
 8001d8c:	f000 f903 	bl	8001f96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d90:	4a06      	ldr	r2, [pc, #24]	; (8001dac <HAL_InitTick+0x5c>)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d96:	2300      	movs	r3, #0
 8001d98:	e000      	b.n	8001d9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	2000000c 	.word	0x2000000c
 8001da8:	20000014 	.word	0x20000014
 8001dac:	20000010 	.word	0x20000010

08001db0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001db4:	4b05      	ldr	r3, [pc, #20]	; (8001dcc <HAL_IncTick+0x1c>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	461a      	mov	r2, r3
 8001dba:	4b05      	ldr	r3, [pc, #20]	; (8001dd0 <HAL_IncTick+0x20>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	4a03      	ldr	r2, [pc, #12]	; (8001dd0 <HAL_IncTick+0x20>)
 8001dc2:	6013      	str	r3, [r2, #0]
}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bc80      	pop	{r7}
 8001dca:	4770      	bx	lr
 8001dcc:	20000014 	.word	0x20000014
 8001dd0:	20000158 	.word	0x20000158

08001dd4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  return uwTick;
 8001dd8:	4b02      	ldr	r3, [pc, #8]	; (8001de4 <HAL_GetTick+0x10>)
 8001dda:	681b      	ldr	r3, [r3, #0]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr
 8001de4:	20000158 	.word	0x20000158

08001de8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001df8:	4b0c      	ldr	r3, [pc, #48]	; (8001e2c <__NVIC_SetPriorityGrouping+0x44>)
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dfe:	68ba      	ldr	r2, [r7, #8]
 8001e00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e04:	4013      	ands	r3, r2
 8001e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e1a:	4a04      	ldr	r2, [pc, #16]	; (8001e2c <__NVIC_SetPriorityGrouping+0x44>)
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	60d3      	str	r3, [r2, #12]
}
 8001e20:	bf00      	nop
 8001e22:	3714      	adds	r7, #20
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bc80      	pop	{r7}
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	e000ed00 	.word	0xe000ed00

08001e30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e34:	4b04      	ldr	r3, [pc, #16]	; (8001e48 <__NVIC_GetPriorityGrouping+0x18>)
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	0a1b      	lsrs	r3, r3, #8
 8001e3a:	f003 0307 	and.w	r3, r3, #7
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bc80      	pop	{r7}
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	e000ed00 	.word	0xe000ed00

08001e4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	4603      	mov	r3, r0
 8001e54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	db0b      	blt.n	8001e76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e5e:	79fb      	ldrb	r3, [r7, #7]
 8001e60:	f003 021f 	and.w	r2, r3, #31
 8001e64:	4906      	ldr	r1, [pc, #24]	; (8001e80 <__NVIC_EnableIRQ+0x34>)
 8001e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6a:	095b      	lsrs	r3, r3, #5
 8001e6c:	2001      	movs	r0, #1
 8001e6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e76:	bf00      	nop
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr
 8001e80:	e000e100 	.word	0xe000e100

08001e84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	6039      	str	r1, [r7, #0]
 8001e8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	db0a      	blt.n	8001eae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	b2da      	uxtb	r2, r3
 8001e9c:	490c      	ldr	r1, [pc, #48]	; (8001ed0 <__NVIC_SetPriority+0x4c>)
 8001e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea2:	0112      	lsls	r2, r2, #4
 8001ea4:	b2d2      	uxtb	r2, r2
 8001ea6:	440b      	add	r3, r1
 8001ea8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001eac:	e00a      	b.n	8001ec4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	b2da      	uxtb	r2, r3
 8001eb2:	4908      	ldr	r1, [pc, #32]	; (8001ed4 <__NVIC_SetPriority+0x50>)
 8001eb4:	79fb      	ldrb	r3, [r7, #7]
 8001eb6:	f003 030f 	and.w	r3, r3, #15
 8001eba:	3b04      	subs	r3, #4
 8001ebc:	0112      	lsls	r2, r2, #4
 8001ebe:	b2d2      	uxtb	r2, r2
 8001ec0:	440b      	add	r3, r1
 8001ec2:	761a      	strb	r2, [r3, #24]
}
 8001ec4:	bf00      	nop
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	e000e100 	.word	0xe000e100
 8001ed4:	e000ed00 	.word	0xe000ed00

08001ed8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b089      	sub	sp, #36	; 0x24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	60f8      	str	r0, [r7, #12]
 8001ee0:	60b9      	str	r1, [r7, #8]
 8001ee2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f003 0307 	and.w	r3, r3, #7
 8001eea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	f1c3 0307 	rsb	r3, r3, #7
 8001ef2:	2b04      	cmp	r3, #4
 8001ef4:	bf28      	it	cs
 8001ef6:	2304      	movcs	r3, #4
 8001ef8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	3304      	adds	r3, #4
 8001efe:	2b06      	cmp	r3, #6
 8001f00:	d902      	bls.n	8001f08 <NVIC_EncodePriority+0x30>
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	3b03      	subs	r3, #3
 8001f06:	e000      	b.n	8001f0a <NVIC_EncodePriority+0x32>
 8001f08:	2300      	movs	r3, #0
 8001f0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	fa02 f303 	lsl.w	r3, r2, r3
 8001f16:	43da      	mvns	r2, r3
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	401a      	ands	r2, r3
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f20:	f04f 31ff 	mov.w	r1, #4294967295
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	fa01 f303 	lsl.w	r3, r1, r3
 8001f2a:	43d9      	mvns	r1, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f30:	4313      	orrs	r3, r2
         );
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3724      	adds	r7, #36	; 0x24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr

08001f3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	3b01      	subs	r3, #1
 8001f48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f4c:	d301      	bcc.n	8001f52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e00f      	b.n	8001f72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f52:	4a0a      	ldr	r2, [pc, #40]	; (8001f7c <SysTick_Config+0x40>)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	3b01      	subs	r3, #1
 8001f58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f5a:	210f      	movs	r1, #15
 8001f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f60:	f7ff ff90 	bl	8001e84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f64:	4b05      	ldr	r3, [pc, #20]	; (8001f7c <SysTick_Config+0x40>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f6a:	4b04      	ldr	r3, [pc, #16]	; (8001f7c <SysTick_Config+0x40>)
 8001f6c:	2207      	movs	r2, #7
 8001f6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	e000e010 	.word	0xe000e010

08001f80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f7ff ff2d 	bl	8001de8 <__NVIC_SetPriorityGrouping>
}
 8001f8e:	bf00      	nop
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b086      	sub	sp, #24
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	60b9      	str	r1, [r7, #8]
 8001fa0:	607a      	str	r2, [r7, #4]
 8001fa2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fa8:	f7ff ff42 	bl	8001e30 <__NVIC_GetPriorityGrouping>
 8001fac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	68b9      	ldr	r1, [r7, #8]
 8001fb2:	6978      	ldr	r0, [r7, #20]
 8001fb4:	f7ff ff90 	bl	8001ed8 <NVIC_EncodePriority>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fbe:	4611      	mov	r1, r2
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f7ff ff5f 	bl	8001e84 <__NVIC_SetPriority>
}
 8001fc6:	bf00      	nop
 8001fc8:	3718      	adds	r7, #24
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b082      	sub	sp, #8
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7ff ff35 	bl	8001e4c <__NVIC_EnableIRQ>
}
 8001fe2:	bf00      	nop
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b082      	sub	sp, #8
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7ff ffa2 	bl	8001f3c <SysTick_Config>
 8001ff8:	4603      	mov	r3, r0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
	...

08002004 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002004:	b480      	push	{r7}
 8002006:	b08b      	sub	sp, #44	; 0x2c
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800200e:	2300      	movs	r3, #0
 8002010:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002012:	2300      	movs	r3, #0
 8002014:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002016:	e148      	b.n	80022aa <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002018:	2201      	movs	r2, #1
 800201a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	69fa      	ldr	r2, [r7, #28]
 8002028:	4013      	ands	r3, r2
 800202a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	429a      	cmp	r2, r3
 8002032:	f040 8137 	bne.w	80022a4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	4aa3      	ldr	r2, [pc, #652]	; (80022c8 <HAL_GPIO_Init+0x2c4>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d05e      	beq.n	80020fe <HAL_GPIO_Init+0xfa>
 8002040:	4aa1      	ldr	r2, [pc, #644]	; (80022c8 <HAL_GPIO_Init+0x2c4>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d875      	bhi.n	8002132 <HAL_GPIO_Init+0x12e>
 8002046:	4aa1      	ldr	r2, [pc, #644]	; (80022cc <HAL_GPIO_Init+0x2c8>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d058      	beq.n	80020fe <HAL_GPIO_Init+0xfa>
 800204c:	4a9f      	ldr	r2, [pc, #636]	; (80022cc <HAL_GPIO_Init+0x2c8>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d86f      	bhi.n	8002132 <HAL_GPIO_Init+0x12e>
 8002052:	4a9f      	ldr	r2, [pc, #636]	; (80022d0 <HAL_GPIO_Init+0x2cc>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d052      	beq.n	80020fe <HAL_GPIO_Init+0xfa>
 8002058:	4a9d      	ldr	r2, [pc, #628]	; (80022d0 <HAL_GPIO_Init+0x2cc>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d869      	bhi.n	8002132 <HAL_GPIO_Init+0x12e>
 800205e:	4a9d      	ldr	r2, [pc, #628]	; (80022d4 <HAL_GPIO_Init+0x2d0>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d04c      	beq.n	80020fe <HAL_GPIO_Init+0xfa>
 8002064:	4a9b      	ldr	r2, [pc, #620]	; (80022d4 <HAL_GPIO_Init+0x2d0>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d863      	bhi.n	8002132 <HAL_GPIO_Init+0x12e>
 800206a:	4a9b      	ldr	r2, [pc, #620]	; (80022d8 <HAL_GPIO_Init+0x2d4>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d046      	beq.n	80020fe <HAL_GPIO_Init+0xfa>
 8002070:	4a99      	ldr	r2, [pc, #612]	; (80022d8 <HAL_GPIO_Init+0x2d4>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d85d      	bhi.n	8002132 <HAL_GPIO_Init+0x12e>
 8002076:	2b12      	cmp	r3, #18
 8002078:	d82a      	bhi.n	80020d0 <HAL_GPIO_Init+0xcc>
 800207a:	2b12      	cmp	r3, #18
 800207c:	d859      	bhi.n	8002132 <HAL_GPIO_Init+0x12e>
 800207e:	a201      	add	r2, pc, #4	; (adr r2, 8002084 <HAL_GPIO_Init+0x80>)
 8002080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002084:	080020ff 	.word	0x080020ff
 8002088:	080020d9 	.word	0x080020d9
 800208c:	080020eb 	.word	0x080020eb
 8002090:	0800212d 	.word	0x0800212d
 8002094:	08002133 	.word	0x08002133
 8002098:	08002133 	.word	0x08002133
 800209c:	08002133 	.word	0x08002133
 80020a0:	08002133 	.word	0x08002133
 80020a4:	08002133 	.word	0x08002133
 80020a8:	08002133 	.word	0x08002133
 80020ac:	08002133 	.word	0x08002133
 80020b0:	08002133 	.word	0x08002133
 80020b4:	08002133 	.word	0x08002133
 80020b8:	08002133 	.word	0x08002133
 80020bc:	08002133 	.word	0x08002133
 80020c0:	08002133 	.word	0x08002133
 80020c4:	08002133 	.word	0x08002133
 80020c8:	080020e1 	.word	0x080020e1
 80020cc:	080020f5 	.word	0x080020f5
 80020d0:	4a82      	ldr	r2, [pc, #520]	; (80022dc <HAL_GPIO_Init+0x2d8>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d013      	beq.n	80020fe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80020d6:	e02c      	b.n	8002132 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	623b      	str	r3, [r7, #32]
          break;
 80020de:	e029      	b.n	8002134 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	3304      	adds	r3, #4
 80020e6:	623b      	str	r3, [r7, #32]
          break;
 80020e8:	e024      	b.n	8002134 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	68db      	ldr	r3, [r3, #12]
 80020ee:	3308      	adds	r3, #8
 80020f0:	623b      	str	r3, [r7, #32]
          break;
 80020f2:	e01f      	b.n	8002134 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	330c      	adds	r3, #12
 80020fa:	623b      	str	r3, [r7, #32]
          break;
 80020fc:	e01a      	b.n	8002134 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d102      	bne.n	800210c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002106:	2304      	movs	r3, #4
 8002108:	623b      	str	r3, [r7, #32]
          break;
 800210a:	e013      	b.n	8002134 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d105      	bne.n	8002120 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002114:	2308      	movs	r3, #8
 8002116:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	69fa      	ldr	r2, [r7, #28]
 800211c:	611a      	str	r2, [r3, #16]
          break;
 800211e:	e009      	b.n	8002134 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002120:	2308      	movs	r3, #8
 8002122:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	69fa      	ldr	r2, [r7, #28]
 8002128:	615a      	str	r2, [r3, #20]
          break;
 800212a:	e003      	b.n	8002134 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800212c:	2300      	movs	r3, #0
 800212e:	623b      	str	r3, [r7, #32]
          break;
 8002130:	e000      	b.n	8002134 <HAL_GPIO_Init+0x130>
          break;
 8002132:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	2bff      	cmp	r3, #255	; 0xff
 8002138:	d801      	bhi.n	800213e <HAL_GPIO_Init+0x13a>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	e001      	b.n	8002142 <HAL_GPIO_Init+0x13e>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	3304      	adds	r3, #4
 8002142:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002144:	69bb      	ldr	r3, [r7, #24]
 8002146:	2bff      	cmp	r3, #255	; 0xff
 8002148:	d802      	bhi.n	8002150 <HAL_GPIO_Init+0x14c>
 800214a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	e002      	b.n	8002156 <HAL_GPIO_Init+0x152>
 8002150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002152:	3b08      	subs	r3, #8
 8002154:	009b      	lsls	r3, r3, #2
 8002156:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	210f      	movs	r1, #15
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	fa01 f303 	lsl.w	r3, r1, r3
 8002164:	43db      	mvns	r3, r3
 8002166:	401a      	ands	r2, r3
 8002168:	6a39      	ldr	r1, [r7, #32]
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	fa01 f303 	lsl.w	r3, r1, r3
 8002170:	431a      	orrs	r2, r3
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800217e:	2b00      	cmp	r3, #0
 8002180:	f000 8090 	beq.w	80022a4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002184:	4b56      	ldr	r3, [pc, #344]	; (80022e0 <HAL_GPIO_Init+0x2dc>)
 8002186:	699b      	ldr	r3, [r3, #24]
 8002188:	4a55      	ldr	r2, [pc, #340]	; (80022e0 <HAL_GPIO_Init+0x2dc>)
 800218a:	f043 0301 	orr.w	r3, r3, #1
 800218e:	6193      	str	r3, [r2, #24]
 8002190:	4b53      	ldr	r3, [pc, #332]	; (80022e0 <HAL_GPIO_Init+0x2dc>)
 8002192:	699b      	ldr	r3, [r3, #24]
 8002194:	f003 0301 	and.w	r3, r3, #1
 8002198:	60bb      	str	r3, [r7, #8]
 800219a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800219c:	4a51      	ldr	r2, [pc, #324]	; (80022e4 <HAL_GPIO_Init+0x2e0>)
 800219e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a0:	089b      	lsrs	r3, r3, #2
 80021a2:	3302      	adds	r3, #2
 80021a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021a8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80021aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ac:	f003 0303 	and.w	r3, r3, #3
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	220f      	movs	r2, #15
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	68fa      	ldr	r2, [r7, #12]
 80021bc:	4013      	ands	r3, r2
 80021be:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	4a49      	ldr	r2, [pc, #292]	; (80022e8 <HAL_GPIO_Init+0x2e4>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d00d      	beq.n	80021e4 <HAL_GPIO_Init+0x1e0>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4a48      	ldr	r2, [pc, #288]	; (80022ec <HAL_GPIO_Init+0x2e8>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d007      	beq.n	80021e0 <HAL_GPIO_Init+0x1dc>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	4a47      	ldr	r2, [pc, #284]	; (80022f0 <HAL_GPIO_Init+0x2ec>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d101      	bne.n	80021dc <HAL_GPIO_Init+0x1d8>
 80021d8:	2302      	movs	r3, #2
 80021da:	e004      	b.n	80021e6 <HAL_GPIO_Init+0x1e2>
 80021dc:	2303      	movs	r3, #3
 80021de:	e002      	b.n	80021e6 <HAL_GPIO_Init+0x1e2>
 80021e0:	2301      	movs	r3, #1
 80021e2:	e000      	b.n	80021e6 <HAL_GPIO_Init+0x1e2>
 80021e4:	2300      	movs	r3, #0
 80021e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021e8:	f002 0203 	and.w	r2, r2, #3
 80021ec:	0092      	lsls	r2, r2, #2
 80021ee:	4093      	lsls	r3, r2
 80021f0:	68fa      	ldr	r2, [r7, #12]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80021f6:	493b      	ldr	r1, [pc, #236]	; (80022e4 <HAL_GPIO_Init+0x2e0>)
 80021f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021fa:	089b      	lsrs	r3, r3, #2
 80021fc:	3302      	adds	r3, #2
 80021fe:	68fa      	ldr	r2, [r7, #12]
 8002200:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800220c:	2b00      	cmp	r3, #0
 800220e:	d006      	beq.n	800221e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002210:	4b38      	ldr	r3, [pc, #224]	; (80022f4 <HAL_GPIO_Init+0x2f0>)
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	4937      	ldr	r1, [pc, #220]	; (80022f4 <HAL_GPIO_Init+0x2f0>)
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	4313      	orrs	r3, r2
 800221a:	608b      	str	r3, [r1, #8]
 800221c:	e006      	b.n	800222c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800221e:	4b35      	ldr	r3, [pc, #212]	; (80022f4 <HAL_GPIO_Init+0x2f0>)
 8002220:	689a      	ldr	r2, [r3, #8]
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	43db      	mvns	r3, r3
 8002226:	4933      	ldr	r1, [pc, #204]	; (80022f4 <HAL_GPIO_Init+0x2f0>)
 8002228:	4013      	ands	r3, r2
 800222a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d006      	beq.n	8002246 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002238:	4b2e      	ldr	r3, [pc, #184]	; (80022f4 <HAL_GPIO_Init+0x2f0>)
 800223a:	68da      	ldr	r2, [r3, #12]
 800223c:	492d      	ldr	r1, [pc, #180]	; (80022f4 <HAL_GPIO_Init+0x2f0>)
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	4313      	orrs	r3, r2
 8002242:	60cb      	str	r3, [r1, #12]
 8002244:	e006      	b.n	8002254 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002246:	4b2b      	ldr	r3, [pc, #172]	; (80022f4 <HAL_GPIO_Init+0x2f0>)
 8002248:	68da      	ldr	r2, [r3, #12]
 800224a:	69bb      	ldr	r3, [r7, #24]
 800224c:	43db      	mvns	r3, r3
 800224e:	4929      	ldr	r1, [pc, #164]	; (80022f4 <HAL_GPIO_Init+0x2f0>)
 8002250:	4013      	ands	r3, r2
 8002252:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d006      	beq.n	800226e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002260:	4b24      	ldr	r3, [pc, #144]	; (80022f4 <HAL_GPIO_Init+0x2f0>)
 8002262:	685a      	ldr	r2, [r3, #4]
 8002264:	4923      	ldr	r1, [pc, #140]	; (80022f4 <HAL_GPIO_Init+0x2f0>)
 8002266:	69bb      	ldr	r3, [r7, #24]
 8002268:	4313      	orrs	r3, r2
 800226a:	604b      	str	r3, [r1, #4]
 800226c:	e006      	b.n	800227c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800226e:	4b21      	ldr	r3, [pc, #132]	; (80022f4 <HAL_GPIO_Init+0x2f0>)
 8002270:	685a      	ldr	r2, [r3, #4]
 8002272:	69bb      	ldr	r3, [r7, #24]
 8002274:	43db      	mvns	r3, r3
 8002276:	491f      	ldr	r1, [pc, #124]	; (80022f4 <HAL_GPIO_Init+0x2f0>)
 8002278:	4013      	ands	r3, r2
 800227a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d006      	beq.n	8002296 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002288:	4b1a      	ldr	r3, [pc, #104]	; (80022f4 <HAL_GPIO_Init+0x2f0>)
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	4919      	ldr	r1, [pc, #100]	; (80022f4 <HAL_GPIO_Init+0x2f0>)
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	4313      	orrs	r3, r2
 8002292:	600b      	str	r3, [r1, #0]
 8002294:	e006      	b.n	80022a4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002296:	4b17      	ldr	r3, [pc, #92]	; (80022f4 <HAL_GPIO_Init+0x2f0>)
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	43db      	mvns	r3, r3
 800229e:	4915      	ldr	r1, [pc, #84]	; (80022f4 <HAL_GPIO_Init+0x2f0>)
 80022a0:	4013      	ands	r3, r2
 80022a2:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80022a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a6:	3301      	adds	r3, #1
 80022a8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b0:	fa22 f303 	lsr.w	r3, r2, r3
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	f47f aeaf 	bne.w	8002018 <HAL_GPIO_Init+0x14>
  }
}
 80022ba:	bf00      	nop
 80022bc:	bf00      	nop
 80022be:	372c      	adds	r7, #44	; 0x2c
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bc80      	pop	{r7}
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	10320000 	.word	0x10320000
 80022cc:	10310000 	.word	0x10310000
 80022d0:	10220000 	.word	0x10220000
 80022d4:	10210000 	.word	0x10210000
 80022d8:	10120000 	.word	0x10120000
 80022dc:	10110000 	.word	0x10110000
 80022e0:	40021000 	.word	0x40021000
 80022e4:	40010000 	.word	0x40010000
 80022e8:	40010800 	.word	0x40010800
 80022ec:	40010c00 	.word	0x40010c00
 80022f0:	40011000 	.word	0x40011000
 80022f4:	40010400 	.word	0x40010400

080022f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b085      	sub	sp, #20
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	460b      	mov	r3, r1
 8002302:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	689a      	ldr	r2, [r3, #8]
 8002308:	887b      	ldrh	r3, [r7, #2]
 800230a:	4013      	ands	r3, r2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d002      	beq.n	8002316 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002310:	2301      	movs	r3, #1
 8002312:	73fb      	strb	r3, [r7, #15]
 8002314:	e001      	b.n	800231a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002316:	2300      	movs	r3, #0
 8002318:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800231a:	7bfb      	ldrb	r3, [r7, #15]
}
 800231c:	4618      	mov	r0, r3
 800231e:	3714      	adds	r7, #20
 8002320:	46bd      	mov	sp, r7
 8002322:	bc80      	pop	{r7}
 8002324:	4770      	bx	lr

08002326 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002326:	b480      	push	{r7}
 8002328:	b083      	sub	sp, #12
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
 800232e:	460b      	mov	r3, r1
 8002330:	807b      	strh	r3, [r7, #2]
 8002332:	4613      	mov	r3, r2
 8002334:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002336:	787b      	ldrb	r3, [r7, #1]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d003      	beq.n	8002344 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800233c:	887a      	ldrh	r2, [r7, #2]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002342:	e003      	b.n	800234c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002344:	887b      	ldrh	r3, [r7, #2]
 8002346:	041a      	lsls	r2, r3, #16
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	611a      	str	r2, [r3, #16]
}
 800234c:	bf00      	nop
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	bc80      	pop	{r7}
 8002354:	4770      	bx	lr

08002356 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002356:	b480      	push	{r7}
 8002358:	b085      	sub	sp, #20
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
 800235e:	460b      	mov	r3, r1
 8002360:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002368:	887a      	ldrh	r2, [r7, #2]
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	4013      	ands	r3, r2
 800236e:	041a      	lsls	r2, r3, #16
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	43d9      	mvns	r1, r3
 8002374:	887b      	ldrh	r3, [r7, #2]
 8002376:	400b      	ands	r3, r1
 8002378:	431a      	orrs	r2, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	611a      	str	r2, [r3, #16]
}
 800237e:	bf00      	nop
 8002380:	3714      	adds	r7, #20
 8002382:	46bd      	mov	sp, r7
 8002384:	bc80      	pop	{r7}
 8002386:	4770      	bx	lr

08002388 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b086      	sub	sp, #24
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e26c      	b.n	8002874 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	f000 8087 	beq.w	80024b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023a8:	4b92      	ldr	r3, [pc, #584]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f003 030c 	and.w	r3, r3, #12
 80023b0:	2b04      	cmp	r3, #4
 80023b2:	d00c      	beq.n	80023ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80023b4:	4b8f      	ldr	r3, [pc, #572]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f003 030c 	and.w	r3, r3, #12
 80023bc:	2b08      	cmp	r3, #8
 80023be:	d112      	bne.n	80023e6 <HAL_RCC_OscConfig+0x5e>
 80023c0:	4b8c      	ldr	r3, [pc, #560]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023cc:	d10b      	bne.n	80023e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023ce:	4b89      	ldr	r3, [pc, #548]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d06c      	beq.n	80024b4 <HAL_RCC_OscConfig+0x12c>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d168      	bne.n	80024b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e246      	b.n	8002874 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023ee:	d106      	bne.n	80023fe <HAL_RCC_OscConfig+0x76>
 80023f0:	4b80      	ldr	r3, [pc, #512]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a7f      	ldr	r2, [pc, #508]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 80023f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023fa:	6013      	str	r3, [r2, #0]
 80023fc:	e02e      	b.n	800245c <HAL_RCC_OscConfig+0xd4>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d10c      	bne.n	8002420 <HAL_RCC_OscConfig+0x98>
 8002406:	4b7b      	ldr	r3, [pc, #492]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a7a      	ldr	r2, [pc, #488]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 800240c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002410:	6013      	str	r3, [r2, #0]
 8002412:	4b78      	ldr	r3, [pc, #480]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a77      	ldr	r2, [pc, #476]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 8002418:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800241c:	6013      	str	r3, [r2, #0]
 800241e:	e01d      	b.n	800245c <HAL_RCC_OscConfig+0xd4>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002428:	d10c      	bne.n	8002444 <HAL_RCC_OscConfig+0xbc>
 800242a:	4b72      	ldr	r3, [pc, #456]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a71      	ldr	r2, [pc, #452]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 8002430:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002434:	6013      	str	r3, [r2, #0]
 8002436:	4b6f      	ldr	r3, [pc, #444]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a6e      	ldr	r2, [pc, #440]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 800243c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002440:	6013      	str	r3, [r2, #0]
 8002442:	e00b      	b.n	800245c <HAL_RCC_OscConfig+0xd4>
 8002444:	4b6b      	ldr	r3, [pc, #428]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a6a      	ldr	r2, [pc, #424]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 800244a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800244e:	6013      	str	r3, [r2, #0]
 8002450:	4b68      	ldr	r3, [pc, #416]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a67      	ldr	r2, [pc, #412]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 8002456:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800245a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d013      	beq.n	800248c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002464:	f7ff fcb6 	bl	8001dd4 <HAL_GetTick>
 8002468:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800246a:	e008      	b.n	800247e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800246c:	f7ff fcb2 	bl	8001dd4 <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	2b64      	cmp	r3, #100	; 0x64
 8002478:	d901      	bls.n	800247e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800247a:	2303      	movs	r3, #3
 800247c:	e1fa      	b.n	8002874 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800247e:	4b5d      	ldr	r3, [pc, #372]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d0f0      	beq.n	800246c <HAL_RCC_OscConfig+0xe4>
 800248a:	e014      	b.n	80024b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800248c:	f7ff fca2 	bl	8001dd4 <HAL_GetTick>
 8002490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002492:	e008      	b.n	80024a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002494:	f7ff fc9e 	bl	8001dd4 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b64      	cmp	r3, #100	; 0x64
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e1e6      	b.n	8002874 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024a6:	4b53      	ldr	r3, [pc, #332]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d1f0      	bne.n	8002494 <HAL_RCC_OscConfig+0x10c>
 80024b2:	e000      	b.n	80024b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0302 	and.w	r3, r3, #2
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d063      	beq.n	800258a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80024c2:	4b4c      	ldr	r3, [pc, #304]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f003 030c 	and.w	r3, r3, #12
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d00b      	beq.n	80024e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80024ce:	4b49      	ldr	r3, [pc, #292]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	f003 030c 	and.w	r3, r3, #12
 80024d6:	2b08      	cmp	r3, #8
 80024d8:	d11c      	bne.n	8002514 <HAL_RCC_OscConfig+0x18c>
 80024da:	4b46      	ldr	r3, [pc, #280]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d116      	bne.n	8002514 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024e6:	4b43      	ldr	r3, [pc, #268]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0302 	and.w	r3, r3, #2
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d005      	beq.n	80024fe <HAL_RCC_OscConfig+0x176>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	691b      	ldr	r3, [r3, #16]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d001      	beq.n	80024fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e1ba      	b.n	8002874 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024fe:	4b3d      	ldr	r3, [pc, #244]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	695b      	ldr	r3, [r3, #20]
 800250a:	00db      	lsls	r3, r3, #3
 800250c:	4939      	ldr	r1, [pc, #228]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 800250e:	4313      	orrs	r3, r2
 8002510:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002512:	e03a      	b.n	800258a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	691b      	ldr	r3, [r3, #16]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d020      	beq.n	800255e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800251c:	4b36      	ldr	r3, [pc, #216]	; (80025f8 <HAL_RCC_OscConfig+0x270>)
 800251e:	2201      	movs	r2, #1
 8002520:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002522:	f7ff fc57 	bl	8001dd4 <HAL_GetTick>
 8002526:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002528:	e008      	b.n	800253c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800252a:	f7ff fc53 	bl	8001dd4 <HAL_GetTick>
 800252e:	4602      	mov	r2, r0
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	2b02      	cmp	r3, #2
 8002536:	d901      	bls.n	800253c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	e19b      	b.n	8002874 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800253c:	4b2d      	ldr	r3, [pc, #180]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0302 	and.w	r3, r3, #2
 8002544:	2b00      	cmp	r3, #0
 8002546:	d0f0      	beq.n	800252a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002548:	4b2a      	ldr	r3, [pc, #168]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	695b      	ldr	r3, [r3, #20]
 8002554:	00db      	lsls	r3, r3, #3
 8002556:	4927      	ldr	r1, [pc, #156]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 8002558:	4313      	orrs	r3, r2
 800255a:	600b      	str	r3, [r1, #0]
 800255c:	e015      	b.n	800258a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800255e:	4b26      	ldr	r3, [pc, #152]	; (80025f8 <HAL_RCC_OscConfig+0x270>)
 8002560:	2200      	movs	r2, #0
 8002562:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002564:	f7ff fc36 	bl	8001dd4 <HAL_GetTick>
 8002568:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800256a:	e008      	b.n	800257e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800256c:	f7ff fc32 	bl	8001dd4 <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	2b02      	cmp	r3, #2
 8002578:	d901      	bls.n	800257e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	e17a      	b.n	8002874 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800257e:	4b1d      	ldr	r3, [pc, #116]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0302 	and.w	r3, r3, #2
 8002586:	2b00      	cmp	r3, #0
 8002588:	d1f0      	bne.n	800256c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0308 	and.w	r3, r3, #8
 8002592:	2b00      	cmp	r3, #0
 8002594:	d03a      	beq.n	800260c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	699b      	ldr	r3, [r3, #24]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d019      	beq.n	80025d2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800259e:	4b17      	ldr	r3, [pc, #92]	; (80025fc <HAL_RCC_OscConfig+0x274>)
 80025a0:	2201      	movs	r2, #1
 80025a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025a4:	f7ff fc16 	bl	8001dd4 <HAL_GetTick>
 80025a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025aa:	e008      	b.n	80025be <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025ac:	f7ff fc12 	bl	8001dd4 <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d901      	bls.n	80025be <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e15a      	b.n	8002874 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025be:	4b0d      	ldr	r3, [pc, #52]	; (80025f4 <HAL_RCC_OscConfig+0x26c>)
 80025c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d0f0      	beq.n	80025ac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80025ca:	2001      	movs	r0, #1
 80025cc:	f000 fa9a 	bl	8002b04 <RCC_Delay>
 80025d0:	e01c      	b.n	800260c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025d2:	4b0a      	ldr	r3, [pc, #40]	; (80025fc <HAL_RCC_OscConfig+0x274>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025d8:	f7ff fbfc 	bl	8001dd4 <HAL_GetTick>
 80025dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025de:	e00f      	b.n	8002600 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025e0:	f7ff fbf8 	bl	8001dd4 <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d908      	bls.n	8002600 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	e140      	b.n	8002874 <HAL_RCC_OscConfig+0x4ec>
 80025f2:	bf00      	nop
 80025f4:	40021000 	.word	0x40021000
 80025f8:	42420000 	.word	0x42420000
 80025fc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002600:	4b9e      	ldr	r3, [pc, #632]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 8002602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002604:	f003 0302 	and.w	r3, r3, #2
 8002608:	2b00      	cmp	r3, #0
 800260a:	d1e9      	bne.n	80025e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0304 	and.w	r3, r3, #4
 8002614:	2b00      	cmp	r3, #0
 8002616:	f000 80a6 	beq.w	8002766 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800261a:	2300      	movs	r3, #0
 800261c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800261e:	4b97      	ldr	r3, [pc, #604]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 8002620:	69db      	ldr	r3, [r3, #28]
 8002622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d10d      	bne.n	8002646 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800262a:	4b94      	ldr	r3, [pc, #592]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 800262c:	69db      	ldr	r3, [r3, #28]
 800262e:	4a93      	ldr	r2, [pc, #588]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 8002630:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002634:	61d3      	str	r3, [r2, #28]
 8002636:	4b91      	ldr	r3, [pc, #580]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 8002638:	69db      	ldr	r3, [r3, #28]
 800263a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800263e:	60bb      	str	r3, [r7, #8]
 8002640:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002642:	2301      	movs	r3, #1
 8002644:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002646:	4b8e      	ldr	r3, [pc, #568]	; (8002880 <HAL_RCC_OscConfig+0x4f8>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800264e:	2b00      	cmp	r3, #0
 8002650:	d118      	bne.n	8002684 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002652:	4b8b      	ldr	r3, [pc, #556]	; (8002880 <HAL_RCC_OscConfig+0x4f8>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a8a      	ldr	r2, [pc, #552]	; (8002880 <HAL_RCC_OscConfig+0x4f8>)
 8002658:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800265c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800265e:	f7ff fbb9 	bl	8001dd4 <HAL_GetTick>
 8002662:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002664:	e008      	b.n	8002678 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002666:	f7ff fbb5 	bl	8001dd4 <HAL_GetTick>
 800266a:	4602      	mov	r2, r0
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	2b64      	cmp	r3, #100	; 0x64
 8002672:	d901      	bls.n	8002678 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002674:	2303      	movs	r3, #3
 8002676:	e0fd      	b.n	8002874 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002678:	4b81      	ldr	r3, [pc, #516]	; (8002880 <HAL_RCC_OscConfig+0x4f8>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002680:	2b00      	cmp	r3, #0
 8002682:	d0f0      	beq.n	8002666 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	2b01      	cmp	r3, #1
 800268a:	d106      	bne.n	800269a <HAL_RCC_OscConfig+0x312>
 800268c:	4b7b      	ldr	r3, [pc, #492]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 800268e:	6a1b      	ldr	r3, [r3, #32]
 8002690:	4a7a      	ldr	r2, [pc, #488]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 8002692:	f043 0301 	orr.w	r3, r3, #1
 8002696:	6213      	str	r3, [r2, #32]
 8002698:	e02d      	b.n	80026f6 <HAL_RCC_OscConfig+0x36e>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d10c      	bne.n	80026bc <HAL_RCC_OscConfig+0x334>
 80026a2:	4b76      	ldr	r3, [pc, #472]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 80026a4:	6a1b      	ldr	r3, [r3, #32]
 80026a6:	4a75      	ldr	r2, [pc, #468]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 80026a8:	f023 0301 	bic.w	r3, r3, #1
 80026ac:	6213      	str	r3, [r2, #32]
 80026ae:	4b73      	ldr	r3, [pc, #460]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 80026b0:	6a1b      	ldr	r3, [r3, #32]
 80026b2:	4a72      	ldr	r2, [pc, #456]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 80026b4:	f023 0304 	bic.w	r3, r3, #4
 80026b8:	6213      	str	r3, [r2, #32]
 80026ba:	e01c      	b.n	80026f6 <HAL_RCC_OscConfig+0x36e>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	2b05      	cmp	r3, #5
 80026c2:	d10c      	bne.n	80026de <HAL_RCC_OscConfig+0x356>
 80026c4:	4b6d      	ldr	r3, [pc, #436]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 80026c6:	6a1b      	ldr	r3, [r3, #32]
 80026c8:	4a6c      	ldr	r2, [pc, #432]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 80026ca:	f043 0304 	orr.w	r3, r3, #4
 80026ce:	6213      	str	r3, [r2, #32]
 80026d0:	4b6a      	ldr	r3, [pc, #424]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 80026d2:	6a1b      	ldr	r3, [r3, #32]
 80026d4:	4a69      	ldr	r2, [pc, #420]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 80026d6:	f043 0301 	orr.w	r3, r3, #1
 80026da:	6213      	str	r3, [r2, #32]
 80026dc:	e00b      	b.n	80026f6 <HAL_RCC_OscConfig+0x36e>
 80026de:	4b67      	ldr	r3, [pc, #412]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 80026e0:	6a1b      	ldr	r3, [r3, #32]
 80026e2:	4a66      	ldr	r2, [pc, #408]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 80026e4:	f023 0301 	bic.w	r3, r3, #1
 80026e8:	6213      	str	r3, [r2, #32]
 80026ea:	4b64      	ldr	r3, [pc, #400]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 80026ec:	6a1b      	ldr	r3, [r3, #32]
 80026ee:	4a63      	ldr	r2, [pc, #396]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 80026f0:	f023 0304 	bic.w	r3, r3, #4
 80026f4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d015      	beq.n	800272a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026fe:	f7ff fb69 	bl	8001dd4 <HAL_GetTick>
 8002702:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002704:	e00a      	b.n	800271c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002706:	f7ff fb65 	bl	8001dd4 <HAL_GetTick>
 800270a:	4602      	mov	r2, r0
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	f241 3288 	movw	r2, #5000	; 0x1388
 8002714:	4293      	cmp	r3, r2
 8002716:	d901      	bls.n	800271c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	e0ab      	b.n	8002874 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800271c:	4b57      	ldr	r3, [pc, #348]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 800271e:	6a1b      	ldr	r3, [r3, #32]
 8002720:	f003 0302 	and.w	r3, r3, #2
 8002724:	2b00      	cmp	r3, #0
 8002726:	d0ee      	beq.n	8002706 <HAL_RCC_OscConfig+0x37e>
 8002728:	e014      	b.n	8002754 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800272a:	f7ff fb53 	bl	8001dd4 <HAL_GetTick>
 800272e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002730:	e00a      	b.n	8002748 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002732:	f7ff fb4f 	bl	8001dd4 <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002740:	4293      	cmp	r3, r2
 8002742:	d901      	bls.n	8002748 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002744:	2303      	movs	r3, #3
 8002746:	e095      	b.n	8002874 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002748:	4b4c      	ldr	r3, [pc, #304]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 800274a:	6a1b      	ldr	r3, [r3, #32]
 800274c:	f003 0302 	and.w	r3, r3, #2
 8002750:	2b00      	cmp	r3, #0
 8002752:	d1ee      	bne.n	8002732 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002754:	7dfb      	ldrb	r3, [r7, #23]
 8002756:	2b01      	cmp	r3, #1
 8002758:	d105      	bne.n	8002766 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800275a:	4b48      	ldr	r3, [pc, #288]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 800275c:	69db      	ldr	r3, [r3, #28]
 800275e:	4a47      	ldr	r2, [pc, #284]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 8002760:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002764:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	69db      	ldr	r3, [r3, #28]
 800276a:	2b00      	cmp	r3, #0
 800276c:	f000 8081 	beq.w	8002872 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002770:	4b42      	ldr	r3, [pc, #264]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f003 030c 	and.w	r3, r3, #12
 8002778:	2b08      	cmp	r3, #8
 800277a:	d061      	beq.n	8002840 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	69db      	ldr	r3, [r3, #28]
 8002780:	2b02      	cmp	r3, #2
 8002782:	d146      	bne.n	8002812 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002784:	4b3f      	ldr	r3, [pc, #252]	; (8002884 <HAL_RCC_OscConfig+0x4fc>)
 8002786:	2200      	movs	r2, #0
 8002788:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800278a:	f7ff fb23 	bl	8001dd4 <HAL_GetTick>
 800278e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002790:	e008      	b.n	80027a4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002792:	f7ff fb1f 	bl	8001dd4 <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	2b02      	cmp	r3, #2
 800279e:	d901      	bls.n	80027a4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e067      	b.n	8002874 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027a4:	4b35      	ldr	r3, [pc, #212]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d1f0      	bne.n	8002792 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a1b      	ldr	r3, [r3, #32]
 80027b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027b8:	d108      	bne.n	80027cc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80027ba:	4b30      	ldr	r3, [pc, #192]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	492d      	ldr	r1, [pc, #180]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 80027c8:	4313      	orrs	r3, r2
 80027ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027cc:	4b2b      	ldr	r3, [pc, #172]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6a19      	ldr	r1, [r3, #32]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027dc:	430b      	orrs	r3, r1
 80027de:	4927      	ldr	r1, [pc, #156]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027e4:	4b27      	ldr	r3, [pc, #156]	; (8002884 <HAL_RCC_OscConfig+0x4fc>)
 80027e6:	2201      	movs	r2, #1
 80027e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ea:	f7ff faf3 	bl	8001dd4 <HAL_GetTick>
 80027ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027f0:	e008      	b.n	8002804 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027f2:	f7ff faef 	bl	8001dd4 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e037      	b.n	8002874 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002804:	4b1d      	ldr	r3, [pc, #116]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800280c:	2b00      	cmp	r3, #0
 800280e:	d0f0      	beq.n	80027f2 <HAL_RCC_OscConfig+0x46a>
 8002810:	e02f      	b.n	8002872 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002812:	4b1c      	ldr	r3, [pc, #112]	; (8002884 <HAL_RCC_OscConfig+0x4fc>)
 8002814:	2200      	movs	r2, #0
 8002816:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002818:	f7ff fadc 	bl	8001dd4 <HAL_GetTick>
 800281c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800281e:	e008      	b.n	8002832 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002820:	f7ff fad8 	bl	8001dd4 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d901      	bls.n	8002832 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e020      	b.n	8002874 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002832:	4b12      	ldr	r3, [pc, #72]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d1f0      	bne.n	8002820 <HAL_RCC_OscConfig+0x498>
 800283e:	e018      	b.n	8002872 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	69db      	ldr	r3, [r3, #28]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d101      	bne.n	800284c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e013      	b.n	8002874 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800284c:	4b0b      	ldr	r3, [pc, #44]	; (800287c <HAL_RCC_OscConfig+0x4f4>)
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a1b      	ldr	r3, [r3, #32]
 800285c:	429a      	cmp	r2, r3
 800285e:	d106      	bne.n	800286e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800286a:	429a      	cmp	r2, r3
 800286c:	d001      	beq.n	8002872 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e000      	b.n	8002874 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002872:	2300      	movs	r3, #0
}
 8002874:	4618      	mov	r0, r3
 8002876:	3718      	adds	r7, #24
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	40021000 	.word	0x40021000
 8002880:	40007000 	.word	0x40007000
 8002884:	42420060 	.word	0x42420060

08002888 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d101      	bne.n	800289c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e0d0      	b.n	8002a3e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800289c:	4b6a      	ldr	r3, [pc, #424]	; (8002a48 <HAL_RCC_ClockConfig+0x1c0>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 0307 	and.w	r3, r3, #7
 80028a4:	683a      	ldr	r2, [r7, #0]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d910      	bls.n	80028cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028aa:	4b67      	ldr	r3, [pc, #412]	; (8002a48 <HAL_RCC_ClockConfig+0x1c0>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f023 0207 	bic.w	r2, r3, #7
 80028b2:	4965      	ldr	r1, [pc, #404]	; (8002a48 <HAL_RCC_ClockConfig+0x1c0>)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ba:	4b63      	ldr	r3, [pc, #396]	; (8002a48 <HAL_RCC_ClockConfig+0x1c0>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0307 	and.w	r3, r3, #7
 80028c2:	683a      	ldr	r2, [r7, #0]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d001      	beq.n	80028cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e0b8      	b.n	8002a3e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0302 	and.w	r3, r3, #2
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d020      	beq.n	800291a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0304 	and.w	r3, r3, #4
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d005      	beq.n	80028f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028e4:	4b59      	ldr	r3, [pc, #356]	; (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	4a58      	ldr	r2, [pc, #352]	; (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 80028ea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80028ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0308 	and.w	r3, r3, #8
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d005      	beq.n	8002908 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028fc:	4b53      	ldr	r3, [pc, #332]	; (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	4a52      	ldr	r2, [pc, #328]	; (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002902:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002906:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002908:	4b50      	ldr	r3, [pc, #320]	; (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	494d      	ldr	r1, [pc, #308]	; (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002916:	4313      	orrs	r3, r2
 8002918:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0301 	and.w	r3, r3, #1
 8002922:	2b00      	cmp	r3, #0
 8002924:	d040      	beq.n	80029a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d107      	bne.n	800293e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800292e:	4b47      	ldr	r3, [pc, #284]	; (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d115      	bne.n	8002966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e07f      	b.n	8002a3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	2b02      	cmp	r3, #2
 8002944:	d107      	bne.n	8002956 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002946:	4b41      	ldr	r3, [pc, #260]	; (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d109      	bne.n	8002966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e073      	b.n	8002a3e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002956:	4b3d      	ldr	r3, [pc, #244]	; (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0302 	and.w	r3, r3, #2
 800295e:	2b00      	cmp	r3, #0
 8002960:	d101      	bne.n	8002966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e06b      	b.n	8002a3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002966:	4b39      	ldr	r3, [pc, #228]	; (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f023 0203 	bic.w	r2, r3, #3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	4936      	ldr	r1, [pc, #216]	; (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002974:	4313      	orrs	r3, r2
 8002976:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002978:	f7ff fa2c 	bl	8001dd4 <HAL_GetTick>
 800297c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800297e:	e00a      	b.n	8002996 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002980:	f7ff fa28 	bl	8001dd4 <HAL_GetTick>
 8002984:	4602      	mov	r2, r0
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	f241 3288 	movw	r2, #5000	; 0x1388
 800298e:	4293      	cmp	r3, r2
 8002990:	d901      	bls.n	8002996 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e053      	b.n	8002a3e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002996:	4b2d      	ldr	r3, [pc, #180]	; (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f003 020c 	and.w	r2, r3, #12
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d1eb      	bne.n	8002980 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029a8:	4b27      	ldr	r3, [pc, #156]	; (8002a48 <HAL_RCC_ClockConfig+0x1c0>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0307 	and.w	r3, r3, #7
 80029b0:	683a      	ldr	r2, [r7, #0]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d210      	bcs.n	80029d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029b6:	4b24      	ldr	r3, [pc, #144]	; (8002a48 <HAL_RCC_ClockConfig+0x1c0>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f023 0207 	bic.w	r2, r3, #7
 80029be:	4922      	ldr	r1, [pc, #136]	; (8002a48 <HAL_RCC_ClockConfig+0x1c0>)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029c6:	4b20      	ldr	r3, [pc, #128]	; (8002a48 <HAL_RCC_ClockConfig+0x1c0>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0307 	and.w	r3, r3, #7
 80029ce:	683a      	ldr	r2, [r7, #0]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d001      	beq.n	80029d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e032      	b.n	8002a3e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0304 	and.w	r3, r3, #4
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d008      	beq.n	80029f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029e4:	4b19      	ldr	r3, [pc, #100]	; (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	4916      	ldr	r1, [pc, #88]	; (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 80029f2:	4313      	orrs	r3, r2
 80029f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0308 	and.w	r3, r3, #8
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d009      	beq.n	8002a16 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a02:	4b12      	ldr	r3, [pc, #72]	; (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	00db      	lsls	r3, r3, #3
 8002a10:	490e      	ldr	r1, [pc, #56]	; (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002a12:	4313      	orrs	r3, r2
 8002a14:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a16:	f000 f821 	bl	8002a5c <HAL_RCC_GetSysClockFreq>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	4b0b      	ldr	r3, [pc, #44]	; (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	091b      	lsrs	r3, r3, #4
 8002a22:	f003 030f 	and.w	r3, r3, #15
 8002a26:	490a      	ldr	r1, [pc, #40]	; (8002a50 <HAL_RCC_ClockConfig+0x1c8>)
 8002a28:	5ccb      	ldrb	r3, [r1, r3]
 8002a2a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a2e:	4a09      	ldr	r2, [pc, #36]	; (8002a54 <HAL_RCC_ClockConfig+0x1cc>)
 8002a30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a32:	4b09      	ldr	r3, [pc, #36]	; (8002a58 <HAL_RCC_ClockConfig+0x1d0>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff f98a 	bl	8001d50 <HAL_InitTick>

  return HAL_OK;
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	40022000 	.word	0x40022000
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	0800351c 	.word	0x0800351c
 8002a54:	2000000c 	.word	0x2000000c
 8002a58:	20000010 	.word	0x20000010

08002a5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b087      	sub	sp, #28
 8002a60:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a62:	2300      	movs	r3, #0
 8002a64:	60fb      	str	r3, [r7, #12]
 8002a66:	2300      	movs	r3, #0
 8002a68:	60bb      	str	r3, [r7, #8]
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	617b      	str	r3, [r7, #20]
 8002a6e:	2300      	movs	r3, #0
 8002a70:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002a72:	2300      	movs	r3, #0
 8002a74:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002a76:	4b1e      	ldr	r3, [pc, #120]	; (8002af0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f003 030c 	and.w	r3, r3, #12
 8002a82:	2b04      	cmp	r3, #4
 8002a84:	d002      	beq.n	8002a8c <HAL_RCC_GetSysClockFreq+0x30>
 8002a86:	2b08      	cmp	r3, #8
 8002a88:	d003      	beq.n	8002a92 <HAL_RCC_GetSysClockFreq+0x36>
 8002a8a:	e027      	b.n	8002adc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a8c:	4b19      	ldr	r3, [pc, #100]	; (8002af4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a8e:	613b      	str	r3, [r7, #16]
      break;
 8002a90:	e027      	b.n	8002ae2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	0c9b      	lsrs	r3, r3, #18
 8002a96:	f003 030f 	and.w	r3, r3, #15
 8002a9a:	4a17      	ldr	r2, [pc, #92]	; (8002af8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002a9c:	5cd3      	ldrb	r3, [r2, r3]
 8002a9e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d010      	beq.n	8002acc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002aaa:	4b11      	ldr	r3, [pc, #68]	; (8002af0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	0c5b      	lsrs	r3, r3, #17
 8002ab0:	f003 0301 	and.w	r3, r3, #1
 8002ab4:	4a11      	ldr	r2, [pc, #68]	; (8002afc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002ab6:	5cd3      	ldrb	r3, [r2, r3]
 8002ab8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a0d      	ldr	r2, [pc, #52]	; (8002af4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002abe:	fb02 f203 	mul.w	r2, r2, r3
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac8:	617b      	str	r3, [r7, #20]
 8002aca:	e004      	b.n	8002ad6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4a0c      	ldr	r2, [pc, #48]	; (8002b00 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ad0:	fb02 f303 	mul.w	r3, r2, r3
 8002ad4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	613b      	str	r3, [r7, #16]
      break;
 8002ada:	e002      	b.n	8002ae2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002adc:	4b05      	ldr	r3, [pc, #20]	; (8002af4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ade:	613b      	str	r3, [r7, #16]
      break;
 8002ae0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ae2:	693b      	ldr	r3, [r7, #16]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	371c      	adds	r7, #28
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bc80      	pop	{r7}
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	40021000 	.word	0x40021000
 8002af4:	007a1200 	.word	0x007a1200
 8002af8:	0800352c 	.word	0x0800352c
 8002afc:	0800353c 	.word	0x0800353c
 8002b00:	003d0900 	.word	0x003d0900

08002b04 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b0c:	4b0a      	ldr	r3, [pc, #40]	; (8002b38 <RCC_Delay+0x34>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a0a      	ldr	r2, [pc, #40]	; (8002b3c <RCC_Delay+0x38>)
 8002b12:	fba2 2303 	umull	r2, r3, r2, r3
 8002b16:	0a5b      	lsrs	r3, r3, #9
 8002b18:	687a      	ldr	r2, [r7, #4]
 8002b1a:	fb02 f303 	mul.w	r3, r2, r3
 8002b1e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002b20:	bf00      	nop
  }
  while (Delay --);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	1e5a      	subs	r2, r3, #1
 8002b26:	60fa      	str	r2, [r7, #12]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d1f9      	bne.n	8002b20 <RCC_Delay+0x1c>
}
 8002b2c:	bf00      	nop
 8002b2e:	bf00      	nop
 8002b30:	3714      	adds	r7, #20
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bc80      	pop	{r7}
 8002b36:	4770      	bx	lr
 8002b38:	2000000c 	.word	0x2000000c
 8002b3c:	10624dd3 	.word	0x10624dd3

08002b40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e041      	b.n	8002bd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d106      	bne.n	8002b6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f7ff f824 	bl	8001bb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2202      	movs	r2, #2
 8002b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	3304      	adds	r3, #4
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	4610      	mov	r0, r2
 8002b80:	f000 fa56 	bl	8003030 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2201      	movs	r2, #1
 8002b88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
	...

08002be0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b085      	sub	sp, #20
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d001      	beq.n	8002bf8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e035      	b.n	8002c64 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2202      	movs	r2, #2
 8002bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	68da      	ldr	r2, [r3, #12]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f042 0201 	orr.w	r2, r2, #1
 8002c0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a16      	ldr	r2, [pc, #88]	; (8002c70 <HAL_TIM_Base_Start_IT+0x90>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d009      	beq.n	8002c2e <HAL_TIM_Base_Start_IT+0x4e>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c22:	d004      	beq.n	8002c2e <HAL_TIM_Base_Start_IT+0x4e>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a12      	ldr	r2, [pc, #72]	; (8002c74 <HAL_TIM_Base_Start_IT+0x94>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d111      	bne.n	8002c52 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f003 0307 	and.w	r3, r3, #7
 8002c38:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2b06      	cmp	r3, #6
 8002c3e:	d010      	beq.n	8002c62 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f042 0201 	orr.w	r2, r2, #1
 8002c4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c50:	e007      	b.n	8002c62 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f042 0201 	orr.w	r2, r2, #1
 8002c60:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3714      	adds	r7, #20
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bc80      	pop	{r7}
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	40012c00 	.word	0x40012c00
 8002c74:	40000400 	.word	0x40000400

08002c78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d020      	beq.n	8002cdc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	f003 0302 	and.w	r3, r3, #2
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d01b      	beq.n	8002cdc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f06f 0202 	mvn.w	r2, #2
 8002cac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	699b      	ldr	r3, [r3, #24]
 8002cba:	f003 0303 	and.w	r3, r3, #3
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d003      	beq.n	8002cca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 f998 	bl	8002ff8 <HAL_TIM_IC_CaptureCallback>
 8002cc8:	e005      	b.n	8002cd6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f000 f98b 	bl	8002fe6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	f000 f99a 	bl	800300a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	f003 0304 	and.w	r3, r3, #4
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d020      	beq.n	8002d28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f003 0304 	and.w	r3, r3, #4
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d01b      	beq.n	8002d28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f06f 0204 	mvn.w	r2, #4
 8002cf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2202      	movs	r2, #2
 8002cfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	699b      	ldr	r3, [r3, #24]
 8002d06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d003      	beq.n	8002d16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 f972 	bl	8002ff8 <HAL_TIM_IC_CaptureCallback>
 8002d14:	e005      	b.n	8002d22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f000 f965 	bl	8002fe6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f000 f974 	bl	800300a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	f003 0308 	and.w	r3, r3, #8
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d020      	beq.n	8002d74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f003 0308 	and.w	r3, r3, #8
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d01b      	beq.n	8002d74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f06f 0208 	mvn.w	r2, #8
 8002d44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2204      	movs	r2, #4
 8002d4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	69db      	ldr	r3, [r3, #28]
 8002d52:	f003 0303 	and.w	r3, r3, #3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d003      	beq.n	8002d62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 f94c 	bl	8002ff8 <HAL_TIM_IC_CaptureCallback>
 8002d60:	e005      	b.n	8002d6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f000 f93f 	bl	8002fe6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 f94e 	bl	800300a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2200      	movs	r2, #0
 8002d72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	f003 0310 	and.w	r3, r3, #16
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d020      	beq.n	8002dc0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f003 0310 	and.w	r3, r3, #16
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d01b      	beq.n	8002dc0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f06f 0210 	mvn.w	r2, #16
 8002d90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2208      	movs	r2, #8
 8002d96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d003      	beq.n	8002dae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f000 f926 	bl	8002ff8 <HAL_TIM_IC_CaptureCallback>
 8002dac:	e005      	b.n	8002dba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f000 f919 	bl	8002fe6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f000 f928 	bl	800300a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00c      	beq.n	8002de4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f003 0301 	and.w	r3, r3, #1
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d007      	beq.n	8002de4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f06f 0201 	mvn.w	r2, #1
 8002ddc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f7fe fea0 	bl	8001b24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d00c      	beq.n	8002e08 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d007      	beq.n	8002e08 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f000 fa6f 	bl	80032e6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d00c      	beq.n	8002e2c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d007      	beq.n	8002e2c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 f8f8 	bl	800301c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	f003 0320 	and.w	r3, r3, #32
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d00c      	beq.n	8002e50 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f003 0320 	and.w	r3, r3, #32
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d007      	beq.n	8002e50 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f06f 0220 	mvn.w	r2, #32
 8002e48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f000 fa42 	bl	80032d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e50:	bf00      	nop
 8002e52:	3710      	adds	r7, #16
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e62:	2300      	movs	r3, #0
 8002e64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d101      	bne.n	8002e74 <HAL_TIM_ConfigClockSource+0x1c>
 8002e70:	2302      	movs	r3, #2
 8002e72:	e0b4      	b.n	8002fde <HAL_TIM_ConfigClockSource+0x186>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2201      	movs	r2, #1
 8002e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2202      	movs	r2, #2
 8002e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002e92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	68ba      	ldr	r2, [r7, #8]
 8002ea2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002eac:	d03e      	beq.n	8002f2c <HAL_TIM_ConfigClockSource+0xd4>
 8002eae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002eb2:	f200 8087 	bhi.w	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002eb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002eba:	f000 8086 	beq.w	8002fca <HAL_TIM_ConfigClockSource+0x172>
 8002ebe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ec2:	d87f      	bhi.n	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ec4:	2b70      	cmp	r3, #112	; 0x70
 8002ec6:	d01a      	beq.n	8002efe <HAL_TIM_ConfigClockSource+0xa6>
 8002ec8:	2b70      	cmp	r3, #112	; 0x70
 8002eca:	d87b      	bhi.n	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ecc:	2b60      	cmp	r3, #96	; 0x60
 8002ece:	d050      	beq.n	8002f72 <HAL_TIM_ConfigClockSource+0x11a>
 8002ed0:	2b60      	cmp	r3, #96	; 0x60
 8002ed2:	d877      	bhi.n	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ed4:	2b50      	cmp	r3, #80	; 0x50
 8002ed6:	d03c      	beq.n	8002f52 <HAL_TIM_ConfigClockSource+0xfa>
 8002ed8:	2b50      	cmp	r3, #80	; 0x50
 8002eda:	d873      	bhi.n	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002edc:	2b40      	cmp	r3, #64	; 0x40
 8002ede:	d058      	beq.n	8002f92 <HAL_TIM_ConfigClockSource+0x13a>
 8002ee0:	2b40      	cmp	r3, #64	; 0x40
 8002ee2:	d86f      	bhi.n	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ee4:	2b30      	cmp	r3, #48	; 0x30
 8002ee6:	d064      	beq.n	8002fb2 <HAL_TIM_ConfigClockSource+0x15a>
 8002ee8:	2b30      	cmp	r3, #48	; 0x30
 8002eea:	d86b      	bhi.n	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002eec:	2b20      	cmp	r3, #32
 8002eee:	d060      	beq.n	8002fb2 <HAL_TIM_ConfigClockSource+0x15a>
 8002ef0:	2b20      	cmp	r3, #32
 8002ef2:	d867      	bhi.n	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d05c      	beq.n	8002fb2 <HAL_TIM_ConfigClockSource+0x15a>
 8002ef8:	2b10      	cmp	r3, #16
 8002efa:	d05a      	beq.n	8002fb2 <HAL_TIM_ConfigClockSource+0x15a>
 8002efc:	e062      	b.n	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6818      	ldr	r0, [r3, #0]
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	6899      	ldr	r1, [r3, #8]
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	685a      	ldr	r2, [r3, #4]
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	f000 f96a 	bl	80031e6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002f20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	68ba      	ldr	r2, [r7, #8]
 8002f28:	609a      	str	r2, [r3, #8]
      break;
 8002f2a:	e04f      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6818      	ldr	r0, [r3, #0]
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	6899      	ldr	r1, [r3, #8]
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685a      	ldr	r2, [r3, #4]
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	f000 f953 	bl	80031e6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	689a      	ldr	r2, [r3, #8]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f4e:	609a      	str	r2, [r3, #8]
      break;
 8002f50:	e03c      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6818      	ldr	r0, [r3, #0]
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	6859      	ldr	r1, [r3, #4]
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	461a      	mov	r2, r3
 8002f60:	f000 f8ca 	bl	80030f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2150      	movs	r1, #80	; 0x50
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f000 f921 	bl	80031b2 <TIM_ITRx_SetConfig>
      break;
 8002f70:	e02c      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6818      	ldr	r0, [r3, #0]
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	6859      	ldr	r1, [r3, #4]
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	461a      	mov	r2, r3
 8002f80:	f000 f8e8 	bl	8003154 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2160      	movs	r1, #96	; 0x60
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f000 f911 	bl	80031b2 <TIM_ITRx_SetConfig>
      break;
 8002f90:	e01c      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6818      	ldr	r0, [r3, #0]
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	6859      	ldr	r1, [r3, #4]
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	f000 f8aa 	bl	80030f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2140      	movs	r1, #64	; 0x40
 8002faa:	4618      	mov	r0, r3
 8002fac:	f000 f901 	bl	80031b2 <TIM_ITRx_SetConfig>
      break;
 8002fb0:	e00c      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4619      	mov	r1, r3
 8002fbc:	4610      	mov	r0, r2
 8002fbe:	f000 f8f8 	bl	80031b2 <TIM_ITRx_SetConfig>
      break;
 8002fc2:	e003      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	73fb      	strb	r3, [r7, #15]
      break;
 8002fc8:	e000      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002fca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002fdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3710      	adds	r7, #16
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}

08002fe6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	b083      	sub	sp, #12
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002fee:	bf00      	nop
 8002ff0:	370c      	adds	r7, #12
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bc80      	pop	{r7}
 8002ff6:	4770      	bx	lr

08002ff8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003000:	bf00      	nop
 8003002:	370c      	adds	r7, #12
 8003004:	46bd      	mov	sp, r7
 8003006:	bc80      	pop	{r7}
 8003008:	4770      	bx	lr

0800300a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800300a:	b480      	push	{r7}
 800300c:	b083      	sub	sp, #12
 800300e:	af00      	add	r7, sp, #0
 8003010:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003012:	bf00      	nop
 8003014:	370c      	adds	r7, #12
 8003016:	46bd      	mov	sp, r7
 8003018:	bc80      	pop	{r7}
 800301a:	4770      	bx	lr

0800301c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	bc80      	pop	{r7}
 800302c:	4770      	bx	lr
	...

08003030 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003030:	b480      	push	{r7}
 8003032:	b085      	sub	sp, #20
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	4a2b      	ldr	r2, [pc, #172]	; (80030f0 <TIM_Base_SetConfig+0xc0>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d007      	beq.n	8003058 <TIM_Base_SetConfig+0x28>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800304e:	d003      	beq.n	8003058 <TIM_Base_SetConfig+0x28>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	4a28      	ldr	r2, [pc, #160]	; (80030f4 <TIM_Base_SetConfig+0xc4>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d108      	bne.n	800306a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800305e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	68fa      	ldr	r2, [r7, #12]
 8003066:	4313      	orrs	r3, r2
 8003068:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a20      	ldr	r2, [pc, #128]	; (80030f0 <TIM_Base_SetConfig+0xc0>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d007      	beq.n	8003082 <TIM_Base_SetConfig+0x52>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003078:	d003      	beq.n	8003082 <TIM_Base_SetConfig+0x52>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a1d      	ldr	r2, [pc, #116]	; (80030f4 <TIM_Base_SetConfig+0xc4>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d108      	bne.n	8003094 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003088:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	4313      	orrs	r3, r2
 8003092:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	695b      	ldr	r3, [r3, #20]
 800309e:	4313      	orrs	r3, r2
 80030a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	68fa      	ldr	r2, [r7, #12]
 80030a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a0d      	ldr	r2, [pc, #52]	; (80030f0 <TIM_Base_SetConfig+0xc0>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d103      	bne.n	80030c8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	691a      	ldr	r2, [r3, #16]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2201      	movs	r2, #1
 80030cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	691b      	ldr	r3, [r3, #16]
 80030d2:	f003 0301 	and.w	r3, r3, #1
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d005      	beq.n	80030e6 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	691b      	ldr	r3, [r3, #16]
 80030de:	f023 0201 	bic.w	r2, r3, #1
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	611a      	str	r2, [r3, #16]
  }
}
 80030e6:	bf00      	nop
 80030e8:	3714      	adds	r7, #20
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bc80      	pop	{r7}
 80030ee:	4770      	bx	lr
 80030f0:	40012c00 	.word	0x40012c00
 80030f4:	40000400 	.word	0x40000400

080030f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b087      	sub	sp, #28
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6a1b      	ldr	r3, [r3, #32]
 8003108:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6a1b      	ldr	r3, [r3, #32]
 800310e:	f023 0201 	bic.w	r2, r3, #1
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	699b      	ldr	r3, [r3, #24]
 800311a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003122:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	011b      	lsls	r3, r3, #4
 8003128:	693a      	ldr	r2, [r7, #16]
 800312a:	4313      	orrs	r3, r2
 800312c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	f023 030a 	bic.w	r3, r3, #10
 8003134:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003136:	697a      	ldr	r2, [r7, #20]
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	4313      	orrs	r3, r2
 800313c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	693a      	ldr	r2, [r7, #16]
 8003142:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	697a      	ldr	r2, [r7, #20]
 8003148:	621a      	str	r2, [r3, #32]
}
 800314a:	bf00      	nop
 800314c:	371c      	adds	r7, #28
 800314e:	46bd      	mov	sp, r7
 8003150:	bc80      	pop	{r7}
 8003152:	4770      	bx	lr

08003154 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003154:	b480      	push	{r7}
 8003156:	b087      	sub	sp, #28
 8003158:	af00      	add	r7, sp, #0
 800315a:	60f8      	str	r0, [r7, #12]
 800315c:	60b9      	str	r1, [r7, #8]
 800315e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6a1b      	ldr	r3, [r3, #32]
 8003164:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6a1b      	ldr	r3, [r3, #32]
 800316a:	f023 0210 	bic.w	r2, r3, #16
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	699b      	ldr	r3, [r3, #24]
 8003176:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800317e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	031b      	lsls	r3, r3, #12
 8003184:	693a      	ldr	r2, [r7, #16]
 8003186:	4313      	orrs	r3, r2
 8003188:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003190:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	011b      	lsls	r3, r3, #4
 8003196:	697a      	ldr	r2, [r7, #20]
 8003198:	4313      	orrs	r3, r2
 800319a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	693a      	ldr	r2, [r7, #16]
 80031a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	697a      	ldr	r2, [r7, #20]
 80031a6:	621a      	str	r2, [r3, #32]
}
 80031a8:	bf00      	nop
 80031aa:	371c      	adds	r7, #28
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bc80      	pop	{r7}
 80031b0:	4770      	bx	lr

080031b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80031b2:	b480      	push	{r7}
 80031b4:	b085      	sub	sp, #20
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
 80031ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80031ca:	683a      	ldr	r2, [r7, #0]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	f043 0307 	orr.w	r3, r3, #7
 80031d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	609a      	str	r2, [r3, #8]
}
 80031dc:	bf00      	nop
 80031de:	3714      	adds	r7, #20
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bc80      	pop	{r7}
 80031e4:	4770      	bx	lr

080031e6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80031e6:	b480      	push	{r7}
 80031e8:	b087      	sub	sp, #28
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	60f8      	str	r0, [r7, #12]
 80031ee:	60b9      	str	r1, [r7, #8]
 80031f0:	607a      	str	r2, [r7, #4]
 80031f2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003200:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	021a      	lsls	r2, r3, #8
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	431a      	orrs	r2, r3
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	4313      	orrs	r3, r2
 800320e:	697a      	ldr	r2, [r7, #20]
 8003210:	4313      	orrs	r3, r2
 8003212:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	697a      	ldr	r2, [r7, #20]
 8003218:	609a      	str	r2, [r3, #8]
}
 800321a:	bf00      	nop
 800321c:	371c      	adds	r7, #28
 800321e:	46bd      	mov	sp, r7
 8003220:	bc80      	pop	{r7}
 8003222:	4770      	bx	lr

08003224 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003224:	b480      	push	{r7}
 8003226:	b085      	sub	sp, #20
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003234:	2b01      	cmp	r3, #1
 8003236:	d101      	bne.n	800323c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003238:	2302      	movs	r3, #2
 800323a:	e041      	b.n	80032c0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2202      	movs	r2, #2
 8003248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003262:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68fa      	ldr	r2, [r7, #12]
 800326a:	4313      	orrs	r3, r2
 800326c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a14      	ldr	r2, [pc, #80]	; (80032cc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d009      	beq.n	8003294 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003288:	d004      	beq.n	8003294 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a10      	ldr	r2, [pc, #64]	; (80032d0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d10c      	bne.n	80032ae <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800329a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	68ba      	ldr	r2, [r7, #8]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	68ba      	ldr	r2, [r7, #8]
 80032ac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2201      	movs	r2, #1
 80032b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3714      	adds	r7, #20
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bc80      	pop	{r7}
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	40012c00 	.word	0x40012c00
 80032d0:	40000400 	.word	0x40000400

080032d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80032dc:	bf00      	nop
 80032de:	370c      	adds	r7, #12
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bc80      	pop	{r7}
 80032e4:	4770      	bx	lr

080032e6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80032e6:	b480      	push	{r7}
 80032e8:	b083      	sub	sp, #12
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80032ee:	bf00      	nop
 80032f0:	370c      	adds	r7, #12
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bc80      	pop	{r7}
 80032f6:	4770      	bx	lr

080032f8 <__errno>:
 80032f8:	4b01      	ldr	r3, [pc, #4]	; (8003300 <__errno+0x8>)
 80032fa:	6818      	ldr	r0, [r3, #0]
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	20000018 	.word	0x20000018

08003304 <__libc_init_array>:
 8003304:	b570      	push	{r4, r5, r6, lr}
 8003306:	2600      	movs	r6, #0
 8003308:	4d0c      	ldr	r5, [pc, #48]	; (800333c <__libc_init_array+0x38>)
 800330a:	4c0d      	ldr	r4, [pc, #52]	; (8003340 <__libc_init_array+0x3c>)
 800330c:	1b64      	subs	r4, r4, r5
 800330e:	10a4      	asrs	r4, r4, #2
 8003310:	42a6      	cmp	r6, r4
 8003312:	d109      	bne.n	8003328 <__libc_init_array+0x24>
 8003314:	f000 f8f6 	bl	8003504 <_init>
 8003318:	2600      	movs	r6, #0
 800331a:	4d0a      	ldr	r5, [pc, #40]	; (8003344 <__libc_init_array+0x40>)
 800331c:	4c0a      	ldr	r4, [pc, #40]	; (8003348 <__libc_init_array+0x44>)
 800331e:	1b64      	subs	r4, r4, r5
 8003320:	10a4      	asrs	r4, r4, #2
 8003322:	42a6      	cmp	r6, r4
 8003324:	d105      	bne.n	8003332 <__libc_init_array+0x2e>
 8003326:	bd70      	pop	{r4, r5, r6, pc}
 8003328:	f855 3b04 	ldr.w	r3, [r5], #4
 800332c:	4798      	blx	r3
 800332e:	3601      	adds	r6, #1
 8003330:	e7ee      	b.n	8003310 <__libc_init_array+0xc>
 8003332:	f855 3b04 	ldr.w	r3, [r5], #4
 8003336:	4798      	blx	r3
 8003338:	3601      	adds	r6, #1
 800333a:	e7f2      	b.n	8003322 <__libc_init_array+0x1e>
 800333c:	080035a0 	.word	0x080035a0
 8003340:	080035a0 	.word	0x080035a0
 8003344:	080035a0 	.word	0x080035a0
 8003348:	080035a4 	.word	0x080035a4

0800334c <malloc>:
 800334c:	4b02      	ldr	r3, [pc, #8]	; (8003358 <malloc+0xc>)
 800334e:	4601      	mov	r1, r0
 8003350:	6818      	ldr	r0, [r3, #0]
 8003352:	f000 b85f 	b.w	8003414 <_malloc_r>
 8003356:	bf00      	nop
 8003358:	20000018 	.word	0x20000018

0800335c <free>:
 800335c:	4b02      	ldr	r3, [pc, #8]	; (8003368 <free+0xc>)
 800335e:	4601      	mov	r1, r0
 8003360:	6818      	ldr	r0, [r3, #0]
 8003362:	f000 b80b 	b.w	800337c <_free_r>
 8003366:	bf00      	nop
 8003368:	20000018 	.word	0x20000018

0800336c <memset>:
 800336c:	4603      	mov	r3, r0
 800336e:	4402      	add	r2, r0
 8003370:	4293      	cmp	r3, r2
 8003372:	d100      	bne.n	8003376 <memset+0xa>
 8003374:	4770      	bx	lr
 8003376:	f803 1b01 	strb.w	r1, [r3], #1
 800337a:	e7f9      	b.n	8003370 <memset+0x4>

0800337c <_free_r>:
 800337c:	b538      	push	{r3, r4, r5, lr}
 800337e:	4605      	mov	r5, r0
 8003380:	2900      	cmp	r1, #0
 8003382:	d043      	beq.n	800340c <_free_r+0x90>
 8003384:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003388:	1f0c      	subs	r4, r1, #4
 800338a:	2b00      	cmp	r3, #0
 800338c:	bfb8      	it	lt
 800338e:	18e4      	addlt	r4, r4, r3
 8003390:	f000 f8ac 	bl	80034ec <__malloc_lock>
 8003394:	4a1e      	ldr	r2, [pc, #120]	; (8003410 <_free_r+0x94>)
 8003396:	6813      	ldr	r3, [r2, #0]
 8003398:	4610      	mov	r0, r2
 800339a:	b933      	cbnz	r3, 80033aa <_free_r+0x2e>
 800339c:	6063      	str	r3, [r4, #4]
 800339e:	6014      	str	r4, [r2, #0]
 80033a0:	4628      	mov	r0, r5
 80033a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80033a6:	f000 b8a7 	b.w	80034f8 <__malloc_unlock>
 80033aa:	42a3      	cmp	r3, r4
 80033ac:	d90a      	bls.n	80033c4 <_free_r+0x48>
 80033ae:	6821      	ldr	r1, [r4, #0]
 80033b0:	1862      	adds	r2, r4, r1
 80033b2:	4293      	cmp	r3, r2
 80033b4:	bf01      	itttt	eq
 80033b6:	681a      	ldreq	r2, [r3, #0]
 80033b8:	685b      	ldreq	r3, [r3, #4]
 80033ba:	1852      	addeq	r2, r2, r1
 80033bc:	6022      	streq	r2, [r4, #0]
 80033be:	6063      	str	r3, [r4, #4]
 80033c0:	6004      	str	r4, [r0, #0]
 80033c2:	e7ed      	b.n	80033a0 <_free_r+0x24>
 80033c4:	461a      	mov	r2, r3
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	b10b      	cbz	r3, 80033ce <_free_r+0x52>
 80033ca:	42a3      	cmp	r3, r4
 80033cc:	d9fa      	bls.n	80033c4 <_free_r+0x48>
 80033ce:	6811      	ldr	r1, [r2, #0]
 80033d0:	1850      	adds	r0, r2, r1
 80033d2:	42a0      	cmp	r0, r4
 80033d4:	d10b      	bne.n	80033ee <_free_r+0x72>
 80033d6:	6820      	ldr	r0, [r4, #0]
 80033d8:	4401      	add	r1, r0
 80033da:	1850      	adds	r0, r2, r1
 80033dc:	4283      	cmp	r3, r0
 80033de:	6011      	str	r1, [r2, #0]
 80033e0:	d1de      	bne.n	80033a0 <_free_r+0x24>
 80033e2:	6818      	ldr	r0, [r3, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	4401      	add	r1, r0
 80033e8:	6011      	str	r1, [r2, #0]
 80033ea:	6053      	str	r3, [r2, #4]
 80033ec:	e7d8      	b.n	80033a0 <_free_r+0x24>
 80033ee:	d902      	bls.n	80033f6 <_free_r+0x7a>
 80033f0:	230c      	movs	r3, #12
 80033f2:	602b      	str	r3, [r5, #0]
 80033f4:	e7d4      	b.n	80033a0 <_free_r+0x24>
 80033f6:	6820      	ldr	r0, [r4, #0]
 80033f8:	1821      	adds	r1, r4, r0
 80033fa:	428b      	cmp	r3, r1
 80033fc:	bf01      	itttt	eq
 80033fe:	6819      	ldreq	r1, [r3, #0]
 8003400:	685b      	ldreq	r3, [r3, #4]
 8003402:	1809      	addeq	r1, r1, r0
 8003404:	6021      	streq	r1, [r4, #0]
 8003406:	6063      	str	r3, [r4, #4]
 8003408:	6054      	str	r4, [r2, #4]
 800340a:	e7c9      	b.n	80033a0 <_free_r+0x24>
 800340c:	bd38      	pop	{r3, r4, r5, pc}
 800340e:	bf00      	nop
 8003410:	20000100 	.word	0x20000100

08003414 <_malloc_r>:
 8003414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003416:	1ccd      	adds	r5, r1, #3
 8003418:	f025 0503 	bic.w	r5, r5, #3
 800341c:	3508      	adds	r5, #8
 800341e:	2d0c      	cmp	r5, #12
 8003420:	bf38      	it	cc
 8003422:	250c      	movcc	r5, #12
 8003424:	2d00      	cmp	r5, #0
 8003426:	4606      	mov	r6, r0
 8003428:	db01      	blt.n	800342e <_malloc_r+0x1a>
 800342a:	42a9      	cmp	r1, r5
 800342c:	d903      	bls.n	8003436 <_malloc_r+0x22>
 800342e:	230c      	movs	r3, #12
 8003430:	6033      	str	r3, [r6, #0]
 8003432:	2000      	movs	r0, #0
 8003434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003436:	f000 f859 	bl	80034ec <__malloc_lock>
 800343a:	4921      	ldr	r1, [pc, #132]	; (80034c0 <_malloc_r+0xac>)
 800343c:	680a      	ldr	r2, [r1, #0]
 800343e:	4614      	mov	r4, r2
 8003440:	b99c      	cbnz	r4, 800346a <_malloc_r+0x56>
 8003442:	4f20      	ldr	r7, [pc, #128]	; (80034c4 <_malloc_r+0xb0>)
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	b923      	cbnz	r3, 8003452 <_malloc_r+0x3e>
 8003448:	4621      	mov	r1, r4
 800344a:	4630      	mov	r0, r6
 800344c:	f000 f83c 	bl	80034c8 <_sbrk_r>
 8003450:	6038      	str	r0, [r7, #0]
 8003452:	4629      	mov	r1, r5
 8003454:	4630      	mov	r0, r6
 8003456:	f000 f837 	bl	80034c8 <_sbrk_r>
 800345a:	1c43      	adds	r3, r0, #1
 800345c:	d123      	bne.n	80034a6 <_malloc_r+0x92>
 800345e:	230c      	movs	r3, #12
 8003460:	4630      	mov	r0, r6
 8003462:	6033      	str	r3, [r6, #0]
 8003464:	f000 f848 	bl	80034f8 <__malloc_unlock>
 8003468:	e7e3      	b.n	8003432 <_malloc_r+0x1e>
 800346a:	6823      	ldr	r3, [r4, #0]
 800346c:	1b5b      	subs	r3, r3, r5
 800346e:	d417      	bmi.n	80034a0 <_malloc_r+0x8c>
 8003470:	2b0b      	cmp	r3, #11
 8003472:	d903      	bls.n	800347c <_malloc_r+0x68>
 8003474:	6023      	str	r3, [r4, #0]
 8003476:	441c      	add	r4, r3
 8003478:	6025      	str	r5, [r4, #0]
 800347a:	e004      	b.n	8003486 <_malloc_r+0x72>
 800347c:	6863      	ldr	r3, [r4, #4]
 800347e:	42a2      	cmp	r2, r4
 8003480:	bf0c      	ite	eq
 8003482:	600b      	streq	r3, [r1, #0]
 8003484:	6053      	strne	r3, [r2, #4]
 8003486:	4630      	mov	r0, r6
 8003488:	f000 f836 	bl	80034f8 <__malloc_unlock>
 800348c:	f104 000b 	add.w	r0, r4, #11
 8003490:	1d23      	adds	r3, r4, #4
 8003492:	f020 0007 	bic.w	r0, r0, #7
 8003496:	1ac2      	subs	r2, r0, r3
 8003498:	d0cc      	beq.n	8003434 <_malloc_r+0x20>
 800349a:	1a1b      	subs	r3, r3, r0
 800349c:	50a3      	str	r3, [r4, r2]
 800349e:	e7c9      	b.n	8003434 <_malloc_r+0x20>
 80034a0:	4622      	mov	r2, r4
 80034a2:	6864      	ldr	r4, [r4, #4]
 80034a4:	e7cc      	b.n	8003440 <_malloc_r+0x2c>
 80034a6:	1cc4      	adds	r4, r0, #3
 80034a8:	f024 0403 	bic.w	r4, r4, #3
 80034ac:	42a0      	cmp	r0, r4
 80034ae:	d0e3      	beq.n	8003478 <_malloc_r+0x64>
 80034b0:	1a21      	subs	r1, r4, r0
 80034b2:	4630      	mov	r0, r6
 80034b4:	f000 f808 	bl	80034c8 <_sbrk_r>
 80034b8:	3001      	adds	r0, #1
 80034ba:	d1dd      	bne.n	8003478 <_malloc_r+0x64>
 80034bc:	e7cf      	b.n	800345e <_malloc_r+0x4a>
 80034be:	bf00      	nop
 80034c0:	20000100 	.word	0x20000100
 80034c4:	20000104 	.word	0x20000104

080034c8 <_sbrk_r>:
 80034c8:	b538      	push	{r3, r4, r5, lr}
 80034ca:	2300      	movs	r3, #0
 80034cc:	4d05      	ldr	r5, [pc, #20]	; (80034e4 <_sbrk_r+0x1c>)
 80034ce:	4604      	mov	r4, r0
 80034d0:	4608      	mov	r0, r1
 80034d2:	602b      	str	r3, [r5, #0]
 80034d4:	f7fe fbc4 	bl	8001c60 <_sbrk>
 80034d8:	1c43      	adds	r3, r0, #1
 80034da:	d102      	bne.n	80034e2 <_sbrk_r+0x1a>
 80034dc:	682b      	ldr	r3, [r5, #0]
 80034de:	b103      	cbz	r3, 80034e2 <_sbrk_r+0x1a>
 80034e0:	6023      	str	r3, [r4, #0]
 80034e2:	bd38      	pop	{r3, r4, r5, pc}
 80034e4:	20000168 	.word	0x20000168

080034e8 <__retarget_lock_acquire_recursive>:
 80034e8:	4770      	bx	lr

080034ea <__retarget_lock_release_recursive>:
 80034ea:	4770      	bx	lr

080034ec <__malloc_lock>:
 80034ec:	4801      	ldr	r0, [pc, #4]	; (80034f4 <__malloc_lock+0x8>)
 80034ee:	f7ff bffb 	b.w	80034e8 <__retarget_lock_acquire_recursive>
 80034f2:	bf00      	nop
 80034f4:	20000160 	.word	0x20000160

080034f8 <__malloc_unlock>:
 80034f8:	4801      	ldr	r0, [pc, #4]	; (8003500 <__malloc_unlock+0x8>)
 80034fa:	f7ff bff6 	b.w	80034ea <__retarget_lock_release_recursive>
 80034fe:	bf00      	nop
 8003500:	20000160 	.word	0x20000160

08003504 <_init>:
 8003504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003506:	bf00      	nop
 8003508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800350a:	bc08      	pop	{r3}
 800350c:	469e      	mov	lr, r3
 800350e:	4770      	bx	lr

08003510 <_fini>:
 8003510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003512:	bf00      	nop
 8003514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003516:	bc08      	pop	{r3}
 8003518:	469e      	mov	lr, r3
 800351a:	4770      	bx	lr
