#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7ffff08c8e30 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7ffff08a0a40 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7ffff08a0a80 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7ffff08a0ac0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7ffff08a0b00 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000010000000000000>;
P_0x7ffff08a0b40 .param/str "REPLACEMENT" 0 2 32, "FIFO";
P_0x7ffff08a0b80 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000001000>;
P_0x7ffff08a0bc0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010100>;
P_0x7ffff08a0c00 .param/str "TRACE_FILE" 0 2 37, "helloc.mem";
P_0x7ffff08a0c40 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7ffff08f8960_0 .var/i "address_file", 31 0;
v0x7ffff08f8a60_0 .var "address_in", 31 0;
v0x7ffff08f8b50_0 .var "clk", 0 0;
v0x7ffff08f8c20_0 .var "data_in", 31 0;
v0x7ffff08f8cc0_0 .net "data_out", 31 0, v0x7ffff08f7d90_0;  1 drivers
v0x7ffff08f8d60_0 .var "enable", 0 0;
v0x7ffff08f8e50_0 .net "hit", 0 0, L_0x7ffff08fa770;  1 drivers
v0x7ffff08f8ef0_0 .var/i "miss_count", 31 0;
v0x7ffff08f8f90_0 .var "rst", 0 0;
v0x7ffff08f9150_0 .var/i "scan_file", 31 0;
v0x7ffff08f9230_0 .var/i "total_count", 31 0;
E_0x7ffff089b7c0 .event negedge, v0x7ffff08f38f0_0;
S_0x7ffff08c9b00 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7ffff08c8e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7ffff08b58a0 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7ffff08b58e0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7ffff08b5920 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7ffff08b5960 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7ffff08b59a0 .param/str "REPLACEMENT" 0 3 32, "FIFO";
P_0x7ffff08b59e0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000001000>;
P_0x7ffff08b5a20 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010100>;
P_0x7ffff08b5a60 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7ffff08f78a0_0 .net *"_ivl_5", 8 0, L_0x7ffff08fa8b0;  1 drivers
v0x7ffff08f7980_0 .net "address_in", 31 0, v0x7ffff08f8a60_0;  1 drivers
v0x7ffff08f7a60_0 .net "clk", 0 0, v0x7ffff08f8b50_0;  1 drivers
v0x7ffff08f7b30 .array "data", 0 1;
v0x7ffff08f7b30_0 .net v0x7ffff08f7b30 0, 31 0, L_0x7ffff08cbdc0; 1 drivers
v0x7ffff08f7b30_1 .net v0x7ffff08f7b30 1, 31 0, L_0x7ffff08fa570; 1 drivers
v0x7ffff08f7c50_0 .net "data_in", 31 0, v0x7ffff08f8c20_0;  1 drivers
v0x7ffff08f7d90_0 .var "data_out", 31 0;
v0x7ffff08f7e50_0 .net "enable", 0 0, v0x7ffff08f8d60_0;  1 drivers
v0x7ffff08f7ef0_0 .var "enables", 1 0;
v0x7ffff08f7fb0_0 .net "hit_out", 0 0, L_0x7ffff08fa770;  alias, 1 drivers
v0x7ffff08f8070_0 .var "hits", 1 0;
v0x7ffff08f8130_0 .net "match", 1 0, v0x7ffff08f7770_0;  1 drivers
v0x7ffff08f81d0_0 .net "rst", 0 0, v0x7ffff08f8f90_0;  1 drivers
v0x7ffff08f8270_0 .net "set_idx", 7 0, L_0x7ffff08fa9a0;  1 drivers
v0x7ffff08f8330_0 .net "tag", 19 0, L_0x7ffff08faa90;  1 drivers
v0x7ffff08f8440 .array "tags", 0 1;
v0x7ffff08f8440_0 .net v0x7ffff08f8440 0, 19 0, L_0x7ffff08d0010; 1 drivers
v0x7ffff08f8440_1 .net v0x7ffff08f8440 1, 19 0, L_0x7ffff08fa240; 1 drivers
v0x7ffff08f8520 .array "valids", 0 1;
v0x7ffff08f8520_0 .net v0x7ffff08f8520 0, 0 0, L_0x7ffff08d8340; 1 drivers
v0x7ffff08f8520_1 .net v0x7ffff08f8520 1, 0 0, L_0x7ffff08915c0; 1 drivers
v0x7ffff08f8620_0 .var/i "w", 31 0;
v0x7ffff08f87d0_0 .net "way", 1 0, L_0x7ffff08d7200;  1 drivers
E_0x7ffff0899990 .event edge, v0x7ffff08cb0c0_0, v0x7ffff08d84a0_0;
E_0x7ffff0894b70 .event edge, v0x7ffff08f39b0_0, v0x7ffff08f5390_0;
L_0x7ffff08f9bb0 .part v0x7ffff08f7ef0_0, 0, 1;
L_0x7ffff08fa680 .part v0x7ffff08f7ef0_0, 1, 1;
L_0x7ffff08fa770 .reduce/or v0x7ffff08f8070_0;
L_0x7ffff08fa8b0 .part v0x7ffff08f8a60_0, 4, 9;
L_0x7ffff08fa9a0 .part L_0x7ffff08fa8b0, 0, 8;
L_0x7ffff08faa90 .part v0x7ffff08f8a60_0, 12, 20;
S_0x7ffff08ca860 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7ffff08c9b00;
 .timescale -9 -12;
S_0x7ffff08c13e0 .scope module, "replacement" "fifo_replacement" 3 63, 4 23 0, S_0x7ffff08ca860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7ffff085b620 .param/l "ASSOCIATIVITY" 0 4 26, +C4<00000000000000000000000000000010>;
P_0x7ffff085b660 .param/l "SET_SIZE" 0 4 25, +C4<0000000000000000000000000000001000>;
P_0x7ffff085b6a0 .param/l "WAY_SIZE" 0 4 24, +C4<000000000000000000000000000000010>;
L_0x7ffff08d7200 .functor BUFZ 2, v0x7ffff08908c0_0, C4<00>, C4<00>, C4<00>;
v0x7ffff08ae710_0 .net "clk", 0 0, v0x7ffff08f8b50_0;  alias, 1 drivers
v0x7ffff08d6760 .array "curr", 0 255, 1 0;
v0x7ffff08d84a0_0 .net "enable", 0 0, v0x7ffff08f8d60_0;  alias, 1 drivers
v0x7ffff08d01b0_0 .var/i "i", 31 0;
v0x7ffff08cb0c0_0 .net "next_out", 1 0, L_0x7ffff08d7200;  alias, 1 drivers
v0x7ffff08908c0_0 .var "prev", 1 0;
v0x7ffff08f38f0_0 .net "rst", 0 0, v0x7ffff08f8f90_0;  alias, 1 drivers
v0x7ffff08f39b0_0 .net "set_in", 7 0, L_0x7ffff08fa9a0;  alias, 1 drivers
v0x7ffff08f3a90_0 .net "way_in", 1 0, v0x7ffff08f7770_0;  alias, 1 drivers
E_0x7ffff08d8410 .event edge, v0x7ffff08d84a0_0, v0x7ffff08f39b0_0;
E_0x7ffff08c7ce0 .event posedge, v0x7ffff08ae710_0;
S_0x7ffff08f3c30 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7ffff08c9b00;
 .timescale -9 -12;
P_0x7ffff08f3e00 .param/l "i" 0 3 90, +C4<00>;
S_0x7ffff08f3ec0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7ffff08f3c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "index_in";
    .port_info 4 /INPUT 20 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 20 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7ffff08f40a0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7ffff08f40e0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001000>;
P_0x7ffff08f4120 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010100>;
L_0x7ffff08d8340 .functor BUFZ 1, L_0x7ffff08f9330, C4<0>, C4<0>, C4<0>;
L_0x7ffff08d0010 .functor BUFZ 20, L_0x7ffff08f9640, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x7ffff08cbdc0 .functor BUFZ 32, L_0x7ffff08f98f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff08f4290_0 .net *"_ivl_0", 0 0, L_0x7ffff08f9330;  1 drivers
v0x7ffff08f4530_0 .net *"_ivl_10", 9 0, L_0x7ffff08f96e0;  1 drivers
L_0x7fc1b2a40060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff08f4610_0 .net *"_ivl_13", 1 0, L_0x7fc1b2a40060;  1 drivers
v0x7ffff08f4700_0 .net *"_ivl_16", 31 0, L_0x7ffff08f98f0;  1 drivers
v0x7ffff08f47e0_0 .net *"_ivl_18", 9 0, L_0x7ffff08f9990;  1 drivers
v0x7ffff08f4910_0 .net *"_ivl_2", 9 0, L_0x7ffff08f9450;  1 drivers
L_0x7fc1b2a400a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff08f49f0_0 .net *"_ivl_21", 1 0, L_0x7fc1b2a400a8;  1 drivers
L_0x7fc1b2a40018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff08f4ad0_0 .net *"_ivl_5", 1 0, L_0x7fc1b2a40018;  1 drivers
v0x7ffff08f4bb0_0 .net *"_ivl_8", 19 0, L_0x7ffff08f9640;  1 drivers
v0x7ffff08f4c90_0 .var/i "block", 31 0;
v0x7ffff08f4d70_0 .net "clk", 0 0, v0x7ffff08f8b50_0;  alias, 1 drivers
v0x7ffff08f4e10 .array "data", 0 255, 31 0;
v0x7ffff08f4eb0_0 .net "data_in", 31 0, v0x7ffff08f8c20_0;  alias, 1 drivers
v0x7ffff08f4f90_0 .net "data_out", 31 0, L_0x7ffff08cbdc0;  alias, 1 drivers
v0x7ffff08f5070_0 .net "enable", 0 0, L_0x7ffff08f9bb0;  1 drivers
v0x7ffff08f5130_0 .net "index_in", 7 0, L_0x7ffff08fa9a0;  alias, 1 drivers
v0x7ffff08f5220_0 .net "rst", 0 0, v0x7ffff08f8f90_0;  alias, 1 drivers
v0x7ffff08f52f0 .array "tag", 0 255, 19 0;
v0x7ffff08f5390_0 .net "tag_in", 19 0, L_0x7ffff08faa90;  alias, 1 drivers
v0x7ffff08f5450_0 .net "tag_out", 19 0, L_0x7ffff08d0010;  alias, 1 drivers
v0x7ffff08f5530 .array "valid", 0 255, 0 0;
v0x7ffff08f55d0_0 .net "valid_out", 0 0, L_0x7ffff08d8340;  alias, 1 drivers
E_0x7ffff087db80 .event posedge, v0x7ffff08f5070_0;
L_0x7ffff08f9330 .array/port v0x7ffff08f5530, L_0x7ffff08f9450;
L_0x7ffff08f9450 .concat [ 8 2 0 0], L_0x7ffff08fa9a0, L_0x7fc1b2a40018;
L_0x7ffff08f9640 .array/port v0x7ffff08f52f0, L_0x7ffff08f96e0;
L_0x7ffff08f96e0 .concat [ 8 2 0 0], L_0x7ffff08fa9a0, L_0x7fc1b2a40060;
L_0x7ffff08f98f0 .array/port v0x7ffff08f4e10, L_0x7ffff08f9990;
L_0x7ffff08f9990 .concat [ 8 2 0 0], L_0x7ffff08fa9a0, L_0x7fc1b2a400a8;
S_0x7ffff08f57b0 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7ffff08c9b00;
 .timescale -9 -12;
P_0x7ffff08f5990 .param/l "i" 0 3 90, +C4<01>;
S_0x7ffff08f5a50 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7ffff08f57b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "index_in";
    .port_info 4 /INPUT 20 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 20 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7ffff08f5c30 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7ffff08f5c70 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001000>;
P_0x7ffff08f5cb0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010100>;
L_0x7ffff08915c0 .functor BUFZ 1, L_0x7ffff08f9c50, C4<0>, C4<0>, C4<0>;
L_0x7ffff08fa240 .functor BUFZ 20, L_0x7ffff08f9ed0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x7ffff08fa570 .functor BUFZ 32, L_0x7ffff08fa350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff08f5e50_0 .net *"_ivl_0", 0 0, L_0x7ffff08f9c50;  1 drivers
v0x7ffff08f60f0_0 .net *"_ivl_10", 9 0, L_0x7ffff08f9f70;  1 drivers
L_0x7fc1b2a40138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff08f61d0_0 .net *"_ivl_13", 1 0, L_0x7fc1b2a40138;  1 drivers
v0x7ffff08f62c0_0 .net *"_ivl_16", 31 0, L_0x7ffff08fa350;  1 drivers
v0x7ffff08f63a0_0 .net *"_ivl_18", 9 0, L_0x7ffff08fa3f0;  1 drivers
v0x7ffff08f64d0_0 .net *"_ivl_2", 9 0, L_0x7ffff08f9cf0;  1 drivers
L_0x7fc1b2a40180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff08f65b0_0 .net *"_ivl_21", 1 0, L_0x7fc1b2a40180;  1 drivers
L_0x7fc1b2a400f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff08f6690_0 .net *"_ivl_5", 1 0, L_0x7fc1b2a400f0;  1 drivers
v0x7ffff08f6770_0 .net *"_ivl_8", 19 0, L_0x7ffff08f9ed0;  1 drivers
v0x7ffff08f6850_0 .var/i "block", 31 0;
v0x7ffff08f6930_0 .net "clk", 0 0, v0x7ffff08f8b50_0;  alias, 1 drivers
v0x7ffff08f69d0 .array "data", 0 255, 31 0;
v0x7ffff08f6a90_0 .net "data_in", 31 0, v0x7ffff08f8c20_0;  alias, 1 drivers
v0x7ffff08f6b50_0 .net "data_out", 31 0, L_0x7ffff08fa570;  alias, 1 drivers
v0x7ffff08f6c10_0 .net "enable", 0 0, L_0x7ffff08fa680;  1 drivers
v0x7ffff08f6cd0_0 .net "index_in", 7 0, L_0x7ffff08fa9a0;  alias, 1 drivers
v0x7ffff08f6de0_0 .net "rst", 0 0, v0x7ffff08f8f90_0;  alias, 1 drivers
v0x7ffff08f6ed0 .array "tag", 0 255, 19 0;
v0x7ffff08f6f90_0 .net "tag_in", 19 0, L_0x7ffff08faa90;  alias, 1 drivers
v0x7ffff08f7050_0 .net "tag_out", 19 0, L_0x7ffff08fa240;  alias, 1 drivers
v0x7ffff08f7110 .array "valid", 0 255, 0 0;
v0x7ffff08f71b0_0 .net "valid_out", 0 0, L_0x7ffff08915c0;  alias, 1 drivers
E_0x7ffff08a43c0 .event posedge, v0x7ffff08f6c10_0;
L_0x7ffff08f9c50 .array/port v0x7ffff08f7110, L_0x7ffff08f9cf0;
L_0x7ffff08f9cf0 .concat [ 8 2 0 0], L_0x7ffff08fa9a0, L_0x7fc1b2a400f0;
L_0x7ffff08f9ed0 .array/port v0x7ffff08f6ed0, L_0x7ffff08f9f70;
L_0x7ffff08f9f70 .concat [ 8 2 0 0], L_0x7ffff08fa9a0, L_0x7fc1b2a40138;
L_0x7ffff08fa350 .array/port v0x7ffff08f69d0, L_0x7ffff08fa3f0;
L_0x7ffff08fa3f0 .concat [ 8 2 0 0], L_0x7ffff08fa9a0, L_0x7fc1b2a40180;
S_0x7ffff08f73e0 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7ffff08c9b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7ffff08cbbe0 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7ffff08cbc20 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7ffff08f7670_0 .net "in", 1 0, v0x7ffff08f8070_0;  1 drivers
v0x7ffff08f7770_0 .var "out", 1 0;
E_0x7ffff088c920 .event edge, v0x7ffff08f7670_0;
    .scope S_0x7ffff08c13e0;
T_0 ;
    %wait E_0x7ffff08c7ce0;
    %load/vec4 v0x7ffff08f38f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff08d01b0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7ffff08d01b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x7ffff08d01b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff08d6760, 0, 4;
    %load/vec4 v0x7ffff08d01b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff08d01b0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffff08d84a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7ffff08f39b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7ffff08d6760, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 2;
    %load/vec4 v0x7ffff08f39b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7ffff08d6760, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffff08c13e0;
T_1 ;
    %wait E_0x7ffff08d8410;
    %load/vec4 v0x7ffff08f39b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7ffff08d6760, 4;
    %store/vec4 v0x7ffff08908c0_0, 0, 2;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ffff08f3ec0;
T_2 ;
    %wait E_0x7ffff08c7ce0;
    %load/vec4 v0x7ffff08f5220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff08f4c90_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7ffff08f4c90_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7ffff08f4c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff08f5530, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x7ffff08f4c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff08f52f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ffff08f4c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff08f4e10, 0, 4;
    %load/vec4 v0x7ffff08f4c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff08f4c90_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffff08f3ec0;
T_3 ;
    %wait E_0x7ffff087db80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7ffff08f5130_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff08f5530, 0, 4;
    %load/vec4 v0x7ffff08f5390_0;
    %load/vec4 v0x7ffff08f5130_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff08f52f0, 0, 4;
    %load/vec4 v0x7ffff08f4eb0_0;
    %load/vec4 v0x7ffff08f5130_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff08f4e10, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ffff08f5a50;
T_4 ;
    %wait E_0x7ffff08c7ce0;
    %load/vec4 v0x7ffff08f6de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff08f6850_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7ffff08f6850_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7ffff08f6850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff08f7110, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x7ffff08f6850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff08f6ed0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ffff08f6850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff08f69d0, 0, 4;
    %load/vec4 v0x7ffff08f6850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff08f6850_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ffff08f5a50;
T_5 ;
    %wait E_0x7ffff08a43c0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7ffff08f6cd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff08f7110, 0, 4;
    %load/vec4 v0x7ffff08f6f90_0;
    %load/vec4 v0x7ffff08f6cd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff08f6ed0, 0, 4;
    %load/vec4 v0x7ffff08f6a90_0;
    %load/vec4 v0x7ffff08f6cd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff08f69d0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ffff08f73e0;
T_6 ;
    %wait E_0x7ffff088c920;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffff08f7770_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7ffff08f7770_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7ffff08f7670_0;
    %load/vec4 v0x7ffff08f7770_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7ffff08f7770_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7ffff08f7770_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ffff08c9b00;
T_7 ;
    %wait E_0x7ffff08c7ce0;
    %load/vec4 v0x7ffff08f81d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffff08f8070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffff08f7ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff08f7d90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7ffff08f7e50_0;
    %pad/u 2;
    %ix/getv 4, v0x7ffff08f87d0_0;
    %shiftl 4;
    %assign/vec4 v0x7ffff08f7ef0_0, 0;
    %load/vec4 v0x7ffff08f7e50_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7ffff08f87d0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7ffff08f8130_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7ffff08f7b30, 4;
    %assign/vec4 v0x7ffff08f7d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff08f8620_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7ffff08f8620_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7ffff08f8330_0;
    %ix/getv/s 4, v0x7ffff08f8620_0;
    %load/vec4a v0x7ffff08f8440, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7ffff08f8620_0;
    %load/vec4a v0x7ffff08f8520, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7ffff08f8620_0;
    %store/vec4 v0x7ffff08f8070_0, 4, 1;
    %load/vec4 v0x7ffff08f8620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff08f8620_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ffff08c9b00;
T_8 ;
    %wait E_0x7ffff0894b70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff08f8620_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7ffff08f8620_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7ffff08f8330_0;
    %ix/getv/s 4, v0x7ffff08f8620_0;
    %load/vec4a v0x7ffff08f8440, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7ffff08f8620_0;
    %load/vec4a v0x7ffff08f8520, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7ffff08f8620_0;
    %store/vec4 v0x7ffff08f8070_0, 4, 1;
    %load/vec4 v0x7ffff08f8620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff08f8620_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7ffff08c9b00;
T_9 ;
    %wait E_0x7ffff0899990;
    %load/vec4 v0x7ffff08f7e50_0;
    %pad/u 2;
    %ix/getv 4, v0x7ffff08f87d0_0;
    %shiftl 4;
    %assign/vec4 v0x7ffff08f7ef0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ffff08c8e30;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff08f8ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff08f9230_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7ffff08c8e30;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffff08c9b00 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7ffff08c8e30;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff08f8b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff08f8f90_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff08f8b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff08f8f90_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff08f8b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff08f8f90_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7ffff08f8b50_0;
    %inv;
    %store/vec4 v0x7ffff08f8b50_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7ffff08c8e30;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7ffff08a0c00, "r" {0 0 0};
    %store/vec4 v0x7ffff08f8960_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7ffff08f8960_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7ffff08f8960_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7ffff08c8e30;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff08f8d60_0, 0;
    %wait E_0x7ffff089b7c0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7ffff08f8960_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7ffff08f8ef0_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7ffff08f9230_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7ffff08f8ef0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7ffff08f9230_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7ffff08b5a60 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7ffff08b59e0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7ffff08b5a20 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7ffff08a0a80 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000010000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7ffff08a0b40 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7ffff08f8960_0, "%x\012", v0x7ffff08f8a60_0 {0 0 0};
    %store/vec4 v0x7ffff08f9150_0, 0, 32;
    %wait E_0x7ffff08c7ce0;
    %load/vec4 v0x7ffff08f9230_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ffff08f9230_0, 0;
    %load/vec4 v0x7ffff08f8e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7ffff08f8ef0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ffff08f8ef0_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7ffff08f8c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff08f8d60_0, 0;
T_14.3 ;
    %wait E_0x7ffff08c7ce0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff08f8d60_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "fifo_replacement.v";
    "set.v";
    "encoder.v";
