// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
// Date        : Mon Jun 17 13:24:03 2024
// Host        : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_userdma_0_0/design_1_userdma_0_0_sim_netlist.v
// Design      : design_1_userdma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_userdma_0_0,userdma,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "userdma,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_userdma_0_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    inStreamTop_TVALID,
    inStreamTop_TREADY,
    inStreamTop_TDATA,
    inStreamTop_TKEEP,
    inStreamTop_TSTRB,
    inStreamTop_TUSER,
    inStreamTop_TLAST,
    outStreamTop_TVALID,
    outStreamTop_TREADY,
    outStreamTop_TDATA,
    outStreamTop_TKEEP,
    outStreamTop_TSTRB,
    outStreamTop_TUSER,
    outStreamTop_TLAST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [7:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [7:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 5000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem0:m_axi_gmem1:inStreamTop:outStreamTop, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 5000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR" *) output [63:0]m_axi_gmem0_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN" *) output [7:0]m_axi_gmem0_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE" *) output [2:0]m_axi_gmem0_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST" *) output [1:0]m_axi_gmem0_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK" *) output [1:0]m_axi_gmem0_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION" *) output [3:0]m_axi_gmem0_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE" *) output [3:0]m_axi_gmem0_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT" *) output [2:0]m_axi_gmem0_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS" *) output [3:0]m_axi_gmem0_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID" *) output m_axi_gmem0_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY" *) input m_axi_gmem0_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA" *) output [31:0]m_axi_gmem0_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB" *) output [3:0]m_axi_gmem0_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST" *) output m_axi_gmem0_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID" *) output m_axi_gmem0_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY" *) input m_axi_gmem0_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP" *) input [1:0]m_axi_gmem0_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID" *) input m_axi_gmem0_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY" *) output m_axi_gmem0_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR" *) output [63:0]m_axi_gmem0_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN" *) output [7:0]m_axi_gmem0_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE" *) output [2:0]m_axi_gmem0_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST" *) output [1:0]m_axi_gmem0_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK" *) output [1:0]m_axi_gmem0_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION" *) output [3:0]m_axi_gmem0_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE" *) output [3:0]m_axi_gmem0_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT" *) output [2:0]m_axi_gmem0_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS" *) output [3:0]m_axi_gmem0_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID" *) output m_axi_gmem0_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY" *) input m_axi_gmem0_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA" *) input [31:0]m_axi_gmem0_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP" *) input [1:0]m_axi_gmem0_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST" *) input m_axi_gmem0_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID" *) input m_axi_gmem0_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 64, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 5000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem0_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [63:0]m_axi_gmem1_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [31:0]m_axi_gmem1_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [3:0]m_axi_gmem1_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) output [63:0]m_axi_gmem1_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [31:0]m_axi_gmem1_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem1, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 64, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 5000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem1_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStreamTop TVALID" *) input inStreamTop_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStreamTop TREADY" *) output inStreamTop_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStreamTop TDATA" *) input [31:0]inStreamTop_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStreamTop TKEEP" *) input [3:0]inStreamTop_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStreamTop TSTRB" *) input [3:0]inStreamTop_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStreamTop TUSER" *) input [6:0]inStreamTop_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStreamTop TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME inStreamTop, TDATA_NUM_BYTES 4, TUSER_WIDTH 7, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 5000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input [0:0]inStreamTop_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStreamTop TVALID" *) output outStreamTop_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStreamTop TREADY" *) input outStreamTop_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStreamTop TDATA" *) output [31:0]outStreamTop_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStreamTop TKEEP" *) output [3:0]outStreamTop_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStreamTop TSTRB" *) output [3:0]outStreamTop_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStreamTop TUSER" *) output [6:0]outStreamTop_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStreamTop TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME outStreamTop, TDATA_NUM_BYTES 4, TUSER_WIDTH 7, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 5000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) output [0:0]outStreamTop_TLAST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]inStreamTop_TDATA;
  wire [0:0]inStreamTop_TLAST;
  wire inStreamTop_TREADY;
  wire [6:0]inStreamTop_TUSER;
  wire inStreamTop_TVALID;
  wire interrupt;
  wire [63:2]\^m_axi_gmem0_AWADDR ;
  wire [5:0]\^m_axi_gmem0_AWLEN ;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BREADY;
  wire m_axi_gmem0_BVALID;
  wire m_axi_gmem0_RREADY;
  wire m_axi_gmem0_RVALID;
  wire [31:0]m_axi_gmem0_WDATA;
  wire m_axi_gmem0_WLAST;
  wire m_axi_gmem0_WREADY;
  wire [3:0]m_axi_gmem0_WSTRB;
  wire m_axi_gmem0_WVALID;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [31:0]outStreamTop_TDATA;
  wire [0:0]outStreamTop_TLAST;
  wire outStreamTop_TREADY;
  wire [3:2]\^outStreamTop_TUSER ;
  wire outStreamTop_TVALID;
  wire [7:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [7:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_m_axi_gmem0_ARVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem0_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem0_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWID_UNCONNECTED;
  wire [7:6]NLW_inst_m_axi_gmem0_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED;
  wire [3:0]NLW_inst_outStreamTop_TKEEP_UNCONNECTED;
  wire [3:0]NLW_inst_outStreamTop_TSTRB_UNCONNECTED;
  wire [6:0]NLW_inst_outStreamTop_TUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem0_ARADDR[63] = \<const0> ;
  assign m_axi_gmem0_ARADDR[62] = \<const0> ;
  assign m_axi_gmem0_ARADDR[61] = \<const0> ;
  assign m_axi_gmem0_ARADDR[60] = \<const0> ;
  assign m_axi_gmem0_ARADDR[59] = \<const0> ;
  assign m_axi_gmem0_ARADDR[58] = \<const0> ;
  assign m_axi_gmem0_ARADDR[57] = \<const0> ;
  assign m_axi_gmem0_ARADDR[56] = \<const0> ;
  assign m_axi_gmem0_ARADDR[55] = \<const0> ;
  assign m_axi_gmem0_ARADDR[54] = \<const0> ;
  assign m_axi_gmem0_ARADDR[53] = \<const0> ;
  assign m_axi_gmem0_ARADDR[52] = \<const0> ;
  assign m_axi_gmem0_ARADDR[51] = \<const0> ;
  assign m_axi_gmem0_ARADDR[50] = \<const0> ;
  assign m_axi_gmem0_ARADDR[49] = \<const0> ;
  assign m_axi_gmem0_ARADDR[48] = \<const0> ;
  assign m_axi_gmem0_ARADDR[47] = \<const0> ;
  assign m_axi_gmem0_ARADDR[46] = \<const0> ;
  assign m_axi_gmem0_ARADDR[45] = \<const0> ;
  assign m_axi_gmem0_ARADDR[44] = \<const0> ;
  assign m_axi_gmem0_ARADDR[43] = \<const0> ;
  assign m_axi_gmem0_ARADDR[42] = \<const0> ;
  assign m_axi_gmem0_ARADDR[41] = \<const0> ;
  assign m_axi_gmem0_ARADDR[40] = \<const0> ;
  assign m_axi_gmem0_ARADDR[39] = \<const0> ;
  assign m_axi_gmem0_ARADDR[38] = \<const0> ;
  assign m_axi_gmem0_ARADDR[37] = \<const0> ;
  assign m_axi_gmem0_ARADDR[36] = \<const0> ;
  assign m_axi_gmem0_ARADDR[35] = \<const0> ;
  assign m_axi_gmem0_ARADDR[34] = \<const0> ;
  assign m_axi_gmem0_ARADDR[33] = \<const0> ;
  assign m_axi_gmem0_ARADDR[32] = \<const0> ;
  assign m_axi_gmem0_ARADDR[31] = \<const0> ;
  assign m_axi_gmem0_ARADDR[30] = \<const0> ;
  assign m_axi_gmem0_ARADDR[29] = \<const0> ;
  assign m_axi_gmem0_ARADDR[28] = \<const0> ;
  assign m_axi_gmem0_ARADDR[27] = \<const0> ;
  assign m_axi_gmem0_ARADDR[26] = \<const0> ;
  assign m_axi_gmem0_ARADDR[25] = \<const0> ;
  assign m_axi_gmem0_ARADDR[24] = \<const0> ;
  assign m_axi_gmem0_ARADDR[23] = \<const0> ;
  assign m_axi_gmem0_ARADDR[22] = \<const0> ;
  assign m_axi_gmem0_ARADDR[21] = \<const0> ;
  assign m_axi_gmem0_ARADDR[20] = \<const0> ;
  assign m_axi_gmem0_ARADDR[19] = \<const0> ;
  assign m_axi_gmem0_ARADDR[18] = \<const0> ;
  assign m_axi_gmem0_ARADDR[17] = \<const0> ;
  assign m_axi_gmem0_ARADDR[16] = \<const0> ;
  assign m_axi_gmem0_ARADDR[15] = \<const0> ;
  assign m_axi_gmem0_ARADDR[14] = \<const0> ;
  assign m_axi_gmem0_ARADDR[13] = \<const0> ;
  assign m_axi_gmem0_ARADDR[12] = \<const0> ;
  assign m_axi_gmem0_ARADDR[11] = \<const0> ;
  assign m_axi_gmem0_ARADDR[10] = \<const0> ;
  assign m_axi_gmem0_ARADDR[9] = \<const0> ;
  assign m_axi_gmem0_ARADDR[8] = \<const0> ;
  assign m_axi_gmem0_ARADDR[7] = \<const0> ;
  assign m_axi_gmem0_ARADDR[6] = \<const0> ;
  assign m_axi_gmem0_ARADDR[5] = \<const0> ;
  assign m_axi_gmem0_ARADDR[4] = \<const0> ;
  assign m_axi_gmem0_ARADDR[3] = \<const0> ;
  assign m_axi_gmem0_ARADDR[2] = \<const0> ;
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3] = \<const0> ;
  assign m_axi_gmem0_ARLEN[2] = \<const0> ;
  assign m_axi_gmem0_ARLEN[1] = \<const0> ;
  assign m_axi_gmem0_ARLEN[0] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_ARVALID = \<const0> ;
  assign m_axi_gmem0_AWADDR[63:2] = \^m_axi_gmem0_AWADDR [63:2];
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5:0] = \^m_axi_gmem0_AWLEN [5:0];
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign outStreamTop_TKEEP[3] = \<const0> ;
  assign outStreamTop_TKEEP[2] = \<const0> ;
  assign outStreamTop_TKEEP[1] = \<const0> ;
  assign outStreamTop_TKEEP[0] = \<const0> ;
  assign outStreamTop_TSTRB[3] = \<const0> ;
  assign outStreamTop_TSTRB[2] = \<const0> ;
  assign outStreamTop_TSTRB[1] = \<const0> ;
  assign outStreamTop_TSTRB[0] = \<const0> ;
  assign outStreamTop_TUSER[6] = \<const0> ;
  assign outStreamTop_TUSER[5] = \<const0> ;
  assign outStreamTop_TUSER[4] = \<const0> ;
  assign outStreamTop_TUSER[3:2] = \^outStreamTop_TUSER [3:2];
  assign outStreamTop_TUSER[1] = \<const0> ;
  assign outStreamTop_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "8" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  design_1_userdma_0_0_userdma inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .inStreamTop_TDATA(inStreamTop_TDATA),
        .inStreamTop_TKEEP({1'b0,1'b0,1'b0,1'b0}),
        .inStreamTop_TLAST(inStreamTop_TLAST),
        .inStreamTop_TREADY(inStreamTop_TREADY),
        .inStreamTop_TSTRB({1'b0,1'b0,1'b0,1'b0}),
        .inStreamTop_TUSER({1'b0,1'b0,1'b0,inStreamTop_TUSER[3:2],1'b0,1'b0}),
        .inStreamTop_TVALID(inStreamTop_TVALID),
        .interrupt(interrupt),
        .m_axi_gmem0_ARADDR(NLW_inst_m_axi_gmem0_ARADDR_UNCONNECTED[63:0]),
        .m_axi_gmem0_ARBURST(NLW_inst_m_axi_gmem0_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem0_ARCACHE(NLW_inst_m_axi_gmem0_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARID(NLW_inst_m_axi_gmem0_ARID_UNCONNECTED[0]),
        .m_axi_gmem0_ARLEN(NLW_inst_m_axi_gmem0_ARLEN_UNCONNECTED[7:0]),
        .m_axi_gmem0_ARLOCK(NLW_inst_m_axi_gmem0_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem0_ARPROT(NLW_inst_m_axi_gmem0_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem0_ARQOS(NLW_inst_m_axi_gmem0_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARREADY(1'b0),
        .m_axi_gmem0_ARREGION(NLW_inst_m_axi_gmem0_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARSIZE(NLW_inst_m_axi_gmem0_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem0_ARUSER(NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem0_ARVALID(NLW_inst_m_axi_gmem0_ARVALID_UNCONNECTED),
        .m_axi_gmem0_AWADDR({\^m_axi_gmem0_AWADDR ,NLW_inst_m_axi_gmem0_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem0_AWBURST(NLW_inst_m_axi_gmem0_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem0_AWCACHE(NLW_inst_m_axi_gmem0_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWID(NLW_inst_m_axi_gmem0_AWID_UNCONNECTED[0]),
        .m_axi_gmem0_AWLEN({NLW_inst_m_axi_gmem0_AWLEN_UNCONNECTED[7:6],\^m_axi_gmem0_AWLEN }),
        .m_axi_gmem0_AWLOCK(NLW_inst_m_axi_gmem0_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem0_AWPROT(NLW_inst_m_axi_gmem0_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem0_AWQOS(NLW_inst_m_axi_gmem0_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWREGION(NLW_inst_m_axi_gmem0_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWSIZE(NLW_inst_m_axi_gmem0_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem0_AWUSER(NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BID(1'b0),
        .m_axi_gmem0_BREADY(m_axi_gmem0_BREADY),
        .m_axi_gmem0_BRESP({1'b0,1'b0}),
        .m_axi_gmem0_BUSER(1'b0),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_gmem0_RID(1'b0),
        .m_axi_gmem0_RLAST(1'b0),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP({1'b0,1'b0}),
        .m_axi_gmem0_RUSER(1'b0),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WDATA(m_axi_gmem0_WDATA),
        .m_axi_gmem0_WID(NLW_inst_m_axi_gmem0_WID_UNCONNECTED[0]),
        .m_axi_gmem0_WLAST(m_axi_gmem0_WLAST),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WSTRB(m_axi_gmem0_WSTRB),
        .m_axi_gmem0_WUSER(NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED[0]),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .m_axi_gmem1_ARADDR({\^m_axi_gmem1_ARADDR ,NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem1_ARBURST(NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARCACHE(NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARID(NLW_inst_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN({NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem1_ARLEN }),
        .m_axi_gmem1_ARLOCK(NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARPROT(NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARQOS(NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARREGION(NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARSIZE(NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARUSER(NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_AWADDR(NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem1_AWBURST(NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWCACHE(NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWID(NLW_inst_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN(NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem1_AWLOCK(NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWPROT(NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWQOS(NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWREADY(1'b0),
        .m_axi_gmem1_AWREGION(NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWSIZE(NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWUSER(NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BRESP({1'b0,1'b0}),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP({1'b0,1'b0}),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem1_WID(NLW_inst_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED),
        .m_axi_gmem1_WREADY(1'b0),
        .m_axi_gmem1_WSTRB(NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem1_WUSER(NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED),
        .outStreamTop_TDATA(outStreamTop_TDATA),
        .outStreamTop_TKEEP(NLW_inst_outStreamTop_TKEEP_UNCONNECTED[3:0]),
        .outStreamTop_TLAST(outStreamTop_TLAST),
        .outStreamTop_TREADY(outStreamTop_TREADY),
        .outStreamTop_TSTRB(NLW_inst_outStreamTop_TSTRB_UNCONNECTED[3:0]),
        .outStreamTop_TUSER({NLW_inst_outStreamTop_TUSER_UNCONNECTED[6:4],\^outStreamTop_TUSER ,NLW_inst_outStreamTop_TUSER_UNCONNECTED[1:0]}),
        .outStreamTop_TVALID(outStreamTop_TVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_USER_VALUE = "0" *) (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_USER_VALUE = "0" *) (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "8" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "userdma" *) (* hls_module = "yes" *) 
module design_1_userdma_0_0_userdma
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWID,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWUSER,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WID,
    m_axi_gmem0_WUSER,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARID,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARUSER,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RID,
    m_axi_gmem0_RUSER,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BID,
    m_axi_gmem0_BUSER,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER,
    inStreamTop_TDATA,
    inStreamTop_TKEEP,
    inStreamTop_TSTRB,
    inStreamTop_TUSER,
    inStreamTop_TLAST,
    outStreamTop_TDATA,
    outStreamTop_TKEEP,
    outStreamTop_TSTRB,
    outStreamTop_TUSER,
    outStreamTop_TLAST,
    inStreamTop_TVALID,
    inStreamTop_TREADY,
    outStreamTop_TVALID,
    outStreamTop_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [7:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [7:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  output m_axi_gmem0_AWVALID;
  input m_axi_gmem0_AWREADY;
  output [63:0]m_axi_gmem0_AWADDR;
  output [0:0]m_axi_gmem0_AWID;
  output [7:0]m_axi_gmem0_AWLEN;
  output [2:0]m_axi_gmem0_AWSIZE;
  output [1:0]m_axi_gmem0_AWBURST;
  output [1:0]m_axi_gmem0_AWLOCK;
  output [3:0]m_axi_gmem0_AWCACHE;
  output [2:0]m_axi_gmem0_AWPROT;
  output [3:0]m_axi_gmem0_AWQOS;
  output [3:0]m_axi_gmem0_AWREGION;
  output [0:0]m_axi_gmem0_AWUSER;
  output m_axi_gmem0_WVALID;
  input m_axi_gmem0_WREADY;
  output [31:0]m_axi_gmem0_WDATA;
  output [3:0]m_axi_gmem0_WSTRB;
  output m_axi_gmem0_WLAST;
  output [0:0]m_axi_gmem0_WID;
  output [0:0]m_axi_gmem0_WUSER;
  output m_axi_gmem0_ARVALID;
  input m_axi_gmem0_ARREADY;
  output [63:0]m_axi_gmem0_ARADDR;
  output [0:0]m_axi_gmem0_ARID;
  output [7:0]m_axi_gmem0_ARLEN;
  output [2:0]m_axi_gmem0_ARSIZE;
  output [1:0]m_axi_gmem0_ARBURST;
  output [1:0]m_axi_gmem0_ARLOCK;
  output [3:0]m_axi_gmem0_ARCACHE;
  output [2:0]m_axi_gmem0_ARPROT;
  output [3:0]m_axi_gmem0_ARQOS;
  output [3:0]m_axi_gmem0_ARREGION;
  output [0:0]m_axi_gmem0_ARUSER;
  input m_axi_gmem0_RVALID;
  output m_axi_gmem0_RREADY;
  input [31:0]m_axi_gmem0_RDATA;
  input m_axi_gmem0_RLAST;
  input [0:0]m_axi_gmem0_RID;
  input [0:0]m_axi_gmem0_RUSER;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_BVALID;
  output m_axi_gmem0_BREADY;
  input [1:0]m_axi_gmem0_BRESP;
  input [0:0]m_axi_gmem0_BID;
  input [0:0]m_axi_gmem0_BUSER;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [63:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [63:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [31:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;
  input [31:0]inStreamTop_TDATA;
  input [3:0]inStreamTop_TKEEP;
  input [3:0]inStreamTop_TSTRB;
  input [6:0]inStreamTop_TUSER;
  input [0:0]inStreamTop_TLAST;
  output [31:0]outStreamTop_TDATA;
  output [3:0]outStreamTop_TKEEP;
  output [3:0]outStreamTop_TSTRB;
  output [6:0]outStreamTop_TUSER;
  output [0:0]outStreamTop_TLAST;
  input inStreamTop_TVALID;
  output inStreamTop_TREADY;
  output outStreamTop_TVALID;
  input outStreamTop_TREADY;

  wire \<const0> ;
  wire [31:0]Img_width;
  wire [31:1]add_ln50_fu_174_p2;
  wire [31:1]add_ln886_fu_220_p2;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state2_5;
  wire ap_CS_fsm_state2_9;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state4_6;
  wire [2:2]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_7;
  wire ap_done_reg_8;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_done;
  wire ap_sync_getinstream_U0_ap_ready;
  wire ap_sync_paralleltostreamwithburst_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_getinstream_U0_ap_ready;
  wire ap_sync_reg_paralleltostreamwithburst_U0_ap_ready_reg_n_0;
  wire control_s_axi_U_n_238;
  wire control_s_axi_U_n_240;
  wire control_s_axi_U_n_241;
  wire control_s_axi_U_n_242;
  wire control_s_axi_U_n_243;
  wire control_s_axi_U_n_244;
  wire control_s_axi_U_n_245;
  wire control_s_axi_U_n_246;
  wire control_s_axi_U_n_247;
  wire control_s_axi_U_n_248;
  wire control_s_axi_U_n_249;
  wire control_s_axi_U_n_250;
  wire control_s_axi_U_n_251;
  wire control_s_axi_U_n_252;
  wire control_s_axi_U_n_253;
  wire control_s_axi_U_n_254;
  wire control_s_axi_U_n_255;
  wire control_s_axi_U_n_289;
  wire control_s_axi_U_n_292;
  wire control_s_axi_U_n_293;
  wire control_s_axi_U_n_294;
  wire control_s_axi_U_n_295;
  wire control_s_axi_U_n_296;
  wire control_s_axi_U_n_297;
  wire control_s_axi_U_n_298;
  wire control_s_axi_U_n_299;
  wire control_s_axi_U_n_300;
  wire control_s_axi_U_n_301;
  wire control_s_axi_U_n_5;
  wire control_s_axi_U_n_6;
  wire control_s_axi_U_n_7;
  wire control_s_axi_U_n_9;
  wire count_fu_102;
  wire empty_n;
  wire entry_proc_U0_m2s_sts_clear;
  wire entry_proc_U0_m2s_sts_clear_c_write;
  wire entry_proc_U0_s2m_sts_clear;
  wire final_s2m_len_V0;
  wire getinstream_U0_ap_ready;
  wire [32:0]getinstream_U0_inbuf_din;
  wire [31:0]getinstream_U0_incount47_din;
  wire getinstream_U0_n_123;
  wire getinstream_U0_n_126;
  wire getinstream_U0_n_127;
  wire getinstream_U0_n_128;
  wire getinstream_U0_n_129;
  wire getinstream_U0_n_130;
  wire getinstream_U0_n_163;
  wire getinstream_U0_n_164;
  wire getinstream_U0_n_165;
  wire getinstream_U0_n_166;
  wire getinstream_U0_n_168;
  wire getinstream_U0_n_169;
  wire getinstream_U0_n_170;
  wire getinstream_U0_n_171;
  wire getinstream_U0_n_172;
  wire getinstream_U0_n_173;
  wire getinstream_U0_n_174;
  wire getinstream_U0_n_175;
  wire getinstream_U0_n_176;
  wire getinstream_U0_n_177;
  wire getinstream_U0_n_178;
  wire getinstream_U0_n_179;
  wire getinstream_U0_n_180;
  wire getinstream_U0_n_181;
  wire getinstream_U0_n_182;
  wire getinstream_U0_n_183;
  wire getinstream_U0_n_184;
  wire getinstream_U0_n_185;
  wire getinstream_U0_n_186;
  wire getinstream_U0_n_187;
  wire getinstream_U0_n_188;
  wire getinstream_U0_n_189;
  wire getinstream_U0_n_190;
  wire getinstream_U0_n_191;
  wire getinstream_U0_n_192;
  wire getinstream_U0_n_193;
  wire getinstream_U0_n_194;
  wire getinstream_U0_n_34;
  wire getinstream_U0_n_35;
  wire getinstream_U0_n_38;
  wire getinstream_U0_n_39;
  wire getinstream_U0_n_41;
  wire getinstream_U0_n_42;
  wire getinstream_U0_n_43;
  wire getinstream_U0_n_44;
  wire getinstream_U0_n_76;
  wire getinstream_U0_n_77;
  wire getinstream_U0_n_78;
  wire getinstream_U0_n_79;
  wire getinstream_U0_n_80;
  wire getinstream_U0_n_81;
  wire getinstream_U0_n_82;
  wire getinstream_U0_n_83;
  wire getinstream_U0_n_84;
  wire getinstream_U0_n_85;
  wire getinstream_U0_n_86;
  wire getinstream_U0_n_87;
  wire gmem0_AWREADY;
  wire gmem0_BVALID;
  wire gmem0_WREADY;
  wire gmem0_m_axi_U_n_45;
  wire gmem0_m_axi_U_n_46;
  wire gmem1_ARREADY;
  wire [31:0]gmem1_RDATA;
  wire gmem1_RVALID;
  wire [0:0]\grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132/empty_fu_76_reg ;
  wire \grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173/ap_block_pp0_stage0_11001__0 ;
  wire \grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173/ap_enable_reg_pp0_iter2 ;
  wire [30:0]\grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101/i_fu_66_reg ;
  wire grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID;
  wire \grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146/ap_enable_reg_pp0_iter2 ;
  wire \grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146/in_val_data_filed_V_reg_1510 ;
  wire icmp_ln137_fu_311_p2;
  wire icmp_ln23_fu_180_p2;
  wire [31:0]inStreamTop_TDATA;
  wire [0:0]inStreamTop_TLAST;
  wire inStreamTop_TREADY;
  wire [6:0]inStreamTop_TUSER;
  wire inStreamTop_TVALID;
  wire [0:0]in_len_V;
  wire inbuf_empty_n;
  wire inbuf_full_n;
  wire [31:0]incount_dout;
  wire incount_empty_n;
  wire incount_full_n;
  wire int_isr_reg023_out;
  wire int_m2s_buf_sts_ap_vld__0;
  wire interrupt;
  wire \load_unit/burst_ready ;
  wire \load_unit/fifo_rreq/push ;
  wire \load_unit/ready_for_outstanding ;
  wire m2s_enb_clrsts;
  wire m2s_enb_clrsts_c_U_n_0;
  wire m2s_enb_clrsts_c_U_n_4;
  wire m2s_enb_clrsts_c_dout;
  wire m2s_enb_clrsts_c_empty_n;
  wire m2s_enb_clrsts_c_full_n;
  wire [31:0]m2s_len;
  wire m2s_sts_clear_c_dout;
  wire m2s_sts_clear_c_empty_n;
  wire m2s_sts_clear_c_full_n;
  wire [63:1]m2sbuf;
  wire [1:1]mOutPtr_reg;
  wire [63:2]\^m_axi_gmem0_AWADDR ;
  wire [5:0]\^m_axi_gmem0_AWLEN ;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BREADY;
  wire m_axi_gmem0_BVALID;
  wire m_axi_gmem0_RREADY;
  wire m_axi_gmem0_RVALID;
  wire [31:0]m_axi_gmem0_WDATA;
  wire m_axi_gmem0_WLAST;
  wire m_axi_gmem0_WREADY;
  wire [3:0]m_axi_gmem0_WSTRB;
  wire m_axi_gmem0_WVALID;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [31:0]outStreamTop_TDATA;
  wire [0:0]outStreamTop_TLAST;
  wire outStreamTop_TREADY;
  wire [3:2]\^outStreamTop_TUSER ;
  wire outStreamTop_TVALID;
  wire outbuf_U_n_2;
  wire [39:0]outbuf_dout;
  wire outbuf_empty_n;
  wire outbuf_full_n;
  wire outcount_U_n_2;
  wire outcount_U_n_3;
  wire outcount_U_n_36;
  wire outcount_U_n_37;
  wire outcount_U_n_38;
  wire outcount_U_n_39;
  wire outcount_U_n_4;
  wire outcount_U_n_40;
  wire outcount_U_n_41;
  wire outcount_U_n_42;
  wire outcount_U_n_43;
  wire outcount_U_n_44;
  wire outcount_U_n_45;
  wire outcount_U_n_46;
  wire outcount_U_n_47;
  wire outcount_U_n_48;
  wire outcount_U_n_5;
  wire outcount_empty_n;
  wire outcount_full_n;
  wire [1:1]p_0_in;
  wire p_1_in;
  wire p_7_in;
  wire p_7_in_1;
  wire paralleltostreamwithburst_U0_ap_ready;
  wire paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write;
  wire [61:0]paralleltostreamwithburst_U0_m_axi_gmem1_ARADDR;
  wire [31:0]paralleltostreamwithburst_U0_m_axi_gmem1_ARLEN;
  wire paralleltostreamwithburst_U0_m_axi_gmem1_RREADY;
  wire paralleltostreamwithburst_U0_n_171;
  wire paralleltostreamwithburst_U0_n_173;
  wire paralleltostreamwithburst_U0_n_73;
  wire [39:0]paralleltostreamwithburst_U0_outbuf_din;
  wire [31:0]paralleltostreamwithburst_U0_outcount48_din;
  wire push;
  wire push_0;
  wire push_3;
  wire push_4;
  wire [1:1]raddr;
  wire s2m_enb_clrsts;
  wire s2m_enb_clrsts_c_U_n_2;
  wire s2m_enb_clrsts_c_U_n_3;
  wire s2m_enb_clrsts_c_dout;
  wire s2m_enb_clrsts_c_full_n;
  wire [31:0]s2m_len;
  wire [31:0]s2m_len_c_dout;
  wire s2m_len_c_empty_n;
  wire s2m_len_c_full_n;
  wire s2m_sts_clear_c_dout;
  wire s2m_sts_clear_c_empty_n;
  wire s2m_sts_clear_c_full_n;
  wire [63:1]s2mbuf;
  wire [63:1]s2mbuf_c_dout;
  wire s2mbuf_c_empty_n;
  wire s2mbuf_c_full_n;
  wire [7:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [7:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire sendoutstream_U0_ap_done;
  wire sendoutstream_U0_ap_ready;
  wire sendoutstream_U0_ap_start;
  wire sendoutstream_U0_n_2;
  wire sendoutstream_U0_n_3;
  wire sendoutstream_U0_n_43;
  wire sendoutstream_U0_n_44;
  wire sendoutstream_U0_n_7;
  wire sendoutstream_U0_sts_clear_read;
  wire shiftReg_ce;
  wire shiftReg_ce_2;
  wire start_for_sendoutstream_U0_U_n_2;
  wire start_for_sendoutstream_U0_full_n;
  wire start_for_streamtoparallelwithburst_U0_full_n;
  wire start_once_reg;
  wire \store_unit/buff_wdata/mOutPtr18_out ;
  wire \store_unit/buff_wdata/pop ;
  wire \store_unit/buff_wdata/push ;
  wire streamtoparallelwithburst_U0_ap_start;
  wire [61:0]streamtoparallelwithburst_U0_m_axi_gmem0_AWADDR;
  wire [31:0]streamtoparallelwithburst_U0_m_axi_gmem0_AWLEN;
  wire streamtoparallelwithburst_U0_m_axi_gmem0_AWVALID;
  wire [31:0]streamtoparallelwithburst_U0_m_axi_gmem0_WDATA;
  wire streamtoparallelwithburst_U0_n_10;
  wire streamtoparallelwithburst_U0_n_111;
  wire streamtoparallelwithburst_U0_n_112;
  wire streamtoparallelwithburst_U0_n_113;
  wire streamtoparallelwithburst_U0_n_114;
  wire streamtoparallelwithburst_U0_n_115;
  wire streamtoparallelwithburst_U0_n_13;
  wire streamtoparallelwithburst_U0_n_14;
  wire streamtoparallelwithburst_U0_out_memory_read;
  wire streamtoparallelwithburst_U0_s2m_buf_sts_ap_vld;
  wire [0:0]sub_i_i_fu_218_p2;
  wire [29:0]tmp_reg_151;
  wire trunc_ln_reg_3030;
  wire [31:0]umax_fu_186_p3;

  assign m_axi_gmem0_ARADDR[63] = \<const0> ;
  assign m_axi_gmem0_ARADDR[62] = \<const0> ;
  assign m_axi_gmem0_ARADDR[61] = \<const0> ;
  assign m_axi_gmem0_ARADDR[60] = \<const0> ;
  assign m_axi_gmem0_ARADDR[59] = \<const0> ;
  assign m_axi_gmem0_ARADDR[58] = \<const0> ;
  assign m_axi_gmem0_ARADDR[57] = \<const0> ;
  assign m_axi_gmem0_ARADDR[56] = \<const0> ;
  assign m_axi_gmem0_ARADDR[55] = \<const0> ;
  assign m_axi_gmem0_ARADDR[54] = \<const0> ;
  assign m_axi_gmem0_ARADDR[53] = \<const0> ;
  assign m_axi_gmem0_ARADDR[52] = \<const0> ;
  assign m_axi_gmem0_ARADDR[51] = \<const0> ;
  assign m_axi_gmem0_ARADDR[50] = \<const0> ;
  assign m_axi_gmem0_ARADDR[49] = \<const0> ;
  assign m_axi_gmem0_ARADDR[48] = \<const0> ;
  assign m_axi_gmem0_ARADDR[47] = \<const0> ;
  assign m_axi_gmem0_ARADDR[46] = \<const0> ;
  assign m_axi_gmem0_ARADDR[45] = \<const0> ;
  assign m_axi_gmem0_ARADDR[44] = \<const0> ;
  assign m_axi_gmem0_ARADDR[43] = \<const0> ;
  assign m_axi_gmem0_ARADDR[42] = \<const0> ;
  assign m_axi_gmem0_ARADDR[41] = \<const0> ;
  assign m_axi_gmem0_ARADDR[40] = \<const0> ;
  assign m_axi_gmem0_ARADDR[39] = \<const0> ;
  assign m_axi_gmem0_ARADDR[38] = \<const0> ;
  assign m_axi_gmem0_ARADDR[37] = \<const0> ;
  assign m_axi_gmem0_ARADDR[36] = \<const0> ;
  assign m_axi_gmem0_ARADDR[35] = \<const0> ;
  assign m_axi_gmem0_ARADDR[34] = \<const0> ;
  assign m_axi_gmem0_ARADDR[33] = \<const0> ;
  assign m_axi_gmem0_ARADDR[32] = \<const0> ;
  assign m_axi_gmem0_ARADDR[31] = \<const0> ;
  assign m_axi_gmem0_ARADDR[30] = \<const0> ;
  assign m_axi_gmem0_ARADDR[29] = \<const0> ;
  assign m_axi_gmem0_ARADDR[28] = \<const0> ;
  assign m_axi_gmem0_ARADDR[27] = \<const0> ;
  assign m_axi_gmem0_ARADDR[26] = \<const0> ;
  assign m_axi_gmem0_ARADDR[25] = \<const0> ;
  assign m_axi_gmem0_ARADDR[24] = \<const0> ;
  assign m_axi_gmem0_ARADDR[23] = \<const0> ;
  assign m_axi_gmem0_ARADDR[22] = \<const0> ;
  assign m_axi_gmem0_ARADDR[21] = \<const0> ;
  assign m_axi_gmem0_ARADDR[20] = \<const0> ;
  assign m_axi_gmem0_ARADDR[19] = \<const0> ;
  assign m_axi_gmem0_ARADDR[18] = \<const0> ;
  assign m_axi_gmem0_ARADDR[17] = \<const0> ;
  assign m_axi_gmem0_ARADDR[16] = \<const0> ;
  assign m_axi_gmem0_ARADDR[15] = \<const0> ;
  assign m_axi_gmem0_ARADDR[14] = \<const0> ;
  assign m_axi_gmem0_ARADDR[13] = \<const0> ;
  assign m_axi_gmem0_ARADDR[12] = \<const0> ;
  assign m_axi_gmem0_ARADDR[11] = \<const0> ;
  assign m_axi_gmem0_ARADDR[10] = \<const0> ;
  assign m_axi_gmem0_ARADDR[9] = \<const0> ;
  assign m_axi_gmem0_ARADDR[8] = \<const0> ;
  assign m_axi_gmem0_ARADDR[7] = \<const0> ;
  assign m_axi_gmem0_ARADDR[6] = \<const0> ;
  assign m_axi_gmem0_ARADDR[5] = \<const0> ;
  assign m_axi_gmem0_ARADDR[4] = \<const0> ;
  assign m_axi_gmem0_ARADDR[3] = \<const0> ;
  assign m_axi_gmem0_ARADDR[2] = \<const0> ;
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem0_ARID[0] = \<const0> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3] = \<const0> ;
  assign m_axi_gmem0_ARLEN[2] = \<const0> ;
  assign m_axi_gmem0_ARLEN[1] = \<const0> ;
  assign m_axi_gmem0_ARLEN[0] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_ARUSER[0] = \<const0> ;
  assign m_axi_gmem0_ARVALID = \<const0> ;
  assign m_axi_gmem0_AWADDR[63:2] = \^m_axi_gmem0_AWADDR [63:2];
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem0_AWID[0] = \<const0> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5:0] = \^m_axi_gmem0_AWLEN [5:0];
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWUSER[0] = \<const0> ;
  assign m_axi_gmem0_WID[0] = \<const0> ;
  assign m_axi_gmem0_WUSER[0] = \<const0> ;
  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WUSER[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign outStreamTop_TKEEP[3] = \<const0> ;
  assign outStreamTop_TKEEP[2] = \<const0> ;
  assign outStreamTop_TKEEP[1] = \<const0> ;
  assign outStreamTop_TKEEP[0] = \<const0> ;
  assign outStreamTop_TSTRB[3] = \<const0> ;
  assign outStreamTop_TSTRB[2] = \<const0> ;
  assign outStreamTop_TSTRB[1] = \<const0> ;
  assign outStreamTop_TSTRB[0] = \<const0> ;
  assign outStreamTop_TUSER[6] = \<const0> ;
  assign outStreamTop_TUSER[5] = \<const0> ;
  assign outStreamTop_TUSER[4] = \<const0> ;
  assign outStreamTop_TUSER[3:2] = \^outStreamTop_TUSER [3:2];
  assign outStreamTop_TUSER[1] = \<const0> ;
  assign outStreamTop_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_299),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_getinstream_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_300),
        .Q(ap_sync_reg_getinstream_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_paralleltostreamwithburst_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_298),
        .Q(ap_sync_reg_paralleltostreamwithburst_U0_ap_ready_reg_n_0),
        .R(1'b0));
  design_1_userdma_0_0_userdma_control_s_axi control_s_axi_U
       (.D(umax_fu_186_p3),
        .DI({control_s_axi_U_n_240,control_s_axi_U_n_241,control_s_axi_U_n_242,control_s_axi_U_n_243}),
        .E(count_fu_102),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(Img_width),
        .S({getinstream_U0_n_42,getinstream_U0_n_43,getinstream_U0_n_44}),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0][0] (m2s_enb_clrsts_c_U_n_0),
        .add_ln50_fu_174_p2(add_ln50_fu_174_p2),
        .add_ln886_fu_220_p2(add_ln886_fu_220_p2),
        .\ap_CS_fsm_reg[0] (control_s_axi_U_n_289),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(control_s_axi_U_n_298),
        .ap_rst_n_1(control_s_axi_U_n_299),
        .ap_rst_n_2(control_s_axi_U_n_300),
        .ap_start(ap_start),
        .ap_sync_done(ap_sync_done),
        .ap_sync_getinstream_U0_ap_ready(ap_sync_getinstream_U0_ap_ready),
        .ap_sync_paralleltostreamwithburst_U0_ap_ready(ap_sync_paralleltostreamwithburst_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(control_s_axi_U_n_293),
        .ap_sync_reg_getinstream_U0_ap_ready(ap_sync_reg_getinstream_U0_ap_ready),
        .\count_fu_102_reg[31] ({ap_CS_fsm_state22,paralleltostreamwithburst_U0_n_73}),
        .empty_fu_76_reg(\grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132/empty_fu_76_reg ),
        .entry_proc_U0_m2s_sts_clear(entry_proc_U0_m2s_sts_clear),
        .entry_proc_U0_s2m_sts_clear(entry_proc_U0_s2m_sts_clear),
        .icmp_ln137_fu_311_p2(icmp_ln137_fu_311_p2),
        .\idx_fu_98_reg[0] (ap_sync_reg_paralleltostreamwithburst_U0_ap_ready_reg_n_0),
        .in(s2mbuf),
        .\in_len_V_reg[31] (getinstream_U0_n_35),
        .int_ap_idle_reg_0(getinstream_U0_n_38),
        .int_ap_idle_reg_1(sendoutstream_U0_n_7),
        .\int_ier_reg[0]_0 (control_s_axi_U_n_238),
        .int_isr_reg023_out(int_isr_reg023_out),
        .int_m2s_buf_sts_ap_vld__0(int_m2s_buf_sts_ap_vld__0),
        .int_m2s_buf_sts_ap_vld_reg_0(sendoutstream_U0_n_44),
        .\int_m2s_buf_sts_reg[0]_0 (control_s_axi_U_n_7),
        .\int_m2s_buf_sts_reg[0]_1 (sendoutstream_U0_n_3),
        .\int_m2s_enb_clrsts_reg[0]_0 (control_s_axi_U_n_296),
        .\int_m2s_enb_clrsts_reg[0]_1 (control_s_axi_U_n_297),
        .\int_m2s_len_reg[31]_0 (m2s_len),
        .int_s2m_buf_sts_ap_vld_reg_0({streamtoparallelwithburst_U0_s2m_buf_sts_ap_vld,ap_CS_fsm_state1}),
        .\int_s2m_buf_sts_reg[0]_0 (control_s_axi_U_n_5),
        .\int_s2m_buf_sts_reg[0]_1 (streamtoparallelwithburst_U0_n_10),
        .\int_s2m_enb_clrsts_reg[0]_0 (ap_NS_fsm13_out),
        .int_s2m_err_ap_vld_reg_0(getinstream_U0_n_41),
        .\int_s2m_err_reg[0]_0 (control_s_axi_U_n_6),
        .\int_s2m_err_reg[0]_1 (getinstream_U0_n_34),
        .\int_s2m_len_reg[15]_0 ({control_s_axi_U_n_244,control_s_axi_U_n_245,control_s_axi_U_n_246,control_s_axi_U_n_247}),
        .\int_s2m_len_reg[23]_0 ({control_s_axi_U_n_248,control_s_axi_U_n_249,control_s_axi_U_n_250,control_s_axi_U_n_251}),
        .\int_s2m_len_reg[31]_0 (s2m_len),
        .\int_s2m_len_reg[31]_1 ({control_s_axi_U_n_252,control_s_axi_U_n_253,control_s_axi_U_n_254,control_s_axi_U_n_255}),
        .internal_full_n_reg(control_s_axi_U_n_292),
        .internal_full_n_reg_0(control_s_axi_U_n_294),
        .internal_full_n_reg_1(control_s_axi_U_n_295),
        .internal_full_n_reg_2(control_s_axi_U_n_301),
        .interrupt(interrupt),
        .m2s_enb_clrsts(m2s_enb_clrsts),
        .m2s_enb_clrsts_c_full_n(m2s_enb_clrsts_c_full_n),
        .m2s_sts_clear_c_full_n(m2s_sts_clear_c_full_n),
        .m2sbuf(m2sbuf),
        .outcount_full_n(outcount_full_n),
        .p_7_in(p_7_in),
        .paralleltostreamwithburst_U0_ap_ready(paralleltostreamwithburst_U0_ap_ready),
        .paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .s2m_enb_clrsts(s2m_enb_clrsts),
        .s2m_sts_clear_c_full_n(s2m_sts_clear_c_full_n),
        .s2mbuf_c_full_n(s2mbuf_c_full_n),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARADDR_3_sp_1(control_s_axi_U_n_9),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sendoutstream_U0_ap_start(sendoutstream_U0_ap_start),
        .start_for_sendoutstream_U0_full_n(start_for_sendoutstream_U0_full_n),
        .start_for_streamtoparallelwithburst_U0_full_n(start_for_streamtoparallelwithburst_U0_full_n),
        .start_once_reg(start_once_reg),
        .streamtoparallelwithburst_U0_ap_start(streamtoparallelwithburst_U0_ap_start),
        .\umax_reg_287_reg[0] (in_len_V),
        .\umax_reg_287_reg[0]_0 ({getinstream_U0_n_84,getinstream_U0_n_85,getinstream_U0_n_86,getinstream_U0_n_87}),
        .\umax_reg_287_reg[31]_i_3_0 ({getinstream_U0_n_80,getinstream_U0_n_81,getinstream_U0_n_82,getinstream_U0_n_83}),
        .\umax_reg_287_reg[31]_i_5_0 ({getinstream_U0_n_76,getinstream_U0_n_77,getinstream_U0_n_78,getinstream_U0_n_79}));
  design_1_userdma_0_0_userdma_entry_proc entry_proc_U0
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(control_s_axi_U_n_301));
  design_1_userdma_0_0_userdma_getinstream getinstream_U0
       (.\B_V_data_1_state_reg[1] (inStreamTop_TREADY),
        .D(s2m_len),
        .DI({control_s_axi_U_n_240,control_s_axi_U_n_241,control_s_axi_U_n_242,control_s_axi_U_n_243}),
        .E(shiftReg_ce),
        .Q({getinstream_U0_ap_ready,ap_CS_fsm_state2,getinstream_U0_n_38}),
        .S({getinstream_U0_n_42,getinstream_U0_n_43,getinstream_U0_n_44}),
        .SR(ap_rst_n_inv),
        .WEBWE(push),
        .add_ln50_fu_174_p2(add_ln50_fu_174_p2),
        .add_ln886_fu_220_p2(add_ln886_fu_220_p2),
        .\ap_CS_fsm_reg[0]_0 (getinstream_U0_n_126),
        .\ap_CS_fsm_reg[0]_1 (getinstream_U0_n_127),
        .\ap_CS_fsm_reg[1]_0 (getinstream_U0_n_123),
        .\ap_CS_fsm_reg[1]_1 (getinstream_U0_n_128),
        .\ap_CS_fsm_reg[1]_2 (getinstream_U0_n_129),
        .\ap_CS_fsm_reg[1]_3 (getinstream_U0_n_130),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(getinstream_U0_n_35),
        .ap_enable_reg_pp0_iter1_reg(getinstream_U0_n_39),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_done(ap_sync_done),
        .ap_sync_getinstream_U0_ap_ready(ap_sync_getinstream_U0_ap_ready),
        .ap_sync_reg_getinstream_U0_ap_ready(ap_sync_reg_getinstream_U0_ap_ready),
        .\count_4_reg_297_reg[31] (getinstream_U0_incount47_din),
        .din(getinstream_U0_inbuf_din),
        .\empty_fu_76_reg[0] (\grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132/empty_fu_76_reg ),
        .\empty_fu_76_reg[0]_0 ({control_s_axi_U_n_252,control_s_axi_U_n_253,control_s_axi_U_n_254,control_s_axi_U_n_255}),
        .icmp_ln1073_fu_252_p2_carry__1({control_s_axi_U_n_244,control_s_axi_U_n_245,control_s_axi_U_n_246,control_s_axi_U_n_247}),
        .icmp_ln1073_fu_252_p2_carry__2({control_s_axi_U_n_248,control_s_axi_U_n_249,control_s_axi_U_n_250,control_s_axi_U_n_251}),
        .inStreamTop_TDATA(inStreamTop_TDATA),
        .inStreamTop_TLAST(inStreamTop_TLAST),
        .inStreamTop_TUSER(inStreamTop_TUSER[3:2]),
        .inStreamTop_TVALID(inStreamTop_TVALID),
        .in_Img_width(Img_width),
        .\in_len_V_reg[0]_0 (in_len_V),
        .\in_len_V_reg[31]_0 (ap_NS_fsm13_out),
        .inbuf_full_n(inbuf_full_n),
        .incount_full_n(incount_full_n),
        .\int_Img_width_reg[0] (sub_i_i_fu_218_p2),
        .\int_Img_width_reg[12] ({getinstream_U0_n_172,getinstream_U0_n_173,getinstream_U0_n_174,getinstream_U0_n_175}),
        .\int_Img_width_reg[16] ({getinstream_U0_n_176,getinstream_U0_n_177,getinstream_U0_n_178,getinstream_U0_n_179}),
        .\int_Img_width_reg[20] ({getinstream_U0_n_180,getinstream_U0_n_181,getinstream_U0_n_182,getinstream_U0_n_183}),
        .\int_Img_width_reg[24] ({getinstream_U0_n_184,getinstream_U0_n_185,getinstream_U0_n_186,getinstream_U0_n_187}),
        .\int_Img_width_reg[28] ({getinstream_U0_n_188,getinstream_U0_n_189,getinstream_U0_n_190,getinstream_U0_n_191}),
        .\int_Img_width_reg[31] ({getinstream_U0_n_192,getinstream_U0_n_193,getinstream_U0_n_194}),
        .\int_Img_width_reg[4] ({getinstream_U0_n_163,getinstream_U0_n_164,getinstream_U0_n_165,getinstream_U0_n_166}),
        .\int_Img_width_reg[8] ({getinstream_U0_n_168,getinstream_U0_n_169,getinstream_U0_n_170,getinstream_U0_n_171}),
        .\int_s2m_enb_clrsts_reg[0] (getinstream_U0_n_41),
        .\int_s2m_err_reg[0] (getinstream_U0_n_34),
        .\int_s2m_err_reg[0]_0 (control_s_axi_U_n_6),
        .\int_s2m_len_reg[15] ({getinstream_U0_n_76,getinstream_U0_n_77,getinstream_U0_n_78,getinstream_U0_n_79}),
        .\int_s2m_len_reg[23] ({getinstream_U0_n_80,getinstream_U0_n_81,getinstream_U0_n_82,getinstream_U0_n_83}),
        .\int_s2m_len_reg[31] ({getinstream_U0_n_84,getinstream_U0_n_85,getinstream_U0_n_86,getinstream_U0_n_87}),
        .\mOutPtr_reg[10] (streamtoparallelwithburst_U0_n_113),
        .\mOutPtr_reg[4] (mOutPtr_reg),
        .p_1_in(p_1_in),
        .s2m_enb_clrsts(s2m_enb_clrsts),
        .s2m_enb_clrsts_c_full_n(s2m_enb_clrsts_c_full_n),
        .s2m_len_c_full_n(s2m_len_c_full_n),
        .\umax_reg_287_reg[31]_0 (umax_fu_186_p3),
        .we(push_0));
  design_1_userdma_0_0_userdma_gmem0_m_axi gmem0_m_axi_U
       (.E(streamtoparallelwithburst_U0_n_14),
        .Q({ap_CS_fsm_state19,ap_CS_fsm_state3}),
        .SR(ap_rst_n_inv),
        .WEBWE(\store_unit/buff_wdata/push ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(\grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146/ap_enable_reg_pp0_iter2 ),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[69] ({\^m_axi_gmem0_AWLEN ,\^m_axi_gmem0_AWADDR }),
        .dout(streamtoparallelwithburst_U0_m_axi_gmem0_WDATA),
        .\dout_reg[36] ({m_axi_gmem0_WLAST,m_axi_gmem0_WSTRB,m_axi_gmem0_WDATA}),
        .dout_vld_reg(gmem0_m_axi_U_n_46),
        .full_n_reg(gmem0_m_axi_U_n_45),
        .full_n_reg_0(streamtoparallelwithburst_U0_n_13),
        .gmem0_AWREADY(gmem0_AWREADY),
        .gmem0_BVALID(gmem0_BVALID),
        .gmem0_WREADY(gmem0_WREADY),
        .in({streamtoparallelwithburst_U0_m_axi_gmem0_AWLEN,streamtoparallelwithburst_U0_m_axi_gmem0_AWADDR}),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .p_0_in(p_0_in),
        .pop(\store_unit/buff_wdata/pop ),
        .s_ready_t_reg(m_axi_gmem0_BREADY),
        .s_ready_t_reg_0(m_axi_gmem0_RREADY),
        .sel(streamtoparallelwithburst_U0_m_axi_gmem0_AWVALID));
  design_1_userdma_0_0_userdma_gmem1_m_axi gmem1_m_axi_U
       (.D(\load_unit/fifo_rreq/push ),
        .Q(ap_CS_fsm_state4),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem1_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem1_ARLEN ),
        .\data_p2_reg[32] ({m_axi_gmem1_RLAST,m_axi_gmem1_RDATA}),
        .dout({\load_unit/burst_ready ,gmem1_RDATA}),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem1_RVALID(gmem1_RVALID),
        .in({paralleltostreamwithburst_U0_m_axi_gmem1_ARLEN,paralleltostreamwithburst_U0_m_axi_gmem1_ARADDR}),
        .m_axi_gmem1_ARADDR(\^m_axi_gmem1_ARADDR ),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .paralleltostreamwithburst_U0_m_axi_gmem1_RREADY(paralleltostreamwithburst_U0_m_axi_gmem1_RREADY),
        .ready_for_outstanding(\load_unit/ready_for_outstanding ),
        .s_ready_t_reg(m_axi_gmem1_RREADY));
  design_1_userdma_0_0_userdma_fifo_w33_d1024_A inbuf_U
       (.E(getinstream_U0_n_130),
        .Q(raddr),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .din(getinstream_U0_inbuf_din),
        .dout(streamtoparallelwithburst_U0_m_axi_gmem0_WDATA),
        .dout_vld_reg_0(streamtoparallelwithburst_U0_n_114),
        .empty_n(empty_n),
        .empty_n_reg_0(getinstream_U0_n_39),
        .empty_n_reg_1(ap_CS_fsm_state2),
        .full_n_reg_0(getinstream_U0_n_128),
        .in_val_data_filed_V_reg_1510(\grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146/in_val_data_filed_V_reg_1510 ),
        .inbuf_empty_n(inbuf_empty_n),
        .inbuf_full_n(inbuf_full_n),
        .\mOutPtr_reg[1]_0 (mOutPtr_reg),
        .\mOutPtr_reg[4]_0 (getinstream_U0_n_129),
        .mem_reg(streamtoparallelwithburst_U0_n_115),
        .p_1_in(p_1_in),
        .\raddr_reg_reg[3] (streamtoparallelwithburst_U0_n_113),
        .\raddr_reg_reg[4] (streamtoparallelwithburst_U0_n_112),
        .we(push_0));
  design_1_userdma_0_0_userdma_fifo_w32_d64_A incount_U
       (.CO(icmp_ln23_fu_180_p2),
        .D(ap_NS_fsm),
        .E(trunc_ln_reg_3030),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2_9}),
        .SR(ap_rst_n_inv),
        .WEBWE(push),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(getinstream_U0_incount47_din),
        .dout(incount_dout),
        .full_n_reg_0(getinstream_U0_n_123),
        .gmem0_AWREADY(gmem0_AWREADY),
        .incount_empty_n(incount_empty_n),
        .incount_full_n(incount_full_n));
  design_1_userdma_0_0_userdma_fifo_w1_d2_S m2s_enb_clrsts_c_U
       (.Q(sendoutstream_U0_n_7),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0][0] (m2s_enb_clrsts_c_U_n_0),
        .\SRL_SIG_reg[0][0]_0 (control_s_axi_U_n_297),
        .\SRL_SIG_reg[1][0] (m2s_enb_clrsts_c_U_n_4),
        .\SRL_SIG_reg[1][0]_0 (paralleltostreamwithburst_U0_n_73),
        .\SRL_SIG_reg[1][0]_1 (ap_sync_reg_paralleltostreamwithburst_U0_ap_ready_reg_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\in_en_clrsts_read_reg_138_reg[0] (sendoutstream_U0_n_2),
        .internal_full_n_reg_0(sendoutstream_U0_n_43),
        .m2s_enb_clrsts_c_dout(m2s_enb_clrsts_c_dout),
        .m2s_enb_clrsts_c_empty_n(m2s_enb_clrsts_c_empty_n),
        .m2s_enb_clrsts_c_full_n(m2s_enb_clrsts_c_full_n),
        .p_7_in(p_7_in_1),
        .paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .sendoutstream_U0_sts_clear_read(sendoutstream_U0_sts_clear_read),
        .shiftReg_ce(shiftReg_ce_2));
  design_1_userdma_0_0_userdma_fifo_w1_d3_S m2s_sts_clear_c_U
       (.SR(ap_rst_n_inv),
        .\SRL_SIG_reg[2][0]_srl3 (control_s_axi_U_n_293),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .entry_proc_U0_m2s_sts_clear(entry_proc_U0_m2s_sts_clear),
        .entry_proc_U0_m2s_sts_clear_c_write(entry_proc_U0_m2s_sts_clear_c_write),
        .m2s_sts_clear_c_dout(m2s_sts_clear_c_dout),
        .m2s_sts_clear_c_empty_n(m2s_sts_clear_c_empty_n),
        .m2s_sts_clear_c_full_n(m2s_sts_clear_c_full_n),
        .\mOutPtr_reg[2]_0 (control_s_axi_U_n_295),
        .s2m_sts_clear_c_full_n(s2m_sts_clear_c_full_n),
        .s2mbuf_c_full_n(s2mbuf_c_full_n),
        .sendoutstream_U0_sts_clear_read(sendoutstream_U0_sts_clear_read));
  design_1_userdma_0_0_userdma_fifo_w40_d1024_A outbuf_U
       (.E(paralleltostreamwithburst_U0_n_171),
        .Q(ap_CS_fsm_state4_6),
        .SR(ap_rst_n_inv),
        .ap_block_pp0_stage0_11001__0(\grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173/ap_block_pp0_stage0_11001__0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(\grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173/ap_enable_reg_pp0_iter2 ),
        .ap_rst_n(ap_rst_n),
        .din({paralleltostreamwithburst_U0_outbuf_din[39],paralleltostreamwithburst_U0_outbuf_din[35:34],paralleltostreamwithburst_U0_outbuf_din[31:0]}),
        .dout({outbuf_dout[39],outbuf_dout[35:34],outbuf_dout[31:0]}),
        .dout_vld_reg_0(outbuf_U_n_2),
        .full_n_reg_0(paralleltostreamwithburst_U0_n_173),
        .grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID),
        .\mOutPtr_reg[4]_0 (ap_CS_fsm_state21),
        .outbuf_empty_n(outbuf_empty_n),
        .outbuf_full_n(outbuf_full_n),
        .we(push_4));
  design_1_userdma_0_0_userdma_fifo_w32_d64_A_0 outcount_U
       (.DI({outcount_U_n_2,outcount_U_n_3,outcount_U_n_4,outcount_U_n_5}),
        .Q(ap_CS_fsm_state22),
        .S(outcount_U_n_48),
        .SR(ap_rst_n_inv),
        .WEBWE(push_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout(tmp_reg_151),
        .full_n_reg_0(control_s_axi_U_n_296),
        .m2s_enb_clrsts(m2s_enb_clrsts),
        .mem_reg({outcount_U_n_36,outcount_U_n_37,outcount_U_n_38,outcount_U_n_39}),
        .mem_reg_0({outcount_U_n_40,outcount_U_n_41,outcount_U_n_42,outcount_U_n_43}),
        .mem_reg_1({outcount_U_n_44,outcount_U_n_45,outcount_U_n_46,outcount_U_n_47}),
        .mem_reg_2(ap_CS_fsm_state2_5),
        .out(\grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101/i_fu_66_reg ),
        .outcount_empty_n(outcount_empty_n),
        .outcount_full_n(outcount_full_n),
        .paralleltostreamwithburst_U0_outcount48_din(paralleltostreamwithburst_U0_outcount48_din));
  design_1_userdma_0_0_userdma_paralleltostreamwithburst paralleltostreamwithburst_U0
       (.D(\load_unit/fifo_rreq/push ),
        .E(paralleltostreamwithburst_U0_n_171),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state4,paralleltostreamwithburst_U0_n_73}),
        .SR(ap_rst_n_inv),
        .WEBWE(push_3),
        .ap_block_pp0_stage0_11001__0(\grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173/ap_block_pp0_stage0_11001__0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(\grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173/ap_enable_reg_pp0_iter2 ),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_paralleltostreamwithburst_U0_ap_ready(ap_sync_paralleltostreamwithburst_U0_ap_ready),
        .\count_fu_102_reg[31]_0 (count_fu_102),
        .din({paralleltostreamwithburst_U0_outbuf_din[39],paralleltostreamwithburst_U0_outbuf_din[35:34],paralleltostreamwithburst_U0_outbuf_din[31:0]}),
        .dout({\load_unit/burst_ready ,gmem1_RDATA}),
        .dout_vld_reg(paralleltostreamwithburst_U0_n_173),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem1_RVALID(gmem1_RVALID),
        .icmp_ln137_fu_311_p2(icmp_ln137_fu_311_p2),
        .\idx_fu_98_reg[0]_0 (control_s_axi_U_n_289),
        .in({paralleltostreamwithburst_U0_m_axi_gmem1_ARLEN,paralleltostreamwithburst_U0_m_axi_gmem1_ARADDR}),
        .in_Img_width(Img_width),
        .int_ap_start_reg(ap_sync_reg_paralleltostreamwithburst_U0_ap_ready_reg_n_0),
        .m2s_enb_clrsts(m2s_enb_clrsts),
        .m2s_enb_clrsts_c_full_n(m2s_enb_clrsts_c_full_n),
        .\m2s_len_reg[31]_0 (m2s_len),
        .m2sbuf(m2sbuf),
        .\mOutPtr_reg[10] (outbuf_U_n_2),
        .outbuf_full_n(outbuf_full_n),
        .outcount_full_n(outcount_full_n),
        .p_7_in(p_7_in),
        .paralleltostreamwithburst_U0_ap_ready(paralleltostreamwithburst_U0_ap_ready),
        .paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .paralleltostreamwithburst_U0_m_axi_gmem1_RREADY(paralleltostreamwithburst_U0_m_axi_gmem1_RREADY),
        .paralleltostreamwithburst_U0_outcount48_din(paralleltostreamwithburst_U0_outcount48_din),
        .ready_for_outstanding(\load_unit/ready_for_outstanding ),
        .shiftReg_ce(shiftReg_ce_2),
        .\sub_i_i_reg_364_reg[0]_0 (sub_i_i_fu_218_p2),
        .\sub_i_i_reg_364_reg[12]_0 ({getinstream_U0_n_172,getinstream_U0_n_173,getinstream_U0_n_174,getinstream_U0_n_175}),
        .\sub_i_i_reg_364_reg[16]_0 ({getinstream_U0_n_176,getinstream_U0_n_177,getinstream_U0_n_178,getinstream_U0_n_179}),
        .\sub_i_i_reg_364_reg[20]_0 ({getinstream_U0_n_180,getinstream_U0_n_181,getinstream_U0_n_182,getinstream_U0_n_183}),
        .\sub_i_i_reg_364_reg[24]_0 ({getinstream_U0_n_184,getinstream_U0_n_185,getinstream_U0_n_186,getinstream_U0_n_187}),
        .\sub_i_i_reg_364_reg[28]_0 ({getinstream_U0_n_188,getinstream_U0_n_189,getinstream_U0_n_190,getinstream_U0_n_191}),
        .\sub_i_i_reg_364_reg[32]_0 ({getinstream_U0_n_192,getinstream_U0_n_193,getinstream_U0_n_194}),
        .\sub_i_i_reg_364_reg[4]_0 ({getinstream_U0_n_163,getinstream_U0_n_164,getinstream_U0_n_165,getinstream_U0_n_166}),
        .\sub_i_i_reg_364_reg[8]_0 ({getinstream_U0_n_168,getinstream_U0_n_169,getinstream_U0_n_170,getinstream_U0_n_171}),
        .we(push_4));
  design_1_userdma_0_0_userdma_fifo_w1_d2_S_1 s2m_enb_clrsts_c_U
       (.SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0][0] (s2m_enb_clrsts_c_U_n_2),
        .\SRL_SIG_reg[0][0]_0 (getinstream_U0_n_35),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_8),
        .ap_rst_n(ap_rst_n),
        .final_s2m_len_V0(final_s2m_len_V0),
        .internal_empty_n_reg_0(s2m_enb_clrsts_c_U_n_3),
        .internal_empty_n_reg_1(getinstream_U0_n_127),
        .s2m_enb_clrsts(s2m_enb_clrsts),
        .s2m_enb_clrsts_c_dout(s2m_enb_clrsts_c_dout),
        .s2m_enb_clrsts_c_full_n(s2m_enb_clrsts_c_full_n),
        .s2m_len_c_empty_n(s2m_len_c_empty_n),
        .s2m_sts_clear_c_dout(s2m_sts_clear_c_dout),
        .s2m_sts_clear_c_empty_n(s2m_sts_clear_c_empty_n),
        .s2mbuf_c_empty_n(s2mbuf_c_empty_n),
        .streamtoparallelwithburst_U0_ap_start(streamtoparallelwithburst_U0_ap_start),
        .streamtoparallelwithburst_U0_out_memory_read(streamtoparallelwithburst_U0_out_memory_read));
  design_1_userdma_0_0_userdma_fifo_w32_d2_S s2m_len_c_U
       (.D(s2m_len_c_dout),
        .E(shiftReg_ce),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0][31] (s2m_len),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(getinstream_U0_n_126),
        .\mOutPtr_reg[0]_0 (getinstream_U0_n_35),
        .s2m_len_c_empty_n(s2m_len_c_empty_n),
        .s2m_len_c_full_n(s2m_len_c_full_n),
        .streamtoparallelwithburst_U0_out_memory_read(streamtoparallelwithburst_U0_out_memory_read));
  design_1_userdma_0_0_userdma_fifo_w1_d3_S_2 s2m_sts_clear_c_U
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .entry_proc_U0_m2s_sts_clear_c_write(entry_proc_U0_m2s_sts_clear_c_write),
        .entry_proc_U0_s2m_sts_clear(entry_proc_U0_s2m_sts_clear),
        .internal_full_n_reg_0(control_s_axi_U_n_293),
        .m2s_sts_clear_c_full_n(m2s_sts_clear_c_full_n),
        .\mOutPtr_reg[2]_0 (control_s_axi_U_n_292),
        .s2m_sts_clear_c_dout(s2m_sts_clear_c_dout),
        .s2m_sts_clear_c_empty_n(s2m_sts_clear_c_empty_n),
        .s2m_sts_clear_c_full_n(s2m_sts_clear_c_full_n),
        .s2mbuf_c_full_n(s2mbuf_c_full_n),
        .streamtoparallelwithburst_U0_out_memory_read(streamtoparallelwithburst_U0_out_memory_read));
  design_1_userdma_0_0_userdma_fifo_w64_d3_S s2mbuf_c_U
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .entry_proc_U0_m2s_sts_clear_c_write(entry_proc_U0_m2s_sts_clear_c_write),
        .in(s2mbuf),
        .m2s_sts_clear_c_full_n(m2s_sts_clear_c_full_n),
        .\mOutPtr_reg[2]_0 (control_s_axi_U_n_294),
        .out(s2mbuf_c_dout),
        .\out_memory_read_reg_266_reg[1] (control_s_axi_U_n_293),
        .s2m_sts_clear_c_full_n(s2m_sts_clear_c_full_n),
        .s2mbuf_c_empty_n(s2mbuf_c_empty_n),
        .s2mbuf_c_full_n(s2mbuf_c_full_n),
        .streamtoparallelwithburst_U0_out_memory_read(streamtoparallelwithburst_U0_out_memory_read));
  design_1_userdma_0_0_userdma_sendoutstream sendoutstream_U0
       (.\B_V_data_1_state_reg[0] (outStreamTop_TVALID),
        .DI({outcount_U_n_2,outcount_U_n_3,outcount_U_n_4,outcount_U_n_5}),
        .Q({ap_CS_fsm_state4_6,ap_CS_fsm_state2_5,sendoutstream_U0_n_7}),
        .S(outcount_U_n_48),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[2]_0 ({outcount_U_n_44,outcount_U_n_45,outcount_U_n_46,outcount_U_n_47}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_7),
        .ap_done_reg_reg_0(streamtoparallelwithburst_U0_n_111),
        .ap_rst_n(ap_rst_n),
        .dout({outbuf_dout[39],outbuf_dout[35:34],outbuf_dout[31:0]}),
        .grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID),
        .icmp_ln155_fu_139_p2_carry__1({outcount_U_n_36,outcount_U_n_37,outcount_U_n_38,outcount_U_n_39}),
        .icmp_ln155_fu_139_p2_carry__2({outcount_U_n_40,outcount_U_n_41,outcount_U_n_42,outcount_U_n_43}),
        .icmp_ln155_fu_139_p2_carry__2_0(tmp_reg_151),
        .\in_en_clrsts_read_reg_138_reg[0]_0 (sendoutstream_U0_n_2),
        .\in_en_clrsts_read_reg_138_reg[0]_1 (m2s_enb_clrsts_c_U_n_4),
        .int_m2s_buf_sts_ap_vld__0(int_m2s_buf_sts_ap_vld__0),
        .int_m2s_buf_sts_ap_vld_reg(control_s_axi_U_n_9),
        .\int_m2s_buf_sts_reg[0] (control_s_axi_U_n_7),
        .internal_empty_n_reg(sendoutstream_U0_n_43),
        .m2s_enb_clrsts_c_dout(m2s_enb_clrsts_c_dout),
        .m2s_enb_clrsts_c_empty_n(m2s_enb_clrsts_c_empty_n),
        .m2s_sts_clear_c_dout(m2s_sts_clear_c_dout),
        .m2s_sts_clear_c_empty_n(m2s_sts_clear_c_empty_n),
        .out(\grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101/i_fu_66_reg ),
        .outStreamTop_TDATA(outStreamTop_TDATA),
        .outStreamTop_TLAST(outStreamTop_TLAST),
        .outStreamTop_TREADY(outStreamTop_TREADY),
        .outStreamTop_TUSER(\^outStreamTop_TUSER ),
        .outbuf_empty_n(outbuf_empty_n),
        .outcount_empty_n(outcount_empty_n),
        .p_7_in(p_7_in_1),
        .\p_phi_loc_fu_66_reg[0]_0 (sendoutstream_U0_n_3),
        .\p_phi_loc_fu_66_reg[0]_1 (sendoutstream_U0_n_44),
        .sendoutstream_U0_ap_done(sendoutstream_U0_ap_done),
        .sendoutstream_U0_ap_ready(sendoutstream_U0_ap_ready),
        .sendoutstream_U0_ap_start(sendoutstream_U0_ap_start),
        .sendoutstream_U0_sts_clear_read(sendoutstream_U0_sts_clear_read));
  design_1_userdma_0_0_userdma_start_for_sendoutstream_U0 start_for_sendoutstream_U0_U
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .internal_full_n_reg_0(start_for_sendoutstream_U0_U_n_2),
        .\mOutPtr_reg[0]_0 (control_s_axi_U_n_293),
        .sendoutstream_U0_ap_ready(sendoutstream_U0_ap_ready),
        .sendoutstream_U0_ap_start(sendoutstream_U0_ap_start),
        .start_for_sendoutstream_U0_full_n(start_for_sendoutstream_U0_full_n),
        .start_for_streamtoparallelwithburst_U0_full_n(start_for_streamtoparallelwithburst_U0_full_n),
        .start_once_reg(start_once_reg));
  design_1_userdma_0_0_userdma_start_for_streamtoparallelwithburst_U0 start_for_streamtoparallelwithburst_U0_U
       (.Q(streamtoparallelwithburst_U0_s2m_buf_sts_ap_vld),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_sendoutstream_U0_U_n_2),
        .\mOutPtr_reg[0]_0 (control_s_axi_U_n_293),
        .start_for_streamtoparallelwithburst_U0_full_n(start_for_streamtoparallelwithburst_U0_full_n),
        .start_once_reg(start_once_reg),
        .streamtoparallelwithburst_U0_ap_start(streamtoparallelwithburst_U0_ap_start));
  design_1_userdma_0_0_userdma_streamtoparallelwithburst streamtoparallelwithburst_U0
       (.CO(icmp_ln23_fu_180_p2),
        .D({streamtoparallelwithburst_U0_m_axi_gmem0_AWVALID,ap_NS_fsm}),
        .E(streamtoparallelwithburst_U0_n_14),
        .Q({streamtoparallelwithburst_U0_s2m_buf_sts_ap_vld,ap_CS_fsm_state19,ap_CS_fsm_state3,ap_CS_fsm_state2_9,ap_CS_fsm_state1}),
        .SR(ap_rst_n_inv),
        .WEBWE(\store_unit/buff_wdata/push ),
        .\ap_CS_fsm_reg[0]_0 (s2m_enb_clrsts_c_U_n_3),
        .\ap_CS_fsm_reg[18]_0 (gmem0_m_axi_U_n_46),
        .\ap_CS_fsm_reg[19]_0 (streamtoparallelwithburst_U0_n_111),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_8),
        .ap_done_reg_0(ap_done_reg),
        .ap_done_reg_1(ap_done_reg_7),
        .ap_done_reg_reg_0(getinstream_U0_ap_ready),
        .ap_enable_reg_pp0_iter2(\grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146/ap_enable_reg_pp0_iter2 ),
        .ap_enable_reg_pp0_iter2_reg(streamtoparallelwithburst_U0_n_13),
        .ap_loop_init_int_reg(gmem0_m_axi_U_n_45),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(streamtoparallelwithburst_U0_n_115),
        .ap_sync_done(ap_sync_done),
        .dout_vld_reg(streamtoparallelwithburst_U0_n_113),
        .empty_n(empty_n),
        .empty_n_reg(streamtoparallelwithburst_U0_n_114),
        .final_s2m_len_V0(final_s2m_len_V0),
        .gmem0_AWREADY(gmem0_AWREADY),
        .gmem0_BVALID(gmem0_BVALID),
        .gmem0_WREADY(gmem0_WREADY),
        .\idx_fu_88_reg[61]_0 (s2m_enb_clrsts_c_U_n_2),
        .in({streamtoparallelwithburst_U0_m_axi_gmem0_AWLEN,streamtoparallelwithburst_U0_m_axi_gmem0_AWADDR}),
        .\in_s2m_len_read_reg_275_reg[31]_0 (s2m_len_c_dout),
        .in_val_data_filed_V_reg_1510(\grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146/in_val_data_filed_V_reg_1510 ),
        .inbuf_empty_n(inbuf_empty_n),
        .incount_empty_n(incount_empty_n),
        .int_isr_reg023_out(int_isr_reg023_out),
        .\int_isr_reg[0] (control_s_axi_U_n_238),
        .\int_s2m_buf_sts_reg[0] (control_s_axi_U_n_5),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .\out_memory_read_reg_266_reg[63]_0 (s2mbuf_c_dout),
        .\out_sts_load_1_reg_322_reg[0]_0 (streamtoparallelwithburst_U0_n_10),
        .p_0_in(p_0_in),
        .pop(\store_unit/buff_wdata/pop ),
        .\raddr_reg[1] (streamtoparallelwithburst_U0_n_112),
        .\raddr_reg_reg[4] (raddr),
        .s2m_enb_clrsts_c_dout(s2m_enb_clrsts_c_dout),
        .sendoutstream_U0_ap_done(sendoutstream_U0_ap_done),
        .sendoutstream_U0_ap_ready(sendoutstream_U0_ap_ready),
        .streamtoparallelwithburst_U0_out_memory_read(streamtoparallelwithburst_U0_out_memory_read),
        .\tmp_reg_291_reg[31]_0 (incount_dout),
        .\trunc_ln_reg_303_reg[61]_0 (trunc_ln_reg_3030));
endmodule

(* ORIG_REF_NAME = "userdma_control_s_axi" *) 
module design_1_userdma_0_0_userdma_control_s_axi
   (interrupt,
    entry_proc_U0_s2m_sts_clear,
    s2m_enb_clrsts,
    entry_proc_U0_m2s_sts_clear,
    m2s_enb_clrsts,
    \int_s2m_buf_sts_reg[0]_0 ,
    \int_s2m_err_reg[0]_0 ,
    \int_m2s_buf_sts_reg[0]_0 ,
    int_m2s_buf_sts_ap_vld__0,
    s_axi_control_ARADDR_3_sp_1,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    m2sbuf,
    in,
    Q,
    \int_m2s_len_reg[31]_0 ,
    \int_s2m_len_reg[31]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    ap_start,
    \int_ier_reg[0]_0 ,
    \int_s2m_enb_clrsts_reg[0]_0 ,
    DI,
    \int_s2m_len_reg[15]_0 ,
    \int_s2m_len_reg[23]_0 ,
    \int_s2m_len_reg[31]_1 ,
    D,
    E,
    \ap_CS_fsm_reg[0] ,
    paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write,
    p_7_in,
    internal_full_n_reg,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    \int_m2s_enb_clrsts_reg[0]_0 ,
    \int_m2s_enb_clrsts_reg[0]_1 ,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_rst_n_2,
    internal_full_n_reg_2,
    s_axi_control_RDATA,
    SR,
    ap_clk,
    \int_s2m_buf_sts_reg[0]_1 ,
    \int_s2m_err_reg[0]_1 ,
    \int_m2s_buf_sts_reg[0]_1 ,
    int_m2s_buf_sts_ap_vld_reg_0,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_WVALID,
    s_axi_control_WSTRB,
    s_axi_control_WDATA,
    ap_sync_done,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    int_isr_reg023_out,
    ap_sync_getinstream_U0_ap_ready,
    ap_sync_paralleltostreamwithburst_U0_ap_ready,
    int_s2m_buf_sts_ap_vld_reg_0,
    int_s2m_err_ap_vld_reg_0,
    \in_len_V_reg[31] ,
    add_ln50_fu_174_p2,
    \umax_reg_287_reg[0] ,
    add_ln886_fu_220_p2,
    empty_fu_76_reg,
    S,
    \umax_reg_287_reg[31]_i_5_0 ,
    \umax_reg_287_reg[31]_i_3_0 ,
    \umax_reg_287_reg[0]_0 ,
    \count_fu_102_reg[31] ,
    outcount_full_n,
    icmp_ln137_fu_311_p2,
    m2s_enb_clrsts_c_full_n,
    \idx_fu_98_reg[0] ,
    m2s_sts_clear_c_full_n,
    s2mbuf_c_full_n,
    s2m_sts_clear_c_full_n,
    streamtoparallelwithburst_U0_ap_start,
    int_ap_idle_reg_0,
    sendoutstream_U0_ap_start,
    int_ap_idle_reg_1,
    ap_sync_reg_entry_proc_U0_ap_ready,
    start_once_reg,
    start_for_streamtoparallelwithburst_U0_full_n,
    start_for_sendoutstream_U0_full_n,
    ap_sync_reg_getinstream_U0_ap_ready,
    \SRL_SIG_reg[0][0] ,
    ap_rst_n,
    paralleltostreamwithburst_U0_ap_ready,
    s_axi_control_AWADDR);
  output interrupt;
  output entry_proc_U0_s2m_sts_clear;
  output s2m_enb_clrsts;
  output entry_proc_U0_m2s_sts_clear;
  output m2s_enb_clrsts;
  output \int_s2m_buf_sts_reg[0]_0 ;
  output \int_s2m_err_reg[0]_0 ;
  output \int_m2s_buf_sts_reg[0]_0 ;
  output int_m2s_buf_sts_ap_vld__0;
  output s_axi_control_ARADDR_3_sp_1;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [62:0]m2sbuf;
  output [62:0]in;
  output [31:0]Q;
  output [31:0]\int_m2s_len_reg[31]_0 ;
  output [31:0]\int_s2m_len_reg[31]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output ap_start;
  output \int_ier_reg[0]_0 ;
  output [0:0]\int_s2m_enb_clrsts_reg[0]_0 ;
  output [3:0]DI;
  output [3:0]\int_s2m_len_reg[15]_0 ;
  output [3:0]\int_s2m_len_reg[23]_0 ;
  output [3:0]\int_s2m_len_reg[31]_1 ;
  output [31:0]D;
  output [0:0]E;
  output \ap_CS_fsm_reg[0] ;
  output paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write;
  output p_7_in;
  output internal_full_n_reg;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output \int_m2s_enb_clrsts_reg[0]_0 ;
  output \int_m2s_enb_clrsts_reg[0]_1 ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output ap_rst_n_2;
  output internal_full_n_reg_2;
  output [31:0]s_axi_control_RDATA;
  input [0:0]SR;
  input ap_clk;
  input \int_s2m_buf_sts_reg[0]_1 ;
  input \int_s2m_err_reg[0]_1 ;
  input \int_m2s_buf_sts_reg[0]_1 ;
  input int_m2s_buf_sts_ap_vld_reg_0;
  input [7:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_WSTRB;
  input [31:0]s_axi_control_WDATA;
  input ap_sync_done;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input int_isr_reg023_out;
  input ap_sync_getinstream_U0_ap_ready;
  input ap_sync_paralleltostreamwithburst_U0_ap_ready;
  input [1:0]int_s2m_buf_sts_ap_vld_reg_0;
  input int_s2m_err_ap_vld_reg_0;
  input \in_len_V_reg[31] ;
  input [30:0]add_ln50_fu_174_p2;
  input [0:0]\umax_reg_287_reg[0] ;
  input [30:0]add_ln886_fu_220_p2;
  input [0:0]empty_fu_76_reg;
  input [2:0]S;
  input [3:0]\umax_reg_287_reg[31]_i_5_0 ;
  input [3:0]\umax_reg_287_reg[31]_i_3_0 ;
  input [3:0]\umax_reg_287_reg[0]_0 ;
  input [1:0]\count_fu_102_reg[31] ;
  input outcount_full_n;
  input icmp_ln137_fu_311_p2;
  input m2s_enb_clrsts_c_full_n;
  input \idx_fu_98_reg[0] ;
  input m2s_sts_clear_c_full_n;
  input s2mbuf_c_full_n;
  input s2m_sts_clear_c_full_n;
  input streamtoparallelwithburst_U0_ap_start;
  input [0:0]int_ap_idle_reg_0;
  input sendoutstream_U0_ap_start;
  input [0:0]int_ap_idle_reg_1;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input start_once_reg;
  input start_for_streamtoparallelwithburst_U0_full_n;
  input start_for_sendoutstream_U0_full_n;
  input ap_sync_reg_getinstream_U0_ap_ready;
  input \SRL_SIG_reg[0][0] ;
  input ap_rst_n;
  input paralleltostreamwithburst_U0_ap_ready;
  input [7:0]s_axi_control_AWADDR;

  wire [31:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [31:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][0] ;
  wire [30:0]add_ln50_fu_174_p2;
  wire [30:0]add_ln886_fu_220_p2;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_start;
  wire ap_sync_done;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_getinstream_U0_ap_ready;
  wire ap_sync_paralleltostreamwithburst_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire ap_sync_reg_getinstream_U0_ap_ready;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire [1:0]\count_fu_102_reg[31] ;
  wire [1:0]data3;
  wire [0:0]empty_fu_76_reg;
  wire entry_proc_U0_m2s_sts_clear;
  wire entry_proc_U0_s2m_sts_clear;
  wire getinstream_U0_ap_start;
  wire icmp_ln137_fu_311_p2;
  wire \idx_fu_98_reg[0] ;
  wire [62:0]in;
  wire \in_len_V_reg[31] ;
  wire [31:0]int_Img_width0;
  wire \int_Img_width[31]_i_1_n_0 ;
  wire int_ap_idle_i_2_n_0;
  wire [0:0]int_ap_idle_reg_0;
  wire [0:0]int_ap_idle_reg_1;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_ready_i_2_n_0;
  wire int_ap_start1;
  wire int_ap_start5_out;
  wire int_ap_start_i_10_n_0;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire int_ier;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg[0]_0 ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_3_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire int_isr_reg023_out;
  wire int_m2s_buf_sts_ap_vld__0;
  wire int_m2s_buf_sts_ap_vld_reg_0;
  wire \int_m2s_buf_sts_reg[0]_0 ;
  wire \int_m2s_buf_sts_reg[0]_1 ;
  wire \int_m2s_enb_clrsts[0]_i_1_n_0 ;
  wire \int_m2s_enb_clrsts[0]_i_2_n_0 ;
  wire \int_m2s_enb_clrsts_reg[0]_0 ;
  wire \int_m2s_enb_clrsts_reg[0]_1 ;
  wire [31:0]int_m2s_len0;
  wire \int_m2s_len[31]_i_1_n_0 ;
  wire \int_m2s_len[31]_i_3_n_0 ;
  wire [31:0]\int_m2s_len_reg[31]_0 ;
  wire \int_m2s_sts_clear[0]_i_1_n_0 ;
  wire \int_m2s_sts_clear[0]_i_2_n_0 ;
  wire \int_m2sbuf[31]_i_1_n_0 ;
  wire \int_m2sbuf[63]_i_1_n_0 ;
  wire [31:0]int_m2sbuf_reg0;
  wire [31:0]int_m2sbuf_reg01_out;
  wire \int_m2sbuf_reg_n_0_[0] ;
  wire int_s2m_buf_sts_ap_vld__0;
  wire int_s2m_buf_sts_ap_vld_i_1_n_0;
  wire int_s2m_buf_sts_ap_vld_i_2_n_0;
  wire int_s2m_buf_sts_ap_vld_i_3_n_0;
  wire int_s2m_buf_sts_ap_vld_i_4_n_0;
  wire [1:0]int_s2m_buf_sts_ap_vld_reg_0;
  wire \int_s2m_buf_sts_reg[0]_0 ;
  wire \int_s2m_buf_sts_reg[0]_1 ;
  wire \int_s2m_enb_clrsts[0]_i_1_n_0 ;
  wire \int_s2m_enb_clrsts[0]_i_2_n_0 ;
  wire [0:0]\int_s2m_enb_clrsts_reg[0]_0 ;
  wire int_s2m_err_ap_vld__0;
  wire int_s2m_err_ap_vld_i_1_n_0;
  wire int_s2m_err_ap_vld_reg_0;
  wire \int_s2m_err_reg[0]_0 ;
  wire \int_s2m_err_reg[0]_1 ;
  wire [31:0]int_s2m_len0;
  wire \int_s2m_len[31]_i_1_n_0 ;
  wire \int_s2m_len[31]_i_3_n_0 ;
  wire [3:0]\int_s2m_len_reg[15]_0 ;
  wire [3:0]\int_s2m_len_reg[23]_0 ;
  wire [31:0]\int_s2m_len_reg[31]_0 ;
  wire [3:0]\int_s2m_len_reg[31]_1 ;
  wire \int_s2m_sts_clear[0]_i_1_n_0 ;
  wire \int_s2m_sts_clear[0]_i_2_n_0 ;
  wire \int_s2mbuf[31]_i_1_n_0 ;
  wire \int_s2mbuf[63]_i_1_n_0 ;
  wire \int_s2mbuf[63]_i_3_n_0 ;
  wire [31:0]int_s2mbuf_reg0;
  wire [31:0]int_s2mbuf_reg03_out;
  wire \int_s2mbuf_reg_n_0_[0] ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_0;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire interrupt;
  wire m2s_enb_clrsts;
  wire m2s_enb_clrsts_c_full_n;
  wire m2s_sts_clear_c_full_n;
  wire [62:0]m2sbuf;
  wire outcount_full_n;
  wire p_0_in21_in;
  wire [7:2]p_17_in;
  wire p_1_in;
  wire p_7_in;
  wire paralleltostreamwithburst_U0_ap_ready;
  wire paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write;
  wire [31:0]rdata;
  wire \rdata[0]_i_10_n_0 ;
  wire \rdata[0]_i_11_n_0 ;
  wire \rdata[0]_i_12_n_0 ;
  wire \rdata[0]_i_13_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[0]_i_7_n_0 ;
  wire \rdata[0]_i_8_n_0 ;
  wire \rdata[0]_i_9_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[10]_i_4_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[11]_i_4_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[12]_i_4_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[13]_i_4_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[14]_i_4_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[15]_i_4_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[16]_i_4_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[17]_i_4_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[18]_i_4_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[19]_i_4_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[1]_i_7_n_0 ;
  wire \rdata[1]_i_8_n_0 ;
  wire \rdata[1]_i_9_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[20]_i_4_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[21]_i_4_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[22]_i_4_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[23]_i_4_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[24]_i_4_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[25]_i_4_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[26]_i_4_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[27]_i_4_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[28]_i_4_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[29]_i_4_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[30]_i_4_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_6_n_0 ;
  wire \rdata[31]_i_7_n_0 ;
  wire \rdata[31]_i_8_n_0 ;
  wire \rdata[31]_i_9_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_4_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_4_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[5]_i_4_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[6]_i_4_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[7]_i_5_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[8]_i_4_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata[9]_i_4_n_0 ;
  wire \rdata[9]_i_5_n_0 ;
  wire \rdata[9]_i_6_n_0 ;
  wire s2m_enb_clrsts;
  wire s2m_sts_clear_c_full_n;
  wire s2mbuf_c_full_n;
  wire [7:0]s_axi_control_ARADDR;
  wire s_axi_control_ARADDR_3_sn_1;
  wire s_axi_control_ARVALID;
  wire [7:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire sendoutstream_U0_ap_start;
  wire start_for_sendoutstream_U0_full_n;
  wire start_for_streamtoparallelwithburst_U0_full_n;
  wire start_once_reg;
  wire streamtoparallelwithburst_U0_ap_start;
  wire task_ap_done;
  wire \umax_reg_287[31]_i_15_n_0 ;
  wire \umax_reg_287[31]_i_16_n_0 ;
  wire \umax_reg_287[31]_i_17_n_0 ;
  wire \umax_reg_287[31]_i_18_n_0 ;
  wire \umax_reg_287[31]_i_24_n_0 ;
  wire \umax_reg_287[31]_i_25_n_0 ;
  wire \umax_reg_287[31]_i_26_n_0 ;
  wire \umax_reg_287[31]_i_27_n_0 ;
  wire \umax_reg_287[31]_i_32_n_0 ;
  wire \umax_reg_287[31]_i_33_n_0 ;
  wire \umax_reg_287[31]_i_34_n_0 ;
  wire \umax_reg_287[31]_i_35_n_0 ;
  wire \umax_reg_287[31]_i_39_n_0 ;
  wire \umax_reg_287[31]_i_6_n_0 ;
  wire \umax_reg_287[31]_i_7_n_0 ;
  wire \umax_reg_287[31]_i_8_n_0 ;
  wire \umax_reg_287[31]_i_9_n_0 ;
  wire [0:0]\umax_reg_287_reg[0] ;
  wire [3:0]\umax_reg_287_reg[0]_0 ;
  wire \umax_reg_287_reg[31]_i_14_n_0 ;
  wire \umax_reg_287_reg[31]_i_14_n_1 ;
  wire \umax_reg_287_reg[31]_i_14_n_2 ;
  wire \umax_reg_287_reg[31]_i_14_n_3 ;
  wire \umax_reg_287_reg[31]_i_23_n_0 ;
  wire \umax_reg_287_reg[31]_i_23_n_1 ;
  wire \umax_reg_287_reg[31]_i_23_n_2 ;
  wire \umax_reg_287_reg[31]_i_23_n_3 ;
  wire [3:0]\umax_reg_287_reg[31]_i_3_0 ;
  wire \umax_reg_287_reg[31]_i_3_n_0 ;
  wire \umax_reg_287_reg[31]_i_3_n_1 ;
  wire \umax_reg_287_reg[31]_i_3_n_2 ;
  wire \umax_reg_287_reg[31]_i_3_n_3 ;
  wire [3:0]\umax_reg_287_reg[31]_i_5_0 ;
  wire \umax_reg_287_reg[31]_i_5_n_0 ;
  wire \umax_reg_287_reg[31]_i_5_n_1 ;
  wire \umax_reg_287_reg[31]_i_5_n_2 ;
  wire \umax_reg_287_reg[31]_i_5_n_3 ;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;
  wire [3:0]\NLW_umax_reg_287_reg[31]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_umax_reg_287_reg[31]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_umax_reg_287_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_umax_reg_287_reg[31]_i_5_O_UNCONNECTED ;

  assign s_axi_control_ARADDR_3_sp_1 = s_axi_control_ARADDR_3_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RVALID),
        .I1(s_axi_control_RREADY),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(m2s_enb_clrsts),
        .I1(\count_fu_102_reg[31] [0]),
        .I2(\idx_fu_98_reg[0] ),
        .I3(ap_start),
        .I4(m2s_enb_clrsts_c_full_n),
        .I5(\SRL_SIG_reg[0][0] ),
        .O(\int_m2s_enb_clrsts_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(ap_start),
        .I1(\idx_fu_98_reg[0] ),
        .I2(m2s_enb_clrsts_c_full_n),
        .I3(\count_fu_102_reg[31] [0]),
        .O(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write));
  LUT6 #(
    .INIT(64'h0008888888888888)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_entry_proc_U0_ap_ready),
        .I2(\idx_fu_98_reg[0] ),
        .I3(paralleltostreamwithburst_U0_ap_ready),
        .I4(ap_sync_getinstream_U0_ap_ready),
        .I5(ap_start),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h222A0000AAAA0000)) 
    ap_sync_reg_getinstream_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_entry_proc_U0_ap_ready),
        .I2(\idx_fu_98_reg[0] ),
        .I3(paralleltostreamwithburst_U0_ap_ready),
        .I4(ap_sync_getinstream_U0_ap_ready),
        .I5(ap_start),
        .O(ap_rst_n_2));
  LUT6 #(
    .INIT(64'h2220AAA0AAA0AAA0)) 
    ap_sync_reg_paralleltostreamwithburst_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_entry_proc_U0_ap_ready),
        .I2(\idx_fu_98_reg[0] ),
        .I3(paralleltostreamwithburst_U0_ap_ready),
        .I4(ap_sync_getinstream_U0_ap_ready),
        .I5(ap_start),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_17_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \count_fu_102[31]_i_1 
       (.I0(\ap_CS_fsm_reg[0] ),
        .I1(m2s_enb_clrsts),
        .I2(\count_fu_102_reg[31] [1]),
        .I3(outcount_full_n),
        .I4(icmp_ln137_fu_311_p2),
        .O(E));
  LUT3 #(
    .INIT(8'hBF)) 
    empty_n_i_3__6
       (.I0(m2s_enb_clrsts),
        .I1(outcount_full_n),
        .I2(\count_fu_102_reg[31] [1]),
        .O(\int_m2s_enb_clrsts_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_252_p2_carry__0_i_1
       (.I0(\int_s2m_len_reg[31]_0 [15]),
        .I1(add_ln886_fu_220_p2[14]),
        .I2(\int_s2m_len_reg[31]_0 [14]),
        .I3(add_ln886_fu_220_p2[13]),
        .O(\int_s2m_len_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_252_p2_carry__0_i_2
       (.I0(\int_s2m_len_reg[31]_0 [13]),
        .I1(add_ln886_fu_220_p2[12]),
        .I2(\int_s2m_len_reg[31]_0 [12]),
        .I3(add_ln886_fu_220_p2[11]),
        .O(\int_s2m_len_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_252_p2_carry__0_i_3
       (.I0(\int_s2m_len_reg[31]_0 [11]),
        .I1(add_ln886_fu_220_p2[10]),
        .I2(\int_s2m_len_reg[31]_0 [10]),
        .I3(add_ln886_fu_220_p2[9]),
        .O(\int_s2m_len_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_252_p2_carry__0_i_4
       (.I0(\int_s2m_len_reg[31]_0 [9]),
        .I1(add_ln886_fu_220_p2[8]),
        .I2(\int_s2m_len_reg[31]_0 [8]),
        .I3(add_ln886_fu_220_p2[7]),
        .O(\int_s2m_len_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_252_p2_carry__1_i_1
       (.I0(\int_s2m_len_reg[31]_0 [23]),
        .I1(add_ln886_fu_220_p2[22]),
        .I2(\int_s2m_len_reg[31]_0 [22]),
        .I3(add_ln886_fu_220_p2[21]),
        .O(\int_s2m_len_reg[23]_0 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_252_p2_carry__1_i_2
       (.I0(\int_s2m_len_reg[31]_0 [21]),
        .I1(add_ln886_fu_220_p2[20]),
        .I2(\int_s2m_len_reg[31]_0 [20]),
        .I3(add_ln886_fu_220_p2[19]),
        .O(\int_s2m_len_reg[23]_0 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_252_p2_carry__1_i_3
       (.I0(\int_s2m_len_reg[31]_0 [19]),
        .I1(add_ln886_fu_220_p2[18]),
        .I2(\int_s2m_len_reg[31]_0 [18]),
        .I3(add_ln886_fu_220_p2[17]),
        .O(\int_s2m_len_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_252_p2_carry__1_i_4
       (.I0(\int_s2m_len_reg[31]_0 [17]),
        .I1(add_ln886_fu_220_p2[16]),
        .I2(\int_s2m_len_reg[31]_0 [16]),
        .I3(add_ln886_fu_220_p2[15]),
        .O(\int_s2m_len_reg[23]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_252_p2_carry__2_i_1
       (.I0(\int_s2m_len_reg[31]_0 [31]),
        .I1(add_ln886_fu_220_p2[30]),
        .I2(\int_s2m_len_reg[31]_0 [30]),
        .I3(add_ln886_fu_220_p2[29]),
        .O(\int_s2m_len_reg[31]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_252_p2_carry__2_i_2
       (.I0(\int_s2m_len_reg[31]_0 [29]),
        .I1(add_ln886_fu_220_p2[28]),
        .I2(\int_s2m_len_reg[31]_0 [28]),
        .I3(add_ln886_fu_220_p2[27]),
        .O(\int_s2m_len_reg[31]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_252_p2_carry__2_i_3
       (.I0(\int_s2m_len_reg[31]_0 [27]),
        .I1(add_ln886_fu_220_p2[26]),
        .I2(\int_s2m_len_reg[31]_0 [26]),
        .I3(add_ln886_fu_220_p2[25]),
        .O(\int_s2m_len_reg[31]_1 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_252_p2_carry__2_i_4
       (.I0(\int_s2m_len_reg[31]_0 [25]),
        .I1(add_ln886_fu_220_p2[24]),
        .I2(\int_s2m_len_reg[31]_0 [24]),
        .I3(add_ln886_fu_220_p2[23]),
        .O(\int_s2m_len_reg[31]_1 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_252_p2_carry_i_1
       (.I0(\int_s2m_len_reg[31]_0 [7]),
        .I1(add_ln886_fu_220_p2[6]),
        .I2(\int_s2m_len_reg[31]_0 [6]),
        .I3(add_ln886_fu_220_p2[5]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_252_p2_carry_i_2
       (.I0(\int_s2m_len_reg[31]_0 [5]),
        .I1(add_ln886_fu_220_p2[4]),
        .I2(\int_s2m_len_reg[31]_0 [4]),
        .I3(add_ln886_fu_220_p2[3]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_252_p2_carry_i_3
       (.I0(\int_s2m_len_reg[31]_0 [3]),
        .I1(add_ln886_fu_220_p2[2]),
        .I2(\int_s2m_len_reg[31]_0 [2]),
        .I3(add_ln886_fu_220_p2[1]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hB222)) 
    icmp_ln1073_fu_252_p2_carry_i_4
       (.I0(\int_s2m_len_reg[31]_0 [1]),
        .I1(add_ln886_fu_220_p2[0]),
        .I2(empty_fu_76_reg),
        .I3(\int_s2m_len_reg[31]_0 [0]),
        .O(DI[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \idx_fu_98[0]_i_1 
       (.I0(\count_fu_102_reg[31] [0]),
        .I1(m2s_enb_clrsts_c_full_n),
        .I2(\idx_fu_98_reg[0] ),
        .I3(ap_start),
        .I4(m2s_enb_clrsts),
        .O(\ap_CS_fsm_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \in_len_V[31]_i_1 
       (.I0(s2m_enb_clrsts),
        .I1(\in_len_V_reg[31] ),
        .O(\int_s2m_enb_clrsts_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[0]_i_1 
       (.I0(Q[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_Img_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[10]_i_1 
       (.I0(Q[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_Img_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[11]_i_1 
       (.I0(Q[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_Img_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[12]_i_1 
       (.I0(Q[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_Img_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[13]_i_1 
       (.I0(Q[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_Img_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[14]_i_1 
       (.I0(Q[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_Img_width0[14]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[15]_i_1 
       (.I0(Q[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_Img_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[16]_i_1 
       (.I0(Q[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_Img_width0[16]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[17]_i_1 
       (.I0(Q[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_Img_width0[17]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[18]_i_1 
       (.I0(Q[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_Img_width0[18]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[19]_i_1 
       (.I0(Q[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_Img_width0[19]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[1]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_Img_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[20]_i_1 
       (.I0(Q[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_Img_width0[20]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[21]_i_1 
       (.I0(Q[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_Img_width0[21]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[22]_i_1 
       (.I0(Q[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_Img_width0[22]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[23]_i_1 
       (.I0(Q[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_Img_width0[23]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[24]_i_1 
       (.I0(Q[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_Img_width0[24]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[25]_i_1 
       (.I0(Q[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_Img_width0[25]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[26]_i_1 
       (.I0(Q[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_Img_width0[26]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[27]_i_1 
       (.I0(Q[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_Img_width0[27]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[28]_i_1 
       (.I0(Q[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_Img_width0[28]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[29]_i_1 
       (.I0(Q[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_Img_width0[29]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[2]_i_1 
       (.I0(Q[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_Img_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[30]_i_1 
       (.I0(Q[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_Img_width0[30]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \int_Img_width[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_s2mbuf[63]_i_3_n_0 ),
        .O(\int_Img_width[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[31]_i_2 
       (.I0(Q[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_Img_width0[31]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[3]_i_1 
       (.I0(Q[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_Img_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[4]_i_1 
       (.I0(Q[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_Img_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[5]_i_1 
       (.I0(Q[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_Img_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[6]_i_1 
       (.I0(Q[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_Img_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[7]_i_1 
       (.I0(Q[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_Img_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[8]_i_1 
       (.I0(Q[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_Img_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Img_width[9]_i_1 
       (.I0(Q[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_Img_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[16] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[17] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[18] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[19] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[20] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[21] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[22] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[23] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[24] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[25] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[26] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[27] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[28] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[29] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[30] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[31] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_Img_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_Img_width[31]_i_1_n_0 ),
        .D(int_Img_width0[9]),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_0),
        .I1(streamtoparallelwithburst_U0_ap_start),
        .I2(int_s2m_buf_sts_ap_vld_reg_0[0]),
        .I3(getinstream_U0_ap_start),
        .I4(int_ap_idle_reg_0),
        .I5(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'h00D00000)) 
    int_ap_idle_i_2
       (.I0(ap_start),
        .I1(\idx_fu_98_reg[0] ),
        .I2(\count_fu_102_reg[31] [0]),
        .I3(sendoutstream_U0_ap_start),
        .I4(int_ap_idle_reg_1),
        .O(int_ap_idle_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_3
       (.I0(ap_start),
        .I1(ap_sync_reg_getinstream_U0_ap_ready),
        .O(getinstream_U0_ap_start));
  LUT5 #(
    .INIT(32'h44404040)) 
    int_ap_idle_i_4
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_streamtoparallelwithburst_U0_full_n),
        .I4(start_for_sendoutstream_U0_full_n),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_17_in[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    int_ap_ready_i_1
       (.I0(p_17_in[7]),
        .I1(ap_sync_getinstream_U0_ap_ready),
        .I2(ap_sync_paralleltostreamwithburst_U0_ap_ready),
        .I3(ap_sync_entry_proc_U0_ap_ready),
        .I4(int_ap_ready_i_2_n_0),
        .I5(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    int_ap_ready_i_2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(int_s2m_buf_sts_ap_vld_i_2_n_0),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(int_ap_ready_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready__0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFF8000)) 
    int_ap_start_i_1
       (.I0(p_17_in[7]),
        .I1(ap_sync_entry_proc_U0_ap_ready),
        .I2(ap_sync_paralleltostreamwithburst_U0_ap_ready),
        .I3(ap_sync_getinstream_U0_ap_ready),
        .I4(int_ap_start5_out),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_start_i_10
       (.I0(\int_s2m_len[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .O(int_ap_start_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    int_ap_start_i_2
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I1(m2s_sts_clear_c_full_n),
        .I2(s2mbuf_c_full_n),
        .I3(s2m_sts_clear_c_full_n),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready),
        .O(ap_sync_entry_proc_U0_ap_ready));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    int_ap_start_i_5
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ap_start_i_10_n_0),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(int_ap_start5_out));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    int_ap_start_i_6
       (.I0(m2s_enb_clrsts),
        .I1(outcount_full_n),
        .I2(\count_fu_102_reg[31] [1]),
        .O(p_7_in));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_ap_start1),
        .I2(p_17_in[7]),
        .O(int_auto_restart_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\int_s2m_len[31]_i_3_n_0 ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_17_in[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hBF80)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_gie_i_2_n_0),
        .I2(\int_s2mbuf[63]_i_3_n_0 ),
        .I3(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ier),
        .I2(\int_ier_reg[0]_0 ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ier),
        .I2(p_0_in21_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\int_s2m_len[31]_i_3_n_0 ),
        .O(int_ier));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg[0]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in21_in),
        .R(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(data3[0]),
        .I1(data3[1]),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    \int_isr[0]_i_1 
       (.I0(int_isr_reg023_out),
        .I1(\int_isr[0]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \int_isr[0]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(ar_hs),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[0]),
        .O(\int_isr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \int_isr[1]_i_1 
       (.I0(ap_sync_getinstream_U0_ap_ready),
        .I1(ap_sync_paralleltostreamwithburst_U0_ap_ready),
        .I2(ap_sync_entry_proc_U0_ap_ready),
        .I3(p_0_in21_in),
        .I4(p_1_in),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \int_isr[1]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(int_s2m_buf_sts_ap_vld_i_2_n_0),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(data3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(data3[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    int_m2s_buf_sts_ap_vld_i_2
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(int_s2m_buf_sts_ap_vld_i_2_n_0),
        .O(s_axi_control_ARADDR_3_sn_1));
  FDRE int_m2s_buf_sts_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_m2s_buf_sts_ap_vld_reg_0),
        .Q(int_m2s_buf_sts_ap_vld__0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_buf_sts_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_m2s_buf_sts_reg[0]_1 ),
        .Q(\int_m2s_buf_sts_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_m2s_enb_clrsts[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_m2s_enb_clrsts[0]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_m2s_len[31]_i_3_n_0 ),
        .I5(m2s_enb_clrsts),
        .O(\int_m2s_enb_clrsts[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \int_m2s_enb_clrsts[0]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[7] ),
        .O(\int_m2s_enb_clrsts[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_enb_clrsts_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_m2s_enb_clrsts[0]_i_1_n_0 ),
        .Q(m2s_enb_clrsts),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[0]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_m2s_len0[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[10]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_m2s_len0[10]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[11]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_m2s_len0[11]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[12]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_m2s_len0[12]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[13]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_m2s_len0[13]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[14]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_m2s_len0[14]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[15]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_m2s_len0[15]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[16]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_m2s_len0[16]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[17]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_m2s_len0[17]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[18]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_m2s_len0[18]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[19]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_m2s_len0[19]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[1]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_m2s_len0[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[20]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_m2s_len0[20]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[21]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_m2s_len0[21]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[22]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_m2s_len0[22]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[23]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_m2s_len0[23]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[24]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_m2s_len0[24]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[25]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_m2s_len0[25]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[26]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_m2s_len0[26]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[27]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_m2s_len0[27]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[28]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_m2s_len0[28]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[29]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_m2s_len0[29]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[2]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_m2s_len0[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[30]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_m2s_len0[30]));
  LUT5 #(
    .INIT(32'h01000000)) 
    \int_m2s_len[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\int_m2s_len[31]_i_3_n_0 ),
        .O(\int_m2s_len[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[31]_i_2 
       (.I0(\int_m2s_len_reg[31]_0 [31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_m2s_len0[31]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_m2s_len[31]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_m2s_len[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[3]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_m2s_len0[3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[4]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_m2s_len0[4]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[5]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_m2s_len0[5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[6]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_m2s_len0[6]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[7]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_m2s_len0[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[8]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_m2s_len0[8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2s_len[9]_i_1 
       (.I0(\int_m2s_len_reg[31]_0 [9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_m2s_len0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[0] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[0]),
        .Q(\int_m2s_len_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[10] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[10]),
        .Q(\int_m2s_len_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[11] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[11]),
        .Q(\int_m2s_len_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[12] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[12]),
        .Q(\int_m2s_len_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[13] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[13]),
        .Q(\int_m2s_len_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[14] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[14]),
        .Q(\int_m2s_len_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[15] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[15]),
        .Q(\int_m2s_len_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[16] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[16]),
        .Q(\int_m2s_len_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[17] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[17]),
        .Q(\int_m2s_len_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[18] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[18]),
        .Q(\int_m2s_len_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[19] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[19]),
        .Q(\int_m2s_len_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[1] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[1]),
        .Q(\int_m2s_len_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[20] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[20]),
        .Q(\int_m2s_len_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[21] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[21]),
        .Q(\int_m2s_len_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[22] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[22]),
        .Q(\int_m2s_len_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[23] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[23]),
        .Q(\int_m2s_len_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[24] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[24]),
        .Q(\int_m2s_len_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[25] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[25]),
        .Q(\int_m2s_len_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[26] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[26]),
        .Q(\int_m2s_len_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[27] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[27]),
        .Q(\int_m2s_len_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[28] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[28]),
        .Q(\int_m2s_len_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[29] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[29]),
        .Q(\int_m2s_len_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[2] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[2]),
        .Q(\int_m2s_len_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[30] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[30]),
        .Q(\int_m2s_len_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[31] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[31]),
        .Q(\int_m2s_len_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[3] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[3]),
        .Q(\int_m2s_len_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[4] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[4]),
        .Q(\int_m2s_len_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[5] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[5]),
        .Q(\int_m2s_len_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[6] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[6]),
        .Q(\int_m2s_len_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[7] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[7]),
        .Q(\int_m2s_len_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[8] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[8]),
        .Q(\int_m2s_len_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_len_reg[9] 
       (.C(ap_clk),
        .CE(\int_m2s_len[31]_i_1_n_0 ),
        .D(int_m2s_len0[9]),
        .Q(\int_m2s_len_reg[31]_0 [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \int_m2s_sts_clear[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_m2s_sts_clear[0]_i_2_n_0 ),
        .I5(entry_proc_U0_m2s_sts_clear),
        .O(\int_m2s_sts_clear[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_m2s_sts_clear[0]_i_2 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_s2m_len[31]_i_3_n_0 ),
        .O(\int_m2s_sts_clear[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2s_sts_clear_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_m2s_sts_clear[0]_i_1_n_0 ),
        .Q(entry_proc_U0_m2s_sts_clear),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[0]_i_1 
       (.I0(\int_m2sbuf_reg_n_0_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_m2sbuf_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[10]_i_1 
       (.I0(m2sbuf[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_m2sbuf_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[11]_i_1 
       (.I0(m2sbuf[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_m2sbuf_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[12]_i_1 
       (.I0(m2sbuf[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_m2sbuf_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[13]_i_1 
       (.I0(m2sbuf[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_m2sbuf_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[14]_i_1 
       (.I0(m2sbuf[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_m2sbuf_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[15]_i_1 
       (.I0(m2sbuf[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_m2sbuf_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[16]_i_1 
       (.I0(m2sbuf[15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_m2sbuf_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[17]_i_1 
       (.I0(m2sbuf[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_m2sbuf_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[18]_i_1 
       (.I0(m2sbuf[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_m2sbuf_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[19]_i_1 
       (.I0(m2sbuf[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_m2sbuf_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[1]_i_1 
       (.I0(m2sbuf[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_m2sbuf_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[20]_i_1 
       (.I0(m2sbuf[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_m2sbuf_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[21]_i_1 
       (.I0(m2sbuf[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_m2sbuf_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[22]_i_1 
       (.I0(m2sbuf[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_m2sbuf_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[23]_i_1 
       (.I0(m2sbuf[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_m2sbuf_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[24]_i_1 
       (.I0(m2sbuf[23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_m2sbuf_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[25]_i_1 
       (.I0(m2sbuf[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_m2sbuf_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[26]_i_1 
       (.I0(m2sbuf[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_m2sbuf_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[27]_i_1 
       (.I0(m2sbuf[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_m2sbuf_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[28]_i_1 
       (.I0(m2sbuf[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_m2sbuf_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[29]_i_1 
       (.I0(m2sbuf[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_m2sbuf_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[2]_i_1 
       (.I0(m2sbuf[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_m2sbuf_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[30]_i_1 
       (.I0(m2sbuf[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_m2sbuf_reg01_out[30]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \int_m2sbuf[31]_i_1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_s2mbuf[63]_i_3_n_0 ),
        .O(\int_m2sbuf[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[31]_i_2 
       (.I0(m2sbuf[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_m2sbuf_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[32]_i_1 
       (.I0(m2sbuf[31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_m2sbuf_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[33]_i_1 
       (.I0(m2sbuf[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_m2sbuf_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[34]_i_1 
       (.I0(m2sbuf[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_m2sbuf_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[35]_i_1 
       (.I0(m2sbuf[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_m2sbuf_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[36]_i_1 
       (.I0(m2sbuf[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_m2sbuf_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[37]_i_1 
       (.I0(m2sbuf[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_m2sbuf_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[38]_i_1 
       (.I0(m2sbuf[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_m2sbuf_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[39]_i_1 
       (.I0(m2sbuf[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_m2sbuf_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[3]_i_1 
       (.I0(m2sbuf[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_m2sbuf_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[40]_i_1 
       (.I0(m2sbuf[39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_m2sbuf_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[41]_i_1 
       (.I0(m2sbuf[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_m2sbuf_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[42]_i_1 
       (.I0(m2sbuf[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_m2sbuf_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[43]_i_1 
       (.I0(m2sbuf[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_m2sbuf_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[44]_i_1 
       (.I0(m2sbuf[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_m2sbuf_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[45]_i_1 
       (.I0(m2sbuf[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_m2sbuf_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[46]_i_1 
       (.I0(m2sbuf[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_m2sbuf_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[47]_i_1 
       (.I0(m2sbuf[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_m2sbuf_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[48]_i_1 
       (.I0(m2sbuf[47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_m2sbuf_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[49]_i_1 
       (.I0(m2sbuf[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_m2sbuf_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[4]_i_1 
       (.I0(m2sbuf[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_m2sbuf_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[50]_i_1 
       (.I0(m2sbuf[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_m2sbuf_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[51]_i_1 
       (.I0(m2sbuf[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_m2sbuf_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[52]_i_1 
       (.I0(m2sbuf[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_m2sbuf_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[53]_i_1 
       (.I0(m2sbuf[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_m2sbuf_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[54]_i_1 
       (.I0(m2sbuf[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_m2sbuf_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[55]_i_1 
       (.I0(m2sbuf[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_m2sbuf_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[56]_i_1 
       (.I0(m2sbuf[55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_m2sbuf_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[57]_i_1 
       (.I0(m2sbuf[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_m2sbuf_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[58]_i_1 
       (.I0(m2sbuf[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_m2sbuf_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[59]_i_1 
       (.I0(m2sbuf[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_m2sbuf_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[5]_i_1 
       (.I0(m2sbuf[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_m2sbuf_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[60]_i_1 
       (.I0(m2sbuf[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_m2sbuf_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[61]_i_1 
       (.I0(m2sbuf[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_m2sbuf_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[62]_i_1 
       (.I0(m2sbuf[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_m2sbuf_reg0[30]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \int_m2sbuf[63]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_s2m_len[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[6] ),
        .O(\int_m2sbuf[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[63]_i_2 
       (.I0(m2sbuf[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_m2sbuf_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[6]_i_1 
       (.I0(m2sbuf[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_m2sbuf_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[7]_i_1 
       (.I0(m2sbuf[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_m2sbuf_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[8]_i_1 
       (.I0(m2sbuf[7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_m2sbuf_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m2sbuf[9]_i_1 
       (.I0(m2sbuf[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_m2sbuf_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[0] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[0]),
        .Q(\int_m2sbuf_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[10] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[10]),
        .Q(m2sbuf[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[11] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[11]),
        .Q(m2sbuf[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[12] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[12]),
        .Q(m2sbuf[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[13] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[13]),
        .Q(m2sbuf[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[14] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[14]),
        .Q(m2sbuf[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[15] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[15]),
        .Q(m2sbuf[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[16] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[16]),
        .Q(m2sbuf[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[17] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[17]),
        .Q(m2sbuf[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[18] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[18]),
        .Q(m2sbuf[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[19] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[19]),
        .Q(m2sbuf[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[1] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[1]),
        .Q(m2sbuf[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[20] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[20]),
        .Q(m2sbuf[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[21] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[21]),
        .Q(m2sbuf[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[22] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[22]),
        .Q(m2sbuf[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[23] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[23]),
        .Q(m2sbuf[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[24] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[24]),
        .Q(m2sbuf[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[25] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[25]),
        .Q(m2sbuf[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[26] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[26]),
        .Q(m2sbuf[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[27] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[27]),
        .Q(m2sbuf[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[28] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[28]),
        .Q(m2sbuf[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[29] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[29]),
        .Q(m2sbuf[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[2] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[2]),
        .Q(m2sbuf[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[30] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[30]),
        .Q(m2sbuf[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[31] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[31]),
        .Q(m2sbuf[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[32] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[0]),
        .Q(m2sbuf[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[33] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[1]),
        .Q(m2sbuf[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[34] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[2]),
        .Q(m2sbuf[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[35] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[3]),
        .Q(m2sbuf[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[36] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[4]),
        .Q(m2sbuf[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[37] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[5]),
        .Q(m2sbuf[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[38] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[6]),
        .Q(m2sbuf[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[39] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[7]),
        .Q(m2sbuf[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[3] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[3]),
        .Q(m2sbuf[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[40] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[8]),
        .Q(m2sbuf[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[41] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[9]),
        .Q(m2sbuf[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[42] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[10]),
        .Q(m2sbuf[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[43] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[11]),
        .Q(m2sbuf[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[44] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[12]),
        .Q(m2sbuf[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[45] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[13]),
        .Q(m2sbuf[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[46] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[14]),
        .Q(m2sbuf[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[47] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[15]),
        .Q(m2sbuf[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[48] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[16]),
        .Q(m2sbuf[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[49] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[17]),
        .Q(m2sbuf[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[4] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[4]),
        .Q(m2sbuf[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[50] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[18]),
        .Q(m2sbuf[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[51] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[19]),
        .Q(m2sbuf[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[52] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[20]),
        .Q(m2sbuf[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[53] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[21]),
        .Q(m2sbuf[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[54] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[22]),
        .Q(m2sbuf[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[55] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[23]),
        .Q(m2sbuf[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[56] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[24]),
        .Q(m2sbuf[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[57] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[25]),
        .Q(m2sbuf[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[58] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[26]),
        .Q(m2sbuf[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[59] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[27]),
        .Q(m2sbuf[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[5] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[5]),
        .Q(m2sbuf[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[60] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[28]),
        .Q(m2sbuf[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[61] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[29]),
        .Q(m2sbuf[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[62] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[30]),
        .Q(m2sbuf[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[63] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[63]_i_1_n_0 ),
        .D(int_m2sbuf_reg0[31]),
        .Q(m2sbuf[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[6] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[6]),
        .Q(m2sbuf[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[7] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[7]),
        .Q(m2sbuf[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[8] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[8]),
        .Q(m2sbuf[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2sbuf_reg[9] 
       (.C(ap_clk),
        .CE(\int_m2sbuf[31]_i_1_n_0 ),
        .D(int_m2sbuf_reg01_out[9]),
        .Q(m2sbuf[8]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF0000)) 
    int_s2m_buf_sts_ap_vld_i_1
       (.I0(int_s2m_buf_sts_ap_vld_i_2_n_0),
        .I1(s_axi_control_ARADDR[2]),
        .I2(int_s2m_buf_sts_ap_vld_i_3_n_0),
        .I3(int_s2m_buf_sts_ap_vld_i_4_n_0),
        .I4(int_s2m_buf_sts_ap_vld_reg_0[1]),
        .I5(int_s2m_buf_sts_ap_vld__0),
        .O(int_s2m_buf_sts_ap_vld_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    int_s2m_buf_sts_ap_vld_i_2
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .O(int_s2m_buf_sts_ap_vld_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_s2m_buf_sts_ap_vld_i_3
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .O(int_s2m_buf_sts_ap_vld_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_s2m_buf_sts_ap_vld_i_4
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[6]),
        .O(int_s2m_buf_sts_ap_vld_i_4_n_0));
  FDRE int_s2m_buf_sts_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_s2m_buf_sts_ap_vld_i_1_n_0),
        .Q(int_s2m_buf_sts_ap_vld__0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_buf_sts_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_s2m_buf_sts_reg[0]_1 ),
        .Q(\int_s2m_buf_sts_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_s2m_enb_clrsts[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_s2m_enb_clrsts[0]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\int_s2m_len[31]_i_3_n_0 ),
        .I5(s2m_enb_clrsts),
        .O(\int_s2m_enb_clrsts[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \int_s2m_enb_clrsts[0]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_s2m_enb_clrsts[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_enb_clrsts_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_s2m_enb_clrsts[0]_i_1_n_0 ),
        .Q(s2m_enb_clrsts),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF7FFFFF0000FFFF)) 
    int_s2m_err_ap_vld_i_1
       (.I0(\int_isr[0]_i_3_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(int_s2m_err_ap_vld_reg_0),
        .I5(int_s2m_err_ap_vld__0),
        .O(int_s2m_err_ap_vld_i_1_n_0));
  FDRE int_s2m_err_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_s2m_err_ap_vld_i_1_n_0),
        .Q(int_s2m_err_ap_vld__0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_err_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_s2m_err_reg[0]_1 ),
        .Q(\int_s2m_err_reg[0]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[0]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_s2m_len0[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[10]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_s2m_len0[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[11]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_s2m_len0[11]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[12]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_s2m_len0[12]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[13]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_s2m_len0[13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[14]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_s2m_len0[14]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[15]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_s2m_len0[15]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[16]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_s2m_len0[16]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[17]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_s2m_len0[17]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[18]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_s2m_len0[18]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[19]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_s2m_len0[19]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[1]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_s2m_len0[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[20]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_s2m_len0[20]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[21]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_s2m_len0[21]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[22]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_s2m_len0[22]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[23]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_s2m_len0[23]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[24]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_s2m_len0[24]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[25]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_s2m_len0[25]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[26]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_s2m_len0[26]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[27]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_s2m_len0[27]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[28]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_s2m_len0[28]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[29]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_s2m_len0[29]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[2]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_s2m_len0[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[30]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_s2m_len0[30]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_s2m_len[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_s2m_len[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[6] ),
        .O(\int_s2m_len[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[31]_i_2 
       (.I0(\int_s2m_len_reg[31]_0 [31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_s2m_len0[31]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_s2m_len[31]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_s2m_len[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[3]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_s2m_len0[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[4]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_s2m_len0[4]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[5]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_s2m_len0[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[6]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_s2m_len0[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[7]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_s2m_len0[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[8]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_s2m_len0[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2m_len[9]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_s2m_len0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[0] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[0]),
        .Q(\int_s2m_len_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[10] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[10]),
        .Q(\int_s2m_len_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[11] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[11]),
        .Q(\int_s2m_len_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[12] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[12]),
        .Q(\int_s2m_len_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[13] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[13]),
        .Q(\int_s2m_len_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[14] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[14]),
        .Q(\int_s2m_len_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[15] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[15]),
        .Q(\int_s2m_len_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[16] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[16]),
        .Q(\int_s2m_len_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[17] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[17]),
        .Q(\int_s2m_len_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[18] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[18]),
        .Q(\int_s2m_len_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[19] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[19]),
        .Q(\int_s2m_len_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[1] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[1]),
        .Q(\int_s2m_len_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[20] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[20]),
        .Q(\int_s2m_len_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[21] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[21]),
        .Q(\int_s2m_len_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[22] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[22]),
        .Q(\int_s2m_len_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[23] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[23]),
        .Q(\int_s2m_len_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[24] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[24]),
        .Q(\int_s2m_len_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[25] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[25]),
        .Q(\int_s2m_len_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[26] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[26]),
        .Q(\int_s2m_len_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[27] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[27]),
        .Q(\int_s2m_len_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[28] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[28]),
        .Q(\int_s2m_len_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[29] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[29]),
        .Q(\int_s2m_len_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[2] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[2]),
        .Q(\int_s2m_len_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[30] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[30]),
        .Q(\int_s2m_len_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[31] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[31]),
        .Q(\int_s2m_len_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[3] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[3]),
        .Q(\int_s2m_len_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[4] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[4]),
        .Q(\int_s2m_len_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[5] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[5]),
        .Q(\int_s2m_len_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[6] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[6]),
        .Q(\int_s2m_len_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[7] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[7]),
        .Q(\int_s2m_len_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[8] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[8]),
        .Q(\int_s2m_len_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[9] 
       (.C(ap_clk),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[9]),
        .Q(\int_s2m_len_reg[31]_0 [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \int_s2m_sts_clear[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_s2m_sts_clear[0]_i_2_n_0 ),
        .I5(entry_proc_U0_s2m_sts_clear),
        .O(\int_s2m_sts_clear[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \int_s2m_sts_clear[0]_i_2 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_s2m_len[31]_i_3_n_0 ),
        .O(\int_s2m_sts_clear[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_sts_clear_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_s2m_sts_clear[0]_i_1_n_0 ),
        .Q(entry_proc_U0_s2m_sts_clear),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[0]_i_1 
       (.I0(\int_s2mbuf_reg_n_0_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_s2mbuf_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[10]_i_1 
       (.I0(in[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_s2mbuf_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[11]_i_1 
       (.I0(in[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_s2mbuf_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[12]_i_1 
       (.I0(in[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_s2mbuf_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[13]_i_1 
       (.I0(in[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_s2mbuf_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[14]_i_1 
       (.I0(in[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_s2mbuf_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[15]_i_1 
       (.I0(in[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_s2mbuf_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[16]_i_1 
       (.I0(in[15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_s2mbuf_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[17]_i_1 
       (.I0(in[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_s2mbuf_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[18]_i_1 
       (.I0(in[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_s2mbuf_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[19]_i_1 
       (.I0(in[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_s2mbuf_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[1]_i_1 
       (.I0(in[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_s2mbuf_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[20]_i_1 
       (.I0(in[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_s2mbuf_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[21]_i_1 
       (.I0(in[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_s2mbuf_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[22]_i_1 
       (.I0(in[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_s2mbuf_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[23]_i_1 
       (.I0(in[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_s2mbuf_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[24]_i_1 
       (.I0(in[23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_s2mbuf_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[25]_i_1 
       (.I0(in[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_s2mbuf_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[26]_i_1 
       (.I0(in[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_s2mbuf_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[27]_i_1 
       (.I0(in[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_s2mbuf_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[28]_i_1 
       (.I0(in[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_s2mbuf_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[29]_i_1 
       (.I0(in[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_s2mbuf_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[2]_i_1 
       (.I0(in[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_s2mbuf_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[30]_i_1 
       (.I0(in[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_s2mbuf_reg03_out[30]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \int_s2mbuf[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_s2m_len[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[6] ),
        .O(\int_s2mbuf[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[31]_i_2 
       (.I0(in[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_s2mbuf_reg03_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[32]_i_1 
       (.I0(in[31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_s2mbuf_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[33]_i_1 
       (.I0(in[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_s2mbuf_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[34]_i_1 
       (.I0(in[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_s2mbuf_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[35]_i_1 
       (.I0(in[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_s2mbuf_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[36]_i_1 
       (.I0(in[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_s2mbuf_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[37]_i_1 
       (.I0(in[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_s2mbuf_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[38]_i_1 
       (.I0(in[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_s2mbuf_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[39]_i_1 
       (.I0(in[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_s2mbuf_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[3]_i_1 
       (.I0(in[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_s2mbuf_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[40]_i_1 
       (.I0(in[39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_s2mbuf_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[41]_i_1 
       (.I0(in[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_s2mbuf_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[42]_i_1 
       (.I0(in[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_s2mbuf_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[43]_i_1 
       (.I0(in[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_s2mbuf_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[44]_i_1 
       (.I0(in[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_s2mbuf_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[45]_i_1 
       (.I0(in[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_s2mbuf_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[46]_i_1 
       (.I0(in[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_s2mbuf_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[47]_i_1 
       (.I0(in[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_s2mbuf_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[48]_i_1 
       (.I0(in[47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_s2mbuf_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[49]_i_1 
       (.I0(in[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_s2mbuf_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[4]_i_1 
       (.I0(in[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_s2mbuf_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[50]_i_1 
       (.I0(in[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_s2mbuf_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[51]_i_1 
       (.I0(in[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_s2mbuf_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[52]_i_1 
       (.I0(in[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_s2mbuf_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[53]_i_1 
       (.I0(in[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_s2mbuf_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[54]_i_1 
       (.I0(in[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_s2mbuf_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[55]_i_1 
       (.I0(in[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_s2mbuf_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[56]_i_1 
       (.I0(in[55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_s2mbuf_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[57]_i_1 
       (.I0(in[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_s2mbuf_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[58]_i_1 
       (.I0(in[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_s2mbuf_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[59]_i_1 
       (.I0(in[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_s2mbuf_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[5]_i_1 
       (.I0(in[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_s2mbuf_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[60]_i_1 
       (.I0(in[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_s2mbuf_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[61]_i_1 
       (.I0(in[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_s2mbuf_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[62]_i_1 
       (.I0(in[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_s2mbuf_reg0[30]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_s2mbuf[63]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_s2mbuf[63]_i_3_n_0 ),
        .O(\int_s2mbuf[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[63]_i_2 
       (.I0(in[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_s2mbuf_reg0[31]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_s2mbuf[63]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_s2mbuf[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[6]_i_1 
       (.I0(in[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_s2mbuf_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[7]_i_1 
       (.I0(in[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_s2mbuf_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[8]_i_1 
       (.I0(in[7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_s2mbuf_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_s2mbuf[9]_i_1 
       (.I0(in[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_s2mbuf_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[0] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[0]),
        .Q(\int_s2mbuf_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[10] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[10]),
        .Q(in[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[11] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[11]),
        .Q(in[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[12] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[12]),
        .Q(in[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[13] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[13]),
        .Q(in[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[14] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[14]),
        .Q(in[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[15] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[15]),
        .Q(in[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[16] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[16]),
        .Q(in[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[17] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[17]),
        .Q(in[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[18] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[18]),
        .Q(in[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[19] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[19]),
        .Q(in[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[1] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[1]),
        .Q(in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[20] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[20]),
        .Q(in[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[21] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[21]),
        .Q(in[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[22] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[22]),
        .Q(in[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[23] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[23]),
        .Q(in[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[24] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[24]),
        .Q(in[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[25] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[25]),
        .Q(in[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[26] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[26]),
        .Q(in[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[27] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[27]),
        .Q(in[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[28] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[28]),
        .Q(in[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[29] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[29]),
        .Q(in[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[2] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[2]),
        .Q(in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[30] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[30]),
        .Q(in[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[31] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[31]),
        .Q(in[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[32] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[0]),
        .Q(in[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[33] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[1]),
        .Q(in[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[34] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[2]),
        .Q(in[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[35] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[3]),
        .Q(in[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[36] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[4]),
        .Q(in[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[37] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[5]),
        .Q(in[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[38] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[6]),
        .Q(in[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[39] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[7]),
        .Q(in[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[3] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[3]),
        .Q(in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[40] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[8]),
        .Q(in[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[41] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[9]),
        .Q(in[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[42] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[10]),
        .Q(in[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[43] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[11]),
        .Q(in[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[44] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[12]),
        .Q(in[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[45] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[13]),
        .Q(in[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[46] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[14]),
        .Q(in[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[47] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[15]),
        .Q(in[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[48] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[16]),
        .Q(in[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[49] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[17]),
        .Q(in[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[4] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[4]),
        .Q(in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[50] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[18]),
        .Q(in[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[51] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[19]),
        .Q(in[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[52] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[20]),
        .Q(in[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[53] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[21]),
        .Q(in[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[54] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[22]),
        .Q(in[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[55] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[23]),
        .Q(in[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[56] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[24]),
        .Q(in[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[57] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[25]),
        .Q(in[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[58] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[26]),
        .Q(in[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[59] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[27]),
        .Q(in[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[5] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[5]),
        .Q(in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[60] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[28]),
        .Q(in[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[61] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[29]),
        .Q(in[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[62] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[30]),
        .Q(in[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[63] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[63]_i_1_n_0 ),
        .D(int_s2mbuf_reg0[31]),
        .Q(in[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[6] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[6]),
        .Q(in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[7] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[7]),
        .Q(in[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[8] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[8]),
        .Q(in[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2mbuf_reg[9] 
       (.C(ap_clk),
        .CE(\int_s2mbuf[31]_i_1_n_0 ),
        .D(int_s2mbuf_reg03_out[9]),
        .Q(in[8]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(\int_isr[0]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    int_task_ap_done_i_2
       (.I0(ap_idle),
        .I1(p_17_in[2]),
        .I2(auto_restart_status_reg_n_0),
        .I3(ap_sync_done),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done__0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[2]_i_2 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I1(m2s_sts_clear_c_full_n),
        .I2(s2mbuf_c_full_n),
        .I3(s2m_sts_clear_c_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[2]_i_2__0 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I1(m2s_sts_clear_c_full_n),
        .I2(s2m_sts_clear_c_full_n),
        .I3(s2mbuf_c_full_n),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[2]_i_2__1 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I1(s2mbuf_c_full_n),
        .I2(s2m_sts_clear_c_full_n),
        .I3(m2s_sts_clear_c_full_n),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'hAAAA2202AAAA2000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[0]_i_2_n_0 ),
        .I4(\rdata[0]_i_3_n_0 ),
        .I5(\rdata[0]_i_4_n_0 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0E000400)) 
    \rdata[0]_i_10 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(entry_proc_U0_s2m_sts_clear),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(m2sbuf[31]),
        .I5(\rdata[0]_i_13_n_0 ),
        .O(\rdata[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[0]_i_11 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[7]),
        .I2(m2s_enb_clrsts),
        .I3(int_s2m_err_ap_vld__0),
        .I4(\int_ier_reg[0]_0 ),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hAAABFAAB)) 
    \rdata[0]_i_12 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(Q[0]),
        .O(\rdata[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00002320)) 
    \rdata[0]_i_13 
       (.I0(\int_m2s_len_reg[31]_0 [0]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(ap_start),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF0C0AAAA00C0AAAA)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_5_n_0 ),
        .I1(\int_s2mbuf_reg_n_0_[0] ),
        .I2(\rdata[0]_i_6_n_0 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(entry_proc_U0_m2s_sts_clear),
        .O(\rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[7]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[0]_i_7_n_0 ),
        .I3(\rdata[0]_i_8_n_0 ),
        .I4(\rdata[0]_i_9_n_0 ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \rdata[0]_i_4 
       (.I0(\rdata[1]_i_9_n_0 ),
        .I1(\int_s2m_buf_sts_reg[0]_0 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s2m_enb_clrsts),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\rdata[0]_i_10_n_0 ),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \rdata[0]_i_5 
       (.I0(\rdata[0]_i_11_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [0]),
        .I2(\int_m2s_buf_sts_reg[0]_0 ),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[0]_i_6 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[7]),
        .O(\rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8080888808880888)) 
    \rdata[0]_i_7 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(in[31]),
        .I4(\int_m2sbuf_reg_n_0_[0] ),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0444044440404444)) 
    \rdata[0]_i_8 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(int_m2s_buf_sts_ap_vld__0),
        .I4(data3[0]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0530)) 
    \rdata[0]_i_9 
       (.I0(\int_s2m_err_reg[0]_0 ),
        .I1(int_s2m_buf_sts_ap_vld__0),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(\rdata[0]_i_12_n_0 ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[10]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[10]_i_2_n_0 ),
        .I2(\rdata[10]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[10]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[10]),
        .I2(m2sbuf[9]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[41]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[10]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [10]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[9]),
        .I4(\rdata[10]_i_4_n_0 ),
        .O(\rdata[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[10]_i_4 
       (.I0(m2sbuf[41]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [10]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[11]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[11]_i_2_n_0 ),
        .I2(\rdata[11]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[11]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[11]),
        .I2(m2sbuf[10]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[42]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[11]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [11]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[10]),
        .I4(\rdata[11]_i_4_n_0 ),
        .O(\rdata[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[11]_i_4 
       (.I0(m2sbuf[42]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [11]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[12]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[12]_i_2_n_0 ),
        .I2(\rdata[12]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[12]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[12]),
        .I2(m2sbuf[11]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[43]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[12]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [12]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[11]),
        .I4(\rdata[12]_i_4_n_0 ),
        .O(\rdata[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[12]_i_4 
       (.I0(m2sbuf[43]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [12]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[13]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[13]_i_2_n_0 ),
        .I2(\rdata[13]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[13]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[13]),
        .I2(m2sbuf[12]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[44]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[13]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [13]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[12]),
        .I4(\rdata[13]_i_4_n_0 ),
        .O(\rdata[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[13]_i_4 
       (.I0(m2sbuf[44]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [13]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[14]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[14]_i_2_n_0 ),
        .I2(\rdata[14]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[14]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[14]),
        .I2(m2sbuf[13]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[45]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[14]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [14]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[13]),
        .I4(\rdata[14]_i_4_n_0 ),
        .O(\rdata[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[14]_i_4 
       (.I0(m2sbuf[45]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [14]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[15]_i_2_n_0 ),
        .I2(\rdata[15]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[15]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[15]),
        .I2(m2sbuf[14]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[46]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[15]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [15]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[14]),
        .I4(\rdata[15]_i_4_n_0 ),
        .O(\rdata[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[15]_i_4 
       (.I0(m2sbuf[46]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [15]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[16]_i_2_n_0 ),
        .I2(\rdata[16]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[16]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[16]),
        .I2(m2sbuf[15]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[47]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[16]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [16]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[15]),
        .I4(\rdata[16]_i_4_n_0 ),
        .O(\rdata[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[16]_i_4 
       (.I0(m2sbuf[47]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [16]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[17]_i_2_n_0 ),
        .I2(\rdata[17]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[17]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[17]),
        .I2(m2sbuf[16]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[48]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[17]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [17]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[16]),
        .I4(\rdata[17]_i_4_n_0 ),
        .O(\rdata[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[17]_i_4 
       (.I0(m2sbuf[48]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [17]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[18]_i_2_n_0 ),
        .I2(\rdata[18]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[18]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[18]),
        .I2(m2sbuf[17]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[49]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[18]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [18]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[17]),
        .I4(\rdata[18]_i_4_n_0 ),
        .O(\rdata[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[18]_i_4 
       (.I0(m2sbuf[49]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [18]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[19]_i_2_n_0 ),
        .I2(\rdata[19]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[19]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[19]),
        .I2(m2sbuf[18]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[50]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[19]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [19]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[18]),
        .I4(\rdata[19]_i_4_n_0 ),
        .O(\rdata[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[19]_i_4 
       (.I0(m2sbuf[50]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [19]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A0AAAAA8000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[1]_i_3_n_0 ),
        .I4(\rdata[1]_i_4_n_0 ),
        .I5(\rdata[1]_i_5_n_0 ),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABAAAAAAA)) 
    \rdata[1]_i_3 
       (.I0(\rdata[1]_i_6_n_0 ),
        .I1(s_axi_control_ARADDR[7]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(m2sbuf[0]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \rdata[1]_i_4 
       (.I0(s_axi_control_ARADDR[7]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(int_s2m_buf_sts_ap_vld_i_3_n_0),
        .I3(s_axi_control_ARADDR[2]),
        .I4(Q[1]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \rdata[1]_i_5 
       (.I0(\rdata[1]_i_7_n_0 ),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(m2sbuf[32]),
        .I3(\rdata[1]_i_8_n_0 ),
        .I4(\rdata[1]_i_9_n_0 ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0200020000030000)) 
    \rdata[1]_i_6 
       (.I0(in[32]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(data3[1]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044044000)) 
    \rdata[1]_i_7 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(int_s2m_buf_sts_ap_vld_i_3_n_0),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_m2s_len_reg[31]_0 [1]),
        .I4(int_task_ap_done__0),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    \rdata[1]_i_8 
       (.I0(p_0_in21_in),
        .I1(\int_s2m_len_reg[31]_0 [1]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(in[0]),
        .O(\rdata[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_9 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[7]),
        .O(\rdata[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[20]_i_2_n_0 ),
        .I2(\rdata[20]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[20]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[20]),
        .I2(m2sbuf[19]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[51]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[20]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [20]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[19]),
        .I4(\rdata[20]_i_4_n_0 ),
        .O(\rdata[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[20]_i_4 
       (.I0(m2sbuf[51]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [20]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[21]_i_2_n_0 ),
        .I2(\rdata[21]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[21]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[21]),
        .I2(m2sbuf[20]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[52]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[21]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [21]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[20]),
        .I4(\rdata[21]_i_4_n_0 ),
        .O(\rdata[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[21]_i_4 
       (.I0(m2sbuf[52]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [21]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[22]_i_2_n_0 ),
        .I2(\rdata[22]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[22]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[22]),
        .I2(m2sbuf[21]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[53]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[22]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [22]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[21]),
        .I4(\rdata[22]_i_4_n_0 ),
        .O(\rdata[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[22]_i_4 
       (.I0(m2sbuf[53]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [22]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[23]_i_2_n_0 ),
        .I2(\rdata[23]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[23]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[23]),
        .I2(m2sbuf[22]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[54]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[23]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [23]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[22]),
        .I4(\rdata[23]_i_4_n_0 ),
        .O(\rdata[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[23]_i_4 
       (.I0(m2sbuf[54]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [23]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[24]_i_2_n_0 ),
        .I2(\rdata[24]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[24]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[24]),
        .I2(m2sbuf[23]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[55]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[24]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [24]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[23]),
        .I4(\rdata[24]_i_4_n_0 ),
        .O(\rdata[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[24]_i_4 
       (.I0(m2sbuf[55]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [24]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[25]_i_2_n_0 ),
        .I2(\rdata[25]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[25]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[25]),
        .I2(m2sbuf[24]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[56]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[25]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [25]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[24]),
        .I4(\rdata[25]_i_4_n_0 ),
        .O(\rdata[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[25]_i_4 
       (.I0(m2sbuf[56]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [25]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[26]_i_2_n_0 ),
        .I2(\rdata[26]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[26]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[26]),
        .I2(m2sbuf[25]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[57]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[26]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [26]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[25]),
        .I4(\rdata[26]_i_4_n_0 ),
        .O(\rdata[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[26]_i_4 
       (.I0(m2sbuf[57]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [26]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[27]_i_2_n_0 ),
        .I2(\rdata[27]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[27]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[27]),
        .I2(m2sbuf[26]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[58]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[27]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [27]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[26]),
        .I4(\rdata[27]_i_4_n_0 ),
        .O(\rdata[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[27]_i_4 
       (.I0(m2sbuf[58]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [27]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[28]_i_2_n_0 ),
        .I2(\rdata[28]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[28]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[28]),
        .I2(m2sbuf[27]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[59]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[28]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [28]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[27]),
        .I4(\rdata[28]_i_4_n_0 ),
        .O(\rdata[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[28]_i_4 
       (.I0(m2sbuf[59]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [28]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[29]_i_2_n_0 ),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[29]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[29]),
        .I2(m2sbuf[28]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[60]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[29]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [29]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[28]),
        .I4(\rdata[29]_i_4_n_0 ),
        .O(\rdata[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[29]_i_4 
       (.I0(m2sbuf[60]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [29]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[2]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[2]_i_2_n_0 ),
        .I2(\rdata[2]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[2]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[2]),
        .I2(m2sbuf[1]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[33]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \rdata[2]_i_3 
       (.I0(\rdata[2]_i_4_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(in[1]),
        .I3(\rdata[2]_i_5_n_0 ),
        .I4(\rdata[9]_i_6_n_0 ),
        .I5(m2sbuf[33]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \rdata[2]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_s2m_len_reg[31]_0 [2]),
        .O(\rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044044000)) 
    \rdata[2]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(int_s2m_buf_sts_ap_vld_i_3_n_0),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_m2s_len_reg[31]_0 [2]),
        .I4(p_17_in[2]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[30]_i_2_n_0 ),
        .I2(\rdata[30]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[30]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[30]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[30]),
        .I2(m2sbuf[29]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[61]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[30]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [30]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[29]),
        .I4(\rdata[30]_i_4_n_0 ),
        .O(\rdata[30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[30]_i_4 
       (.I0(m2sbuf[61]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [30]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[31]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[7]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[31]),
        .I2(m2sbuf[30]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[62]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[31]_i_5 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [31]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[30]),
        .I4(\rdata[31]_i_8_n_0 ),
        .O(\rdata[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \rdata[31]_i_6 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \rdata[31]_i_7 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[31]_i_8 
       (.I0(m2sbuf[62]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [31]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[31]_i_9 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[7]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[3]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[3]_i_2_n_0 ),
        .I2(\rdata[3]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[3]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[3]),
        .I2(m2sbuf[2]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[34]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \rdata[3]_i_3 
       (.I0(\rdata[3]_i_4_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(in[2]),
        .I3(\rdata[3]_i_5_n_0 ),
        .I4(\rdata[9]_i_6_n_0 ),
        .I5(m2sbuf[34]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \rdata[3]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_s2m_len_reg[31]_0 [3]),
        .O(\rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044044000)) 
    \rdata[3]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(int_s2m_buf_sts_ap_vld_i_3_n_0),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_m2s_len_reg[31]_0 [3]),
        .I4(int_ap_ready__0),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[4]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[4]_i_2_n_0 ),
        .I2(\rdata[4]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[4]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[4]),
        .I2(m2sbuf[3]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[35]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[4]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [4]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[3]),
        .I4(\rdata[4]_i_4_n_0 ),
        .O(\rdata[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[4]_i_4 
       (.I0(m2sbuf[35]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [4]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[5]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[5]_i_2_n_0 ),
        .I2(\rdata[5]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[5]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[5]),
        .I2(m2sbuf[4]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[36]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[5]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [5]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[4]),
        .I4(\rdata[5]_i_4_n_0 ),
        .O(\rdata[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[5]_i_4 
       (.I0(m2sbuf[36]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [5]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[6]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[6]_i_2_n_0 ),
        .I2(\rdata[6]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[6]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[6]),
        .I2(m2sbuf[5]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[37]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[6]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [6]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[5]),
        .I4(\rdata[6]_i_4_n_0 ),
        .O(\rdata[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[6]_i_4 
       (.I0(m2sbuf[37]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [6]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[7]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[7]_i_2_n_0 ),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[7]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[7]),
        .I2(m2sbuf[6]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[38]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \rdata[7]_i_3 
       (.I0(\rdata[7]_i_4_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(in[6]),
        .I3(\rdata[7]_i_5_n_0 ),
        .I4(\rdata[9]_i_6_n_0 ),
        .I5(m2sbuf[38]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \rdata[7]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_s2m_len_reg[31]_0 [7]),
        .O(\rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044044000)) 
    \rdata[7]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(int_s2m_buf_sts_ap_vld_i_3_n_0),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_m2s_len_reg[31]_0 [7]),
        .I4(p_17_in[7]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[8]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[8]_i_2_n_0 ),
        .I2(\rdata[8]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[8]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[8]),
        .I2(m2sbuf[7]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[39]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[8]_i_3 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_s2m_len_reg[31]_0 [8]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(in[7]),
        .I4(\rdata[8]_i_4_n_0 ),
        .O(\rdata[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[8]_i_4 
       (.I0(m2sbuf[39]),
        .I1(\rdata[9]_i_6_n_0 ),
        .I2(\int_m2s_len_reg[31]_0 [8]),
        .I3(\rdata[31]_i_9_n_0 ),
        .O(\rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[9]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[9]_i_2_n_0 ),
        .I2(\rdata[9]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[9]));
  LUT6 #(
    .INIT(64'h00AAE4000000E400)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(Q[9]),
        .I2(m2sbuf[8]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(in[40]),
        .O(\rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \rdata[9]_i_3 
       (.I0(\rdata[9]_i_4_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(in[8]),
        .I3(\rdata[9]_i_5_n_0 ),
        .I4(\rdata[9]_i_6_n_0 ),
        .I5(m2sbuf[40]),
        .O(\rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \rdata[9]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_s2m_len_reg[31]_0 [9]),
        .O(\rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044044000)) 
    \rdata[9]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(int_s2m_buf_sts_ap_vld_i_3_n_0),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_m2s_len_reg[31]_0 [9]),
        .I4(interrupt),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \rdata[9]_i_6 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[7]),
        .O(\rdata[9]_i_6_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF2AAA)) 
    start_once_reg_i_1
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I1(m2s_sts_clear_c_full_n),
        .I2(s2mbuf_c_full_n),
        .I3(s2m_sts_clear_c_full_n),
        .I4(start_once_reg),
        .O(internal_full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \umax_reg_287[0]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [0]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(\umax_reg_287_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[10]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [10]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[11]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [11]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[12]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [12]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[13]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [13]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[14]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [14]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[15]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [15]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[16]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [16]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[17]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [17]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[18]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [18]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[19]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [19]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[1]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [1]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[20]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [20]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[21]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [21]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[22]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [22]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[23]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [23]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[24]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [24]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[25]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [25]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[26]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [26]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[27]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [27]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[28]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [28]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[29]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [29]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[2]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [2]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[30]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [30]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[29]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \umax_reg_287[31]_i_15 
       (.I0(\int_s2m_len_reg[31]_0 [23]),
        .I1(add_ln50_fu_174_p2[22]),
        .I2(\int_s2m_len_reg[31]_0 [22]),
        .I3(add_ln50_fu_174_p2[21]),
        .O(\umax_reg_287[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \umax_reg_287[31]_i_16 
       (.I0(\int_s2m_len_reg[31]_0 [21]),
        .I1(add_ln50_fu_174_p2[20]),
        .I2(\int_s2m_len_reg[31]_0 [20]),
        .I3(add_ln50_fu_174_p2[19]),
        .O(\umax_reg_287[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \umax_reg_287[31]_i_17 
       (.I0(\int_s2m_len_reg[31]_0 [19]),
        .I1(add_ln50_fu_174_p2[18]),
        .I2(\int_s2m_len_reg[31]_0 [18]),
        .I3(add_ln50_fu_174_p2[17]),
        .O(\umax_reg_287[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \umax_reg_287[31]_i_18 
       (.I0(\int_s2m_len_reg[31]_0 [17]),
        .I1(add_ln50_fu_174_p2[16]),
        .I2(\int_s2m_len_reg[31]_0 [16]),
        .I3(add_ln50_fu_174_p2[15]),
        .O(\umax_reg_287[31]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[31]_i_2 
       (.I0(\int_s2m_len_reg[31]_0 [31]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[30]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \umax_reg_287[31]_i_24 
       (.I0(\int_s2m_len_reg[31]_0 [15]),
        .I1(add_ln50_fu_174_p2[14]),
        .I2(\int_s2m_len_reg[31]_0 [14]),
        .I3(add_ln50_fu_174_p2[13]),
        .O(\umax_reg_287[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \umax_reg_287[31]_i_25 
       (.I0(\int_s2m_len_reg[31]_0 [13]),
        .I1(add_ln50_fu_174_p2[12]),
        .I2(\int_s2m_len_reg[31]_0 [12]),
        .I3(add_ln50_fu_174_p2[11]),
        .O(\umax_reg_287[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \umax_reg_287[31]_i_26 
       (.I0(\int_s2m_len_reg[31]_0 [11]),
        .I1(add_ln50_fu_174_p2[10]),
        .I2(\int_s2m_len_reg[31]_0 [10]),
        .I3(add_ln50_fu_174_p2[9]),
        .O(\umax_reg_287[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \umax_reg_287[31]_i_27 
       (.I0(\int_s2m_len_reg[31]_0 [9]),
        .I1(add_ln50_fu_174_p2[8]),
        .I2(\int_s2m_len_reg[31]_0 [8]),
        .I3(add_ln50_fu_174_p2[7]),
        .O(\umax_reg_287[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \umax_reg_287[31]_i_32 
       (.I0(\int_s2m_len_reg[31]_0 [7]),
        .I1(add_ln50_fu_174_p2[6]),
        .I2(\int_s2m_len_reg[31]_0 [6]),
        .I3(add_ln50_fu_174_p2[5]),
        .O(\umax_reg_287[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \umax_reg_287[31]_i_33 
       (.I0(\int_s2m_len_reg[31]_0 [5]),
        .I1(add_ln50_fu_174_p2[4]),
        .I2(\int_s2m_len_reg[31]_0 [4]),
        .I3(add_ln50_fu_174_p2[3]),
        .O(\umax_reg_287[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \umax_reg_287[31]_i_34 
       (.I0(\int_s2m_len_reg[31]_0 [3]),
        .I1(add_ln50_fu_174_p2[2]),
        .I2(\int_s2m_len_reg[31]_0 [2]),
        .I3(add_ln50_fu_174_p2[1]),
        .O(\umax_reg_287[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \umax_reg_287[31]_i_35 
       (.I0(\int_s2m_len_reg[31]_0 [1]),
        .I1(add_ln50_fu_174_p2[0]),
        .I2(\int_s2m_len_reg[31]_0 [0]),
        .I3(\umax_reg_287_reg[0] ),
        .O(\umax_reg_287[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \umax_reg_287[31]_i_39 
       (.I0(\int_s2m_len_reg[31]_0 [0]),
        .I1(\umax_reg_287_reg[0] ),
        .I2(add_ln50_fu_174_p2[0]),
        .I3(\int_s2m_len_reg[31]_0 [1]),
        .O(\umax_reg_287[31]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \umax_reg_287[31]_i_6 
       (.I0(\int_s2m_len_reg[31]_0 [31]),
        .I1(add_ln50_fu_174_p2[30]),
        .I2(\int_s2m_len_reg[31]_0 [30]),
        .I3(add_ln50_fu_174_p2[29]),
        .O(\umax_reg_287[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \umax_reg_287[31]_i_7 
       (.I0(\int_s2m_len_reg[31]_0 [29]),
        .I1(add_ln50_fu_174_p2[28]),
        .I2(\int_s2m_len_reg[31]_0 [28]),
        .I3(add_ln50_fu_174_p2[27]),
        .O(\umax_reg_287[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \umax_reg_287[31]_i_8 
       (.I0(\int_s2m_len_reg[31]_0 [27]),
        .I1(add_ln50_fu_174_p2[26]),
        .I2(\int_s2m_len_reg[31]_0 [26]),
        .I3(add_ln50_fu_174_p2[25]),
        .O(\umax_reg_287[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \umax_reg_287[31]_i_9 
       (.I0(\int_s2m_len_reg[31]_0 [25]),
        .I1(add_ln50_fu_174_p2[24]),
        .I2(\int_s2m_len_reg[31]_0 [24]),
        .I3(add_ln50_fu_174_p2[23]),
        .O(\umax_reg_287[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[3]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [3]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[4]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [4]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[5]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [5]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[6]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [6]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[7]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [7]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[8]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [8]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \umax_reg_287[9]_i_1 
       (.I0(\int_s2m_len_reg[31]_0 [9]),
        .I1(\umax_reg_287_reg[31]_i_3_n_0 ),
        .I2(add_ln50_fu_174_p2[8]),
        .O(D[9]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \umax_reg_287_reg[31]_i_14 
       (.CI(\umax_reg_287_reg[31]_i_23_n_0 ),
        .CO({\umax_reg_287_reg[31]_i_14_n_0 ,\umax_reg_287_reg[31]_i_14_n_1 ,\umax_reg_287_reg[31]_i_14_n_2 ,\umax_reg_287_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\umax_reg_287[31]_i_24_n_0 ,\umax_reg_287[31]_i_25_n_0 ,\umax_reg_287[31]_i_26_n_0 ,\umax_reg_287[31]_i_27_n_0 }),
        .O(\NLW_umax_reg_287_reg[31]_i_14_O_UNCONNECTED [3:0]),
        .S(\umax_reg_287_reg[31]_i_5_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \umax_reg_287_reg[31]_i_23 
       (.CI(1'b0),
        .CO({\umax_reg_287_reg[31]_i_23_n_0 ,\umax_reg_287_reg[31]_i_23_n_1 ,\umax_reg_287_reg[31]_i_23_n_2 ,\umax_reg_287_reg[31]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\umax_reg_287[31]_i_32_n_0 ,\umax_reg_287[31]_i_33_n_0 ,\umax_reg_287[31]_i_34_n_0 ,\umax_reg_287[31]_i_35_n_0 }),
        .O(\NLW_umax_reg_287_reg[31]_i_23_O_UNCONNECTED [3:0]),
        .S({S,\umax_reg_287[31]_i_39_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \umax_reg_287_reg[31]_i_3 
       (.CI(\umax_reg_287_reg[31]_i_5_n_0 ),
        .CO({\umax_reg_287_reg[31]_i_3_n_0 ,\umax_reg_287_reg[31]_i_3_n_1 ,\umax_reg_287_reg[31]_i_3_n_2 ,\umax_reg_287_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\umax_reg_287[31]_i_6_n_0 ,\umax_reg_287[31]_i_7_n_0 ,\umax_reg_287[31]_i_8_n_0 ,\umax_reg_287[31]_i_9_n_0 }),
        .O(\NLW_umax_reg_287_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S(\umax_reg_287_reg[0]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \umax_reg_287_reg[31]_i_5 
       (.CI(\umax_reg_287_reg[31]_i_14_n_0 ),
        .CO({\umax_reg_287_reg[31]_i_5_n_0 ,\umax_reg_287_reg[31]_i_5_n_1 ,\umax_reg_287_reg[31]_i_5_n_2 ,\umax_reg_287_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\umax_reg_287[31]_i_15_n_0 ,\umax_reg_287[31]_i_16_n_0 ,\umax_reg_287[31]_i_17_n_0 ,\umax_reg_287[31]_i_18_n_0 }),
        .O(\NLW_umax_reg_287_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S(\umax_reg_287_reg[31]_i_3_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[7]),
        .Q(\waddr_reg_n_0_[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "userdma_entry_proc" *) 
module design_1_userdma_0_0_userdma_entry_proc
   (start_once_reg,
    SR,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input [0:0]SR;
  input start_once_reg_reg_0;
  input ap_clk;

  wire [0:0]SR;
  wire ap_clk;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w1_d2_S" *) 
module design_1_userdma_0_0_userdma_fifo_w1_d2_S
   (\SRL_SIG_reg[0][0] ,
    m2s_enb_clrsts_c_empty_n,
    m2s_enb_clrsts_c_full_n,
    p_7_in,
    \SRL_SIG_reg[1][0] ,
    m2s_enb_clrsts_c_dout,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    sendoutstream_U0_sts_clear_read,
    Q,
    \in_en_clrsts_read_reg_138_reg[0] ,
    ap_rst_n,
    paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write,
    internal_full_n_reg_0,
    shiftReg_ce,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    ap_start,
    SR);
  output \SRL_SIG_reg[0][0] ;
  output m2s_enb_clrsts_c_empty_n;
  output m2s_enb_clrsts_c_full_n;
  output p_7_in;
  output \SRL_SIG_reg[1][0] ;
  output m2s_enb_clrsts_c_dout;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input sendoutstream_U0_sts_clear_read;
  input [0:0]Q;
  input \in_en_clrsts_read_reg_138_reg[0] ;
  input ap_rst_n;
  input paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write;
  input internal_full_n_reg_0;
  input shiftReg_ce;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input ap_start;
  input [0:0]SR;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire \in_en_clrsts_read_reg_138_reg[0] ;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n_i_1__4_n_0;
  wire internal_full_n_reg_0;
  wire m2s_enb_clrsts_c_dout;
  wire m2s_enb_clrsts_c_empty_n;
  wire m2s_enb_clrsts_c_full_n;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_7_in;
  wire paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write;
  wire sendoutstream_U0_sts_clear_read;
  wire shiftReg_ce;

  design_1_userdma_0_0_userdma_fifo_w1_d2_S_shiftReg_5 U_userdma_fifo_w1_d2_S_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][0]_2 (\SRL_SIG_reg[1][0]_1 ),
        .\SRL_SIG_reg[1][0]_3 (m2s_enb_clrsts_c_full_n),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .\in_en_clrsts_read_reg_138_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\in_en_clrsts_read_reg_138_reg[0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\in_en_clrsts_read_reg_138_reg[0]_1 (\in_en_clrsts_read_reg_138_reg[0] ),
        .m2s_enb_clrsts_c_dout(m2s_enb_clrsts_c_dout),
        .p_7_in(p_7_in),
        .sendoutstream_U0_sts_clear_read(sendoutstream_U0_sts_clear_read));
  LUT6 #(
    .INIT(64'hAAA8AAAAAA00AA00)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce),
        .I4(sendoutstream_U0_sts_clear_read),
        .I5(m2s_enb_clrsts_c_empty_n),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(m2s_enb_clrsts_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFDFF5555FFFFFFFF)) 
    internal_full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(m2s_enb_clrsts_c_full_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(m2s_enb_clrsts_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(m2s_enb_clrsts_c_empty_n),
        .I1(sendoutstream_U0_sts_clear_read),
        .I2(m2s_enb_clrsts_c_full_n),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I2(m2s_enb_clrsts_c_full_n),
        .I3(sendoutstream_U0_sts_clear_read),
        .I4(m2s_enb_clrsts_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w1_d2_S" *) 
module design_1_userdma_0_0_userdma_fifo_w1_d2_S_1
   (s2m_enb_clrsts_c_full_n,
    final_s2m_len_V0,
    \SRL_SIG_reg[0][0] ,
    internal_empty_n_reg_0,
    s2m_enb_clrsts_c_dout,
    ap_clk,
    s2m_sts_clear_c_dout,
    streamtoparallelwithburst_U0_out_memory_read,
    s2m_sts_clear_c_empty_n,
    s2mbuf_c_empty_n,
    streamtoparallelwithburst_U0_ap_start,
    s2m_len_c_empty_n,
    ap_done_reg,
    ap_rst_n,
    internal_empty_n_reg_1,
    \SRL_SIG_reg[0][0]_0 ,
    s2m_enb_clrsts,
    SR);
  output s2m_enb_clrsts_c_full_n;
  output final_s2m_len_V0;
  output \SRL_SIG_reg[0][0] ;
  output internal_empty_n_reg_0;
  output s2m_enb_clrsts_c_dout;
  input ap_clk;
  input s2m_sts_clear_c_dout;
  input streamtoparallelwithburst_U0_out_memory_read;
  input s2m_sts_clear_c_empty_n;
  input s2mbuf_c_empty_n;
  input streamtoparallelwithburst_U0_ap_start;
  input s2m_len_c_empty_n;
  input ap_done_reg;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input \SRL_SIG_reg[0][0]_0 ;
  input s2m_enb_clrsts;
  input [0:0]SR;

  wire [0:0]SR;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire final_s2m_len_V0;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__3_n_0;
  wire mOutPtr0__1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire s2m_enb_clrsts;
  wire s2m_enb_clrsts_c_dout;
  wire s2m_enb_clrsts_c_empty_n;
  wire s2m_enb_clrsts_c_full_n;
  wire s2m_len_c_empty_n;
  wire s2m_sts_clear_c_dout;
  wire s2m_sts_clear_c_empty_n;
  wire s2mbuf_c_empty_n;
  wire streamtoparallelwithburst_U0_ap_start;
  wire streamtoparallelwithburst_U0_out_memory_read;

  design_1_userdma_0_0_userdma_fifo_w1_d2_S_shiftReg U_userdma_fifo_w1_d2_S_ram
       (.\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (s2m_enb_clrsts_c_full_n),
        .\SRL_SIG_reg[0][0]_2 (\SRL_SIG_reg[0][0]_0 ),
        .ap_clk(ap_clk),
        .final_s2m_len_V0(final_s2m_len_V0),
        .\final_s2m_len_V_reg[31] (\mOutPtr_reg_n_0_[0] ),
        .\final_s2m_len_V_reg[31]_0 (\mOutPtr_reg_n_0_[1] ),
        .s2m_enb_clrsts(s2m_enb_clrsts),
        .s2m_enb_clrsts_c_dout(s2m_enb_clrsts_c_dout),
        .s2m_sts_clear_c_dout(s2m_sts_clear_c_dout),
        .streamtoparallelwithburst_U0_out_memory_read(streamtoparallelwithburst_U0_out_memory_read));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(s2m_enb_clrsts_c_empty_n),
        .I1(s2m_sts_clear_c_empty_n),
        .I2(s2mbuf_c_empty_n),
        .I3(streamtoparallelwithburst_U0_ap_start),
        .I4(s2m_len_c_empty_n),
        .I5(ap_done_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA8AA0000AAAAAAAA)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(streamtoparallelwithburst_U0_out_memory_read),
        .I4(s2m_enb_clrsts_c_empty_n),
        .I5(internal_empty_n_reg_1),
        .O(internal_empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(s2m_enb_clrsts_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDDD5D)) 
    internal_full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(s2m_enb_clrsts_c_full_n),
        .I2(mOutPtr0__1),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__2
       (.I0(s2m_enb_clrsts_c_empty_n),
        .I1(streamtoparallelwithburst_U0_out_memory_read),
        .I2(s2m_enb_clrsts_c_full_n),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .O(mOutPtr0__1));
  LUT4 #(
    .INIT(16'hD000)) 
    internal_full_n_i_3__0
       (.I0(s2m_enb_clrsts_c_full_n),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(s2m_enb_clrsts_c_empty_n),
        .I3(streamtoparallelwithburst_U0_out_memory_read),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(s2m_enb_clrsts_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(s2m_enb_clrsts_c_empty_n),
        .I1(streamtoparallelwithburst_U0_out_memory_read),
        .I2(s2m_enb_clrsts_c_full_n),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(s2m_enb_clrsts_c_full_n),
        .I3(streamtoparallelwithburst_U0_out_memory_read),
        .I4(s2m_enb_clrsts_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w1_d2_S_shiftReg" *) 
module design_1_userdma_0_0_userdma_fifo_w1_d2_S_shiftReg
   (final_s2m_len_V0,
    \SRL_SIG_reg[0][0]_0 ,
    s2m_enb_clrsts_c_dout,
    ap_clk,
    \final_s2m_len_V_reg[31] ,
    \final_s2m_len_V_reg[31]_0 ,
    s2m_sts_clear_c_dout,
    streamtoparallelwithburst_U0_out_memory_read,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[0][0]_2 ,
    s2m_enb_clrsts);
  output final_s2m_len_V0;
  output \SRL_SIG_reg[0][0]_0 ;
  output s2m_enb_clrsts_c_dout;
  input ap_clk;
  input \final_s2m_len_V_reg[31] ;
  input \final_s2m_len_V_reg[31]_0 ;
  input s2m_sts_clear_c_dout;
  input streamtoparallelwithburst_U0_out_memory_read;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[0][0]_2 ;
  input s2m_enb_clrsts;

  wire \SRL_SIG[0][0]_i_1_n_0 ;
  wire \SRL_SIG[1][0]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire ap_clk;
  wire final_s2m_len_V0;
  wire \final_s2m_len_V_reg[31] ;
  wire \final_s2m_len_V_reg[31]_0 ;
  wire s2m_enb_clrsts;
  wire s2m_enb_clrsts_c_dout;
  wire s2m_sts_clear_c_dout;
  wire streamtoparallelwithburst_U0_out_memory_read;

  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(s2m_enb_clrsts),
        .I1(\SRL_SIG_reg[0][0]_1 ),
        .I2(\SRL_SIG_reg[0][0]_2 ),
        .I3(\SRL_SIG_reg_n_0_[0][0] ),
        .O(\SRL_SIG[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\SRL_SIG_reg[0][0]_1 ),
        .I2(\SRL_SIG_reg[0][0]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1_n_0 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[0][0]_i_1_n_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_0 ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFB08000000000000)) 
    \final_s2m_len_V[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[1][0] ),
        .I1(\final_s2m_len_V_reg[31] ),
        .I2(\final_s2m_len_V_reg[31]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][0] ),
        .I4(s2m_sts_clear_c_dout),
        .I5(streamtoparallelwithburst_U0_out_memory_read),
        .O(final_s2m_len_V0));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'h20222A22)) 
    \idx_fu_88[0]_i_1 
       (.I0(streamtoparallelwithburst_U0_out_memory_read),
        .I1(\SRL_SIG_reg_n_0_[0][0] ),
        .I2(\final_s2m_len_V_reg[31]_0 ),
        .I3(\final_s2m_len_V_reg[31] ),
        .I4(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \in_en_clrsts_read_reg_271[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[1][0] ),
        .I1(\final_s2m_len_V_reg[31] ),
        .I2(\final_s2m_len_V_reg[31]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][0] ),
        .O(s2m_enb_clrsts_c_dout));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w1_d2_S_shiftReg" *) 
module design_1_userdma_0_0_userdma_fifo_w1_d2_S_shiftReg_5
   (\SRL_SIG_reg[0][0]_0 ,
    p_7_in,
    \SRL_SIG_reg[1][0]_0 ,
    m2s_enb_clrsts_c_dout,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    sendoutstream_U0_sts_clear_read,
    \in_en_clrsts_read_reg_138_reg[0] ,
    \in_en_clrsts_read_reg_138_reg[0]_0 ,
    Q,
    \in_en_clrsts_read_reg_138_reg[0]_1 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[1][0]_2 ,
    ap_start,
    \SRL_SIG_reg[1][0]_3 );
  output \SRL_SIG_reg[0][0]_0 ;
  output p_7_in;
  output \SRL_SIG_reg[1][0]_0 ;
  output m2s_enb_clrsts_c_dout;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input sendoutstream_U0_sts_clear_read;
  input \in_en_clrsts_read_reg_138_reg[0] ;
  input \in_en_clrsts_read_reg_138_reg[0]_0 ;
  input [0:0]Q;
  input \in_en_clrsts_read_reg_138_reg[0]_1 ;
  input [0:0]\SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[1][0]_2 ;
  input ap_start;
  input \SRL_SIG_reg[1][0]_3 ;

  wire [0:0]Q;
  wire \SRL_SIG[1][0]_i_1__0_n_0 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][0]_2 ;
  wire \SRL_SIG_reg[1][0]_3 ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire ap_clk;
  wire ap_start;
  wire \in_en_clrsts_read_reg_138_reg[0] ;
  wire \in_en_clrsts_read_reg_138_reg[0]_0 ;
  wire \in_en_clrsts_read_reg_138_reg[0]_1 ;
  wire m2s_enb_clrsts_c_dout;
  wire p_7_in;
  wire sendoutstream_U0_sts_clear_read;

  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \SRL_SIG[1][0]_i_1__0 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(\SRL_SIG_reg[1][0]_2 ),
        .I3(ap_start),
        .I4(\SRL_SIG_reg[1][0]_3 ),
        .I5(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__0_n_0 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__0_n_0 ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(\SRL_SIG_reg_n_0_[1][0] ),
        .I1(\in_en_clrsts_read_reg_138_reg[0]_0 ),
        .I2(\in_en_clrsts_read_reg_138_reg[0] ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .O(m2s_enb_clrsts_c_dout));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \in_en_clrsts_read_reg_138[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[1][0] ),
        .I1(\in_en_clrsts_read_reg_138_reg[0]_0 ),
        .I2(\in_en_clrsts_read_reg_138_reg[0] ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .I4(Q),
        .I5(\in_en_clrsts_read_reg_138_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h8A888088)) 
    \int_m2s_buf_sts[0]_i_3 
       (.I0(sendoutstream_U0_sts_clear_read),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\in_en_clrsts_read_reg_138_reg[0] ),
        .I3(\in_en_clrsts_read_reg_138_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[1][0] ),
        .O(p_7_in));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w1_d3_S" *) 
module design_1_userdma_0_0_userdma_fifo_w1_d3_S
   (m2s_sts_clear_c_dout,
    m2s_sts_clear_c_empty_n,
    m2s_sts_clear_c_full_n,
    entry_proc_U0_m2s_sts_clear,
    ap_clk,
    ap_rst_n,
    sendoutstream_U0_sts_clear_read,
    entry_proc_U0_m2s_sts_clear_c_write,
    s2m_sts_clear_c_full_n,
    s2mbuf_c_full_n,
    \SRL_SIG_reg[2][0]_srl3 ,
    \mOutPtr_reg[2]_0 ,
    SR);
  output m2s_sts_clear_c_dout;
  output m2s_sts_clear_c_empty_n;
  output m2s_sts_clear_c_full_n;
  input entry_proc_U0_m2s_sts_clear;
  input ap_clk;
  input ap_rst_n;
  input sendoutstream_U0_sts_clear_read;
  input entry_proc_U0_m2s_sts_clear_c_write;
  input s2m_sts_clear_c_full_n;
  input s2mbuf_c_full_n;
  input \SRL_SIG_reg[2][0]_srl3 ;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]SR;

  wire [0:0]SR;
  wire \SRL_SIG_reg[2][0]_srl3 ;
  wire ap_clk;
  wire ap_rst_n;
  wire entry_proc_U0_m2s_sts_clear;
  wire entry_proc_U0_m2s_sts_clear_c_write;
  wire internal_empty_n;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__1_n_0;
  wire m2s_sts_clear_c_dout;
  wire m2s_sts_clear_c_empty_n;
  wire m2s_sts_clear_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__14_n_0 ;
  wire \mOutPtr[1]_i_1__14_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire s2m_sts_clear_c_full_n;
  wire s2mbuf_c_full_n;
  wire sendoutstream_U0_sts_clear_read;

  design_1_userdma_0_0_userdma_fifo_w1_d3_S_shiftReg_4 U_userdma_fifo_w1_d3_S_ram
       (.\SRL_SIG_reg[2][0]_srl3_0 (m2s_sts_clear_c_full_n),
        .\SRL_SIG_reg[2][0]_srl3_1 (\SRL_SIG_reg[2][0]_srl3 ),
        .ap_clk(ap_clk),
        .entry_proc_U0_m2s_sts_clear(entry_proc_U0_m2s_sts_clear),
        .m2s_sts_clear_c_dout(m2s_sts_clear_c_dout),
        .mOutPtr(mOutPtr),
        .s2m_sts_clear_c_full_n(s2m_sts_clear_c_full_n),
        .s2mbuf_c_full_n(s2mbuf_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(m2s_sts_clear_c_full_n),
        .I2(entry_proc_U0_m2s_sts_clear_c_write),
        .I3(m2s_sts_clear_c_empty_n),
        .I4(sendoutstream_U0_sts_clear_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(m2s_sts_clear_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sendoutstream_U0_sts_clear_read),
        .I3(m2s_sts_clear_c_empty_n),
        .I4(entry_proc_U0_m2s_sts_clear_c_write),
        .I5(m2s_sts_clear_c_full_n),
        .O(internal_full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(m2s_sts_clear_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__14 
       (.I0(m2s_sts_clear_c_empty_n),
        .I1(sendoutstream_U0_sts_clear_read),
        .I2(m2s_sts_clear_c_full_n),
        .I3(entry_proc_U0_m2s_sts_clear_c_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__14 
       (.I0(mOutPtr[0]),
        .I1(entry_proc_U0_m2s_sts_clear_c_write),
        .I2(m2s_sts_clear_c_full_n),
        .I3(sendoutstream_U0_sts_clear_read),
        .I4(m2s_sts_clear_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1__10 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(sendoutstream_U0_sts_clear_read),
        .I4(m2s_sts_clear_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__14_n_0 ),
        .Q(mOutPtr[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_0 ),
        .Q(mOutPtr[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__10_n_0 ),
        .Q(mOutPtr[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w1_d3_S" *) 
module design_1_userdma_0_0_userdma_fifo_w1_d3_S_2
   (s2m_sts_clear_c_dout,
    entry_proc_U0_m2s_sts_clear_c_write,
    s2m_sts_clear_c_empty_n,
    s2m_sts_clear_c_full_n,
    entry_proc_U0_s2m_sts_clear,
    ap_clk,
    ap_rst_n,
    streamtoparallelwithburst_U0_out_memory_read,
    s2mbuf_c_full_n,
    m2s_sts_clear_c_full_n,
    internal_full_n_reg_0,
    \mOutPtr_reg[2]_0 ,
    SR);
  output s2m_sts_clear_c_dout;
  output entry_proc_U0_m2s_sts_clear_c_write;
  output s2m_sts_clear_c_empty_n;
  output s2m_sts_clear_c_full_n;
  input entry_proc_U0_s2m_sts_clear;
  input ap_clk;
  input ap_rst_n;
  input streamtoparallelwithburst_U0_out_memory_read;
  input s2mbuf_c_full_n;
  input m2s_sts_clear_c_full_n;
  input internal_full_n_reg_0;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]SR;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire entry_proc_U0_m2s_sts_clear_c_write;
  wire entry_proc_U0_s2m_sts_clear;
  wire internal_empty_n;
  wire internal_empty_n_i_1_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_reg_0;
  wire m2s_sts_clear_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire s2m_sts_clear_c_dout;
  wire s2m_sts_clear_c_empty_n;
  wire s2m_sts_clear_c_full_n;
  wire s2mbuf_c_full_n;
  wire streamtoparallelwithburst_U0_out_memory_read;

  design_1_userdma_0_0_userdma_fifo_w1_d3_S_shiftReg U_userdma_fifo_w1_d3_S_ram
       (.ap_clk(ap_clk),
        .entry_proc_U0_s2m_sts_clear(entry_proc_U0_s2m_sts_clear),
        .internal_full_n_reg(entry_proc_U0_m2s_sts_clear_c_write),
        .internal_full_n_reg_0(s2m_sts_clear_c_full_n),
        .internal_full_n_reg_1(internal_full_n_reg_0),
        .m2s_sts_clear_c_full_n(m2s_sts_clear_c_full_n),
        .mOutPtr(mOutPtr),
        .s2m_sts_clear_c_dout(s2m_sts_clear_c_dout),
        .s2mbuf_c_full_n(s2mbuf_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(s2m_sts_clear_c_full_n),
        .I2(entry_proc_U0_m2s_sts_clear_c_write),
        .I3(s2m_sts_clear_c_empty_n),
        .I4(streamtoparallelwithburst_U0_out_memory_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(s2m_sts_clear_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(streamtoparallelwithburst_U0_out_memory_read),
        .I3(s2m_sts_clear_c_empty_n),
        .I4(entry_proc_U0_m2s_sts_clear_c_write),
        .I5(s2m_sts_clear_c_full_n),
        .O(internal_full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(s2m_sts_clear_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__12 
       (.I0(s2m_sts_clear_c_empty_n),
        .I1(streamtoparallelwithburst_U0_out_memory_read),
        .I2(s2m_sts_clear_c_full_n),
        .I3(entry_proc_U0_m2s_sts_clear_c_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__12 
       (.I0(mOutPtr[0]),
        .I1(entry_proc_U0_m2s_sts_clear_c_write),
        .I2(s2m_sts_clear_c_full_n),
        .I3(streamtoparallelwithburst_U0_out_memory_read),
        .I4(s2m_sts_clear_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1__8 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(streamtoparallelwithburst_U0_out_memory_read),
        .I4(s2m_sts_clear_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(mOutPtr[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(mOutPtr[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(mOutPtr[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w1_d3_S_shiftReg" *) 
module design_1_userdma_0_0_userdma_fifo_w1_d3_S_shiftReg
   (s2m_sts_clear_c_dout,
    internal_full_n_reg,
    entry_proc_U0_s2m_sts_clear,
    ap_clk,
    mOutPtr,
    internal_full_n_reg_0,
    s2mbuf_c_full_n,
    m2s_sts_clear_c_full_n,
    internal_full_n_reg_1);
  output s2m_sts_clear_c_dout;
  output internal_full_n_reg;
  input entry_proc_U0_s2m_sts_clear;
  input ap_clk;
  input [2:0]mOutPtr;
  input internal_full_n_reg_0;
  input s2mbuf_c_full_n;
  input m2s_sts_clear_c_full_n;
  input internal_full_n_reg_1;

  wire ap_clk;
  wire entry_proc_U0_s2m_sts_clear;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire m2s_sts_clear_c_full_n;
  wire [2:0]mOutPtr;
  wire s2m_sts_clear_c_dout;
  wire s2mbuf_c_full_n;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\s2m_sts_clear_c_U/U_userdma_fifo_w1_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2m_sts_clear_c_U/U_userdma_fifo_w1_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(entry_proc_U0_s2m_sts_clear),
        .Q(s2m_sts_clear_c_dout));
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(internal_full_n_reg_0),
        .I1(s2mbuf_c_full_n),
        .I2(m2s_sts_clear_c_full_n),
        .I3(internal_full_n_reg_1),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w1_d3_S_shiftReg" *) 
module design_1_userdma_0_0_userdma_fifo_w1_d3_S_shiftReg_4
   (m2s_sts_clear_c_dout,
    entry_proc_U0_m2s_sts_clear,
    ap_clk,
    \SRL_SIG_reg[2][0]_srl3_0 ,
    s2m_sts_clear_c_full_n,
    s2mbuf_c_full_n,
    \SRL_SIG_reg[2][0]_srl3_1 ,
    mOutPtr);
  output m2s_sts_clear_c_dout;
  input entry_proc_U0_m2s_sts_clear;
  input ap_clk;
  input \SRL_SIG_reg[2][0]_srl3_0 ;
  input s2m_sts_clear_c_full_n;
  input s2mbuf_c_full_n;
  input \SRL_SIG_reg[2][0]_srl3_1 ;
  input [2:0]mOutPtr;

  wire \SRL_SIG_reg[2][0]_srl3_0 ;
  wire \SRL_SIG_reg[2][0]_srl3_1 ;
  wire ap_clk;
  wire entry_proc_U0_m2s_sts_clear;
  wire m2s_sts_clear_c_dout;
  wire [2:0]mOutPtr;
  wire s2m_sts_clear_c_full_n;
  wire s2mbuf_c_full_n;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\m2s_sts_clear_c_U/U_userdma_fifo_w1_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\m2s_sts_clear_c_U/U_userdma_fifo_w1_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(entry_proc_U0_m2s_sts_clear),
        .Q(m2s_sts_clear_c_dout));
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(\SRL_SIG_reg[2][0]_srl3_0 ),
        .I1(s2m_sts_clear_c_full_n),
        .I2(s2mbuf_c_full_n),
        .I3(\SRL_SIG_reg[2][0]_srl3_1 ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w32_d2_S" *) 
module design_1_userdma_0_0_userdma_fifo_w32_d2_S
   (s2m_len_c_empty_n,
    s2m_len_c_full_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    streamtoparallelwithburst_U0_out_memory_read,
    \mOutPtr_reg[0]_0 ,
    SR,
    E,
    \SRL_SIG_reg[0][31] );
  output s2m_len_c_empty_n;
  output s2m_len_c_full_n;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input streamtoparallelwithburst_U0_out_memory_read;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_i_2__6_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__17_n_0 ;
  wire \mOutPtr[1]_i_1__15_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire s2m_len_c_empty_n;
  wire s2m_len_c_full_n;
  wire streamtoparallelwithburst_U0_out_memory_read;

  design_1_userdma_0_0_userdma_fifo_w32_d2_S_shiftReg U_userdma_fifo_w32_d2_S_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .\in_s2m_len_read_reg_275_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\in_s2m_len_read_reg_275_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(s2m_len_c_empty_n),
        .I3(streamtoparallelwithburst_U0_out_memory_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(s2m_len_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n_i_2__6_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(s2m_len_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__6
       (.I0(s2m_len_c_empty_n),
        .I1(streamtoparallelwithburst_U0_out_memory_read),
        .I2(s2m_len_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3
       (.I0(streamtoparallelwithburst_U0_out_memory_read),
        .I1(s2m_len_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(s2m_len_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(s2m_len_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__17 
       (.I0(s2m_len_c_empty_n),
        .I1(streamtoparallelwithburst_U0_out_memory_read),
        .I2(s2m_len_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__15 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(s2m_len_c_full_n),
        .I3(streamtoparallelwithburst_U0_out_memory_read),
        .I4(s2m_len_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__15_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w32_d2_S_shiftReg" *) 
module design_1_userdma_0_0_userdma_fifo_w32_d2_S_shiftReg
   (D,
    \in_s2m_len_read_reg_275_reg[0] ,
    \in_s2m_len_read_reg_275_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  input \in_s2m_len_read_reg_275_reg[0] ;
  input \in_s2m_len_read_reg_275_reg[0]_0 ;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \in_s2m_len_read_reg_275_reg[0] ;
  wire \in_s2m_len_read_reg_275_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_275[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\in_s2m_len_read_reg_275_reg[0] ),
        .I3(\in_s2m_len_read_reg_275_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w32_d64_A" *) 
module design_1_userdma_0_0_userdma_fifo_w32_d64_A
   (incount_empty_n,
    incount_full_n,
    E,
    CO,
    dout,
    D,
    SR,
    ap_clk,
    Q,
    gmem0_AWREADY,
    ap_rst_n,
    full_n_reg_0,
    WEBWE,
    din);
  output incount_empty_n;
  output incount_full_n;
  output [0:0]E;
  output [0:0]CO;
  output [31:0]dout;
  output [0:0]D;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input gmem0_AWREADY;
  input ap_rst_n;
  input full_n_reg_0;
  input [0:0]WEBWE;
  input [31:0]din;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]din;
  wire [31:0]dout;
  wire dout_vld_i_1__12_n_0;
  wire empty_n;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__13_n_0;
  wire full_n_i_1__12_n_0;
  wire full_n_i_2__13_n_0;
  wire full_n_i_3__6_n_0;
  wire full_n_reg_0;
  wire gmem0_AWREADY;
  wire incount_empty_n;
  wire incount_full_n;
  wire \mOutPtr[0]_i_1__16_n_0 ;
  wire \mOutPtr[4]_i_2__9_n_0 ;
  wire \mOutPtr[4]_i_3__8_n_0 ;
  wire \mOutPtr[4]_i_4__1_n_0 ;
  wire \mOutPtr[4]_i_5__0_n_0 ;
  wire \mOutPtr[4]_i_6__2_n_0 ;
  wire \mOutPtr[6]_i_1__3_n_0 ;
  wire \mOutPtr[6]_i_3__1_n_0 ;
  wire \mOutPtr[6]_i_4__1_n_0 ;
  wire [6:0]mOutPtr_reg;
  wire \mOutPtr_reg[4]_i_1__0_n_0 ;
  wire \mOutPtr_reg[4]_i_1__0_n_1 ;
  wire \mOutPtr_reg[4]_i_1__0_n_2 ;
  wire \mOutPtr_reg[4]_i_1__0_n_3 ;
  wire \mOutPtr_reg[4]_i_1__0_n_4 ;
  wire \mOutPtr_reg[4]_i_1__0_n_5 ;
  wire \mOutPtr_reg[4]_i_1__0_n_6 ;
  wire \mOutPtr_reg[4]_i_1__0_n_7 ;
  wire \mOutPtr_reg[6]_i_2_n_3 ;
  wire \mOutPtr_reg[6]_i_2_n_6 ;
  wire \mOutPtr_reg[6]_i_2_n_7 ;
  wire [5:0]raddr;
  wire [5:0]rnext;
  wire [5:0]waddr;
  wire \waddr[0]_i_1__3_n_0 ;
  wire \waddr[1]_i_1__1_n_0 ;
  wire \waddr[2]_i_1__1_n_0 ;
  wire \waddr[3]_i_1__1_n_0 ;
  wire \waddr[4]_i_1__1_n_0 ;
  wire \waddr[5]_i_1__1_n_0 ;
  wire [3:1]\NLW_mOutPtr_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_mOutPtr_reg[6]_i_2_O_UNCONNECTED ;

  design_1_userdma_0_0_userdma_fifo_w32_d64_A_ram_6 U_userdma_fifo_w32_d64_A_ram
       (.CO(CO),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[2] (incount_empty_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .empty_n(empty_n),
        .gmem0_AWREADY(gmem0_AWREADY),
        .mem_reg_0(waddr),
        .\raddr_reg[0] (rnext),
        .\raddr_reg_reg[2]_0 (raddr));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__12
       (.I0(empty_n),
        .I1(Q[0]),
        .I2(incount_empty_n),
        .O(dout_vld_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__12_n_0),
        .Q(incount_empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hDFDFFFDF0F0F0F0F)) 
    empty_n_i_1
       (.I0(mOutPtr_reg[0]),
        .I1(empty_n_i_2__13_n_0),
        .I2(full_n_reg_0),
        .I3(incount_empty_n),
        .I4(Q[0]),
        .I5(empty_n),
        .O(empty_n_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_2__13
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[6]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(empty_n_i_2__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(full_n_i_2__13_n_0),
        .I2(mOutPtr_reg[0]),
        .I3(incount_full_n),
        .I4(full_n_i_3__6_n_0),
        .I5(full_n_reg_0),
        .O(full_n_i_1__12_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    full_n_i_2__13
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[5]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(full_n_i_2__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    full_n_i_3__6
       (.I0(incount_empty_n),
        .I1(Q[0]),
        .I2(empty_n),
        .O(full_n_i_3__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_0),
        .Q(incount_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[4]_i_2__9 
       (.I0(mOutPtr_reg[1]),
        .O(\mOutPtr[4]_i_2__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_3__8 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[4]),
        .O(\mOutPtr[4]_i_3__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_4__1 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_5__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h0075FF8A)) 
    \mOutPtr[4]_i_6__2 
       (.I0(empty_n),
        .I1(Q[0]),
        .I2(incount_empty_n),
        .I3(full_n_reg_0),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[4]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h9599)) 
    \mOutPtr[6]_i_1__3 
       (.I0(full_n_reg_0),
        .I1(empty_n),
        .I2(Q[0]),
        .I3(incount_empty_n),
        .O(\mOutPtr[6]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[6]_i_3__1 
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr[6]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[6]_i_4__1 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[5]),
        .O(\mOutPtr[6]_i_4__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__16_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_0 ),
        .D(\mOutPtr_reg[4]_i_1__0_n_7 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_0 ),
        .D(\mOutPtr_reg[4]_i_1__0_n_6 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_0 ),
        .D(\mOutPtr_reg[4]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_0 ),
        .D(\mOutPtr_reg[4]_i_1__0_n_4 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\mOutPtr_reg[4]_i_1__0_n_0 ,\mOutPtr_reg[4]_i_1__0_n_1 ,\mOutPtr_reg[4]_i_1__0_n_2 ,\mOutPtr_reg[4]_i_1__0_n_3 }),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],\mOutPtr[4]_i_2__9_n_0 }),
        .O({\mOutPtr_reg[4]_i_1__0_n_4 ,\mOutPtr_reg[4]_i_1__0_n_5 ,\mOutPtr_reg[4]_i_1__0_n_6 ,\mOutPtr_reg[4]_i_1__0_n_7 }),
        .S({\mOutPtr[4]_i_3__8_n_0 ,\mOutPtr[4]_i_4__1_n_0 ,\mOutPtr[4]_i_5__0_n_0 ,\mOutPtr[4]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_0 ),
        .D(\mOutPtr_reg[6]_i_2_n_7 ),
        .Q(mOutPtr_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_0 ),
        .D(\mOutPtr_reg[6]_i_2_n_6 ),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr_reg[6]_i_2 
       (.CI(\mOutPtr_reg[4]_i_1__0_n_0 ),
        .CO({\NLW_mOutPtr_reg[6]_i_2_CO_UNCONNECTED [3:1],\mOutPtr_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mOutPtr_reg[4]}),
        .O({\NLW_mOutPtr_reg[6]_i_2_O_UNCONNECTED [3:2],\mOutPtr_reg[6]_i_2_n_6 ,\mOutPtr_reg[6]_i_2_n_7 }),
        .S({1'b0,1'b0,\mOutPtr[6]_i_3__1_n_0 ,\mOutPtr[6]_i_4__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \waddr[0]_i_1__3 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[4]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0F700FF00FF00FF0)) 
    \waddr[1]_i_1__1 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\waddr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5A2A5AAA5AAA5AAA)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\waddr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6C4C6CCC6CCC6CCC)) 
    \waddr[3]_i_1__1 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\waddr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F80007FFF8000)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\waddr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7FFFFF80000000)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\waddr[5]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[0]_i_1__3_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[1]_i_1__1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[2]_i_1__1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[3]_i_1__1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[4]_i_1__1_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[5]_i_1__1_n_0 ),
        .Q(waddr[5]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w32_d64_A" *) 
module design_1_userdma_0_0_userdma_fifo_w32_d64_A_0
   (outcount_empty_n,
    outcount_full_n,
    DI,
    dout,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    S,
    SR,
    ap_clk,
    out,
    ap_rst_n,
    full_n_reg_0,
    Q,
    m2s_enb_clrsts,
    mem_reg_2,
    WEBWE,
    paralleltostreamwithburst_U0_outcount48_din);
  output outcount_empty_n;
  output outcount_full_n;
  output [3:0]DI;
  output [29:0]dout;
  output [3:0]mem_reg;
  output [3:0]mem_reg_0;
  output [3:0]mem_reg_1;
  output [0:0]S;
  input [0:0]SR;
  input ap_clk;
  input [30:0]out;
  input ap_rst_n;
  input full_n_reg_0;
  input [0:0]Q;
  input m2s_enb_clrsts;
  input [0:0]mem_reg_2;
  input [0:0]WEBWE;
  input [31:0]paralleltostreamwithburst_U0_outcount48_din;

  wire [3:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire [29:0]dout;
  wire dout_vld_i_1__14_n_0;
  wire empty_n;
  wire empty_n_i_1__1_n_0;
  wire empty_n_i_2__15_n_0;
  wire full_n_i_1__14_n_0;
  wire full_n_i_2__15_n_0;
  wire full_n_i_3__8_n_0;
  wire full_n_reg_0;
  wire m2s_enb_clrsts;
  wire \mOutPtr[0]_i_1__19_n_0 ;
  wire \mOutPtr[4]_i_2__11_n_0 ;
  wire \mOutPtr[4]_i_3__10_n_0 ;
  wire \mOutPtr[4]_i_4__3_n_0 ;
  wire \mOutPtr[4]_i_5__2_n_0 ;
  wire \mOutPtr[4]_i_6__0_n_0 ;
  wire \mOutPtr[6]_i_1__4_n_0 ;
  wire \mOutPtr[6]_i_3__2_n_0 ;
  wire \mOutPtr[6]_i_4__2_n_0 ;
  wire [6:0]mOutPtr_reg;
  wire \mOutPtr_reg[4]_i_1__2_n_0 ;
  wire \mOutPtr_reg[4]_i_1__2_n_1 ;
  wire \mOutPtr_reg[4]_i_1__2_n_2 ;
  wire \mOutPtr_reg[4]_i_1__2_n_3 ;
  wire \mOutPtr_reg[4]_i_1__2_n_4 ;
  wire \mOutPtr_reg[4]_i_1__2_n_5 ;
  wire \mOutPtr_reg[4]_i_1__2_n_6 ;
  wire \mOutPtr_reg[4]_i_1__2_n_7 ;
  wire \mOutPtr_reg[6]_i_2__0_n_3 ;
  wire \mOutPtr_reg[6]_i_2__0_n_6 ;
  wire \mOutPtr_reg[6]_i_2__0_n_7 ;
  wire [3:0]mem_reg;
  wire [3:0]mem_reg_0;
  wire [3:0]mem_reg_1;
  wire [0:0]mem_reg_2;
  wire [30:0]out;
  wire outcount_empty_n;
  wire outcount_full_n;
  wire [31:0]paralleltostreamwithburst_U0_outcount48_din;
  wire [5:0]raddr;
  wire [5:0]rnext;
  wire [5:0]waddr;
  wire \waddr[0]_i_1__4_n_0 ;
  wire \waddr[1]_i_1__3_n_0 ;
  wire \waddr[2]_i_1__3_n_0 ;
  wire \waddr[3]_i_1__3_n_0 ;
  wire \waddr[4]_i_1__3_n_0 ;
  wire \waddr[5]_i_1__3_n_0 ;
  wire [3:1]\NLW_mOutPtr_reg[6]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_mOutPtr_reg[6]_i_2__0_O_UNCONNECTED ;

  design_1_userdma_0_0_userdma_fifo_w32_d64_A_ram U_userdma_fifo_w32_d64_A_ram
       (.D(rnext),
        .DI(DI),
        .Q(raddr),
        .S(S),
        .SR(SR),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout(dout),
        .empty_n(empty_n),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .mem_reg_3(mem_reg_2),
        .mem_reg_4(waddr),
        .out(out),
        .paralleltostreamwithburst_U0_outcount48_din(paralleltostreamwithburst_U0_outcount48_din),
        .\raddr_reg_reg[1]_0 (outcount_empty_n));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__14
       (.I0(empty_n),
        .I1(outcount_empty_n),
        .I2(mem_reg_2),
        .O(dout_vld_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__14_n_0),
        .Q(outcount_empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hDFDFFFDF0F0F0F0F)) 
    empty_n_i_1__1
       (.I0(mOutPtr_reg[0]),
        .I1(empty_n_i_2__15_n_0),
        .I2(full_n_reg_0),
        .I3(outcount_empty_n),
        .I4(mem_reg_2),
        .I5(empty_n),
        .O(empty_n_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_2__15
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[6]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(empty_n_i_2__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(full_n_i_2__15_n_0),
        .I2(mOutPtr_reg[0]),
        .I3(outcount_full_n),
        .I4(full_n_i_3__8_n_0),
        .I5(full_n_reg_0),
        .O(full_n_i_1__14_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    full_n_i_2__15
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[5]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(full_n_i_2__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    full_n_i_3__8
       (.I0(outcount_empty_n),
        .I1(mem_reg_2),
        .I2(empty_n),
        .O(full_n_i_3__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_0),
        .Q(outcount_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__19 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[4]_i_2__11 
       (.I0(mOutPtr_reg[1]),
        .O(\mOutPtr[4]_i_2__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_3__10 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[4]),
        .O(\mOutPtr[4]_i_3__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_4__3 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_5__2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h65555555)) 
    \mOutPtr[4]_i_6__0 
       (.I0(mOutPtr_reg[1]),
        .I1(m2s_enb_clrsts),
        .I2(outcount_full_n),
        .I3(Q),
        .I4(full_n_i_3__8_n_0),
        .O(\mOutPtr[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7080808F708F708)) 
    \mOutPtr[6]_i_1__4 
       (.I0(Q),
        .I1(outcount_full_n),
        .I2(m2s_enb_clrsts),
        .I3(empty_n),
        .I4(mem_reg_2),
        .I5(outcount_empty_n),
        .O(\mOutPtr[6]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[6]_i_3__2 
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr[6]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[6]_i_4__2 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[5]),
        .O(\mOutPtr[6]_i_4__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__19_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__4_n_0 ),
        .D(\mOutPtr_reg[4]_i_1__2_n_7 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__4_n_0 ),
        .D(\mOutPtr_reg[4]_i_1__2_n_6 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__4_n_0 ),
        .D(\mOutPtr_reg[4]_i_1__2_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__4_n_0 ),
        .D(\mOutPtr_reg[4]_i_1__2_n_4 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr_reg[4]_i_1__2 
       (.CI(1'b0),
        .CO({\mOutPtr_reg[4]_i_1__2_n_0 ,\mOutPtr_reg[4]_i_1__2_n_1 ,\mOutPtr_reg[4]_i_1__2_n_2 ,\mOutPtr_reg[4]_i_1__2_n_3 }),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],\mOutPtr[4]_i_2__11_n_0 }),
        .O({\mOutPtr_reg[4]_i_1__2_n_4 ,\mOutPtr_reg[4]_i_1__2_n_5 ,\mOutPtr_reg[4]_i_1__2_n_6 ,\mOutPtr_reg[4]_i_1__2_n_7 }),
        .S({\mOutPtr[4]_i_3__10_n_0 ,\mOutPtr[4]_i_4__3_n_0 ,\mOutPtr[4]_i_5__2_n_0 ,\mOutPtr[4]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__4_n_0 ),
        .D(\mOutPtr_reg[6]_i_2__0_n_7 ),
        .Q(mOutPtr_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__4_n_0 ),
        .D(\mOutPtr_reg[6]_i_2__0_n_6 ),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr_reg[6]_i_2__0 
       (.CI(\mOutPtr_reg[4]_i_1__2_n_0 ),
        .CO({\NLW_mOutPtr_reg[6]_i_2__0_CO_UNCONNECTED [3:1],\mOutPtr_reg[6]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mOutPtr_reg[4]}),
        .O({\NLW_mOutPtr_reg[6]_i_2__0_O_UNCONNECTED [3:2],\mOutPtr_reg[6]_i_2__0_n_6 ,\mOutPtr_reg[6]_i_2__0_n_7 }),
        .S({1'b0,1'b0,\mOutPtr[6]_i_3__2_n_0 ,\mOutPtr[6]_i_4__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \waddr[0]_i_1__4 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[4]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0F700FF00FF00FF0)) 
    \waddr[1]_i_1__3 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\waddr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h5A2A5AAA5AAA5AAA)) 
    \waddr[2]_i_1__3 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\waddr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h6C4C6CCC6CCC6CCC)) 
    \waddr[3]_i_1__3 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\waddr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F80007FFF8000)) 
    \waddr[4]_i_1__3 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\waddr[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7F7FFFFF80000000)) 
    \waddr[5]_i_1__3 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\waddr[5]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[0]_i_1__4_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[1]_i_1__3_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[2]_i_1__3_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[3]_i_1__3_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[4]_i_1__3_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[5]_i_1__3_n_0 ),
        .Q(waddr[5]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w32_d64_A_ram" *) 
module design_1_userdma_0_0_userdma_fifo_w32_d64_A_ram
   (DI,
    dout,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    S,
    D,
    out,
    Q,
    \raddr_reg_reg[1]_0 ,
    mem_reg_3,
    empty_n,
    ap_rst_n,
    ap_clk,
    SR,
    mem_reg_4,
    paralleltostreamwithburst_U0_outcount48_din,
    WEBWE);
  output [3:0]DI;
  output [29:0]dout;
  output [3:0]mem_reg_0;
  output [3:0]mem_reg_1;
  output [3:0]mem_reg_2;
  output [0:0]S;
  output [5:0]D;
  input [30:0]out;
  input [5:0]Q;
  input \raddr_reg_reg[1]_0 ;
  input [0:0]mem_reg_3;
  input empty_n;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SR;
  input [5:0]mem_reg_4;
  input [31:0]paralleltostreamwithburst_U0_outcount48_din;
  input [0:0]WEBWE;

  wire [5:0]D;
  wire [3:0]DI;
  wire [5:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire [29:0]dout;
  wire empty_n;
  wire [3:0]mem_reg_0;
  wire [3:0]mem_reg_1;
  wire [3:0]mem_reg_2;
  wire [0:0]mem_reg_3;
  wire [5:0]mem_reg_4;
  wire mem_reg_i_1__4_n_0;
  wire [30:0]out;
  wire [31:0]paralleltostreamwithburst_U0_outcount48_din;
  wire [5:0]raddr_reg;
  wire \raddr_reg[1]_i_2__2_n_0 ;
  wire \raddr_reg[5]_i_2__4_n_0 ;
  wire \raddr_reg_reg[1]_0 ;
  wire [31:30]\sendoutstream_U0/tmp_reg_151 ;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_139_p2_carry__0_i_1
       (.I0(dout[14]),
        .I1(out[14]),
        .I2(out[15]),
        .I3(dout[15]),
        .O(mem_reg_0[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_139_p2_carry__0_i_2
       (.I0(dout[12]),
        .I1(out[12]),
        .I2(out[13]),
        .I3(dout[13]),
        .O(mem_reg_0[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_139_p2_carry__0_i_3
       (.I0(dout[10]),
        .I1(out[10]),
        .I2(out[11]),
        .I3(dout[11]),
        .O(mem_reg_0[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_139_p2_carry__0_i_4
       (.I0(dout[8]),
        .I1(out[8]),
        .I2(out[9]),
        .I3(dout[9]),
        .O(mem_reg_0[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_139_p2_carry__1_i_1
       (.I0(dout[22]),
        .I1(out[22]),
        .I2(out[23]),
        .I3(dout[23]),
        .O(mem_reg_1[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_139_p2_carry__1_i_2
       (.I0(dout[20]),
        .I1(out[20]),
        .I2(out[21]),
        .I3(dout[21]),
        .O(mem_reg_1[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_139_p2_carry__1_i_3
       (.I0(dout[18]),
        .I1(out[18]),
        .I2(out[19]),
        .I3(dout[19]),
        .O(mem_reg_1[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_139_p2_carry__1_i_4
       (.I0(dout[16]),
        .I1(out[16]),
        .I2(out[17]),
        .I3(dout[17]),
        .O(mem_reg_1[0]));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln155_fu_139_p2_carry__2_i_1
       (.I0(\sendoutstream_U0/tmp_reg_151 [31]),
        .I1(\sendoutstream_U0/tmp_reg_151 [30]),
        .I2(out[30]),
        .O(mem_reg_2[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_139_p2_carry__2_i_2
       (.I0(dout[28]),
        .I1(out[28]),
        .I2(out[29]),
        .I3(dout[29]),
        .O(mem_reg_2[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_139_p2_carry__2_i_3
       (.I0(dout[26]),
        .I1(out[26]),
        .I2(out[27]),
        .I3(dout[27]),
        .O(mem_reg_2[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_139_p2_carry__2_i_4
       (.I0(dout[24]),
        .I1(out[24]),
        .I2(out[25]),
        .I3(dout[25]),
        .O(mem_reg_2[0]));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln155_fu_139_p2_carry__2_i_5
       (.I0(out[30]),
        .I1(\sendoutstream_U0/tmp_reg_151 [30]),
        .I2(\sendoutstream_U0/tmp_reg_151 [31]),
        .O(S));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_139_p2_carry_i_1
       (.I0(dout[6]),
        .I1(out[6]),
        .I2(out[7]),
        .I3(dout[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_139_p2_carry_i_2
       (.I0(dout[4]),
        .I1(out[4]),
        .I2(out[5]),
        .I3(dout[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_139_p2_carry_i_3
       (.I0(dout[2]),
        .I1(out[2]),
        .I2(out[3]),
        .I3(dout[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_139_p2_carry_i_4
       (.I0(dout[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(dout[1]),
        .O(DI[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2016" *) 
  (* RTL_RAM_NAME = "inst/outcount_U/U_userdma_fifo_w32_d64_A_ram/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "448" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,mem_reg_4,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(paralleltostreamwithburst_U0_outcount48_din[15:0]),
        .DIBDI(paralleltostreamwithburst_U0_outcount48_din[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO({\sendoutstream_U0/tmp_reg_151 ,dout[29:16]}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1__4_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(mem_reg_3),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'hD5DD)) 
    mem_reg_i_1__4
       (.I0(ap_rst_n),
        .I1(empty_n),
        .I2(mem_reg_3),
        .I3(\raddr_reg_reg[1]_0 ),
        .O(mem_reg_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h0B0BF00BF0F0F0F0)) 
    \raddr_reg[0]_i_1__4 
       (.I0(\raddr_reg[1]_i_2__2_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\raddr_reg_reg[1]_0 ),
        .I4(mem_reg_3),
        .I5(empty_n),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h6AAA6A6A4AAA4A4A)) 
    \raddr_reg[1]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(empty_n),
        .I3(mem_reg_3),
        .I4(\raddr_reg_reg[1]_0 ),
        .I5(\raddr_reg[1]_i_2__2_n_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[1]_i_2__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(\raddr_reg[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF0000FF7F00)) 
    \raddr_reg[2]_i_1__4 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(\raddr_reg[5]_i_2__4_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF0F0F0F00FF070F0)) 
    \raddr_reg[3]_i_1__4 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(\raddr_reg[5]_i_2__4_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hCCCCCCCC34CCCCCC)) 
    \raddr_reg[4]_i_1__4 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\raddr_reg[5]_i_2__4_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hCCCC2CCCCCCCCCCC)) 
    \raddr_reg[5]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\raddr_reg[5]_i_2__4_n_0 ),
        .I5(Q[4]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h75FF)) 
    \raddr_reg[5]_i_2__4 
       (.I0(empty_n),
        .I1(mem_reg_3),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(Q[1]),
        .O(\raddr_reg[5]_i_2__4_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w32_d64_A_ram" *) 
module design_1_userdma_0_0_userdma_fifo_w32_d64_A_ram_6
   (E,
    CO,
    dout,
    D,
    \raddr_reg[0] ,
    Q,
    \ap_CS_fsm_reg[2] ,
    gmem0_AWREADY,
    \raddr_reg_reg[2]_0 ,
    empty_n,
    ap_rst_n,
    ap_clk,
    SR,
    mem_reg_0,
    din,
    WEBWE);
  output [0:0]E;
  output [0:0]CO;
  output [31:0]dout;
  output [0:0]D;
  output [5:0]\raddr_reg[0] ;
  input [1:0]Q;
  input \ap_CS_fsm_reg[2] ;
  input gmem0_AWREADY;
  input [5:0]\raddr_reg_reg[2]_0 ;
  input empty_n;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SR;
  input [5:0]mem_reg_0;
  input [31:0]din;
  input [0:0]WEBWE;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty_n;
  wire gmem0_AWREADY;
  wire \icmp_ln23_reg_299[0]_i_10_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_12_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_13_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_14_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_15_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_16_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_17_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_18_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_19_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_21_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_22_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_23_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_24_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_25_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_26_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_27_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_28_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_29_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_30_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_31_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_32_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_33_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_34_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_35_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_36_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_3_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_4_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_5_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_6_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_7_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_8_n_0 ;
  wire \icmp_ln23_reg_299[0]_i_9_n_0 ;
  wire \icmp_ln23_reg_299_reg[0]_i_11_n_0 ;
  wire \icmp_ln23_reg_299_reg[0]_i_11_n_1 ;
  wire \icmp_ln23_reg_299_reg[0]_i_11_n_2 ;
  wire \icmp_ln23_reg_299_reg[0]_i_11_n_3 ;
  wire \icmp_ln23_reg_299_reg[0]_i_1_n_1 ;
  wire \icmp_ln23_reg_299_reg[0]_i_1_n_2 ;
  wire \icmp_ln23_reg_299_reg[0]_i_1_n_3 ;
  wire \icmp_ln23_reg_299_reg[0]_i_20_n_0 ;
  wire \icmp_ln23_reg_299_reg[0]_i_20_n_1 ;
  wire \icmp_ln23_reg_299_reg[0]_i_20_n_2 ;
  wire \icmp_ln23_reg_299_reg[0]_i_20_n_3 ;
  wire \icmp_ln23_reg_299_reg[0]_i_2_n_0 ;
  wire \icmp_ln23_reg_299_reg[0]_i_2_n_1 ;
  wire \icmp_ln23_reg_299_reg[0]_i_2_n_2 ;
  wire \icmp_ln23_reg_299_reg[0]_i_2_n_3 ;
  wire [5:0]mem_reg_0;
  wire mem_reg_i_1__3_n_0;
  wire [5:0]raddr_reg;
  wire [5:0]\raddr_reg[0] ;
  wire \raddr_reg[1]_i_2__0_n_0 ;
  wire \raddr_reg[5]_i_2__2_n_0 ;
  wire [5:0]\raddr_reg_reg[2]_0 ;
  wire [3:0]\NLW_icmp_ln23_reg_299_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln23_reg_299_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln23_reg_299_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln23_reg_299_reg[0]_i_20_O_UNCONNECTED ;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h80808F80)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gmem0_AWREADY),
        .O(D));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln23_reg_299[0]_i_10 
       (.I0(dout[25]),
        .I1(dout[24]),
        .O(\icmp_ln23_reg_299[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln23_reg_299[0]_i_12 
       (.I0(dout[22]),
        .I1(dout[23]),
        .O(\icmp_ln23_reg_299[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln23_reg_299[0]_i_13 
       (.I0(dout[20]),
        .I1(dout[21]),
        .O(\icmp_ln23_reg_299[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln23_reg_299[0]_i_14 
       (.I0(dout[18]),
        .I1(dout[19]),
        .O(\icmp_ln23_reg_299[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln23_reg_299[0]_i_15 
       (.I0(dout[16]),
        .I1(dout[17]),
        .O(\icmp_ln23_reg_299[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln23_reg_299[0]_i_16 
       (.I0(dout[23]),
        .I1(dout[22]),
        .O(\icmp_ln23_reg_299[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln23_reg_299[0]_i_17 
       (.I0(dout[21]),
        .I1(dout[20]),
        .O(\icmp_ln23_reg_299[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln23_reg_299[0]_i_18 
       (.I0(dout[19]),
        .I1(dout[18]),
        .O(\icmp_ln23_reg_299[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln23_reg_299[0]_i_19 
       (.I0(dout[17]),
        .I1(dout[16]),
        .O(\icmp_ln23_reg_299[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln23_reg_299[0]_i_21 
       (.I0(dout[14]),
        .I1(dout[15]),
        .O(\icmp_ln23_reg_299[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln23_reg_299[0]_i_22 
       (.I0(dout[12]),
        .I1(dout[13]),
        .O(\icmp_ln23_reg_299[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln23_reg_299[0]_i_23 
       (.I0(dout[10]),
        .I1(dout[11]),
        .O(\icmp_ln23_reg_299[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln23_reg_299[0]_i_24 
       (.I0(dout[8]),
        .I1(dout[9]),
        .O(\icmp_ln23_reg_299[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln23_reg_299[0]_i_25 
       (.I0(dout[15]),
        .I1(dout[14]),
        .O(\icmp_ln23_reg_299[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln23_reg_299[0]_i_26 
       (.I0(dout[13]),
        .I1(dout[12]),
        .O(\icmp_ln23_reg_299[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln23_reg_299[0]_i_27 
       (.I0(dout[11]),
        .I1(dout[10]),
        .O(\icmp_ln23_reg_299[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln23_reg_299[0]_i_28 
       (.I0(dout[9]),
        .I1(dout[8]),
        .O(\icmp_ln23_reg_299[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln23_reg_299[0]_i_29 
       (.I0(dout[6]),
        .I1(dout[7]),
        .O(\icmp_ln23_reg_299[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln23_reg_299[0]_i_3 
       (.I0(dout[30]),
        .I1(dout[31]),
        .O(\icmp_ln23_reg_299[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln23_reg_299[0]_i_30 
       (.I0(dout[4]),
        .I1(dout[5]),
        .O(\icmp_ln23_reg_299[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln23_reg_299[0]_i_31 
       (.I0(dout[2]),
        .I1(dout[3]),
        .O(\icmp_ln23_reg_299[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln23_reg_299[0]_i_32 
       (.I0(dout[0]),
        .I1(dout[1]),
        .O(\icmp_ln23_reg_299[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln23_reg_299[0]_i_33 
       (.I0(dout[7]),
        .I1(dout[6]),
        .O(\icmp_ln23_reg_299[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln23_reg_299[0]_i_34 
       (.I0(dout[5]),
        .I1(dout[4]),
        .O(\icmp_ln23_reg_299[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln23_reg_299[0]_i_35 
       (.I0(dout[3]),
        .I1(dout[2]),
        .O(\icmp_ln23_reg_299[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln23_reg_299[0]_i_36 
       (.I0(dout[1]),
        .I1(dout[0]),
        .O(\icmp_ln23_reg_299[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln23_reg_299[0]_i_4 
       (.I0(dout[28]),
        .I1(dout[29]),
        .O(\icmp_ln23_reg_299[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln23_reg_299[0]_i_5 
       (.I0(dout[26]),
        .I1(dout[27]),
        .O(\icmp_ln23_reg_299[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln23_reg_299[0]_i_6 
       (.I0(dout[24]),
        .I1(dout[25]),
        .O(\icmp_ln23_reg_299[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln23_reg_299[0]_i_7 
       (.I0(dout[30]),
        .I1(dout[31]),
        .O(\icmp_ln23_reg_299[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln23_reg_299[0]_i_8 
       (.I0(dout[29]),
        .I1(dout[28]),
        .O(\icmp_ln23_reg_299[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln23_reg_299[0]_i_9 
       (.I0(dout[27]),
        .I1(dout[26]),
        .O(\icmp_ln23_reg_299[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln23_reg_299_reg[0]_i_1 
       (.CI(\icmp_ln23_reg_299_reg[0]_i_2_n_0 ),
        .CO({CO,\icmp_ln23_reg_299_reg[0]_i_1_n_1 ,\icmp_ln23_reg_299_reg[0]_i_1_n_2 ,\icmp_ln23_reg_299_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln23_reg_299[0]_i_3_n_0 ,\icmp_ln23_reg_299[0]_i_4_n_0 ,\icmp_ln23_reg_299[0]_i_5_n_0 ,\icmp_ln23_reg_299[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln23_reg_299_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln23_reg_299[0]_i_7_n_0 ,\icmp_ln23_reg_299[0]_i_8_n_0 ,\icmp_ln23_reg_299[0]_i_9_n_0 ,\icmp_ln23_reg_299[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln23_reg_299_reg[0]_i_11 
       (.CI(\icmp_ln23_reg_299_reg[0]_i_20_n_0 ),
        .CO({\icmp_ln23_reg_299_reg[0]_i_11_n_0 ,\icmp_ln23_reg_299_reg[0]_i_11_n_1 ,\icmp_ln23_reg_299_reg[0]_i_11_n_2 ,\icmp_ln23_reg_299_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln23_reg_299[0]_i_21_n_0 ,\icmp_ln23_reg_299[0]_i_22_n_0 ,\icmp_ln23_reg_299[0]_i_23_n_0 ,\icmp_ln23_reg_299[0]_i_24_n_0 }),
        .O(\NLW_icmp_ln23_reg_299_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln23_reg_299[0]_i_25_n_0 ,\icmp_ln23_reg_299[0]_i_26_n_0 ,\icmp_ln23_reg_299[0]_i_27_n_0 ,\icmp_ln23_reg_299[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln23_reg_299_reg[0]_i_2 
       (.CI(\icmp_ln23_reg_299_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln23_reg_299_reg[0]_i_2_n_0 ,\icmp_ln23_reg_299_reg[0]_i_2_n_1 ,\icmp_ln23_reg_299_reg[0]_i_2_n_2 ,\icmp_ln23_reg_299_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln23_reg_299[0]_i_12_n_0 ,\icmp_ln23_reg_299[0]_i_13_n_0 ,\icmp_ln23_reg_299[0]_i_14_n_0 ,\icmp_ln23_reg_299[0]_i_15_n_0 }),
        .O(\NLW_icmp_ln23_reg_299_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln23_reg_299[0]_i_16_n_0 ,\icmp_ln23_reg_299[0]_i_17_n_0 ,\icmp_ln23_reg_299[0]_i_18_n_0 ,\icmp_ln23_reg_299[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln23_reg_299_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln23_reg_299_reg[0]_i_20_n_0 ,\icmp_ln23_reg_299_reg[0]_i_20_n_1 ,\icmp_ln23_reg_299_reg[0]_i_20_n_2 ,\icmp_ln23_reg_299_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln23_reg_299[0]_i_29_n_0 ,\icmp_ln23_reg_299[0]_i_30_n_0 ,\icmp_ln23_reg_299[0]_i_31_n_0 ,\icmp_ln23_reg_299[0]_i_32_n_0 }),
        .O(\NLW_icmp_ln23_reg_299_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln23_reg_299[0]_i_33_n_0 ,\icmp_ln23_reg_299[0]_i_34_n_0 ,\icmp_ln23_reg_299[0]_i_35_n_0 ,\icmp_ln23_reg_299[0]_i_36_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2016" *) 
  (* RTL_RAM_NAME = "inst/incount_U/U_userdma_fifo_w32_d64_A_ram/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "448" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,mem_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1__3_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'hD5DD)) 
    mem_reg_i_1__3
       (.I0(ap_rst_n),
        .I1(empty_n),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[2] ),
        .O(mem_reg_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h0B0BF00BF0F0F0F0)) 
    \raddr_reg[0]_i_1__2 
       (.I0(\raddr_reg[1]_i_2__0_n_0 ),
        .I1(\raddr_reg_reg[2]_0 [1]),
        .I2(\raddr_reg_reg[2]_0 [0]),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(Q[0]),
        .I5(empty_n),
        .O(\raddr_reg[0] [0]));
  LUT6 #(
    .INIT(64'h6AAA6A6A4AAA4A4A)) 
    \raddr_reg[1]_i_1__2 
       (.I0(\raddr_reg_reg[2]_0 [1]),
        .I1(\raddr_reg_reg[2]_0 [0]),
        .I2(empty_n),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg[2] ),
        .I5(\raddr_reg[1]_i_2__0_n_0 ),
        .O(\raddr_reg[0] [1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[1]_i_2__0 
       (.I0(\raddr_reg_reg[2]_0 [3]),
        .I1(\raddr_reg_reg[2]_0 [2]),
        .I2(\raddr_reg_reg[2]_0 [5]),
        .I3(\raddr_reg_reg[2]_0 [4]),
        .O(\raddr_reg[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF0000FF7F00)) 
    \raddr_reg[2]_i_1__2 
       (.I0(\raddr_reg_reg[2]_0 [4]),
        .I1(\raddr_reg_reg[2]_0 [5]),
        .I2(\raddr_reg_reg[2]_0 [3]),
        .I3(\raddr_reg_reg[2]_0 [2]),
        .I4(\raddr_reg_reg[2]_0 [0]),
        .I5(\raddr_reg[5]_i_2__2_n_0 ),
        .O(\raddr_reg[0] [2]));
  LUT6 #(
    .INIT(64'hF0F0F0F00FF070F0)) 
    \raddr_reg[3]_i_1__2 
       (.I0(\raddr_reg_reg[2]_0 [4]),
        .I1(\raddr_reg_reg[2]_0 [5]),
        .I2(\raddr_reg_reg[2]_0 [3]),
        .I3(\raddr_reg_reg[2]_0 [2]),
        .I4(\raddr_reg_reg[2]_0 [0]),
        .I5(\raddr_reg[5]_i_2__2_n_0 ),
        .O(\raddr_reg[0] [3]));
  LUT6 #(
    .INIT(64'hCCCCCCCC34CCCCCC)) 
    \raddr_reg[4]_i_1__2 
       (.I0(\raddr_reg_reg[2]_0 [5]),
        .I1(\raddr_reg_reg[2]_0 [4]),
        .I2(\raddr_reg_reg[2]_0 [0]),
        .I3(\raddr_reg_reg[2]_0 [2]),
        .I4(\raddr_reg_reg[2]_0 [3]),
        .I5(\raddr_reg[5]_i_2__2_n_0 ),
        .O(\raddr_reg[0] [4]));
  LUT6 #(
    .INIT(64'hCCCC2CCCCCCCCCCC)) 
    \raddr_reg[5]_i_1__2 
       (.I0(\raddr_reg_reg[2]_0 [0]),
        .I1(\raddr_reg_reg[2]_0 [5]),
        .I2(\raddr_reg_reg[2]_0 [2]),
        .I3(\raddr_reg_reg[2]_0 [3]),
        .I4(\raddr_reg[5]_i_2__2_n_0 ),
        .I5(\raddr_reg_reg[2]_0 [4]),
        .O(\raddr_reg[0] [5]));
  LUT4 #(
    .INIT(16'h75FF)) 
    \raddr_reg[5]_i_2__2 
       (.I0(empty_n),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(\raddr_reg_reg[2]_0 [1]),
        .O(\raddr_reg[5]_i_2__2_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr_reg[0] [0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr_reg[0] [1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr_reg[0] [2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr_reg[0] [3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr_reg[0] [4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr_reg[0] [5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln_reg_303[61]_i_1 
       (.I0(CO),
        .I1(Q[0]),
        .O(E));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w33_d1024_A" *) 
module design_1_userdma_0_0_userdma_fifo_w33_d1024_A
   (empty_n,
    inbuf_empty_n,
    inbuf_full_n,
    Q,
    \mOutPtr_reg[1]_0 ,
    p_1_in,
    dout,
    SR,
    ap_clk,
    dout_vld_reg_0,
    full_n_reg_0,
    \raddr_reg_reg[3] ,
    \raddr_reg_reg[4] ,
    \mOutPtr_reg[4]_0 ,
    empty_n_reg_0,
    empty_n_reg_1,
    we,
    E,
    mem_reg,
    in_val_data_filed_V_reg_1510,
    din);
  output empty_n;
  output inbuf_empty_n;
  output inbuf_full_n;
  output [0:0]Q;
  output [0:0]\mOutPtr_reg[1]_0 ;
  output p_1_in;
  output [31:0]dout;
  input [0:0]SR;
  input ap_clk;
  input dout_vld_reg_0;
  input full_n_reg_0;
  input \raddr_reg_reg[3] ;
  input \raddr_reg_reg[4] ;
  input [0:0]\mOutPtr_reg[4]_0 ;
  input empty_n_reg_0;
  input [0:0]empty_n_reg_1;
  input we;
  input [0:0]E;
  input mem_reg;
  input in_val_data_filed_V_reg_1510;
  input [32:0]din;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [32:0]din;
  wire [31:0]dout;
  wire dout_vld_reg_0;
  wire empty_n;
  wire empty_n_i_1__2_n_0;
  wire empty_n_i_3__4_n_0;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire full_n_i_3__5_n_0;
  wire full_n_reg_0;
  wire in_val_data_filed_V_reg_1510;
  wire inbuf_empty_n;
  wire inbuf_full_n;
  wire \mOutPtr[0]_i_1__15_n_0 ;
  wire \mOutPtr[10]_i_3_n_0 ;
  wire \mOutPtr[10]_i_4_n_0 ;
  wire \mOutPtr[4]_i_2__8_n_0 ;
  wire \mOutPtr[4]_i_3__7_n_0 ;
  wire \mOutPtr[4]_i_4__0_n_0 ;
  wire \mOutPtr[4]_i_5_n_0 ;
  wire \mOutPtr[8]_i_2__1_n_0 ;
  wire \mOutPtr[8]_i_3__1_n_0 ;
  wire \mOutPtr[8]_i_4__1_n_0 ;
  wire \mOutPtr[8]_i_5__1_n_0 ;
  wire [10:0]mOutPtr_reg;
  wire \mOutPtr_reg[10]_i_2_n_3 ;
  wire \mOutPtr_reg[10]_i_2_n_6 ;
  wire \mOutPtr_reg[10]_i_2_n_7 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg[4]_i_1_n_0 ;
  wire \mOutPtr_reg[4]_i_1_n_1 ;
  wire \mOutPtr_reg[4]_i_1_n_2 ;
  wire \mOutPtr_reg[4]_i_1_n_3 ;
  wire \mOutPtr_reg[4]_i_1_n_4 ;
  wire \mOutPtr_reg[4]_i_1_n_5 ;
  wire \mOutPtr_reg[4]_i_1_n_6 ;
  wire \mOutPtr_reg[4]_i_1_n_7 ;
  wire \mOutPtr_reg[8]_i_1_n_0 ;
  wire \mOutPtr_reg[8]_i_1_n_1 ;
  wire \mOutPtr_reg[8]_i_1_n_2 ;
  wire \mOutPtr_reg[8]_i_1_n_3 ;
  wire \mOutPtr_reg[8]_i_1_n_4 ;
  wire \mOutPtr_reg[8]_i_1_n_5 ;
  wire \mOutPtr_reg[8]_i_1_n_6 ;
  wire \mOutPtr_reg[8]_i_1_n_7 ;
  wire mem_reg;
  wire p_0_in;
  wire p_1_in;
  wire [9:0]raddr;
  wire \raddr_reg_reg[3] ;
  wire \raddr_reg_reg[4] ;
  wire [9:0]rnext;
  wire [9:0]waddr;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[3]_i_2__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[5]_i_2_n_0 ;
  wire \waddr[5]_i_3_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[7]_i_1__1_n_0 ;
  wire \waddr[8]_i_1_n_0 ;
  wire \waddr[9]_i_1_n_0 ;
  wire \waddr[9]_i_2_n_0 ;
  wire we;
  wire [3:1]\NLW_mOutPtr_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_mOutPtr_reg[10]_i_2_O_UNCONNECTED ;

  design_1_userdma_0_0_userdma_fifo_w33_d1024_A_ram U_userdma_fifo_w33_d1024_A_ram
       (.D(rnext),
        .Q({raddr[9:2],Q,raddr[0]}),
        .SR(SR),
        .ap_clk(ap_clk),
        .din(din),
        .dout(dout),
        .in_val_data_filed_V_reg_1510(in_val_data_filed_V_reg_1510),
        .mem_reg_0(mem_reg),
        .mem_reg_1(waddr),
        .\raddr_reg_reg[3]_0 (\raddr_reg_reg[3] ),
        .\raddr_reg_reg[4]_0 (\raddr_reg_reg[4] ),
        .we(we));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(inbuf_empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFF4F04400B0F0)) 
    empty_n_i_1__2
       (.I0(empty_n_reg_0),
        .I1(empty_n_reg_1),
        .I2(p_0_in),
        .I3(inbuf_full_n),
        .I4(\raddr_reg_reg[3] ),
        .I5(empty_n),
        .O(empty_n_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    empty_n_i_2__12
       (.I0(empty_n_i_3__4_n_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[4]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_3__4
       (.I0(mOutPtr_reg[9]),
        .I1(mOutPtr_reg[10]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[8]),
        .I4(mOutPtr_reg[6]),
        .I5(mOutPtr_reg[5]),
        .O(empty_n_i_3__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFFF)) 
    full_n_i_2__12
       (.I0(full_n_i_3__5_n_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[4]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    full_n_i_3__5
       (.I0(mOutPtr_reg[10]),
        .I1(mOutPtr_reg[9]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[8]),
        .I4(mOutPtr_reg[6]),
        .I5(mOutPtr_reg[5]),
        .O(full_n_i_3__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_reg_0),
        .Q(inbuf_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[10]_i_3 
       (.I0(mOutPtr_reg[9]),
        .I1(mOutPtr_reg[10]),
        .O(\mOutPtr[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[10]_i_4 
       (.I0(mOutPtr_reg[8]),
        .I1(mOutPtr_reg[9]),
        .O(\mOutPtr[10]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[4]_i_2__8 
       (.I0(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[4]_i_2__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_3__7 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[4]),
        .O(\mOutPtr[4]_i_3__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_4__0 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_5 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_2__1 
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[8]),
        .O(\mOutPtr[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_3__1 
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_4__1 
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr[8]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_5__1 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[5]),
        .O(\mOutPtr[8]_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__15_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[10]_i_2_n_6 ),
        .Q(mOutPtr_reg[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr_reg[10]_i_2 
       (.CI(\mOutPtr_reg[8]_i_1_n_0 ),
        .CO({\NLW_mOutPtr_reg[10]_i_2_CO_UNCONNECTED [3:1],\mOutPtr_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mOutPtr_reg[8]}),
        .O({\NLW_mOutPtr_reg[10]_i_2_O_UNCONNECTED [3:2],\mOutPtr_reg[10]_i_2_n_6 ,\mOutPtr_reg[10]_i_2_n_7 }),
        .S({1'b0,1'b0,\mOutPtr[10]_i_3_n_0 ,\mOutPtr[10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[4]_i_1_n_7 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[4]_i_1_n_6 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[4]_i_1_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[4]_i_1_n_4 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\mOutPtr_reg[4]_i_1_n_0 ,\mOutPtr_reg[4]_i_1_n_1 ,\mOutPtr_reg[4]_i_1_n_2 ,\mOutPtr_reg[4]_i_1_n_3 }),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:2],\mOutPtr_reg[1]_0 ,\mOutPtr[4]_i_2__8_n_0 }),
        .O({\mOutPtr_reg[4]_i_1_n_4 ,\mOutPtr_reg[4]_i_1_n_5 ,\mOutPtr_reg[4]_i_1_n_6 ,\mOutPtr_reg[4]_i_1_n_7 }),
        .S({\mOutPtr[4]_i_3__7_n_0 ,\mOutPtr[4]_i_4__0_n_0 ,\mOutPtr[4]_i_5_n_0 ,\mOutPtr_reg[4]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[8]_i_1_n_7 ),
        .Q(mOutPtr_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[8]_i_1_n_6 ),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[8]_i_1_n_5 ),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[8]_i_1_n_4 ),
        .Q(mOutPtr_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr_reg[8]_i_1 
       (.CI(\mOutPtr_reg[4]_i_1_n_0 ),
        .CO({\mOutPtr_reg[8]_i_1_n_0 ,\mOutPtr_reg[8]_i_1_n_1 ,\mOutPtr_reg[8]_i_1_n_2 ,\mOutPtr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mOutPtr_reg[7:4]),
        .O({\mOutPtr_reg[8]_i_1_n_4 ,\mOutPtr_reg[8]_i_1_n_5 ,\mOutPtr_reg[8]_i_1_n_6 ,\mOutPtr_reg[8]_i_1_n_7 }),
        .S({\mOutPtr[8]_i_2__1_n_0 ,\mOutPtr[8]_i_3__1_n_0 ,\mOutPtr[8]_i_4__1_n_0 ,\mOutPtr[8]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[10]_i_2_n_7 ),
        .Q(mOutPtr_reg[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(raddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[9]_i_2_n_0 ),
        .I1(waddr[0]),
        .I2(waddr[7]),
        .I3(waddr[6]),
        .I4(waddr[9]),
        .I5(waddr[8]),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1__0 
       (.I0(\waddr[3]_i_2__0_n_0 ),
        .I1(waddr[3]),
        .I2(waddr[2]),
        .I3(waddr[1]),
        .I4(waddr[0]),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h3C34CCCC)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(\waddr[3]_i_2__0_n_0 ),
        .I4(waddr[1]),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h6C64CCCC)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(\waddr[3]_i_2__0_n_0 ),
        .I4(waddr[1]),
        .O(\waddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[3]_i_2__0 
       (.I0(waddr[8]),
        .I1(waddr[9]),
        .I2(waddr[6]),
        .I3(waddr[7]),
        .I4(waddr[5]),
        .I5(waddr[4]),
        .O(\waddr[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'hF0F0FC1C)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[0]),
        .I2(waddr[4]),
        .I3(\waddr[5]_i_2_n_0 ),
        .I4(\waddr[5]_i_3_n_0 ),
        .O(\waddr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'hF0F0F858)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2_n_0 ),
        .I4(\waddr[5]_i_3_n_0 ),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \waddr[5]_i_2 
       (.I0(waddr[8]),
        .I1(waddr[9]),
        .I2(waddr[6]),
        .I3(waddr[7]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[5]_i_3 
       (.I0(waddr[3]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[9]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(\waddr[9]_i_2_n_0 ),
        .I4(waddr[0]),
        .I5(waddr[6]),
        .O(\waddr[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[7]_i_1__1 
       (.I0(\waddr[9]_i_2_n_0 ),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(waddr[0]),
        .I4(waddr[6]),
        .I5(waddr[7]),
        .O(\waddr[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[8]_i_1 
       (.I0(waddr[9]),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(\waddr[9]_i_2_n_0 ),
        .I4(waddr[7]),
        .I5(waddr[6]),
        .O(\waddr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[9]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[7]),
        .I2(\waddr[9]_i_2_n_0 ),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .I5(waddr[9]),
        .O(\waddr[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \waddr[9]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(waddr[3]),
        .I3(waddr[5]),
        .I4(waddr[4]),
        .O(\waddr[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[7]_i_1__1_n_0 ),
        .Q(waddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[8]_i_1_n_0 ),
        .Q(waddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[9]_i_1_n_0 ),
        .Q(waddr[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w33_d1024_A_ram" *) 
module design_1_userdma_0_0_userdma_fifo_w33_d1024_A_ram
   (D,
    dout,
    Q,
    \raddr_reg_reg[3]_0 ,
    \raddr_reg_reg[4]_0 ,
    ap_clk,
    we,
    mem_reg_0,
    in_val_data_filed_V_reg_1510,
    SR,
    mem_reg_1,
    din);
  output [9:0]D;
  output [31:0]dout;
  input [9:0]Q;
  input \raddr_reg_reg[3]_0 ;
  input \raddr_reg_reg[4]_0 ;
  input ap_clk;
  input we;
  input mem_reg_0;
  input in_val_data_filed_V_reg_1510;
  input [0:0]SR;
  input [9:0]mem_reg_1;
  input [32:0]din;

  wire [9:0]D;
  wire [9:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [32:0]din;
  wire [31:0]dout;
  wire in_val_data_filed_V_reg_1510;
  wire mem_reg_0;
  wire [9:0]mem_reg_1;
  wire mem_reg_n_75;
  wire [9:0]raddr_reg;
  wire \raddr_reg[1]_i_2_n_0 ;
  wire \raddr_reg[3]_i_2_n_0 ;
  wire \raddr_reg[4]_i_3_n_0 ;
  wire \raddr_reg[4]_i_4_n_0 ;
  wire \raddr_reg[5]_i_2__1_n_0 ;
  wire \raddr_reg[5]_i_3__0_n_0 ;
  wire \raddr_reg[9]_i_2_n_0 ;
  wire \raddr_reg_reg[3]_0 ;
  wire \raddr_reg_reg[4]_0 ;
  wire we;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "33759" *) 
  (* RTL_RAM_NAME = "inst/inbuf_U/U_userdma_fifo_w33_d1024_A_ram/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "32" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,mem_reg_1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(din[31:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,din[32]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(dout),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[3:1],mem_reg_n_75}),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we),
        .ENBWREN(mem_reg_0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(in_val_data_filed_V_reg_1510),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(SR),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'hF00B)) 
    \raddr_reg[0]_i_1__1 
       (.I0(\raddr_reg[1]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\raddr_reg_reg[3]_0 ),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'hA5E0)) 
    \raddr_reg[1]_i_1__1 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(\raddr_reg[1]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \raddr_reg[1]_i_2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\raddr_reg[4]_i_3_n_0 ),
        .O(\raddr_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4040000F4040)) 
    \raddr_reg[2]_i_1__1 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\raddr_reg[3]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF200055552000)) 
    \raddr_reg[3]_i_1__1 
       (.I0(Q[2]),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(\raddr_reg[3]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF0FFF0FFFFFFF7FF)) 
    \raddr_reg[3]_i_2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\raddr_reg_reg[3]_0 ),
        .I3(Q[1]),
        .I4(\raddr_reg[4]_i_3_n_0 ),
        .I5(Q[0]),
        .O(\raddr_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC3C3CCC4)) 
    \raddr_reg[4]_i_1__1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\raddr_reg_reg[4]_0 ),
        .I3(\raddr_reg[4]_i_3_n_0 ),
        .I4(Q[0]),
        .I5(\raddr_reg[4]_i_4_n_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[4]_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(Q[8]),
        .O(\raddr_reg[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr_reg[4]_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\raddr_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \raddr_reg[5]_i_1__1 
       (.I0(Q[4]),
        .I1(\raddr_reg[5]_i_2__1_n_0 ),
        .I2(Q[5]),
        .I3(\raddr_reg[5]_i_3__0_n_0 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h08)) 
    \raddr_reg[5]_i_2__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\raddr_reg_reg[3]_0 ),
        .O(\raddr_reg[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15555555)) 
    \raddr_reg[5]_i_3__0 
       (.I0(Q[0]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(\raddr_reg_reg[4]_0 ),
        .O(\raddr_reg[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC343C3C3C)) 
    \raddr_reg[6]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[0]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\raddr_reg[9]_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCCCCCCCC646C6C6C)) 
    \raddr_reg[7]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[0]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\raddr_reg[9]_i_2_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF01AF0F0F0F0F0F0)) 
    \raddr_reg[8]_i_1 
       (.I0(Q[0]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(\raddr_reg[9]_i_2_n_0 ),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \raddr_reg[9]_i_1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\raddr_reg[9]_i_2_n_0 ),
        .I3(Q[8]),
        .I4(Q[0]),
        .I5(Q[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \raddr_reg[9]_i_2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\raddr_reg_reg[3]_0 ),
        .O(\raddr_reg[9]_i_2_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
  FDRE \raddr_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(raddr_reg[8]),
        .R(1'b0));
  FDRE \raddr_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(raddr_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w40_d1024_A" *) 
module design_1_userdma_0_0_userdma_fifo_w40_d1024_A
   (outbuf_empty_n,
    outbuf_full_n,
    dout_vld_reg_0,
    dout,
    SR,
    ap_clk,
    ap_rst_n,
    full_n_reg_0,
    grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID,
    Q,
    ap_block_pp0_stage0_11001__0,
    \mOutPtr_reg[4]_0 ,
    ap_enable_reg_pp0_iter2,
    we,
    E,
    din);
  output outbuf_empty_n;
  output outbuf_full_n;
  output dout_vld_reg_0;
  output [34:0]dout;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input full_n_reg_0;
  input grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID;
  input [0:0]Q;
  input ap_block_pp0_stage0_11001__0;
  input [0:0]\mOutPtr_reg[4]_0 ;
  input ap_enable_reg_pp0_iter2;
  input we;
  input [0:0]E;
  input [34:0]din;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n;
  wire [34:0]din;
  wire [34:0]dout;
  wire dout_vld_i_1__13_n_0;
  wire dout_vld_reg_0;
  wire empty_n;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_4_n_0;
  wire full_n_i_1__13_n_0;
  wire full_n_i_3__7_n_0;
  wire full_n_reg_0;
  wire grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID;
  wire \mOutPtr[0]_i_1__18_n_0 ;
  wire \mOutPtr[10]_i_3__0_n_0 ;
  wire \mOutPtr[10]_i_4__0_n_0 ;
  wire \mOutPtr[4]_i_2__10_n_0 ;
  wire \mOutPtr[4]_i_3__9_n_0 ;
  wire \mOutPtr[4]_i_4__2_n_0 ;
  wire \mOutPtr[4]_i_5__1_n_0 ;
  wire \mOutPtr[4]_i_6_n_0 ;
  wire \mOutPtr[8]_i_2__2_n_0 ;
  wire \mOutPtr[8]_i_3__2_n_0 ;
  wire \mOutPtr[8]_i_4__2_n_0 ;
  wire \mOutPtr[8]_i_5__2_n_0 ;
  wire [10:0]mOutPtr_reg;
  wire \mOutPtr_reg[10]_i_2__0_n_3 ;
  wire \mOutPtr_reg[10]_i_2__0_n_6 ;
  wire \mOutPtr_reg[10]_i_2__0_n_7 ;
  wire [0:0]\mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg[4]_i_1__1_n_0 ;
  wire \mOutPtr_reg[4]_i_1__1_n_1 ;
  wire \mOutPtr_reg[4]_i_1__1_n_2 ;
  wire \mOutPtr_reg[4]_i_1__1_n_3 ;
  wire \mOutPtr_reg[4]_i_1__1_n_4 ;
  wire \mOutPtr_reg[4]_i_1__1_n_5 ;
  wire \mOutPtr_reg[4]_i_1__1_n_6 ;
  wire \mOutPtr_reg[4]_i_1__1_n_7 ;
  wire \mOutPtr_reg[8]_i_1__0_n_0 ;
  wire \mOutPtr_reg[8]_i_1__0_n_1 ;
  wire \mOutPtr_reg[8]_i_1__0_n_2 ;
  wire \mOutPtr_reg[8]_i_1__0_n_3 ;
  wire \mOutPtr_reg[8]_i_1__0_n_4 ;
  wire \mOutPtr_reg[8]_i_1__0_n_5 ;
  wire \mOutPtr_reg[8]_i_1__0_n_6 ;
  wire \mOutPtr_reg[8]_i_1__0_n_7 ;
  wire outbuf_empty_n;
  wire outbuf_full_n;
  wire p_0_in;
  wire p_1_in;
  wire [9:0]raddr;
  wire [9:0]rnext;
  wire [9:0]waddr;
  wire \waddr[0]_i_1__1_n_0 ;
  wire \waddr[1]_i_1__2_n_0 ;
  wire \waddr[2]_i_1__2_n_0 ;
  wire \waddr[3]_i_1__2_n_0 ;
  wire \waddr[3]_i_2__1_n_0 ;
  wire \waddr[4]_i_1__2_n_0 ;
  wire \waddr[5]_i_1__2_n_0 ;
  wire \waddr[5]_i_2__0_n_0 ;
  wire \waddr[5]_i_3__0_n_0 ;
  wire \waddr[6]_i_1__1_n_0 ;
  wire \waddr[7]_i_1__2_n_0 ;
  wire \waddr[8]_i_1__0_n_0 ;
  wire \waddr[9]_i_1__0_n_0 ;
  wire \waddr[9]_i_2__0_n_0 ;
  wire we;
  wire [3:1]\NLW_mOutPtr_reg[10]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_mOutPtr_reg[10]_i_2__0_O_UNCONNECTED ;

  design_1_userdma_0_0_userdma_fifo_w40_d1024_A_ram U_userdma_fifo_w40_d1024_A_ram
       (.D(rnext),
        .Q(raddr),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .dout_vld_reg(dout_vld_reg_0),
        .empty_n(empty_n),
        .grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID),
        .mem_reg_0(outbuf_empty_n),
        .mem_reg_1(Q),
        .mem_reg_2(waddr),
        .we(we));
  LUT4 #(
    .INIT(16'hCEEE)) 
    dout_vld_i_1__13
       (.I0(outbuf_empty_n),
        .I1(empty_n),
        .I2(Q),
        .I3(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID),
        .O(dout_vld_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__13_n_0),
        .Q(outbuf_empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBFBFBFB33333333)) 
    empty_n_i_1__0
       (.I0(p_0_in),
        .I1(full_n_reg_0),
        .I2(outbuf_empty_n),
        .I3(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID),
        .I4(Q),
        .I5(empty_n),
        .O(empty_n_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    empty_n_i_2__14
       (.I0(empty_n_i_4_n_0),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[4]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_4
       (.I0(mOutPtr_reg[9]),
        .I1(mOutPtr_reg[10]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[8]),
        .I4(mOutPtr_reg[6]),
        .I5(mOutPtr_reg[5]),
        .O(empty_n_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(outbuf_full_n),
        .I3(dout_vld_reg_0),
        .I4(full_n_reg_0),
        .O(full_n_i_1__13_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFFF)) 
    full_n_i_2__14
       (.I0(full_n_i_3__7_n_0),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[4]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    full_n_i_3__7
       (.I0(mOutPtr_reg[10]),
        .I1(mOutPtr_reg[9]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[8]),
        .I4(mOutPtr_reg[6]),
        .I5(mOutPtr_reg[5]),
        .O(full_n_i_3__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_0),
        .Q(outbuf_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__18 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[10]_i_3__0 
       (.I0(mOutPtr_reg[9]),
        .I1(mOutPtr_reg[10]),
        .O(\mOutPtr[10]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[10]_i_4__0 
       (.I0(mOutPtr_reg[8]),
        .I1(mOutPtr_reg[9]),
        .O(\mOutPtr[10]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[4]_i_2__10 
       (.I0(mOutPtr_reg[1]),
        .O(\mOutPtr[4]_i_2__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_3__9 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[4]),
        .O(\mOutPtr[4]_i_3__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_4__2 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_5__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h5955555555555555)) 
    \mOutPtr[4]_i_6 
       (.I0(mOutPtr_reg[1]),
        .I1(outbuf_full_n),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(\mOutPtr_reg[4]_0 ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(dout_vld_reg_0),
        .O(\mOutPtr[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_2__2 
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[8]),
        .O(\mOutPtr[8]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_3__2 
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr[8]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_4__2 
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr[8]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_5__2 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[5]),
        .O(\mOutPtr[8]_i_5__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__18_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[10]_i_2__0_n_6 ),
        .Q(mOutPtr_reg[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr_reg[10]_i_2__0 
       (.CI(\mOutPtr_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_mOutPtr_reg[10]_i_2__0_CO_UNCONNECTED [3:1],\mOutPtr_reg[10]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mOutPtr_reg[8]}),
        .O({\NLW_mOutPtr_reg[10]_i_2__0_O_UNCONNECTED [3:2],\mOutPtr_reg[10]_i_2__0_n_6 ,\mOutPtr_reg[10]_i_2__0_n_7 }),
        .S({1'b0,1'b0,\mOutPtr[10]_i_3__0_n_0 ,\mOutPtr[10]_i_4__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[4]_i_1__1_n_7 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[4]_i_1__1_n_6 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[4]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[4]_i_1__1_n_4 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\mOutPtr_reg[4]_i_1__1_n_0 ,\mOutPtr_reg[4]_i_1__1_n_1 ,\mOutPtr_reg[4]_i_1__1_n_2 ,\mOutPtr_reg[4]_i_1__1_n_3 }),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],\mOutPtr[4]_i_2__10_n_0 }),
        .O({\mOutPtr_reg[4]_i_1__1_n_4 ,\mOutPtr_reg[4]_i_1__1_n_5 ,\mOutPtr_reg[4]_i_1__1_n_6 ,\mOutPtr_reg[4]_i_1__1_n_7 }),
        .S({\mOutPtr[4]_i_3__9_n_0 ,\mOutPtr[4]_i_4__2_n_0 ,\mOutPtr[4]_i_5__1_n_0 ,\mOutPtr[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[8]_i_1__0_n_7 ),
        .Q(mOutPtr_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[8]_i_1__0_n_6 ),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[8]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[8]_i_1__0_n_4 ),
        .Q(mOutPtr_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr_reg[8]_i_1__0 
       (.CI(\mOutPtr_reg[4]_i_1__1_n_0 ),
        .CO({\mOutPtr_reg[8]_i_1__0_n_0 ,\mOutPtr_reg[8]_i_1__0_n_1 ,\mOutPtr_reg[8]_i_1__0_n_2 ,\mOutPtr_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(mOutPtr_reg[7:4]),
        .O({\mOutPtr_reg[8]_i_1__0_n_4 ,\mOutPtr_reg[8]_i_1__0_n_5 ,\mOutPtr_reg[8]_i_1__0_n_6 ,\mOutPtr_reg[8]_i_1__0_n_7 }),
        .S({\mOutPtr[8]_i_2__2_n_0 ,\mOutPtr[8]_i_3__2_n_0 ,\mOutPtr[8]_i_4__2_n_0 ,\mOutPtr[8]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[10]_i_2__0_n_7 ),
        .Q(mOutPtr_reg[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(raddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1__1 
       (.I0(\waddr[9]_i_2__0_n_0 ),
        .I1(waddr[0]),
        .I2(waddr[7]),
        .I3(waddr[6]),
        .I4(waddr[9]),
        .I5(waddr[8]),
        .O(\waddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1__2 
       (.I0(\waddr[3]_i_2__1_n_0 ),
        .I1(waddr[3]),
        .I2(waddr[2]),
        .I3(waddr[1]),
        .I4(waddr[0]),
        .O(\waddr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h3C34CCCC)) 
    \waddr[2]_i_1__2 
       (.I0(waddr[3]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(\waddr[3]_i_2__1_n_0 ),
        .I4(waddr[1]),
        .O(\waddr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h6C64CCCC)) 
    \waddr[3]_i_1__2 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(\waddr[3]_i_2__1_n_0 ),
        .I4(waddr[1]),
        .O(\waddr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[3]_i_2__1 
       (.I0(waddr[8]),
        .I1(waddr[9]),
        .I2(waddr[6]),
        .I3(waddr[7]),
        .I4(waddr[5]),
        .I5(waddr[4]),
        .O(\waddr[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'hF0F0FC1C)) 
    \waddr[4]_i_1__2 
       (.I0(waddr[5]),
        .I1(waddr[0]),
        .I2(waddr[4]),
        .I3(\waddr[5]_i_2__0_n_0 ),
        .I4(\waddr[5]_i_3__0_n_0 ),
        .O(\waddr[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'hF0F0F858)) 
    \waddr[5]_i_1__2 
       (.I0(waddr[4]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__0_n_0 ),
        .I4(\waddr[5]_i_3__0_n_0 ),
        .O(\waddr[5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \waddr[5]_i_2__0 
       (.I0(waddr[8]),
        .I1(waddr[9]),
        .I2(waddr[6]),
        .I3(waddr[7]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[5]_i_3__0 
       (.I0(waddr[3]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[9]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(\waddr[9]_i_2__0_n_0 ),
        .I4(waddr[0]),
        .I5(waddr[6]),
        .O(\waddr[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[7]_i_1__2 
       (.I0(\waddr[9]_i_2__0_n_0 ),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(waddr[0]),
        .I4(waddr[6]),
        .I5(waddr[7]),
        .O(\waddr[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[8]_i_1__0 
       (.I0(waddr[9]),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(\waddr[9]_i_2__0_n_0 ),
        .I4(waddr[7]),
        .I5(waddr[6]),
        .O(\waddr[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[9]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[7]),
        .I2(\waddr[9]_i_2__0_n_0 ),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .I5(waddr[9]),
        .O(\waddr[9]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \waddr[9]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(waddr[3]),
        .I3(waddr[5]),
        .I4(waddr[4]),
        .O(\waddr[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[0]_i_1__1_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[1]_i_1__2_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[2]_i_1__2_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[3]_i_1__2_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[4]_i_1__2_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[5]_i_1__2_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[6]_i_1__1_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[7]_i_1__2_n_0 ),
        .Q(waddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[8]_i_1__0_n_0 ),
        .Q(waddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[9]_i_1__0_n_0 ),
        .Q(waddr[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w40_d1024_A_ram" *) 
module design_1_userdma_0_0_userdma_fifo_w40_d1024_A_ram
   (D,
    dout_vld_reg,
    dout,
    Q,
    mem_reg_0,
    grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID,
    mem_reg_1,
    empty_n,
    ap_rst_n,
    ap_clk,
    we,
    SR,
    mem_reg_2,
    din);
  output [9:0]D;
  output dout_vld_reg;
  output [34:0]dout;
  input [9:0]Q;
  input mem_reg_0;
  input grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID;
  input [0:0]mem_reg_1;
  input empty_n;
  input ap_rst_n;
  input ap_clk;
  input we;
  input [0:0]SR;
  input [9:0]mem_reg_2;
  input [34:0]din;

  wire [9:0]D;
  wire [9:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [34:0]din;
  wire [34:0]dout;
  wire dout_vld_reg;
  wire empty_n;
  wire grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID;
  wire mem_reg_0;
  wire [0:0]mem_reg_1;
  wire [9:0]mem_reg_2;
  wire mem_reg_i_2__4_n_0;
  wire [9:0]raddr_reg;
  wire \raddr_reg[1]_i_2__1_n_0 ;
  wire \raddr_reg[3]_i_3_n_0 ;
  wire \raddr_reg[4]_i_2__0_n_0 ;
  wire \raddr_reg[4]_i_3__0_n_0 ;
  wire \raddr_reg[4]_i_4__0_n_0 ;
  wire \raddr_reg[5]_i_2__3_n_0 ;
  wire \raddr_reg[5]_i_3__1_n_0 ;
  wire \raddr_reg[9]_i_2__0_n_0 ;
  wire we;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:3]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "40920" *) 
  (* RTL_RAM_NAME = "inst/outbuf_U/U_userdma_fifo_w40_d1024_A_ram/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,mem_reg_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(din[31:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,din[34:32]}),
        .DIPBDIP({1'b0,1'b1,1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(dout[31:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[3],dout[34:32]}),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we),
        .ENBWREN(mem_reg_i_2__4_n_0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(SR),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hD555DDDD)) 
    mem_reg_i_2__4
       (.I0(ap_rst_n),
        .I1(empty_n),
        .I2(mem_reg_1),
        .I3(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID),
        .I4(mem_reg_0),
        .O(mem_reg_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hF00B)) 
    \raddr_reg[0]_i_1__3 
       (.I0(\raddr_reg[1]_i_2__1_n_0 ),
        .I1(Q[1]),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hA5E0)) 
    \raddr_reg[1]_i_1__3 
       (.I0(dout_vld_reg),
        .I1(\raddr_reg[1]_i_2__1_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \raddr_reg[1]_i_2__1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\raddr_reg[4]_i_3__0_n_0 ),
        .O(\raddr_reg[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4040000F4040)) 
    \raddr_reg[2]_i_1__3 
       (.I0(dout_vld_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\raddr_reg[3]_i_3_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF200055552000)) 
    \raddr_reg[3]_i_1__3 
       (.I0(Q[2]),
        .I1(dout_vld_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(\raddr_reg[3]_i_3_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h2AFF)) 
    \raddr_reg[3]_i_2__0 
       (.I0(mem_reg_0),
        .I1(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID),
        .I2(mem_reg_1),
        .I3(empty_n),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'hF0FFF0FFFFFFF7FF)) 
    \raddr_reg[3]_i_3 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(dout_vld_reg),
        .I3(Q[1]),
        .I4(\raddr_reg[4]_i_3__0_n_0 ),
        .I5(Q[0]),
        .O(\raddr_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC3C3CCC4)) 
    \raddr_reg[4]_i_1__3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\raddr_reg[4]_i_2__0_n_0 ),
        .I3(\raddr_reg[4]_i_3__0_n_0 ),
        .I4(Q[0]),
        .I5(\raddr_reg[4]_i_4__0_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h7F55FFFF)) 
    \raddr_reg[4]_i_2__0 
       (.I0(empty_n),
        .I1(mem_reg_1),
        .I2(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID),
        .I3(mem_reg_0),
        .I4(Q[1]),
        .O(\raddr_reg[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[4]_i_3__0 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(Q[8]),
        .O(\raddr_reg[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr_reg[4]_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\raddr_reg[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \raddr_reg[5]_i_1__3 
       (.I0(Q[4]),
        .I1(\raddr_reg[5]_i_2__3_n_0 ),
        .I2(Q[5]),
        .I3(\raddr_reg[5]_i_3__1_n_0 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h8808080800000000)) 
    \raddr_reg[5]_i_2__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(mem_reg_0),
        .I3(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID),
        .I4(mem_reg_1),
        .I5(empty_n),
        .O(\raddr_reg[5]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15555555)) 
    \raddr_reg[5]_i_3__1 
       (.I0(Q[0]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(\raddr_reg[4]_i_2__0_n_0 ),
        .O(\raddr_reg[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC343C3C3C)) 
    \raddr_reg[6]_i_1__1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[0]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\raddr_reg[9]_i_2__0_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCCCCCCCC646C6C6C)) 
    \raddr_reg[7]_i_1__1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[0]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\raddr_reg[9]_i_2__0_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF01AF0F0F0F0F0F0)) 
    \raddr_reg[8]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(\raddr_reg[9]_i_2__0_n_0 ),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \raddr_reg[9]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\raddr_reg[9]_i_2__0_n_0 ),
        .I3(Q[8]),
        .I4(Q[0]),
        .I5(Q[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \raddr_reg[9]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(dout_vld_reg),
        .O(\raddr_reg[9]_i_2__0_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
  FDRE \raddr_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(raddr_reg[8]),
        .R(1'b0));
  FDRE \raddr_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(raddr_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w64_d3_S" *) 
module design_1_userdma_0_0_userdma_fifo_w64_d3_S
   (s2mbuf_c_empty_n,
    s2mbuf_c_full_n,
    out,
    ap_clk,
    ap_rst_n,
    streamtoparallelwithburst_U0_out_memory_read,
    entry_proc_U0_m2s_sts_clear_c_write,
    s2m_sts_clear_c_full_n,
    m2s_sts_clear_c_full_n,
    \out_memory_read_reg_266_reg[1] ,
    in,
    \mOutPtr_reg[2]_0 ,
    SR);
  output s2mbuf_c_empty_n;
  output s2mbuf_c_full_n;
  output [62:0]out;
  input ap_clk;
  input ap_rst_n;
  input streamtoparallelwithburst_U0_out_memory_read;
  input entry_proc_U0_m2s_sts_clear_c_write;
  input s2m_sts_clear_c_full_n;
  input m2s_sts_clear_c_full_n;
  input \out_memory_read_reg_266_reg[1] ;
  input [62:0]in;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]SR;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire entry_proc_U0_m2s_sts_clear_c_write;
  wire [62:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__0_n_0;
  wire m2s_sts_clear_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr[2]_i_1__9_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [62:0]out;
  wire \out_memory_read_reg_266_reg[1] ;
  wire s2m_sts_clear_c_full_n;
  wire s2mbuf_c_empty_n;
  wire s2mbuf_c_full_n;
  wire streamtoparallelwithburst_U0_out_memory_read;

  design_1_userdma_0_0_userdma_fifo_w64_d3_S_shiftReg U_userdma_fifo_w64_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .m2s_sts_clear_c_full_n(m2s_sts_clear_c_full_n),
        .mOutPtr(mOutPtr),
        .out(out),
        .\out_memory_read_reg_266_reg[1] (s2mbuf_c_full_n),
        .\out_memory_read_reg_266_reg[1]_0 (\out_memory_read_reg_266_reg[1] ),
        .s2m_sts_clear_c_full_n(s2m_sts_clear_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(s2mbuf_c_full_n),
        .I2(entry_proc_U0_m2s_sts_clear_c_write),
        .I3(s2mbuf_c_empty_n),
        .I4(streamtoparallelwithburst_U0_out_memory_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(s2mbuf_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(streamtoparallelwithburst_U0_out_memory_read),
        .I3(s2mbuf_c_empty_n),
        .I4(entry_proc_U0_m2s_sts_clear_c_write),
        .I5(s2mbuf_c_full_n),
        .O(internal_full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(s2mbuf_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__13 
       (.I0(s2mbuf_c_empty_n),
        .I1(streamtoparallelwithburst_U0_out_memory_read),
        .I2(s2mbuf_c_full_n),
        .I3(entry_proc_U0_m2s_sts_clear_c_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__13 
       (.I0(mOutPtr[0]),
        .I1(entry_proc_U0_m2s_sts_clear_c_write),
        .I2(s2mbuf_c_full_n),
        .I3(streamtoparallelwithburst_U0_out_memory_read),
        .I4(s2mbuf_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1__9 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(streamtoparallelwithburst_U0_out_memory_read),
        .I4(s2mbuf_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(mOutPtr[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(mOutPtr[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__9_n_0 ),
        .Q(mOutPtr[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "userdma_fifo_w64_d3_S_shiftReg" *) 
module design_1_userdma_0_0_userdma_fifo_w64_d3_S_shiftReg
   (out,
    \out_memory_read_reg_266_reg[1] ,
    s2m_sts_clear_c_full_n,
    m2s_sts_clear_c_full_n,
    \out_memory_read_reg_266_reg[1]_0 ,
    mOutPtr,
    in,
    ap_clk);
  output [62:0]out;
  input \out_memory_read_reg_266_reg[1] ;
  input s2m_sts_clear_c_full_n;
  input m2s_sts_clear_c_full_n;
  input \out_memory_read_reg_266_reg[1]_0 ;
  input [2:0]mOutPtr;
  input [62:0]in;
  input ap_clk;

  wire ap_clk;
  wire [62:0]in;
  wire m2s_sts_clear_c_full_n;
  wire [2:0]mOutPtr;
  wire [62:0]out;
  wire \out_memory_read_reg_266_reg[1] ;
  wire \out_memory_read_reg_266_reg[1]_0 ;
  wire s2m_sts_clear_c_full_n;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG_reg[2][1]_srl3_i_1 
       (.I0(\out_memory_read_reg_266_reg[1] ),
        .I1(s2m_sts_clear_c_full_n),
        .I2(m2s_sts_clear_c_full_n),
        .I3(\out_memory_read_reg_266_reg[1]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][1]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][1]_srl3_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][32]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][32]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][33]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][34]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][35]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][35]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][36]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][36]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][37]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][37]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][38]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][38]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][39]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][39]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][40]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][40]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][41]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][41]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][42]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][42]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][43]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][43]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][44]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][44]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][45]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][45]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][46]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][46]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][47]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][47]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][48]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][48]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][49]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][49]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][50]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][50]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][51]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][51]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][52]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][52]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][53]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][53]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][54]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][54]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][55]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][55]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][56]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][56]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][57]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][57]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][58]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][58]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][59]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][59]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][60]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][60]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][61]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][61]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][62]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][62]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][63]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][63]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(out[62]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
endmodule

(* ORIG_REF_NAME = "userdma_flow_control_loop_pipe_sequential_init" *) 
module design_1_userdma_0_0_userdma_flow_control_loop_pipe_sequential_init
   (ap_loop_init_int_reg_0,
    ap_enable_reg_pp0_iter1_reg,
    D,
    E,
    S,
    ap_sig_allocacmp_i_1,
    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg_reg,
    \trunc_ln23_reg_314_reg[30] ,
    \i_fu_62_reg[0] ,
    ap_enable_reg_pp0_iter2_reg,
    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg_reg_0,
    SR,
    ap_clk,
    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg,
    ap_done_cache_reg_0,
    gmem0_WREADY,
    CO,
    \ap_CS_fsm_reg[4] ,
    Q,
    ap_rst_n,
    ap_loop_init_int_reg_1,
    ap_loop_exit_ready_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1,
    inbuf_empty_n,
    ap_done_cache_reg_1,
    \i_fu_62_reg[30] ,
    icmp_ln23_fu_104_p2_carry__1);
  output [0:0]ap_loop_init_int_reg_0;
  output ap_enable_reg_pp0_iter1_reg;
  output [1:0]D;
  output [0:0]E;
  output [3:0]S;
  output [30:0]ap_sig_allocacmp_i_1;
  output [3:0]grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg_reg;
  output [2:0]\trunc_ln23_reg_314_reg[30] ;
  output [0:0]\i_fu_62_reg[0] ;
  output ap_enable_reg_pp0_iter2_reg;
  output grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg_reg_0;
  input [0:0]SR;
  input ap_clk;
  input grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg;
  input ap_done_cache_reg_0;
  input gmem0_WREADY;
  input [0:0]CO;
  input \ap_CS_fsm_reg[4] ;
  input [1:0]Q;
  input ap_rst_n;
  input ap_loop_init_int_reg_1;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1;
  input inbuf_empty_n;
  input ap_done_cache_reg_1;
  input [30:0]\i_fu_62_reg[30] ;
  input [30:0]icmp_ln23_fu_104_p2_carry__1;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_0;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_0;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire [30:0]ap_sig_allocacmp_i_1;
  wire gmem0_WREADY;
  wire grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg;
  wire [3:0]grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg_reg;
  wire grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg_reg_0;
  wire [0:0]\i_fu_62_reg[0] ;
  wire [30:0]\i_fu_62_reg[30] ;
  wire icmp_ln23_fu_104_p2_carry__0_i_5_n_0;
  wire icmp_ln23_fu_104_p2_carry__0_i_6_n_0;
  wire icmp_ln23_fu_104_p2_carry__0_i_7_n_0;
  wire icmp_ln23_fu_104_p2_carry__0_i_8_n_0;
  wire [30:0]icmp_ln23_fu_104_p2_carry__1;
  wire icmp_ln23_fu_104_p2_carry__1_i_4_n_0;
  wire icmp_ln23_fu_104_p2_carry__1_i_5_n_0;
  wire icmp_ln23_fu_104_p2_carry_i_5_n_0;
  wire icmp_ln23_fu_104_p2_carry_i_6_n_0;
  wire icmp_ln23_fu_104_p2_carry_i_7_n_0;
  wire icmp_ln23_fu_104_p2_carry_i_8_n_0;
  wire inbuf_empty_n;
  wire [2:0]\trunc_ln23_reg_314_reg[30] ;

  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__0_i_1
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [8]),
        .O(ap_sig_allocacmp_i_1[8]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__0_i_2
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [7]),
        .O(ap_sig_allocacmp_i_1[7]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__0_i_3
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [6]),
        .O(ap_sig_allocacmp_i_1[6]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__0_i_4
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [5]),
        .O(ap_sig_allocacmp_i_1[5]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__1_i_1
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [12]),
        .O(ap_sig_allocacmp_i_1[12]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__1_i_2
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [11]),
        .O(ap_sig_allocacmp_i_1[11]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__1_i_3
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [10]),
        .O(ap_sig_allocacmp_i_1[10]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__1_i_4
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [9]),
        .O(ap_sig_allocacmp_i_1[9]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__2_i_1
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [16]),
        .O(ap_sig_allocacmp_i_1[16]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__2_i_2
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [15]),
        .O(ap_sig_allocacmp_i_1[15]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__2_i_3
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [14]),
        .O(ap_sig_allocacmp_i_1[14]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__2_i_4
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [13]),
        .O(ap_sig_allocacmp_i_1[13]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__3_i_1
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [20]),
        .O(ap_sig_allocacmp_i_1[20]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__3_i_2
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [19]),
        .O(ap_sig_allocacmp_i_1[19]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__3_i_3
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [18]),
        .O(ap_sig_allocacmp_i_1[18]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__3_i_4
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [17]),
        .O(ap_sig_allocacmp_i_1[17]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__4_i_1
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [24]),
        .O(ap_sig_allocacmp_i_1[24]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__4_i_2
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [23]),
        .O(ap_sig_allocacmp_i_1[23]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__4_i_3
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [22]),
        .O(ap_sig_allocacmp_i_1[22]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__4_i_4
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [21]),
        .O(ap_sig_allocacmp_i_1[21]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__5_i_1
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [28]),
        .O(ap_sig_allocacmp_i_1[28]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__5_i_2
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [27]),
        .O(ap_sig_allocacmp_i_1[27]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__5_i_3
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [26]),
        .O(ap_sig_allocacmp_i_1[26]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__5_i_4
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [25]),
        .O(ap_sig_allocacmp_i_1[25]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__6_i_1
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [30]),
        .O(ap_sig_allocacmp_i_1[30]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry__6_i_2
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [29]),
        .O(ap_sig_allocacmp_i_1[29]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry_i_1
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [0]),
        .O(ap_sig_allocacmp_i_1[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry_i_2
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [4]),
        .O(ap_sig_allocacmp_i_1[4]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry_i_3
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [3]),
        .O(ap_sig_allocacmp_i_1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry_i_4
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [2]),
        .O(ap_sig_allocacmp_i_1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln23_fu_110_p2_carry_i_5
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_62_reg[30] [1]),
        .O(ap_sig_allocacmp_i_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'hFFFFA200)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(ap_done_cache),
        .I2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'h4F00)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_done_cache),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDD5D5555CC0C0000)) 
    ap_done_cache_i_1__0
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_done_cache_reg_0),
        .I3(gmem0_WREADY),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_0),
        .Q(ap_done_cache),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFF8F80800080)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(CO),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_done_cache_reg_0),
        .I4(gmem0_WREADY),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFDDDDDD5DDDDDDD)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_loop_init_int_reg_1),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF20F0F0F0)) 
    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg_i_1
       (.I0(ap_done_cache_reg_0),
        .I1(gmem0_WREADY),
        .I2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(CO),
        .I5(Q[0]),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT2 #(
    .INIT(4'hD)) 
    \i_fu_62[0]_i_1 
       (.I0(\i_fu_62_reg[30] [0]),
        .I1(ap_loop_init_int),
        .O(\i_fu_62_reg[0] ));
  LUT6 #(
    .INIT(64'h8808000000000000)) 
    \i_fu_62[30]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I2(ap_done_cache_reg_0),
        .I3(gmem0_WREADY),
        .I4(CO),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(ap_loop_init_int_reg_0));
  LUT5 #(
    .INIT(32'h40004040)) 
    \i_fu_62[30]_i_2 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I3(gmem0_WREADY),
        .I4(ap_done_cache_reg_0),
        .O(E));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln23_fu_104_p2_carry__0_i_1
       (.I0(icmp_ln23_fu_104_p2_carry__0_i_5_n_0),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_62_reg[30] [21]),
        .I4(icmp_ln23_fu_104_p2_carry__1[21]),
        .O(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg_reg[3]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln23_fu_104_p2_carry__0_i_2
       (.I0(icmp_ln23_fu_104_p2_carry__0_i_6_n_0),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_62_reg[30] [18]),
        .I4(icmp_ln23_fu_104_p2_carry__1[18]),
        .O(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg_reg[2]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln23_fu_104_p2_carry__0_i_3
       (.I0(icmp_ln23_fu_104_p2_carry__0_i_7_n_0),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_62_reg[30] [15]),
        .I4(icmp_ln23_fu_104_p2_carry__1[15]),
        .O(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg_reg[1]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln23_fu_104_p2_carry__0_i_4
       (.I0(icmp_ln23_fu_104_p2_carry__0_i_8_n_0),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_62_reg[30] [12]),
        .I4(icmp_ln23_fu_104_p2_carry__1[12]),
        .O(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln23_fu_104_p2_carry__0_i_5
       (.I0(\i_fu_62_reg[30] [22]),
        .I1(icmp_ln23_fu_104_p2_carry__1[22]),
        .I2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_62_reg[30] [23]),
        .I5(icmp_ln23_fu_104_p2_carry__1[23]),
        .O(icmp_ln23_fu_104_p2_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln23_fu_104_p2_carry__0_i_6
       (.I0(\i_fu_62_reg[30] [19]),
        .I1(icmp_ln23_fu_104_p2_carry__1[19]),
        .I2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_62_reg[30] [20]),
        .I5(icmp_ln23_fu_104_p2_carry__1[20]),
        .O(icmp_ln23_fu_104_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln23_fu_104_p2_carry__0_i_7
       (.I0(\i_fu_62_reg[30] [16]),
        .I1(icmp_ln23_fu_104_p2_carry__1[16]),
        .I2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_62_reg[30] [17]),
        .I5(icmp_ln23_fu_104_p2_carry__1[17]),
        .O(icmp_ln23_fu_104_p2_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln23_fu_104_p2_carry__0_i_8
       (.I0(\i_fu_62_reg[30] [13]),
        .I1(icmp_ln23_fu_104_p2_carry__1[13]),
        .I2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_62_reg[30] [14]),
        .I5(icmp_ln23_fu_104_p2_carry__1[14]),
        .O(icmp_ln23_fu_104_p2_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln23_fu_104_p2_carry__1_i_1
       (.I0(icmp_ln23_fu_104_p2_carry__1[30]),
        .I1(\i_fu_62_reg[30] [30]),
        .I2(ap_loop_init_int),
        .I3(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .O(\trunc_ln23_reg_314_reg[30] [2]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln23_fu_104_p2_carry__1_i_2
       (.I0(icmp_ln23_fu_104_p2_carry__1_i_4_n_0),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_62_reg[30] [27]),
        .I4(icmp_ln23_fu_104_p2_carry__1[27]),
        .O(\trunc_ln23_reg_314_reg[30] [1]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln23_fu_104_p2_carry__1_i_3
       (.I0(icmp_ln23_fu_104_p2_carry__1_i_5_n_0),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_62_reg[30] [24]),
        .I4(icmp_ln23_fu_104_p2_carry__1[24]),
        .O(\trunc_ln23_reg_314_reg[30] [0]));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln23_fu_104_p2_carry__1_i_4
       (.I0(\i_fu_62_reg[30] [28]),
        .I1(icmp_ln23_fu_104_p2_carry__1[28]),
        .I2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_62_reg[30] [29]),
        .I5(icmp_ln23_fu_104_p2_carry__1[29]),
        .O(icmp_ln23_fu_104_p2_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln23_fu_104_p2_carry__1_i_5
       (.I0(\i_fu_62_reg[30] [25]),
        .I1(icmp_ln23_fu_104_p2_carry__1[25]),
        .I2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_62_reg[30] [26]),
        .I5(icmp_ln23_fu_104_p2_carry__1[26]),
        .O(icmp_ln23_fu_104_p2_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln23_fu_104_p2_carry_i_1
       (.I0(icmp_ln23_fu_104_p2_carry_i_5_n_0),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_62_reg[30] [9]),
        .I4(icmp_ln23_fu_104_p2_carry__1[9]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln23_fu_104_p2_carry_i_2
       (.I0(icmp_ln23_fu_104_p2_carry_i_6_n_0),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_62_reg[30] [6]),
        .I4(icmp_ln23_fu_104_p2_carry__1[6]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln23_fu_104_p2_carry_i_3
       (.I0(icmp_ln23_fu_104_p2_carry_i_7_n_0),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_62_reg[30] [3]),
        .I4(icmp_ln23_fu_104_p2_carry__1[3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln23_fu_104_p2_carry_i_4
       (.I0(icmp_ln23_fu_104_p2_carry_i_8_n_0),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_62_reg[30] [0]),
        .I4(icmp_ln23_fu_104_p2_carry__1[0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln23_fu_104_p2_carry_i_5
       (.I0(\i_fu_62_reg[30] [10]),
        .I1(icmp_ln23_fu_104_p2_carry__1[10]),
        .I2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_62_reg[30] [11]),
        .I5(icmp_ln23_fu_104_p2_carry__1[11]),
        .O(icmp_ln23_fu_104_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln23_fu_104_p2_carry_i_6
       (.I0(\i_fu_62_reg[30] [7]),
        .I1(icmp_ln23_fu_104_p2_carry__1[7]),
        .I2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_62_reg[30] [8]),
        .I5(icmp_ln23_fu_104_p2_carry__1[8]),
        .O(icmp_ln23_fu_104_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln23_fu_104_p2_carry_i_7
       (.I0(\i_fu_62_reg[30] [4]),
        .I1(icmp_ln23_fu_104_p2_carry__1[4]),
        .I2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_62_reg[30] [5]),
        .I5(icmp_ln23_fu_104_p2_carry__1[5]),
        .O(icmp_ln23_fu_104_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln23_fu_104_p2_carry_i_8
       (.I0(\i_fu_62_reg[30] [1]),
        .I1(icmp_ln23_fu_104_p2_carry__1[1]),
        .I2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_62_reg[30] [2]),
        .I5(icmp_ln23_fu_104_p2_carry__1[2]),
        .O(icmp_ln23_fu_104_p2_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'hFD)) 
    mem_reg_i_5
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(inbuf_empty_n),
        .I2(ap_done_cache_reg_1),
        .O(ap_enable_reg_pp0_iter1_reg));
endmodule

(* ORIG_REF_NAME = "userdma_flow_control_loop_pipe_sequential_init" *) 
module design_1_userdma_0_0_userdma_flow_control_loop_pipe_sequential_init_13
   (ap_loop_init_int_reg_0,
    ap_enable_reg_pp0_iter1_reg,
    empty_fu_76,
    D,
    E,
    O,
    \empty_fu_76_reg[7] ,
    \empty_fu_76_reg[11] ,
    \empty_fu_76_reg[15] ,
    \empty_fu_76_reg[19] ,
    \empty_fu_76_reg[23] ,
    \empty_fu_76_reg[27] ,
    \empty_fu_76_reg[31] ,
    SR,
    ap_clk,
    \count_fu_72_reg[0] ,
    CO,
    grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg,
    \empty_fu_76_reg[0] ,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter2_reg,
    \ap_CS_fsm_reg[1] ,
    ap_NS_fsm12_out,
    Q,
    ap_done_cache_reg_0,
    inbuf_full_n,
    inStreamTop_TVALID_int_regslice,
    incount_full_n,
    ap_enable_reg_pp0_iter2,
    icmp_ln75_reg_302,
    empty_fu_76_reg,
    \empty_fu_76_reg[31]_0 ,
    empty_fu_76_reg_3_sp_1,
    s2m_enb_clrsts,
    \ap_CS_fsm_reg[2] );
  output ap_loop_init_int_reg_0;
  output ap_enable_reg_pp0_iter1_reg;
  output empty_fu_76;
  output [1:0]D;
  output [0:0]E;
  output [3:0]O;
  output [3:0]\empty_fu_76_reg[7] ;
  output [3:0]\empty_fu_76_reg[11] ;
  output [3:0]\empty_fu_76_reg[15] ;
  output [3:0]\empty_fu_76_reg[19] ;
  output [3:0]\empty_fu_76_reg[23] ;
  output [3:0]\empty_fu_76_reg[27] ;
  output [3:0]\empty_fu_76_reg[31] ;
  input [0:0]SR;
  input ap_clk;
  input \count_fu_72_reg[0] ;
  input [0:0]CO;
  input grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg;
  input [0:0]\empty_fu_76_reg[0] ;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input \ap_CS_fsm_reg[1] ;
  input ap_NS_fsm12_out;
  input [1:0]Q;
  input ap_done_cache_reg_0;
  input inbuf_full_n;
  input inStreamTop_TVALID_int_regslice;
  input incount_full_n;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln75_reg_302;
  input [30:0]empty_fu_76_reg;
  input [31:0]\empty_fu_76_reg[31]_0 ;
  input empty_fu_76_reg_3_sp_1;
  input s2m_enb_clrsts;
  input \ap_CS_fsm_reg[2] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire \count_fu_72_reg[0] ;
  wire empty_fu_76;
  wire \empty_fu_76[0]_i_3_n_0 ;
  wire \empty_fu_76[0]_i_4_n_0 ;
  wire \empty_fu_76[0]_i_5_n_0 ;
  wire \empty_fu_76[0]_i_6_n_0 ;
  wire \empty_fu_76[0]_i_7_n_0 ;
  wire \empty_fu_76[12]_i_2_n_0 ;
  wire \empty_fu_76[12]_i_3_n_0 ;
  wire \empty_fu_76[12]_i_4_n_0 ;
  wire \empty_fu_76[12]_i_5_n_0 ;
  wire \empty_fu_76[16]_i_2_n_0 ;
  wire \empty_fu_76[16]_i_3_n_0 ;
  wire \empty_fu_76[16]_i_4_n_0 ;
  wire \empty_fu_76[16]_i_5_n_0 ;
  wire \empty_fu_76[20]_i_2_n_0 ;
  wire \empty_fu_76[20]_i_3_n_0 ;
  wire \empty_fu_76[20]_i_4_n_0 ;
  wire \empty_fu_76[20]_i_5_n_0 ;
  wire \empty_fu_76[24]_i_2_n_0 ;
  wire \empty_fu_76[24]_i_3_n_0 ;
  wire \empty_fu_76[24]_i_4_n_0 ;
  wire \empty_fu_76[24]_i_5_n_0 ;
  wire \empty_fu_76[28]_i_2_n_0 ;
  wire \empty_fu_76[28]_i_3_n_0 ;
  wire \empty_fu_76[28]_i_4_n_0 ;
  wire \empty_fu_76[28]_i_5_n_0 ;
  wire \empty_fu_76[4]_i_2_n_0 ;
  wire \empty_fu_76[4]_i_3_n_0 ;
  wire \empty_fu_76[4]_i_4_n_0 ;
  wire \empty_fu_76[4]_i_5_n_0 ;
  wire \empty_fu_76[8]_i_2_n_0 ;
  wire \empty_fu_76[8]_i_3_n_0 ;
  wire \empty_fu_76[8]_i_4_n_0 ;
  wire \empty_fu_76[8]_i_5_n_0 ;
  wire [30:0]empty_fu_76_reg;
  wire [0:0]\empty_fu_76_reg[0] ;
  wire \empty_fu_76_reg[0]_i_2_n_0 ;
  wire \empty_fu_76_reg[0]_i_2_n_1 ;
  wire \empty_fu_76_reg[0]_i_2_n_2 ;
  wire \empty_fu_76_reg[0]_i_2_n_3 ;
  wire [3:0]\empty_fu_76_reg[11] ;
  wire \empty_fu_76_reg[12]_i_1_n_0 ;
  wire \empty_fu_76_reg[12]_i_1_n_1 ;
  wire \empty_fu_76_reg[12]_i_1_n_2 ;
  wire \empty_fu_76_reg[12]_i_1_n_3 ;
  wire [3:0]\empty_fu_76_reg[15] ;
  wire \empty_fu_76_reg[16]_i_1_n_0 ;
  wire \empty_fu_76_reg[16]_i_1_n_1 ;
  wire \empty_fu_76_reg[16]_i_1_n_2 ;
  wire \empty_fu_76_reg[16]_i_1_n_3 ;
  wire [3:0]\empty_fu_76_reg[19] ;
  wire \empty_fu_76_reg[20]_i_1_n_0 ;
  wire \empty_fu_76_reg[20]_i_1_n_1 ;
  wire \empty_fu_76_reg[20]_i_1_n_2 ;
  wire \empty_fu_76_reg[20]_i_1_n_3 ;
  wire [3:0]\empty_fu_76_reg[23] ;
  wire \empty_fu_76_reg[24]_i_1_n_0 ;
  wire \empty_fu_76_reg[24]_i_1_n_1 ;
  wire \empty_fu_76_reg[24]_i_1_n_2 ;
  wire \empty_fu_76_reg[24]_i_1_n_3 ;
  wire [3:0]\empty_fu_76_reg[27] ;
  wire \empty_fu_76_reg[28]_i_1_n_1 ;
  wire \empty_fu_76_reg[28]_i_1_n_2 ;
  wire \empty_fu_76_reg[28]_i_1_n_3 ;
  wire [3:0]\empty_fu_76_reg[31] ;
  wire [31:0]\empty_fu_76_reg[31]_0 ;
  wire \empty_fu_76_reg[4]_i_1_n_0 ;
  wire \empty_fu_76_reg[4]_i_1_n_1 ;
  wire \empty_fu_76_reg[4]_i_1_n_2 ;
  wire \empty_fu_76_reg[4]_i_1_n_3 ;
  wire [3:0]\empty_fu_76_reg[7] ;
  wire \empty_fu_76_reg[8]_i_1_n_0 ;
  wire \empty_fu_76_reg[8]_i_1_n_1 ;
  wire \empty_fu_76_reg[8]_i_1_n_2 ;
  wire \empty_fu_76_reg[8]_i_1_n_3 ;
  wire empty_fu_76_reg_3_sn_1;
  wire grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg;
  wire icmp_ln75_reg_302;
  wire inStreamTop_TVALID_int_regslice;
  wire inbuf_full_n;
  wire incount_full_n;
  wire s2m_enb_clrsts;
  wire [3:3]\NLW_empty_fu_76_reg[28]_i_1_CO_UNCONNECTED ;

  assign empty_fu_76_reg_3_sn_1 = empty_fu_76_reg_3_sp_1;
  LUT6 #(
    .INIT(64'hFFFFFF00FF8AFF00)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_NS_fsm12_out),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFF2F2F2)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(s2m_enb_clrsts),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(E),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1
       (.I0(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDDDFF5D)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \count_fu_72[0]_i_1 
       (.I0(\count_fu_72_reg[0] ),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(ap_loop_init_int_reg_0));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \empty_fu_76[0]_i_1 
       (.I0(\count_fu_72_reg[0] ),
        .I1(\empty_fu_76_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(empty_fu_76));
  LUT2 #(
    .INIT(4'h7)) 
    \empty_fu_76[0]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .O(\empty_fu_76[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[0]_i_4 
       (.I0(empty_fu_76_reg[2]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [3]),
        .O(\empty_fu_76[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[0]_i_5 
       (.I0(empty_fu_76_reg[1]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [2]),
        .O(\empty_fu_76[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[0]_i_6 
       (.I0(empty_fu_76_reg[0]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [1]),
        .O(\empty_fu_76[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA333)) 
    \empty_fu_76[0]_i_7 
       (.I0(\empty_fu_76_reg[31]_0 [0]),
        .I1(empty_fu_76_reg_3_sn_1),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(\empty_fu_76[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[12]_i_2 
       (.I0(empty_fu_76_reg[14]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [15]),
        .O(\empty_fu_76[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[12]_i_3 
       (.I0(empty_fu_76_reg[13]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [14]),
        .O(\empty_fu_76[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[12]_i_4 
       (.I0(empty_fu_76_reg[12]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [13]),
        .O(\empty_fu_76[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[12]_i_5 
       (.I0(empty_fu_76_reg[11]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [12]),
        .O(\empty_fu_76[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[16]_i_2 
       (.I0(empty_fu_76_reg[18]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [19]),
        .O(\empty_fu_76[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[16]_i_3 
       (.I0(empty_fu_76_reg[17]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [18]),
        .O(\empty_fu_76[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[16]_i_4 
       (.I0(empty_fu_76_reg[16]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [17]),
        .O(\empty_fu_76[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[16]_i_5 
       (.I0(empty_fu_76_reg[15]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [16]),
        .O(\empty_fu_76[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[20]_i_2 
       (.I0(empty_fu_76_reg[22]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [23]),
        .O(\empty_fu_76[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[20]_i_3 
       (.I0(empty_fu_76_reg[21]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [22]),
        .O(\empty_fu_76[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[20]_i_4 
       (.I0(empty_fu_76_reg[20]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [21]),
        .O(\empty_fu_76[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[20]_i_5 
       (.I0(empty_fu_76_reg[19]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [20]),
        .O(\empty_fu_76[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[24]_i_2 
       (.I0(empty_fu_76_reg[26]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [27]),
        .O(\empty_fu_76[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[24]_i_3 
       (.I0(empty_fu_76_reg[25]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [26]),
        .O(\empty_fu_76[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[24]_i_4 
       (.I0(empty_fu_76_reg[24]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [25]),
        .O(\empty_fu_76[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[24]_i_5 
       (.I0(empty_fu_76_reg[23]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [24]),
        .O(\empty_fu_76[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[28]_i_2 
       (.I0(empty_fu_76_reg[30]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [31]),
        .O(\empty_fu_76[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[28]_i_3 
       (.I0(empty_fu_76_reg[29]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [30]),
        .O(\empty_fu_76[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[28]_i_4 
       (.I0(empty_fu_76_reg[28]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [29]),
        .O(\empty_fu_76[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[28]_i_5 
       (.I0(empty_fu_76_reg[27]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [28]),
        .O(\empty_fu_76[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[4]_i_2 
       (.I0(empty_fu_76_reg[6]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [7]),
        .O(\empty_fu_76[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[4]_i_3 
       (.I0(empty_fu_76_reg[5]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [6]),
        .O(\empty_fu_76[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[4]_i_4 
       (.I0(empty_fu_76_reg[4]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [5]),
        .O(\empty_fu_76[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[4]_i_5 
       (.I0(empty_fu_76_reg[3]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [4]),
        .O(\empty_fu_76[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[8]_i_2 
       (.I0(empty_fu_76_reg[10]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [11]),
        .O(\empty_fu_76[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[8]_i_3 
       (.I0(empty_fu_76_reg[9]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [10]),
        .O(\empty_fu_76[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[8]_i_4 
       (.I0(empty_fu_76_reg[8]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [9]),
        .O(\empty_fu_76[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_fu_76[8]_i_5 
       (.I0(empty_fu_76_reg[7]),
        .I1(ap_loop_init_int),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(\empty_fu_76_reg[31]_0 [8]),
        .O(\empty_fu_76[8]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_76_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\empty_fu_76_reg[0]_i_2_n_0 ,\empty_fu_76_reg[0]_i_2_n_1 ,\empty_fu_76_reg[0]_i_2_n_2 ,\empty_fu_76_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\empty_fu_76[0]_i_3_n_0 }),
        .O(O),
        .S({\empty_fu_76[0]_i_4_n_0 ,\empty_fu_76[0]_i_5_n_0 ,\empty_fu_76[0]_i_6_n_0 ,\empty_fu_76[0]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_76_reg[12]_i_1 
       (.CI(\empty_fu_76_reg[8]_i_1_n_0 ),
        .CO({\empty_fu_76_reg[12]_i_1_n_0 ,\empty_fu_76_reg[12]_i_1_n_1 ,\empty_fu_76_reg[12]_i_1_n_2 ,\empty_fu_76_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\empty_fu_76_reg[15] ),
        .S({\empty_fu_76[12]_i_2_n_0 ,\empty_fu_76[12]_i_3_n_0 ,\empty_fu_76[12]_i_4_n_0 ,\empty_fu_76[12]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_76_reg[16]_i_1 
       (.CI(\empty_fu_76_reg[12]_i_1_n_0 ),
        .CO({\empty_fu_76_reg[16]_i_1_n_0 ,\empty_fu_76_reg[16]_i_1_n_1 ,\empty_fu_76_reg[16]_i_1_n_2 ,\empty_fu_76_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\empty_fu_76_reg[19] ),
        .S({\empty_fu_76[16]_i_2_n_0 ,\empty_fu_76[16]_i_3_n_0 ,\empty_fu_76[16]_i_4_n_0 ,\empty_fu_76[16]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_76_reg[20]_i_1 
       (.CI(\empty_fu_76_reg[16]_i_1_n_0 ),
        .CO({\empty_fu_76_reg[20]_i_1_n_0 ,\empty_fu_76_reg[20]_i_1_n_1 ,\empty_fu_76_reg[20]_i_1_n_2 ,\empty_fu_76_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\empty_fu_76_reg[23] ),
        .S({\empty_fu_76[20]_i_2_n_0 ,\empty_fu_76[20]_i_3_n_0 ,\empty_fu_76[20]_i_4_n_0 ,\empty_fu_76[20]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_76_reg[24]_i_1 
       (.CI(\empty_fu_76_reg[20]_i_1_n_0 ),
        .CO({\empty_fu_76_reg[24]_i_1_n_0 ,\empty_fu_76_reg[24]_i_1_n_1 ,\empty_fu_76_reg[24]_i_1_n_2 ,\empty_fu_76_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\empty_fu_76_reg[27] ),
        .S({\empty_fu_76[24]_i_2_n_0 ,\empty_fu_76[24]_i_3_n_0 ,\empty_fu_76[24]_i_4_n_0 ,\empty_fu_76[24]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_76_reg[28]_i_1 
       (.CI(\empty_fu_76_reg[24]_i_1_n_0 ),
        .CO({\NLW_empty_fu_76_reg[28]_i_1_CO_UNCONNECTED [3],\empty_fu_76_reg[28]_i_1_n_1 ,\empty_fu_76_reg[28]_i_1_n_2 ,\empty_fu_76_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\empty_fu_76_reg[31] ),
        .S({\empty_fu_76[28]_i_2_n_0 ,\empty_fu_76[28]_i_3_n_0 ,\empty_fu_76[28]_i_4_n_0 ,\empty_fu_76[28]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_76_reg[4]_i_1 
       (.CI(\empty_fu_76_reg[0]_i_2_n_0 ),
        .CO({\empty_fu_76_reg[4]_i_1_n_0 ,\empty_fu_76_reg[4]_i_1_n_1 ,\empty_fu_76_reg[4]_i_1_n_2 ,\empty_fu_76_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\empty_fu_76_reg[7] ),
        .S({\empty_fu_76[4]_i_2_n_0 ,\empty_fu_76[4]_i_3_n_0 ,\empty_fu_76[4]_i_4_n_0 ,\empty_fu_76[4]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_76_reg[8]_i_1 
       (.CI(\empty_fu_76_reg[4]_i_1_n_0 ),
        .CO({\empty_fu_76_reg[8]_i_1_n_0 ,\empty_fu_76_reg[8]_i_1_n_1 ,\empty_fu_76_reg[8]_i_1_n_2 ,\empty_fu_76_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\empty_fu_76_reg[11] ),
        .S({\empty_fu_76[8]_i_2_n_0 ,\empty_fu_76[8]_i_3_n_0 ,\empty_fu_76[8]_i_4_n_0 ,\empty_fu_76[8]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h4F440000)) 
    \in_len_V[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(E));
  LUT6 #(
    .INIT(64'h2AFF2A2A2A2A2A2A)) 
    \in_len_V[31]_i_3 
       (.I0(ap_done_cache_reg_0),
        .I1(inbuf_full_n),
        .I2(inStreamTop_TVALID_int_regslice),
        .I3(incount_full_n),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(icmp_ln75_reg_302),
        .O(ap_enable_reg_pp0_iter1_reg));
endmodule

(* ORIG_REF_NAME = "userdma_flow_control_loop_pipe_sequential_init" *) 
module design_1_userdma_0_0_userdma_flow_control_loop_pipe_sequential_init_3
   (grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg,
    dout_vld_reg,
    grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_ready,
    E,
    D,
    grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0,
    S,
    \i_fu_98_reg[30] ,
    \i_fu_98_reg[0] ,
    \sub_reg_377_reg[10] ,
    \trunc_ln90_reg_372_reg[22] ,
    \sub_reg_377_reg[22] ,
    \trunc_ln90_reg_372_reg[30] ,
    \sub_reg_377_reg[30] ,
    ap_loop_init_int_reg_0,
    \i_fu_98_reg[4] ,
    \i_fu_98_reg[8] ,
    \i_fu_98_reg[12] ,
    \i_fu_98_reg[16] ,
    \i_fu_98_reg[20] ,
    \i_fu_98_reg[24] ,
    \i_fu_98_reg[28] ,
    \ap_CS_fsm_reg[19] ,
    \out_val_last_V_reg_333_reg[0] ,
    \icmp_ln1065_reg_344_reg[0] ,
    \icmp_ln119_reg_338_reg[0] ,
    grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_1,
    Img_width_count,
    SR,
    ap_clk,
    grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg,
    CO,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg,
    \ap_CS_fsm_reg[21] ,
    m2s_enb_clrsts,
    paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write,
    gmem1_RVALID,
    ap_enable_reg_pp0_iter1,
    ap_done_cache_reg_0,
    outbuf_full_n,
    ap_done_cache_reg_1,
    Q,
    first00_out,
    \m2s_len_reg[31] ,
    \m2s_len_reg[31]_0 ,
    DI,
    icmp_ln114_1_fu_185_p2_carry__1,
    \icmp_ln110_reg_329_reg[0] ,
    \icmp_ln110_fu_163_p2_inferred__0/i__carry ,
    \icmp_ln110_fu_163_p2_inferred__0/i__carry_0 ,
    \icmp_ln110_fu_163_p2_inferred__0/i__carry__0 ,
    \icmp_ln110_fu_163_p2_inferred__0/i__carry__0_0 ,
    \icmp_ln110_fu_163_p2_inferred__0/i__carry__0_1 ,
    \icmp_ln110_reg_329_reg[0]_0 ,
    \icmp_ln110_reg_329_reg[0]_1 ,
    outcount_full_n,
    \out_val_last_V_reg_333_reg[0]_0 ,
    \out_val_last_V_reg_333_reg[0]_1 ,
    out_val_last_V_reg_333,
    \icmp_ln1065_reg_344_reg[0]_0 ,
    icmp_ln1065_reg_344,
    \icmp_ln119_reg_338_reg[0]_0 ,
    icmp_ln119_reg_338);
  output [0:0]grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg;
  output dout_vld_reg;
  output grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_ready;
  output [0:0]E;
  output [1:0]D;
  output [31:0]grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0;
  output [3:0]S;
  output [1:0]\i_fu_98_reg[30] ;
  output [0:0]\i_fu_98_reg[0] ;
  output [3:0]\sub_reg_377_reg[10] ;
  output [3:0]\trunc_ln90_reg_372_reg[22] ;
  output [3:0]\sub_reg_377_reg[22] ;
  output [2:0]\trunc_ln90_reg_372_reg[30] ;
  output [2:0]\sub_reg_377_reg[30] ;
  output [0:0]ap_loop_init_int_reg_0;
  output [3:0]\i_fu_98_reg[4] ;
  output [3:0]\i_fu_98_reg[8] ;
  output [3:0]\i_fu_98_reg[12] ;
  output [3:0]\i_fu_98_reg[16] ;
  output [3:0]\i_fu_98_reg[20] ;
  output [3:0]\i_fu_98_reg[24] ;
  output [3:0]\i_fu_98_reg[28] ;
  output \ap_CS_fsm_reg[19] ;
  output \out_val_last_V_reg_333_reg[0] ;
  output \icmp_ln1065_reg_344_reg[0] ;
  output \icmp_ln119_reg_338_reg[0] ;
  output [0:0]grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_1;
  output Img_width_count;
  input [0:0]SR;
  input ap_clk;
  input grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg;
  input [0:0]CO;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [4:0]\ap_CS_fsm_reg[21] ;
  input m2s_enb_clrsts;
  input paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write;
  input gmem1_RVALID;
  input ap_enable_reg_pp0_iter1;
  input ap_done_cache_reg_0;
  input outbuf_full_n;
  input ap_done_cache_reg_1;
  input [31:0]Q;
  input first00_out;
  input [31:0]\m2s_len_reg[31] ;
  input [30:0]\m2s_len_reg[31]_0 ;
  input [3:0]DI;
  input [30:0]icmp_ln114_1_fu_185_p2_carry__1;
  input [30:0]\icmp_ln110_reg_329_reg[0] ;
  input [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry ;
  input [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry_0 ;
  input [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry__0 ;
  input [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_0 ;
  input [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_1 ;
  input [3:0]\icmp_ln110_reg_329_reg[0]_0 ;
  input [2:0]\icmp_ln110_reg_329_reg[0]_1 ;
  input outcount_full_n;
  input [0:0]\out_val_last_V_reg_333_reg[0]_0 ;
  input [0:0]\out_val_last_V_reg_333_reg[0]_1 ;
  input out_val_last_V_reg_333;
  input [0:0]\icmp_ln1065_reg_344_reg[0]_0 ;
  input icmp_ln1065_reg_344;
  input [0:0]\icmp_ln119_reg_338_reg[0]_0 ;
  input icmp_ln119_reg_338;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire Img_width_count;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[21]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[19] ;
  wire [4:0]\ap_CS_fsm_reg[21] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_0;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_0;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire [29:1]ap_sig_allocacmp_i_2;
  wire dout_vld_reg;
  wire first00_out;
  wire gmem1_RVALID;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_ready;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg;
  wire [0:0]grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg;
  wire [31:0]grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0;
  wire [0:0]grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_1;
  wire [0:0]\i_fu_98_reg[0] ;
  wire [3:0]\i_fu_98_reg[12] ;
  wire [3:0]\i_fu_98_reg[16] ;
  wire [3:0]\i_fu_98_reg[20] ;
  wire [3:0]\i_fu_98_reg[24] ;
  wire [3:0]\i_fu_98_reg[28] ;
  wire [1:0]\i_fu_98_reg[30] ;
  wire [3:0]\i_fu_98_reg[4] ;
  wire [3:0]\i_fu_98_reg[8] ;
  wire icmp_ln1065_reg_344;
  wire \icmp_ln1065_reg_344_reg[0] ;
  wire [0:0]\icmp_ln1065_reg_344_reg[0]_0 ;
  wire [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry ;
  wire [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry_0 ;
  wire [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry__0 ;
  wire [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_0 ;
  wire [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_1 ;
  wire [30:0]\icmp_ln110_reg_329_reg[0] ;
  wire [3:0]\icmp_ln110_reg_329_reg[0]_0 ;
  wire [2:0]\icmp_ln110_reg_329_reg[0]_1 ;
  wire [30:0]icmp_ln114_1_fu_185_p2_carry__1;
  wire icmp_ln119_reg_338;
  wire \icmp_ln119_reg_338_reg[0] ;
  wire [0:0]\icmp_ln119_reg_338_reg[0]_0 ;
  wire m2s_enb_clrsts;
  wire [31:0]\m2s_len_reg[31] ;
  wire [30:0]\m2s_len_reg[31]_0 ;
  wire out_val_last_V_reg_333;
  wire \out_val_last_V_reg_333_reg[0] ;
  wire [0:0]\out_val_last_V_reg_333_reg[0]_0 ;
  wire [0:0]\out_val_last_V_reg_333_reg[0]_1 ;
  wire outbuf_full_n;
  wire outcount_full_n;
  wire paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write;
  wire [3:0]\sub_reg_377_reg[10] ;
  wire [3:0]\sub_reg_377_reg[22] ;
  wire [2:0]\sub_reg_377_reg[30] ;
  wire [3:0]\trunc_ln90_reg_372_reg[22] ;
  wire [2:0]\trunc_ln90_reg_372_reg[30] ;

  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \Img_width_count[0]_i_1 
       (.I0(CO),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(dout_vld_reg),
        .I3(\icmp_ln1065_reg_344_reg[0]_0 ),
        .O(Img_width_count));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__0_i_1
       (.I0(\icmp_ln110_reg_329_reg[0] [8]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[8] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__0_i_2
       (.I0(\icmp_ln110_reg_329_reg[0] [7]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[8] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__0_i_3
       (.I0(\icmp_ln110_reg_329_reg[0] [6]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[8] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__0_i_4
       (.I0(\icmp_ln110_reg_329_reg[0] [5]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[8] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__1_i_1
       (.I0(\icmp_ln110_reg_329_reg[0] [12]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[12] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__1_i_2
       (.I0(\icmp_ln110_reg_329_reg[0] [11]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[12] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__1_i_3
       (.I0(\icmp_ln110_reg_329_reg[0] [10]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[12] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__1_i_4
       (.I0(\icmp_ln110_reg_329_reg[0] [9]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[12] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__2_i_1
       (.I0(\icmp_ln110_reg_329_reg[0] [16]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[16] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__2_i_2
       (.I0(\icmp_ln110_reg_329_reg[0] [15]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[16] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__2_i_3
       (.I0(\icmp_ln110_reg_329_reg[0] [14]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[16] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__2_i_4
       (.I0(\icmp_ln110_reg_329_reg[0] [13]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[16] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__3_i_1
       (.I0(\icmp_ln110_reg_329_reg[0] [20]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[20] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__3_i_2
       (.I0(\icmp_ln110_reg_329_reg[0] [19]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[20] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__3_i_3
       (.I0(\icmp_ln110_reg_329_reg[0] [18]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[20] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__3_i_4
       (.I0(\icmp_ln110_reg_329_reg[0] [17]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[20] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__4_i_1
       (.I0(\icmp_ln110_reg_329_reg[0] [24]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[24] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__4_i_2
       (.I0(\icmp_ln110_reg_329_reg[0] [23]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[24] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__4_i_3
       (.I0(\icmp_ln110_reg_329_reg[0] [22]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[24] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__4_i_4
       (.I0(\icmp_ln110_reg_329_reg[0] [21]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[24] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__5_i_1
       (.I0(\icmp_ln110_reg_329_reg[0] [28]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[28] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__5_i_2
       (.I0(\icmp_ln110_reg_329_reg[0] [27]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[28] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__5_i_3
       (.I0(\icmp_ln110_reg_329_reg[0] [26]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[28] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__5_i_4
       (.I0(\icmp_ln110_reg_329_reg[0] [25]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[28] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__6_i_1
       (.I0(\icmp_ln110_reg_329_reg[0] [30]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[30] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry__6_i_2
       (.I0(\icmp_ln110_reg_329_reg[0] [29]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[30] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry_i_1
       (.I0(\icmp_ln110_reg_329_reg[0] [0]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[0] ));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry_i_2
       (.I0(\icmp_ln110_reg_329_reg[0] [4]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[4] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry_i_3
       (.I0(\icmp_ln110_reg_329_reg[0] [3]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[4] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry_i_4
       (.I0(\icmp_ln110_reg_329_reg[0] [2]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[4] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln110_fu_169_p2_carry_i_5
       (.I0(\icmp_ln110_reg_329_reg[0] [1]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_98_reg[4] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDD0D0000)) 
    \ap_CS_fsm[20]_i_1__0 
       (.I0(ap_done_cache),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(dout_vld_reg),
        .I4(\ap_CS_fsm_reg[21] [3]),
        .I5(\ap_CS_fsm_reg[21] [2]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(\ap_CS_fsm[21]_i_2_n_0 ),
        .I1(m2s_enb_clrsts),
        .I2(outcount_full_n),
        .I3(\ap_CS_fsm_reg[21] [4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \ap_CS_fsm[21]_i_2 
       (.I0(\ap_CS_fsm_reg[21] [1]),
        .I1(\ap_CS_fsm_reg[21] [0]),
        .I2(m2s_enb_clrsts),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(ap_NS_fsm1),
        .I5(\ap_CS_fsm_reg[21] [3]),
        .O(\ap_CS_fsm[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h22F20000)) 
    \ap_CS_fsm[21]_i_3 
       (.I0(ap_done_cache),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(dout_vld_reg),
        .I4(\ap_CS_fsm_reg[21] [3]),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1__1
       (.I0(dout_vld_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_0),
        .Q(ap_done_cache),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(dout_vld_reg),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_ready));
  LUT5 #(
    .INIT(32'hFFDF55DD)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I3(dout_vld_reg),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[21] [2]),
        .I1(dout_vld_reg),
        .I2(CO),
        .I3(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .O(\ap_CS_fsm_reg[19] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_1
       (.I0(ap_sig_allocacmp_i_2[22]),
        .I1(\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_1 [2]),
        .I2(ap_sig_allocacmp_i_2[21]),
        .I3(\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_1 [1]),
        .I4(ap_sig_allocacmp_i_2[23]),
        .I5(\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_1 [3]),
        .O(\trunc_ln90_reg_372_reg[22] [3]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__0_i_10
       (.I0(\icmp_ln110_reg_329_reg[0] [20]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[20]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__0_i_11
       (.I0(\icmp_ln110_reg_329_reg[0] [16]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[16]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__0_i_12
       (.I0(\icmp_ln110_reg_329_reg[0] [15]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[15]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__0_i_13
       (.I0(\icmp_ln110_reg_329_reg[0] [17]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[17]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__0_i_14
       (.I0(\icmp_ln110_reg_329_reg[0] [13]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[13]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__0_i_15
       (.I0(\icmp_ln110_reg_329_reg[0] [12]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[12]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__0_i_16
       (.I0(\icmp_ln110_reg_329_reg[0] [14]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[14]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(ap_sig_allocacmp_i_2[19]),
        .I1(\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_0 [3]),
        .I2(ap_sig_allocacmp_i_2[18]),
        .I3(\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_0 [2]),
        .I4(ap_sig_allocacmp_i_2[20]),
        .I5(\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_1 [0]),
        .O(\trunc_ln90_reg_372_reg[22] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3
       (.I0(ap_sig_allocacmp_i_2[16]),
        .I1(\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_0 [0]),
        .I2(ap_sig_allocacmp_i_2[15]),
        .I3(\icmp_ln110_fu_163_p2_inferred__0/i__carry__0 [3]),
        .I4(ap_sig_allocacmp_i_2[17]),
        .I5(\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_0 [1]),
        .O(\trunc_ln90_reg_372_reg[22] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4
       (.I0(ap_sig_allocacmp_i_2[13]),
        .I1(\icmp_ln110_fu_163_p2_inferred__0/i__carry__0 [1]),
        .I2(ap_sig_allocacmp_i_2[12]),
        .I3(\icmp_ln110_fu_163_p2_inferred__0/i__carry__0 [0]),
        .I4(ap_sig_allocacmp_i_2[14]),
        .I5(\icmp_ln110_fu_163_p2_inferred__0/i__carry__0 [2]),
        .O(\trunc_ln90_reg_372_reg[22] [0]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__0_i_5
       (.I0(\icmp_ln110_reg_329_reg[0] [22]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[22]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__0_i_6
       (.I0(\icmp_ln110_reg_329_reg[0] [21]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[21]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__0_i_7
       (.I0(\icmp_ln110_reg_329_reg[0] [23]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[23]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__0_i_8
       (.I0(\icmp_ln110_reg_329_reg[0] [19]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[19]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__0_i_9
       (.I0(\icmp_ln110_reg_329_reg[0] [18]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[18]));
  LUT4 #(
    .INIT(16'h6A55)) 
    i__carry__1_i_1
       (.I0(\icmp_ln110_reg_329_reg[0]_1 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I3(\icmp_ln110_reg_329_reg[0] [30]),
        .O(\trunc_ln90_reg_372_reg[30] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_2
       (.I0(ap_sig_allocacmp_i_2[28]),
        .I1(\icmp_ln110_reg_329_reg[0]_1 [0]),
        .I2(ap_sig_allocacmp_i_2[27]),
        .I3(\icmp_ln110_reg_329_reg[0]_0 [3]),
        .I4(ap_sig_allocacmp_i_2[29]),
        .I5(\icmp_ln110_reg_329_reg[0]_1 [1]),
        .O(\trunc_ln90_reg_372_reg[30] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_3
       (.I0(ap_sig_allocacmp_i_2[25]),
        .I1(\icmp_ln110_reg_329_reg[0]_0 [1]),
        .I2(ap_sig_allocacmp_i_2[24]),
        .I3(\icmp_ln110_reg_329_reg[0]_0 [0]),
        .I4(ap_sig_allocacmp_i_2[26]),
        .I5(\icmp_ln110_reg_329_reg[0]_0 [2]),
        .O(\trunc_ln90_reg_372_reg[30] [0]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__1_i_4
       (.I0(\icmp_ln110_reg_329_reg[0] [28]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[28]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__1_i_5
       (.I0(\icmp_ln110_reg_329_reg[0] [27]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[27]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__1_i_6
       (.I0(\icmp_ln110_reg_329_reg[0] [29]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[29]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__1_i_7
       (.I0(\icmp_ln110_reg_329_reg[0] [25]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[25]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__1_i_8
       (.I0(\icmp_ln110_reg_329_reg[0] [24]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[24]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry__1_i_9
       (.I0(\icmp_ln110_reg_329_reg[0] [26]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[26]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(ap_sig_allocacmp_i_2[10]),
        .I1(\icmp_ln110_fu_163_p2_inferred__0/i__carry_0 [2]),
        .I2(ap_sig_allocacmp_i_2[9]),
        .I3(\icmp_ln110_fu_163_p2_inferred__0/i__carry_0 [1]),
        .I4(ap_sig_allocacmp_i_2[11]),
        .I5(\icmp_ln110_fu_163_p2_inferred__0/i__carry_0 [3]),
        .O(S[3]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_10
       (.I0(\icmp_ln110_reg_329_reg[0] [8]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[8]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_11
       (.I0(\icmp_ln110_reg_329_reg[0] [4]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_12
       (.I0(\icmp_ln110_reg_329_reg[0] [3]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_13
       (.I0(\icmp_ln110_reg_329_reg[0] [5]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_14
       (.I0(\icmp_ln110_reg_329_reg[0] [1]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_15
       (.I0(\icmp_ln110_reg_329_reg[0] [2]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(ap_sig_allocacmp_i_2[7]),
        .I1(\icmp_ln110_fu_163_p2_inferred__0/i__carry [3]),
        .I2(ap_sig_allocacmp_i_2[6]),
        .I3(\icmp_ln110_fu_163_p2_inferred__0/i__carry [2]),
        .I4(ap_sig_allocacmp_i_2[8]),
        .I5(\icmp_ln110_fu_163_p2_inferred__0/i__carry_0 [0]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(ap_sig_allocacmp_i_2[4]),
        .I1(\icmp_ln110_fu_163_p2_inferred__0/i__carry [0]),
        .I2(ap_sig_allocacmp_i_2[3]),
        .I3(DI[3]),
        .I4(ap_sig_allocacmp_i_2[5]),
        .I5(\icmp_ln110_fu_163_p2_inferred__0/i__carry [1]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(ap_sig_allocacmp_i_2[1]),
        .I1(DI[1]),
        .I2(\i_fu_98_reg[0] ),
        .I3(DI[0]),
        .I4(ap_sig_allocacmp_i_2[2]),
        .I5(DI[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_5
       (.I0(\icmp_ln110_reg_329_reg[0] [10]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[10]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_6
       (.I0(\icmp_ln110_reg_329_reg[0] [9]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[9]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_7
       (.I0(\icmp_ln110_reg_329_reg[0] [11]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[11]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_8
       (.I0(\icmp_ln110_reg_329_reg[0] [7]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_9
       (.I0(\icmp_ln110_reg_329_reg[0] [6]),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_98[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\icmp_ln110_reg_329_reg[0] [0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \i_fu_98[30]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(dout_vld_reg),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \i_fu_98[30]_i_2 
       (.I0(CO),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(dout_vld_reg),
        .O(E));
  LUT4 #(
    .INIT(16'hFE02)) 
    \icmp_ln1065_reg_344[0]_i_1 
       (.I0(\icmp_ln1065_reg_344_reg[0]_0 ),
        .I1(dout_vld_reg),
        .I2(CO),
        .I3(icmp_ln1065_reg_344),
        .O(\icmp_ln1065_reg_344_reg[0] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln114_1_fu_185_p2_carry__0_i_1
       (.I0(ap_sig_allocacmp_i_2[22]),
        .I1(icmp_ln114_1_fu_185_p2_carry__1[22]),
        .I2(ap_sig_allocacmp_i_2[21]),
        .I3(icmp_ln114_1_fu_185_p2_carry__1[21]),
        .I4(ap_sig_allocacmp_i_2[23]),
        .I5(icmp_ln114_1_fu_185_p2_carry__1[23]),
        .O(\sub_reg_377_reg[22] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln114_1_fu_185_p2_carry__0_i_2
       (.I0(ap_sig_allocacmp_i_2[19]),
        .I1(icmp_ln114_1_fu_185_p2_carry__1[19]),
        .I2(ap_sig_allocacmp_i_2[18]),
        .I3(icmp_ln114_1_fu_185_p2_carry__1[18]),
        .I4(ap_sig_allocacmp_i_2[20]),
        .I5(icmp_ln114_1_fu_185_p2_carry__1[20]),
        .O(\sub_reg_377_reg[22] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln114_1_fu_185_p2_carry__0_i_3
       (.I0(ap_sig_allocacmp_i_2[16]),
        .I1(icmp_ln114_1_fu_185_p2_carry__1[16]),
        .I2(ap_sig_allocacmp_i_2[15]),
        .I3(icmp_ln114_1_fu_185_p2_carry__1[15]),
        .I4(ap_sig_allocacmp_i_2[17]),
        .I5(icmp_ln114_1_fu_185_p2_carry__1[17]),
        .O(\sub_reg_377_reg[22] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln114_1_fu_185_p2_carry__0_i_4
       (.I0(ap_sig_allocacmp_i_2[13]),
        .I1(icmp_ln114_1_fu_185_p2_carry__1[13]),
        .I2(ap_sig_allocacmp_i_2[12]),
        .I3(icmp_ln114_1_fu_185_p2_carry__1[12]),
        .I4(ap_sig_allocacmp_i_2[14]),
        .I5(icmp_ln114_1_fu_185_p2_carry__1[14]),
        .O(\sub_reg_377_reg[22] [0]));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln114_1_fu_185_p2_carry__1_i_1
       (.I0(icmp_ln114_1_fu_185_p2_carry__1[30]),
        .I1(ap_loop_init_int),
        .I2(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I3(\icmp_ln110_reg_329_reg[0] [30]),
        .O(\sub_reg_377_reg[30] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln114_1_fu_185_p2_carry__1_i_2
       (.I0(ap_sig_allocacmp_i_2[28]),
        .I1(icmp_ln114_1_fu_185_p2_carry__1[28]),
        .I2(ap_sig_allocacmp_i_2[27]),
        .I3(icmp_ln114_1_fu_185_p2_carry__1[27]),
        .I4(ap_sig_allocacmp_i_2[29]),
        .I5(icmp_ln114_1_fu_185_p2_carry__1[29]),
        .O(\sub_reg_377_reg[30] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln114_1_fu_185_p2_carry__1_i_3
       (.I0(ap_sig_allocacmp_i_2[25]),
        .I1(icmp_ln114_1_fu_185_p2_carry__1[25]),
        .I2(ap_sig_allocacmp_i_2[24]),
        .I3(icmp_ln114_1_fu_185_p2_carry__1[24]),
        .I4(ap_sig_allocacmp_i_2[26]),
        .I5(icmp_ln114_1_fu_185_p2_carry__1[26]),
        .O(\sub_reg_377_reg[30] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln114_1_fu_185_p2_carry_i_1
       (.I0(ap_sig_allocacmp_i_2[10]),
        .I1(icmp_ln114_1_fu_185_p2_carry__1[10]),
        .I2(ap_sig_allocacmp_i_2[9]),
        .I3(icmp_ln114_1_fu_185_p2_carry__1[9]),
        .I4(ap_sig_allocacmp_i_2[11]),
        .I5(icmp_ln114_1_fu_185_p2_carry__1[11]),
        .O(\sub_reg_377_reg[10] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln114_1_fu_185_p2_carry_i_2
       (.I0(ap_sig_allocacmp_i_2[7]),
        .I1(icmp_ln114_1_fu_185_p2_carry__1[7]),
        .I2(ap_sig_allocacmp_i_2[6]),
        .I3(icmp_ln114_1_fu_185_p2_carry__1[6]),
        .I4(ap_sig_allocacmp_i_2[8]),
        .I5(icmp_ln114_1_fu_185_p2_carry__1[8]),
        .O(\sub_reg_377_reg[10] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln114_1_fu_185_p2_carry_i_3
       (.I0(ap_sig_allocacmp_i_2[4]),
        .I1(icmp_ln114_1_fu_185_p2_carry__1[4]),
        .I2(ap_sig_allocacmp_i_2[3]),
        .I3(icmp_ln114_1_fu_185_p2_carry__1[3]),
        .I4(ap_sig_allocacmp_i_2[5]),
        .I5(icmp_ln114_1_fu_185_p2_carry__1[5]),
        .O(\sub_reg_377_reg[10] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln114_1_fu_185_p2_carry_i_4
       (.I0(ap_sig_allocacmp_i_2[1]),
        .I1(icmp_ln114_1_fu_185_p2_carry__1[1]),
        .I2(\i_fu_98_reg[0] ),
        .I3(icmp_ln114_1_fu_185_p2_carry__1[0]),
        .I4(ap_sig_allocacmp_i_2[2]),
        .I5(icmp_ln114_1_fu_185_p2_carry__1[2]),
        .O(\sub_reg_377_reg[10] [0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \icmp_ln119_reg_338[0]_i_1 
       (.I0(\icmp_ln119_reg_338_reg[0]_0 ),
        .I1(dout_vld_reg),
        .I2(CO),
        .I3(icmp_ln119_reg_338),
        .O(\icmp_ln119_reg_338_reg[0] ));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \m2s_len[0]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[0]),
        .I3(first00_out),
        .I4(\m2s_len_reg[31] [0]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[0]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[10]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[10]),
        .I3(\m2s_len_reg[31]_0 [9]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [10]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[10]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[11]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[11]),
        .I3(\m2s_len_reg[31]_0 [10]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [11]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[11]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[12]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[12]),
        .I3(\m2s_len_reg[31]_0 [11]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [12]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[12]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[13]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[13]),
        .I3(\m2s_len_reg[31]_0 [12]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [13]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[13]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[14]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[14]),
        .I3(\m2s_len_reg[31]_0 [13]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [14]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[14]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[15]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[15]),
        .I3(\m2s_len_reg[31]_0 [14]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [15]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[15]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[16]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[16]),
        .I3(\m2s_len_reg[31]_0 [15]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [16]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[16]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[17]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[17]),
        .I3(\m2s_len_reg[31]_0 [16]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [17]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[17]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[18]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[18]),
        .I3(\m2s_len_reg[31]_0 [17]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [18]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[18]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[19]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[19]),
        .I3(\m2s_len_reg[31]_0 [18]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [19]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[19]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[1]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[1]),
        .I3(\m2s_len_reg[31]_0 [0]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [1]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[20]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[20]),
        .I3(\m2s_len_reg[31]_0 [19]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [20]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[20]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[21]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[21]),
        .I3(\m2s_len_reg[31]_0 [20]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [21]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[21]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[22]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[22]),
        .I3(\m2s_len_reg[31]_0 [21]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [22]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[22]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[23]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[23]),
        .I3(\m2s_len_reg[31]_0 [22]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [23]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[23]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[24]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[24]),
        .I3(\m2s_len_reg[31]_0 [23]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [24]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[24]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[25]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[25]),
        .I3(\m2s_len_reg[31]_0 [24]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [25]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[25]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[26]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[26]),
        .I3(\m2s_len_reg[31]_0 [25]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [26]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[26]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[27]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[27]),
        .I3(\m2s_len_reg[31]_0 [26]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [27]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[27]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[28]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[28]),
        .I3(\m2s_len_reg[31]_0 [27]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [28]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[28]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[29]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[29]),
        .I3(\m2s_len_reg[31]_0 [28]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [29]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[29]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[2]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[2]),
        .I3(\m2s_len_reg[31]_0 [1]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [2]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[2]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[30]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[30]),
        .I3(\m2s_len_reg[31]_0 [29]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [30]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[30]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \m2s_len[31]_i_1 
       (.I0(CO),
        .I1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I2(dout_vld_reg),
        .I3(\ap_CS_fsm_reg[21] [3]),
        .I4(first00_out),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[31]_i_2 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[31]),
        .I3(\m2s_len_reg[31]_0 [30]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [31]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[31]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[3]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[3]),
        .I3(\m2s_len_reg[31]_0 [2]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [3]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[3]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[4]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[4]),
        .I3(\m2s_len_reg[31]_0 [3]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [4]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[4]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[5]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[5]),
        .I3(\m2s_len_reg[31]_0 [4]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [5]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[5]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[6]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[6]),
        .I3(\m2s_len_reg[31]_0 [5]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [6]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[6]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[7]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[7]),
        .I3(\m2s_len_reg[31]_0 [6]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [7]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[7]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[8]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[8]),
        .I3(\m2s_len_reg[31]_0 [7]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [8]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[8]));
  LUT6 #(
    .INIT(64'hFFFFF2D00000F2D0)) 
    \m2s_len[9]_i_1 
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(CO),
        .I2(Q[9]),
        .I3(\m2s_len_reg[31]_0 [8]),
        .I4(first00_out),
        .I5(\m2s_len_reg[31] [9]),
        .O(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0[9]));
  LUT5 #(
    .INIT(32'hFFF80008)) 
    \out_val_last_V_reg_333[0]_i_1 
       (.I0(\out_val_last_V_reg_333_reg[0]_0 ),
        .I1(\out_val_last_V_reg_333_reg[0]_1 ),
        .I2(dout_vld_reg),
        .I3(CO),
        .I4(out_val_last_V_reg_333),
        .O(\out_val_last_V_reg_333_reg[0] ));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    ready_for_outstanding_i_2
       (.I0(gmem1_RVALID),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_done_cache_reg_0),
        .I3(outbuf_full_n),
        .I4(ap_done_cache_reg_1),
        .O(dout_vld_reg));
endmodule

(* ORIG_REF_NAME = "userdma_getinstream" *) 
module design_1_userdma_0_0_userdma_getinstream
   (\B_V_data_1_state_reg[1] ,
    \empty_fu_76_reg[0] ,
    add_ln886_fu_220_p2,
    ap_done_reg,
    \int_s2m_err_reg[0] ,
    ap_done_reg_reg_0,
    Q,
    ap_enable_reg_pp0_iter1_reg,
    \in_len_V_reg[0]_0 ,
    \int_s2m_enb_clrsts_reg[0] ,
    S,
    add_ln50_fu_174_p2,
    \int_s2m_len_reg[15] ,
    \int_s2m_len_reg[23] ,
    \int_s2m_len_reg[31] ,
    din,
    we,
    WEBWE,
    \ap_CS_fsm_reg[1]_0 ,
    E,
    ap_sync_getinstream_U0_ap_ready,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    \count_4_reg_297_reg[31] ,
    \int_Img_width_reg[4] ,
    \int_Img_width_reg[0] ,
    \int_Img_width_reg[8] ,
    \int_Img_width_reg[12] ,
    \int_Img_width_reg[16] ,
    \int_Img_width_reg[20] ,
    \int_Img_width_reg[24] ,
    \int_Img_width_reg[28] ,
    \int_Img_width_reg[31] ,
    ap_clk,
    SR,
    DI,
    icmp_ln1073_fu_252_p2_carry__1,
    icmp_ln1073_fu_252_p2_carry__2,
    \empty_fu_76_reg[0]_0 ,
    \int_s2m_err_reg[0]_0 ,
    s2m_enb_clrsts,
    ap_rst_n,
    inStreamTop_TVALID,
    inbuf_full_n,
    incount_full_n,
    s2m_len_c_full_n,
    s2m_enb_clrsts_c_full_n,
    ap_start,
    ap_sync_reg_getinstream_U0_ap_ready,
    ap_sync_done,
    D,
    inStreamTop_TLAST,
    p_1_in,
    \mOutPtr_reg[10] ,
    \mOutPtr_reg[4] ,
    \umax_reg_287_reg[31]_0 ,
    \in_len_V_reg[31]_0 ,
    in_Img_width,
    inStreamTop_TDATA,
    inStreamTop_TUSER);
  output \B_V_data_1_state_reg[1] ;
  output [0:0]\empty_fu_76_reg[0] ;
  output [30:0]add_ln886_fu_220_p2;
  output ap_done_reg;
  output \int_s2m_err_reg[0] ;
  output ap_done_reg_reg_0;
  output [2:0]Q;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]\in_len_V_reg[0]_0 ;
  output \int_s2m_enb_clrsts_reg[0] ;
  output [2:0]S;
  output [30:0]add_ln50_fu_174_p2;
  output [3:0]\int_s2m_len_reg[15] ;
  output [3:0]\int_s2m_len_reg[23] ;
  output [3:0]\int_s2m_len_reg[31] ;
  output [32:0]din;
  output we;
  output [0:0]WEBWE;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]E;
  output ap_sync_getinstream_U0_ap_ready;
  output \ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[0]_1 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output [0:0]\ap_CS_fsm_reg[1]_2 ;
  output [0:0]\ap_CS_fsm_reg[1]_3 ;
  output [31:0]\count_4_reg_297_reg[31] ;
  output [3:0]\int_Img_width_reg[4] ;
  output [0:0]\int_Img_width_reg[0] ;
  output [3:0]\int_Img_width_reg[8] ;
  output [3:0]\int_Img_width_reg[12] ;
  output [3:0]\int_Img_width_reg[16] ;
  output [3:0]\int_Img_width_reg[20] ;
  output [3:0]\int_Img_width_reg[24] ;
  output [3:0]\int_Img_width_reg[28] ;
  output [2:0]\int_Img_width_reg[31] ;
  input ap_clk;
  input [0:0]SR;
  input [3:0]DI;
  input [3:0]icmp_ln1073_fu_252_p2_carry__1;
  input [3:0]icmp_ln1073_fu_252_p2_carry__2;
  input [3:0]\empty_fu_76_reg[0]_0 ;
  input \int_s2m_err_reg[0]_0 ;
  input s2m_enb_clrsts;
  input ap_rst_n;
  input inStreamTop_TVALID;
  input inbuf_full_n;
  input incount_full_n;
  input s2m_len_c_full_n;
  input s2m_enb_clrsts_c_full_n;
  input ap_start;
  input ap_sync_reg_getinstream_U0_ap_ready;
  input ap_sync_done;
  input [31:0]D;
  input [0:0]inStreamTop_TLAST;
  input p_1_in;
  input \mOutPtr_reg[10] ;
  input [0:0]\mOutPtr_reg[4] ;
  input [31:0]\umax_reg_287_reg[31]_0 ;
  input [0:0]\in_len_V_reg[31]_0 ;
  input [31:0]in_Img_width;
  input [31:0]inStreamTop_TDATA;
  input [1:0]inStreamTop_TUSER;

  wire [3:2]B_V_data_1_payload_A;
  wire [3:2]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire \B_V_data_1_state_reg[1] ;
  wire [31:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [30:0]add_ln50_fu_174_p2;
  wire [30:0]add_ln886_fu_220_p2;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[1]_2 ;
  wire [0:0]\ap_CS_fsm_reg[1]_3 ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_0;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_done;
  wire ap_sync_getinstream_U0_ap_ready;
  wire ap_sync_reg_getinstream_U0_ap_ready;
  wire [31:0]\count_4_reg_297_reg[31] ;
  wire [32:0]din;
  wire [0:0]\empty_fu_76_reg[0] ;
  wire [3:0]\empty_fu_76_reg[0]_0 ;
  wire grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg;
  wire grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_n_35;
  wire grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_n_39;
  wire grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_n_43;
  wire \icmp_ln1065_reg_293[0]_i_1_n_0 ;
  wire \icmp_ln1065_reg_293[0]_i_2_n_0 ;
  wire \icmp_ln1065_reg_293[0]_i_3_n_0 ;
  wire \icmp_ln1065_reg_293[0]_i_4_n_0 ;
  wire \icmp_ln1065_reg_293[0]_i_5_n_0 ;
  wire \icmp_ln1065_reg_293[0]_i_6_n_0 ;
  wire \icmp_ln1065_reg_293[0]_i_7_n_0 ;
  wire \icmp_ln1065_reg_293_reg_n_0_[0] ;
  wire [3:0]icmp_ln1073_fu_252_p2_carry__1;
  wire [3:0]icmp_ln1073_fu_252_p2_carry__2;
  wire [31:0]inStreamTop_TDATA;
  wire [0:0]inStreamTop_TLAST;
  wire [1:0]inStreamTop_TUSER;
  wire inStreamTop_TVALID;
  wire inStreamTop_TVALID_int_regslice;
  wire [31:0]in_Img_width;
  wire [31:1]in_len_V;
  wire [0:0]\in_len_V_reg[0]_0 ;
  wire [0:0]\in_len_V_reg[31]_0 ;
  wire inbuf_full_n;
  wire incount_full_n;
  wire [0:0]\int_Img_width_reg[0] ;
  wire [3:0]\int_Img_width_reg[12] ;
  wire [3:0]\int_Img_width_reg[16] ;
  wire [3:0]\int_Img_width_reg[20] ;
  wire [3:0]\int_Img_width_reg[24] ;
  wire [3:0]\int_Img_width_reg[28] ;
  wire [2:0]\int_Img_width_reg[31] ;
  wire [3:0]\int_Img_width_reg[4] ;
  wire [3:0]\int_Img_width_reg[8] ;
  wire \int_s2m_enb_clrsts_reg[0] ;
  wire \int_s2m_err_reg[0] ;
  wire \int_s2m_err_reg[0]_0 ;
  wire [3:0]\int_s2m_len_reg[15] ;
  wire [3:0]\int_s2m_len_reg[23] ;
  wire [3:0]\int_s2m_len_reg[31] ;
  wire \mOutPtr_reg[10] ;
  wire [0:0]\mOutPtr_reg[4] ;
  wire p_1_in;
  wire regslice_both_inStreamTop_V_data_V_U_n_3;
  wire s2m_enb_clrsts;
  wire s2m_enb_clrsts_c_full_n;
  wire s2m_len_c_full_n;
  wire [32:1]sub_i_i52_fu_162_p2;
  wire [32:0]sub_i_i52_reg_277;
  wire sub_i_i52_reg_2770;
  wire \sub_i_i52_reg_277[12]_i_2_n_0 ;
  wire \sub_i_i52_reg_277[12]_i_3_n_0 ;
  wire \sub_i_i52_reg_277[12]_i_4_n_0 ;
  wire \sub_i_i52_reg_277[12]_i_5_n_0 ;
  wire \sub_i_i52_reg_277[16]_i_2_n_0 ;
  wire \sub_i_i52_reg_277[16]_i_3_n_0 ;
  wire \sub_i_i52_reg_277[16]_i_4_n_0 ;
  wire \sub_i_i52_reg_277[16]_i_5_n_0 ;
  wire \sub_i_i52_reg_277[20]_i_2_n_0 ;
  wire \sub_i_i52_reg_277[20]_i_3_n_0 ;
  wire \sub_i_i52_reg_277[20]_i_4_n_0 ;
  wire \sub_i_i52_reg_277[20]_i_5_n_0 ;
  wire \sub_i_i52_reg_277[24]_i_2_n_0 ;
  wire \sub_i_i52_reg_277[24]_i_3_n_0 ;
  wire \sub_i_i52_reg_277[24]_i_4_n_0 ;
  wire \sub_i_i52_reg_277[24]_i_5_n_0 ;
  wire \sub_i_i52_reg_277[28]_i_2_n_0 ;
  wire \sub_i_i52_reg_277[28]_i_3_n_0 ;
  wire \sub_i_i52_reg_277[28]_i_4_n_0 ;
  wire \sub_i_i52_reg_277[28]_i_5_n_0 ;
  wire \sub_i_i52_reg_277[32]_i_2_n_0 ;
  wire \sub_i_i52_reg_277[32]_i_3_n_0 ;
  wire \sub_i_i52_reg_277[32]_i_4_n_0 ;
  wire \sub_i_i52_reg_277[4]_i_2_n_0 ;
  wire \sub_i_i52_reg_277[4]_i_3_n_0 ;
  wire \sub_i_i52_reg_277[4]_i_4_n_0 ;
  wire \sub_i_i52_reg_277[4]_i_5_n_0 ;
  wire \sub_i_i52_reg_277[8]_i_2_n_0 ;
  wire \sub_i_i52_reg_277[8]_i_3_n_0 ;
  wire \sub_i_i52_reg_277[8]_i_4_n_0 ;
  wire \sub_i_i52_reg_277[8]_i_5_n_0 ;
  wire \sub_i_i52_reg_277_reg[12]_i_1_n_0 ;
  wire \sub_i_i52_reg_277_reg[12]_i_1_n_1 ;
  wire \sub_i_i52_reg_277_reg[12]_i_1_n_2 ;
  wire \sub_i_i52_reg_277_reg[12]_i_1_n_3 ;
  wire \sub_i_i52_reg_277_reg[16]_i_1_n_0 ;
  wire \sub_i_i52_reg_277_reg[16]_i_1_n_1 ;
  wire \sub_i_i52_reg_277_reg[16]_i_1_n_2 ;
  wire \sub_i_i52_reg_277_reg[16]_i_1_n_3 ;
  wire \sub_i_i52_reg_277_reg[20]_i_1_n_0 ;
  wire \sub_i_i52_reg_277_reg[20]_i_1_n_1 ;
  wire \sub_i_i52_reg_277_reg[20]_i_1_n_2 ;
  wire \sub_i_i52_reg_277_reg[20]_i_1_n_3 ;
  wire \sub_i_i52_reg_277_reg[24]_i_1_n_0 ;
  wire \sub_i_i52_reg_277_reg[24]_i_1_n_1 ;
  wire \sub_i_i52_reg_277_reg[24]_i_1_n_2 ;
  wire \sub_i_i52_reg_277_reg[24]_i_1_n_3 ;
  wire \sub_i_i52_reg_277_reg[28]_i_1_n_0 ;
  wire \sub_i_i52_reg_277_reg[28]_i_1_n_1 ;
  wire \sub_i_i52_reg_277_reg[28]_i_1_n_2 ;
  wire \sub_i_i52_reg_277_reg[28]_i_1_n_3 ;
  wire \sub_i_i52_reg_277_reg[32]_i_1_n_1 ;
  wire \sub_i_i52_reg_277_reg[32]_i_1_n_2 ;
  wire \sub_i_i52_reg_277_reg[32]_i_1_n_3 ;
  wire \sub_i_i52_reg_277_reg[4]_i_1_n_0 ;
  wire \sub_i_i52_reg_277_reg[4]_i_1_n_1 ;
  wire \sub_i_i52_reg_277_reg[4]_i_1_n_2 ;
  wire \sub_i_i52_reg_277_reg[4]_i_1_n_3 ;
  wire \sub_i_i52_reg_277_reg[8]_i_1_n_0 ;
  wire \sub_i_i52_reg_277_reg[8]_i_1_n_1 ;
  wire \sub_i_i52_reg_277_reg[8]_i_1_n_2 ;
  wire \sub_i_i52_reg_277_reg[8]_i_1_n_3 ;
  wire [31:0]umax_reg_287;
  wire \umax_reg_287_reg[12]_i_2_n_0 ;
  wire \umax_reg_287_reg[12]_i_2_n_1 ;
  wire \umax_reg_287_reg[12]_i_2_n_2 ;
  wire \umax_reg_287_reg[12]_i_2_n_3 ;
  wire \umax_reg_287_reg[16]_i_2_n_0 ;
  wire \umax_reg_287_reg[16]_i_2_n_1 ;
  wire \umax_reg_287_reg[16]_i_2_n_2 ;
  wire \umax_reg_287_reg[16]_i_2_n_3 ;
  wire \umax_reg_287_reg[20]_i_2_n_0 ;
  wire \umax_reg_287_reg[20]_i_2_n_1 ;
  wire \umax_reg_287_reg[20]_i_2_n_2 ;
  wire \umax_reg_287_reg[20]_i_2_n_3 ;
  wire \umax_reg_287_reg[24]_i_2_n_0 ;
  wire \umax_reg_287_reg[24]_i_2_n_1 ;
  wire \umax_reg_287_reg[24]_i_2_n_2 ;
  wire \umax_reg_287_reg[24]_i_2_n_3 ;
  wire \umax_reg_287_reg[28]_i_2_n_0 ;
  wire \umax_reg_287_reg[28]_i_2_n_1 ;
  wire \umax_reg_287_reg[28]_i_2_n_2 ;
  wire \umax_reg_287_reg[28]_i_2_n_3 ;
  wire [31:0]\umax_reg_287_reg[31]_0 ;
  wire \umax_reg_287_reg[31]_i_4_n_2 ;
  wire \umax_reg_287_reg[31]_i_4_n_3 ;
  wire \umax_reg_287_reg[4]_i_2_n_0 ;
  wire \umax_reg_287_reg[4]_i_2_n_1 ;
  wire \umax_reg_287_reg[4]_i_2_n_2 ;
  wire \umax_reg_287_reg[4]_i_2_n_3 ;
  wire \umax_reg_287_reg[8]_i_2_n_0 ;
  wire \umax_reg_287_reg[8]_i_2_n_1 ;
  wire \umax_reg_287_reg[8]_i_2_n_2 ;
  wire \umax_reg_287_reg[8]_i_2_n_3 ;
  wire we;
  wire [3:3]\NLW_sub_i_i52_reg_277_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_umax_reg_287_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_umax_reg_287_reg[31]_i_4_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(s2m_len_c_full_n),
        .I1(ap_done_reg),
        .I2(s2m_enb_clrsts_c_full_n),
        .I3(ap_start),
        .I4(ap_sync_reg_getinstream_U0_ap_ready),
        .I5(Q[0]),
        .O(E));
  LUT3 #(
    .INIT(8'h32)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(ap_done_reg_reg_0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_done_reg_reg_0),
        .I1(s2m_enb_clrsts),
        .O(ap_NS_fsm12_out));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1
       (.I0(ap_sync_done),
        .I1(ap_rst_n),
        .I2(Q[2]),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  design_1_userdma_0_0_userdma_getinstream_Pipeline_VITIS_LOOP_50_1 grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132
       (.B_V_data_1_payload_A(B_V_data_1_payload_A),
        .B_V_data_1_payload_B(B_V_data_1_payload_B),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_0(B_V_data_1_sel_0),
        .D(ap_NS_fsm[2:1]),
        .DI(DI),
        .E(ap_NS_fsm1),
        .Q(Q),
        .SR(SR),
        .WEBWE(WEBWE),
        .add_ln886_fu_220_p2(add_ln886_fu_220_p2),
        .\ap_CS_fsm_reg[1] (grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_n_35),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_n_43),
        .\ap_CS_fsm_reg[1]_2 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[1]_3 (\ap_CS_fsm_reg[1]_2 ),
        .\ap_CS_fsm_reg[1]_4 (\ap_CS_fsm_reg[1]_3 ),
        .\ap_CS_fsm_reg[2] (ap_done_reg_reg_0),
        .ap_NS_fsm12_out(ap_NS_fsm12_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .\count_4_reg_297_reg[31]_0 (\count_4_reg_297_reg[31] ),
        .\empty_fu_76_reg[0]_0 (\empty_fu_76_reg[0] ),
        .\empty_fu_76_reg[0]_1 (\empty_fu_76_reg[0]_0 ),
        .\empty_fu_76_reg[31]_0 ({in_len_V,\in_len_V_reg[0]_0 }),
        .grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .icmp_ln1065_fu_189_p2_carry__1_0(sub_i_i52_reg_277),
        .icmp_ln1073_fu_252_p2_carry__1_0(icmp_ln1073_fu_252_p2_carry__1),
        .icmp_ln1073_fu_252_p2_carry__2_0(icmp_ln1073_fu_252_p2_carry__2),
        .icmp_ln1073_fu_252_p2_carry__2_1(D),
        .inStreamTop_TVALID_int_regslice(inStreamTop_TVALID_int_regslice),
        .inbuf_full_n(inbuf_full_n),
        .incount_full_n(incount_full_n),
        .\int_s2m_enb_clrsts_reg[0] (grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_n_39),
        .\int_s2m_err_reg[0] (\int_s2m_err_reg[0] ),
        .\int_s2m_err_reg[0]_0 (\int_s2m_err_reg[0]_0 ),
        .\int_s2m_err_reg[0]_1 (\icmp_ln1065_reg_293_reg_n_0_[0] ),
        .\mOutPtr_reg[10] (\mOutPtr_reg[10] ),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .mem_reg(regslice_both_inStreamTop_V_data_V_U_n_3),
        .p_1_in(p_1_in),
        .s2m_enb_clrsts(s2m_enb_clrsts),
        .we(we));
  FDRE #(
    .INIT(1'b0)) 
    grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_n_39),
        .Q(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .R(SR));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \icmp_ln1065_reg_293[0]_i_1 
       (.I0(\icmp_ln1065_reg_293[0]_i_2_n_0 ),
        .I1(\icmp_ln1065_reg_293[0]_i_3_n_0 ),
        .I2(\icmp_ln1065_reg_293[0]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(\icmp_ln1065_reg_293_reg_n_0_[0] ),
        .O(\icmp_ln1065_reg_293[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \icmp_ln1065_reg_293[0]_i_2 
       (.I0(\icmp_ln1065_reg_293[0]_i_5_n_0 ),
        .I1(\icmp_ln1065_reg_293[0]_i_6_n_0 ),
        .I2(\icmp_ln1065_reg_293[0]_i_7_n_0 ),
        .I3(umax_reg_287[2]),
        .I4(umax_reg_287[1]),
        .I5(umax_reg_287[0]),
        .O(\icmp_ln1065_reg_293[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln1065_reg_293[0]_i_3 
       (.I0(umax_reg_287[29]),
        .I1(umax_reg_287[30]),
        .I2(umax_reg_287[27]),
        .I3(umax_reg_287[28]),
        .I4(umax_reg_287[31]),
        .I5(Q[1]),
        .O(\icmp_ln1065_reg_293[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1065_reg_293[0]_i_4 
       (.I0(umax_reg_287[23]),
        .I1(umax_reg_287[24]),
        .I2(umax_reg_287[21]),
        .I3(umax_reg_287[22]),
        .I4(umax_reg_287[26]),
        .I5(umax_reg_287[25]),
        .O(\icmp_ln1065_reg_293[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1065_reg_293[0]_i_5 
       (.I0(umax_reg_287[11]),
        .I1(umax_reg_287[12]),
        .I2(umax_reg_287[9]),
        .I3(umax_reg_287[10]),
        .I4(umax_reg_287[14]),
        .I5(umax_reg_287[13]),
        .O(\icmp_ln1065_reg_293[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1065_reg_293[0]_i_6 
       (.I0(umax_reg_287[17]),
        .I1(umax_reg_287[18]),
        .I2(umax_reg_287[15]),
        .I3(umax_reg_287[16]),
        .I4(umax_reg_287[20]),
        .I5(umax_reg_287[19]),
        .O(\icmp_ln1065_reg_293[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1065_reg_293[0]_i_7 
       (.I0(umax_reg_287[5]),
        .I1(umax_reg_287[6]),
        .I2(umax_reg_287[3]),
        .I3(umax_reg_287[4]),
        .I4(umax_reg_287[8]),
        .I5(umax_reg_287[7]),
        .O(\icmp_ln1065_reg_293[0]_i_7_n_0 ));
  FDRE \icmp_ln1065_reg_293_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1065_reg_293[0]_i_1_n_0 ),
        .Q(\icmp_ln1065_reg_293_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[0]),
        .Q(\in_len_V_reg[0]_0 ),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[10]),
        .Q(in_len_V[10]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[11]),
        .Q(in_len_V[11]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[12]),
        .Q(in_len_V[12]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[13]),
        .Q(in_len_V[13]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[14]),
        .Q(in_len_V[14]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[15]),
        .Q(in_len_V[15]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[16]),
        .Q(in_len_V[16]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[17]),
        .Q(in_len_V[17]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[18]),
        .Q(in_len_V[18]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[19]),
        .Q(in_len_V[19]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[1]),
        .Q(in_len_V[1]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[20]),
        .Q(in_len_V[20]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[21]),
        .Q(in_len_V[21]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[22]),
        .Q(in_len_V[22]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[23]),
        .Q(in_len_V[23]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[24]),
        .Q(in_len_V[24]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[25]),
        .Q(in_len_V[25]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[26]),
        .Q(in_len_V[26]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[27]),
        .Q(in_len_V[27]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[28]),
        .Q(in_len_V[28]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[29]),
        .Q(in_len_V[29]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[2]),
        .Q(in_len_V[2]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[30]),
        .Q(in_len_V[30]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[31]),
        .Q(in_len_V[31]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[3]),
        .Q(in_len_V[3]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[4]),
        .Q(in_len_V[4]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[5]),
        .Q(in_len_V[5]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[6]),
        .Q(in_len_V[6]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[7]),
        .Q(in_len_V[7]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[8]),
        .Q(in_len_V[8]),
        .R(\in_len_V_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(umax_reg_287[9]),
        .Q(in_len_V[9]),
        .R(\in_len_V_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_start_i_4
       (.I0(Q[2]),
        .I1(ap_sync_reg_getinstream_U0_ap_ready),
        .O(ap_sync_getinstream_U0_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    \int_s2m_err[0]_i_2 
       (.I0(ap_done_reg),
        .I1(s2m_len_c_full_n),
        .I2(s2m_enb_clrsts_c_full_n),
        .I3(ap_start),
        .I4(ap_sync_reg_getinstream_U0_ap_ready),
        .I5(Q[0]),
        .O(ap_done_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    int_s2m_err_ap_vld_i_2
       (.I0(ap_done_reg_reg_0),
        .I1(s2m_enb_clrsts),
        .I2(Q[2]),
        .O(\int_s2m_enb_clrsts_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    internal_empty_n_i_2__3
       (.I0(Q[0]),
        .I1(ap_sync_reg_getinstream_U0_ap_ready),
        .I2(ap_start),
        .I3(s2m_enb_clrsts_c_full_n),
        .I4(ap_done_reg),
        .I5(s2m_len_c_full_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    internal_empty_n_i_2__4
       (.I0(Q[0]),
        .I1(ap_sync_reg_getinstream_U0_ap_ready),
        .I2(ap_start),
        .I3(s2m_len_c_full_n),
        .I4(ap_done_reg),
        .I5(s2m_enb_clrsts_c_full_n),
        .O(\ap_CS_fsm_reg[0]_1 ));
  design_1_userdma_0_0_userdma_regslice_both_10 regslice_both_inStreamTop_V_data_V_U
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_n_43),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_inStreamTop_V_data_V_U_n_3),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .\B_V_data_1_state_reg[1]_1 (grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_n_35),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .din(din[31:0]),
        .inStreamTop_TDATA(inStreamTop_TDATA),
        .inStreamTop_TVALID(inStreamTop_TVALID),
        .inStreamTop_TVALID_int_regslice(inStreamTop_TVALID_int_regslice),
        .inbuf_full_n(inbuf_full_n));
  design_1_userdma_0_0_userdma_regslice_both__parameterized2_11 regslice_both_inStreamTop_V_last_V_U
       (.B_V_data_1_sel_rd_reg_0(ap_enable_reg_pp0_iter1_reg),
        .Q(Q[1]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din[32]),
        .inStreamTop_TLAST(inStreamTop_TLAST),
        .inStreamTop_TVALID(inStreamTop_TVALID));
  design_1_userdma_0_0_userdma_regslice_both__parameterized1_12 regslice_both_inStreamTop_V_user_V_U
       (.B_V_data_1_payload_A(B_V_data_1_payload_A),
        .B_V_data_1_payload_B(B_V_data_1_payload_B),
        .B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(ap_enable_reg_pp0_iter1_reg),
        .Q(Q[1]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .inStreamTop_TUSER(inStreamTop_TUSER),
        .inStreamTop_TVALID(inStreamTop_TVALID));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[0]_i_1 
       (.I0(in_Img_width[0]),
        .O(\int_Img_width_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[12]_i_2 
       (.I0(in_Img_width[12]),
        .O(\sub_i_i52_reg_277[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[12]_i_3 
       (.I0(in_Img_width[11]),
        .O(\sub_i_i52_reg_277[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[12]_i_4 
       (.I0(in_Img_width[10]),
        .O(\sub_i_i52_reg_277[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[12]_i_5 
       (.I0(in_Img_width[9]),
        .O(\sub_i_i52_reg_277[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[16]_i_2 
       (.I0(in_Img_width[16]),
        .O(\sub_i_i52_reg_277[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[16]_i_3 
       (.I0(in_Img_width[15]),
        .O(\sub_i_i52_reg_277[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[16]_i_4 
       (.I0(in_Img_width[14]),
        .O(\sub_i_i52_reg_277[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[16]_i_5 
       (.I0(in_Img_width[13]),
        .O(\sub_i_i52_reg_277[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[20]_i_2 
       (.I0(in_Img_width[20]),
        .O(\sub_i_i52_reg_277[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[20]_i_3 
       (.I0(in_Img_width[19]),
        .O(\sub_i_i52_reg_277[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[20]_i_4 
       (.I0(in_Img_width[18]),
        .O(\sub_i_i52_reg_277[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[20]_i_5 
       (.I0(in_Img_width[17]),
        .O(\sub_i_i52_reg_277[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[24]_i_2 
       (.I0(in_Img_width[24]),
        .O(\sub_i_i52_reg_277[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[24]_i_3 
       (.I0(in_Img_width[23]),
        .O(\sub_i_i52_reg_277[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[24]_i_4 
       (.I0(in_Img_width[22]),
        .O(\sub_i_i52_reg_277[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[24]_i_5 
       (.I0(in_Img_width[21]),
        .O(\sub_i_i52_reg_277[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[28]_i_2 
       (.I0(in_Img_width[28]),
        .O(\sub_i_i52_reg_277[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[28]_i_3 
       (.I0(in_Img_width[27]),
        .O(\sub_i_i52_reg_277[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[28]_i_4 
       (.I0(in_Img_width[26]),
        .O(\sub_i_i52_reg_277[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[28]_i_5 
       (.I0(in_Img_width[25]),
        .O(\sub_i_i52_reg_277[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[32]_i_2 
       (.I0(in_Img_width[31]),
        .O(\sub_i_i52_reg_277[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[32]_i_3 
       (.I0(in_Img_width[30]),
        .O(\sub_i_i52_reg_277[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[32]_i_4 
       (.I0(in_Img_width[29]),
        .O(\sub_i_i52_reg_277[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[4]_i_2 
       (.I0(in_Img_width[4]),
        .O(\sub_i_i52_reg_277[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[4]_i_3 
       (.I0(in_Img_width[3]),
        .O(\sub_i_i52_reg_277[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[4]_i_4 
       (.I0(in_Img_width[2]),
        .O(\sub_i_i52_reg_277[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[4]_i_5 
       (.I0(in_Img_width[1]),
        .O(\sub_i_i52_reg_277[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[8]_i_2 
       (.I0(in_Img_width[8]),
        .O(\sub_i_i52_reg_277[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[8]_i_3 
       (.I0(in_Img_width[7]),
        .O(\sub_i_i52_reg_277[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[8]_i_4 
       (.I0(in_Img_width[6]),
        .O(\sub_i_i52_reg_277[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i52_reg_277[8]_i_5 
       (.I0(in_Img_width[5]),
        .O(\sub_i_i52_reg_277[8]_i_5_n_0 ));
  FDRE \sub_i_i52_reg_277_reg[0] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\int_Img_width_reg[0] ),
        .Q(sub_i_i52_reg_277[0]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[10] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[10]),
        .Q(sub_i_i52_reg_277[10]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[11] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[11]),
        .Q(sub_i_i52_reg_277[11]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[12] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[12]),
        .Q(sub_i_i52_reg_277[12]),
        .R(1'b0));
  CARRY4 \sub_i_i52_reg_277_reg[12]_i_1 
       (.CI(\sub_i_i52_reg_277_reg[8]_i_1_n_0 ),
        .CO({\sub_i_i52_reg_277_reg[12]_i_1_n_0 ,\sub_i_i52_reg_277_reg[12]_i_1_n_1 ,\sub_i_i52_reg_277_reg[12]_i_1_n_2 ,\sub_i_i52_reg_277_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_Img_width[12:9]),
        .O(sub_i_i52_fu_162_p2[12:9]),
        .S({\sub_i_i52_reg_277[12]_i_2_n_0 ,\sub_i_i52_reg_277[12]_i_3_n_0 ,\sub_i_i52_reg_277[12]_i_4_n_0 ,\sub_i_i52_reg_277[12]_i_5_n_0 }));
  FDRE \sub_i_i52_reg_277_reg[13] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[13]),
        .Q(sub_i_i52_reg_277[13]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[14] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[14]),
        .Q(sub_i_i52_reg_277[14]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[15] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[15]),
        .Q(sub_i_i52_reg_277[15]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[16] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[16]),
        .Q(sub_i_i52_reg_277[16]),
        .R(1'b0));
  CARRY4 \sub_i_i52_reg_277_reg[16]_i_1 
       (.CI(\sub_i_i52_reg_277_reg[12]_i_1_n_0 ),
        .CO({\sub_i_i52_reg_277_reg[16]_i_1_n_0 ,\sub_i_i52_reg_277_reg[16]_i_1_n_1 ,\sub_i_i52_reg_277_reg[16]_i_1_n_2 ,\sub_i_i52_reg_277_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_Img_width[16:13]),
        .O(sub_i_i52_fu_162_p2[16:13]),
        .S({\sub_i_i52_reg_277[16]_i_2_n_0 ,\sub_i_i52_reg_277[16]_i_3_n_0 ,\sub_i_i52_reg_277[16]_i_4_n_0 ,\sub_i_i52_reg_277[16]_i_5_n_0 }));
  FDRE \sub_i_i52_reg_277_reg[17] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[17]),
        .Q(sub_i_i52_reg_277[17]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[18] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[18]),
        .Q(sub_i_i52_reg_277[18]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[19] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[19]),
        .Q(sub_i_i52_reg_277[19]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[1] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[1]),
        .Q(sub_i_i52_reg_277[1]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[20] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[20]),
        .Q(sub_i_i52_reg_277[20]),
        .R(1'b0));
  CARRY4 \sub_i_i52_reg_277_reg[20]_i_1 
       (.CI(\sub_i_i52_reg_277_reg[16]_i_1_n_0 ),
        .CO({\sub_i_i52_reg_277_reg[20]_i_1_n_0 ,\sub_i_i52_reg_277_reg[20]_i_1_n_1 ,\sub_i_i52_reg_277_reg[20]_i_1_n_2 ,\sub_i_i52_reg_277_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_Img_width[20:17]),
        .O(sub_i_i52_fu_162_p2[20:17]),
        .S({\sub_i_i52_reg_277[20]_i_2_n_0 ,\sub_i_i52_reg_277[20]_i_3_n_0 ,\sub_i_i52_reg_277[20]_i_4_n_0 ,\sub_i_i52_reg_277[20]_i_5_n_0 }));
  FDRE \sub_i_i52_reg_277_reg[21] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[21]),
        .Q(sub_i_i52_reg_277[21]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[22] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[22]),
        .Q(sub_i_i52_reg_277[22]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[23] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[23]),
        .Q(sub_i_i52_reg_277[23]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[24] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[24]),
        .Q(sub_i_i52_reg_277[24]),
        .R(1'b0));
  CARRY4 \sub_i_i52_reg_277_reg[24]_i_1 
       (.CI(\sub_i_i52_reg_277_reg[20]_i_1_n_0 ),
        .CO({\sub_i_i52_reg_277_reg[24]_i_1_n_0 ,\sub_i_i52_reg_277_reg[24]_i_1_n_1 ,\sub_i_i52_reg_277_reg[24]_i_1_n_2 ,\sub_i_i52_reg_277_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_Img_width[24:21]),
        .O(sub_i_i52_fu_162_p2[24:21]),
        .S({\sub_i_i52_reg_277[24]_i_2_n_0 ,\sub_i_i52_reg_277[24]_i_3_n_0 ,\sub_i_i52_reg_277[24]_i_4_n_0 ,\sub_i_i52_reg_277[24]_i_5_n_0 }));
  FDRE \sub_i_i52_reg_277_reg[25] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[25]),
        .Q(sub_i_i52_reg_277[25]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[26] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[26]),
        .Q(sub_i_i52_reg_277[26]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[27] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[27]),
        .Q(sub_i_i52_reg_277[27]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[28] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[28]),
        .Q(sub_i_i52_reg_277[28]),
        .R(1'b0));
  CARRY4 \sub_i_i52_reg_277_reg[28]_i_1 
       (.CI(\sub_i_i52_reg_277_reg[24]_i_1_n_0 ),
        .CO({\sub_i_i52_reg_277_reg[28]_i_1_n_0 ,\sub_i_i52_reg_277_reg[28]_i_1_n_1 ,\sub_i_i52_reg_277_reg[28]_i_1_n_2 ,\sub_i_i52_reg_277_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_Img_width[28:25]),
        .O(sub_i_i52_fu_162_p2[28:25]),
        .S({\sub_i_i52_reg_277[28]_i_2_n_0 ,\sub_i_i52_reg_277[28]_i_3_n_0 ,\sub_i_i52_reg_277[28]_i_4_n_0 ,\sub_i_i52_reg_277[28]_i_5_n_0 }));
  FDRE \sub_i_i52_reg_277_reg[29] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[29]),
        .Q(sub_i_i52_reg_277[29]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[2] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[2]),
        .Q(sub_i_i52_reg_277[2]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[30] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[30]),
        .Q(sub_i_i52_reg_277[30]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[31] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[31]),
        .Q(sub_i_i52_reg_277[31]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[32] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[32]),
        .Q(sub_i_i52_reg_277[32]),
        .R(1'b0));
  CARRY4 \sub_i_i52_reg_277_reg[32]_i_1 
       (.CI(\sub_i_i52_reg_277_reg[28]_i_1_n_0 ),
        .CO({\NLW_sub_i_i52_reg_277_reg[32]_i_1_CO_UNCONNECTED [3],\sub_i_i52_reg_277_reg[32]_i_1_n_1 ,\sub_i_i52_reg_277_reg[32]_i_1_n_2 ,\sub_i_i52_reg_277_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,in_Img_width[31:29]}),
        .O(sub_i_i52_fu_162_p2[32:29]),
        .S({1'b1,\sub_i_i52_reg_277[32]_i_2_n_0 ,\sub_i_i52_reg_277[32]_i_3_n_0 ,\sub_i_i52_reg_277[32]_i_4_n_0 }));
  FDRE \sub_i_i52_reg_277_reg[3] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[3]),
        .Q(sub_i_i52_reg_277[3]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[4] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[4]),
        .Q(sub_i_i52_reg_277[4]),
        .R(1'b0));
  CARRY4 \sub_i_i52_reg_277_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_i_i52_reg_277_reg[4]_i_1_n_0 ,\sub_i_i52_reg_277_reg[4]_i_1_n_1 ,\sub_i_i52_reg_277_reg[4]_i_1_n_2 ,\sub_i_i52_reg_277_reg[4]_i_1_n_3 }),
        .CYINIT(in_Img_width[0]),
        .DI(in_Img_width[4:1]),
        .O(sub_i_i52_fu_162_p2[4:1]),
        .S({\sub_i_i52_reg_277[4]_i_2_n_0 ,\sub_i_i52_reg_277[4]_i_3_n_0 ,\sub_i_i52_reg_277[4]_i_4_n_0 ,\sub_i_i52_reg_277[4]_i_5_n_0 }));
  FDRE \sub_i_i52_reg_277_reg[5] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[5]),
        .Q(sub_i_i52_reg_277[5]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[6] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[6]),
        .Q(sub_i_i52_reg_277[6]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[7] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[7]),
        .Q(sub_i_i52_reg_277[7]),
        .R(1'b0));
  FDRE \sub_i_i52_reg_277_reg[8] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[8]),
        .Q(sub_i_i52_reg_277[8]),
        .R(1'b0));
  CARRY4 \sub_i_i52_reg_277_reg[8]_i_1 
       (.CI(\sub_i_i52_reg_277_reg[4]_i_1_n_0 ),
        .CO({\sub_i_i52_reg_277_reg[8]_i_1_n_0 ,\sub_i_i52_reg_277_reg[8]_i_1_n_1 ,\sub_i_i52_reg_277_reg[8]_i_1_n_2 ,\sub_i_i52_reg_277_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_Img_width[8:5]),
        .O(sub_i_i52_fu_162_p2[8:5]),
        .S({\sub_i_i52_reg_277[8]_i_2_n_0 ,\sub_i_i52_reg_277[8]_i_3_n_0 ,\sub_i_i52_reg_277[8]_i_4_n_0 ,\sub_i_i52_reg_277[8]_i_5_n_0 }));
  FDRE \sub_i_i52_reg_277_reg[9] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(sub_i_i52_fu_162_p2[9]),
        .Q(sub_i_i52_reg_277[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[12]_i_2 
       (.I0(in_Img_width[12]),
        .O(\int_Img_width_reg[12] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[12]_i_3 
       (.I0(in_Img_width[11]),
        .O(\int_Img_width_reg[12] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[12]_i_4 
       (.I0(in_Img_width[10]),
        .O(\int_Img_width_reg[12] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[12]_i_5 
       (.I0(in_Img_width[9]),
        .O(\int_Img_width_reg[12] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[16]_i_2 
       (.I0(in_Img_width[16]),
        .O(\int_Img_width_reg[16] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[16]_i_3 
       (.I0(in_Img_width[15]),
        .O(\int_Img_width_reg[16] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[16]_i_4 
       (.I0(in_Img_width[14]),
        .O(\int_Img_width_reg[16] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[16]_i_5 
       (.I0(in_Img_width[13]),
        .O(\int_Img_width_reg[16] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[20]_i_2 
       (.I0(in_Img_width[20]),
        .O(\int_Img_width_reg[20] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[20]_i_3 
       (.I0(in_Img_width[19]),
        .O(\int_Img_width_reg[20] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[20]_i_4 
       (.I0(in_Img_width[18]),
        .O(\int_Img_width_reg[20] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[20]_i_5 
       (.I0(in_Img_width[17]),
        .O(\int_Img_width_reg[20] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[24]_i_2 
       (.I0(in_Img_width[24]),
        .O(\int_Img_width_reg[24] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[24]_i_3 
       (.I0(in_Img_width[23]),
        .O(\int_Img_width_reg[24] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[24]_i_4 
       (.I0(in_Img_width[22]),
        .O(\int_Img_width_reg[24] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[24]_i_5 
       (.I0(in_Img_width[21]),
        .O(\int_Img_width_reg[24] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[28]_i_2 
       (.I0(in_Img_width[28]),
        .O(\int_Img_width_reg[28] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[28]_i_3 
       (.I0(in_Img_width[27]),
        .O(\int_Img_width_reg[28] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[28]_i_4 
       (.I0(in_Img_width[26]),
        .O(\int_Img_width_reg[28] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[28]_i_5 
       (.I0(in_Img_width[25]),
        .O(\int_Img_width_reg[28] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[32]_i_3 
       (.I0(in_Img_width[31]),
        .O(\int_Img_width_reg[31] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[32]_i_4 
       (.I0(in_Img_width[30]),
        .O(\int_Img_width_reg[31] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[32]_i_5 
       (.I0(in_Img_width[29]),
        .O(\int_Img_width_reg[31] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[4]_i_2 
       (.I0(in_Img_width[4]),
        .O(\int_Img_width_reg[4] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[4]_i_3 
       (.I0(in_Img_width[3]),
        .O(\int_Img_width_reg[4] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[4]_i_4 
       (.I0(in_Img_width[2]),
        .O(\int_Img_width_reg[4] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[4]_i_5 
       (.I0(in_Img_width[1]),
        .O(\int_Img_width_reg[4] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[8]_i_2 
       (.I0(in_Img_width[8]),
        .O(\int_Img_width_reg[8] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[8]_i_3 
       (.I0(in_Img_width[7]),
        .O(\int_Img_width_reg[8] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[8]_i_4 
       (.I0(in_Img_width[6]),
        .O(\int_Img_width_reg[8] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_364[8]_i_5 
       (.I0(in_Img_width[5]),
        .O(\int_Img_width_reg[8] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \umax_reg_287[31]_i_1 
       (.I0(Q[0]),
        .I1(s2m_enb_clrsts),
        .O(sub_i_i52_reg_2770));
  LUT4 #(
    .INIT(16'h9009)) 
    \umax_reg_287[31]_i_10 
       (.I0(add_ln50_fu_174_p2[30]),
        .I1(D[31]),
        .I2(add_ln50_fu_174_p2[29]),
        .I3(D[30]),
        .O(\int_s2m_len_reg[31] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \umax_reg_287[31]_i_11 
       (.I0(add_ln50_fu_174_p2[28]),
        .I1(D[29]),
        .I2(add_ln50_fu_174_p2[27]),
        .I3(D[28]),
        .O(\int_s2m_len_reg[31] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \umax_reg_287[31]_i_12 
       (.I0(add_ln50_fu_174_p2[26]),
        .I1(D[27]),
        .I2(add_ln50_fu_174_p2[25]),
        .I3(D[26]),
        .O(\int_s2m_len_reg[31] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \umax_reg_287[31]_i_13 
       (.I0(add_ln50_fu_174_p2[24]),
        .I1(D[25]),
        .I2(add_ln50_fu_174_p2[23]),
        .I3(D[24]),
        .O(\int_s2m_len_reg[31] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \umax_reg_287[31]_i_19 
       (.I0(add_ln50_fu_174_p2[22]),
        .I1(D[23]),
        .I2(add_ln50_fu_174_p2[21]),
        .I3(D[22]),
        .O(\int_s2m_len_reg[23] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \umax_reg_287[31]_i_20 
       (.I0(add_ln50_fu_174_p2[20]),
        .I1(D[21]),
        .I2(add_ln50_fu_174_p2[19]),
        .I3(D[20]),
        .O(\int_s2m_len_reg[23] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \umax_reg_287[31]_i_21 
       (.I0(add_ln50_fu_174_p2[18]),
        .I1(D[19]),
        .I2(add_ln50_fu_174_p2[17]),
        .I3(D[18]),
        .O(\int_s2m_len_reg[23] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \umax_reg_287[31]_i_22 
       (.I0(add_ln50_fu_174_p2[16]),
        .I1(D[17]),
        .I2(add_ln50_fu_174_p2[15]),
        .I3(D[16]),
        .O(\int_s2m_len_reg[23] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \umax_reg_287[31]_i_28 
       (.I0(add_ln50_fu_174_p2[14]),
        .I1(D[15]),
        .I2(add_ln50_fu_174_p2[13]),
        .I3(D[14]),
        .O(\int_s2m_len_reg[15] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \umax_reg_287[31]_i_29 
       (.I0(add_ln50_fu_174_p2[12]),
        .I1(D[13]),
        .I2(add_ln50_fu_174_p2[11]),
        .I3(D[12]),
        .O(\int_s2m_len_reg[15] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \umax_reg_287[31]_i_30 
       (.I0(add_ln50_fu_174_p2[10]),
        .I1(D[11]),
        .I2(add_ln50_fu_174_p2[9]),
        .I3(D[10]),
        .O(\int_s2m_len_reg[15] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \umax_reg_287[31]_i_31 
       (.I0(add_ln50_fu_174_p2[8]),
        .I1(D[9]),
        .I2(add_ln50_fu_174_p2[7]),
        .I3(D[8]),
        .O(\int_s2m_len_reg[15] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \umax_reg_287[31]_i_36 
       (.I0(add_ln50_fu_174_p2[6]),
        .I1(D[7]),
        .I2(add_ln50_fu_174_p2[5]),
        .I3(D[6]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \umax_reg_287[31]_i_37 
       (.I0(add_ln50_fu_174_p2[4]),
        .I1(D[5]),
        .I2(add_ln50_fu_174_p2[3]),
        .I3(D[4]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \umax_reg_287[31]_i_38 
       (.I0(add_ln50_fu_174_p2[2]),
        .I1(D[3]),
        .I2(add_ln50_fu_174_p2[1]),
        .I3(D[2]),
        .O(S[0]));
  FDRE \umax_reg_287_reg[0] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [0]),
        .Q(umax_reg_287[0]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[10] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [10]),
        .Q(umax_reg_287[10]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[11] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [11]),
        .Q(umax_reg_287[11]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[12] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [12]),
        .Q(umax_reg_287[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \umax_reg_287_reg[12]_i_2 
       (.CI(\umax_reg_287_reg[8]_i_2_n_0 ),
        .CO({\umax_reg_287_reg[12]_i_2_n_0 ,\umax_reg_287_reg[12]_i_2_n_1 ,\umax_reg_287_reg[12]_i_2_n_2 ,\umax_reg_287_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln50_fu_174_p2[11:8]),
        .S(in_len_V[12:9]));
  FDRE \umax_reg_287_reg[13] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [13]),
        .Q(umax_reg_287[13]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[14] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [14]),
        .Q(umax_reg_287[14]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[15] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [15]),
        .Q(umax_reg_287[15]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[16] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [16]),
        .Q(umax_reg_287[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \umax_reg_287_reg[16]_i_2 
       (.CI(\umax_reg_287_reg[12]_i_2_n_0 ),
        .CO({\umax_reg_287_reg[16]_i_2_n_0 ,\umax_reg_287_reg[16]_i_2_n_1 ,\umax_reg_287_reg[16]_i_2_n_2 ,\umax_reg_287_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln50_fu_174_p2[15:12]),
        .S(in_len_V[16:13]));
  FDRE \umax_reg_287_reg[17] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [17]),
        .Q(umax_reg_287[17]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[18] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [18]),
        .Q(umax_reg_287[18]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[19] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [19]),
        .Q(umax_reg_287[19]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[1] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [1]),
        .Q(umax_reg_287[1]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[20] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [20]),
        .Q(umax_reg_287[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \umax_reg_287_reg[20]_i_2 
       (.CI(\umax_reg_287_reg[16]_i_2_n_0 ),
        .CO({\umax_reg_287_reg[20]_i_2_n_0 ,\umax_reg_287_reg[20]_i_2_n_1 ,\umax_reg_287_reg[20]_i_2_n_2 ,\umax_reg_287_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln50_fu_174_p2[19:16]),
        .S(in_len_V[20:17]));
  FDRE \umax_reg_287_reg[21] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [21]),
        .Q(umax_reg_287[21]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[22] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [22]),
        .Q(umax_reg_287[22]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[23] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [23]),
        .Q(umax_reg_287[23]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[24] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [24]),
        .Q(umax_reg_287[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \umax_reg_287_reg[24]_i_2 
       (.CI(\umax_reg_287_reg[20]_i_2_n_0 ),
        .CO({\umax_reg_287_reg[24]_i_2_n_0 ,\umax_reg_287_reg[24]_i_2_n_1 ,\umax_reg_287_reg[24]_i_2_n_2 ,\umax_reg_287_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln50_fu_174_p2[23:20]),
        .S(in_len_V[24:21]));
  FDRE \umax_reg_287_reg[25] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [25]),
        .Q(umax_reg_287[25]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[26] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [26]),
        .Q(umax_reg_287[26]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[27] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [27]),
        .Q(umax_reg_287[27]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[28] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [28]),
        .Q(umax_reg_287[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \umax_reg_287_reg[28]_i_2 
       (.CI(\umax_reg_287_reg[24]_i_2_n_0 ),
        .CO({\umax_reg_287_reg[28]_i_2_n_0 ,\umax_reg_287_reg[28]_i_2_n_1 ,\umax_reg_287_reg[28]_i_2_n_2 ,\umax_reg_287_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln50_fu_174_p2[27:24]),
        .S(in_len_V[28:25]));
  FDRE \umax_reg_287_reg[29] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [29]),
        .Q(umax_reg_287[29]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[2] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [2]),
        .Q(umax_reg_287[2]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[30] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [30]),
        .Q(umax_reg_287[30]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[31] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [31]),
        .Q(umax_reg_287[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \umax_reg_287_reg[31]_i_4 
       (.CI(\umax_reg_287_reg[28]_i_2_n_0 ),
        .CO({\NLW_umax_reg_287_reg[31]_i_4_CO_UNCONNECTED [3:2],\umax_reg_287_reg[31]_i_4_n_2 ,\umax_reg_287_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_umax_reg_287_reg[31]_i_4_O_UNCONNECTED [3],add_ln50_fu_174_p2[30:28]}),
        .S({1'b0,in_len_V[31:29]}));
  FDRE \umax_reg_287_reg[3] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [3]),
        .Q(umax_reg_287[3]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[4] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [4]),
        .Q(umax_reg_287[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \umax_reg_287_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\umax_reg_287_reg[4]_i_2_n_0 ,\umax_reg_287_reg[4]_i_2_n_1 ,\umax_reg_287_reg[4]_i_2_n_2 ,\umax_reg_287_reg[4]_i_2_n_3 }),
        .CYINIT(\in_len_V_reg[0]_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln50_fu_174_p2[3:0]),
        .S(in_len_V[4:1]));
  FDRE \umax_reg_287_reg[5] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [5]),
        .Q(umax_reg_287[5]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[6] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [6]),
        .Q(umax_reg_287[6]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[7] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [7]),
        .Q(umax_reg_287[7]),
        .R(1'b0));
  FDRE \umax_reg_287_reg[8] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [8]),
        .Q(umax_reg_287[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \umax_reg_287_reg[8]_i_2 
       (.CI(\umax_reg_287_reg[4]_i_2_n_0 ),
        .CO({\umax_reg_287_reg[8]_i_2_n_0 ,\umax_reg_287_reg[8]_i_2_n_1 ,\umax_reg_287_reg[8]_i_2_n_2 ,\umax_reg_287_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln50_fu_174_p2[7:4]),
        .S(in_len_V[8:5]));
  FDRE \umax_reg_287_reg[9] 
       (.C(ap_clk),
        .CE(sub_i_i52_reg_2770),
        .D(\umax_reg_287_reg[31]_0 [9]),
        .Q(umax_reg_287[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "userdma_getinstream_Pipeline_VITIS_LOOP_50_1" *) 
module design_1_userdma_0_0_userdma_getinstream_Pipeline_VITIS_LOOP_50_1
   (\empty_fu_76_reg[0]_0 ,
    add_ln886_fu_220_p2,
    ap_enable_reg_pp0_iter1,
    \int_s2m_err_reg[0] ,
    ap_enable_reg_pp0_iter1_reg_0,
    \ap_CS_fsm_reg[1] ,
    D,
    E,
    \int_s2m_enb_clrsts_reg[0] ,
    we,
    WEBWE,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    \ap_CS_fsm_reg[1]_4 ,
    \count_4_reg_297_reg[31]_0 ,
    ap_clk,
    DI,
    icmp_ln1073_fu_252_p2_carry__1_0,
    icmp_ln1073_fu_252_p2_carry__2_0,
    \empty_fu_76_reg[0]_1 ,
    SR,
    \int_s2m_err_reg[0]_0 ,
    \ap_CS_fsm_reg[2] ,
    s2m_enb_clrsts,
    Q,
    ap_rst_n,
    grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg,
    inbuf_full_n,
    incount_full_n,
    inStreamTop_TVALID_int_regslice,
    ap_NS_fsm12_out,
    \empty_fu_76_reg[31]_0 ,
    \int_s2m_err_reg[0]_1 ,
    icmp_ln1073_fu_252_p2_carry__2_1,
    icmp_ln1065_fu_189_p2_carry__1_0,
    mem_reg,
    B_V_data_1_sel,
    p_1_in,
    \mOutPtr_reg[10] ,
    \mOutPtr_reg[4] ,
    B_V_data_1_payload_B,
    B_V_data_1_sel_0,
    B_V_data_1_payload_A);
  output \empty_fu_76_reg[0]_0 ;
  output [30:0]add_ln886_fu_220_p2;
  output ap_enable_reg_pp0_iter1;
  output \int_s2m_err_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output \ap_CS_fsm_reg[1] ;
  output [1:0]D;
  output [0:0]E;
  output \int_s2m_enb_clrsts_reg[0] ;
  output we;
  output [0:0]WEBWE;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output \ap_CS_fsm_reg[1]_2 ;
  output [0:0]\ap_CS_fsm_reg[1]_3 ;
  output [0:0]\ap_CS_fsm_reg[1]_4 ;
  output [31:0]\count_4_reg_297_reg[31]_0 ;
  input ap_clk;
  input [3:0]DI;
  input [3:0]icmp_ln1073_fu_252_p2_carry__1_0;
  input [3:0]icmp_ln1073_fu_252_p2_carry__2_0;
  input [3:0]\empty_fu_76_reg[0]_1 ;
  input [0:0]SR;
  input \int_s2m_err_reg[0]_0 ;
  input \ap_CS_fsm_reg[2] ;
  input s2m_enb_clrsts;
  input [2:0]Q;
  input ap_rst_n;
  input grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg;
  input inbuf_full_n;
  input incount_full_n;
  input inStreamTop_TVALID_int_regslice;
  input ap_NS_fsm12_out;
  input [31:0]\empty_fu_76_reg[31]_0 ;
  input \int_s2m_err_reg[0]_1 ;
  input [31:0]icmp_ln1073_fu_252_p2_carry__2_1;
  input [32:0]icmp_ln1065_fu_189_p2_carry__1_0;
  input mem_reg;
  input B_V_data_1_sel;
  input p_1_in;
  input \mOutPtr_reg[10] ;
  input [0:0]\mOutPtr_reg[4] ;
  input [1:0]B_V_data_1_payload_B;
  input B_V_data_1_sel_0;
  input [1:0]B_V_data_1_payload_A;

  wire [1:0]B_V_data_1_payload_A;
  wire [1:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [30:0]add_ln886_fu_220_p2;
  wire add_ln886_fu_220_p2_carry__0_n_0;
  wire add_ln886_fu_220_p2_carry__0_n_1;
  wire add_ln886_fu_220_p2_carry__0_n_2;
  wire add_ln886_fu_220_p2_carry__0_n_3;
  wire add_ln886_fu_220_p2_carry__1_n_0;
  wire add_ln886_fu_220_p2_carry__1_n_1;
  wire add_ln886_fu_220_p2_carry__1_n_2;
  wire add_ln886_fu_220_p2_carry__1_n_3;
  wire add_ln886_fu_220_p2_carry__2_n_0;
  wire add_ln886_fu_220_p2_carry__2_n_1;
  wire add_ln886_fu_220_p2_carry__2_n_2;
  wire add_ln886_fu_220_p2_carry__2_n_3;
  wire add_ln886_fu_220_p2_carry__3_n_0;
  wire add_ln886_fu_220_p2_carry__3_n_1;
  wire add_ln886_fu_220_p2_carry__3_n_2;
  wire add_ln886_fu_220_p2_carry__3_n_3;
  wire add_ln886_fu_220_p2_carry__4_n_0;
  wire add_ln886_fu_220_p2_carry__4_n_1;
  wire add_ln886_fu_220_p2_carry__4_n_2;
  wire add_ln886_fu_220_p2_carry__4_n_3;
  wire add_ln886_fu_220_p2_carry__5_n_0;
  wire add_ln886_fu_220_p2_carry__5_n_1;
  wire add_ln886_fu_220_p2_carry__5_n_2;
  wire add_ln886_fu_220_p2_carry__5_n_3;
  wire add_ln886_fu_220_p2_carry__6_n_2;
  wire add_ln886_fu_220_p2_carry__6_n_3;
  wire add_ln886_fu_220_p2_carry_n_0;
  wire add_ln886_fu_220_p2_carry_n_1;
  wire add_ln886_fu_220_p2_carry_n_2;
  wire add_ln886_fu_220_p2_carry_n_3;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire [0:0]\ap_CS_fsm_reg[1]_3 ;
  wire [0:0]\ap_CS_fsm_reg[1]_4 ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_NS_fsm12_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0;
  wire ap_rst_n;
  wire \count_4_reg_297[0]_i_1_n_0 ;
  wire \count_4_reg_297_reg[12]_i_1_n_0 ;
  wire \count_4_reg_297_reg[12]_i_1_n_1 ;
  wire \count_4_reg_297_reg[12]_i_1_n_2 ;
  wire \count_4_reg_297_reg[12]_i_1_n_3 ;
  wire \count_4_reg_297_reg[16]_i_1_n_0 ;
  wire \count_4_reg_297_reg[16]_i_1_n_1 ;
  wire \count_4_reg_297_reg[16]_i_1_n_2 ;
  wire \count_4_reg_297_reg[16]_i_1_n_3 ;
  wire \count_4_reg_297_reg[20]_i_1_n_0 ;
  wire \count_4_reg_297_reg[20]_i_1_n_1 ;
  wire \count_4_reg_297_reg[20]_i_1_n_2 ;
  wire \count_4_reg_297_reg[20]_i_1_n_3 ;
  wire \count_4_reg_297_reg[24]_i_1_n_0 ;
  wire \count_4_reg_297_reg[24]_i_1_n_1 ;
  wire \count_4_reg_297_reg[24]_i_1_n_2 ;
  wire \count_4_reg_297_reg[24]_i_1_n_3 ;
  wire \count_4_reg_297_reg[28]_i_1_n_0 ;
  wire \count_4_reg_297_reg[28]_i_1_n_1 ;
  wire \count_4_reg_297_reg[28]_i_1_n_2 ;
  wire \count_4_reg_297_reg[28]_i_1_n_3 ;
  wire [31:0]\count_4_reg_297_reg[31]_0 ;
  wire \count_4_reg_297_reg[31]_i_1_n_2 ;
  wire \count_4_reg_297_reg[31]_i_1_n_3 ;
  wire \count_4_reg_297_reg[4]_i_1_n_0 ;
  wire \count_4_reg_297_reg[4]_i_1_n_1 ;
  wire \count_4_reg_297_reg[4]_i_1_n_2 ;
  wire \count_4_reg_297_reg[4]_i_1_n_3 ;
  wire \count_4_reg_297_reg[4]_i_1_n_5 ;
  wire \count_4_reg_297_reg[4]_i_1_n_6 ;
  wire \count_4_reg_297_reg[4]_i_1_n_7 ;
  wire \count_4_reg_297_reg[8]_i_1_n_0 ;
  wire \count_4_reg_297_reg[8]_i_1_n_1 ;
  wire \count_4_reg_297_reg[8]_i_1_n_2 ;
  wire \count_4_reg_297_reg[8]_i_1_n_3 ;
  wire count_fu_720;
  wire \count_fu_72[0]_i_4_n_0 ;
  wire [31:0]count_fu_72_reg;
  wire \count_fu_72_reg[0]_i_3_n_0 ;
  wire \count_fu_72_reg[0]_i_3_n_1 ;
  wire \count_fu_72_reg[0]_i_3_n_2 ;
  wire \count_fu_72_reg[0]_i_3_n_3 ;
  wire \count_fu_72_reg[0]_i_3_n_4 ;
  wire \count_fu_72_reg[0]_i_3_n_5 ;
  wire \count_fu_72_reg[0]_i_3_n_6 ;
  wire \count_fu_72_reg[0]_i_3_n_7 ;
  wire \count_fu_72_reg[12]_i_1_n_0 ;
  wire \count_fu_72_reg[12]_i_1_n_1 ;
  wire \count_fu_72_reg[12]_i_1_n_2 ;
  wire \count_fu_72_reg[12]_i_1_n_3 ;
  wire \count_fu_72_reg[12]_i_1_n_4 ;
  wire \count_fu_72_reg[12]_i_1_n_5 ;
  wire \count_fu_72_reg[12]_i_1_n_6 ;
  wire \count_fu_72_reg[12]_i_1_n_7 ;
  wire \count_fu_72_reg[16]_i_1_n_0 ;
  wire \count_fu_72_reg[16]_i_1_n_1 ;
  wire \count_fu_72_reg[16]_i_1_n_2 ;
  wire \count_fu_72_reg[16]_i_1_n_3 ;
  wire \count_fu_72_reg[16]_i_1_n_4 ;
  wire \count_fu_72_reg[16]_i_1_n_5 ;
  wire \count_fu_72_reg[16]_i_1_n_6 ;
  wire \count_fu_72_reg[16]_i_1_n_7 ;
  wire \count_fu_72_reg[20]_i_1_n_0 ;
  wire \count_fu_72_reg[20]_i_1_n_1 ;
  wire \count_fu_72_reg[20]_i_1_n_2 ;
  wire \count_fu_72_reg[20]_i_1_n_3 ;
  wire \count_fu_72_reg[20]_i_1_n_4 ;
  wire \count_fu_72_reg[20]_i_1_n_5 ;
  wire \count_fu_72_reg[20]_i_1_n_6 ;
  wire \count_fu_72_reg[20]_i_1_n_7 ;
  wire \count_fu_72_reg[24]_i_1_n_0 ;
  wire \count_fu_72_reg[24]_i_1_n_1 ;
  wire \count_fu_72_reg[24]_i_1_n_2 ;
  wire \count_fu_72_reg[24]_i_1_n_3 ;
  wire \count_fu_72_reg[24]_i_1_n_4 ;
  wire \count_fu_72_reg[24]_i_1_n_5 ;
  wire \count_fu_72_reg[24]_i_1_n_6 ;
  wire \count_fu_72_reg[24]_i_1_n_7 ;
  wire \count_fu_72_reg[28]_i_1_n_1 ;
  wire \count_fu_72_reg[28]_i_1_n_2 ;
  wire \count_fu_72_reg[28]_i_1_n_3 ;
  wire \count_fu_72_reg[28]_i_1_n_4 ;
  wire \count_fu_72_reg[28]_i_1_n_5 ;
  wire \count_fu_72_reg[28]_i_1_n_6 ;
  wire \count_fu_72_reg[28]_i_1_n_7 ;
  wire \count_fu_72_reg[4]_i_1_n_0 ;
  wire \count_fu_72_reg[4]_i_1_n_1 ;
  wire \count_fu_72_reg[4]_i_1_n_2 ;
  wire \count_fu_72_reg[4]_i_1_n_3 ;
  wire \count_fu_72_reg[4]_i_1_n_4 ;
  wire \count_fu_72_reg[4]_i_1_n_5 ;
  wire \count_fu_72_reg[4]_i_1_n_6 ;
  wire \count_fu_72_reg[4]_i_1_n_7 ;
  wire \count_fu_72_reg[8]_i_1_n_0 ;
  wire \count_fu_72_reg[8]_i_1_n_1 ;
  wire \count_fu_72_reg[8]_i_1_n_2 ;
  wire \count_fu_72_reg[8]_i_1_n_3 ;
  wire \count_fu_72_reg[8]_i_1_n_4 ;
  wire \count_fu_72_reg[8]_i_1_n_5 ;
  wire \count_fu_72_reg[8]_i_1_n_6 ;
  wire \count_fu_72_reg[8]_i_1_n_7 ;
  wire empty_fu_76;
  wire [31:1]empty_fu_76_reg;
  wire \empty_fu_76_reg[0]_0 ;
  wire [3:0]\empty_fu_76_reg[0]_1 ;
  wire [31:0]\empty_fu_76_reg[31]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_1;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg;
  wire grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_icmp_ln1065_out;
  wire grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY;
  wire [3:2]grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_tmp_user_V_out;
  wire icmp_ln1065_fu_189_p2_carry__0_i_1_n_0;
  wire icmp_ln1065_fu_189_p2_carry__0_i_2_n_0;
  wire icmp_ln1065_fu_189_p2_carry__0_i_3_n_0;
  wire icmp_ln1065_fu_189_p2_carry__0_i_4_n_0;
  wire icmp_ln1065_fu_189_p2_carry__0_n_0;
  wire icmp_ln1065_fu_189_p2_carry__0_n_1;
  wire icmp_ln1065_fu_189_p2_carry__0_n_2;
  wire icmp_ln1065_fu_189_p2_carry__0_n_3;
  wire [32:0]icmp_ln1065_fu_189_p2_carry__1_0;
  wire icmp_ln1065_fu_189_p2_carry__1_i_1_n_0;
  wire icmp_ln1065_fu_189_p2_carry__1_i_2_n_0;
  wire icmp_ln1065_fu_189_p2_carry__1_i_3_n_0;
  wire icmp_ln1065_fu_189_p2_carry__1_n_2;
  wire icmp_ln1065_fu_189_p2_carry__1_n_3;
  wire icmp_ln1065_fu_189_p2_carry_i_1_n_0;
  wire icmp_ln1065_fu_189_p2_carry_i_2_n_0;
  wire icmp_ln1065_fu_189_p2_carry_i_3_n_0;
  wire icmp_ln1065_fu_189_p2_carry_i_4_n_0;
  wire icmp_ln1065_fu_189_p2_carry_n_0;
  wire icmp_ln1065_fu_189_p2_carry_n_1;
  wire icmp_ln1065_fu_189_p2_carry_n_2;
  wire icmp_ln1065_fu_189_p2_carry_n_3;
  wire \icmp_ln1065_reg_292[0]_i_1_n_0 ;
  wire icmp_ln1073_fu_252_p2;
  wire icmp_ln1073_fu_252_p2_carry__0_i_5_n_0;
  wire icmp_ln1073_fu_252_p2_carry__0_i_6_n_0;
  wire icmp_ln1073_fu_252_p2_carry__0_i_7_n_0;
  wire icmp_ln1073_fu_252_p2_carry__0_i_8_n_0;
  wire icmp_ln1073_fu_252_p2_carry__0_n_0;
  wire icmp_ln1073_fu_252_p2_carry__0_n_1;
  wire icmp_ln1073_fu_252_p2_carry__0_n_2;
  wire icmp_ln1073_fu_252_p2_carry__0_n_3;
  wire [3:0]icmp_ln1073_fu_252_p2_carry__1_0;
  wire icmp_ln1073_fu_252_p2_carry__1_i_5_n_0;
  wire icmp_ln1073_fu_252_p2_carry__1_i_6_n_0;
  wire icmp_ln1073_fu_252_p2_carry__1_i_7_n_0;
  wire icmp_ln1073_fu_252_p2_carry__1_i_8_n_0;
  wire icmp_ln1073_fu_252_p2_carry__1_n_0;
  wire icmp_ln1073_fu_252_p2_carry__1_n_1;
  wire icmp_ln1073_fu_252_p2_carry__1_n_2;
  wire icmp_ln1073_fu_252_p2_carry__1_n_3;
  wire [3:0]icmp_ln1073_fu_252_p2_carry__2_0;
  wire [31:0]icmp_ln1073_fu_252_p2_carry__2_1;
  wire icmp_ln1073_fu_252_p2_carry__2_i_5_n_0;
  wire icmp_ln1073_fu_252_p2_carry__2_i_6_n_0;
  wire icmp_ln1073_fu_252_p2_carry__2_i_7_n_0;
  wire icmp_ln1073_fu_252_p2_carry__2_i_8_n_0;
  wire icmp_ln1073_fu_252_p2_carry__2_n_1;
  wire icmp_ln1073_fu_252_p2_carry__2_n_2;
  wire icmp_ln1073_fu_252_p2_carry__2_n_3;
  wire icmp_ln1073_fu_252_p2_carry_i_5_n_0;
  wire icmp_ln1073_fu_252_p2_carry_i_6_n_0;
  wire icmp_ln1073_fu_252_p2_carry_i_7_n_0;
  wire icmp_ln1073_fu_252_p2_carry_i_8_n_0;
  wire icmp_ln1073_fu_252_p2_carry_n_0;
  wire icmp_ln1073_fu_252_p2_carry_n_1;
  wire icmp_ln1073_fu_252_p2_carry_n_2;
  wire icmp_ln1073_fu_252_p2_carry_n_3;
  wire icmp_ln75_fu_236_p2;
  wire icmp_ln75_fu_236_p2_carry__0_i_1_n_0;
  wire icmp_ln75_fu_236_p2_carry__0_i_2_n_0;
  wire icmp_ln75_fu_236_p2_carry__0_i_3_n_0;
  wire icmp_ln75_fu_236_p2_carry__0_i_4_n_0;
  wire icmp_ln75_fu_236_p2_carry__0_i_5_n_0;
  wire icmp_ln75_fu_236_p2_carry__0_i_6_n_0;
  wire icmp_ln75_fu_236_p2_carry__0_i_7_n_0;
  wire icmp_ln75_fu_236_p2_carry__0_i_8_n_0;
  wire icmp_ln75_fu_236_p2_carry__0_n_0;
  wire icmp_ln75_fu_236_p2_carry__0_n_1;
  wire icmp_ln75_fu_236_p2_carry__0_n_2;
  wire icmp_ln75_fu_236_p2_carry__0_n_3;
  wire icmp_ln75_fu_236_p2_carry__1_i_1_n_0;
  wire icmp_ln75_fu_236_p2_carry__1_i_2_n_0;
  wire icmp_ln75_fu_236_p2_carry__1_i_3_n_0;
  wire icmp_ln75_fu_236_p2_carry__1_i_4_n_0;
  wire icmp_ln75_fu_236_p2_carry__1_i_5_n_0;
  wire icmp_ln75_fu_236_p2_carry__1_i_6_n_0;
  wire icmp_ln75_fu_236_p2_carry__1_i_7_n_0;
  wire icmp_ln75_fu_236_p2_carry__1_i_8_n_0;
  wire icmp_ln75_fu_236_p2_carry__1_n_0;
  wire icmp_ln75_fu_236_p2_carry__1_n_1;
  wire icmp_ln75_fu_236_p2_carry__1_n_2;
  wire icmp_ln75_fu_236_p2_carry__1_n_3;
  wire icmp_ln75_fu_236_p2_carry__2_i_1_n_0;
  wire icmp_ln75_fu_236_p2_carry__2_i_2_n_0;
  wire icmp_ln75_fu_236_p2_carry__2_i_3_n_0;
  wire icmp_ln75_fu_236_p2_carry__2_i_4_n_0;
  wire icmp_ln75_fu_236_p2_carry__2_n_3;
  wire icmp_ln75_fu_236_p2_carry_i_1_n_0;
  wire icmp_ln75_fu_236_p2_carry_i_2_n_0;
  wire icmp_ln75_fu_236_p2_carry_i_3_n_0;
  wire icmp_ln75_fu_236_p2_carry_i_4_n_0;
  wire icmp_ln75_fu_236_p2_carry_i_5_n_0;
  wire icmp_ln75_fu_236_p2_carry_i_6_n_0;
  wire icmp_ln75_fu_236_p2_carry_i_7_n_0;
  wire icmp_ln75_fu_236_p2_carry_i_8_n_0;
  wire icmp_ln75_fu_236_p2_carry_n_0;
  wire icmp_ln75_fu_236_p2_carry_n_1;
  wire icmp_ln75_fu_236_p2_carry_n_2;
  wire icmp_ln75_fu_236_p2_carry_n_3;
  wire icmp_ln75_reg_302;
  wire inStreamTop_TVALID_int_regslice;
  wire inbuf_full_n;
  wire incount_full_n;
  wire \int_s2m_enb_clrsts_reg[0] ;
  wire \int_s2m_err[0]_i_3_n_0 ;
  wire \int_s2m_err_reg[0] ;
  wire \int_s2m_err_reg[0]_0 ;
  wire \int_s2m_err_reg[0]_1 ;
  wire \mOutPtr_reg[10] ;
  wire [0:0]\mOutPtr_reg[4] ;
  wire mem_reg;
  wire p_0_in;
  wire p_1_in;
  wire s2m_enb_clrsts;
  wire [27:0]tmp_fu_226_p4;
  wire \trunc_ln293_reg_287[2]_i_1_n_0 ;
  wire \trunc_ln293_reg_287[3]_i_1_n_0 ;
  wire we;
  wire width_count;
  wire \width_count[0]_i_4_n_0 ;
  wire [31:0]width_count_reg;
  wire \width_count_reg[0]_i_3_n_0 ;
  wire \width_count_reg[0]_i_3_n_1 ;
  wire \width_count_reg[0]_i_3_n_2 ;
  wire \width_count_reg[0]_i_3_n_3 ;
  wire \width_count_reg[0]_i_3_n_4 ;
  wire \width_count_reg[0]_i_3_n_5 ;
  wire \width_count_reg[0]_i_3_n_6 ;
  wire \width_count_reg[0]_i_3_n_7 ;
  wire \width_count_reg[12]_i_1_n_0 ;
  wire \width_count_reg[12]_i_1_n_1 ;
  wire \width_count_reg[12]_i_1_n_2 ;
  wire \width_count_reg[12]_i_1_n_3 ;
  wire \width_count_reg[12]_i_1_n_4 ;
  wire \width_count_reg[12]_i_1_n_5 ;
  wire \width_count_reg[12]_i_1_n_6 ;
  wire \width_count_reg[12]_i_1_n_7 ;
  wire \width_count_reg[16]_i_1_n_0 ;
  wire \width_count_reg[16]_i_1_n_1 ;
  wire \width_count_reg[16]_i_1_n_2 ;
  wire \width_count_reg[16]_i_1_n_3 ;
  wire \width_count_reg[16]_i_1_n_4 ;
  wire \width_count_reg[16]_i_1_n_5 ;
  wire \width_count_reg[16]_i_1_n_6 ;
  wire \width_count_reg[16]_i_1_n_7 ;
  wire \width_count_reg[20]_i_1_n_0 ;
  wire \width_count_reg[20]_i_1_n_1 ;
  wire \width_count_reg[20]_i_1_n_2 ;
  wire \width_count_reg[20]_i_1_n_3 ;
  wire \width_count_reg[20]_i_1_n_4 ;
  wire \width_count_reg[20]_i_1_n_5 ;
  wire \width_count_reg[20]_i_1_n_6 ;
  wire \width_count_reg[20]_i_1_n_7 ;
  wire \width_count_reg[24]_i_1_n_0 ;
  wire \width_count_reg[24]_i_1_n_1 ;
  wire \width_count_reg[24]_i_1_n_2 ;
  wire \width_count_reg[24]_i_1_n_3 ;
  wire \width_count_reg[24]_i_1_n_4 ;
  wire \width_count_reg[24]_i_1_n_5 ;
  wire \width_count_reg[24]_i_1_n_6 ;
  wire \width_count_reg[24]_i_1_n_7 ;
  wire \width_count_reg[28]_i_1_n_1 ;
  wire \width_count_reg[28]_i_1_n_2 ;
  wire \width_count_reg[28]_i_1_n_3 ;
  wire \width_count_reg[28]_i_1_n_4 ;
  wire \width_count_reg[28]_i_1_n_5 ;
  wire \width_count_reg[28]_i_1_n_6 ;
  wire \width_count_reg[28]_i_1_n_7 ;
  wire \width_count_reg[4]_i_1_n_0 ;
  wire \width_count_reg[4]_i_1_n_1 ;
  wire \width_count_reg[4]_i_1_n_2 ;
  wire \width_count_reg[4]_i_1_n_3 ;
  wire \width_count_reg[4]_i_1_n_4 ;
  wire \width_count_reg[4]_i_1_n_5 ;
  wire \width_count_reg[4]_i_1_n_6 ;
  wire \width_count_reg[4]_i_1_n_7 ;
  wire \width_count_reg[8]_i_1_n_0 ;
  wire \width_count_reg[8]_i_1_n_1 ;
  wire \width_count_reg[8]_i_1_n_2 ;
  wire \width_count_reg[8]_i_1_n_3 ;
  wire \width_count_reg[8]_i_1_n_4 ;
  wire \width_count_reg[8]_i_1_n_5 ;
  wire \width_count_reg[8]_i_1_n_6 ;
  wire \width_count_reg[8]_i_1_n_7 ;
  wire [3:2]NLW_add_ln886_fu_220_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln886_fu_220_p2_carry__6_O_UNCONNECTED;
  wire [3:2]\NLW_count_4_reg_297_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_4_reg_297_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_count_fu_72_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln1065_fu_189_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1065_fu_189_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln1065_fu_189_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1065_fu_189_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_252_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_252_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_252_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_252_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln75_fu_236_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln75_fu_236_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln75_fu_236_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln75_fu_236_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln75_fu_236_p2_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_width_count_reg[28]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(B_V_data_1_sel),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h7F7F7F7FFF7F7F7F)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(Q[1]),
        .I1(inbuf_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln75_reg_302),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(incount_full_n),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h55D5FFFFFFFFFFFF)) 
    \B_V_data_1_state[1]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln75_reg_302),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(incount_full_n),
        .I4(inStreamTop_TVALID_int_regslice),
        .I5(inbuf_full_n),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln886_fu_220_p2_carry
       (.CI(1'b0),
        .CO({add_ln886_fu_220_p2_carry_n_0,add_ln886_fu_220_p2_carry_n_1,add_ln886_fu_220_p2_carry_n_2,add_ln886_fu_220_p2_carry_n_3}),
        .CYINIT(\empty_fu_76_reg[0]_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln886_fu_220_p2[3:0]),
        .S(empty_fu_76_reg[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln886_fu_220_p2_carry__0
       (.CI(add_ln886_fu_220_p2_carry_n_0),
        .CO({add_ln886_fu_220_p2_carry__0_n_0,add_ln886_fu_220_p2_carry__0_n_1,add_ln886_fu_220_p2_carry__0_n_2,add_ln886_fu_220_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln886_fu_220_p2[7:4]),
        .S(empty_fu_76_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln886_fu_220_p2_carry__1
       (.CI(add_ln886_fu_220_p2_carry__0_n_0),
        .CO({add_ln886_fu_220_p2_carry__1_n_0,add_ln886_fu_220_p2_carry__1_n_1,add_ln886_fu_220_p2_carry__1_n_2,add_ln886_fu_220_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln886_fu_220_p2[11:8]),
        .S(empty_fu_76_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln886_fu_220_p2_carry__2
       (.CI(add_ln886_fu_220_p2_carry__1_n_0),
        .CO({add_ln886_fu_220_p2_carry__2_n_0,add_ln886_fu_220_p2_carry__2_n_1,add_ln886_fu_220_p2_carry__2_n_2,add_ln886_fu_220_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln886_fu_220_p2[15:12]),
        .S(empty_fu_76_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln886_fu_220_p2_carry__3
       (.CI(add_ln886_fu_220_p2_carry__2_n_0),
        .CO({add_ln886_fu_220_p2_carry__3_n_0,add_ln886_fu_220_p2_carry__3_n_1,add_ln886_fu_220_p2_carry__3_n_2,add_ln886_fu_220_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln886_fu_220_p2[19:16]),
        .S(empty_fu_76_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln886_fu_220_p2_carry__4
       (.CI(add_ln886_fu_220_p2_carry__3_n_0),
        .CO({add_ln886_fu_220_p2_carry__4_n_0,add_ln886_fu_220_p2_carry__4_n_1,add_ln886_fu_220_p2_carry__4_n_2,add_ln886_fu_220_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln886_fu_220_p2[23:20]),
        .S(empty_fu_76_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln886_fu_220_p2_carry__5
       (.CI(add_ln886_fu_220_p2_carry__4_n_0),
        .CO({add_ln886_fu_220_p2_carry__5_n_0,add_ln886_fu_220_p2_carry__5_n_1,add_ln886_fu_220_p2_carry__5_n_2,add_ln886_fu_220_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln886_fu_220_p2[27:24]),
        .S(empty_fu_76_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln886_fu_220_p2_carry__6
       (.CI(add_ln886_fu_220_p2_carry__5_n_0),
        .CO({NLW_add_ln886_fu_220_p2_carry__6_CO_UNCONNECTED[3:2],add_ln886_fu_220_p2_carry__6_n_2,add_ln886_fu_220_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln886_fu_220_p2_carry__6_O_UNCONNECTED[3],add_ln886_fu_220_p2[30:28]}),
        .S({1'b0,empty_fu_76_reg[31:29]}));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_1),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A808A808A800000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(flow_control_loop_pipe_sequential_init_U_n_1),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .I4(icmp_ln1073_fu_252_p2),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCCCCCC08080808)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(icmp_ln75_reg_302),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(incount_full_n),
        .I3(inStreamTop_TVALID_int_regslice),
        .I4(inbuf_full_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h888B8888)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_1),
        .I2(icmp_ln1073_fu_252_p2),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \count_4_reg_297[0]_i_1 
       (.I0(count_fu_72_reg[0]),
        .O(\count_4_reg_297[0]_i_1_n_0 ));
  FDRE \count_4_reg_297_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\count_4_reg_297[0]_i_1_n_0 ),
        .Q(\count_4_reg_297_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[6]),
        .Q(\count_4_reg_297_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[7]),
        .Q(\count_4_reg_297_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[8]),
        .Q(\count_4_reg_297_reg[31]_0 [12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_4_reg_297_reg[12]_i_1 
       (.CI(\count_4_reg_297_reg[8]_i_1_n_0 ),
        .CO({\count_4_reg_297_reg[12]_i_1_n_0 ,\count_4_reg_297_reg[12]_i_1_n_1 ,\count_4_reg_297_reg[12]_i_1_n_2 ,\count_4_reg_297_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_226_p4[8:5]),
        .S(count_fu_72_reg[12:9]));
  FDRE \count_4_reg_297_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[9]),
        .Q(\count_4_reg_297_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[10]),
        .Q(\count_4_reg_297_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[11]),
        .Q(\count_4_reg_297_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[12]),
        .Q(\count_4_reg_297_reg[31]_0 [16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_4_reg_297_reg[16]_i_1 
       (.CI(\count_4_reg_297_reg[12]_i_1_n_0 ),
        .CO({\count_4_reg_297_reg[16]_i_1_n_0 ,\count_4_reg_297_reg[16]_i_1_n_1 ,\count_4_reg_297_reg[16]_i_1_n_2 ,\count_4_reg_297_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_226_p4[12:9]),
        .S(count_fu_72_reg[16:13]));
  FDRE \count_4_reg_297_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[13]),
        .Q(\count_4_reg_297_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[14]),
        .Q(\count_4_reg_297_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[15]),
        .Q(\count_4_reg_297_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\count_4_reg_297_reg[4]_i_1_n_7 ),
        .Q(\count_4_reg_297_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[16]),
        .Q(\count_4_reg_297_reg[31]_0 [20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_4_reg_297_reg[20]_i_1 
       (.CI(\count_4_reg_297_reg[16]_i_1_n_0 ),
        .CO({\count_4_reg_297_reg[20]_i_1_n_0 ,\count_4_reg_297_reg[20]_i_1_n_1 ,\count_4_reg_297_reg[20]_i_1_n_2 ,\count_4_reg_297_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_226_p4[16:13]),
        .S(count_fu_72_reg[20:17]));
  FDRE \count_4_reg_297_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[17]),
        .Q(\count_4_reg_297_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[18]),
        .Q(\count_4_reg_297_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[19]),
        .Q(\count_4_reg_297_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[20]),
        .Q(\count_4_reg_297_reg[31]_0 [24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_4_reg_297_reg[24]_i_1 
       (.CI(\count_4_reg_297_reg[20]_i_1_n_0 ),
        .CO({\count_4_reg_297_reg[24]_i_1_n_0 ,\count_4_reg_297_reg[24]_i_1_n_1 ,\count_4_reg_297_reg[24]_i_1_n_2 ,\count_4_reg_297_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_226_p4[20:17]),
        .S(count_fu_72_reg[24:21]));
  FDRE \count_4_reg_297_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[21]),
        .Q(\count_4_reg_297_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[22]),
        .Q(\count_4_reg_297_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[23]),
        .Q(\count_4_reg_297_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[24]),
        .Q(\count_4_reg_297_reg[31]_0 [28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_4_reg_297_reg[28]_i_1 
       (.CI(\count_4_reg_297_reg[24]_i_1_n_0 ),
        .CO({\count_4_reg_297_reg[28]_i_1_n_0 ,\count_4_reg_297_reg[28]_i_1_n_1 ,\count_4_reg_297_reg[28]_i_1_n_2 ,\count_4_reg_297_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_226_p4[24:21]),
        .S(count_fu_72_reg[28:25]));
  FDRE \count_4_reg_297_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[25]),
        .Q(\count_4_reg_297_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\count_4_reg_297_reg[4]_i_1_n_6 ),
        .Q(\count_4_reg_297_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[26]),
        .Q(\count_4_reg_297_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[27]),
        .Q(\count_4_reg_297_reg[31]_0 [31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_4_reg_297_reg[31]_i_1 
       (.CI(\count_4_reg_297_reg[28]_i_1_n_0 ),
        .CO({\NLW_count_4_reg_297_reg[31]_i_1_CO_UNCONNECTED [3:2],\count_4_reg_297_reg[31]_i_1_n_2 ,\count_4_reg_297_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_4_reg_297_reg[31]_i_1_O_UNCONNECTED [3],tmp_fu_226_p4[27:25]}),
        .S({1'b0,count_fu_72_reg[31:29]}));
  FDRE \count_4_reg_297_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\count_4_reg_297_reg[4]_i_1_n_5 ),
        .Q(\count_4_reg_297_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[0]),
        .Q(\count_4_reg_297_reg[31]_0 [4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_4_reg_297_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\count_4_reg_297_reg[4]_i_1_n_0 ,\count_4_reg_297_reg[4]_i_1_n_1 ,\count_4_reg_297_reg[4]_i_1_n_2 ,\count_4_reg_297_reg[4]_i_1_n_3 }),
        .CYINIT(count_fu_72_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_fu_226_p4[0],\count_4_reg_297_reg[4]_i_1_n_5 ,\count_4_reg_297_reg[4]_i_1_n_6 ,\count_4_reg_297_reg[4]_i_1_n_7 }),
        .S(count_fu_72_reg[4:1]));
  FDRE \count_4_reg_297_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[1]),
        .Q(\count_4_reg_297_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[2]),
        .Q(\count_4_reg_297_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[3]),
        .Q(\count_4_reg_297_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \count_4_reg_297_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[4]),
        .Q(\count_4_reg_297_reg[31]_0 [8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_4_reg_297_reg[8]_i_1 
       (.CI(\count_4_reg_297_reg[4]_i_1_n_0 ),
        .CO({\count_4_reg_297_reg[8]_i_1_n_0 ,\count_4_reg_297_reg[8]_i_1_n_1 ,\count_4_reg_297_reg[8]_i_1_n_2 ,\count_4_reg_297_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_226_p4[4:1]),
        .S(count_fu_72_reg[8:5]));
  FDRE \count_4_reg_297_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_226_p4[5]),
        .Q(\count_4_reg_297_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \count_fu_72[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(icmp_ln75_fu_236_p2),
        .O(count_fu_720));
  LUT1 #(
    .INIT(2'h1)) 
    \count_fu_72[0]_i_4 
       (.I0(count_fu_72_reg[0]),
        .O(\count_fu_72[0]_i_4_n_0 ));
  FDRE \count_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[0]_i_3_n_7 ),
        .Q(count_fu_72_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_fu_72_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\count_fu_72_reg[0]_i_3_n_0 ,\count_fu_72_reg[0]_i_3_n_1 ,\count_fu_72_reg[0]_i_3_n_2 ,\count_fu_72_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_fu_72_reg[0]_i_3_n_4 ,\count_fu_72_reg[0]_i_3_n_5 ,\count_fu_72_reg[0]_i_3_n_6 ,\count_fu_72_reg[0]_i_3_n_7 }),
        .S({count_fu_72_reg[3:1],\count_fu_72[0]_i_4_n_0 }));
  FDRE \count_fu_72_reg[10] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[8]_i_1_n_5 ),
        .Q(count_fu_72_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[11] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[8]_i_1_n_4 ),
        .Q(count_fu_72_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[12] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[12]_i_1_n_7 ),
        .Q(count_fu_72_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_fu_72_reg[12]_i_1 
       (.CI(\count_fu_72_reg[8]_i_1_n_0 ),
        .CO({\count_fu_72_reg[12]_i_1_n_0 ,\count_fu_72_reg[12]_i_1_n_1 ,\count_fu_72_reg[12]_i_1_n_2 ,\count_fu_72_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_fu_72_reg[12]_i_1_n_4 ,\count_fu_72_reg[12]_i_1_n_5 ,\count_fu_72_reg[12]_i_1_n_6 ,\count_fu_72_reg[12]_i_1_n_7 }),
        .S(count_fu_72_reg[15:12]));
  FDRE \count_fu_72_reg[13] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[12]_i_1_n_6 ),
        .Q(count_fu_72_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[14] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[12]_i_1_n_5 ),
        .Q(count_fu_72_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[15] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[12]_i_1_n_4 ),
        .Q(count_fu_72_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[16] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[16]_i_1_n_7 ),
        .Q(count_fu_72_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_fu_72_reg[16]_i_1 
       (.CI(\count_fu_72_reg[12]_i_1_n_0 ),
        .CO({\count_fu_72_reg[16]_i_1_n_0 ,\count_fu_72_reg[16]_i_1_n_1 ,\count_fu_72_reg[16]_i_1_n_2 ,\count_fu_72_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_fu_72_reg[16]_i_1_n_4 ,\count_fu_72_reg[16]_i_1_n_5 ,\count_fu_72_reg[16]_i_1_n_6 ,\count_fu_72_reg[16]_i_1_n_7 }),
        .S(count_fu_72_reg[19:16]));
  FDRE \count_fu_72_reg[17] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[16]_i_1_n_6 ),
        .Q(count_fu_72_reg[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[18] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[16]_i_1_n_5 ),
        .Q(count_fu_72_reg[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[19] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[16]_i_1_n_4 ),
        .Q(count_fu_72_reg[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[0]_i_3_n_6 ),
        .Q(count_fu_72_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[20] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[20]_i_1_n_7 ),
        .Q(count_fu_72_reg[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_fu_72_reg[20]_i_1 
       (.CI(\count_fu_72_reg[16]_i_1_n_0 ),
        .CO({\count_fu_72_reg[20]_i_1_n_0 ,\count_fu_72_reg[20]_i_1_n_1 ,\count_fu_72_reg[20]_i_1_n_2 ,\count_fu_72_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_fu_72_reg[20]_i_1_n_4 ,\count_fu_72_reg[20]_i_1_n_5 ,\count_fu_72_reg[20]_i_1_n_6 ,\count_fu_72_reg[20]_i_1_n_7 }),
        .S(count_fu_72_reg[23:20]));
  FDRE \count_fu_72_reg[21] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[20]_i_1_n_6 ),
        .Q(count_fu_72_reg[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[22] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[20]_i_1_n_5 ),
        .Q(count_fu_72_reg[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[23] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[20]_i_1_n_4 ),
        .Q(count_fu_72_reg[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[24] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[24]_i_1_n_7 ),
        .Q(count_fu_72_reg[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_fu_72_reg[24]_i_1 
       (.CI(\count_fu_72_reg[20]_i_1_n_0 ),
        .CO({\count_fu_72_reg[24]_i_1_n_0 ,\count_fu_72_reg[24]_i_1_n_1 ,\count_fu_72_reg[24]_i_1_n_2 ,\count_fu_72_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_fu_72_reg[24]_i_1_n_4 ,\count_fu_72_reg[24]_i_1_n_5 ,\count_fu_72_reg[24]_i_1_n_6 ,\count_fu_72_reg[24]_i_1_n_7 }),
        .S(count_fu_72_reg[27:24]));
  FDRE \count_fu_72_reg[25] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[24]_i_1_n_6 ),
        .Q(count_fu_72_reg[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[26] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[24]_i_1_n_5 ),
        .Q(count_fu_72_reg[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[27] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[24]_i_1_n_4 ),
        .Q(count_fu_72_reg[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[28] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[28]_i_1_n_7 ),
        .Q(count_fu_72_reg[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_fu_72_reg[28]_i_1 
       (.CI(\count_fu_72_reg[24]_i_1_n_0 ),
        .CO({\NLW_count_fu_72_reg[28]_i_1_CO_UNCONNECTED [3],\count_fu_72_reg[28]_i_1_n_1 ,\count_fu_72_reg[28]_i_1_n_2 ,\count_fu_72_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_fu_72_reg[28]_i_1_n_4 ,\count_fu_72_reg[28]_i_1_n_5 ,\count_fu_72_reg[28]_i_1_n_6 ,\count_fu_72_reg[28]_i_1_n_7 }),
        .S(count_fu_72_reg[31:28]));
  FDRE \count_fu_72_reg[29] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[28]_i_1_n_6 ),
        .Q(count_fu_72_reg[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[0]_i_3_n_5 ),
        .Q(count_fu_72_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[30] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[28]_i_1_n_5 ),
        .Q(count_fu_72_reg[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[31] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[28]_i_1_n_4 ),
        .Q(count_fu_72_reg[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[0]_i_3_n_4 ),
        .Q(count_fu_72_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[4]_i_1_n_7 ),
        .Q(count_fu_72_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_fu_72_reg[4]_i_1 
       (.CI(\count_fu_72_reg[0]_i_3_n_0 ),
        .CO({\count_fu_72_reg[4]_i_1_n_0 ,\count_fu_72_reg[4]_i_1_n_1 ,\count_fu_72_reg[4]_i_1_n_2 ,\count_fu_72_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_fu_72_reg[4]_i_1_n_4 ,\count_fu_72_reg[4]_i_1_n_5 ,\count_fu_72_reg[4]_i_1_n_6 ,\count_fu_72_reg[4]_i_1_n_7 }),
        .S(count_fu_72_reg[7:4]));
  FDRE \count_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[4]_i_1_n_6 ),
        .Q(count_fu_72_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[4]_i_1_n_5 ),
        .Q(count_fu_72_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[4]_i_1_n_4 ),
        .Q(count_fu_72_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[8]_i_1_n_7 ),
        .Q(count_fu_72_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_fu_72_reg[8]_i_1 
       (.CI(\count_fu_72_reg[4]_i_1_n_0 ),
        .CO({\count_fu_72_reg[8]_i_1_n_0 ,\count_fu_72_reg[8]_i_1_n_1 ,\count_fu_72_reg[8]_i_1_n_2 ,\count_fu_72_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_fu_72_reg[8]_i_1_n_4 ,\count_fu_72_reg[8]_i_1_n_5 ,\count_fu_72_reg[8]_i_1_n_6 ,\count_fu_72_reg[8]_i_1_n_7 }),
        .S(count_fu_72_reg[11:8]));
  FDRE \count_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(count_fu_720),
        .D(\count_fu_72_reg[8]_i_1_n_6 ),
        .Q(count_fu_72_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \empty_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(\empty_fu_76_reg[0]_0 ),
        .R(1'b0));
  FDRE \empty_fu_76_reg[10] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(empty_fu_76_reg[10]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[11] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(empty_fu_76_reg[11]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[12] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(empty_fu_76_reg[12]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[13] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(empty_fu_76_reg[13]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[14] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(empty_fu_76_reg[14]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[15] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(empty_fu_76_reg[15]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[16] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(empty_fu_76_reg[16]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[17] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(empty_fu_76_reg[17]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[18] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(empty_fu_76_reg[18]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[19] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(empty_fu_76_reg[19]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(empty_fu_76_reg[1]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[20] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(empty_fu_76_reg[20]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[21] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(empty_fu_76_reg[21]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[22] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(empty_fu_76_reg[22]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[23] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(empty_fu_76_reg[23]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[24] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(empty_fu_76_reg[24]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[25] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(empty_fu_76_reg[25]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[26] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(empty_fu_76_reg[26]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[27] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(empty_fu_76_reg[27]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[28] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(empty_fu_76_reg[28]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[29] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(empty_fu_76_reg[29]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(empty_fu_76_reg[2]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[30] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(empty_fu_76_reg[30]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[31] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(empty_fu_76_reg[31]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(empty_fu_76_reg[3]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(empty_fu_76_reg[4]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(empty_fu_76_reg[5]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(empty_fu_76_reg[6]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(empty_fu_76_reg[7]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(empty_fu_76_reg[8]),
        .R(1'b0));
  FDRE \empty_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(empty_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(empty_fu_76_reg[9]),
        .R(1'b0));
  design_1_userdma_0_0_userdma_flow_control_loop_pipe_sequential_init_13 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln75_fu_236_p2),
        .D(D),
        .E(E),
        .O({flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9}),
        .Q(Q[1:0]),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2_n_0 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_NS_fsm12_out(ap_NS_fsm12_out),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_0),
        .ap_rst_n(ap_rst_n),
        .\count_fu_72_reg[0] (ap_enable_reg_pp0_iter1_reg_0),
        .empty_fu_76(empty_fu_76),
        .empty_fu_76_reg(empty_fu_76_reg),
        .\empty_fu_76_reg[0] (icmp_ln1073_fu_252_p2),
        .\empty_fu_76_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .\empty_fu_76_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}),
        .\empty_fu_76_reg[19] ({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}),
        .\empty_fu_76_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}),
        .\empty_fu_76_reg[27] ({flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}),
        .\empty_fu_76_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37}),
        .\empty_fu_76_reg[31]_0 (\empty_fu_76_reg[31]_0 ),
        .\empty_fu_76_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}),
        .empty_fu_76_reg_3_sp_1(\empty_fu_76_reg[0]_0 ),
        .grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .icmp_ln75_reg_302(icmp_ln75_reg_302),
        .inStreamTop_TVALID_int_regslice(inStreamTop_TVALID_int_regslice),
        .inbuf_full_n(inbuf_full_n),
        .incount_full_n(incount_full_n),
        .s2m_enb_clrsts(s2m_enb_clrsts));
  LUT6 #(
    .INIT(64'hFFBFFFFF0F0FFFFF)) 
    full_n_i_1__15
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(Q[1]),
        .I2(ap_rst_n),
        .I3(p_1_in),
        .I4(\mOutPtr_reg[10] ),
        .I5(inbuf_full_n),
        .O(\ap_CS_fsm_reg[1]_2 ));
  LUT5 #(
    .INIT(32'hFFF11111)) 
    grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg_i_1
       (.I0(s2m_enb_clrsts),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(icmp_ln1073_fu_252_p2),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_ap_start_reg),
        .O(\int_s2m_enb_clrsts_reg[0] ));
  CARRY4 icmp_ln1065_fu_189_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1065_fu_189_p2_carry_n_0,icmp_ln1065_fu_189_p2_carry_n_1,icmp_ln1065_fu_189_p2_carry_n_2,icmp_ln1065_fu_189_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1065_fu_189_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1065_fu_189_p2_carry_i_1_n_0,icmp_ln1065_fu_189_p2_carry_i_2_n_0,icmp_ln1065_fu_189_p2_carry_i_3_n_0,icmp_ln1065_fu_189_p2_carry_i_4_n_0}));
  CARRY4 icmp_ln1065_fu_189_p2_carry__0
       (.CI(icmp_ln1065_fu_189_p2_carry_n_0),
        .CO({icmp_ln1065_fu_189_p2_carry__0_n_0,icmp_ln1065_fu_189_p2_carry__0_n_1,icmp_ln1065_fu_189_p2_carry__0_n_2,icmp_ln1065_fu_189_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1065_fu_189_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1065_fu_189_p2_carry__0_i_1_n_0,icmp_ln1065_fu_189_p2_carry__0_i_2_n_0,icmp_ln1065_fu_189_p2_carry__0_i_3_n_0,icmp_ln1065_fu_189_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_189_p2_carry__0_i_1
       (.I0(icmp_ln1065_fu_189_p2_carry__1_0[23]),
        .I1(width_count_reg[23]),
        .I2(icmp_ln1065_fu_189_p2_carry__1_0[22]),
        .I3(width_count_reg[22]),
        .I4(width_count_reg[21]),
        .I5(icmp_ln1065_fu_189_p2_carry__1_0[21]),
        .O(icmp_ln1065_fu_189_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_189_p2_carry__0_i_2
       (.I0(icmp_ln1065_fu_189_p2_carry__1_0[20]),
        .I1(width_count_reg[20]),
        .I2(icmp_ln1065_fu_189_p2_carry__1_0[19]),
        .I3(width_count_reg[19]),
        .I4(width_count_reg[18]),
        .I5(icmp_ln1065_fu_189_p2_carry__1_0[18]),
        .O(icmp_ln1065_fu_189_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_189_p2_carry__0_i_3
       (.I0(icmp_ln1065_fu_189_p2_carry__1_0[17]),
        .I1(width_count_reg[17]),
        .I2(icmp_ln1065_fu_189_p2_carry__1_0[16]),
        .I3(width_count_reg[16]),
        .I4(width_count_reg[15]),
        .I5(icmp_ln1065_fu_189_p2_carry__1_0[15]),
        .O(icmp_ln1065_fu_189_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_189_p2_carry__0_i_4
       (.I0(icmp_ln1065_fu_189_p2_carry__1_0[14]),
        .I1(width_count_reg[14]),
        .I2(icmp_ln1065_fu_189_p2_carry__1_0[13]),
        .I3(width_count_reg[13]),
        .I4(width_count_reg[12]),
        .I5(icmp_ln1065_fu_189_p2_carry__1_0[12]),
        .O(icmp_ln1065_fu_189_p2_carry__0_i_4_n_0));
  CARRY4 icmp_ln1065_fu_189_p2_carry__1
       (.CI(icmp_ln1065_fu_189_p2_carry__0_n_0),
        .CO({NLW_icmp_ln1065_fu_189_p2_carry__1_CO_UNCONNECTED[3],p_0_in,icmp_ln1065_fu_189_p2_carry__1_n_2,icmp_ln1065_fu_189_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1065_fu_189_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln1065_fu_189_p2_carry__1_i_1_n_0,icmp_ln1065_fu_189_p2_carry__1_i_2_n_0,icmp_ln1065_fu_189_p2_carry__1_i_3_n_0}));
  LUT5 #(
    .INIT(32'h90000009)) 
    icmp_ln1065_fu_189_p2_carry__1_i_1
       (.I0(icmp_ln1065_fu_189_p2_carry__1_0[30]),
        .I1(width_count_reg[30]),
        .I2(width_count_reg[31]),
        .I3(icmp_ln1065_fu_189_p2_carry__1_0[32]),
        .I4(icmp_ln1065_fu_189_p2_carry__1_0[31]),
        .O(icmp_ln1065_fu_189_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_189_p2_carry__1_i_2
       (.I0(icmp_ln1065_fu_189_p2_carry__1_0[29]),
        .I1(width_count_reg[29]),
        .I2(icmp_ln1065_fu_189_p2_carry__1_0[28]),
        .I3(width_count_reg[28]),
        .I4(width_count_reg[27]),
        .I5(icmp_ln1065_fu_189_p2_carry__1_0[27]),
        .O(icmp_ln1065_fu_189_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_189_p2_carry__1_i_3
       (.I0(icmp_ln1065_fu_189_p2_carry__1_0[26]),
        .I1(width_count_reg[26]),
        .I2(icmp_ln1065_fu_189_p2_carry__1_0[25]),
        .I3(width_count_reg[25]),
        .I4(width_count_reg[24]),
        .I5(icmp_ln1065_fu_189_p2_carry__1_0[24]),
        .O(icmp_ln1065_fu_189_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_189_p2_carry_i_1
       (.I0(icmp_ln1065_fu_189_p2_carry__1_0[11]),
        .I1(width_count_reg[11]),
        .I2(icmp_ln1065_fu_189_p2_carry__1_0[10]),
        .I3(width_count_reg[10]),
        .I4(width_count_reg[9]),
        .I5(icmp_ln1065_fu_189_p2_carry__1_0[9]),
        .O(icmp_ln1065_fu_189_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_189_p2_carry_i_2
       (.I0(icmp_ln1065_fu_189_p2_carry__1_0[8]),
        .I1(width_count_reg[8]),
        .I2(icmp_ln1065_fu_189_p2_carry__1_0[7]),
        .I3(width_count_reg[7]),
        .I4(width_count_reg[6]),
        .I5(icmp_ln1065_fu_189_p2_carry__1_0[6]),
        .O(icmp_ln1065_fu_189_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_189_p2_carry_i_3
       (.I0(icmp_ln1065_fu_189_p2_carry__1_0[5]),
        .I1(width_count_reg[5]),
        .I2(icmp_ln1065_fu_189_p2_carry__1_0[4]),
        .I3(width_count_reg[4]),
        .I4(width_count_reg[3]),
        .I5(icmp_ln1065_fu_189_p2_carry__1_0[3]),
        .O(icmp_ln1065_fu_189_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_189_p2_carry_i_4
       (.I0(icmp_ln1065_fu_189_p2_carry__1_0[2]),
        .I1(width_count_reg[2]),
        .I2(icmp_ln1065_fu_189_p2_carry__1_0[1]),
        .I3(width_count_reg[1]),
        .I4(width_count_reg[0]),
        .I5(icmp_ln1065_fu_189_p2_carry__1_0[0]),
        .O(icmp_ln1065_fu_189_p2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1065_reg_292[0]_i_1 
       (.I0(p_0_in),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_icmp_ln1065_out),
        .O(\icmp_ln1065_reg_292[0]_i_1_n_0 ));
  FDRE \icmp_ln1065_reg_292_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1065_reg_292[0]_i_1_n_0 ),
        .Q(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_icmp_ln1065_out),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_252_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1073_fu_252_p2_carry_n_0,icmp_ln1073_fu_252_p2_carry_n_1,icmp_ln1073_fu_252_p2_carry_n_2,icmp_ln1073_fu_252_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_icmp_ln1073_fu_252_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_252_p2_carry_i_5_n_0,icmp_ln1073_fu_252_p2_carry_i_6_n_0,icmp_ln1073_fu_252_p2_carry_i_7_n_0,icmp_ln1073_fu_252_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_252_p2_carry__0
       (.CI(icmp_ln1073_fu_252_p2_carry_n_0),
        .CO({icmp_ln1073_fu_252_p2_carry__0_n_0,icmp_ln1073_fu_252_p2_carry__0_n_1,icmp_ln1073_fu_252_p2_carry__0_n_2,icmp_ln1073_fu_252_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(icmp_ln1073_fu_252_p2_carry__1_0),
        .O(NLW_icmp_ln1073_fu_252_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_252_p2_carry__0_i_5_n_0,icmp_ln1073_fu_252_p2_carry__0_i_6_n_0,icmp_ln1073_fu_252_p2_carry__0_i_7_n_0,icmp_ln1073_fu_252_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_252_p2_carry__0_i_5
       (.I0(add_ln886_fu_220_p2[14]),
        .I1(icmp_ln1073_fu_252_p2_carry__2_1[15]),
        .I2(add_ln886_fu_220_p2[13]),
        .I3(icmp_ln1073_fu_252_p2_carry__2_1[14]),
        .O(icmp_ln1073_fu_252_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_252_p2_carry__0_i_6
       (.I0(add_ln886_fu_220_p2[12]),
        .I1(icmp_ln1073_fu_252_p2_carry__2_1[13]),
        .I2(add_ln886_fu_220_p2[11]),
        .I3(icmp_ln1073_fu_252_p2_carry__2_1[12]),
        .O(icmp_ln1073_fu_252_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_252_p2_carry__0_i_7
       (.I0(add_ln886_fu_220_p2[10]),
        .I1(icmp_ln1073_fu_252_p2_carry__2_1[11]),
        .I2(add_ln886_fu_220_p2[9]),
        .I3(icmp_ln1073_fu_252_p2_carry__2_1[10]),
        .O(icmp_ln1073_fu_252_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_252_p2_carry__0_i_8
       (.I0(add_ln886_fu_220_p2[8]),
        .I1(icmp_ln1073_fu_252_p2_carry__2_1[9]),
        .I2(add_ln886_fu_220_p2[7]),
        .I3(icmp_ln1073_fu_252_p2_carry__2_1[8]),
        .O(icmp_ln1073_fu_252_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_252_p2_carry__1
       (.CI(icmp_ln1073_fu_252_p2_carry__0_n_0),
        .CO({icmp_ln1073_fu_252_p2_carry__1_n_0,icmp_ln1073_fu_252_p2_carry__1_n_1,icmp_ln1073_fu_252_p2_carry__1_n_2,icmp_ln1073_fu_252_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(icmp_ln1073_fu_252_p2_carry__2_0),
        .O(NLW_icmp_ln1073_fu_252_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_252_p2_carry__1_i_5_n_0,icmp_ln1073_fu_252_p2_carry__1_i_6_n_0,icmp_ln1073_fu_252_p2_carry__1_i_7_n_0,icmp_ln1073_fu_252_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_252_p2_carry__1_i_5
       (.I0(add_ln886_fu_220_p2[22]),
        .I1(icmp_ln1073_fu_252_p2_carry__2_1[23]),
        .I2(add_ln886_fu_220_p2[21]),
        .I3(icmp_ln1073_fu_252_p2_carry__2_1[22]),
        .O(icmp_ln1073_fu_252_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_252_p2_carry__1_i_6
       (.I0(add_ln886_fu_220_p2[20]),
        .I1(icmp_ln1073_fu_252_p2_carry__2_1[21]),
        .I2(add_ln886_fu_220_p2[19]),
        .I3(icmp_ln1073_fu_252_p2_carry__2_1[20]),
        .O(icmp_ln1073_fu_252_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_252_p2_carry__1_i_7
       (.I0(add_ln886_fu_220_p2[18]),
        .I1(icmp_ln1073_fu_252_p2_carry__2_1[19]),
        .I2(add_ln886_fu_220_p2[17]),
        .I3(icmp_ln1073_fu_252_p2_carry__2_1[18]),
        .O(icmp_ln1073_fu_252_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_252_p2_carry__1_i_8
       (.I0(add_ln886_fu_220_p2[16]),
        .I1(icmp_ln1073_fu_252_p2_carry__2_1[17]),
        .I2(add_ln886_fu_220_p2[15]),
        .I3(icmp_ln1073_fu_252_p2_carry__2_1[16]),
        .O(icmp_ln1073_fu_252_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_252_p2_carry__2
       (.CI(icmp_ln1073_fu_252_p2_carry__1_n_0),
        .CO({icmp_ln1073_fu_252_p2,icmp_ln1073_fu_252_p2_carry__2_n_1,icmp_ln1073_fu_252_p2_carry__2_n_2,icmp_ln1073_fu_252_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\empty_fu_76_reg[0]_1 ),
        .O(NLW_icmp_ln1073_fu_252_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_252_p2_carry__2_i_5_n_0,icmp_ln1073_fu_252_p2_carry__2_i_6_n_0,icmp_ln1073_fu_252_p2_carry__2_i_7_n_0,icmp_ln1073_fu_252_p2_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_252_p2_carry__2_i_5
       (.I0(add_ln886_fu_220_p2[30]),
        .I1(icmp_ln1073_fu_252_p2_carry__2_1[31]),
        .I2(add_ln886_fu_220_p2[29]),
        .I3(icmp_ln1073_fu_252_p2_carry__2_1[30]),
        .O(icmp_ln1073_fu_252_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_252_p2_carry__2_i_6
       (.I0(add_ln886_fu_220_p2[28]),
        .I1(icmp_ln1073_fu_252_p2_carry__2_1[29]),
        .I2(add_ln886_fu_220_p2[27]),
        .I3(icmp_ln1073_fu_252_p2_carry__2_1[28]),
        .O(icmp_ln1073_fu_252_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_252_p2_carry__2_i_7
       (.I0(add_ln886_fu_220_p2[26]),
        .I1(icmp_ln1073_fu_252_p2_carry__2_1[27]),
        .I2(add_ln886_fu_220_p2[25]),
        .I3(icmp_ln1073_fu_252_p2_carry__2_1[26]),
        .O(icmp_ln1073_fu_252_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_252_p2_carry__2_i_8
       (.I0(add_ln886_fu_220_p2[24]),
        .I1(icmp_ln1073_fu_252_p2_carry__2_1[25]),
        .I2(add_ln886_fu_220_p2[23]),
        .I3(icmp_ln1073_fu_252_p2_carry__2_1[24]),
        .O(icmp_ln1073_fu_252_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_252_p2_carry_i_5
       (.I0(add_ln886_fu_220_p2[6]),
        .I1(icmp_ln1073_fu_252_p2_carry__2_1[7]),
        .I2(add_ln886_fu_220_p2[5]),
        .I3(icmp_ln1073_fu_252_p2_carry__2_1[6]),
        .O(icmp_ln1073_fu_252_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_252_p2_carry_i_6
       (.I0(add_ln886_fu_220_p2[4]),
        .I1(icmp_ln1073_fu_252_p2_carry__2_1[5]),
        .I2(add_ln886_fu_220_p2[3]),
        .I3(icmp_ln1073_fu_252_p2_carry__2_1[4]),
        .O(icmp_ln1073_fu_252_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_252_p2_carry_i_7
       (.I0(add_ln886_fu_220_p2[2]),
        .I1(icmp_ln1073_fu_252_p2_carry__2_1[3]),
        .I2(add_ln886_fu_220_p2[1]),
        .I3(icmp_ln1073_fu_252_p2_carry__2_1[2]),
        .O(icmp_ln1073_fu_252_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h0990)) 
    icmp_ln1073_fu_252_p2_carry_i_8
       (.I0(add_ln886_fu_220_p2[0]),
        .I1(icmp_ln1073_fu_252_p2_carry__2_1[1]),
        .I2(\empty_fu_76_reg[0]_0 ),
        .I3(icmp_ln1073_fu_252_p2_carry__2_1[0]),
        .O(icmp_ln1073_fu_252_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln75_fu_236_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln75_fu_236_p2_carry_n_0,icmp_ln75_fu_236_p2_carry_n_1,icmp_ln75_fu_236_p2_carry_n_2,icmp_ln75_fu_236_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln75_fu_236_p2_carry_i_1_n_0,icmp_ln75_fu_236_p2_carry_i_2_n_0,icmp_ln75_fu_236_p2_carry_i_3_n_0,icmp_ln75_fu_236_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln75_fu_236_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln75_fu_236_p2_carry_i_5_n_0,icmp_ln75_fu_236_p2_carry_i_6_n_0,icmp_ln75_fu_236_p2_carry_i_7_n_0,icmp_ln75_fu_236_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln75_fu_236_p2_carry__0
       (.CI(icmp_ln75_fu_236_p2_carry_n_0),
        .CO({icmp_ln75_fu_236_p2_carry__0_n_0,icmp_ln75_fu_236_p2_carry__0_n_1,icmp_ln75_fu_236_p2_carry__0_n_2,icmp_ln75_fu_236_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln75_fu_236_p2_carry__0_i_1_n_0,icmp_ln75_fu_236_p2_carry__0_i_2_n_0,icmp_ln75_fu_236_p2_carry__0_i_3_n_0,icmp_ln75_fu_236_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln75_fu_236_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln75_fu_236_p2_carry__0_i_5_n_0,icmp_ln75_fu_236_p2_carry__0_i_6_n_0,icmp_ln75_fu_236_p2_carry__0_i_7_n_0,icmp_ln75_fu_236_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln75_fu_236_p2_carry__0_i_1
       (.I0(tmp_fu_226_p4[14]),
        .I1(tmp_fu_226_p4[15]),
        .O(icmp_ln75_fu_236_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln75_fu_236_p2_carry__0_i_2
       (.I0(tmp_fu_226_p4[12]),
        .I1(tmp_fu_226_p4[13]),
        .O(icmp_ln75_fu_236_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln75_fu_236_p2_carry__0_i_3
       (.I0(tmp_fu_226_p4[10]),
        .I1(tmp_fu_226_p4[11]),
        .O(icmp_ln75_fu_236_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln75_fu_236_p2_carry__0_i_4
       (.I0(tmp_fu_226_p4[8]),
        .I1(tmp_fu_226_p4[9]),
        .O(icmp_ln75_fu_236_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln75_fu_236_p2_carry__0_i_5
       (.I0(tmp_fu_226_p4[14]),
        .I1(tmp_fu_226_p4[15]),
        .O(icmp_ln75_fu_236_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln75_fu_236_p2_carry__0_i_6
       (.I0(tmp_fu_226_p4[12]),
        .I1(tmp_fu_226_p4[13]),
        .O(icmp_ln75_fu_236_p2_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln75_fu_236_p2_carry__0_i_7
       (.I0(tmp_fu_226_p4[10]),
        .I1(tmp_fu_226_p4[11]),
        .O(icmp_ln75_fu_236_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln75_fu_236_p2_carry__0_i_8
       (.I0(tmp_fu_226_p4[8]),
        .I1(tmp_fu_226_p4[9]),
        .O(icmp_ln75_fu_236_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln75_fu_236_p2_carry__1
       (.CI(icmp_ln75_fu_236_p2_carry__0_n_0),
        .CO({icmp_ln75_fu_236_p2_carry__1_n_0,icmp_ln75_fu_236_p2_carry__1_n_1,icmp_ln75_fu_236_p2_carry__1_n_2,icmp_ln75_fu_236_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln75_fu_236_p2_carry__1_i_1_n_0,icmp_ln75_fu_236_p2_carry__1_i_2_n_0,icmp_ln75_fu_236_p2_carry__1_i_3_n_0,icmp_ln75_fu_236_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln75_fu_236_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln75_fu_236_p2_carry__1_i_5_n_0,icmp_ln75_fu_236_p2_carry__1_i_6_n_0,icmp_ln75_fu_236_p2_carry__1_i_7_n_0,icmp_ln75_fu_236_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln75_fu_236_p2_carry__1_i_1
       (.I0(tmp_fu_226_p4[22]),
        .I1(tmp_fu_226_p4[23]),
        .O(icmp_ln75_fu_236_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln75_fu_236_p2_carry__1_i_2
       (.I0(tmp_fu_226_p4[20]),
        .I1(tmp_fu_226_p4[21]),
        .O(icmp_ln75_fu_236_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln75_fu_236_p2_carry__1_i_3
       (.I0(tmp_fu_226_p4[18]),
        .I1(tmp_fu_226_p4[19]),
        .O(icmp_ln75_fu_236_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln75_fu_236_p2_carry__1_i_4
       (.I0(tmp_fu_226_p4[16]),
        .I1(tmp_fu_226_p4[17]),
        .O(icmp_ln75_fu_236_p2_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln75_fu_236_p2_carry__1_i_5
       (.I0(tmp_fu_226_p4[22]),
        .I1(tmp_fu_226_p4[23]),
        .O(icmp_ln75_fu_236_p2_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln75_fu_236_p2_carry__1_i_6
       (.I0(tmp_fu_226_p4[20]),
        .I1(tmp_fu_226_p4[21]),
        .O(icmp_ln75_fu_236_p2_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln75_fu_236_p2_carry__1_i_7
       (.I0(tmp_fu_226_p4[18]),
        .I1(tmp_fu_226_p4[19]),
        .O(icmp_ln75_fu_236_p2_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln75_fu_236_p2_carry__1_i_8
       (.I0(tmp_fu_226_p4[16]),
        .I1(tmp_fu_226_p4[17]),
        .O(icmp_ln75_fu_236_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln75_fu_236_p2_carry__2
       (.CI(icmp_ln75_fu_236_p2_carry__1_n_0),
        .CO({NLW_icmp_ln75_fu_236_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln75_fu_236_p2,icmp_ln75_fu_236_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln75_fu_236_p2_carry__2_i_1_n_0,icmp_ln75_fu_236_p2_carry__2_i_2_n_0}),
        .O(NLW_icmp_ln75_fu_236_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln75_fu_236_p2_carry__2_i_3_n_0,icmp_ln75_fu_236_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln75_fu_236_p2_carry__2_i_1
       (.I0(tmp_fu_226_p4[26]),
        .I1(tmp_fu_226_p4[27]),
        .O(icmp_ln75_fu_236_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln75_fu_236_p2_carry__2_i_2
       (.I0(tmp_fu_226_p4[24]),
        .I1(tmp_fu_226_p4[25]),
        .O(icmp_ln75_fu_236_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln75_fu_236_p2_carry__2_i_3
       (.I0(tmp_fu_226_p4[26]),
        .I1(tmp_fu_226_p4[27]),
        .O(icmp_ln75_fu_236_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln75_fu_236_p2_carry__2_i_4
       (.I0(tmp_fu_226_p4[24]),
        .I1(tmp_fu_226_p4[25]),
        .O(icmp_ln75_fu_236_p2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln75_fu_236_p2_carry_i_1
       (.I0(tmp_fu_226_p4[6]),
        .I1(tmp_fu_226_p4[7]),
        .O(icmp_ln75_fu_236_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln75_fu_236_p2_carry_i_2
       (.I0(tmp_fu_226_p4[4]),
        .I1(tmp_fu_226_p4[5]),
        .O(icmp_ln75_fu_236_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln75_fu_236_p2_carry_i_3
       (.I0(tmp_fu_226_p4[2]),
        .I1(tmp_fu_226_p4[3]),
        .O(icmp_ln75_fu_236_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln75_fu_236_p2_carry_i_4
       (.I0(tmp_fu_226_p4[0]),
        .I1(tmp_fu_226_p4[1]),
        .O(icmp_ln75_fu_236_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln75_fu_236_p2_carry_i_5
       (.I0(tmp_fu_226_p4[6]),
        .I1(tmp_fu_226_p4[7]),
        .O(icmp_ln75_fu_236_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln75_fu_236_p2_carry_i_6
       (.I0(tmp_fu_226_p4[4]),
        .I1(tmp_fu_226_p4[5]),
        .O(icmp_ln75_fu_236_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln75_fu_236_p2_carry_i_7
       (.I0(tmp_fu_226_p4[2]),
        .I1(tmp_fu_226_p4[3]),
        .O(icmp_ln75_fu_236_p2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln75_fu_236_p2_carry_i_8
       (.I0(tmp_fu_226_p4[0]),
        .I1(tmp_fu_226_p4[1]),
        .O(icmp_ln75_fu_236_p2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hF7000000F7F7F7F7)) 
    \icmp_ln75_reg_302[0]_i_1 
       (.I0(icmp_ln75_reg_302),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(incount_full_n),
        .I3(inStreamTop_TVALID_int_regslice),
        .I4(inbuf_full_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln75_reg_302_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln75_fu_236_p2),
        .Q(icmp_ln75_reg_302),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBA808A)) 
    \int_s2m_err[0]_i_1 
       (.I0(\int_s2m_err_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(s2m_enb_clrsts),
        .I3(Q[2]),
        .I4(\int_s2m_err[0]_i_3_n_0 ),
        .O(\int_s2m_err_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000066F60000)) 
    \int_s2m_err[0]_i_3 
       (.I0(\int_s2m_err_reg[0]_1 ),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_tmp_user_V_out[2]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_icmp_ln1065_out),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_tmp_user_V_out[3]),
        .I4(Q[2]),
        .I5(s2m_enb_clrsts),
        .O(\int_s2m_err[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h40BF)) 
    \mOutPtr[10]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(Q[1]),
        .I2(inbuf_full_n),
        .I3(\mOutPtr_reg[10] ),
        .O(\ap_CS_fsm_reg[1]_4 ));
  LUT5 #(
    .INIT(32'h4B0F0F0F)) 
    \mOutPtr[4]_i_6__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(Q[1]),
        .I2(\mOutPtr_reg[4] ),
        .I3(inbuf_full_n),
        .I4(\mOutPtr_reg[10] ),
        .O(\ap_CS_fsm_reg[1]_3 ));
  LUT3 #(
    .INIT(8'h20)) 
    mem_reg_i_1
       (.I0(inbuf_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[1]),
        .O(we));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_i_2__0
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .O(WEBWE));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_3__1
       (.I0(mem_reg),
        .I1(Q[1]),
        .I2(incount_full_n),
        .I3(icmp_ln75_reg_302),
        .I4(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \trunc_ln293_reg_287[2]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel_0),
        .I2(B_V_data_1_payload_A[0]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .I4(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_tmp_user_V_out[2]),
        .O(\trunc_ln293_reg_287[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \trunc_ln293_reg_287[3]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel_0),
        .I2(B_V_data_1_payload_A[1]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .I4(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_tmp_user_V_out[3]),
        .O(\trunc_ln293_reg_287[3]_i_1_n_0 ));
  FDRE \trunc_ln293_reg_287_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln293_reg_287[2]_i_1_n_0 ),
        .Q(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_tmp_user_V_out[2]),
        .R(1'b0));
  FDRE \trunc_ln293_reg_287_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln293_reg_287[3]_i_1_n_0 ),
        .Q(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_tmp_user_V_out[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \width_count[0]_i_1 
       (.I0(p_0_in),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .O(width_count));
  LUT6 #(
    .INIT(64'h8088888800000000)) 
    \width_count[0]_i_2 
       (.I0(inbuf_full_n),
        .I1(inStreamTop_TVALID_int_regslice),
        .I2(incount_full_n),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln75_reg_302),
        .I5(ap_enable_reg_pp0_iter1),
        .O(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY));
  LUT1 #(
    .INIT(2'h1)) 
    \width_count[0]_i_4 
       (.I0(width_count_reg[0]),
        .O(\width_count[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[0] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[0]_i_3_n_7 ),
        .Q(width_count_reg[0]),
        .R(width_count));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \width_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\width_count_reg[0]_i_3_n_0 ,\width_count_reg[0]_i_3_n_1 ,\width_count_reg[0]_i_3_n_2 ,\width_count_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\width_count_reg[0]_i_3_n_4 ,\width_count_reg[0]_i_3_n_5 ,\width_count_reg[0]_i_3_n_6 ,\width_count_reg[0]_i_3_n_7 }),
        .S({width_count_reg[3:1],\width_count[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[10] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[8]_i_1_n_5 ),
        .Q(width_count_reg[10]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[11] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[8]_i_1_n_4 ),
        .Q(width_count_reg[11]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[12] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[12]_i_1_n_7 ),
        .Q(width_count_reg[12]),
        .R(width_count));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \width_count_reg[12]_i_1 
       (.CI(\width_count_reg[8]_i_1_n_0 ),
        .CO({\width_count_reg[12]_i_1_n_0 ,\width_count_reg[12]_i_1_n_1 ,\width_count_reg[12]_i_1_n_2 ,\width_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_count_reg[12]_i_1_n_4 ,\width_count_reg[12]_i_1_n_5 ,\width_count_reg[12]_i_1_n_6 ,\width_count_reg[12]_i_1_n_7 }),
        .S(width_count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[13] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[12]_i_1_n_6 ),
        .Q(width_count_reg[13]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[14] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[12]_i_1_n_5 ),
        .Q(width_count_reg[14]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[15] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[12]_i_1_n_4 ),
        .Q(width_count_reg[15]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[16] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[16]_i_1_n_7 ),
        .Q(width_count_reg[16]),
        .R(width_count));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \width_count_reg[16]_i_1 
       (.CI(\width_count_reg[12]_i_1_n_0 ),
        .CO({\width_count_reg[16]_i_1_n_0 ,\width_count_reg[16]_i_1_n_1 ,\width_count_reg[16]_i_1_n_2 ,\width_count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_count_reg[16]_i_1_n_4 ,\width_count_reg[16]_i_1_n_5 ,\width_count_reg[16]_i_1_n_6 ,\width_count_reg[16]_i_1_n_7 }),
        .S(width_count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[17] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[16]_i_1_n_6 ),
        .Q(width_count_reg[17]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[18] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[16]_i_1_n_5 ),
        .Q(width_count_reg[18]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[19] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[16]_i_1_n_4 ),
        .Q(width_count_reg[19]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[1] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[0]_i_3_n_6 ),
        .Q(width_count_reg[1]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[20] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[20]_i_1_n_7 ),
        .Q(width_count_reg[20]),
        .R(width_count));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \width_count_reg[20]_i_1 
       (.CI(\width_count_reg[16]_i_1_n_0 ),
        .CO({\width_count_reg[20]_i_1_n_0 ,\width_count_reg[20]_i_1_n_1 ,\width_count_reg[20]_i_1_n_2 ,\width_count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_count_reg[20]_i_1_n_4 ,\width_count_reg[20]_i_1_n_5 ,\width_count_reg[20]_i_1_n_6 ,\width_count_reg[20]_i_1_n_7 }),
        .S(width_count_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[21] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[20]_i_1_n_6 ),
        .Q(width_count_reg[21]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[22] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[20]_i_1_n_5 ),
        .Q(width_count_reg[22]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[23] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[20]_i_1_n_4 ),
        .Q(width_count_reg[23]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[24] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[24]_i_1_n_7 ),
        .Q(width_count_reg[24]),
        .R(width_count));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \width_count_reg[24]_i_1 
       (.CI(\width_count_reg[20]_i_1_n_0 ),
        .CO({\width_count_reg[24]_i_1_n_0 ,\width_count_reg[24]_i_1_n_1 ,\width_count_reg[24]_i_1_n_2 ,\width_count_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_count_reg[24]_i_1_n_4 ,\width_count_reg[24]_i_1_n_5 ,\width_count_reg[24]_i_1_n_6 ,\width_count_reg[24]_i_1_n_7 }),
        .S(width_count_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[25] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[24]_i_1_n_6 ),
        .Q(width_count_reg[25]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[26] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[24]_i_1_n_5 ),
        .Q(width_count_reg[26]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[27] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[24]_i_1_n_4 ),
        .Q(width_count_reg[27]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[28] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[28]_i_1_n_7 ),
        .Q(width_count_reg[28]),
        .R(width_count));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \width_count_reg[28]_i_1 
       (.CI(\width_count_reg[24]_i_1_n_0 ),
        .CO({\NLW_width_count_reg[28]_i_1_CO_UNCONNECTED [3],\width_count_reg[28]_i_1_n_1 ,\width_count_reg[28]_i_1_n_2 ,\width_count_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_count_reg[28]_i_1_n_4 ,\width_count_reg[28]_i_1_n_5 ,\width_count_reg[28]_i_1_n_6 ,\width_count_reg[28]_i_1_n_7 }),
        .S(width_count_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[29] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[28]_i_1_n_6 ),
        .Q(width_count_reg[29]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[2] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[0]_i_3_n_5 ),
        .Q(width_count_reg[2]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[30] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[28]_i_1_n_5 ),
        .Q(width_count_reg[30]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[31] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[28]_i_1_n_4 ),
        .Q(width_count_reg[31]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[3] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[0]_i_3_n_4 ),
        .Q(width_count_reg[3]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[4] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[4]_i_1_n_7 ),
        .Q(width_count_reg[4]),
        .R(width_count));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \width_count_reg[4]_i_1 
       (.CI(\width_count_reg[0]_i_3_n_0 ),
        .CO({\width_count_reg[4]_i_1_n_0 ,\width_count_reg[4]_i_1_n_1 ,\width_count_reg[4]_i_1_n_2 ,\width_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_count_reg[4]_i_1_n_4 ,\width_count_reg[4]_i_1_n_5 ,\width_count_reg[4]_i_1_n_6 ,\width_count_reg[4]_i_1_n_7 }),
        .S(width_count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[5] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[4]_i_1_n_6 ),
        .Q(width_count_reg[5]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[6] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[4]_i_1_n_5 ),
        .Q(width_count_reg[6]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[7] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[4]_i_1_n_4 ),
        .Q(width_count_reg[7]),
        .R(width_count));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[8] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[8]_i_1_n_7 ),
        .Q(width_count_reg[8]),
        .R(width_count));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \width_count_reg[8]_i_1 
       (.CI(\width_count_reg[4]_i_1_n_0 ),
        .CO({\width_count_reg[8]_i_1_n_0 ,\width_count_reg[8]_i_1_n_1 ,\width_count_reg[8]_i_1_n_2 ,\width_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_count_reg[8]_i_1_n_4 ,\width_count_reg[8]_i_1_n_5 ,\width_count_reg[8]_i_1_n_6 ,\width_count_reg[8]_i_1_n_7 }),
        .S(width_count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \width_count_reg[9] 
       (.C(ap_clk),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_132_inStreamTop_TREADY),
        .D(\width_count_reg[8]_i_1_n_6 ),
        .Q(width_count_reg[9]),
        .R(width_count));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi
   (SR,
    gmem0_AWREADY,
    gmem0_WREADY,
    gmem0_BVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    pop,
    \dout_reg[36] ,
    m_axi_gmem0_WVALID,
    full_n_reg,
    dout_vld_reg,
    sel,
    m_axi_gmem0_AWVALID,
    \data_p1_reg[69] ,
    ap_clk,
    ap_rst_n,
    full_n_reg_0,
    Q,
    mOutPtr18_out,
    p_0_in,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_RVALID,
    ap_enable_reg_pp0_iter2,
    m_axi_gmem0_AWREADY,
    in,
    E,
    WEBWE,
    dout);
  output [0:0]SR;
  output gmem0_AWREADY;
  output gmem0_WREADY;
  output gmem0_BVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output pop;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem0_WVALID;
  output full_n_reg;
  output dout_vld_reg;
  output sel;
  output m_axi_gmem0_AWVALID;
  output [67:0]\data_p1_reg[69] ;
  input ap_clk;
  input ap_rst_n;
  input full_n_reg_0;
  input [1:0]Q;
  input mOutPtr18_out;
  input [0:0]p_0_in;
  input m_axi_gmem0_WREADY;
  input m_axi_gmem0_BVALID;
  input m_axi_gmem0_RVALID;
  input ap_enable_reg_pp0_iter2;
  input m_axi_gmem0_AWREADY;
  input [93:0]in;
  input [0:0]E;
  input [0:0]WEBWE;
  input [31:0]dout;

  wire [63:2]AWADDR_Dummy;
  wire [31:2]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [1:0]Q;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [0:0]SR;
  wire [31:0]WDATA_Dummy;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n;
  wire bus_write_n_45;
  wire bus_write_n_46;
  wire bus_write_n_47;
  wire bus_write_n_48;
  wire [67:0]\data_p1_reg[69] ;
  wire [31:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem0_AWREADY;
  wire gmem0_BVALID;
  wire gmem0_WREADY;
  wire [93:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BVALID;
  wire m_axi_gmem0_RVALID;
  wire m_axi_gmem0_WREADY;
  wire m_axi_gmem0_WVALID;
  wire need_wrsp;
  wire [0:0]p_0_in;
  wire pop;
  wire resp_ready__1;
  wire resp_valid;
  wire \rs_wreq/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire sel;
  wire store_unit_n_12;
  wire [3:0]strb_buf;
  wire ursp_ready;
  wire wrsp_type;

  design_1_userdma_0_0_userdma_gmem0_m_axi_read bus_read
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .s_ready_t_reg(s_ready_t_reg_0));
  design_1_userdma_0_0_userdma_gmem0_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy,AWADDR_Dummy}),
        .E(\rs_wreq/load_p2 ),
        .Q(resp_valid),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(bus_write_n_47),
        .\data_p1_reg[69] (\data_p1_reg[69] ),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[36] (\dout_reg[36] ),
        .empty_n_reg(bus_write_n_45),
        .empty_n_reg_0(bus_write_n_46),
        .full_n_reg(pop),
        .full_n_reg_0(bus_write_n_48),
        .last_resp(last_resp),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .mem_reg(store_unit_n_12),
        .need_wrsp(need_wrsp),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  design_1_userdma_0_0_userdma_gmem0_m_axi_load load_unit
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n));
  design_1_userdma_0_0_userdma_gmem0_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy,AWADDR_Dummy}),
        .E(\rs_wreq/load_p2 ),
        .Q(Q),
        .SR(SR),
        .WEBWE(WEBWE),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_rst_n(ap_rst_n),
        .dout({strb_buf,WDATA_Dummy}),
        .dout_vld_reg(gmem0_BVALID),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(bus_write_n_45),
        .dout_vld_reg_2(resp_valid),
        .empty_n_reg(store_unit_n_12),
        .full_n_reg(gmem0_AWREADY),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(sel),
        .full_n_reg_2(full_n_reg_0),
        .gmem0_WREADY(gmem0_WREADY),
        .in(in),
        .last_resp(last_resp),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0] (E),
        .mem_reg(bus_write_n_46),
        .mem_reg_0(bus_write_n_48),
        .mem_reg_1(bus_write_n_47),
        .mem_reg_2(dout),
        .need_wrsp(need_wrsp),
        .p_0_in(p_0_in),
        .\raddr_reg_reg[5] (pop),
        .resp_ready__1(resp_ready__1),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_fifo" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_fifo
   (wreq_valid,
    full_n_reg_0,
    valid_length,
    \dout_reg[92] ,
    S,
    \dout_reg[70] ,
    \dout_reg[66] ,
    \dout_reg[78] ,
    \dout_reg[82] ,
    \dout_reg[86] ,
    \dout_reg[90] ,
    \dout_reg[93] ,
    sel,
    \dout_reg[95] ,
    SR,
    ap_clk,
    ap_rst_n,
    next_wreq,
    Q,
    AWREADY_Dummy,
    \dout_reg[95]_0 ,
    wrsp_ready,
    in);
  output wreq_valid;
  output full_n_reg_0;
  output valid_length;
  output [90:0]\dout_reg[92] ;
  output [3:0]S;
  output [3:0]\dout_reg[70] ;
  output [2:0]\dout_reg[66] ;
  output [3:0]\dout_reg[78] ;
  output [3:0]\dout_reg[82] ;
  output [3:0]\dout_reg[86] ;
  output [3:0]\dout_reg[90] ;
  output [2:0]\dout_reg[93] ;
  output sel;
  output \dout_reg[95] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input next_wreq;
  input [0:0]Q;
  input AWREADY_Dummy;
  input \dout_reg[95]_0 ;
  input wrsp_ready;
  input [93:0]in;

  wire AWREADY_Dummy;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [2:0]\dout_reg[66] ;
  wire [3:0]\dout_reg[70] ;
  wire [3:0]\dout_reg[78] ;
  wire [3:0]\dout_reg[82] ;
  wire [3:0]\dout_reg[86] ;
  wire [3:0]\dout_reg[90] ;
  wire [90:0]\dout_reg[92] ;
  wire [2:0]\dout_reg[93] ;
  wire \dout_reg[95] ;
  wire \dout_reg[95]_0 ;
  wire dout_vld_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_reg_0;
  wire [93:0]in;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[4]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire next_wreq;
  wire p_12_in;
  wire p_1_in;
  wire p_8_in;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[3]_i_2_n_0 ;
  wire \raddr[3]_i_3_n_0 ;
  wire [3:0]raddr_reg;
  wire sel;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;

  design_1_userdma_0_0_userdma_gmem0_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\ap_CS_fsm_reg[3] (full_n_reg_0),
        .ap_clk(ap_clk),
        .\dout_reg[66]_0 (\dout_reg[66] ),
        .\dout_reg[70]_0 (\dout_reg[70] ),
        .\dout_reg[78]_0 (\dout_reg[78] ),
        .\dout_reg[82]_0 (\dout_reg[82] ),
        .\dout_reg[86]_0 (\dout_reg[86] ),
        .\dout_reg[90]_0 (\dout_reg[90] ),
        .\dout_reg[92]_0 (\dout_reg[92] ),
        .\dout_reg[93]_0 (\dout_reg[93] ),
        .\dout_reg[95]_0 (\dout_reg[95] ),
        .\dout_reg[95]_1 (empty_n_reg_n_0),
        .\dout_reg[95]_2 (\dout_reg[95]_0 ),
        .\dout_reg[95]_3 (raddr_reg),
        .full_n_reg(sel),
        .in(in),
        .tmp_valid_reg(wreq_valid),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1
       (.I0(empty_n_reg_n_0),
        .I1(AWREADY_Dummy),
        .I2(\dout_reg[95]_0 ),
        .I3(wreq_valid),
        .I4(wrsp_ready),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h70007070)) 
    empty_n_i_3
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(empty_n_reg_n_0),
        .I3(next_wreq),
        .I4(wreq_valid),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \mOutPtr[4]_i_1 
       (.I0(wreq_valid),
        .I1(next_wreq),
        .I2(empty_n_reg_n_0),
        .I3(Q),
        .I4(full_n_reg_0),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h75000000)) 
    \mOutPtr[4]_i_3 
       (.I0(empty_n_reg_n_0),
        .I1(next_wreq),
        .I2(wreq_valid),
        .I3(full_n_reg_0),
        .I4(Q),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0F0FFFEF0F0F)) 
    \raddr[3]_i_1 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[3]),
        .I2(\raddr[3]_i_3_n_0 ),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2 
       (.I0(raddr_reg[3]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \raddr[3]_i_3 
       (.I0(Q),
        .I1(full_n_reg_0),
        .I2(wreq_valid),
        .I3(next_wreq),
        .I4(empty_n_reg_n_0),
        .O(\raddr[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[3]_i_2_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_fifo" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    gmem0_WREADY,
    full_n_reg_0,
    empty_n_reg_0,
    dout,
    SR,
    dout_vld_reg_0,
    ap_clk,
    ap_rst_n,
    full_n_reg_1,
    \raddr_reg_reg[5] ,
    mOutPtr18_out,
    ap_enable_reg_pp0_iter2,
    \mOutPtr_reg[0]_0 ,
    WEBWE,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2);
  output WVALID_Dummy;
  output gmem0_WREADY;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [35:0]dout;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input ap_rst_n;
  input full_n_reg_1;
  input \raddr_reg_reg[5] ;
  input mOutPtr18_out;
  input ap_enable_reg_pp0_iter2;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [0:0]WEBWE;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [31:0]mem_reg_2;

  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n;
  wire [35:0]dout;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_4_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem0_WREADY;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_1__1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2__0_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_2_n_0 ;
  wire \mOutPtr[6]_i_3__0_n_0 ;
  wire \mOutPtr[6]_i_5_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [31:0]mem_reg_2;
  wire [5:0]raddr;
  wire \raddr_reg_reg[5] ;
  wire [5:0]rnext;
  wire \waddr[0]_i_1__2_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  design_1_userdma_0_0_userdma_gmem0_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .SR(SR),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .dout(dout),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .mem_reg_3(mem_reg_2),
        .raddr(raddr),
        .\raddr_reg_reg[5]_0 (\raddr_reg_reg[5] ),
        .rnext(rnext));
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2
       (.I0(gmem0_WREADY),
        .I1(ap_enable_reg_pp0_iter2),
        .O(full_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(SR));
  LUT4 #(
    .INIT(16'hEFE0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr[6]_i_3__0_n_0 ),
        .O(empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF5F5DD)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_0),
        .I2(gmem0_WREADY),
        .I3(full_n_reg_1),
        .I4(\raddr_reg_reg[5] ),
        .O(full_n_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(full_n_i_4_n_0),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_4
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(gmem0_WREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7F80FF00FF00FE01)) 
    \mOutPtr[4]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00013FFEC001)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2__0_n_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .I5(\mOutPtr[5]_i_3_n_0 ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[5]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00013FFEC001)) 
    \mOutPtr[6]_i_2 
       (.I0(\mOutPtr[6]_i_3__0_n_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .I5(\mOutPtr[6]_i_5_n_0 ),
        .O(\mOutPtr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[6]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[6]_i_5 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[6]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[3]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[4]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[6]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \waddr[0]_i_1__2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[0] ),
        .O(\waddr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0F700FF00FF00FF0)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5A2A5AAA5AAA5AAA)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6C4C6CCC6CCC6CCC)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F80007FFF8000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7FFFFF80000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[0]_i_1__2_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_fifo" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_fifo__parameterized1
   (next_wreq,
    \dout_reg[0] ,
    wrsp_ready,
    push__0,
    resp_ready__1,
    valid_length,
    ap_clk,
    SR,
    ap_rst_n,
    wreq_valid,
    \tmp_addr_reg[63] ,
    AWREADY_Dummy,
    last_resp,
    dout_vld_reg_0,
    dout_vld_reg_1,
    need_wrsp);
  output next_wreq;
  output \dout_reg[0] ;
  output wrsp_ready;
  output push__0;
  output resp_ready__1;
  input valid_length;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input wreq_valid;
  input \tmp_addr_reg[63] ;
  input AWREADY_Dummy;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__1_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire need_wrsp;
  wire next_wreq;
  wire p_12_in;
  wire p_8_in;
  wire push__0;
  wire \raddr[0]_i_1__0_n_0 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire \tmp_addr_reg[63] ;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  design_1_userdma_0_0_userdma_gmem0_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9}),
        .E(U_fifo_srl_n_5),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_2),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(empty_n_reg_n_0),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .empty_n_reg(U_fifo_srl_n_16),
        .full_n_reg(next_wreq),
        .full_n_reg_0(push__0),
        .full_n_reg_1(full_n_i_2__1_n_0),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .need_wrsp(need_wrsp),
        .p_12_in(p_12_in),
        .p_8_in(p_8_in),
        .\raddr_reg[1] (U_fifo_srl_n_10),
        .resp_ready__1(resp_ready__1),
        .\tmp_addr_reg[63] (wrsp_ready),
        .\tmp_addr_reg[63]_0 (\tmp_addr_reg[63] ),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_16),
        .Q(wrsp_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_10),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_10),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_10),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_10),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_fifo" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_fifo__parameterized1_8
   (last_resp,
    dout_vld_reg_0,
    fifo_resp_ready,
    E,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    \could_multi_bursts.sect_handling_reg_2 ,
    next_wreq,
    \could_multi_bursts.sect_handling_reg_3 ,
    \could_multi_bursts.sect_handling_reg_4 ,
    ap_clk,
    SR,
    ap_rst_n,
    \could_multi_bursts.last_loop__6 ,
    \dout_reg[0] ,
    \could_multi_bursts.sect_handling_reg_5 ,
    \could_multi_bursts.sect_handling_reg_6 ,
    resp_ready__1,
    Q,
    fifo_burst_ready,
    \could_multi_bursts.loop_cnt_reg[3] ,
    AWREADY_Dummy_0,
    wrsp_type,
    ursp_ready,
    CO,
    \start_addr_reg[63] ,
    \start_addr_reg[63]_0 );
  output last_resp;
  output dout_vld_reg_0;
  output fifo_resp_ready;
  output [0:0]E;
  output \could_multi_bursts.next_loop ;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  output [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  output next_wreq;
  output [0:0]\could_multi_bursts.sect_handling_reg_3 ;
  output \could_multi_bursts.sect_handling_reg_4 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input \could_multi_bursts.last_loop__6 ;
  input \dout_reg[0] ;
  input \could_multi_bursts.sect_handling_reg_5 ;
  input \could_multi_bursts.sect_handling_reg_6 ;
  input resp_ready__1;
  input [0:0]Q;
  input fifo_burst_ready;
  input \could_multi_bursts.loop_cnt_reg[3] ;
  input AWREADY_Dummy_0;
  input wrsp_type;
  input ursp_ready;
  input [0:0]CO;
  input [0:0]\start_addr_reg[63] ;
  input [0:0]\start_addr_reg[63]_0 ;

  wire AWREADY_Dummy_0;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_1;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.last_loop__6 ;
  wire \could_multi_bursts.loop_cnt_reg[3] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_3 ;
  wire \could_multi_bursts.sect_handling_reg_4 ;
  wire \could_multi_bursts.sect_handling_reg_5 ;
  wire \could_multi_bursts.sect_handling_reg_6 ;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__7_n_0;
  wire empty_n_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__7_n_0;
  wire full_n_i_2__7_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[4]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_2__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire next_wreq;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1__4_n_0 ;
  wire \raddr[1]_i_1__2_n_0 ;
  wire \raddr[2]_i_1__2_n_0 ;
  wire \raddr[3]_i_1__2_n_0 ;
  wire \raddr[3]_i_2__2_n_0 ;
  wire \raddr[3]_i_3__2_n_0 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire [0:0]\start_addr_reg[63] ;
  wire [0:0]\start_addr_reg[63]_0 ;
  wire ursp_ready;
  wire wrsp_type;

  design_1_userdma_0_0_userdma_gmem0_m_axi_srl__parameterized0_9 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.last_loop__6 (\could_multi_bursts.last_loop__6 ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (fifo_resp_ready),
        .\dout_reg[0]_2 (\could_multi_bursts.sect_handling_reg_5 ),
        .\dout_reg[0]_3 (\could_multi_bursts.loop_cnt_reg[3] ),
        .dout_vld_reg(empty_n_reg_n_0),
        .dout_vld_reg_0(Q),
        .dout_vld_reg_1(dout_vld_reg_0),
        .empty_n_reg(U_fifo_srl_n_1),
        .fifo_burst_ready(fifo_burst_ready),
        .last_resp(last_resp),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.awlen_buf[5]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_5 ),
        .I1(fifo_resp_ready),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.loop_cnt_reg[3] ),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h8F00FFFF)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__6 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.sect_handling_reg_5 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_5 ),
        .I1(\could_multi_bursts.last_loop__6 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_1),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__7_n_0));
  LUT6 #(
    .INIT(64'h7000000070707070)) 
    empty_n_i_3__1
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(empty_n_reg_n_0),
        .I3(Q),
        .I4(resp_ready__1),
        .I5(dout_vld_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(full_n_i_2__7_n_0),
        .I2(fifo_resp_ready),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h2AFFD500D500D500)) 
    \mOutPtr[4]_i_1__3 
       (.I0(dout_vld_reg_0),
        .I1(resp_ready__1),
        .I2(Q),
        .I3(empty_n_reg_n_0),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_resp_ready),
        .O(\mOutPtr[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h7F55000000000000)) 
    \mOutPtr[4]_i_3__3 
       (.I0(empty_n_reg_n_0),
        .I1(Q),
        .I2(resp_ready__1),
        .I3(dout_vld_reg_0),
        .I4(fifo_resp_ready),
        .I5(\could_multi_bursts.next_loop ),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[4]_i_2__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__2 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0F0FFFEF0F0F)) 
    \raddr[3]_i_1__2 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[3]),
        .I2(\raddr[3]_i_3__2_n_0 ),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__2 
       (.I0(raddr_reg[3]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__2 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .O(\raddr[3]_i_3__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[0]_i_1__4_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[1]_i_1__2_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[2]_i_1__2_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[3]_i_2__2_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00008F00FFFFFFFF)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__6 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.sect_handling_reg_5 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .I4(CO),
        .I5(ap_rst_n),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_addr_buf[63]_i_1 
       (.I0(\could_multi_bursts.last_loop__6 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.sect_handling_reg_5 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hFFFF8F00)) 
    \sect_cnt[51]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__6 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.sect_handling_reg_5 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .I4(next_wreq),
        .O(\could_multi_bursts.sect_handling_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__6 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.sect_handling_reg_5 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT6 #(
    .INIT(64'h8FFF00FF00000000)) 
    \start_addr[63]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__6 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.sect_handling_reg_5 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .I4(\start_addr_reg[63] ),
        .I5(\start_addr_reg[63]_0 ),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFFFFF7000FF00)) 
    wreq_handling_i_1
       (.I0(\could_multi_bursts.last_loop__6 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.sect_handling_reg_5 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .I4(\start_addr_reg[63] ),
        .I5(\start_addr_reg[63]_0 ),
        .O(\could_multi_bursts.sect_handling_reg_4 ));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_fifo" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_fifo__parameterized2
   (dout_vld_reg_0,
    ursp_ready,
    dout_vld_reg_1,
    SR,
    ap_clk,
    ap_rst_n,
    push__0,
    p_0_in,
    Q);
  output dout_vld_reg_0;
  output ursp_ready;
  output dout_vld_reg_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push__0;
  input [0:0]p_0_in;
  input [0:0]Q;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__2_n_0;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_i_3__0_n_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_2__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire [0:0]p_0_in;
  wire p_12_in;
  wire push__0;
  wire ursp_ready;

  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[18]_i_2 
       (.I0(dout_vld_reg_0),
        .I1(p_0_in),
        .O(dout_vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__2
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(p_0_in),
        .I3(Q),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_12_in),
        .I4(\mOutPtr[4]_i_1__7_n_0 ),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDF5F5FF)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(ursp_ready),
        .I3(full_n_i_3__0_n_0),
        .I4(push__0),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(full_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h2AFF)) 
    full_n_i_3__0
       (.I0(dout_vld_reg_0),
        .I1(Q),
        .I2(p_0_in),
        .I3(empty_n_reg_n_0),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(ursp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h5999AAAA)) 
    \mOutPtr[4]_i_1__7 
       (.I0(push__0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(p_0_in),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h7F550000)) 
    \mOutPtr[4]_i_3__1 
       (.I0(empty_n_reg_n_0),
        .I1(p_0_in),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(push__0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[3]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[4]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_fifo" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_fifo__parameterized3
   (full_n_reg_0,
    SR,
    ap_clk,
    ap_rst_n,
    Q);
  output full_n_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__15_n_0;
  wire dout_vld_reg_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__3_n_0;
  wire empty_n_i_3__2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_i_4__0_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[5]_i_1__0_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire \mOutPtr[8]_i_2_n_0 ;
  wire \mOutPtr[8]_i_3_n_0 ;
  wire \mOutPtr[8]_i_4_n_0 ;
  wire \mOutPtr[8]_i_6_n_0 ;
  wire \mOutPtr[8]_i_7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire \mOutPtr_reg_n_0_[8] ;

  LUT2 #(
    .INIT(4'hE)) 
    dout_vld_i_1__15
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_n_0),
        .O(dout_vld_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__15_n_0),
        .Q(dout_vld_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__3_n_0),
        .I1(full_n_reg_0),
        .I2(Q),
        .I3(dout_vld_reg_n_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[8] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(empty_n_i_3__2_n_0),
        .I4(\mOutPtr[8]_i_3_n_0 ),
        .O(empty_n_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_3__2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hDDFDFFFF55F555F5)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_0),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_n_0),
        .I4(Q),
        .I5(full_n_reg_0),
        .O(full_n_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    full_n_i_2__3
       (.I0(full_n_i_3__1_n_0),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[8] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .I5(full_n_i_4__0_n_0),
        .O(full_n_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_3__1
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .O(full_n_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    full_n_i_4__0
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(full_n_i_4__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h2FFFD000D0002FFF)) 
    \mOutPtr[1]_i_1__4 
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_n_0),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__4 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\mOutPtr[5]_i_2_n_0 ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h3FC0EE11)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[8]_i_4_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[8]_i_6_n_0 ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3FC0FF00FF00EE11)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[8]_i_4_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[8]_i_6_n_0 ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8788)) 
    \mOutPtr[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(dout_vld_reg_n_0),
        .I3(empty_n_reg_n_0),
        .O(\mOutPtr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFE01010EFEF101)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr[8]_i_3_n_0 ),
        .I1(\mOutPtr[8]_i_4_n_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_6_n_0 ),
        .I4(\mOutPtr_reg_n_0_[8] ),
        .I5(\mOutPtr[8]_i_7_n_0 ),
        .O(\mOutPtr[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[8]_i_4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \mOutPtr[8]_i_5 
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_n_0),
        .I2(Q),
        .I3(full_n_reg_0),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[8]_i_6 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[8]_i_7 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[8]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[8]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[8] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_fifo" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_fifo__parameterized4
   (burst_valid,
    fifo_burst_ready,
    E,
    in,
    \could_multi_bursts.last_loop__6 ,
    empty_n_reg_0,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    WVALID_Dummy_reg,
    empty_n_reg_1,
    ap_rst_n_0,
    SR,
    ap_clk,
    ap_rst_n,
    \could_multi_bursts.next_loop ,
    \mOutPtr_reg[4]_0 ,
    fifo_resp_ready,
    \mOutPtr_reg[4]_1 ,
    AWREADY_Dummy_0,
    Q,
    WVALID_Dummy,
    \len_cnt_reg[7] ,
    WREADY_Dummy,
    \mem_reg[14][0]_srl15_i_3__0 ,
    \mem_reg[14][0]_srl15_i_3__0_0 ,
    mem_reg,
    WLAST_Dummy_reg);
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]E;
  output [5:0]in;
  output \could_multi_bursts.last_loop__6 ;
  output empty_n_reg_0;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output WVALID_Dummy_reg;
  output empty_n_reg_1;
  output [0:0]ap_rst_n_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \could_multi_bursts.next_loop ;
  input \mOutPtr_reg[4]_0 ;
  input fifo_resp_ready;
  input \mOutPtr_reg[4]_1 ;
  input AWREADY_Dummy_0;
  input [7:0]Q;
  input WVALID_Dummy;
  input \len_cnt_reg[7] ;
  input WREADY_Dummy;
  input [9:0]\mem_reg[14][0]_srl15_i_3__0 ;
  input [3:0]\mem_reg[14][0]_srl15_i_3__0_0 ;
  input mem_reg;
  input WLAST_Dummy_reg;

  wire AWREADY_Dummy_0;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_20;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WLAST_Dummy_reg;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire burst_valid;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.last_loop__6 ;
  wire \could_multi_bursts.next_loop ;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__4_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__4_n_0;
  wire [5:0]in;
  wire \len_cnt_reg[7] ;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg[4]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire mem_reg;
  wire [9:0]\mem_reg[14][0]_srl15_i_3__0 ;
  wire [3:0]\mem_reg[14][0]_srl15_i_3__0_0 ;
  wire p_12_in;
  wire \raddr[0]_i_1__1_n_0 ;
  wire [3:0]raddr_reg;

  design_1_userdma_0_0_userdma_gmem0_m_axi_srl__parameterized2 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({U_fifo_srl_n_2,U_fifo_srl_n_3,U_fifo_srl_n_4}),
        .E(U_fifo_srl_n_1),
        .Q(raddr_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_0),
        .ap_rst_n_1(ap_rst_n_0),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[5]_0 (Q),
        .dout_vld_reg(E),
        .dout_vld_reg_0(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_18),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(U_fifo_srl_n_20),
        .full_n_reg_0(full_n_i_2__4_n_0),
        .in(in),
        .\len_cnt_reg[7] (burst_valid),
        .\len_cnt_reg[7]_0 (\len_cnt_reg[7] ),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_6,U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9}),
        .\mOutPtr_reg[4] (fifo_burst_ready),
        .\mOutPtr_reg[4]_0 (\mOutPtr_reg[4]_0 ),
        .\mOutPtr_reg[4]_1 (\mOutPtr_reg[4]_1 ),
        .\mOutPtr_reg[4]_2 ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\mem_reg[14][0]_srl15_i_3__0_0 (\mem_reg[14][0]_srl15_i_3__0 ),
        .\mem_reg[14][0]_srl15_i_3__0_1 (\mem_reg[14][0]_srl15_i_3__0_0 ),
        .p_12_in(p_12_in),
        .\sect_len_buf_reg[7] (\could_multi_bursts.last_loop__6 ));
  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(\mOutPtr_reg[4]_1 ),
        .I1(fifo_burst_ready),
        .I2(fifo_resp_ready),
        .I3(\mOutPtr_reg[4]_0 ),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'hAEAEEEAE)) 
    dout_vld_i_1__0
       (.I0(mem_reg),
        .I1(WVALID_Dummy),
        .I2(burst_valid),
        .I3(\len_cnt_reg[7] ),
        .I4(WREADY_Dummy),
        .O(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_18),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_12_in),
        .I4(U_fifo_srl_n_20),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_20),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_20),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_20),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_20),
        .D(U_fifo_srl_n_7),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_20),
        .D(U_fifo_srl_n_6),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hA2A222A2FFFFFFFF)) 
    mem_reg_i_1__1
       (.I0(mem_reg),
        .I1(WVALID_Dummy),
        .I2(burst_valid),
        .I3(\len_cnt_reg[7] ),
        .I4(WREADY_Dummy),
        .I5(ap_rst_n),
        .O(empty_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_4),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_3),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_2),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_fifo" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_fifo__parameterized5
   (req_fifo_valid,
    ap_rst_n_0,
    full_n_reg_0,
    Q,
    ap_clk,
    ap_rst_n,
    \dout_reg[2] ,
    req_en__0,
    rs_req_ready,
    in);
  output req_fifo_valid;
  output ap_rst_n_0;
  output full_n_reg_0;
  output [67:0]Q;
  input ap_clk;
  input ap_rst_n;
  input \dout_reg[2] ;
  input req_en__0;
  input rs_req_ready;
  input [67:0]in;

  wire [67:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[2] ;
  wire dout_vld_i_1__4_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__5_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__5_n_0;
  wire full_n_reg_0;
  wire [67:0]in;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_2__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1__2_n_0 ;
  wire \raddr[1]_i_1__3_n_0 ;
  wire \raddr[2]_i_1__3_n_0 ;
  wire \raddr[3]_i_1__3_n_0 ;
  wire \raddr[3]_i_2__3_n_0 ;
  wire \raddr[3]_i_3__5_n_0 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  design_1_userdma_0_0_userdma_gmem0_m_axi_srl__parameterized3 U_fifo_srl
       (.Q(raddr_reg),
        .SR(ap_rst_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[2]_0 (full_n_reg_0),
        .\dout_reg[2]_1 (\dout_reg[2] ),
        .\dout_reg[69]_0 (Q),
        .\dout_reg[69]_1 (req_fifo_valid),
        .\dout_reg[69]_2 (empty_n_reg_n_0),
        .in(in),
        .req_en__0(req_en__0),
        .rs_req_ready(rs_req_ready));
  LUT4 #(
    .INIT(16'hCEEE)) 
    dout_vld_i_1__4
       (.I0(req_fifo_valid),
        .I1(empty_n_reg_n_0),
        .I2(req_en__0),
        .I3(rs_req_ready),
        .O(dout_vld_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_0),
        .Q(req_fifo_valid),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_i_2__5_n_0),
        .I2(full_n_reg_0),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[4]_i_1__4 
       (.I0(p_12_in),
        .I1(p_8_in),
        .O(\mOutPtr[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__4 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h2AFF000000000000)) 
    \mOutPtr[4]_i_3__11 
       (.I0(req_fifo_valid),
        .I1(rs_req_ready),
        .I2(req_en__0),
        .I3(empty_n_reg_n_0),
        .I4(full_n_reg_0),
        .I5(\dout_reg[2] ),
        .O(p_12_in));
  LUT6 #(
    .INIT(64'h0000D500D500D500)) 
    \mOutPtr[4]_i_4__4 
       (.I0(req_fifo_valid),
        .I1(rs_req_ready),
        .I2(req_en__0),
        .I3(empty_n_reg_n_0),
        .I4(full_n_reg_0),
        .I5(\dout_reg[2] ),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[3]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[4]_i_2__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__3 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0F0FFFEF0F0F)) 
    \raddr[3]_i_1__3 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[3]),
        .I2(\raddr[3]_i_3__5_n_0 ),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__3 
       (.I0(raddr_reg[3]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFFFFFFFFF)) 
    \raddr[3]_i_3__5 
       (.I0(req_fifo_valid),
        .I1(rs_req_ready),
        .I2(req_en__0),
        .I3(empty_n_reg_n_0),
        .I4(\dout_reg[2] ),
        .I5(full_n_reg_0),
        .O(\raddr[3]_i_3__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[0]_i_1__2_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[1]_i_1__3_n_0 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[2]_i_1__3_n_0 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[3]_i_2__3_n_0 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_fifo" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_fifo__parameterized6
   (full_n_reg_0,
    full_n_reg_1,
    req_en__0,
    \dout_reg[36] ,
    m_axi_gmem0_WVALID,
    E,
    full_n_reg_2,
    ap_rst_n_0,
    full_n_reg_3,
    \last_cnt_reg[1] ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \dout_reg[36]_0 ,
    ap_clk,
    ap_rst_n,
    \last_cnt_reg[0] ,
    burst_valid,
    WVALID_Dummy,
    \raddr_reg_reg[5] ,
    m_axi_gmem0_WREADY,
    flying_req_reg,
    Q,
    in,
    req_fifo_valid,
    rs_req_ready);
  output full_n_reg_0;
  output full_n_reg_1;
  output req_en__0;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem0_WVALID;
  output [0:0]E;
  output full_n_reg_2;
  output ap_rst_n_0;
  output full_n_reg_3;
  output [0:0]\last_cnt_reg[1] ;
  output dout_vld_reg_0;
  output [0:0]dout_vld_reg_1;
  input \dout_reg[36]_0 ;
  input ap_clk;
  input ap_rst_n;
  input \last_cnt_reg[0] ;
  input burst_valid;
  input WVALID_Dummy;
  input \raddr_reg_reg[5] ;
  input m_axi_gmem0_WREADY;
  input flying_req_reg;
  input [6:0]Q;
  input [36:0]in;
  input req_fifo_valid;
  input rs_req_ready;

  wire [0:0]E;
  wire [6:0]Q;
  wire U_fifo_srl_n_38;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire dout_vld_i_1__5_n_0;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__6_n_0;
  wire empty_n_reg_n_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_i_3__2_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire [36:0]in;
  wire \last_cnt_reg[0] ;
  wire [0:0]\last_cnt_reg[1] ;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_1__5_n_0 ;
  wire \mOutPtr[5]_i_1__1_n_0 ;
  wire \mOutPtr[5]_i_2__1_n_0 ;
  wire \mOutPtr[5]_i_3__0_n_0 ;
  wire \mOutPtr[6]_i_1__0_n_0 ;
  wire \mOutPtr[6]_i_2__0_n_0 ;
  wire \mOutPtr[6]_i_5__0_n_0 ;
  wire \mOutPtr[6]_i_6_n_0 ;
  wire \mOutPtr[6]_i_7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire m_axi_gmem0_WREADY;
  wire m_axi_gmem0_WVALID;
  wire p_12_in;
  wire p_8_in_0;
  wire \raddr[0]_i_1__3_n_0 ;
  wire \raddr[1]_i_1__4_n_0 ;
  wire \raddr[2]_i_1__4_n_0 ;
  wire \raddr[3]_i_1__4_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[4]_i_2_n_0 ;
  wire \raddr[5]_i_1_n_0 ;
  wire \raddr[5]_i_2_n_0 ;
  wire \raddr[5]_i_3_n_0 ;
  wire \raddr[5]_i_4_n_0 ;
  wire [5:0]raddr_reg;
  wire \raddr_reg_reg[5] ;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  design_1_userdma_0_0_userdma_gmem0_m_axi_srl__parameterized4 U_fifo_srl
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .\dout_reg[36]_1 (empty_n_reg_n_0),
        .\dout_reg[36]_2 (raddr_reg),
        .\dout_reg[36]_3 (\dout_reg[36]_0 ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .in(in),
        .\last_cnt_reg[0] (\last_cnt_reg[0] ),
        .\last_cnt_reg[0]_0 (full_n_reg_0),
        .\last_cnt_reg[1] (\last_cnt_reg[1] ),
        .\last_cnt_reg[5] (U_fifo_srl_n_38),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    WVALID_Dummy_i_1
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .O(full_n_reg_2));
  LUT6 #(
    .INIT(64'hCEEECEEECEEEEEEE)) 
    dout_vld_i_1__5
       (.I0(fifo_valid),
        .I1(empty_n_reg_n_0),
        .I2(m_axi_gmem0_WREADY),
        .I3(flying_req_reg),
        .I4(Q[0]),
        .I5(U_fifo_srl_n_38),
        .O(dout_vld_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_0),
        .Q(fifo_valid),
        .R(\dout_reg[36]_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    empty_n_i_1
       (.I0(empty_n_i_2__6_n_0),
        .I1(p_8_in_0),
        .I2(p_12_in),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr[6]_i_5__0_n_0 ),
        .O(empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(\dout_reg[36]_0 ));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_0),
        .I2(full_n_reg_0),
        .I3(p_12_in),
        .I4(p_8_in_0),
        .O(full_n_i_1__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(full_n_i_3__2_n_0),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_3__2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7F80FF00FF00FE01)) 
    \mOutPtr[4]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00013FFEC001)) 
    \mOutPtr[5]_i_1__1 
       (.I0(\mOutPtr[5]_i_2__1_n_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .I5(\mOutPtr[5]_i_3__0_n_0 ),
        .O(\mOutPtr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[5]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[5]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[6]_i_1__0 
       (.I0(p_12_in),
        .I1(p_8_in_0),
        .O(\mOutPtr[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00013FFEC001)) 
    \mOutPtr[6]_i_2__0 
       (.I0(\mOutPtr[6]_i_5__0_n_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .I5(\mOutPtr[6]_i_6_n_0 ),
        .O(\mOutPtr[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[6]_i_3 
       (.I0(\mOutPtr[6]_i_7_n_0 ),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \mOutPtr[6]_i_4__0 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(\mOutPtr[6]_i_7_n_0 ),
        .O(p_8_in_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[6]_i_5__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[6]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[6]_i_6 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02AAAAAAFFFFFFFF)) 
    \mOutPtr[6]_i_7 
       (.I0(fifo_valid),
        .I1(U_fifo_srl_n_38),
        .I2(Q[0]),
        .I3(flying_req_reg),
        .I4(m_axi_gmem0_WREADY),
        .I5(empty_n_reg_n_0),
        .O(\mOutPtr[6]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[5]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[6]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(\dout_reg[36]_0 ));
  LUT4 #(
    .INIT(16'hA800)) 
    m_axi_gmem0_WVALID_INST_0
       (.I0(fifo_valid),
        .I1(U_fifo_srl_n_38),
        .I2(Q[0]),
        .I3(flying_req_reg),
        .O(m_axi_gmem0_WVALID));
  LUT5 #(
    .INIT(32'hB000FFFF)) 
    mem_reg_i_2__2
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .I4(ap_rst_n),
        .O(full_n_reg_3));
  LUT5 #(
    .INIT(32'h10555555)) 
    mem_reg_i_3__2
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(burst_valid),
        .I4(WVALID_Dummy),
        .O(ap_rst_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__4 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_1__4 
       (.I0(raddr_reg[3]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAA6)) 
    \raddr[4]_i_1 
       (.I0(raddr_reg[4]),
        .I1(\raddr[4]_i_2_n_0 ),
        .I2(raddr_reg[1]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[3]),
        .O(\raddr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[4]_i_2 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .O(\raddr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    \raddr[5]_i_1 
       (.I0(raddr_reg[2]),
        .I1(p_8_in_0),
        .I2(raddr_reg[4]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(\raddr[5]_i_3_n_0 ),
        .O(\raddr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6AA9)) 
    \raddr[5]_i_2 
       (.I0(raddr_reg[5]),
        .I1(raddr_reg[3]),
        .I2(\raddr[5]_i_4_n_0 ),
        .I3(raddr_reg[4]),
        .O(\raddr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFF88F888)) 
    \raddr[5]_i_3 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(raddr_reg[5]),
        .I3(p_8_in_0),
        .I4(raddr_reg[1]),
        .O(\raddr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD555555455545554)) 
    \raddr[5]_i_4 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[2]),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(\raddr[5]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[0]_i_1__3_n_0 ),
        .Q(raddr_reg[0]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[1]_i_1__4_n_0 ),
        .Q(raddr_reg[1]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[2]_i_1__4_n_0 ),
        .Q(raddr_reg[2]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[3]_i_1__4_n_0 ),
        .Q(raddr_reg[3]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(raddr_reg[4]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[5]_i_2_n_0 ),
        .Q(raddr_reg[5]),
        .R(\dout_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hB0FF0000)) 
    \raddr_reg[5]_i_4 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .I4(\raddr_reg_reg[5] ),
        .O(full_n_reg_1));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_load" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_load
   (RREADY_Dummy,
    SR,
    ap_clk,
    ap_rst_n,
    Q);
  output RREADY_Dummy;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;

  design_1_userdma_0_0_userdma_gmem0_m_axi_fifo__parameterized3 buff_rdata
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg_0(RREADY_Dummy));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_mem" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_mem
   (rnext,
    dout,
    raddr,
    \raddr_reg_reg[5]_0 ,
    ap_clk,
    mem_reg_0,
    mem_reg_1,
    SR,
    mem_reg_2,
    Q,
    mem_reg_3,
    WEBWE);
  output [5:0]rnext;
  output [35:0]dout;
  input [5:0]raddr;
  input \raddr_reg_reg[5]_0 ;
  input ap_clk;
  input mem_reg_0;
  input mem_reg_1;
  input [0:0]SR;
  input mem_reg_2;
  input [5:0]Q;
  input [31:0]mem_reg_3;
  input [0:0]WEBWE;

  wire [5:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [35:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire [31:0]mem_reg_3;
  wire [5:0]raddr;
  wire [5:0]raddr_reg;
  wire \raddr_reg[5]_i_2_n_0 ;
  wire \raddr_reg[5]_i_3_n_0 ;
  wire \raddr_reg_reg[5]_0 ;
  wire [5:0]rnext;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2268" *) 
  (* RTL_RAM_NAME = "inst/gmem0_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "448" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(mem_reg_3[15:0]),
        .DIBDI(mem_reg_3[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP(dout[33:32]),
        .DOPBDOP(dout[35:34]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(mem_reg_1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_2),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[0]),
        .I1(\raddr_reg[5]_i_2_n_0 ),
        .I2(\raddr_reg_reg[5]_0 ),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h60AA)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(\raddr_reg[5]_i_2_n_0 ),
        .I3(\raddr_reg_reg[5]_0 ),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h60C0CCCC)) 
    \raddr_reg[2]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[2]),
        .I2(\raddr_reg[5]_i_2_n_0 ),
        .I3(raddr[0]),
        .I4(\raddr_reg_reg[5]_0 ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6AAA0000AAAAAAAA)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(\raddr_reg[5]_i_2_n_0 ),
        .I5(\raddr_reg_reg[5]_0 ),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h6A0AAA0A)) 
    \raddr_reg[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(\raddr_reg_reg[5]_0 ),
        .I3(\raddr_reg[5]_i_2_n_0 ),
        .I4(\raddr_reg[5]_i_3_n_0 ),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h60C0C0C0CCCCCCCC)) 
    \raddr_reg[5]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[5]),
        .I2(\raddr_reg[5]_i_2_n_0 ),
        .I3(\raddr_reg[5]_i_3_n_0 ),
        .I4(raddr[3]),
        .I5(\raddr_reg_reg[5]_0 ),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \raddr_reg[5]_i_2 
       (.I0(raddr[4]),
        .I1(raddr[5]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .I4(raddr[1]),
        .I5(raddr[0]),
        .O(\raddr_reg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \raddr_reg[5]_i_3 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(\raddr_reg[5]_i_3_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_read" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_read
   (s_ready_t_reg,
    Q,
    SR,
    ap_clk,
    m_axi_gmem0_RVALID,
    RREADY_Dummy);
  output s_ready_t_reg;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input m_axi_gmem0_RVALID;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem0_RVALID;
  wire s_ready_t_reg;

  design_1_userdma_0_0_userdma_gmem0_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_reg_slice" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    D,
    \data_p1_reg[95]_0 ,
    S,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    next_wreq,
    AWVALID_Dummy,
    sect_cnt0,
    last_sect_buf_reg,
    last_sect_buf_reg_0,
    \data_p2_reg[95]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] ,
    E);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [51:0]D;
  output [91:0]\data_p1_reg[95]_0 ;
  output [1:0]S;
  output [61:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input next_wreq;
  input AWVALID_Dummy;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_buf_reg;
  input [3:0]last_sect_buf_reg_0;
  input [91:0]\data_p2_reg[95]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;
  input [0:0]E;

  wire AWVALID_Dummy;
  wire [51:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[68]_i_1_n_0 ;
  wire \data_p1[69]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[70]_i_1_n_0 ;
  wire \data_p1[71]_i_1_n_0 ;
  wire \data_p1[72]_i_1_n_0 ;
  wire \data_p1[73]_i_1_n_0 ;
  wire \data_p1[74]_i_1_n_0 ;
  wire \data_p1[75]_i_1_n_0 ;
  wire \data_p1[76]_i_1_n_0 ;
  wire \data_p1[77]_i_1_n_0 ;
  wire \data_p1[78]_i_1_n_0 ;
  wire \data_p1[79]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[80]_i_1_n_0 ;
  wire \data_p1[81]_i_1_n_0 ;
  wire \data_p1[82]_i_1_n_0 ;
  wire \data_p1[83]_i_1_n_0 ;
  wire \data_p1[84]_i_1_n_0 ;
  wire \data_p1[85]_i_1_n_0 ;
  wire \data_p1[86]_i_1_n_0 ;
  wire \data_p1[87]_i_1_n_0 ;
  wire \data_p1[88]_i_1_n_0 ;
  wire \data_p1[89]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[90]_i_1_n_0 ;
  wire \data_p1[91]_i_1_n_0 ;
  wire \data_p1[92]_i_1_n_0 ;
  wire \data_p1[93]_i_1_n_0 ;
  wire \data_p1[94]_i_1_n_0 ;
  wire \data_p1[95]_i_2_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [91:0]\data_p1_reg[95]_0 ;
  wire [91:0]\data_p2_reg[95]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[68] ;
  wire \data_p2_reg_n_0_[69] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[70] ;
  wire \data_p2_reg_n_0_[71] ;
  wire \data_p2_reg_n_0_[72] ;
  wire \data_p2_reg_n_0_[73] ;
  wire \data_p2_reg_n_0_[74] ;
  wire \data_p2_reg_n_0_[75] ;
  wire \data_p2_reg_n_0_[76] ;
  wire \data_p2_reg_n_0_[77] ;
  wire \data_p2_reg_n_0_[78] ;
  wire \data_p2_reg_n_0_[79] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[80] ;
  wire \data_p2_reg_n_0_[81] ;
  wire \data_p2_reg_n_0_[82] ;
  wire \data_p2_reg_n_0_[83] ;
  wire \data_p2_reg_n_0_[84] ;
  wire \data_p2_reg_n_0_[85] ;
  wire \data_p2_reg_n_0_[86] ;
  wire \data_p2_reg_n_0_[87] ;
  wire \data_p2_reg_n_0_[88] ;
  wire \data_p2_reg_n_0_[89] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[90] ;
  wire \data_p2_reg_n_0_[91] ;
  wire \data_p2_reg_n_0_[92] ;
  wire \data_p2_reg_n_0_[93] ;
  wire \data_p2_reg_n_0_[94] ;
  wire \data_p2_reg_n_0_[95] ;
  wire \data_p2_reg_n_0_[9] ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1_n_0 ;
  wire \end_addr_reg[13]_i_1_n_1 ;
  wire \end_addr_reg[13]_i_1_n_2 ;
  wire \end_addr_reg[13]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1_n_0 ;
  wire \end_addr_reg[17]_i_1_n_1 ;
  wire \end_addr_reg[17]_i_1_n_2 ;
  wire \end_addr_reg[17]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1_n_0 ;
  wire \end_addr_reg[21]_i_1_n_1 ;
  wire \end_addr_reg[21]_i_1_n_2 ;
  wire \end_addr_reg[21]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1_n_0 ;
  wire \end_addr_reg[25]_i_1_n_1 ;
  wire \end_addr_reg[25]_i_1_n_2 ;
  wire \end_addr_reg[25]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1_n_0 ;
  wire \end_addr_reg[29]_i_1_n_1 ;
  wire \end_addr_reg[29]_i_1_n_2 ;
  wire \end_addr_reg[29]_i_1_n_3 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1_n_0 ;
  wire \end_addr_reg[33]_i_1_n_1 ;
  wire \end_addr_reg[33]_i_1_n_2 ;
  wire \end_addr_reg[33]_i_1_n_3 ;
  wire \end_addr_reg[37]_i_1_n_0 ;
  wire \end_addr_reg[37]_i_1_n_1 ;
  wire \end_addr_reg[37]_i_1_n_2 ;
  wire \end_addr_reg[37]_i_1_n_3 ;
  wire \end_addr_reg[41]_i_1_n_0 ;
  wire \end_addr_reg[41]_i_1_n_1 ;
  wire \end_addr_reg[41]_i_1_n_2 ;
  wire \end_addr_reg[41]_i_1_n_3 ;
  wire \end_addr_reg[45]_i_1_n_0 ;
  wire \end_addr_reg[45]_i_1_n_1 ;
  wire \end_addr_reg[45]_i_1_n_2 ;
  wire \end_addr_reg[45]_i_1_n_3 ;
  wire \end_addr_reg[49]_i_1_n_0 ;
  wire \end_addr_reg[49]_i_1_n_1 ;
  wire \end_addr_reg[49]_i_1_n_2 ;
  wire \end_addr_reg[49]_i_1_n_3 ;
  wire \end_addr_reg[53]_i_1_n_0 ;
  wire \end_addr_reg[53]_i_1_n_1 ;
  wire \end_addr_reg[53]_i_1_n_2 ;
  wire \end_addr_reg[53]_i_1_n_3 ;
  wire \end_addr_reg[57]_i_1_n_0 ;
  wire \end_addr_reg[57]_i_1_n_1 ;
  wire \end_addr_reg[57]_i_1_n_2 ;
  wire \end_addr_reg[57]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1_n_0 ;
  wire \end_addr_reg[5]_i_1_n_1 ;
  wire \end_addr_reg[5]_i_1_n_2 ;
  wire \end_addr_reg[5]_i_1_n_3 ;
  wire \end_addr_reg[61]_i_1_n_0 ;
  wire \end_addr_reg[61]_i_1_n_1 ;
  wire \end_addr_reg[61]_i_1_n_2 ;
  wire \end_addr_reg[61]_i_1_n_3 ;
  wire \end_addr_reg[63]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1_n_0 ;
  wire \end_addr_reg[9]_i_1_n_1 ;
  wire \end_addr_reg[9]_i_1_n_2 ;
  wire \end_addr_reg[9]_i_1_n_3 ;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire [1:0]next__0;
  wire next_wreq;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(AWVALID_Dummy),
        .I3(next_wreq),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(next_wreq),
        .I2(AWVALID_Dummy),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(\data_p2_reg_n_0_[68] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[68]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(\data_p2_reg_n_0_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1 
       (.I0(\data_p2_reg_n_0_[70] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[70]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1 
       (.I0(\data_p2_reg_n_0_[71] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[71]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1 
       (.I0(\data_p2_reg_n_0_[72] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[72]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1 
       (.I0(\data_p2_reg_n_0_[73] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[73]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1 
       (.I0(\data_p2_reg_n_0_[74] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[74]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1 
       (.I0(\data_p2_reg_n_0_[75] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[75]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1 
       (.I0(\data_p2_reg_n_0_[76] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[76]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1 
       (.I0(\data_p2_reg_n_0_[77] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[77]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1 
       (.I0(\data_p2_reg_n_0_[78] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[78]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1 
       (.I0(\data_p2_reg_n_0_[79] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[79]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1 
       (.I0(\data_p2_reg_n_0_[80] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[80]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1 
       (.I0(\data_p2_reg_n_0_[81] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[81]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1 
       (.I0(\data_p2_reg_n_0_[82] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[82]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1 
       (.I0(\data_p2_reg_n_0_[83] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[83]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1 
       (.I0(\data_p2_reg_n_0_[84] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[84]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1 
       (.I0(\data_p2_reg_n_0_[85] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[85]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1 
       (.I0(\data_p2_reg_n_0_[86] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[86]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1 
       (.I0(\data_p2_reg_n_0_[87] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[87]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1 
       (.I0(\data_p2_reg_n_0_[88] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[88]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1 
       (.I0(\data_p2_reg_n_0_[89] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[89]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1 
       (.I0(\data_p2_reg_n_0_[90] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[90]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1 
       (.I0(\data_p2_reg_n_0_[91] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [87]),
        .O(\data_p1[91]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1 
       (.I0(\data_p2_reg_n_0_[92] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [88]),
        .O(\data_p1[92]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1 
       (.I0(\data_p2_reg_n_0_[93] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [89]),
        .O(\data_p1[93]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1 
       (.I0(\data_p2_reg_n_0_[94] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [90]),
        .O(\data_p1[94]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h22B0)) 
    \data_p1[95]_i_1 
       (.I0(next_wreq),
        .I1(state__0[1]),
        .I2(AWVALID_Dummy),
        .I3(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg_n_0_[95] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [91]),
        .O(\data_p1[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [76]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [80]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [84]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [88]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_0 ),
        .Q(\data_p1_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(\data_p2_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(\data_p2_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(\data_p2_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(\data_p2_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(\data_p2_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(\data_p2_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(\data_p2_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(\data_p2_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(\data_p2_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(\data_p2_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(\data_p2_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(\data_p2_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(\data_p2_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(\data_p2_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(\data_p2_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(\data_p2_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(\data_p2_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(\data_p2_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(\data_p2_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(\data_p2_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(\data_p2_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(\data_p2_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(\data_p2_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [87]),
        .Q(\data_p2_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [88]),
        .Q(\data_p2_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [89]),
        .Q(\data_p2_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [90]),
        .Q(\data_p2_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [91]),
        .Q(\data_p2_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[13]_i_1 
       (.CI(\end_addr_reg[9]_i_1_n_0 ),
        .CO({\end_addr_reg[13]_i_1_n_0 ,\end_addr_reg[13]_i_1_n_1 ,\end_addr_reg[13]_i_1_n_2 ,\end_addr_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[17]_i_1 
       (.CI(\end_addr_reg[13]_i_1_n_0 ),
        .CO({\end_addr_reg[17]_i_1_n_0 ,\end_addr_reg[17]_i_1_n_1 ,\end_addr_reg[17]_i_1_n_2 ,\end_addr_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[21]_i_1 
       (.CI(\end_addr_reg[17]_i_1_n_0 ),
        .CO({\end_addr_reg[21]_i_1_n_0 ,\end_addr_reg[21]_i_1_n_1 ,\end_addr_reg[21]_i_1_n_2 ,\end_addr_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[25]_i_1 
       (.CI(\end_addr_reg[21]_i_1_n_0 ),
        .CO({\end_addr_reg[25]_i_1_n_0 ,\end_addr_reg[25]_i_1_n_1 ,\end_addr_reg[25]_i_1_n_2 ,\end_addr_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[29]_i_1 
       (.CI(\end_addr_reg[25]_i_1_n_0 ),
        .CO({\end_addr_reg[29]_i_1_n_0 ,\end_addr_reg[29]_i_1_n_1 ,\end_addr_reg[29]_i_1_n_2 ,\end_addr_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[33]_i_1 
       (.CI(\end_addr_reg[29]_i_1_n_0 ),
        .CO({\end_addr_reg[33]_i_1_n_0 ,\end_addr_reg[33]_i_1_n_1 ,\end_addr_reg[33]_i_1_n_2 ,\end_addr_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[37]_i_1 
       (.CI(\end_addr_reg[33]_i_1_n_0 ),
        .CO({\end_addr_reg[37]_i_1_n_0 ,\end_addr_reg[37]_i_1_n_1 ,\end_addr_reg[37]_i_1_n_2 ,\end_addr_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[41]_i_1 
       (.CI(\end_addr_reg[37]_i_1_n_0 ),
        .CO({\end_addr_reg[41]_i_1_n_0 ,\end_addr_reg[41]_i_1_n_1 ,\end_addr_reg[41]_i_1_n_2 ,\end_addr_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[45]_i_1 
       (.CI(\end_addr_reg[41]_i_1_n_0 ),
        .CO({\end_addr_reg[45]_i_1_n_0 ,\end_addr_reg[45]_i_1_n_1 ,\end_addr_reg[45]_i_1_n_2 ,\end_addr_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[49]_i_1 
       (.CI(\end_addr_reg[45]_i_1_n_0 ),
        .CO({\end_addr_reg[49]_i_1_n_0 ,\end_addr_reg[49]_i_1_n_1 ,\end_addr_reg[49]_i_1_n_2 ,\end_addr_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[53]_i_1 
       (.CI(\end_addr_reg[49]_i_1_n_0 ),
        .CO({\end_addr_reg[53]_i_1_n_0 ,\end_addr_reg[53]_i_1_n_1 ,\end_addr_reg[53]_i_1_n_2 ,\end_addr_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[57]_i_1 
       (.CI(\end_addr_reg[53]_i_1_n_0 ),
        .CO({\end_addr_reg[57]_i_1_n_0 ,\end_addr_reg[57]_i_1_n_1 ,\end_addr_reg[57]_i_1_n_2 ,\end_addr_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1_n_0 ,\end_addr_reg[5]_i_1_n_1 ,\end_addr_reg[5]_i_1_n_2 ,\end_addr_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[61]_i_1 
       (.CI(\end_addr_reg[57]_i_1_n_0 ),
        .CO({\end_addr_reg[61]_i_1_n_0 ,\end_addr_reg[61]_i_1_n_1 ,\end_addr_reg[61]_i_1_n_2 ,\end_addr_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[61]_i_1_n_0 ),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[9]_i_1 
       (.CI(\end_addr_reg[5]_i_1_n_0 ),
        .CO({\end_addr_reg[9]_i_1_n_0 ,\end_addr_reg[9]_i_1_n_1 ,\end_addr_reg[9]_i_1_n_2 ,\end_addr_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_buf_reg_0[0]),
        .I1(last_sect_buf_reg[1]),
        .I2(last_sect_buf_reg_0[1]),
        .I3(last_sect_buf_reg[2]),
        .I4(last_sect_buf_reg[3]),
        .I5(last_sect_buf_reg_0[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hF4F4D5F5)) 
    s_ready_t_i_1
       (.I0(state__0[1]),
        .I1(next_wreq),
        .I2(s_ready_t_reg_0),
        .I3(AWVALID_Dummy),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(next_wreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\data_p1_reg[95]_0 [61]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hCFFF8080)) 
    \state[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(state),
        .I3(next_wreq),
        .I4(Q),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1__1 
       (.I0(next_wreq),
        .I1(Q),
        .I2(state),
        .I3(AWVALID_Dummy),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_reg_slice" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    m_axi_gmem0_AWVALID,
    \data_p1_reg[69]_0 ,
    SR,
    ap_clk,
    D,
    req_en__0,
    req_fifo_valid,
    m_axi_gmem0_AWREADY,
    E);
  output rs_req_ready;
  output m_axi_gmem0_AWVALID;
  output [67:0]\data_p1_reg[69]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [67:0]D;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_gmem0_AWREADY;
  input [0:0]E;

  wire [67:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1__0_n_0 ;
  wire \data_p1[67]_i_1__0_n_0 ;
  wire \data_p1[68]_i_1__0_n_0 ;
  wire \data_p1[69]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [67:0]\data_p1_reg[69]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[68] ;
  wire \data_p2_reg_n_0_[69] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire load_p1;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire [1:0]next__0;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__5_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h000F0080)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[1]),
        .I3(m_axi_gmem0_AWREADY),
        .I4(state__0[0]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00880077FF800080)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(state__0[0]),
        .I4(m_axi_gmem0_AWREADY),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0080F088)) 
    \data_p1[63]_i_1__1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem0_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1__0 
       (.I0(\data_p2_reg_n_0_[68] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[66]),
        .O(\data_p1[68]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1__0 
       (.I0(\data_p2_reg_n_0_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[67]),
        .O(\data_p1[69]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[69]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(\data_p1_reg[69]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(\data_p1_reg[69]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(D[66]),
        .Q(\data_p2_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(D[67]),
        .Q(\data_p2_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF7FF00FF000F)) 
    s_ready_t_i_1__5
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem0_AWREADY),
        .I5(rs_req_ready),
        .O(s_ready_t_i_1__5_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__5_n_0),
        .Q(rs_req_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF88000000)) 
    \state[0]_i_1__4 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem0_AWREADY),
        .I3(rs_req_ready),
        .I4(state),
        .I5(m_axi_gmem0_AWVALID),
        .O(\state[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    \state[1]_i_1__4 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(m_axi_gmem0_AWVALID),
        .I4(m_axi_gmem0_AWREADY),
        .O(\state[1]_i_1__4_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_0 ),
        .Q(m_axi_gmem0_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_reg_slice" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    m_axi_gmem0_BVALID,
    resp_ready__1);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input m_axi_gmem0_BVALID;
  input resp_ready__1;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem0_BVALID;
  wire [1:0]next__0;
  wire resp_ready__1;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem0_BVALID),
        .I3(resp_ready__1),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(resp_ready__1),
        .I2(m_axi_gmem0_BVALID),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hFF44DF55)) 
    s_ready_t_i_1__0
       (.I0(state__0[1]),
        .I1(resp_ready__1),
        .I2(m_axi_gmem0_BVALID),
        .I3(s_ready_t_reg_0),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFFF8080)) 
    \state[0]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem0_BVALID),
        .I2(state),
        .I3(resp_ready__1),
        .I4(Q),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1__2 
       (.I0(resp_ready__1),
        .I1(Q),
        .I2(state),
        .I3(m_axi_gmem0_BVALID),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_reg_slice" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    m_axi_gmem0_RVALID,
    RREADY_Dummy);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input m_axi_gmem0_RVALID;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem0_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem0_RVALID),
        .I3(RREADY_Dummy),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(RREADY_Dummy),
        .I2(m_axi_gmem0_RVALID),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hFF44DF55)) 
    s_ready_t_i_1__1
       (.I0(state__0[1]),
        .I1(RREADY_Dummy),
        .I2(m_axi_gmem0_RVALID),
        .I3(s_ready_t_reg_0),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFA30F0F0)) 
    \state[0]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(RREADY_Dummy),
        .I2(Q),
        .I3(m_axi_gmem0_RVALID),
        .I4(state),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1__3 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(state),
        .I3(m_axi_gmem0_RVALID),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_srl" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_srl
   (valid_length,
    \dout_reg[92]_0 ,
    S,
    \dout_reg[70]_0 ,
    \dout_reg[66]_0 ,
    \dout_reg[78]_0 ,
    \dout_reg[82]_0 ,
    \dout_reg[86]_0 ,
    \dout_reg[90]_0 ,
    \dout_reg[93]_0 ,
    full_n_reg,
    \dout_reg[95]_0 ,
    \dout_reg[95]_1 ,
    AWREADY_Dummy,
    \dout_reg[95]_2 ,
    wrsp_ready,
    tmp_valid_reg,
    \ap_CS_fsm_reg[3] ,
    Q,
    in,
    \dout_reg[95]_3 ,
    ap_clk,
    SR);
  output valid_length;
  output [90:0]\dout_reg[92]_0 ;
  output [3:0]S;
  output [3:0]\dout_reg[70]_0 ;
  output [2:0]\dout_reg[66]_0 ;
  output [3:0]\dout_reg[78]_0 ;
  output [3:0]\dout_reg[82]_0 ;
  output [3:0]\dout_reg[86]_0 ;
  output [3:0]\dout_reg[90]_0 ;
  output [2:0]\dout_reg[93]_0 ;
  output full_n_reg;
  output \dout_reg[95]_0 ;
  input \dout_reg[95]_1 ;
  input AWREADY_Dummy;
  input \dout_reg[95]_2 ;
  input wrsp_ready;
  input tmp_valid_reg;
  input \ap_CS_fsm_reg[3] ;
  input [0:0]Q;
  input [93:0]in;
  input [3:0]\dout_reg[95]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire [2:0]\dout_reg[66]_0 ;
  wire [3:0]\dout_reg[70]_0 ;
  wire [3:0]\dout_reg[78]_0 ;
  wire [3:0]\dout_reg[82]_0 ;
  wire [3:0]\dout_reg[86]_0 ;
  wire [3:0]\dout_reg[90]_0 ;
  wire [90:0]\dout_reg[92]_0 ;
  wire [2:0]\dout_reg[93]_0 ;
  wire \dout_reg[95]_0 ;
  wire \dout_reg[95]_1 ;
  wire \dout_reg[95]_2 ;
  wire [3:0]\dout_reg[95]_3 ;
  wire full_n_reg;
  wire [93:0]in;
  wire \mem_reg[13][0]_srl14_n_0 ;
  wire \mem_reg[13][10]_srl14_n_0 ;
  wire \mem_reg[13][11]_srl14_n_0 ;
  wire \mem_reg[13][12]_srl14_n_0 ;
  wire \mem_reg[13][13]_srl14_n_0 ;
  wire \mem_reg[13][14]_srl14_n_0 ;
  wire \mem_reg[13][15]_srl14_n_0 ;
  wire \mem_reg[13][16]_srl14_n_0 ;
  wire \mem_reg[13][17]_srl14_n_0 ;
  wire \mem_reg[13][18]_srl14_n_0 ;
  wire \mem_reg[13][19]_srl14_n_0 ;
  wire \mem_reg[13][1]_srl14_n_0 ;
  wire \mem_reg[13][20]_srl14_n_0 ;
  wire \mem_reg[13][21]_srl14_n_0 ;
  wire \mem_reg[13][22]_srl14_n_0 ;
  wire \mem_reg[13][23]_srl14_n_0 ;
  wire \mem_reg[13][24]_srl14_n_0 ;
  wire \mem_reg[13][25]_srl14_n_0 ;
  wire \mem_reg[13][26]_srl14_n_0 ;
  wire \mem_reg[13][27]_srl14_n_0 ;
  wire \mem_reg[13][28]_srl14_n_0 ;
  wire \mem_reg[13][29]_srl14_n_0 ;
  wire \mem_reg[13][2]_srl14_n_0 ;
  wire \mem_reg[13][30]_srl14_n_0 ;
  wire \mem_reg[13][31]_srl14_n_0 ;
  wire \mem_reg[13][32]_srl14_n_0 ;
  wire \mem_reg[13][33]_srl14_n_0 ;
  wire \mem_reg[13][34]_srl14_n_0 ;
  wire \mem_reg[13][35]_srl14_n_0 ;
  wire \mem_reg[13][36]_srl14_n_0 ;
  wire \mem_reg[13][37]_srl14_n_0 ;
  wire \mem_reg[13][38]_srl14_n_0 ;
  wire \mem_reg[13][39]_srl14_n_0 ;
  wire \mem_reg[13][3]_srl14_n_0 ;
  wire \mem_reg[13][40]_srl14_n_0 ;
  wire \mem_reg[13][41]_srl14_n_0 ;
  wire \mem_reg[13][42]_srl14_n_0 ;
  wire \mem_reg[13][43]_srl14_n_0 ;
  wire \mem_reg[13][44]_srl14_n_0 ;
  wire \mem_reg[13][45]_srl14_n_0 ;
  wire \mem_reg[13][46]_srl14_n_0 ;
  wire \mem_reg[13][47]_srl14_n_0 ;
  wire \mem_reg[13][48]_srl14_n_0 ;
  wire \mem_reg[13][49]_srl14_n_0 ;
  wire \mem_reg[13][4]_srl14_n_0 ;
  wire \mem_reg[13][50]_srl14_n_0 ;
  wire \mem_reg[13][51]_srl14_n_0 ;
  wire \mem_reg[13][52]_srl14_n_0 ;
  wire \mem_reg[13][53]_srl14_n_0 ;
  wire \mem_reg[13][54]_srl14_n_0 ;
  wire \mem_reg[13][55]_srl14_n_0 ;
  wire \mem_reg[13][56]_srl14_n_0 ;
  wire \mem_reg[13][57]_srl14_n_0 ;
  wire \mem_reg[13][58]_srl14_n_0 ;
  wire \mem_reg[13][59]_srl14_n_0 ;
  wire \mem_reg[13][5]_srl14_n_0 ;
  wire \mem_reg[13][60]_srl14_n_0 ;
  wire \mem_reg[13][61]_srl14_n_0 ;
  wire \mem_reg[13][64]_srl14_n_0 ;
  wire \mem_reg[13][65]_srl14_n_0 ;
  wire \mem_reg[13][66]_srl14_n_0 ;
  wire \mem_reg[13][67]_srl14_n_0 ;
  wire \mem_reg[13][68]_srl14_n_0 ;
  wire \mem_reg[13][69]_srl14_n_0 ;
  wire \mem_reg[13][6]_srl14_n_0 ;
  wire \mem_reg[13][70]_srl14_n_0 ;
  wire \mem_reg[13][71]_srl14_n_0 ;
  wire \mem_reg[13][72]_srl14_n_0 ;
  wire \mem_reg[13][73]_srl14_n_0 ;
  wire \mem_reg[13][74]_srl14_n_0 ;
  wire \mem_reg[13][75]_srl14_n_0 ;
  wire \mem_reg[13][76]_srl14_n_0 ;
  wire \mem_reg[13][77]_srl14_n_0 ;
  wire \mem_reg[13][78]_srl14_n_0 ;
  wire \mem_reg[13][79]_srl14_n_0 ;
  wire \mem_reg[13][7]_srl14_n_0 ;
  wire \mem_reg[13][80]_srl14_n_0 ;
  wire \mem_reg[13][81]_srl14_n_0 ;
  wire \mem_reg[13][82]_srl14_n_0 ;
  wire \mem_reg[13][83]_srl14_n_0 ;
  wire \mem_reg[13][84]_srl14_n_0 ;
  wire \mem_reg[13][85]_srl14_n_0 ;
  wire \mem_reg[13][86]_srl14_n_0 ;
  wire \mem_reg[13][87]_srl14_n_0 ;
  wire \mem_reg[13][88]_srl14_n_0 ;
  wire \mem_reg[13][89]_srl14_n_0 ;
  wire \mem_reg[13][8]_srl14_n_0 ;
  wire \mem_reg[13][90]_srl14_n_0 ;
  wire \mem_reg[13][91]_srl14_n_0 ;
  wire \mem_reg[13][92]_srl14_n_0 ;
  wire \mem_reg[13][93]_srl14_n_0 ;
  wire \mem_reg[13][94]_srl14_n_0 ;
  wire \mem_reg[13][95]_srl14_n_0 ;
  wire \mem_reg[13][9]_srl14_n_0 ;
  wire \mem_reg[14][0]_srl15_i_10_n_0 ;
  wire \mem_reg[14][0]_srl15_i_4_n_0 ;
  wire \mem_reg[14][0]_srl15_i_5_n_0 ;
  wire \mem_reg[14][0]_srl15_i_6_n_0 ;
  wire \mem_reg[14][0]_srl15_i_7_n_0 ;
  wire \mem_reg[14][0]_srl15_i_8_n_0 ;
  wire \mem_reg[14][0]_srl15_i_9_n_0 ;
  wire pop;
  wire tmp_valid_reg;
  wire valid_length;
  wire valid_length03_in;
  wire [31:29]wreq_len;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'h8A00AAAA)) 
    \dout[95]_i_1 
       (.I0(\dout_reg[95]_1 ),
        .I1(AWREADY_Dummy),
        .I2(\dout_reg[95]_2 ),
        .I3(wrsp_ready),
        .I4(tmp_valid_reg),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][0]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][10]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][11]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][12]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][13]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][14]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][15]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][16]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][17]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][18]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][19]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][1]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][20]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][21]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][22]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][23]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][24]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][25]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][26]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][27]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][28]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][29]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][2]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][30]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][31]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][32]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][33]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][34]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][35]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][36]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][37]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][38]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][39]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][3]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][40]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][41]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][42]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][43]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][44]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][45]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][46]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][47]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][48]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][49]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][4]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][50]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][51]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][52]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][53]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][54]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][55]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][56]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][57]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][58]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][59]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][5]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][60]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][61]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][64]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [62]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][65]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [63]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][66]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [64]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][67]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [65]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][68]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [66]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][69]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [67]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][6]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [6]),
        .R(SR));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][70]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [68]),
        .R(SR));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][71]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [69]),
        .R(SR));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][72]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [70]),
        .R(SR));
  FDRE \dout_reg[73] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][73]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [71]),
        .R(SR));
  FDRE \dout_reg[74] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][74]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [72]),
        .R(SR));
  FDRE \dout_reg[75] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][75]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [73]),
        .R(SR));
  FDRE \dout_reg[76] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][76]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [74]),
        .R(SR));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][77]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [75]),
        .R(SR));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][78]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [76]),
        .R(SR));
  FDRE \dout_reg[79] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][79]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [77]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][7]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [7]),
        .R(SR));
  FDRE \dout_reg[80] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][80]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [78]),
        .R(SR));
  FDRE \dout_reg[81] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][81]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [79]),
        .R(SR));
  FDRE \dout_reg[82] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][82]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [80]),
        .R(SR));
  FDRE \dout_reg[83] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][83]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [81]),
        .R(SR));
  FDRE \dout_reg[84] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][84]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [82]),
        .R(SR));
  FDRE \dout_reg[85] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][85]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [83]),
        .R(SR));
  FDRE \dout_reg[86] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][86]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [84]),
        .R(SR));
  FDRE \dout_reg[87] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][87]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [85]),
        .R(SR));
  FDRE \dout_reg[88] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][88]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [86]),
        .R(SR));
  FDRE \dout_reg[89] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][89]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [87]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][8]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [8]),
        .R(SR));
  FDRE \dout_reg[90] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][90]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [88]),
        .R(SR));
  FDRE \dout_reg[91] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][91]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [89]),
        .R(SR));
  FDRE \dout_reg[92] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][92]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [90]),
        .R(SR));
  FDRE \dout_reg[93] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][93]_srl14_n_0 ),
        .Q(wreq_len[29]),
        .R(SR));
  FDRE \dout_reg[94] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][94]_srl14_n_0 ),
        .Q(wreq_len[30]),
        .R(SR));
  FDRE \dout_reg[95] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][95]_srl14_n_0 ),
        .Q(wreq_len[31]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][9]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][0]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][0]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[13][0]_srl14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[13][0]_srl14_i_1 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(Q),
        .O(full_n_reg));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][10]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][10]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[13][10]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][11]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][11]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[13][11]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][12]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][12]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[13][12]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][13]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][13]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[13][13]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][14]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][14]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[13][14]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][15]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][15]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[13][15]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][16]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][16]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[13][16]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][17]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][17]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[13][17]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][18]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][18]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[13][18]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][19]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][19]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[13][19]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][1]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][1]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[13][1]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][20]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][20]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[13][20]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][21]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][21]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[13][21]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][22]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][22]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[13][22]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][23]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][23]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[13][23]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][24]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][24]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[13][24]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][25]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][25]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[13][25]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][26]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][26]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[13][26]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][27]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][27]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[13][27]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][28]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][28]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[13][28]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][29]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][29]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[13][29]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][2]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][2]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[13][2]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][30]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][30]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[13][30]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][31]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][31]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[13][31]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][32]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][32]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[13][32]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][33]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][33]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[13][33]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][34]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][34]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[13][34]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][35]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][35]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[13][35]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][36]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][36]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[13][36]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][37]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][37]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[13][37]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][38]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][38]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[13][38]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][39]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][39]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[13][39]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][3]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][3]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[13][3]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][40]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][40]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[13][40]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][41]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][41]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[13][41]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][42]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][42]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[13][42]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][43]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][43]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[13][43]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][44]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][44]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[13][44]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][45]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][45]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[13][45]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][46]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][46]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[13][46]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][47]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][47]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[13][47]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][48]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][48]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[13][48]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][49]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][49]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[13][49]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][4]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][4]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[13][4]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][50]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][50]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[13][50]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][51]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][51]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[13][51]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][52]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][52]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[13][52]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][53]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][53]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[13][53]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][54]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][54]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[13][54]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][55]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][55]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[13][55]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][56]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][56]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[13][56]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][57]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][57]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[13][57]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][58]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][58]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[13][58]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][59]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][59]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[13][59]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][5]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][5]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[13][5]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][60]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][60]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[13][60]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][61]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][61]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[13][61]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][64]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][64]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[13][64]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][65]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][65]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[13][65]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][66]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][66]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[13][66]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][67]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][67]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[13][67]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][68]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][68]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[13][68]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][69]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][69]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\mem_reg[13][69]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][6]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][6]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[13][6]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][70]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][70]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\mem_reg[13][70]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][71]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][71]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[69]),
        .Q(\mem_reg[13][71]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][72]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][72]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[70]),
        .Q(\mem_reg[13][72]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][73]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][73]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[71]),
        .Q(\mem_reg[13][73]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][74]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][74]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[72]),
        .Q(\mem_reg[13][74]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][75]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][75]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[73]),
        .Q(\mem_reg[13][75]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][76]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][76]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[74]),
        .Q(\mem_reg[13][76]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][77]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][77]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[75]),
        .Q(\mem_reg[13][77]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][78]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][78]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[76]),
        .Q(\mem_reg[13][78]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][79]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][79]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[77]),
        .Q(\mem_reg[13][79]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][7]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][7]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[13][7]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][80]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][80]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[78]),
        .Q(\mem_reg[13][80]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][81]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][81]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[79]),
        .Q(\mem_reg[13][81]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][82]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][82]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[80]),
        .Q(\mem_reg[13][82]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][83]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][83]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[81]),
        .Q(\mem_reg[13][83]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][84]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][84]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[82]),
        .Q(\mem_reg[13][84]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][85]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][85]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[83]),
        .Q(\mem_reg[13][85]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][86]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][86]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[84]),
        .Q(\mem_reg[13][86]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][87]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][87]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[85]),
        .Q(\mem_reg[13][87]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][88]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][88]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[86]),
        .Q(\mem_reg[13][88]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][89]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][89]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[87]),
        .Q(\mem_reg[13][89]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][8]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][8]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[13][8]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][90]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][90]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[88]),
        .Q(\mem_reg[13][90]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][91]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][91]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[89]),
        .Q(\mem_reg[13][91]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][92]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][92]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[90]),
        .Q(\mem_reg[13][92]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][93]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][93]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[91]),
        .Q(\mem_reg[13][93]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][94]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][94]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[92]),
        .Q(\mem_reg[13][94]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][95]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][95]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[93]),
        .Q(\mem_reg[13][95]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][9]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][9]_srl14 
       (.A0(\dout_reg[95]_3 [0]),
        .A1(\dout_reg[95]_3 [1]),
        .A2(\dout_reg[95]_3 [2]),
        .A3(\dout_reg[95]_3 [3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[13][9]_srl14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_10 
       (.I0(\dout_reg[92]_0 [82]),
        .I1(\dout_reg[92]_0 [83]),
        .I2(\dout_reg[92]_0 [84]),
        .I3(\dout_reg[92]_0 [85]),
        .O(\mem_reg[14][0]_srl15_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(valid_length03_in),
        .I1(wreq_len[31]),
        .O(valid_length));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\mem_reg[14][0]_srl15_i_4_n_0 ),
        .I1(\mem_reg[14][0]_srl15_i_5_n_0 ),
        .I2(\dout_reg[92]_0 [68]),
        .I3(\dout_reg[92]_0 [69]),
        .I4(\dout_reg[92]_0 [70]),
        .I5(\dout_reg[92]_0 [71]),
        .O(valid_length03_in));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_4 
       (.I0(\mem_reg[14][0]_srl15_i_6_n_0 ),
        .I1(\dout_reg[92]_0 [67]),
        .I2(\dout_reg[92]_0 [66]),
        .I3(\dout_reg[92]_0 [65]),
        .I4(\dout_reg[92]_0 [64]),
        .O(\mem_reg[14][0]_srl15_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_5 
       (.I0(\dout_reg[92]_0 [76]),
        .I1(\dout_reg[92]_0 [77]),
        .I2(\mem_reg[14][0]_srl15_i_7_n_0 ),
        .I3(\mem_reg[14][0]_srl15_i_8_n_0 ),
        .I4(\mem_reg[14][0]_srl15_i_9_n_0 ),
        .I5(\mem_reg[14][0]_srl15_i_10_n_0 ),
        .O(\mem_reg[14][0]_srl15_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_6 
       (.I0(\dout_reg[92]_0 [75]),
        .I1(\dout_reg[92]_0 [74]),
        .I2(\dout_reg[92]_0 [73]),
        .I3(\dout_reg[92]_0 [72]),
        .I4(\dout_reg[92]_0 [62]),
        .I5(\dout_reg[92]_0 [63]),
        .O(\mem_reg[14][0]_srl15_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_7 
       (.I0(\dout_reg[92]_0 [86]),
        .I1(\dout_reg[92]_0 [87]),
        .I2(\dout_reg[92]_0 [88]),
        .I3(\dout_reg[92]_0 [89]),
        .O(\mem_reg[14][0]_srl15_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_8 
       (.I0(\dout_reg[92]_0 [90]),
        .I1(wreq_len[29]),
        .I2(wreq_len[31]),
        .I3(wreq_len[30]),
        .O(\mem_reg[14][0]_srl15_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_9 
       (.I0(\dout_reg[92]_0 [78]),
        .I1(\dout_reg[92]_0 [79]),
        .I2(\dout_reg[92]_0 [80]),
        .I3(\dout_reg[92]_0 [81]),
        .O(\mem_reg[14][0]_srl15_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1
       (.I0(\dout_reg[92]_0 [68]),
        .O(\dout_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_2
       (.I0(\dout_reg[92]_0 [67]),
        .O(\dout_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_3
       (.I0(\dout_reg[92]_0 [66]),
        .O(\dout_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_4
       (.I0(\dout_reg[92]_0 [65]),
        .O(\dout_reg[70]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_1
       (.I0(\dout_reg[92]_0 [72]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_2
       (.I0(\dout_reg[92]_0 [71]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_3
       (.I0(\dout_reg[92]_0 [70]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_4
       (.I0(\dout_reg[92]_0 [69]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_1
       (.I0(\dout_reg[92]_0 [76]),
        .O(\dout_reg[78]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_2
       (.I0(\dout_reg[92]_0 [75]),
        .O(\dout_reg[78]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_3
       (.I0(\dout_reg[92]_0 [74]),
        .O(\dout_reg[78]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_4
       (.I0(\dout_reg[92]_0 [73]),
        .O(\dout_reg[78]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_1
       (.I0(\dout_reg[92]_0 [80]),
        .O(\dout_reg[82]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_2
       (.I0(\dout_reg[92]_0 [79]),
        .O(\dout_reg[82]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_3
       (.I0(\dout_reg[92]_0 [78]),
        .O(\dout_reg[82]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_4
       (.I0(\dout_reg[92]_0 [77]),
        .O(\dout_reg[82]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_1
       (.I0(\dout_reg[92]_0 [84]),
        .O(\dout_reg[86]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_2
       (.I0(\dout_reg[92]_0 [83]),
        .O(\dout_reg[86]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_3
       (.I0(\dout_reg[92]_0 [82]),
        .O(\dout_reg[86]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_4
       (.I0(\dout_reg[92]_0 [81]),
        .O(\dout_reg[86]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_1
       (.I0(\dout_reg[92]_0 [88]),
        .O(\dout_reg[90]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_2
       (.I0(\dout_reg[92]_0 [87]),
        .O(\dout_reg[90]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_3
       (.I0(\dout_reg[92]_0 [86]),
        .O(\dout_reg[90]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_4
       (.I0(\dout_reg[92]_0 [85]),
        .O(\dout_reg[90]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__6_i_1
       (.I0(wreq_len[29]),
        .O(\dout_reg[93]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__6_i_2
       (.I0(\dout_reg[92]_0 [90]),
        .O(\dout_reg[93]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__6_i_3
       (.I0(\dout_reg[92]_0 [89]),
        .O(\dout_reg[93]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(\dout_reg[92]_0 [64]),
        .O(\dout_reg[66]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2
       (.I0(\dout_reg[92]_0 [63]),
        .O(\dout_reg[66]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3
       (.I0(\dout_reg[92]_0 [62]),
        .O(\dout_reg[66]_0 [0]));
  LUT6 #(
    .INIT(64'h4040FF400000FF00)) 
    tmp_valid_i_1
       (.I0(wreq_len[31]),
        .I1(wrsp_ready),
        .I2(tmp_valid_reg),
        .I3(\dout_reg[95]_2 ),
        .I4(AWREADY_Dummy),
        .I5(valid_length03_in),
        .O(\dout_reg[95]_0 ));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_srl" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_srl__parameterized0
   (full_n_reg,
    \dout_reg[0]_0 ,
    ap_rst_n_0,
    p_12_in,
    p_8_in,
    E,
    full_n_reg_0,
    D,
    \raddr_reg[1] ,
    \mOutPtr_reg[0] ,
    resp_ready__1,
    empty_n_reg,
    valid_length,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg_1,
    \tmp_addr_reg[63] ,
    wrsp_valid,
    dout_vld_reg,
    \mOutPtr_reg[4] ,
    wreq_valid,
    \tmp_addr_reg[63]_0 ,
    AWREADY_Dummy,
    last_resp,
    dout_vld_reg_0,
    dout_vld_reg_1,
    need_wrsp);
  output full_n_reg;
  output \dout_reg[0]_0 ;
  output ap_rst_n_0;
  output p_12_in;
  output p_8_in;
  output [0:0]E;
  output full_n_reg_0;
  output [2:0]D;
  output [0:0]\raddr_reg[1] ;
  output [3:0]\mOutPtr_reg[0] ;
  output resp_ready__1;
  output empty_n_reg;
  input valid_length;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg_1;
  input \tmp_addr_reg[63] ;
  input wrsp_valid;
  input dout_vld_reg;
  input [4:0]\mOutPtr_reg[4] ;
  input wreq_valid;
  input \tmp_addr_reg[63]_0 ;
  input AWREADY_Dummy;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire last_resp;
  wire [3:0]\mOutPtr_reg[0] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire need_wrsp;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire \raddr[3]_i_3__0_n_0 ;
  wire [0:0]\raddr_reg[1] ;
  wire resp_ready__1;
  wire \tmp_addr_reg[63] ;
  wire \tmp_addr_reg[63]_0 ;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'h80AA0000AAAAAAAA)) 
    \dout[0]_i_1 
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(dout_vld_reg_0),
        .I3(\dout_reg[0]_0 ),
        .I4(dout_vld_reg_1),
        .I5(wrsp_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__1
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(dout_vld_reg_0),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_1),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h70007070)) 
    empty_n_i_3__0
       (.I0(\tmp_addr_reg[63] ),
        .I1(full_n_reg),
        .I2(dout_vld_reg),
        .I3(full_n_reg_0),
        .I4(wrsp_valid),
        .O(p_8_in));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_reg_1),
        .I2(\tmp_addr_reg[63] ),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [3]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [2]));
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \mOutPtr[4]_i_1__0 
       (.I0(wrsp_valid),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg),
        .I3(full_n_reg),
        .I4(\tmp_addr_reg[63] ),
        .O(E));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [4]),
        .I3(\mOutPtr_reg[4] [1]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[4]_i_3__2 
       (.I0(dout_vld_reg_1),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_0),
        .I4(last_resp),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h75000000)) 
    \mOutPtr[4]_i_4 
       (.I0(dout_vld_reg),
        .I1(full_n_reg_0),
        .I2(wrsp_valid),
        .I3(\tmp_addr_reg[63] ),
        .I4(full_n_reg),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\tmp_addr_reg[63] ),
        .I1(wreq_valid),
        .I2(\tmp_addr_reg[63]_0 ),
        .I3(AWREADY_Dummy),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout_vld_reg),
        .I3(p_12_in),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__0 
       (.I0(Q[2]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF0F0FFFEF0F0F)) 
    \raddr[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\raddr[3]_i_3__0_n_0 ),
        .I3(Q[2]),
        .I4(p_8_in),
        .I5(Q[0]),
        .O(\raddr_reg[1] ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__0 
       (.I0(Q[3]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__0 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .O(\raddr[3]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(dout_vld_reg_1),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(resp_ready__1));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_srl" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_srl__parameterized0_9
   (last_resp,
    empty_n_reg,
    Q,
    ap_clk,
    SR,
    \could_multi_bursts.last_loop__6 ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    fifo_burst_ready,
    \dout_reg[0]_3 ,
    AWREADY_Dummy_0,
    dout_vld_reg,
    dout_vld_reg_0,
    wrsp_type,
    ursp_ready,
    dout_vld_reg_1);
  output last_resp;
  output empty_n_reg;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input \could_multi_bursts.last_loop__6 ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input fifo_burst_ready;
  input \dout_reg[0]_3 ;
  input AWREADY_Dummy_0;
  input dout_vld_reg;
  input [0:0]dout_vld_reg_0;
  input wrsp_type;
  input ursp_ready;
  input dout_vld_reg_1;

  wire AWREADY_Dummy_0;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire aw2b_info;
  wire \could_multi_bursts.last_loop__6 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire fifo_burst_ready;
  wire last_resp;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire pop;
  wire push;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h80008888AAAAAAAA)) 
    \dout[0]_i_1__0 
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_0),
        .I2(wrsp_type),
        .I3(ursp_ready),
        .I4(last_resp),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_resp),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    dout_vld_i_1__6
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_0),
        .I2(wrsp_type),
        .I3(ursp_ready),
        .I4(last_resp),
        .I5(dout_vld_reg_1),
        .O(empty_n_reg));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(aw2b_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[0]_2 ),
        .I2(fifo_burst_ready),
        .I3(\dout_reg[0]_3 ),
        .I4(AWREADY_Dummy_0),
        .O(push));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__1 
       (.I0(\could_multi_bursts.last_loop__6 ),
        .I1(\dout_reg[0]_0 ),
        .O(aw2b_info));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_srl" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_srl__parameterized2
   (ap_rst_n_0,
    E,
    D,
    p_12_in,
    \mOutPtr_reg[0] ,
    dout_vld_reg,
    in,
    \sect_len_buf_reg[7] ,
    empty_n_reg,
    WVALID_Dummy_reg,
    full_n_reg,
    ap_rst_n_1,
    ap_rst_n,
    full_n_reg_0,
    \mOutPtr_reg[4] ,
    \could_multi_bursts.next_loop ,
    Q,
    \mOutPtr_reg[4]_0 ,
    fifo_resp_ready,
    \mOutPtr_reg[4]_1 ,
    AWREADY_Dummy_0,
    dout_vld_reg_0,
    \mOutPtr_reg[4]_2 ,
    \len_cnt_reg[7] ,
    \dout_reg[5]_0 ,
    WVALID_Dummy,
    \len_cnt_reg[7]_0 ,
    WREADY_Dummy,
    \mem_reg[14][0]_srl15_i_3__0_0 ,
    \mem_reg[14][0]_srl15_i_3__0_1 ,
    WLAST_Dummy_reg,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output [0:0]E;
  output [2:0]D;
  output p_12_in;
  output [3:0]\mOutPtr_reg[0] ;
  output [0:0]dout_vld_reg;
  output [5:0]in;
  output \sect_len_buf_reg[7] ;
  output empty_n_reg;
  output WVALID_Dummy_reg;
  output [0:0]full_n_reg;
  output [0:0]ap_rst_n_1;
  input ap_rst_n;
  input full_n_reg_0;
  input \mOutPtr_reg[4] ;
  input \could_multi_bursts.next_loop ;
  input [3:0]Q;
  input \mOutPtr_reg[4]_0 ;
  input fifo_resp_ready;
  input \mOutPtr_reg[4]_1 ;
  input AWREADY_Dummy_0;
  input dout_vld_reg_0;
  input [4:0]\mOutPtr_reg[4]_2 ;
  input \len_cnt_reg[7] ;
  input [7:0]\dout_reg[5]_0 ;
  input WVALID_Dummy;
  input \len_cnt_reg[7]_0 ;
  input WREADY_Dummy;
  input [9:0]\mem_reg[14][0]_srl15_i_3__0_0 ;
  input [3:0]\mem_reg[14][0]_srl15_i_3__0_1 ;
  input WLAST_Dummy_reg;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_0;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \could_multi_bursts.next_loop ;
  wire \dout[5]_i_3_n_0 ;
  wire \dout[5]_i_4_n_0 ;
  wire \dout[5]_i_5_n_0 ;
  wire [7:0]\dout_reg[5]_0 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[3] ;
  wire \dout_reg_n_0_[4] ;
  wire \dout_reg_n_0_[5] ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire fifo_resp_ready;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire [5:0]in;
  wire \len_cnt_reg[7] ;
  wire \len_cnt_reg[7]_0 ;
  wire [3:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[4] ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg[4]_1 ;
  wire [4:0]\mOutPtr_reg[4]_2 ;
  wire [9:0]\mem_reg[14][0]_srl15_i_3__0_0 ;
  wire [3:0]\mem_reg[14][0]_srl15_i_3__0_1 ;
  wire \mem_reg[14][0]_srl15_i_4__0_n_0 ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire next_burst;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[3]_i_3__1_n_0 ;
  wire \sect_len_buf_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(\len_cnt_reg[7]_0 ),
        .I2(WREADY_Dummy),
        .I3(WLAST_Dummy_reg),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[5]_i_1 
       (.I0(next_burst),
        .I1(\len_cnt_reg[7] ),
        .I2(dout_vld_reg_0),
        .O(pop));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \dout[5]_i_2 
       (.I0(\dout_reg[5]_0 [6]),
        .I1(\dout_reg[5]_0 [7]),
        .I2(\dout[5]_i_3_n_0 ),
        .I3(\dout[5]_i_4_n_0 ),
        .I4(\dout[5]_i_5_n_0 ),
        .I5(dout_vld_reg),
        .O(next_burst));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout[5]_i_3 
       (.I0(\dout_reg[5]_0 [4]),
        .I1(\dout_reg_n_0_[4] ),
        .I2(\dout_reg[5]_0 [3]),
        .I3(\dout_reg_n_0_[3] ),
        .O(\dout[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout[5]_i_4 
       (.I0(\dout_reg[5]_0 [1]),
        .I1(\dout_reg_n_0_[1] ),
        .I2(\dout_reg[5]_0 [0]),
        .I3(\dout_reg_n_0_[0] ),
        .O(\dout[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout[5]_i_5 
       (.I0(\dout_reg[5]_0 [5]),
        .I1(\dout_reg_n_0_[5] ),
        .I2(\dout_reg[5]_0 [2]),
        .I3(\dout_reg_n_0_[2] ),
        .O(\dout[5]_i_5_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[3] ),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[4] ),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[5] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__3
       (.I0(dout_vld_reg_0),
        .I1(\len_cnt_reg[7] ),
        .I2(next_burst),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[4] ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(pop),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT4 #(
    .INIT(16'h8808)) 
    \len_cnt[7]_i_2 
       (.I0(WVALID_Dummy),
        .I1(\len_cnt_reg[7] ),
        .I2(\len_cnt_reg[7]_0 ),
        .I3(WREADY_Dummy),
        .O(dout_vld_reg));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4]_2 [0]),
        .I2(\mOutPtr_reg[4]_2 [1]),
        .O(\mOutPtr_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4]_2 [0]),
        .I2(\mOutPtr_reg[4]_2 [2]),
        .I3(\mOutPtr_reg[4]_2 [1]),
        .O(\mOutPtr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4]_2 [0]),
        .I2(\mOutPtr_reg[4]_2 [3]),
        .I3(\mOutPtr_reg[4]_2 [2]),
        .I4(\mOutPtr_reg[4]_2 [1]),
        .O(\mOutPtr_reg[0] [2]));
  LUT6 #(
    .INIT(64'h65AAAAAAAAAAAAAA)) 
    \mOutPtr[4]_i_1__6 
       (.I0(pop),
        .I1(AWREADY_Dummy_0),
        .I2(\mOutPtr_reg[4]_1 ),
        .I3(fifo_resp_ready),
        .I4(\mOutPtr_reg[4]_0 ),
        .I5(\mOutPtr_reg[4] ),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4]_2 [0]),
        .I2(\mOutPtr_reg[4]_2 [4]),
        .I3(\mOutPtr_reg[4]_2 [1]),
        .I4(\mOutPtr_reg[4]_2 [2]),
        .I5(\mOutPtr_reg[4]_2 [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\mOutPtr_reg[4] ),
        .I1(\mOutPtr_reg[4]_0 ),
        .I2(fifo_resp_ready),
        .I3(\mOutPtr_reg[4]_1 ),
        .I4(AWREADY_Dummy_0),
        .I5(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\mOutPtr_reg[4] ),
        .I1(\mOutPtr_reg[4]_0 ),
        .I2(fifo_resp_ready),
        .I3(\mOutPtr_reg[4]_1 ),
        .I4(AWREADY_Dummy_0),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\mem_reg[14][0]_srl15_i_3__0_0 [0]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[0]));
  LUT5 #(
    .INIT(32'h90090000)) 
    \mem_reg[14][0]_srl15_i_3__0 
       (.I0(\mem_reg[14][0]_srl15_i_3__0_0 [7]),
        .I1(\mem_reg[14][0]_srl15_i_3__0_1 [1]),
        .I2(\mem_reg[14][0]_srl15_i_3__0_0 [8]),
        .I3(\mem_reg[14][0]_srl15_i_3__0_1 [2]),
        .I4(\mem_reg[14][0]_srl15_i_4__0_n_0 ),
        .O(\sect_len_buf_reg[7] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_reg[14][0]_srl15_i_4__0 
       (.I0(\mem_reg[14][0]_srl15_i_3__0_1 [0]),
        .I1(\mem_reg[14][0]_srl15_i_3__0_0 [6]),
        .I2(\mem_reg[14][0]_srl15_i_3__0_1 [3]),
        .I3(\mem_reg[14][0]_srl15_i_3__0_0 [9]),
        .O(\mem_reg[14][0]_srl15_i_4__0_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3__0_0 [1]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[1]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3__0_0 [2]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[2]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][3]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3__0_0 [3]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[3]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][4]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3__0_0 [4]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[4]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][5]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3__0_0 [5]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout_vld_reg_0),
        .I3(p_12_in),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__1 
       (.I0(Q[2]),
        .I1(dout_vld_reg_0),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0FEF0F)) 
    \raddr[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\raddr[3]_i_3__1_n_0 ),
        .I3(p_8_in),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(E));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__1 
       (.I0(Q[3]),
        .I1(dout_vld_reg_0),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \raddr[3]_i_3__1 
       (.I0(pop),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[4] ),
        .I3(dout_vld_reg_0),
        .O(\raddr[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7FFF7F00000000)) 
    \raddr[3]_i_4 
       (.I0(\mOutPtr_reg[4] ),
        .I1(\mOutPtr_reg[4]_0 ),
        .I2(fifo_resp_ready),
        .I3(\mOutPtr_reg[4]_1 ),
        .I4(AWREADY_Dummy_0),
        .I5(pop),
        .O(p_8_in));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_srl" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_srl__parameterized3
   (SR,
    \dout_reg[69]_0 ,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    ap_rst_n,
    \dout_reg[69]_1 ,
    rs_req_ready,
    req_en__0,
    \dout_reg[69]_2 ,
    in,
    Q,
    ap_clk);
  output [0:0]SR;
  output [67:0]\dout_reg[69]_0 ;
  input \dout_reg[2]_0 ;
  input \dout_reg[2]_1 ;
  input ap_rst_n;
  input \dout_reg[69]_1 ;
  input rs_req_ready;
  input req_en__0;
  input \dout_reg[69]_2 ;
  input [67:0]in;
  input [3:0]Q;
  input ap_clk;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire [67:0]\dout_reg[69]_0 ;
  wire \dout_reg[69]_1 ;
  wire \dout_reg[69]_2 ;
  wire [67:0]in;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][37]_srl15_n_0 ;
  wire \mem_reg[14][38]_srl15_n_0 ;
  wire \mem_reg[14][39]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][40]_srl15_n_0 ;
  wire \mem_reg[14][41]_srl15_n_0 ;
  wire \mem_reg[14][42]_srl15_n_0 ;
  wire \mem_reg[14][43]_srl15_n_0 ;
  wire \mem_reg[14][44]_srl15_n_0 ;
  wire \mem_reg[14][45]_srl15_n_0 ;
  wire \mem_reg[14][46]_srl15_n_0 ;
  wire \mem_reg[14][47]_srl15_n_0 ;
  wire \mem_reg[14][48]_srl15_n_0 ;
  wire \mem_reg[14][49]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][50]_srl15_n_0 ;
  wire \mem_reg[14][51]_srl15_n_0 ;
  wire \mem_reg[14][52]_srl15_n_0 ;
  wire \mem_reg[14][53]_srl15_n_0 ;
  wire \mem_reg[14][54]_srl15_n_0 ;
  wire \mem_reg[14][55]_srl15_n_0 ;
  wire \mem_reg[14][56]_srl15_n_0 ;
  wire \mem_reg[14][57]_srl15_n_0 ;
  wire \mem_reg[14][58]_srl15_n_0 ;
  wire \mem_reg[14][59]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][60]_srl15_n_0 ;
  wire \mem_reg[14][61]_srl15_n_0 ;
  wire \mem_reg[14][62]_srl15_n_0 ;
  wire \mem_reg[14][63]_srl15_n_0 ;
  wire \mem_reg[14][64]_srl15_n_0 ;
  wire \mem_reg[14][65]_srl15_n_0 ;
  wire \mem_reg[14][66]_srl15_n_0 ;
  wire \mem_reg[14][67]_srl15_n_0 ;
  wire \mem_reg[14][68]_srl15_n_0 ;
  wire \mem_reg[14][69]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire rs_req_ready;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT4 #(
    .INIT(16'hD500)) 
    \dout[69]_i_1 
       (.I0(\dout_reg[69]_1 ),
        .I1(rs_req_ready),
        .I2(req_en__0),
        .I3(\dout_reg[69]_2 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [33]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [34]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [35]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [36]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [37]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [1]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [38]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [39]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [40]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [41]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [42]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [43]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [44]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [45]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [46]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [47]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [2]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [48]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [49]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [50]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [51]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [52]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [53]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [54]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [55]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [56]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [57]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [3]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [58]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [59]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [60]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [62]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [63]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [64]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [65]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][68]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [66]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][69]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [67]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [7]),
        .R(SR));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1__0 
       (.I0(\dout_reg[2]_0 ),
        .I1(\dout_reg[2]_1 ),
        .O(push));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][64]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][65]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][66]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[14][67]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][68]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][68]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[14][68]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][69]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][69]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\mem_reg[14][69]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_srl" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_srl__parameterized4
   (req_en__0,
    \dout_reg[36]_0 ,
    \last_cnt_reg[5] ,
    E,
    \last_cnt_reg[1] ,
    dout_vld_reg,
    dout_vld_reg_0,
    m_axi_gmem0_WREADY,
    fifo_valid,
    flying_req_reg,
    Q,
    \dout_reg[36]_1 ,
    in,
    \last_cnt_reg[0] ,
    \last_cnt_reg[0]_0 ,
    req_fifo_valid,
    rs_req_ready,
    \dout_reg[36]_2 ,
    ap_clk,
    \dout_reg[36]_3 );
  output req_en__0;
  output [36:0]\dout_reg[36]_0 ;
  output \last_cnt_reg[5] ;
  output [0:0]E;
  output [0:0]\last_cnt_reg[1] ;
  output dout_vld_reg;
  output [0:0]dout_vld_reg_0;
  input m_axi_gmem0_WREADY;
  input fifo_valid;
  input flying_req_reg;
  input [6:0]Q;
  input \dout_reg[36]_1 ;
  input [36:0]in;
  input \last_cnt_reg[0] ;
  input \last_cnt_reg[0]_0 ;
  input req_fifo_valid;
  input rs_req_ready;
  input [5:0]\dout_reg[36]_2 ;
  input ap_clk;
  input \dout_reg[36]_3 ;

  wire [0:0]E;
  wire [6:0]Q;
  wire ap_clk;
  wire [36:0]\dout_reg[36]_0 ;
  wire \dout_reg[36]_1 ;
  wire [5:0]\dout_reg[36]_2 ;
  wire \dout_reg[36]_3 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire [36:0]in;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[0]_0 ;
  wire [0:0]\last_cnt_reg[1] ;
  wire \last_cnt_reg[5] ;
  wire m_axi_gmem0_WREADY;
  wire \mem_reg[62][0]_mux_n_0 ;
  wire \mem_reg[62][0]_srl32__0_n_0 ;
  wire \mem_reg[62][0]_srl32_n_0 ;
  wire \mem_reg[62][0]_srl32_n_1 ;
  wire \mem_reg[62][10]_mux_n_0 ;
  wire \mem_reg[62][10]_srl32__0_n_0 ;
  wire \mem_reg[62][10]_srl32_n_0 ;
  wire \mem_reg[62][10]_srl32_n_1 ;
  wire \mem_reg[62][11]_mux_n_0 ;
  wire \mem_reg[62][11]_srl32__0_n_0 ;
  wire \mem_reg[62][11]_srl32_n_0 ;
  wire \mem_reg[62][11]_srl32_n_1 ;
  wire \mem_reg[62][12]_mux_n_0 ;
  wire \mem_reg[62][12]_srl32__0_n_0 ;
  wire \mem_reg[62][12]_srl32_n_0 ;
  wire \mem_reg[62][12]_srl32_n_1 ;
  wire \mem_reg[62][13]_mux_n_0 ;
  wire \mem_reg[62][13]_srl32__0_n_0 ;
  wire \mem_reg[62][13]_srl32_n_0 ;
  wire \mem_reg[62][13]_srl32_n_1 ;
  wire \mem_reg[62][14]_mux_n_0 ;
  wire \mem_reg[62][14]_srl32__0_n_0 ;
  wire \mem_reg[62][14]_srl32_n_0 ;
  wire \mem_reg[62][14]_srl32_n_1 ;
  wire \mem_reg[62][15]_mux_n_0 ;
  wire \mem_reg[62][15]_srl32__0_n_0 ;
  wire \mem_reg[62][15]_srl32_n_0 ;
  wire \mem_reg[62][15]_srl32_n_1 ;
  wire \mem_reg[62][16]_mux_n_0 ;
  wire \mem_reg[62][16]_srl32__0_n_0 ;
  wire \mem_reg[62][16]_srl32_n_0 ;
  wire \mem_reg[62][16]_srl32_n_1 ;
  wire \mem_reg[62][17]_mux_n_0 ;
  wire \mem_reg[62][17]_srl32__0_n_0 ;
  wire \mem_reg[62][17]_srl32_n_0 ;
  wire \mem_reg[62][17]_srl32_n_1 ;
  wire \mem_reg[62][18]_mux_n_0 ;
  wire \mem_reg[62][18]_srl32__0_n_0 ;
  wire \mem_reg[62][18]_srl32_n_0 ;
  wire \mem_reg[62][18]_srl32_n_1 ;
  wire \mem_reg[62][19]_mux_n_0 ;
  wire \mem_reg[62][19]_srl32__0_n_0 ;
  wire \mem_reg[62][19]_srl32_n_0 ;
  wire \mem_reg[62][19]_srl32_n_1 ;
  wire \mem_reg[62][1]_mux_n_0 ;
  wire \mem_reg[62][1]_srl32__0_n_0 ;
  wire \mem_reg[62][1]_srl32_n_0 ;
  wire \mem_reg[62][1]_srl32_n_1 ;
  wire \mem_reg[62][20]_mux_n_0 ;
  wire \mem_reg[62][20]_srl32__0_n_0 ;
  wire \mem_reg[62][20]_srl32_n_0 ;
  wire \mem_reg[62][20]_srl32_n_1 ;
  wire \mem_reg[62][21]_mux_n_0 ;
  wire \mem_reg[62][21]_srl32__0_n_0 ;
  wire \mem_reg[62][21]_srl32_n_0 ;
  wire \mem_reg[62][21]_srl32_n_1 ;
  wire \mem_reg[62][22]_mux_n_0 ;
  wire \mem_reg[62][22]_srl32__0_n_0 ;
  wire \mem_reg[62][22]_srl32_n_0 ;
  wire \mem_reg[62][22]_srl32_n_1 ;
  wire \mem_reg[62][23]_mux_n_0 ;
  wire \mem_reg[62][23]_srl32__0_n_0 ;
  wire \mem_reg[62][23]_srl32_n_0 ;
  wire \mem_reg[62][23]_srl32_n_1 ;
  wire \mem_reg[62][24]_mux_n_0 ;
  wire \mem_reg[62][24]_srl32__0_n_0 ;
  wire \mem_reg[62][24]_srl32_n_0 ;
  wire \mem_reg[62][24]_srl32_n_1 ;
  wire \mem_reg[62][25]_mux_n_0 ;
  wire \mem_reg[62][25]_srl32__0_n_0 ;
  wire \mem_reg[62][25]_srl32_n_0 ;
  wire \mem_reg[62][25]_srl32_n_1 ;
  wire \mem_reg[62][26]_mux_n_0 ;
  wire \mem_reg[62][26]_srl32__0_n_0 ;
  wire \mem_reg[62][26]_srl32_n_0 ;
  wire \mem_reg[62][26]_srl32_n_1 ;
  wire \mem_reg[62][27]_mux_n_0 ;
  wire \mem_reg[62][27]_srl32__0_n_0 ;
  wire \mem_reg[62][27]_srl32_n_0 ;
  wire \mem_reg[62][27]_srl32_n_1 ;
  wire \mem_reg[62][28]_mux_n_0 ;
  wire \mem_reg[62][28]_srl32__0_n_0 ;
  wire \mem_reg[62][28]_srl32_n_0 ;
  wire \mem_reg[62][28]_srl32_n_1 ;
  wire \mem_reg[62][29]_mux_n_0 ;
  wire \mem_reg[62][29]_srl32__0_n_0 ;
  wire \mem_reg[62][29]_srl32_n_0 ;
  wire \mem_reg[62][29]_srl32_n_1 ;
  wire \mem_reg[62][2]_mux_n_0 ;
  wire \mem_reg[62][2]_srl32__0_n_0 ;
  wire \mem_reg[62][2]_srl32_n_0 ;
  wire \mem_reg[62][2]_srl32_n_1 ;
  wire \mem_reg[62][30]_mux_n_0 ;
  wire \mem_reg[62][30]_srl32__0_n_0 ;
  wire \mem_reg[62][30]_srl32_n_0 ;
  wire \mem_reg[62][30]_srl32_n_1 ;
  wire \mem_reg[62][31]_mux_n_0 ;
  wire \mem_reg[62][31]_srl32__0_n_0 ;
  wire \mem_reg[62][31]_srl32_n_0 ;
  wire \mem_reg[62][31]_srl32_n_1 ;
  wire \mem_reg[62][32]_mux_n_0 ;
  wire \mem_reg[62][32]_srl32__0_n_0 ;
  wire \mem_reg[62][32]_srl32_n_0 ;
  wire \mem_reg[62][32]_srl32_n_1 ;
  wire \mem_reg[62][33]_mux_n_0 ;
  wire \mem_reg[62][33]_srl32__0_n_0 ;
  wire \mem_reg[62][33]_srl32_n_0 ;
  wire \mem_reg[62][33]_srl32_n_1 ;
  wire \mem_reg[62][34]_mux_n_0 ;
  wire \mem_reg[62][34]_srl32__0_n_0 ;
  wire \mem_reg[62][34]_srl32_n_0 ;
  wire \mem_reg[62][34]_srl32_n_1 ;
  wire \mem_reg[62][35]_mux_n_0 ;
  wire \mem_reg[62][35]_srl32__0_n_0 ;
  wire \mem_reg[62][35]_srl32_n_0 ;
  wire \mem_reg[62][35]_srl32_n_1 ;
  wire \mem_reg[62][36]_mux_n_0 ;
  wire \mem_reg[62][36]_srl32__0_n_0 ;
  wire \mem_reg[62][36]_srl32_n_0 ;
  wire \mem_reg[62][36]_srl32_n_1 ;
  wire \mem_reg[62][3]_mux_n_0 ;
  wire \mem_reg[62][3]_srl32__0_n_0 ;
  wire \mem_reg[62][3]_srl32_n_0 ;
  wire \mem_reg[62][3]_srl32_n_1 ;
  wire \mem_reg[62][4]_mux_n_0 ;
  wire \mem_reg[62][4]_srl32__0_n_0 ;
  wire \mem_reg[62][4]_srl32_n_0 ;
  wire \mem_reg[62][4]_srl32_n_1 ;
  wire \mem_reg[62][5]_mux_n_0 ;
  wire \mem_reg[62][5]_srl32__0_n_0 ;
  wire \mem_reg[62][5]_srl32_n_0 ;
  wire \mem_reg[62][5]_srl32_n_1 ;
  wire \mem_reg[62][6]_mux_n_0 ;
  wire \mem_reg[62][6]_srl32__0_n_0 ;
  wire \mem_reg[62][6]_srl32_n_0 ;
  wire \mem_reg[62][6]_srl32_n_1 ;
  wire \mem_reg[62][7]_mux_n_0 ;
  wire \mem_reg[62][7]_srl32__0_n_0 ;
  wire \mem_reg[62][7]_srl32_n_0 ;
  wire \mem_reg[62][7]_srl32_n_1 ;
  wire \mem_reg[62][8]_mux_n_0 ;
  wire \mem_reg[62][8]_srl32__0_n_0 ;
  wire \mem_reg[62][8]_srl32_n_0 ;
  wire \mem_reg[62][8]_srl32_n_1 ;
  wire \mem_reg[62][9]_mux_n_0 ;
  wire \mem_reg[62][9]_srl32__0_n_0 ;
  wire \mem_reg[62][9]_srl32_n_0 ;
  wire \mem_reg[62][9]_srl32_n_1 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire \NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][10]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][11]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][12]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][13]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][14]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][15]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][16]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][17]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][18]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][19]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][20]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][21]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][22]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][23]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][24]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][25]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][26]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][27]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][28]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][29]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][30]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][31]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][32]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][33]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][34]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][35]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][36]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][9]_srl32__0_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[69]_i_1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h80808000AAAAAAAA)) 
    \dout[31]_i_1 
       (.I0(\dout_reg[36]_1 ),
        .I1(m_axi_gmem0_WREADY),
        .I2(flying_req_reg),
        .I3(Q[0]),
        .I4(\last_cnt_reg[5] ),
        .I5(fifo_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][0]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [0]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][10]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [10]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][11]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [11]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][12]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [12]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][13]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [13]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][14]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [14]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][15]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [15]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][16]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [16]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][17]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [17]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][18]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [18]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][19]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [19]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][1]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [1]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][20]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [20]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][21]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [21]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][22]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [22]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][23]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [23]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][24]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [24]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][25]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [25]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][26]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [26]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][27]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [27]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][28]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [28]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][29]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [29]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][2]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [2]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][30]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [30]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][31]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [31]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][32]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [32]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][33]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [33]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][34]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [34]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][35]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [35]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][36]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [36]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][3]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [3]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][4]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [4]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][5]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [5]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][6]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [6]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][7]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [7]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][8]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [8]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][9]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [9]),
        .R(\dout_reg[36]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg),
        .O(dout_vld_reg));
  LUT4 #(
    .INIT(16'h7F80)) 
    \last_cnt[6]_i_1 
       (.I0(in[36]),
        .I1(\last_cnt_reg[0] ),
        .I2(\last_cnt_reg[0]_0 ),
        .I3(p_8_in),
        .O(E));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \last_cnt[6]_i_2 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(m_axi_gmem0_WREADY),
        .I3(flying_req_reg),
        .I4(Q[0]),
        .I5(\last_cnt_reg[5] ),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    m_axi_gmem0_WVALID_INST_0_i_1
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\last_cnt_reg[5] ));
  MUXF7 \mem_reg[62][0]_mux 
       (.I0(\mem_reg[62][0]_srl32_n_0 ),
        .I1(\mem_reg[62][0]_srl32__0_n_0 ),
        .O(\mem_reg[62][0]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][0]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[62][0]_srl32_n_0 ),
        .Q31(\mem_reg[62][0]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][0]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][0]_srl32_n_1 ),
        .Q(\mem_reg[62][0]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[62][0]_srl32_i_1 
       (.I0(\last_cnt_reg[0]_0 ),
        .I1(\last_cnt_reg[0] ),
        .O(push));
  MUXF7 \mem_reg[62][10]_mux 
       (.I0(\mem_reg[62][10]_srl32_n_0 ),
        .I1(\mem_reg[62][10]_srl32__0_n_0 ),
        .O(\mem_reg[62][10]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][10]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[62][10]_srl32_n_0 ),
        .Q31(\mem_reg[62][10]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][10]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][10]_srl32_n_1 ),
        .Q(\mem_reg[62][10]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][10]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][11]_mux 
       (.I0(\mem_reg[62][11]_srl32_n_0 ),
        .I1(\mem_reg[62][11]_srl32__0_n_0 ),
        .O(\mem_reg[62][11]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][11]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[62][11]_srl32_n_0 ),
        .Q31(\mem_reg[62][11]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][11]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][11]_srl32_n_1 ),
        .Q(\mem_reg[62][11]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][11]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][12]_mux 
       (.I0(\mem_reg[62][12]_srl32_n_0 ),
        .I1(\mem_reg[62][12]_srl32__0_n_0 ),
        .O(\mem_reg[62][12]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][12]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[62][12]_srl32_n_0 ),
        .Q31(\mem_reg[62][12]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][12]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][12]_srl32_n_1 ),
        .Q(\mem_reg[62][12]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][12]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][13]_mux 
       (.I0(\mem_reg[62][13]_srl32_n_0 ),
        .I1(\mem_reg[62][13]_srl32__0_n_0 ),
        .O(\mem_reg[62][13]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][13]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[62][13]_srl32_n_0 ),
        .Q31(\mem_reg[62][13]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][13]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][13]_srl32_n_1 ),
        .Q(\mem_reg[62][13]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][13]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][14]_mux 
       (.I0(\mem_reg[62][14]_srl32_n_0 ),
        .I1(\mem_reg[62][14]_srl32__0_n_0 ),
        .O(\mem_reg[62][14]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][14]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[62][14]_srl32_n_0 ),
        .Q31(\mem_reg[62][14]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][14]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][14]_srl32_n_1 ),
        .Q(\mem_reg[62][14]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][14]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][15]_mux 
       (.I0(\mem_reg[62][15]_srl32_n_0 ),
        .I1(\mem_reg[62][15]_srl32__0_n_0 ),
        .O(\mem_reg[62][15]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][15]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[62][15]_srl32_n_0 ),
        .Q31(\mem_reg[62][15]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][15]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][15]_srl32_n_1 ),
        .Q(\mem_reg[62][15]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][15]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][16]_mux 
       (.I0(\mem_reg[62][16]_srl32_n_0 ),
        .I1(\mem_reg[62][16]_srl32__0_n_0 ),
        .O(\mem_reg[62][16]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][16]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[62][16]_srl32_n_0 ),
        .Q31(\mem_reg[62][16]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][16]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][16]_srl32_n_1 ),
        .Q(\mem_reg[62][16]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][16]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][17]_mux 
       (.I0(\mem_reg[62][17]_srl32_n_0 ),
        .I1(\mem_reg[62][17]_srl32__0_n_0 ),
        .O(\mem_reg[62][17]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][17]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[62][17]_srl32_n_0 ),
        .Q31(\mem_reg[62][17]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][17]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][17]_srl32_n_1 ),
        .Q(\mem_reg[62][17]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][17]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][18]_mux 
       (.I0(\mem_reg[62][18]_srl32_n_0 ),
        .I1(\mem_reg[62][18]_srl32__0_n_0 ),
        .O(\mem_reg[62][18]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][18]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[62][18]_srl32_n_0 ),
        .Q31(\mem_reg[62][18]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][18]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][18]_srl32_n_1 ),
        .Q(\mem_reg[62][18]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][18]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][19]_mux 
       (.I0(\mem_reg[62][19]_srl32_n_0 ),
        .I1(\mem_reg[62][19]_srl32__0_n_0 ),
        .O(\mem_reg[62][19]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][19]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[62][19]_srl32_n_0 ),
        .Q31(\mem_reg[62][19]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][19]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][19]_srl32_n_1 ),
        .Q(\mem_reg[62][19]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][19]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][1]_mux 
       (.I0(\mem_reg[62][1]_srl32_n_0 ),
        .I1(\mem_reg[62][1]_srl32__0_n_0 ),
        .O(\mem_reg[62][1]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][1]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[62][1]_srl32_n_0 ),
        .Q31(\mem_reg[62][1]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][1]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][1]_srl32_n_1 ),
        .Q(\mem_reg[62][1]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][20]_mux 
       (.I0(\mem_reg[62][20]_srl32_n_0 ),
        .I1(\mem_reg[62][20]_srl32__0_n_0 ),
        .O(\mem_reg[62][20]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][20]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[62][20]_srl32_n_0 ),
        .Q31(\mem_reg[62][20]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][20]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][20]_srl32_n_1 ),
        .Q(\mem_reg[62][20]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][20]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][21]_mux 
       (.I0(\mem_reg[62][21]_srl32_n_0 ),
        .I1(\mem_reg[62][21]_srl32__0_n_0 ),
        .O(\mem_reg[62][21]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][21]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[62][21]_srl32_n_0 ),
        .Q31(\mem_reg[62][21]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][21]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][21]_srl32_n_1 ),
        .Q(\mem_reg[62][21]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][21]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][22]_mux 
       (.I0(\mem_reg[62][22]_srl32_n_0 ),
        .I1(\mem_reg[62][22]_srl32__0_n_0 ),
        .O(\mem_reg[62][22]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][22]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[62][22]_srl32_n_0 ),
        .Q31(\mem_reg[62][22]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][22]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][22]_srl32_n_1 ),
        .Q(\mem_reg[62][22]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][22]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][23]_mux 
       (.I0(\mem_reg[62][23]_srl32_n_0 ),
        .I1(\mem_reg[62][23]_srl32__0_n_0 ),
        .O(\mem_reg[62][23]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][23]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[62][23]_srl32_n_0 ),
        .Q31(\mem_reg[62][23]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][23]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][23]_srl32_n_1 ),
        .Q(\mem_reg[62][23]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][23]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][24]_mux 
       (.I0(\mem_reg[62][24]_srl32_n_0 ),
        .I1(\mem_reg[62][24]_srl32__0_n_0 ),
        .O(\mem_reg[62][24]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][24]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[62][24]_srl32_n_0 ),
        .Q31(\mem_reg[62][24]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][24]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][24]_srl32_n_1 ),
        .Q(\mem_reg[62][24]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][24]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][25]_mux 
       (.I0(\mem_reg[62][25]_srl32_n_0 ),
        .I1(\mem_reg[62][25]_srl32__0_n_0 ),
        .O(\mem_reg[62][25]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][25]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[62][25]_srl32_n_0 ),
        .Q31(\mem_reg[62][25]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][25]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][25]_srl32_n_1 ),
        .Q(\mem_reg[62][25]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][25]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][26]_mux 
       (.I0(\mem_reg[62][26]_srl32_n_0 ),
        .I1(\mem_reg[62][26]_srl32__0_n_0 ),
        .O(\mem_reg[62][26]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][26]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[62][26]_srl32_n_0 ),
        .Q31(\mem_reg[62][26]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][26]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][26]_srl32_n_1 ),
        .Q(\mem_reg[62][26]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][26]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][27]_mux 
       (.I0(\mem_reg[62][27]_srl32_n_0 ),
        .I1(\mem_reg[62][27]_srl32__0_n_0 ),
        .O(\mem_reg[62][27]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][27]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[62][27]_srl32_n_0 ),
        .Q31(\mem_reg[62][27]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][27]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][27]_srl32_n_1 ),
        .Q(\mem_reg[62][27]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][27]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][28]_mux 
       (.I0(\mem_reg[62][28]_srl32_n_0 ),
        .I1(\mem_reg[62][28]_srl32__0_n_0 ),
        .O(\mem_reg[62][28]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][28]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[62][28]_srl32_n_0 ),
        .Q31(\mem_reg[62][28]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][28]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][28]_srl32_n_1 ),
        .Q(\mem_reg[62][28]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][28]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][29]_mux 
       (.I0(\mem_reg[62][29]_srl32_n_0 ),
        .I1(\mem_reg[62][29]_srl32__0_n_0 ),
        .O(\mem_reg[62][29]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][29]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[62][29]_srl32_n_0 ),
        .Q31(\mem_reg[62][29]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][29]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][29]_srl32_n_1 ),
        .Q(\mem_reg[62][29]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][29]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][2]_mux 
       (.I0(\mem_reg[62][2]_srl32_n_0 ),
        .I1(\mem_reg[62][2]_srl32__0_n_0 ),
        .O(\mem_reg[62][2]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][2]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[62][2]_srl32_n_0 ),
        .Q31(\mem_reg[62][2]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][2]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][2]_srl32_n_1 ),
        .Q(\mem_reg[62][2]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][30]_mux 
       (.I0(\mem_reg[62][30]_srl32_n_0 ),
        .I1(\mem_reg[62][30]_srl32__0_n_0 ),
        .O(\mem_reg[62][30]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][30]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[62][30]_srl32_n_0 ),
        .Q31(\mem_reg[62][30]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][30]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][30]_srl32_n_1 ),
        .Q(\mem_reg[62][30]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][30]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][31]_mux 
       (.I0(\mem_reg[62][31]_srl32_n_0 ),
        .I1(\mem_reg[62][31]_srl32__0_n_0 ),
        .O(\mem_reg[62][31]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][31]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[62][31]_srl32_n_0 ),
        .Q31(\mem_reg[62][31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][31]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][31]_srl32_n_1 ),
        .Q(\mem_reg[62][31]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][31]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][32]_mux 
       (.I0(\mem_reg[62][32]_srl32_n_0 ),
        .I1(\mem_reg[62][32]_srl32__0_n_0 ),
        .O(\mem_reg[62][32]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][32]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[62][32]_srl32_n_0 ),
        .Q31(\mem_reg[62][32]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][32]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][32]_srl32_n_1 ),
        .Q(\mem_reg[62][32]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][32]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][33]_mux 
       (.I0(\mem_reg[62][33]_srl32_n_0 ),
        .I1(\mem_reg[62][33]_srl32__0_n_0 ),
        .O(\mem_reg[62][33]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][33]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[62][33]_srl32_n_0 ),
        .Q31(\mem_reg[62][33]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][33]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][33]_srl32_n_1 ),
        .Q(\mem_reg[62][33]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][33]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][34]_mux 
       (.I0(\mem_reg[62][34]_srl32_n_0 ),
        .I1(\mem_reg[62][34]_srl32__0_n_0 ),
        .O(\mem_reg[62][34]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][34]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[62][34]_srl32_n_0 ),
        .Q31(\mem_reg[62][34]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][34]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][34]_srl32_n_1 ),
        .Q(\mem_reg[62][34]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][34]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][35]_mux 
       (.I0(\mem_reg[62][35]_srl32_n_0 ),
        .I1(\mem_reg[62][35]_srl32__0_n_0 ),
        .O(\mem_reg[62][35]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][35]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[62][35]_srl32_n_0 ),
        .Q31(\mem_reg[62][35]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][35]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][35]_srl32_n_1 ),
        .Q(\mem_reg[62][35]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][35]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][36]_mux 
       (.I0(\mem_reg[62][36]_srl32_n_0 ),
        .I1(\mem_reg[62][36]_srl32__0_n_0 ),
        .O(\mem_reg[62][36]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][36]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[62][36]_srl32_n_0 ),
        .Q31(\mem_reg[62][36]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][36]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][36]_srl32_n_1 ),
        .Q(\mem_reg[62][36]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][36]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][3]_mux 
       (.I0(\mem_reg[62][3]_srl32_n_0 ),
        .I1(\mem_reg[62][3]_srl32__0_n_0 ),
        .O(\mem_reg[62][3]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][3]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[62][3]_srl32_n_0 ),
        .Q31(\mem_reg[62][3]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][3]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][3]_srl32_n_1 ),
        .Q(\mem_reg[62][3]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][4]_mux 
       (.I0(\mem_reg[62][4]_srl32_n_0 ),
        .I1(\mem_reg[62][4]_srl32__0_n_0 ),
        .O(\mem_reg[62][4]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][4]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[62][4]_srl32_n_0 ),
        .Q31(\mem_reg[62][4]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][4]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][4]_srl32_n_1 ),
        .Q(\mem_reg[62][4]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][5]_mux 
       (.I0(\mem_reg[62][5]_srl32_n_0 ),
        .I1(\mem_reg[62][5]_srl32__0_n_0 ),
        .O(\mem_reg[62][5]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][5]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[62][5]_srl32_n_0 ),
        .Q31(\mem_reg[62][5]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][5]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][5]_srl32_n_1 ),
        .Q(\mem_reg[62][5]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][6]_mux 
       (.I0(\mem_reg[62][6]_srl32_n_0 ),
        .I1(\mem_reg[62][6]_srl32__0_n_0 ),
        .O(\mem_reg[62][6]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][6]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[62][6]_srl32_n_0 ),
        .Q31(\mem_reg[62][6]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][6]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][6]_srl32_n_1 ),
        .Q(\mem_reg[62][6]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][7]_mux 
       (.I0(\mem_reg[62][7]_srl32_n_0 ),
        .I1(\mem_reg[62][7]_srl32__0_n_0 ),
        .O(\mem_reg[62][7]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][7]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[62][7]_srl32_n_0 ),
        .Q31(\mem_reg[62][7]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][7]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][7]_srl32_n_1 ),
        .Q(\mem_reg[62][7]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][8]_mux 
       (.I0(\mem_reg[62][8]_srl32_n_0 ),
        .I1(\mem_reg[62][8]_srl32__0_n_0 ),
        .O(\mem_reg[62][8]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][8]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[62][8]_srl32_n_0 ),
        .Q31(\mem_reg[62][8]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][8]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][8]_srl32_n_1 ),
        .Q(\mem_reg[62][8]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][9]_mux 
       (.I0(\mem_reg[62][9]_srl32_n_0 ),
        .I1(\mem_reg[62][9]_srl32__0_n_0 ),
        .O(\mem_reg[62][9]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][9]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[62][9]_srl32_n_0 ),
        .Q31(\mem_reg[62][9]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][9]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][9]_srl32_n_1 ),
        .Q(\mem_reg[62][9]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][9]_srl32__0_Q31_UNCONNECTED ));
  LUT5 #(
    .INIT(32'h65555555)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0]_0 ),
        .I3(\last_cnt_reg[0] ),
        .I4(in[36]),
        .O(\last_cnt_reg[1] ));
  LUT6 #(
    .INIT(64'h80FF00FF80FF0000)) 
    \state[0]_i_2 
       (.I0(m_axi_gmem0_WREADY),
        .I1(\dout_reg[36]_0 [36]),
        .I2(fifo_valid),
        .I3(flying_req_reg),
        .I4(\last_cnt_reg[5] ),
        .I5(Q[0]),
        .O(req_en__0));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_store" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_store
   (wrsp_type,
    full_n_reg,
    WVALID_Dummy,
    gmem0_WREADY,
    dout_vld_reg,
    ursp_ready,
    AWVALID_Dummy,
    E,
    resp_ready__1,
    full_n_reg_0,
    dout_vld_reg_0,
    full_n_reg_1,
    empty_n_reg,
    D,
    dout,
    ap_clk,
    SR,
    dout_vld_reg_1,
    ap_rst_n,
    full_n_reg_2,
    \raddr_reg_reg[5] ,
    Q,
    AWREADY_Dummy,
    mOutPtr18_out,
    p_0_in,
    last_resp,
    dout_vld_reg_2,
    need_wrsp,
    ap_enable_reg_pp0_iter2,
    in,
    \mOutPtr_reg[0] ,
    WEBWE,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2);
  output wrsp_type;
  output full_n_reg;
  output WVALID_Dummy;
  output gmem0_WREADY;
  output dout_vld_reg;
  output ursp_ready;
  output AWVALID_Dummy;
  output [0:0]E;
  output resp_ready__1;
  output full_n_reg_0;
  output dout_vld_reg_0;
  output full_n_reg_1;
  output empty_n_reg;
  output [91:0]D;
  output [35:0]dout;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_1;
  input ap_rst_n;
  input full_n_reg_2;
  input \raddr_reg_reg[5] ;
  input [1:0]Q;
  input AWREADY_Dummy;
  input mOutPtr18_out;
  input [0:0]p_0_in;
  input last_resp;
  input [0:0]dout_vld_reg_2;
  input need_wrsp;
  input ap_enable_reg_pp0_iter2;
  input [93:0]in;
  input [0:0]\mOutPtr_reg[0] ;
  input [0:0]WEBWE;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [31:0]mem_reg_2;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [91:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n;
  wire [35:0]dout;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [0:0]dout_vld_reg_2;
  wire empty_n_reg;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_117;
  wire fifo_wreq_n_118;
  wire fifo_wreq_n_119;
  wire fifo_wreq_n_120;
  wire fifo_wreq_n_121;
  wire fifo_wreq_n_122;
  wire fifo_wreq_n_123;
  wire fifo_wreq_n_125;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire gmem0_WREADY;
  wire [93:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire [0:0]\mOutPtr_reg[0] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [31:0]mem_reg_2;
  wire need_wrsp;
  wire next_wreq;
  wire [0:0]p_0_in;
  wire push__0;
  wire \raddr_reg_reg[5] ;
  wire resp_ready__1;
  wire [31:2]tmp_len0;
  wire tmp_len0_carry__0_n_0;
  wire tmp_len0_carry__0_n_1;
  wire tmp_len0_carry__0_n_2;
  wire tmp_len0_carry__0_n_3;
  wire tmp_len0_carry__1_n_0;
  wire tmp_len0_carry__1_n_1;
  wire tmp_len0_carry__1_n_2;
  wire tmp_len0_carry__1_n_3;
  wire tmp_len0_carry__2_n_0;
  wire tmp_len0_carry__2_n_1;
  wire tmp_len0_carry__2_n_2;
  wire tmp_len0_carry__2_n_3;
  wire tmp_len0_carry__3_n_0;
  wire tmp_len0_carry__3_n_1;
  wire tmp_len0_carry__3_n_2;
  wire tmp_len0_carry__3_n_3;
  wire tmp_len0_carry__4_n_0;
  wire tmp_len0_carry__4_n_1;
  wire tmp_len0_carry__4_n_2;
  wire tmp_len0_carry__4_n_3;
  wire tmp_len0_carry__5_n_0;
  wire tmp_len0_carry__5_n_1;
  wire tmp_len0_carry__5_n_2;
  wire tmp_len0_carry__5_n_3;
  wire tmp_len0_carry__6_n_2;
  wire tmp_len0_carry__6_n_3;
  wire tmp_len0_carry_n_0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire ursp_ready;
  wire valid_length;
  wire [28:0]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire [0:0]NLW_tmp_len0_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_len0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_len0_carry__6_O_UNCONNECTED;

  design_1_userdma_0_0_userdma_gmem0_m_axi_fifo__parameterized0 buff_wdata
       (.SR(SR),
        .WEBWE(WEBWE),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_rst_n(ap_rst_n),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg_1),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg_0),
        .full_n_reg_1(full_n_reg_2),
        .gmem0_WREADY(gmem0_WREADY),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .mem_reg_2(mem_reg_2),
        .\raddr_reg_reg[5] (\raddr_reg_reg[5] ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[95]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(E));
  design_1_userdma_0_0_userdma_gmem0_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(Q[0]),
        .S({fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[66] ({fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104}),
        .\dout_reg[70] ({fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101}),
        .\dout_reg[78] ({fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108}),
        .\dout_reg[82] ({fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112}),
        .\dout_reg[86] ({fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115,fifo_wreq_n_116}),
        .\dout_reg[90] ({fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120}),
        .\dout_reg[92] ({wreq_len,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93}),
        .\dout_reg[93] ({fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123}),
        .\dout_reg[95] (fifo_wreq_n_125),
        .\dout_reg[95]_0 (AWVALID_Dummy),
        .full_n_reg_0(full_n_reg),
        .in(in),
        .next_wreq(next_wreq),
        .sel(full_n_reg_1),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  design_1_userdma_0_0_userdma_gmem0_m_axi_fifo__parameterized1 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (wrsp_type),
        .dout_vld_reg_0(dout_vld_reg_2),
        .dout_vld_reg_1(ursp_ready),
        .last_resp(last_resp),
        .need_wrsp(need_wrsp),
        .next_wreq(next_wreq),
        .push__0(push__0),
        .resp_ready__1(resp_ready__1),
        .\tmp_addr_reg[63] (AWVALID_Dummy),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_85),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_84),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_83),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_82),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_81),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_80),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_79),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_78),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_77),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_76),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_75),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_74),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_73),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_72),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_71),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_93),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(D[30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(D[32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(D[33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(D[34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(D[35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(D[36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(D[37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_92),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(D[38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(D[39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(D[40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(D[41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(D[42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(D[43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(D[44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(D[45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(D[46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(D[47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_91),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(D[48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(D[49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(D[50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(D[51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(D[52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(D[53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(D[54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(D[55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(D[56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(D[57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_90),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(D[58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(D[59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(D[60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(D[61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_89),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_88),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_87),
        .Q(D[6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_86),
        .Q(D[7]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({tmp_len0_carry_n_0,tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({wreq_len[2:0],1'b0}),
        .O({tmp_len0[4:2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_0),
        .CO({tmp_len0_carry__0_n_0,tmp_len0_carry__0_n_1,tmp_len0_carry__0_n_2,tmp_len0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[6:3]),
        .O(tmp_len0[8:5]),
        .S({fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__1
       (.CI(tmp_len0_carry__0_n_0),
        .CO({tmp_len0_carry__1_n_0,tmp_len0_carry__1_n_1,tmp_len0_carry__1_n_2,tmp_len0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[10:7]),
        .O(tmp_len0[12:9]),
        .S({fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__2
       (.CI(tmp_len0_carry__1_n_0),
        .CO({tmp_len0_carry__2_n_0,tmp_len0_carry__2_n_1,tmp_len0_carry__2_n_2,tmp_len0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[14:11]),
        .O(tmp_len0[16:13]),
        .S({fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__3
       (.CI(tmp_len0_carry__2_n_0),
        .CO({tmp_len0_carry__3_n_0,tmp_len0_carry__3_n_1,tmp_len0_carry__3_n_2,tmp_len0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[18:15]),
        .O(tmp_len0[20:17]),
        .S({fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__4
       (.CI(tmp_len0_carry__3_n_0),
        .CO({tmp_len0_carry__4_n_0,tmp_len0_carry__4_n_1,tmp_len0_carry__4_n_2,tmp_len0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[22:19]),
        .O(tmp_len0[24:21]),
        .S({fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115,fifo_wreq_n_116}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__5
       (.CI(tmp_len0_carry__4_n_0),
        .CO({tmp_len0_carry__5_n_0,tmp_len0_carry__5_n_1,tmp_len0_carry__5_n_2,tmp_len0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[26:23]),
        .O(tmp_len0[28:25]),
        .S({fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__6
       (.CI(tmp_len0_carry__5_n_0),
        .CO({NLW_tmp_len0_carry__6_CO_UNCONNECTED[3:2],tmp_len0_carry__6_n_2,tmp_len0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wreq_len[28:27]}),
        .O({NLW_tmp_len0_carry__6_O_UNCONNECTED[3],tmp_len0[31:29]}),
        .S({1'b0,fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123}));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[10]),
        .Q(D[70]),
        .R(SR));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[11]),
        .Q(D[71]),
        .R(SR));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[12]),
        .Q(D[72]),
        .R(SR));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[13]),
        .Q(D[73]),
        .R(SR));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[14]),
        .Q(D[74]),
        .R(SR));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[15]),
        .Q(D[75]),
        .R(SR));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[16]),
        .Q(D[76]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[17]),
        .Q(D[77]),
        .R(SR));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[18]),
        .Q(D[78]),
        .R(SR));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[19]),
        .Q(D[79]),
        .R(SR));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[20]),
        .Q(D[80]),
        .R(SR));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[21]),
        .Q(D[81]),
        .R(SR));
  FDRE \tmp_len_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[22]),
        .Q(D[82]),
        .R(SR));
  FDRE \tmp_len_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[23]),
        .Q(D[83]),
        .R(SR));
  FDRE \tmp_len_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[24]),
        .Q(D[84]),
        .R(SR));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[25]),
        .Q(D[85]),
        .R(SR));
  FDRE \tmp_len_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[26]),
        .Q(D[86]),
        .R(SR));
  FDRE \tmp_len_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[27]),
        .Q(D[87]),
        .R(SR));
  FDRE \tmp_len_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[28]),
        .Q(D[88]),
        .R(SR));
  FDRE \tmp_len_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[29]),
        .Q(D[89]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[2]),
        .Q(D[62]),
        .R(SR));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[30]),
        .Q(D[90]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[31]),
        .Q(D[91]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[3]),
        .Q(D[63]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[4]),
        .Q(D[64]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[5]),
        .Q(D[65]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[6]),
        .Q(D[66]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[7]),
        .Q(D[67]),
        .R(SR));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[8]),
        .Q(D[68]),
        .R(SR));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[9]),
        .Q(D[69]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_125),
        .Q(AWVALID_Dummy),
        .R(SR));
  design_1_userdma_0_0_userdma_gmem0_m_axi_fifo__parameterized2 user_resp
       (.Q(Q[1]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0),
        .p_0_in(p_0_in),
        .push__0(push__0),
        .ursp_ready(ursp_ready));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_throttle" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_throttle
   (SR,
    AWREADY_Dummy_0,
    WREADY_Dummy,
    full_n_reg,
    \dout_reg[36] ,
    Q,
    m_axi_gmem0_WVALID,
    S,
    DI,
    full_n_reg_0,
    ap_rst_n_0,
    full_n_reg_1,
    \last_cnt_reg[3]_0 ,
    m_axi_gmem0_AWVALID,
    \data_p1_reg[69] ,
    ap_clk,
    ap_rst_n,
    \last_cnt_reg[0]_0 ,
    burst_valid,
    WVALID_Dummy,
    \raddr_reg_reg[5] ,
    m_axi_gmem0_WREADY,
    \last_cnt_reg[0]_1 ,
    \dout_reg[2] ,
    m_axi_gmem0_AWREADY,
    in,
    dout,
    D);
  output [0:0]SR;
  output AWREADY_Dummy_0;
  output WREADY_Dummy;
  output full_n_reg;
  output [36:0]\dout_reg[36] ;
  output [4:0]Q;
  output m_axi_gmem0_WVALID;
  output [1:0]S;
  output [0:0]DI;
  output full_n_reg_0;
  output ap_rst_n_0;
  output full_n_reg_1;
  output [3:0]\last_cnt_reg[3]_0 ;
  output m_axi_gmem0_AWVALID;
  output [67:0]\data_p1_reg[69] ;
  input ap_clk;
  input ap_rst_n;
  input \last_cnt_reg[0]_0 ;
  input burst_valid;
  input WVALID_Dummy;
  input \raddr_reg_reg[5] ;
  input m_axi_gmem0_WREADY;
  input \last_cnt_reg[0]_1 ;
  input \dout_reg[2] ;
  input m_axi_gmem0_AWREADY;
  input [67:0]in;
  input [35:0]dout;
  input [5:0]D;

  wire AWREADY_Dummy_0;
  wire [5:0]D;
  wire [0:0]DI;
  wire [4:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire data_fifo_n_41;
  wire data_fifo_n_46;
  wire [67:0]\data_p1_reg[69] ;
  wire [35:0]dout;
  wire \dout_reg[2] ;
  wire [36:0]\dout_reg[36] ;
  wire flying_req0;
  wire flying_req_reg_n_0;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [67:0]in;
  wire \last_cnt[0]_i_1_n_0 ;
  wire [6:5]last_cnt_reg;
  wire \last_cnt_reg[0]_0 ;
  wire \last_cnt_reg[0]_1 ;
  wire [3:0]\last_cnt_reg[3]_0 ;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_WREADY;
  wire m_axi_gmem0_WVALID;
  wire \raddr_reg_reg[5] ;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_3;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_4;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_5;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_6;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_68;
  wire req_fifo_n_69;
  wire req_fifo_n_7;
  wire req_fifo_n_70;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_ready;

  design_1_userdma_0_0_userdma_gmem0_m_axi_fifo__parameterized6 data_fifo
       (.E(data_fifo_n_41),
        .Q({last_cnt_reg,Q}),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .burst_valid(burst_valid),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (SR),
        .dout_vld_reg_0(data_fifo_n_46),
        .dout_vld_reg_1(flying_req0),
        .flying_req_reg(flying_req_reg_n_0),
        .full_n_reg_0(WREADY_Dummy),
        .full_n_reg_1(full_n_reg),
        .full_n_reg_2(full_n_reg_0),
        .full_n_reg_3(full_n_reg_1),
        .in({\last_cnt_reg[0]_1 ,dout}),
        .\last_cnt_reg[0] (\last_cnt_reg[0]_0 ),
        .\last_cnt_reg[1] (\last_cnt_reg[3]_0 [0]),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .\raddr_reg_reg[5] (\raddr_reg_reg[5] ),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_46),
        .Q(flying_req_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(Q[0]),
        .O(\last_cnt[0]_i_1_n_0 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_41),
        .D(\last_cnt[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_41),
        .D(D[0]),
        .Q(Q[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_41),
        .D(D[1]),
        .Q(Q[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_41),
        .D(D[2]),
        .Q(Q[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_41),
        .D(D[3]),
        .Q(Q[4]),
        .R(SR));
  FDRE \last_cnt_reg[5] 
       (.C(ap_clk),
        .CE(data_fifo_n_41),
        .D(D[4]),
        .Q(last_cnt_reg[5]),
        .R(SR));
  FDRE \last_cnt_reg[6] 
       (.C(ap_clk),
        .CE(data_fifo_n_41),
        .D(D[5]),
        .Q(last_cnt_reg[6]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(last_cnt_reg[6]),
        .I1(last_cnt_reg[5]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[4]),
        .I1(last_cnt_reg[5]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\last_cnt_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\last_cnt_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\last_cnt_reg[3]_0 [1]));
  design_1_userdma_0_0_userdma_gmem0_m_axi_fifo__parameterized5 req_fifo
       (.Q({req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\dout_reg[2] (\dout_reg[2] ),
        .full_n_reg_0(AWREADY_Dummy_0),
        .in(in),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  design_1_userdma_0_0_userdma_gmem0_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70}),
        .E(flying_req0),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[69]_0 (\data_p1_reg[69] ),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
endmodule

(* ORIG_REF_NAME = "userdma_gmem0_m_axi_write" *) 
module design_1_userdma_0_0_userdma_gmem0_m_axi_write
   (last_resp,
    SR,
    AWREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    full_n_reg,
    Q,
    \dout_reg[36] ,
    m_axi_gmem0_WVALID,
    empty_n_reg,
    empty_n_reg_0,
    ap_rst_n_0,
    full_n_reg_0,
    m_axi_gmem0_AWVALID,
    \data_p1_reg[69] ,
    ap_clk,
    ap_rst_n,
    WVALID_Dummy,
    mem_reg,
    AWVALID_Dummy,
    resp_ready__1,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_BVALID,
    wrsp_type,
    ursp_ready,
    D,
    m_axi_gmem0_AWREADY,
    dout,
    E);
  output last_resp;
  output [0:0]SR;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output full_n_reg;
  output [0:0]Q;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem0_WVALID;
  output empty_n_reg;
  output empty_n_reg_0;
  output ap_rst_n_0;
  output full_n_reg_0;
  output m_axi_gmem0_AWVALID;
  output [67:0]\data_p1_reg[69] ;
  input ap_clk;
  input ap_rst_n;
  input WVALID_Dummy;
  input mem_reg;
  input AWVALID_Dummy;
  input resp_ready__1;
  input m_axi_gmem0_WREADY;
  input m_axi_gmem0_BVALID;
  input wrsp_type;
  input ursp_ready;
  input [91:0]D;
  input m_axi_gmem0_AWREADY;
  input [35:0]dout;
  input [0:0]E;

  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [91:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg_n_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_n_0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [63:2]awaddr_tmp0;
  wire [5:0]awlen_tmp;
  wire [9:0]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.AWVALID_Dummy_reg_n_0 ;
  wire [63:2]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_6_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_7_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire [5:0]\could_multi_bursts.awlen_buf ;
  wire \could_multi_bursts.last_loop__6 ;
  wire [3:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [67:0]\data_p1_reg[69] ;
  wire [35:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire \end_addr[13]_i_2_n_0 ;
  wire \end_addr[13]_i_3_n_0 ;
  wire \end_addr[13]_i_4_n_0 ;
  wire \end_addr[13]_i_5_n_0 ;
  wire \end_addr[17]_i_2_n_0 ;
  wire \end_addr[17]_i_3_n_0 ;
  wire \end_addr[17]_i_4_n_0 ;
  wire \end_addr[17]_i_5_n_0 ;
  wire \end_addr[21]_i_2_n_0 ;
  wire \end_addr[21]_i_3_n_0 ;
  wire \end_addr[21]_i_4_n_0 ;
  wire \end_addr[21]_i_5_n_0 ;
  wire \end_addr[25]_i_2_n_0 ;
  wire \end_addr[25]_i_3_n_0 ;
  wire \end_addr[25]_i_4_n_0 ;
  wire \end_addr[25]_i_5_n_0 ;
  wire \end_addr[29]_i_2_n_0 ;
  wire \end_addr[29]_i_3_n_0 ;
  wire \end_addr[29]_i_4_n_0 ;
  wire \end_addr[29]_i_5_n_0 ;
  wire \end_addr[33]_i_2_n_0 ;
  wire \end_addr[33]_i_3_n_0 ;
  wire \end_addr[5]_i_2_n_0 ;
  wire \end_addr[5]_i_3_n_0 ;
  wire \end_addr[5]_i_4_n_0 ;
  wire \end_addr[5]_i_5_n_0 ;
  wire \end_addr[9]_i_2_n_0 ;
  wire \end_addr[9]_i_3_n_0 ;
  wire \end_addr[9]_i_4_n_0 ;
  wire \end_addr[9]_i_5_n_0 ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire fifo_burst_n_11;
  wire fifo_burst_n_12;
  wire fifo_burst_n_14;
  wire fifo_burst_ready;
  wire fifo_resp_n_10;
  wire fifo_resp_n_11;
  wire fifo_resp_n_5;
  wire fifo_resp_n_6;
  wire fifo_resp_n_7;
  wire fifo_resp_n_8;
  wire fifo_resp_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_i_3_n_0;
  wire first_sect_carry__1_i_4_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1_n_0;
  wire first_sect_carry__2_i_2_n_0;
  wire first_sect_carry__2_i_3_n_0;
  wire first_sect_carry__2_i_4_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1_n_0;
  wire first_sect_carry__3_i_2_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [4:1]last_cnt_reg;
  wire [0:0]last_cnt_reg__0;
  wire last_resp;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1_n_0;
  wire last_sect_carry__1_i_2_n_0;
  wire last_sect_carry__1_i_3_n_0;
  wire last_sect_carry__1_i_4_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1_n_0;
  wire last_sect_carry__2_i_2_n_0;
  wire last_sect_carry__2_i_3_n_0;
  wire last_sect_carry__2_i_4_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire \len_cnt[7]_i_4_n_0 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BVALID;
  wire m_axi_gmem0_WREADY;
  wire m_axi_gmem0_WVALID;
  wire mem_reg;
  wire need_wrsp;
  wire next_wreq;
  wire [51:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [3:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_14_in;
  wire p_18_in;
  wire [11:2]p_1_in;
  wire [63:2]p_1_out;
  wire resp_ready__1;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_159;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_180;
  wire rs_wreq_n_181;
  wire rs_wreq_n_182;
  wire rs_wreq_n_183;
  wire rs_wreq_n_184;
  wire rs_wreq_n_185;
  wire rs_wreq_n_186;
  wire rs_wreq_n_187;
  wire rs_wreq_n_188;
  wire rs_wreq_n_189;
  wire rs_wreq_n_19;
  wire rs_wreq_n_190;
  wire rs_wreq_n_191;
  wire rs_wreq_n_192;
  wire rs_wreq_n_193;
  wire rs_wreq_n_194;
  wire rs_wreq_n_195;
  wire rs_wreq_n_196;
  wire rs_wreq_n_197;
  wire rs_wreq_n_198;
  wire rs_wreq_n_199;
  wire rs_wreq_n_2;
  wire rs_wreq_n_20;
  wire rs_wreq_n_200;
  wire rs_wreq_n_201;
  wire rs_wreq_n_202;
  wire rs_wreq_n_203;
  wire rs_wreq_n_204;
  wire rs_wreq_n_205;
  wire rs_wreq_n_206;
  wire rs_wreq_n_207;
  wire rs_wreq_n_208;
  wire rs_wreq_n_209;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_3;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_4;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_5;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_58;
  wire rs_wreq_n_59;
  wire rs_wreq_n_6;
  wire rs_wreq_n_60;
  wire rs_wreq_n_61;
  wire rs_wreq_n_62;
  wire rs_wreq_n_63;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_8;
  wire rs_wreq_n_84;
  wire rs_wreq_n_85;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire rs_wreq_n_93;
  wire rs_wreq_n_94;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire ursp_ready;
  wire wreq_handling_reg_n_0;
  wire wreq_throttle_n_47;
  wire wreq_throttle_n_48;
  wire wreq_throttle_n_49;
  wire wreq_throttle_n_50;
  wire wreq_throttle_n_53;
  wire wreq_throttle_n_54;
  wire wreq_throttle_n_55;
  wire wreq_throttle_n_56;
  wire wreq_valid;
  wire wrsp_type;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:1]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_12),
        .Q(WLAST_Dummy_reg_n_0),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(wreq_throttle_n_50),
        .Q(WVALID_Dummy_reg_n_0),
        .R(SR));
  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[9]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[10]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[11]),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_11),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[10]),
        .O(p_1_out[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[11]),
        .O(p_1_out[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[12]),
        .O(p_1_out[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[13]),
        .O(p_1_out[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[14]),
        .O(p_1_out[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[15]),
        .O(p_1_out[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[16]),
        .O(p_1_out[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[17]),
        .O(p_1_out[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[18]),
        .O(p_1_out[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[19]),
        .O(p_1_out[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[20]),
        .O(p_1_out[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[21]),
        .O(p_1_out[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[22]),
        .O(p_1_out[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[23]),
        .O(p_1_out[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[24]),
        .O(p_1_out[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[25]),
        .O(p_1_out[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[26]),
        .O(p_1_out[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[27]),
        .O(p_1_out[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[28]),
        .O(p_1_out[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[29]),
        .O(p_1_out[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[2]),
        .O(p_1_out[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[30]),
        .O(p_1_out[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[31]),
        .O(p_1_out[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[32]),
        .O(p_1_out[32]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[33]),
        .O(p_1_out[33]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[34]),
        .O(p_1_out[34]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[35]),
        .O(p_1_out[35]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[36]),
        .O(p_1_out[36]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[37]),
        .O(p_1_out[37]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[38]),
        .O(p_1_out[38]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[39]),
        .O(p_1_out[39]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[3]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[40]),
        .O(p_1_out[40]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[41]),
        .O(p_1_out[41]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[42]),
        .O(p_1_out[42]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[43]),
        .O(p_1_out[43]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[44]),
        .O(p_1_out[44]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[45]),
        .O(p_1_out[45]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[46]),
        .O(p_1_out[46]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[47]),
        .O(p_1_out[47]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[48]),
        .O(p_1_out[48]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[49]),
        .O(p_1_out[49]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[4]),
        .O(p_1_out[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [1]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [2]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[50]),
        .O(p_1_out[50]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[51]),
        .O(p_1_out[51]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[52]),
        .O(p_1_out[52]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[53]),
        .O(p_1_out[53]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[54]),
        .O(p_1_out[54]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[55]),
        .O(p_1_out[55]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[56]),
        .O(p_1_out[56]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[57]),
        .O(p_1_out[57]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[58]),
        .O(p_1_out[58]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[59]),
        .O(p_1_out[59]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[5]),
        .O(p_1_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[60]),
        .O(p_1_out[60]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[61]),
        .O(p_1_out[61]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[62]),
        .O(p_1_out[62]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[63]),
        .O(p_1_out[63]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[6]),
        .O(p_1_out[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[7]),
        .O(p_1_out[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[8]),
        .O(p_1_out[8]));
  LUT3 #(
    .INIT(8'h9A)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [8]),
        .I1(\could_multi_bursts.awaddr_buf[8]_i_7_n_0 ),
        .I2(\could_multi_bursts.awlen_buf [5]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [7]),
        .I1(\could_multi_bursts.awlen_buf [5]),
        .I2(\could_multi_bursts.awaddr_buf[8]_i_7_n_0 ),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [4]),
        .I2(\could_multi_bursts.awlen_buf [2]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [0]),
        .I5(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_6 
       (.I0(\could_multi_bursts.awaddr_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [2]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \could_multi_bursts.awaddr_buf[8]_i_7 
       (.I0(\could_multi_bursts.awlen_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [2]),
        .I4(\could_multi_bursts.awlen_buf [4]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[9]),
        .O(p_1_out[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.awaddr_buf [10:9]}),
        .O(awaddr_tmp0[12:9]),
        .S(\could_multi_bursts.awaddr_buf [12:9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[16:13]),
        .S(\could_multi_bursts.awaddr_buf [16:13]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[20:17]),
        .S(\could_multi_bursts.awaddr_buf [20:17]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[24:21]),
        .S(\could_multi_bursts.awaddr_buf [24:21]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[28:25]),
        .S(\could_multi_bursts.awaddr_buf [28:25]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[2]),
        .Q(\could_multi_bursts.awaddr_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[32:29]),
        .S(\could_multi_bursts.awaddr_buf [32:29]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[36:33]),
        .S(\could_multi_bursts.awaddr_buf [36:33]));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[40:37]),
        .S(\could_multi_bursts.awaddr_buf [40:37]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[44:41]),
        .S(\could_multi_bursts.awaddr_buf [44:41]));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[48:45]),
        .S(\could_multi_bursts.awaddr_buf [48:45]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.awaddr_buf [4:2],1'b0}),
        .O({awaddr_tmp0[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[52:49]),
        .S(\could_multi_bursts.awaddr_buf [52:49]));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[56:53]),
        .S(\could_multi_bursts.awaddr_buf [56:53]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[60:57]),
        .S(\could_multi_bursts.awaddr_buf [60:57]));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED [3],awaddr_tmp0[63:61]}),
        .S({1'b0,\could_multi_bursts.awaddr_buf [63:61]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\could_multi_bursts.awaddr_buf [8:5]),
        .O(awaddr_tmp0[8:5]),
        .S({\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_5_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_6_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[4]),
        .Q(\could_multi_bursts.awlen_buf [4]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[5]),
        .Q(\could_multi_bursts.awlen_buf [5]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in_0[3]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in_0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in_0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in_0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in_0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_5),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_wreq_n_134),
        .I1(rs_wreq_n_72),
        .O(\end_addr[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_wreq_n_135),
        .I1(rs_wreq_n_73),
        .O(\end_addr[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_wreq_n_136),
        .I1(p_1_in[11]),
        .O(\end_addr[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_wreq_n_137),
        .I1(p_1_in[10]),
        .O(\end_addr[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_wreq_n_130),
        .I1(rs_wreq_n_68),
        .O(\end_addr[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_wreq_n_131),
        .I1(rs_wreq_n_69),
        .O(\end_addr[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_wreq_n_132),
        .I1(rs_wreq_n_70),
        .O(\end_addr[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_wreq_n_133),
        .I1(rs_wreq_n_71),
        .O(\end_addr[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_wreq_n_126),
        .I1(rs_wreq_n_64),
        .O(\end_addr[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_wreq_n_127),
        .I1(rs_wreq_n_65),
        .O(\end_addr[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_wreq_n_128),
        .I1(rs_wreq_n_66),
        .O(\end_addr[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_wreq_n_129),
        .I1(rs_wreq_n_67),
        .O(\end_addr[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_wreq_n_122),
        .I1(rs_wreq_n_60),
        .O(\end_addr[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_wreq_n_123),
        .I1(rs_wreq_n_61),
        .O(\end_addr[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_wreq_n_124),
        .I1(rs_wreq_n_62),
        .O(\end_addr[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_wreq_n_125),
        .I1(rs_wreq_n_63),
        .O(\end_addr[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_wreq_n_118),
        .I1(rs_wreq_n_56),
        .O(\end_addr[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_wreq_n_119),
        .I1(rs_wreq_n_57),
        .O(\end_addr[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_wreq_n_120),
        .I1(rs_wreq_n_58),
        .O(\end_addr[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_wreq_n_121),
        .I1(rs_wreq_n_59),
        .O(\end_addr[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_wreq_n_116),
        .I1(rs_wreq_n_54),
        .O(\end_addr[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_wreq_n_117),
        .I1(rs_wreq_n_55),
        .O(\end_addr[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_wreq_n_142),
        .I1(p_1_in[5]),
        .O(\end_addr[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_wreq_n_143),
        .I1(p_1_in[4]),
        .O(\end_addr[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_wreq_n_144),
        .I1(p_1_in[3]),
        .O(\end_addr[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_wreq_n_145),
        .I1(p_1_in[2]),
        .O(\end_addr[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_wreq_n_138),
        .I1(p_1_in[9]),
        .O(\end_addr[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_wreq_n_139),
        .I1(p_1_in[8]),
        .O(\end_addr[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_wreq_n_140),
        .I1(p_1_in[7]),
        .O(\end_addr[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_wreq_n_141),
        .I1(p_1_in[6]),
        .O(\end_addr[9]_i_5_n_0 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_201),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_200),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_199),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_198),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_197),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_196),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_195),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_194),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_193),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_192),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_191),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_190),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_189),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_188),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_187),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_186),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_185),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_184),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_183),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_182),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_209),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_181),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_180),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_179),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_178),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_177),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_176),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_175),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_174),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_173),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_172),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_208),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_171),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_170),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_169),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_168),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_167),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_166),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_165),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_164),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_163),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_162),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_207),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_161),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_160),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_159),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_158),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_157),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_156),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_155),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_154),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_153),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_152),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_206),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_151),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_150),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_149),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_148),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_205),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_204),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_203),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_202),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(SR));
  design_1_userdma_0_0_userdma_gmem0_m_axi_fifo__parameterized4 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .E(p_18_in),
        .Q(len_cnt_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg_n_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_burst_n_14),
        .burst_valid(burst_valid),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_burst_n_11),
        .\could_multi_bursts.last_loop__6 (\could_multi_bursts.last_loop__6 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(awlen_tmp),
        .\len_cnt_reg[7] (WVALID_Dummy_reg_n_0),
        .\mOutPtr_reg[4]_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\mOutPtr_reg[4]_1 (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .mem_reg(mem_reg),
        .\mem_reg[14][0]_srl15_i_3__0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\mem_reg[14][0]_srl15_i_3__0_0 (\could_multi_bursts.loop_cnt_reg ));
  design_1_userdma_0_0_userdma_gmem0_m_axi_fifo__parameterized1_8 fifo_resp
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .CO(first_sect),
        .E(p_14_in),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.last_loop__6 (\could_multi_bursts.last_loop__6 ),
        .\could_multi_bursts.loop_cnt_reg[3] (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_5),
        .\could_multi_bursts.sect_handling_reg_0 (fifo_resp_n_6),
        .\could_multi_bursts.sect_handling_reg_1 (fifo_resp_n_7),
        .\could_multi_bursts.sect_handling_reg_2 (fifo_resp_n_8),
        .\could_multi_bursts.sect_handling_reg_3 (fifo_resp_n_10),
        .\could_multi_bursts.sect_handling_reg_4 (fifo_resp_n_11),
        .\could_multi_bursts.sect_handling_reg_5 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.sect_handling_reg_6 (wreq_handling_reg_n_0),
        .\dout_reg[0] (last_sect_buf_reg_n_0),
        .dout_vld_reg_0(need_wrsp),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .last_resp(last_resp),
        .next_wreq(next_wreq),
        .resp_ready__1(resp_ready__1),
        .\start_addr_reg[63] (last_sect),
        .\start_addr_reg[63]_0 (wreq_valid),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[21] ),
        .I1(p_0_in[21]),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .I3(p_0_in[22]),
        .I4(p_0_in[23]),
        .I5(\sect_cnt_reg_n_0_[23] ),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[18] ),
        .I1(p_0_in[18]),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .I3(p_0_in[19]),
        .I4(p_0_in[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(p_0_in[15]),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(p_0_in[16]),
        .I4(p_0_in[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(p_0_in[12]),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .I3(p_0_in[13]),
        .I4(p_0_in[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(first_sect_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0,first_sect_carry__1_i_3_n_0,first_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_0_[33] ),
        .I1(p_0_in[33]),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .I3(p_0_in[34]),
        .I4(p_0_in[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[30] ),
        .I1(p_0_in[30]),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .I3(p_0_in[31]),
        .I4(p_0_in[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_0_[27] ),
        .I1(p_0_in[27]),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .I3(p_0_in[28]),
        .I4(p_0_in[29]),
        .I5(\sect_cnt_reg_n_0_[29] ),
        .O(first_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_0_[24] ),
        .I1(p_0_in[24]),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .I3(p_0_in[25]),
        .I4(p_0_in[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(first_sect_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_0,first_sect_carry__2_i_2_n_0,first_sect_carry__2_i_3_n_0,first_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[45] ),
        .I1(p_0_in[45]),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .I3(p_0_in[46]),
        .I4(p_0_in[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(first_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_0_[42] ),
        .I1(p_0_in[42]),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .I3(p_0_in[43]),
        .I4(p_0_in[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(first_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[39] ),
        .I1(p_0_in[39]),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .I3(p_0_in[40]),
        .I4(p_0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(first_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[36] ),
        .I1(p_0_in[36]),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .I3(p_0_in[37]),
        .I4(p_0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(first_sect_carry__2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_0,first_sect_carry__3_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(\sect_cnt_reg_n_0_[48] ),
        .I1(p_0_in[48]),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .I3(p_0_in[49]),
        .I4(p_0_in[50]),
        .I5(\sect_cnt_reg_n_0_[50] ),
        .O(first_sect_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in[9]),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .I3(p_0_in[10]),
        .I4(p_0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(p_0_in[6]),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .I3(p_0_in[7]),
        .I4(p_0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(p_0_in[3]),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .I3(p_0_in[4]),
        .I4(p_0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[0] ),
        .I1(p_0_in[0]),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(first_sect_carry_i_4_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(p_0_in0_in[21]),
        .I1(\sect_cnt_reg_n_0_[21] ),
        .I2(p_0_in0_in[22]),
        .I3(\sect_cnt_reg_n_0_[22] ),
        .I4(\sect_cnt_reg_n_0_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(p_0_in0_in[18]),
        .I1(\sect_cnt_reg_n_0_[18] ),
        .I2(p_0_in0_in[19]),
        .I3(\sect_cnt_reg_n_0_[19] ),
        .I4(\sect_cnt_reg_n_0_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(p_0_in0_in[15]),
        .I1(\sect_cnt_reg_n_0_[15] ),
        .I2(p_0_in0_in[16]),
        .I3(\sect_cnt_reg_n_0_[16] ),
        .I4(\sect_cnt_reg_n_0_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(p_0_in0_in[12]),
        .I1(\sect_cnt_reg_n_0_[12] ),
        .I2(p_0_in0_in[13]),
        .I3(\sect_cnt_reg_n_0_[13] ),
        .I4(\sect_cnt_reg_n_0_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_0,last_sect_carry__1_i_2_n_0,last_sect_carry__1_i_3_n_0,last_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(p_0_in0_in[33]),
        .I1(\sect_cnt_reg_n_0_[33] ),
        .I2(p_0_in0_in[34]),
        .I3(\sect_cnt_reg_n_0_[34] ),
        .I4(\sect_cnt_reg_n_0_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(p_0_in0_in[30]),
        .I1(\sect_cnt_reg_n_0_[30] ),
        .I2(p_0_in0_in[31]),
        .I3(\sect_cnt_reg_n_0_[31] ),
        .I4(\sect_cnt_reg_n_0_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(p_0_in0_in[27]),
        .I1(\sect_cnt_reg_n_0_[27] ),
        .I2(p_0_in0_in[28]),
        .I3(\sect_cnt_reg_n_0_[28] ),
        .I4(\sect_cnt_reg_n_0_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(p_0_in0_in[24]),
        .I1(\sect_cnt_reg_n_0_[24] ),
        .I2(p_0_in0_in[25]),
        .I3(\sect_cnt_reg_n_0_[25] ),
        .I4(\sect_cnt_reg_n_0_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_0,last_sect_carry__2_i_2_n_0,last_sect_carry__2_i_3_n_0,last_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(p_0_in0_in[45]),
        .I1(\sect_cnt_reg_n_0_[45] ),
        .I2(p_0_in0_in[46]),
        .I3(\sect_cnt_reg_n_0_[46] ),
        .I4(\sect_cnt_reg_n_0_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(p_0_in0_in[42]),
        .I1(\sect_cnt_reg_n_0_[42] ),
        .I2(p_0_in0_in[43]),
        .I3(\sect_cnt_reg_n_0_[43] ),
        .I4(\sect_cnt_reg_n_0_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(p_0_in0_in[39]),
        .I1(\sect_cnt_reg_n_0_[39] ),
        .I2(p_0_in0_in[40]),
        .I3(\sect_cnt_reg_n_0_[40] ),
        .I4(\sect_cnt_reg_n_0_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(p_0_in0_in[36]),
        .I1(\sect_cnt_reg_n_0_[36] ),
        .I2(p_0_in0_in[37]),
        .I3(\sect_cnt_reg_n_0_[37] ),
        .I4(\sect_cnt_reg_n_0_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_wreq_n_146,rs_wreq_n_147}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(p_0_in0_in[9]),
        .I1(\sect_cnt_reg_n_0_[9] ),
        .I2(p_0_in0_in[10]),
        .I3(\sect_cnt_reg_n_0_[10] ),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(p_0_in0_in[6]),
        .I1(\sect_cnt_reg_n_0_[6] ),
        .I2(p_0_in0_in[7]),
        .I3(\sect_cnt_reg_n_0_[7] ),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(p_0_in0_in[3]),
        .I1(\sect_cnt_reg_n_0_[3] ),
        .I2(p_0_in0_in[4]),
        .I3(\sect_cnt_reg_n_0_[4] ),
        .I4(\sect_cnt_reg_n_0_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[0]),
        .I1(\sect_cnt_reg_n_0_[0] ),
        .I2(p_0_in0_in[1]),
        .I3(\sect_cnt_reg_n_0_[1] ),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \len_cnt[7]_i_3 
       (.I0(len_cnt_reg[6]),
        .I1(\len_cnt[7]_i_4_n_0 ),
        .I2(len_cnt_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(\len_cnt[7]_i_4_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_14));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_14));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_14));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_14));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_14));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_14));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_14));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_14));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(last_cnt_reg__0),
        .DI({last_cnt_reg[3:1],wreq_throttle_n_49}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({wreq_throttle_n_53,wreq_throttle_n_54,wreq_throttle_n_55,wreq_throttle_n_56}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:1],p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,last_cnt_reg[4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3:2],p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,1'b0,wreq_throttle_n_47,wreq_throttle_n_48}));
  design_1_userdma_0_0_userdma_gmem0_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg_0(s_ready_t_reg));
  design_1_userdma_0_0_userdma_gmem0_m_axi_reg_slice rs_wreq
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_wreq_n_2,rs_wreq_n_3,rs_wreq_n_4,rs_wreq_n_5,rs_wreq_n_6,rs_wreq_n_7,rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53}),
        .E(E),
        .Q(wreq_valid),
        .S({rs_wreq_n_146,rs_wreq_n_147}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[63]_0 ({rs_wreq_n_148,rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158,rs_wreq_n_159,rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179,rs_wreq_n_180,rs_wreq_n_181,rs_wreq_n_182,rs_wreq_n_183,rs_wreq_n_184,rs_wreq_n_185,rs_wreq_n_186,rs_wreq_n_187,rs_wreq_n_188,rs_wreq_n_189,rs_wreq_n_190,rs_wreq_n_191,rs_wreq_n_192,rs_wreq_n_193,rs_wreq_n_194,rs_wreq_n_195,rs_wreq_n_196,rs_wreq_n_197,rs_wreq_n_198,rs_wreq_n_199,rs_wreq_n_200,rs_wreq_n_201,rs_wreq_n_202,rs_wreq_n_203,rs_wreq_n_204,rs_wreq_n_205,rs_wreq_n_206,rs_wreq_n_207,rs_wreq_n_208,rs_wreq_n_209}),
        .\data_p1_reg[95]_0 ({rs_wreq_n_54,rs_wreq_n_55,rs_wreq_n_56,rs_wreq_n_57,rs_wreq_n_58,rs_wreq_n_59,rs_wreq_n_60,rs_wreq_n_61,rs_wreq_n_62,rs_wreq_n_63,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,p_1_in,rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91,rs_wreq_n_92,rs_wreq_n_93,rs_wreq_n_94,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118,rs_wreq_n_119,rs_wreq_n_120,rs_wreq_n_121,rs_wreq_n_122,rs_wreq_n_123,rs_wreq_n_124,rs_wreq_n_125,rs_wreq_n_126,rs_wreq_n_127,rs_wreq_n_128,rs_wreq_n_129,rs_wreq_n_130,rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140,rs_wreq_n_141,rs_wreq_n_142,rs_wreq_n_143,rs_wreq_n_144,rs_wreq_n_145}),
        .\data_p2_reg[95]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_0 ,\end_addr[13]_i_3_n_0 ,\end_addr[13]_i_4_n_0 ,\end_addr[13]_i_5_n_0 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_0 ,\end_addr[17]_i_3_n_0 ,\end_addr[17]_i_4_n_0 ,\end_addr[17]_i_5_n_0 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_0 ,\end_addr[21]_i_3_n_0 ,\end_addr[21]_i_4_n_0 ,\end_addr[21]_i_5_n_0 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_0 ,\end_addr[25]_i_3_n_0 ,\end_addr[25]_i_4_n_0 ,\end_addr[25]_i_5_n_0 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_0 ,\end_addr[29]_i_3_n_0 ,\end_addr[29]_i_4_n_0 ,\end_addr[29]_i_5_n_0 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_0 ,\end_addr[33]_i_3_n_0 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_0 ,\end_addr[5]_i_3_n_0 ,\end_addr[5]_i_4_n_0 ,\end_addr[5]_i_5_n_0 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_0 ,\end_addr[9]_i_3_n_0 ,\end_addr[9]_i_4_n_0 ,\end_addr[9]_i_5_n_0 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .next_wreq(next_wreq),
        .s_ready_t_reg_0(AWREADY_Dummy),
        .sect_cnt0(sect_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(p_0_in[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_resp_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_53),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_43),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_42),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_41),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_40),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_39),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_38),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_37),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_36),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_35),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_34),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_52),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_33),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_32),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_31),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_30),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_29),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_28),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_27),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_26),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_25),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_24),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_51),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_23),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_22),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_50),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_8),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_7),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_6),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_5),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_4),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_49),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_3),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_2),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_48),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_47),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_46),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_45),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_44),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_0_[2] ),
        .I2(\end_addr_reg_n_0_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[1]),
        .I1(\start_addr_reg_n_0_[3] ),
        .I2(\end_addr_reg_n_0_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_0_[4] ),
        .I2(\end_addr_reg_n_0_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(\start_addr_reg_n_0_[5] ),
        .I2(\end_addr_reg_n_0_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len[4]),
        .I1(\start_addr_reg_n_0_[6] ),
        .I2(\end_addr_reg_n_0_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len[5]),
        .I1(\start_addr_reg_n_0_[7] ),
        .I2(\end_addr_reg_n_0_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len[6]),
        .I1(\start_addr_reg_n_0_[8] ),
        .I2(\end_addr_reg_n_0_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len[7]),
        .I1(\start_addr_reg_n_0_[9] ),
        .I2(\end_addr_reg_n_0_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len[8]),
        .I1(\start_addr_reg_n_0_[10] ),
        .I2(\end_addr_reg_n_0_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_0_[11] ),
        .I2(\end_addr_reg_n_0_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_137),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_136),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_135),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_134),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_133),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_132),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_131),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_130),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_129),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_128),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_127),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_126),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_125),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_124),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_123),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_122),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_121),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_120),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_119),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_118),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_145),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_117),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_116),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_115),
        .Q(p_0_in[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_114),
        .Q(p_0_in[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_113),
        .Q(p_0_in[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_112),
        .Q(p_0_in[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_111),
        .Q(p_0_in[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_110),
        .Q(p_0_in[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_109),
        .Q(p_0_in[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_108),
        .Q(p_0_in[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_144),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_107),
        .Q(p_0_in[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_106),
        .Q(p_0_in[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_105),
        .Q(p_0_in[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_104),
        .Q(p_0_in[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_103),
        .Q(p_0_in[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_102),
        .Q(p_0_in[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_101),
        .Q(p_0_in[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_100),
        .Q(p_0_in[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_99),
        .Q(p_0_in[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_98),
        .Q(p_0_in[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_143),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_97),
        .Q(p_0_in[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_96),
        .Q(p_0_in[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_95),
        .Q(p_0_in[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_94),
        .Q(p_0_in[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_93),
        .Q(p_0_in[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_92),
        .Q(p_0_in[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_91),
        .Q(p_0_in[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_90),
        .Q(p_0_in[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_89),
        .Q(p_0_in[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_88),
        .Q(p_0_in[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_142),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_87),
        .Q(p_0_in[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_86),
        .Q(p_0_in[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_85),
        .Q(p_0_in[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_84),
        .Q(p_0_in[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_141),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_140),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_139),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_138),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_11),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
  design_1_userdma_0_0_userdma_gmem0_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI(wreq_throttle_n_49),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .S({wreq_throttle_n_47,wreq_throttle_n_48}),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .burst_valid(burst_valid),
        .\data_p1_reg[69] (\data_p1_reg[69] ),
        .dout(dout),
        .\dout_reg[2] (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .\dout_reg[36] (\dout_reg[36] ),
        .full_n_reg(full_n_reg),
        .full_n_reg_0(wreq_throttle_n_50),
        .full_n_reg_1(full_n_reg_0),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .\last_cnt_reg[0]_0 (WVALID_Dummy_reg_n_0),
        .\last_cnt_reg[0]_1 (WLAST_Dummy_reg_n_0),
        .\last_cnt_reg[3]_0 ({wreq_throttle_n_53,wreq_throttle_n_54,wreq_throttle_n_55,wreq_throttle_n_56}),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .\raddr_reg_reg[5] (mem_reg));
endmodule

(* ORIG_REF_NAME = "userdma_gmem1_m_axi" *) 
module design_1_userdma_0_0_userdma_gmem1_m_axi
   (gmem1_ARREADY,
    gmem1_RVALID,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_BREADY,
    \could_multi_bursts.arlen_buf_reg[3] ,
    dout,
    ap_clk,
    SR,
    ready_for_outstanding,
    ap_rst_n,
    Q,
    D,
    paralleltostreamwithburst_U0_m_axi_gmem1_RREADY,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RVALID,
    \data_p2_reg[32] ,
    m_axi_gmem1_BVALID,
    in);
  output gmem1_ARREADY;
  output gmem1_RVALID;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [61:0]m_axi_gmem1_ARADDR;
  output m_axi_gmem1_BREADY;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output [32:0]dout;
  input ap_clk;
  input [0:0]SR;
  input ready_for_outstanding;
  input ap_rst_n;
  input [0:0]Q;
  input [0:0]D;
  input paralleltostreamwithburst_U0_m_axi_gmem1_RREADY;
  input m_axi_gmem1_ARREADY;
  input m_axi_gmem1_RVALID;
  input [32:0]\data_p2_reg[32] ;
  input m_axi_gmem1_BVALID;
  input [93:0]in;

  wire [63:2]ARADDR_Dummy;
  wire [31:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [0:0]D;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [32:0]\data_p2_reg[32] ;
  wire [32:0]dout;
  wire gmem1_ARREADY;
  wire gmem1_RVALID;
  wire [93:0]in;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_RVALID;
  wire paralleltostreamwithburst_U0_m_axi_gmem1_RREADY;
  wire ready_for_outstanding;
  wire s_ready_t_reg;

  design_1_userdma_0_0_userdma_gmem1_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy,ARADDR_Dummy}),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p2_reg[32] (\data_p2_reg[32] ),
        .din(RLAST_Dummy),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (RVALID_Dummy));
  design_1_userdma_0_0_userdma_gmem1_m_axi_write bus_write
       (.SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID));
  design_1_userdma_0_0_userdma_gmem1_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D(D),
        .Q(Q),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .full_n_reg(gmem1_ARREADY),
        .gmem1_RVALID(gmem1_RVALID),
        .in(in),
        .\mOutPtr_reg[0] (RVALID_Dummy),
        .paralleltostreamwithburst_U0_m_axi_gmem1_RREADY(paralleltostreamwithburst_U0_m_axi_gmem1_RREADY),
        .push(\buff_rdata/push ),
        .ready_for_outstanding(ready_for_outstanding),
        .\tmp_len_reg[31]_0 ({ARLEN_Dummy,ARADDR_Dummy}));
endmodule

(* ORIG_REF_NAME = "userdma_gmem1_m_axi_fifo" *) 
module design_1_userdma_0_0_userdma_gmem1_m_axi_fifo
   (full_n_reg_0,
    E,
    \dout_reg[92] ,
    S,
    \dout_reg[70] ,
    \dout_reg[66] ,
    \dout_reg[78] ,
    \dout_reg[82] ,
    \dout_reg[86] ,
    \dout_reg[90] ,
    \dout_reg[93] ,
    dout_vld_reg_0,
    SR,
    ap_clk,
    ap_rst_n,
    Q,
    ARREADY_Dummy,
    \dout_reg[0] ,
    D,
    in);
  output full_n_reg_0;
  output [0:0]E;
  output [90:0]\dout_reg[92] ;
  output [3:0]S;
  output [3:0]\dout_reg[70] ;
  output [2:0]\dout_reg[66] ;
  output [3:0]\dout_reg[78] ;
  output [3:0]\dout_reg[82] ;
  output [3:0]\dout_reg[86] ;
  output [3:0]\dout_reg[90] ;
  output [2:0]\dout_reg[93] ;
  output dout_vld_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input ARREADY_Dummy;
  input \dout_reg[0] ;
  input [0:0]D;
  input [93:0]in;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire [2:0]\dout_reg[66] ;
  wire [3:0]\dout_reg[70] ;
  wire [3:0]\dout_reg[78] ;
  wire [3:0]\dout_reg[82] ;
  wire [3:0]\dout_reg[86] ;
  wire [3:0]\dout_reg[90] ;
  wire [90:0]\dout_reg[92] ;
  wire [2:0]\dout_reg[93] ;
  wire dout_vld_i_1__7_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__8_n_0;
  wire full_n_reg_0;
  wire [93:0]in;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_1__8_n_0 ;
  wire \mOutPtr[4]_i_1__8_n_0 ;
  wire \mOutPtr[4]_i_2__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_0_in;
  wire p_12_in;
  wire p_1_in;
  wire pop;
  wire \raddr[0]_i_1__5_n_0 ;
  wire \raddr[1]_i_1__5_n_0 ;
  wire \raddr[2]_i_1__5_n_0 ;
  wire \raddr[3]_i_1__5_n_0 ;
  wire \raddr[3]_i_2__4_n_0 ;
  wire \raddr[3]_i_3__3_n_0 ;
  wire [3:0]raddr_reg;
  wire rreq_valid;

  design_1_userdma_0_0_userdma_gmem1_m_axi_srl U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .Q(raddr_reg),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[66]_0 (\dout_reg[66] ),
        .\dout_reg[70]_0 (\dout_reg[70] ),
        .\dout_reg[78]_0 (\dout_reg[78] ),
        .\dout_reg[82]_0 (\dout_reg[82] ),
        .\dout_reg[86]_0 (\dout_reg[86] ),
        .\dout_reg[90]_0 (\dout_reg[90] ),
        .\dout_reg[92]_0 (\dout_reg[92] ),
        .\dout_reg[93]_0 (\dout_reg[93] ),
        .dout_vld_reg(dout_vld_reg_0),
        .in(in),
        .pop(pop),
        .rreq_valid(rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hFF20)) 
    dout_vld_i_1__7
       (.I0(rreq_valid),
        .I1(ARREADY_Dummy),
        .I2(\dout_reg[0] ),
        .I3(empty_n_reg_n_0),
        .O(dout_vld_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_0),
        .Q(rreq_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(p_0_in),
        .I1(pop),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(Q),
        .I4(pop),
        .O(full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__8 
       (.I0(pop),
        .I1(Q),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hA96AA9A9A9A9A9A9)) 
    \mOutPtr[2]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(Q),
        .I5(full_n_reg_0),
        .O(\mOutPtr[2]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \mOutPtr[3]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(pop),
        .I5(D),
        .O(\mOutPtr[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h20FFDF00DF00DF00)) 
    \mOutPtr[4]_i_1__8 
       (.I0(rreq_valid),
        .I1(ARREADY_Dummy),
        .I2(\dout_reg[0] ),
        .I3(empty_n_reg_n_0),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(\mOutPtr[4]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__5 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0080000088888888)) 
    \mOutPtr[4]_i_3__4 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(rreq_valid),
        .I3(ARREADY_Dummy),
        .I4(\dout_reg[0] ),
        .I5(empty_n_reg_n_0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_0 ),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_0 ),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_0 ),
        .D(\mOutPtr[2]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_0 ),
        .D(\mOutPtr[3]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_0 ),
        .D(\mOutPtr[4]_i_2__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__5 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF08000800F7FF)) 
    \raddr[1]_i_1__5 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(pop),
        .I3(empty_n_reg_n_0),
        .I4(raddr_reg[0]),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800AEAA5155)) 
    \raddr[2]_i_1__5 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(pop),
        .I3(D),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAAFFFC0000)) 
    \raddr[3]_i_1__5 
       (.I0(empty_n_reg_n_0),
        .I1(raddr_reg[3]),
        .I2(raddr_reg[2]),
        .I3(\raddr[3]_i_3__3_n_0 ),
        .I4(pop),
        .I5(D),
        .O(\raddr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAA999)) 
    \raddr[3]_i_2__4 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[0]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .I4(raddr_reg[1]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \raddr[3]_i_3__3 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .O(\raddr[3]_i_3__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[0]_i_1__5_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[1]_i_1__5_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[2]_i_1__5_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[3]_i_2__4_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \tmp_addr[63]_i_1 
       (.I0(rreq_valid),
        .I1(ARREADY_Dummy),
        .I2(\dout_reg[0] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "userdma_gmem1_m_axi_fifo" *) 
module design_1_userdma_0_0_userdma_gmem1_m_axi_fifo__parameterized1
   (din,
    ap_clk,
    SR,
    ap_rst_n,
    p_13_in,
    \mOutPtr_reg[0]_0 ,
    Q,
    RREADY_Dummy,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_rctl_ready,
    \dout_reg[0]_2 ,
    m_axi_gmem1_ARREADY,
    \dout_reg[0]_3 );
  output [0:0]din;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input p_13_in;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]Q;
  input RREADY_Dummy;
  input [0:0]\dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_rctl_ready;
  input \dout_reg[0]_2 ;
  input m_axi_gmem1_ARREADY;
  input \dout_reg[0]_3 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire [0:0]din;
  wire [0:0]\dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire dout_vld_i_1__10_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__11_n_0;
  wire empty_n_reg_n_0;
  wire fifo_rctl_ready;
  wire full_n_i_1__11_n_0;
  wire full_n_i_2__11_n_0;
  wire full_n_reg_n_0;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_1__13_n_0 ;
  wire \mOutPtr[3]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_2__6_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem1_ARREADY;
  wire p_12_in;
  wire p_13_in;
  wire p_8_in;
  wire pop;
  wire \raddr[0]_i_1__6_n_0 ;
  wire \raddr[1]_i_1__6_n_0 ;
  wire \raddr[2]_i_1__6_n_0 ;
  wire \raddr[3]_i_1__6_n_0 ;
  wire \raddr[3]_i_2__5_n_0 ;
  wire \raddr[3]_i_3__4_n_0 ;
  wire [3:0]raddr_reg;

  design_1_userdma_0_0_userdma_gmem1_m_axi_srl__parameterized0 U_fifo_srl
       (.Q(raddr_reg),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .burst_valid(burst_valid),
        .din(din),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[0]_1 (Q),
        .\dout_reg[0]_2 (\dout_reg[0] ),
        .\dout_reg[0]_3 (\dout_reg[0]_0 ),
        .\dout_reg[0]_4 (\dout_reg[0]_1 ),
        .\dout_reg[0]_5 (full_n_reg_n_0),
        .\dout_reg[0]_6 (\dout_reg[0]_2 ),
        .\dout_reg[0]_7 (\dout_reg[0]_3 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .pop(pop));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    dout_vld_i_1__10
       (.I0(burst_valid),
        .I1(\dout_reg[0] ),
        .I2(RREADY_Dummy),
        .I3(Q),
        .I4(empty_n_reg_n_0),
        .O(dout_vld_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__10_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__11_n_0),
        .I1(pop),
        .I2(full_n_reg_n_0),
        .I3(p_13_in),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(full_n_i_2__11_n_0),
        .I2(p_13_in),
        .I3(full_n_reg_n_0),
        .I4(pop),
        .O(full_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_0),
        .Q(full_n_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__10 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h2AFFD500D500D500)) 
    \mOutPtr[4]_i_1__10 
       (.I0(burst_valid),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Q),
        .I3(empty_n_reg_n_0),
        .I4(p_13_in),
        .I5(full_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__6 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[4]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h0080808088888888)) 
    \mOutPtr[4]_i_3__5 
       (.I0(p_13_in),
        .I1(full_n_reg_n_0),
        .I2(burst_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(Q),
        .I5(empty_n_reg_n_0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[2]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[3]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[4]_i_2__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__6 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \raddr[1]_i_1__6 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \raddr[2]_i_1__6 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[3]_i_1__6 
       (.I0(\raddr[3]_i_3__4_n_0 ),
        .I1(raddr_reg[3]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .I5(p_8_in),
        .O(\raddr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAA9A9A9)) 
    \raddr[3]_i_2__5 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[0]),
        .I3(empty_n_reg_n_0),
        .I4(p_12_in),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \raddr[3]_i_3__4 
       (.I0(empty_n_reg_n_0),
        .I1(Q),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(burst_valid),
        .I4(full_n_reg_n_0),
        .I5(p_13_in),
        .O(\raddr[3]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000D500D500D500)) 
    \raddr[3]_i_4__0 
       (.I0(burst_valid),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Q),
        .I3(empty_n_reg_n_0),
        .I4(p_13_in),
        .I5(full_n_reg_n_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[0]_i_1__6_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[1]_i_1__6_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[2]_i_1__6_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[3]_i_2__5_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "userdma_gmem1_m_axi_fifo" *) 
module design_1_userdma_0_0_userdma_gmem1_m_axi_fifo__parameterized1_7
   (fifo_rctl_ready,
    p_13_in,
    D,
    rreq_handling_reg,
    E,
    full_n_reg_0,
    full_n_reg_1,
    rreq_handling_reg_0,
    ap_rst_n_0,
    ap_rst_n_1,
    full_n_reg_2,
    full_n_reg_3,
    full_n_reg_4,
    full_n_reg_5,
    full_n_reg_6,
    full_n_reg_7,
    \start_addr_reg[2] ,
    \end_addr_reg[3] ,
    \end_addr_reg[4] ,
    \start_addr_reg[5] ,
    \start_addr_reg[6] ,
    \end_addr_reg[7] ,
    \start_addr_reg[8] ,
    \start_addr_reg[9] ,
    \start_addr_reg[10] ,
    \start_addr_reg[11] ,
    SR,
    ap_clk,
    ap_rst_n,
    sect_cnt0,
    Q,
    RBURST_READY_Dummy,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    m_axi_gmem1_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.sect_handling_reg_0 ,
    CO,
    \sect_cnt_reg[51] ,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[9]_1 );
  output fifo_rctl_ready;
  output p_13_in;
  output [50:0]D;
  output rreq_handling_reg;
  output [0:0]E;
  output full_n_reg_0;
  output full_n_reg_1;
  output rreq_handling_reg_0;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output full_n_reg_2;
  output full_n_reg_3;
  output full_n_reg_4;
  output full_n_reg_5;
  output full_n_reg_6;
  output full_n_reg_7;
  output \start_addr_reg[2] ;
  output \end_addr_reg[3] ;
  output \end_addr_reg[4] ;
  output \start_addr_reg[5] ;
  output \start_addr_reg[6] ;
  output \end_addr_reg[7] ;
  output \start_addr_reg[8] ;
  output \start_addr_reg[9] ;
  output \start_addr_reg[10] ;
  output \start_addr_reg[11] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [50:0]sect_cnt0;
  input [50:0]Q;
  input RBURST_READY_Dummy;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input m_axi_gmem1_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \could_multi_bursts.sect_handling_reg ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input [0:0]CO;
  input [0:0]\sect_cnt_reg[51] ;
  input [0:0]\sect_addr_buf_reg[2] ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [9:0]\sect_len_buf_reg[9]_1 ;

  wire [0:0]CO;
  wire [50:0]D;
  wire [0:0]E;
  wire [50:0]Q;
  wire RBURST_READY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire dout_vld_i_1__9_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__10_n_0;
  wire empty_n_reg_n_0;
  wire \end_addr_reg[3] ;
  wire \end_addr_reg[4] ;
  wire \end_addr_reg[7] ;
  wire fifo_rctl_ready;
  wire full_n_i_1__10_n_0;
  wire full_n_i_2__10_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire full_n_reg_5;
  wire full_n_reg_6;
  wire full_n_reg_7;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr[2]_i_1__14_n_0 ;
  wire \mOutPtr[3]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_1__11_n_0 ;
  wire \mOutPtr[4]_i_2__7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem1_ARREADY;
  wire need_rlast;
  wire p_12_in;
  wire p_13_in;
  wire pop;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[51] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire [9:0]\sect_len_buf_reg[9]_1 ;
  wire \start_addr_reg[10] ;
  wire \start_addr_reg[11] ;
  wire \start_addr_reg[2] ;
  wire \start_addr_reg[5] ;
  wire \start_addr_reg[6] ;
  wire \start_addr_reg[8] ;
  wire \start_addr_reg[9] ;

  LUT4 #(
    .INIT(16'hD0FF)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(CO),
        .I1(full_n_reg_0),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(\sect_cnt_reg[51] ),
        .O(rreq_handling_reg));
  LUT4 #(
    .INIT(16'h8F88)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .O(full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(full_n_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(full_n_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .O(full_n_reg_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(full_n_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFAFAFAFABAFABABA)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem1_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I5(\could_multi_bursts.sect_handling_reg_0 ),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    dout_vld_i_1__9
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(dout_vld_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__9_n_0),
        .Q(need_rlast),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hFFFF8C88)) 
    empty_n_i_1
       (.I0(empty_n_i_2__10_n_0),
        .I1(empty_n_reg_n_0),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(p_13_in),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_0),
        .I2(p_13_in),
        .I3(pop),
        .I4(fifo_rctl_ready),
        .O(full_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    full_n_i_3__3
       (.I0(empty_n_reg_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h8AFF750075008AFF)) 
    \mOutPtr[1]_i_1__11 
       (.I0(empty_n_reg_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(p_13_in),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__14 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__10_n_0 ));
  LUT4 #(
    .INIT(16'h59AA)) 
    \mOutPtr[4]_i_1__11 
       (.I0(p_13_in),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .I3(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__7 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[4]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \mOutPtr[4]_i_3__6 
       (.I0(p_13_in),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .I3(empty_n_reg_n_0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__11_n_0 ),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__11_n_0 ),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__11_n_0 ),
        .D(\mOutPtr[2]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__11_n_0 ),
        .D(\mOutPtr[3]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__11_n_0 ),
        .D(\mOutPtr[4]_i_2__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(full_n_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(sect_cnt0[9]),
        .I1(rreq_handling_reg),
        .I2(Q[9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(sect_cnt0[10]),
        .I1(rreq_handling_reg),
        .I2(Q[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(sect_cnt0[11]),
        .I1(rreq_handling_reg),
        .I2(Q[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(sect_cnt0[12]),
        .I1(rreq_handling_reg),
        .I2(Q[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(sect_cnt0[13]),
        .I1(rreq_handling_reg),
        .I2(Q[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(sect_cnt0[14]),
        .I1(rreq_handling_reg),
        .I2(Q[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(sect_cnt0[15]),
        .I1(rreq_handling_reg),
        .I2(Q[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(sect_cnt0[16]),
        .I1(rreq_handling_reg),
        .I2(Q[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(sect_cnt0[17]),
        .I1(rreq_handling_reg),
        .I2(Q[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(sect_cnt0[18]),
        .I1(rreq_handling_reg),
        .I2(Q[18]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(sect_cnt0[0]),
        .I1(rreq_handling_reg),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(sect_cnt0[19]),
        .I1(rreq_handling_reg),
        .I2(Q[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(sect_cnt0[20]),
        .I1(rreq_handling_reg),
        .I2(Q[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(sect_cnt0[21]),
        .I1(rreq_handling_reg),
        .I2(Q[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(sect_cnt0[22]),
        .I1(rreq_handling_reg),
        .I2(Q[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(sect_cnt0[23]),
        .I1(rreq_handling_reg),
        .I2(Q[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(sect_cnt0[24]),
        .I1(rreq_handling_reg),
        .I2(Q[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(sect_cnt0[25]),
        .I1(rreq_handling_reg),
        .I2(Q[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(sect_cnt0[26]),
        .I1(rreq_handling_reg),
        .I2(Q[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(sect_cnt0[27]),
        .I1(rreq_handling_reg),
        .I2(Q[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(sect_cnt0[28]),
        .I1(rreq_handling_reg),
        .I2(Q[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(sect_cnt0[1]),
        .I1(rreq_handling_reg),
        .I2(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(sect_cnt0[29]),
        .I1(rreq_handling_reg),
        .I2(Q[29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(sect_cnt0[30]),
        .I1(rreq_handling_reg),
        .I2(Q[30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(sect_cnt0[31]),
        .I1(rreq_handling_reg),
        .I2(Q[31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(sect_cnt0[32]),
        .I1(rreq_handling_reg),
        .I2(Q[32]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(sect_cnt0[33]),
        .I1(rreq_handling_reg),
        .I2(Q[33]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(sect_cnt0[34]),
        .I1(rreq_handling_reg),
        .I2(Q[34]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(sect_cnt0[35]),
        .I1(rreq_handling_reg),
        .I2(Q[35]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(sect_cnt0[36]),
        .I1(rreq_handling_reg),
        .I2(Q[36]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(sect_cnt0[37]),
        .I1(rreq_handling_reg),
        .I2(Q[37]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(sect_cnt0[38]),
        .I1(rreq_handling_reg),
        .I2(Q[38]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(sect_cnt0[2]),
        .I1(rreq_handling_reg),
        .I2(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(sect_cnt0[39]),
        .I1(rreq_handling_reg),
        .I2(Q[39]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(sect_cnt0[40]),
        .I1(rreq_handling_reg),
        .I2(Q[40]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(sect_cnt0[41]),
        .I1(rreq_handling_reg),
        .I2(Q[41]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(sect_cnt0[42]),
        .I1(rreq_handling_reg),
        .I2(Q[42]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(sect_cnt0[43]),
        .I1(rreq_handling_reg),
        .I2(Q[43]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(sect_cnt0[44]),
        .I1(rreq_handling_reg),
        .I2(Q[44]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(sect_cnt0[45]),
        .I1(rreq_handling_reg),
        .I2(Q[45]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(sect_cnt0[46]),
        .I1(rreq_handling_reg),
        .I2(Q[46]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(sect_cnt0[47]),
        .I1(rreq_handling_reg),
        .I2(Q[47]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(sect_cnt0[48]),
        .I1(rreq_handling_reg),
        .I2(Q[48]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(sect_cnt0[3]),
        .I1(rreq_handling_reg),
        .I2(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(sect_cnt0[49]),
        .I1(rreq_handling_reg),
        .I2(Q[49]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(sect_cnt0[50]),
        .I1(rreq_handling_reg),
        .I2(Q[50]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(sect_cnt0[4]),
        .I1(rreq_handling_reg),
        .I2(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(sect_cnt0[5]),
        .I1(rreq_handling_reg),
        .I2(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(sect_cnt0[6]),
        .I1(rreq_handling_reg),
        .I2(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(sect_cnt0[7]),
        .I1(rreq_handling_reg),
        .I2(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(sect_cnt0[8]),
        .I1(rreq_handling_reg),
        .I2(Q[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [0]),
        .I5(\sect_len_buf_reg[9]_1 [0]),
        .O(\start_addr_reg[2] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [1]),
        .I4(\sect_len_buf_reg[9]_1 [1]),
        .I5(\sect_len_buf_reg[9] [1]),
        .O(\end_addr_reg[3] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [2]),
        .I4(\sect_len_buf_reg[9]_1 [2]),
        .I5(\sect_len_buf_reg[9] [2]),
        .O(\end_addr_reg[4] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [3]),
        .I4(\sect_len_buf_reg[9]_0 [3]),
        .I5(\sect_len_buf_reg[9]_1 [3]),
        .O(\start_addr_reg[5] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(\sect_len_buf_reg[9]_1 [4]),
        .O(\start_addr_reg[6] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [5]),
        .I4(\sect_len_buf_reg[9]_1 [5]),
        .I5(\sect_len_buf_reg[9] [5]),
        .O(\end_addr_reg[7] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [6]),
        .I4(\sect_len_buf_reg[9]_0 [6]),
        .I5(\sect_len_buf_reg[9]_1 [6]),
        .O(\start_addr_reg[8] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [7]),
        .I4(\sect_len_buf_reg[9]_0 [7]),
        .I5(\sect_len_buf_reg[9]_1 [7]),
        .O(\start_addr_reg[9] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [8]),
        .I4(\sect_len_buf_reg[9]_0 [8]),
        .I5(\sect_len_buf_reg[9]_1 [8]),
        .O(\start_addr_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1 
       (.I0(full_n_reg_0),
        .O(full_n_reg_2));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(\sect_len_buf_reg[9]_0 [9]),
        .I5(\sect_len_buf_reg[9]_1 [9]),
        .O(\start_addr_reg[11] ));
  LUT6 #(
    .INIT(64'hCCCC4C44FFFFFFFF)) 
    \state[1]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(\could_multi_bursts.sect_handling_reg ),
        .O(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "userdma_gmem1_m_axi_fifo" *) 
module design_1_userdma_0_0_userdma_gmem1_m_axi_fifo__parameterized3
   (gmem1_RVALID,
    full_n_reg_0,
    dout,
    SR,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    paralleltostreamwithburst_U0_m_axi_gmem1_RREADY,
    push,
    din);
  output gmem1_RVALID;
  output full_n_reg_0;
  output [32:0]dout;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input paralleltostreamwithburst_U0_m_axi_gmem1_RREADY;
  input push;
  input [33:0]din;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_i_1__8_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__9_n_0;
  wire empty_n_i_3__3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__9_n_0;
  wire full_n_i_2__9_n_0;
  wire full_n_i_3__4_n_0;
  wire full_n_reg_0;
  wire gmem1_RVALID;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__12_n_0 ;
  wire \mOutPtr[3]_i_1__11_n_0 ;
  wire \mOutPtr[4]_i_1__9_n_0 ;
  wire \mOutPtr[5]_i_1__2_n_0 ;
  wire \mOutPtr[5]_i_2__2_n_0 ;
  wire \mOutPtr[6]_i_1__2_n_0 ;
  wire \mOutPtr[7]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_2_n_0 ;
  wire \mOutPtr[8]_i_1__0_n_0 ;
  wire \mOutPtr[8]_i_2__0_n_0 ;
  wire \mOutPtr[8]_i_3__0_n_0 ;
  wire \mOutPtr[8]_i_5__0_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire \mOutPtr_reg_n_0_[8] ;
  wire paralleltostreamwithburst_U0_m_axi_gmem1_RREADY;
  wire pop;
  wire push;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[1]_i_2_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[3]_i_2_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[7]_i_1__0_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;

  design_1_userdma_0_0_userdma_gmem1_m_axi_mem__parameterized0 U_fifo_mem
       (.Q({\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .gmem1_RVALID(gmem1_RVALID),
        .mem_reg_0(empty_n_reg_n_0),
        .paralleltostreamwithburst_U0_m_axi_gmem1_RREADY(paralleltostreamwithburst_U0_m_axi_gmem1_RREADY),
        .pop(pop),
        .push(push),
        .raddr(raddr),
        .rnext(rnext));
  LUT3 #(
    .INIT(8'hF2)) 
    dout_vld_i_1__8
       (.I0(gmem1_RVALID),
        .I1(paralleltostreamwithburst_U0_m_axi_gmem1_RREADY),
        .I2(empty_n_reg_n_0),
        .O(dout_vld_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__8_n_0),
        .Q(gmem1_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__9_n_0),
        .I1(pop),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(full_n_reg_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[8] ),
        .I3(empty_n_i_3__3_n_0),
        .O(empty_n_i_2__9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    empty_n_i_3__3
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_3__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(full_n_i_2__9_n_0),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(pop),
        .O(full_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    full_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[8] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(full_n_i_3__4_n_0),
        .O(full_n_i_2__9_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    full_n_i_3__4
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_3__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__9 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(mOutPtr18_out),
        .O(\mOutPtr[2]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(mOutPtr18_out),
        .O(\mOutPtr[3]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(mOutPtr18_out),
        .O(\mOutPtr[4]_i_1__9_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mOutPtr[5]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr[7]_i_2_n_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[5]_i_2__2_n_0 ),
        .O(\mOutPtr[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \mOutPtr[6]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr[7]_i_2_n_0 ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_5__0_n_0 ),
        .O(\mOutPtr[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7878F0C37878F0F0)) 
    \mOutPtr[7]_i_1__0 
       (.I0(\mOutPtr[8]_i_5__0_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .I5(\mOutPtr[7]_i_2_n_0 ),
        .O(\mOutPtr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \mOutPtr[7]_i_2 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[8]_i_1__0 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h669AAA9AAA9AAA9A)) 
    \mOutPtr[8]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[8] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr[8]_i_3__0_n_0 ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .I5(\mOutPtr[8]_i_5__0_n_0 ),
        .O(\mOutPtr[8]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \mOutPtr[8]_i_3__0 
       (.I0(\mOutPtr[7]_i_2_n_0 ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[8]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[8]_i_4__0 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(pop),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5__0 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[5]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[6]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[7]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[8]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1__0 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr[7]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(\waddr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .O(\waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "userdma_gmem1_m_axi_load" *) 
module design_1_userdma_0_0_userdma_gmem1_m_axi_load
   (full_n_reg,
    gmem1_RVALID,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    \tmp_len_reg[31]_0 ,
    dout,
    SR,
    ap_clk,
    ready_for_outstanding,
    ap_rst_n,
    Q,
    \mOutPtr_reg[0] ,
    ARREADY_Dummy,
    D,
    paralleltostreamwithburst_U0_m_axi_gmem1_RREADY,
    in,
    push,
    din);
  output full_n_reg;
  output gmem1_RVALID;
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output [91:0]\tmp_len_reg[31]_0 ;
  output [32:0]dout;
  input [0:0]SR;
  input ap_clk;
  input ready_for_outstanding;
  input ap_rst_n;
  input [0:0]Q;
  input [0:0]\mOutPtr_reg[0] ;
  input ARREADY_Dummy;
  input [0:0]D;
  input paralleltostreamwithburst_U0_m_axi_gmem1_RREADY;
  input [93:0]in;
  input push;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [0:0]D;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]din;
  wire [32:0]dout;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_101;
  wire fifo_rreq_n_102;
  wire fifo_rreq_n_103;
  wire fifo_rreq_n_104;
  wire fifo_rreq_n_105;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire full_n_reg;
  wire gmem1_RVALID;
  wire [93:0]in;
  wire [0:0]\mOutPtr_reg[0] ;
  wire next_rreq;
  wire paralleltostreamwithburst_U0_m_axi_gmem1_RREADY;
  wire push;
  wire ready_for_outstanding;
  wire [28:0]rreq_len;
  wire [31:2]tmp_len0;
  wire tmp_len0_carry__0_n_0;
  wire tmp_len0_carry__0_n_1;
  wire tmp_len0_carry__0_n_2;
  wire tmp_len0_carry__0_n_3;
  wire tmp_len0_carry__1_n_0;
  wire tmp_len0_carry__1_n_1;
  wire tmp_len0_carry__1_n_2;
  wire tmp_len0_carry__1_n_3;
  wire tmp_len0_carry__2_n_0;
  wire tmp_len0_carry__2_n_1;
  wire tmp_len0_carry__2_n_2;
  wire tmp_len0_carry__2_n_3;
  wire tmp_len0_carry__3_n_0;
  wire tmp_len0_carry__3_n_1;
  wire tmp_len0_carry__3_n_2;
  wire tmp_len0_carry__3_n_3;
  wire tmp_len0_carry__4_n_0;
  wire tmp_len0_carry__4_n_1;
  wire tmp_len0_carry__4_n_2;
  wire tmp_len0_carry__4_n_3;
  wire tmp_len0_carry__5_n_0;
  wire tmp_len0_carry__5_n_1;
  wire tmp_len0_carry__5_n_2;
  wire tmp_len0_carry__5_n_3;
  wire tmp_len0_carry__6_n_2;
  wire tmp_len0_carry__6_n_3;
  wire tmp_len0_carry_n_0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire [91:0]\tmp_len_reg[31]_0 ;
  wire [0:0]NLW_tmp_len0_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_len0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_len0_carry__6_O_UNCONNECTED;

  design_1_userdma_0_0_userdma_gmem1_m_axi_fifo__parameterized3 buff_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .full_n_reg_0(RREADY_Dummy),
        .gmem1_RVALID(gmem1_RVALID),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .paralleltostreamwithburst_U0_m_axi_gmem1_RREADY(paralleltostreamwithburst_U0_m_axi_gmem1_RREADY),
        .push(push));
  design_1_userdma_0_0_userdma_gmem1_m_axi_fifo fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .E(next_rreq),
        .Q(Q),
        .S({fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (ARVALID_Dummy),
        .\dout_reg[66] ({fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103}),
        .\dout_reg[70] ({fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99,fifo_rreq_n_100}),
        .\dout_reg[78] ({fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107}),
        .\dout_reg[82] ({fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111}),
        .\dout_reg[86] ({fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115}),
        .\dout_reg[90] ({fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119}),
        .\dout_reg[92] ({rreq_len,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92}),
        .\dout_reg[93] ({fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122}),
        .dout_vld_reg_0(fifo_rreq_n_123),
        .full_n_reg_0(full_n_reg),
        .in(in));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_84),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_83),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_82),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_81),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_80),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_79),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_78),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_77),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_76),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_75),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_74),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_73),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_72),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_71),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_70),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_69),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_92),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(\tmp_len_reg[31]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(\tmp_len_reg[31]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(\tmp_len_reg[31]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(\tmp_len_reg[31]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(\tmp_len_reg[31]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(\tmp_len_reg[31]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(\tmp_len_reg[31]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(\tmp_len_reg[31]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_91),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(\tmp_len_reg[31]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(\tmp_len_reg[31]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(\tmp_len_reg[31]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(\tmp_len_reg[31]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(\tmp_len_reg[31]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(\tmp_len_reg[31]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(\tmp_len_reg[31]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(\tmp_len_reg[31]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(\tmp_len_reg[31]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(\tmp_len_reg[31]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_90),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(\tmp_len_reg[31]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(\tmp_len_reg[31]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(\tmp_len_reg[31]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(\tmp_len_reg[31]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(\tmp_len_reg[31]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(\tmp_len_reg[31]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(\tmp_len_reg[31]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(\tmp_len_reg[31]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(\tmp_len_reg[31]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(\tmp_len_reg[31]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_89),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(\tmp_len_reg[31]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(\tmp_len_reg[31]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(\tmp_len_reg[31]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(\tmp_len_reg[31]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_88),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_87),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_86),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_85),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({tmp_len0_carry_n_0,tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rreq_len[2:0],1'b0}),
        .O({tmp_len0[4:2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_0),
        .CO({tmp_len0_carry__0_n_0,tmp_len0_carry__0_n_1,tmp_len0_carry__0_n_2,tmp_len0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[6:3]),
        .O(tmp_len0[8:5]),
        .S({fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99,fifo_rreq_n_100}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__1
       (.CI(tmp_len0_carry__0_n_0),
        .CO({tmp_len0_carry__1_n_0,tmp_len0_carry__1_n_1,tmp_len0_carry__1_n_2,tmp_len0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[10:7]),
        .O(tmp_len0[12:9]),
        .S({fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__2
       (.CI(tmp_len0_carry__1_n_0),
        .CO({tmp_len0_carry__2_n_0,tmp_len0_carry__2_n_1,tmp_len0_carry__2_n_2,tmp_len0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[14:11]),
        .O(tmp_len0[16:13]),
        .S({fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__3
       (.CI(tmp_len0_carry__2_n_0),
        .CO({tmp_len0_carry__3_n_0,tmp_len0_carry__3_n_1,tmp_len0_carry__3_n_2,tmp_len0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[18:15]),
        .O(tmp_len0[20:17]),
        .S({fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__4
       (.CI(tmp_len0_carry__3_n_0),
        .CO({tmp_len0_carry__4_n_0,tmp_len0_carry__4_n_1,tmp_len0_carry__4_n_2,tmp_len0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[22:19]),
        .O(tmp_len0[24:21]),
        .S({fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__5
       (.CI(tmp_len0_carry__4_n_0),
        .CO({tmp_len0_carry__5_n_0,tmp_len0_carry__5_n_1,tmp_len0_carry__5_n_2,tmp_len0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[26:23]),
        .O(tmp_len0[28:25]),
        .S({fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__6
       (.CI(tmp_len0_carry__5_n_0),
        .CO({NLW_tmp_len0_carry__6_CO_UNCONNECTED[3:2],tmp_len0_carry__6_n_2,tmp_len0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_len[28:27]}),
        .O({NLW_tmp_len0_carry__6_O_UNCONNECTED[3],tmp_len0[31:29]}),
        .S({1'b0,fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122}));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[10]),
        .Q(\tmp_len_reg[31]_0 [70]),
        .R(SR));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[11]),
        .Q(\tmp_len_reg[31]_0 [71]),
        .R(SR));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[12]),
        .Q(\tmp_len_reg[31]_0 [72]),
        .R(SR));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[13]),
        .Q(\tmp_len_reg[31]_0 [73]),
        .R(SR));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[14]),
        .Q(\tmp_len_reg[31]_0 [74]),
        .R(SR));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[15]),
        .Q(\tmp_len_reg[31]_0 [75]),
        .R(SR));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[16]),
        .Q(\tmp_len_reg[31]_0 [76]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(\tmp_len_reg[31]_0 [77]),
        .R(SR));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[18]),
        .Q(\tmp_len_reg[31]_0 [78]),
        .R(SR));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[19]),
        .Q(\tmp_len_reg[31]_0 [79]),
        .R(SR));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[20]),
        .Q(\tmp_len_reg[31]_0 [80]),
        .R(SR));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[21]),
        .Q(\tmp_len_reg[31]_0 [81]),
        .R(SR));
  FDRE \tmp_len_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[22]),
        .Q(\tmp_len_reg[31]_0 [82]),
        .R(SR));
  FDRE \tmp_len_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[23]),
        .Q(\tmp_len_reg[31]_0 [83]),
        .R(SR));
  FDRE \tmp_len_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[24]),
        .Q(\tmp_len_reg[31]_0 [84]),
        .R(SR));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[25]),
        .Q(\tmp_len_reg[31]_0 [85]),
        .R(SR));
  FDRE \tmp_len_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[26]),
        .Q(\tmp_len_reg[31]_0 [86]),
        .R(SR));
  FDRE \tmp_len_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[27]),
        .Q(\tmp_len_reg[31]_0 [87]),
        .R(SR));
  FDRE \tmp_len_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[28]),
        .Q(\tmp_len_reg[31]_0 [88]),
        .R(SR));
  FDRE \tmp_len_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[29]),
        .Q(\tmp_len_reg[31]_0 [89]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[31]_0 [62]),
        .R(SR));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[30]),
        .Q(\tmp_len_reg[31]_0 [90]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [91]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[3]),
        .Q(\tmp_len_reg[31]_0 [63]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[4]),
        .Q(\tmp_len_reg[31]_0 [64]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[5]),
        .Q(\tmp_len_reg[31]_0 [65]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[6]),
        .Q(\tmp_len_reg[31]_0 [66]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[7]),
        .Q(\tmp_len_reg[31]_0 [67]),
        .R(SR));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[8]),
        .Q(\tmp_len_reg[31]_0 [68]),
        .R(SR));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[9]),
        .Q(\tmp_len_reg[31]_0 [69]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_123),
        .Q(ARVALID_Dummy),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "userdma_gmem1_m_axi_mem" *) 
module design_1_userdma_0_0_userdma_gmem1_m_axi_mem__parameterized0
   (rnext,
    pop,
    dout,
    raddr,
    mem_reg_0,
    paralleltostreamwithburst_U0_m_axi_gmem1_RREADY,
    gmem1_RVALID,
    ap_rst_n,
    ap_clk,
    SR,
    Q,
    din,
    push);
  output [7:0]rnext;
  output pop;
  output [32:0]dout;
  input [7:0]raddr;
  input mem_reg_0;
  input paralleltostreamwithburst_U0_m_axi_gmem1_RREADY;
  input gmem1_RVALID;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SR;
  input [7:0]Q;
  input [33:0]din;
  input push;

  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]din;
  wire [32:0]dout;
  wire gmem1_RVALID;
  wire mem_reg_0;
  wire mem_reg_i_1__2_n_0;
  wire mem_reg_n_33;
  wire paralleltostreamwithburst_U0_m_axi_gmem1_RREADY;
  wire pop;
  wire push;
  wire [7:0]raddr;
  wire [7:0]raddr_reg;
  wire \raddr_reg[5]_i_2__0_n_0 ;
  wire \raddr_reg[7]_i_2_n_0 ;
  wire \raddr_reg[7]_i_3_n_0 ;
  wire [7:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({dout[32],mem_reg_n_33}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1__2_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({push,push,push,push}));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1__2
       (.I0(pop),
        .I1(ap_rst_n),
        .O(mem_reg_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    mem_reg_i_4__0
       (.I0(mem_reg_0),
        .I1(paralleltostreamwithburst_U0_m_axi_gmem1_RREADY),
        .I2(gmem1_RVALID),
        .O(pop));
  LUT6 #(
    .INIT(64'h4A5A5A5A5A5A5A5A)) 
    \raddr_reg[0]_i_1__0 
       (.I0(raddr[0]),
        .I1(\raddr_reg[5]_i_2__0_n_0 ),
        .I2(pop),
        .I3(raddr[3]),
        .I4(raddr[2]),
        .I5(raddr[1]),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h66662666CCCCCCCC)) 
    \raddr_reg[1]_i_1__0 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(raddr[3]),
        .I4(\raddr_reg[5]_i_2__0_n_0 ),
        .I5(pop),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h0FDFFFFFF0000000)) 
    \raddr_reg[2]_i_1__0 
       (.I0(raddr[3]),
        .I1(\raddr_reg[5]_i_2__0_n_0 ),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h2FFFFFFFC0000000)) 
    \raddr_reg[3]_i_1__0 
       (.I0(\raddr_reg[5]_i_2__0_n_0 ),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h3BFFC000)) 
    \raddr_reg[4]_i_1__0 
       (.I0(\raddr_reg[5]_i_2__0_n_0 ),
        .I1(\raddr_reg[7]_i_3_n_0 ),
        .I2(raddr[0]),
        .I3(pop),
        .I4(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h3CF0A0F0F0F0F0F0)) 
    \raddr_reg[5]_i_1__0 
       (.I0(\raddr_reg[5]_i_2__0_n_0 ),
        .I1(raddr[4]),
        .I2(raddr[5]),
        .I3(\raddr_reg[7]_i_3_n_0 ),
        .I4(raddr[0]),
        .I5(pop),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[5]_i_2__0 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[7]),
        .I3(raddr[6]),
        .O(\raddr_reg[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hDD22FF00DF00FF00)) 
    \raddr_reg[6]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(raddr[7]),
        .I3(raddr[6]),
        .I4(\raddr_reg[7]_i_3_n_0 ),
        .I5(raddr[0]),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'hF038F0F0F0F0F0F0)) 
    \raddr_reg[7]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[6]),
        .I2(raddr[7]),
        .I3(\raddr_reg[7]_i_2_n_0 ),
        .I4(pop),
        .I5(\raddr_reg[7]_i_3_n_0 ),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr_reg[7]_i_2 
       (.I0(raddr[4]),
        .I1(raddr[5]),
        .O(\raddr_reg[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \raddr_reg[7]_i_3 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .O(\raddr_reg[7]_i_3_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "userdma_gmem1_m_axi_read" *) 
module design_1_userdma_0_0_userdma_gmem1_m_axi_read
   (ARREADY_Dummy,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    push,
    Q,
    \state_reg[0] ,
    din,
    m_axi_gmem1_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    ap_clk,
    SR,
    ap_rst_n,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RVALID,
    D,
    \data_p2_reg[32] );
  output ARREADY_Dummy;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output push;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [61:0]m_axi_gmem1_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input RBURST_READY_Dummy;
  input m_axi_gmem1_ARREADY;
  input m_axi_gmem1_RVALID;
  input [91:0]D;
  input [32:0]\data_p2_reg[32] ;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [91:0]D;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]araddr_tmp;
  wire [9:0]beat_len;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[63]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire \end_addr[13]_i_2_n_0 ;
  wire \end_addr[13]_i_3_n_0 ;
  wire \end_addr[13]_i_4_n_0 ;
  wire \end_addr[13]_i_5_n_0 ;
  wire \end_addr[17]_i_2_n_0 ;
  wire \end_addr[17]_i_3_n_0 ;
  wire \end_addr[17]_i_4_n_0 ;
  wire \end_addr[17]_i_5_n_0 ;
  wire \end_addr[21]_i_2_n_0 ;
  wire \end_addr[21]_i_3_n_0 ;
  wire \end_addr[21]_i_4_n_0 ;
  wire \end_addr[21]_i_5_n_0 ;
  wire \end_addr[25]_i_2_n_0 ;
  wire \end_addr[25]_i_3_n_0 ;
  wire \end_addr[25]_i_4_n_0 ;
  wire \end_addr[25]_i_5_n_0 ;
  wire \end_addr[29]_i_2_n_0 ;
  wire \end_addr[29]_i_3_n_0 ;
  wire \end_addr[29]_i_4_n_0 ;
  wire \end_addr[29]_i_5_n_0 ;
  wire \end_addr[33]_i_2_n_0 ;
  wire \end_addr[33]_i_3_n_0 ;
  wire \end_addr[5]_i_2_n_0 ;
  wire \end_addr[5]_i_3_n_0 ;
  wire \end_addr[5]_i_4_n_0 ;
  wire \end_addr[5]_i_5_n_0 ;
  wire \end_addr[9]_i_2_n_0 ;
  wire \end_addr[9]_i_3_n_0 ;
  wire \end_addr[9]_i_4_n_0 ;
  wire \end_addr[9]_i_5_n_0 ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_27;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_32;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_38;
  wire fifo_rctl_n_39;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_40;
  wire fifo_rctl_n_41;
  wire fifo_rctl_n_42;
  wire fifo_rctl_n_43;
  wire fifo_rctl_n_44;
  wire fifo_rctl_n_45;
  wire fifo_rctl_n_46;
  wire fifo_rctl_n_47;
  wire fifo_rctl_n_48;
  wire fifo_rctl_n_49;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_50;
  wire fifo_rctl_n_51;
  wire fifo_rctl_n_52;
  wire fifo_rctl_n_53;
  wire fifo_rctl_n_55;
  wire fifo_rctl_n_56;
  wire fifo_rctl_n_57;
  wire fifo_rctl_n_58;
  wire fifo_rctl_n_59;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_60;
  wire fifo_rctl_n_61;
  wire fifo_rctl_n_62;
  wire fifo_rctl_n_63;
  wire fifo_rctl_n_64;
  wire fifo_rctl_n_65;
  wire fifo_rctl_n_66;
  wire fifo_rctl_n_67;
  wire fifo_rctl_n_68;
  wire fifo_rctl_n_69;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_70;
  wire fifo_rctl_n_71;
  wire fifo_rctl_n_72;
  wire fifo_rctl_n_73;
  wire fifo_rctl_n_74;
  wire fifo_rctl_n_75;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_0;
  wire first_sect_carry__0_i_2__0_n_0;
  wire first_sect_carry__0_i_3__0_n_0;
  wire first_sect_carry__0_i_4__0_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1__0_n_0;
  wire first_sect_carry__1_i_2__0_n_0;
  wire first_sect_carry__1_i_3__0_n_0;
  wire first_sect_carry__1_i_4__0_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1__0_n_0;
  wire first_sect_carry__2_i_2__0_n_0;
  wire first_sect_carry__2_i_3__0_n_0;
  wire first_sect_carry__2_i_4__0_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1__0_n_0;
  wire first_sect_carry__3_i_2__0_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_i_1__0_n_0;
  wire last_sect_carry__0_i_2__0_n_0;
  wire last_sect_carry__0_i_3__0_n_0;
  wire last_sect_carry__0_i_4__0_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1__0_n_0;
  wire last_sect_carry__1_i_2__0_n_0;
  wire last_sect_carry__1_i_3__0_n_0;
  wire last_sect_carry__1_i_4__0_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1__0_n_0;
  wire last_sect_carry__2_i_2__0_n_0;
  wire last_sect_carry__2_i_3__0_n_0;
  wire last_sect_carry__2_i_4__0_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1__0_n_0;
  wire last_sect_carry_i_2__0_n_0;
  wire last_sect_carry_i_3__0_n_0;
  wire last_sect_carry_i_4__0_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_RVALID;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire p_13_in;
  wire p_14_in;
  wire [11:2]p_1_in;
  wire push;
  wire rreq_handling_reg_n_0;
  wire rreq_valid;
  wire rs_rreq_n_1;
  wire rs_rreq_n_10;
  wire rs_rreq_n_100;
  wire rs_rreq_n_101;
  wire rs_rreq_n_102;
  wire rs_rreq_n_103;
  wire rs_rreq_n_104;
  wire rs_rreq_n_105;
  wire rs_rreq_n_106;
  wire rs_rreq_n_107;
  wire rs_rreq_n_108;
  wire rs_rreq_n_109;
  wire rs_rreq_n_11;
  wire rs_rreq_n_110;
  wire rs_rreq_n_111;
  wire rs_rreq_n_112;
  wire rs_rreq_n_113;
  wire rs_rreq_n_114;
  wire rs_rreq_n_115;
  wire rs_rreq_n_116;
  wire rs_rreq_n_117;
  wire rs_rreq_n_118;
  wire rs_rreq_n_119;
  wire rs_rreq_n_12;
  wire rs_rreq_n_120;
  wire rs_rreq_n_121;
  wire rs_rreq_n_122;
  wire rs_rreq_n_123;
  wire rs_rreq_n_124;
  wire rs_rreq_n_125;
  wire rs_rreq_n_126;
  wire rs_rreq_n_127;
  wire rs_rreq_n_128;
  wire rs_rreq_n_129;
  wire rs_rreq_n_13;
  wire rs_rreq_n_130;
  wire rs_rreq_n_131;
  wire rs_rreq_n_132;
  wire rs_rreq_n_133;
  wire rs_rreq_n_134;
  wire rs_rreq_n_135;
  wire rs_rreq_n_136;
  wire rs_rreq_n_137;
  wire rs_rreq_n_138;
  wire rs_rreq_n_139;
  wire rs_rreq_n_14;
  wire rs_rreq_n_140;
  wire rs_rreq_n_141;
  wire rs_rreq_n_142;
  wire rs_rreq_n_143;
  wire rs_rreq_n_144;
  wire rs_rreq_n_145;
  wire rs_rreq_n_146;
  wire rs_rreq_n_147;
  wire rs_rreq_n_148;
  wire rs_rreq_n_149;
  wire rs_rreq_n_15;
  wire rs_rreq_n_150;
  wire rs_rreq_n_151;
  wire rs_rreq_n_152;
  wire rs_rreq_n_153;
  wire rs_rreq_n_154;
  wire rs_rreq_n_155;
  wire rs_rreq_n_156;
  wire rs_rreq_n_157;
  wire rs_rreq_n_158;
  wire rs_rreq_n_159;
  wire rs_rreq_n_16;
  wire rs_rreq_n_160;
  wire rs_rreq_n_161;
  wire rs_rreq_n_162;
  wire rs_rreq_n_17;
  wire rs_rreq_n_18;
  wire rs_rreq_n_19;
  wire rs_rreq_n_20;
  wire rs_rreq_n_21;
  wire rs_rreq_n_22;
  wire rs_rreq_n_23;
  wire rs_rreq_n_3;
  wire rs_rreq_n_34;
  wire rs_rreq_n_35;
  wire rs_rreq_n_36;
  wire rs_rreq_n_37;
  wire rs_rreq_n_38;
  wire rs_rreq_n_39;
  wire rs_rreq_n_4;
  wire rs_rreq_n_40;
  wire rs_rreq_n_41;
  wire rs_rreq_n_42;
  wire rs_rreq_n_43;
  wire rs_rreq_n_44;
  wire rs_rreq_n_45;
  wire rs_rreq_n_46;
  wire rs_rreq_n_47;
  wire rs_rreq_n_48;
  wire rs_rreq_n_49;
  wire rs_rreq_n_5;
  wire rs_rreq_n_50;
  wire rs_rreq_n_51;
  wire rs_rreq_n_52;
  wire rs_rreq_n_53;
  wire rs_rreq_n_54;
  wire rs_rreq_n_55;
  wire rs_rreq_n_56;
  wire rs_rreq_n_57;
  wire rs_rreq_n_58;
  wire rs_rreq_n_59;
  wire rs_rreq_n_6;
  wire rs_rreq_n_60;
  wire rs_rreq_n_61;
  wire rs_rreq_n_62;
  wire rs_rreq_n_63;
  wire rs_rreq_n_64;
  wire rs_rreq_n_65;
  wire rs_rreq_n_66;
  wire rs_rreq_n_67;
  wire rs_rreq_n_68;
  wire rs_rreq_n_69;
  wire rs_rreq_n_7;
  wire rs_rreq_n_70;
  wire rs_rreq_n_71;
  wire rs_rreq_n_72;
  wire rs_rreq_n_73;
  wire rs_rreq_n_74;
  wire rs_rreq_n_75;
  wire rs_rreq_n_76;
  wire rs_rreq_n_77;
  wire rs_rreq_n_78;
  wire rs_rreq_n_79;
  wire rs_rreq_n_8;
  wire rs_rreq_n_80;
  wire rs_rreq_n_81;
  wire rs_rreq_n_82;
  wire rs_rreq_n_83;
  wire rs_rreq_n_84;
  wire rs_rreq_n_85;
  wire rs_rreq_n_86;
  wire rs_rreq_n_87;
  wire rs_rreq_n_88;
  wire rs_rreq_n_89;
  wire rs_rreq_n_9;
  wire rs_rreq_n_90;
  wire rs_rreq_n_91;
  wire rs_rreq_n_92;
  wire rs_rreq_n_93;
  wire rs_rreq_n_94;
  wire rs_rreq_n_95;
  wire rs_rreq_n_96;
  wire rs_rreq_n_97;
  wire rs_rreq_n_98;
  wire rs_rreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\state_reg[0] ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(p_1_in[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(p_1_in[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(p_1_in[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(p_1_in[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(p_1_in[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(p_1_in[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(p_1_in[9]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(p_1_in[10]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(p_1_in[11]),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_56),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem1_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem1_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem1_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem1_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem1_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem1_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem1_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem1_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem1_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem1_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem1_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem1_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem1_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem1_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem1_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem1_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem1_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem1_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem1_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem1_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem1_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem1_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem1_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem1_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem1_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem1_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem1_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem1_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem1_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem1_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem1_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem1_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem1_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem1_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem1_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem1_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem1_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem1_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem1_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem1_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem1_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem1_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem1_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem1_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem1_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem1_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem1_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem1_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem1_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem1_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem1_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem1_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem1_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem1_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem1_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem1_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem1_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem1_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem1_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem1_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem1_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem1_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem1_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem1_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem1_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem1_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem1_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem1_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem1_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem1_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem1_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem1_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem1_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem1_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem1_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem1_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem1_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem1_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem1_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem1_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem1_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem1_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem1_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem1_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem1_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(fifo_rctl_n_61),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(fifo_rctl_n_62),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(fifo_rctl_n_63),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(fifo_rctl_n_65),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_57),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_rreq_n_84),
        .I1(rs_rreq_n_22),
        .O(\end_addr[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_rreq_n_85),
        .I1(rs_rreq_n_23),
        .O(\end_addr[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_rreq_n_86),
        .I1(p_1_in[11]),
        .O(\end_addr[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_rreq_n_87),
        .I1(p_1_in[10]),
        .O(\end_addr[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_rreq_n_80),
        .I1(rs_rreq_n_18),
        .O(\end_addr[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_rreq_n_81),
        .I1(rs_rreq_n_19),
        .O(\end_addr[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_rreq_n_82),
        .I1(rs_rreq_n_20),
        .O(\end_addr[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_rreq_n_83),
        .I1(rs_rreq_n_21),
        .O(\end_addr[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_rreq_n_76),
        .I1(rs_rreq_n_14),
        .O(\end_addr[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_rreq_n_77),
        .I1(rs_rreq_n_15),
        .O(\end_addr[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_rreq_n_78),
        .I1(rs_rreq_n_16),
        .O(\end_addr[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_rreq_n_79),
        .I1(rs_rreq_n_17),
        .O(\end_addr[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_rreq_n_72),
        .I1(rs_rreq_n_10),
        .O(\end_addr[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_rreq_n_73),
        .I1(rs_rreq_n_11),
        .O(\end_addr[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_rreq_n_74),
        .I1(rs_rreq_n_12),
        .O(\end_addr[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_rreq_n_75),
        .I1(rs_rreq_n_13),
        .O(\end_addr[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_rreq_n_68),
        .I1(rs_rreq_n_6),
        .O(\end_addr[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_rreq_n_69),
        .I1(rs_rreq_n_7),
        .O(\end_addr[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_rreq_n_70),
        .I1(rs_rreq_n_8),
        .O(\end_addr[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_rreq_n_71),
        .I1(rs_rreq_n_9),
        .O(\end_addr[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_rreq_n_66),
        .I1(rs_rreq_n_4),
        .O(\end_addr[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_rreq_n_67),
        .I1(rs_rreq_n_5),
        .O(\end_addr[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_rreq_n_92),
        .I1(p_1_in[5]),
        .O(\end_addr[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_rreq_n_93),
        .I1(p_1_in[4]),
        .O(\end_addr[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_rreq_n_94),
        .I1(p_1_in[3]),
        .O(\end_addr[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_rreq_n_95),
        .I1(p_1_in[2]),
        .O(\end_addr[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_rreq_n_88),
        .I1(p_1_in[9]),
        .O(\end_addr[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_rreq_n_89),
        .I1(p_1_in[8]),
        .O(\end_addr[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_rreq_n_90),
        .I1(p_1_in[7]),
        .O(\end_addr[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_rreq_n_91),
        .I1(p_1_in[6]),
        .O(\end_addr[9]_i_5_n_0 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_153),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_152),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_151),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_150),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_149),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_148),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_147),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_146),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_145),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_144),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_143),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_142),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_141),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_140),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_139),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_138),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_137),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_136),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_135),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_134),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_161),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_133),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_132),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_131),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_130),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_129),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_128),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_127),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_126),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_125),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_124),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_160),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_123),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_122),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_121),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_120),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_119),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_118),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_117),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_116),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_115),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_114),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_159),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_113),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_112),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_111),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_110),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_109),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_108),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_107),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_106),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_105),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_104),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_158),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_103),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_102),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_101),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_100),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_157),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_156),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_155),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_154),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(SR));
  design_1_userdma_0_0_userdma_gmem1_m_axi_fifo__parameterized1 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .\dout_reg[0] (\state_reg[0] ),
        .\dout_reg[0]_0 (last_sect_buf_reg_n_0),
        .\dout_reg[0]_1 (rs_rreq_n_97),
        .\dout_reg[0]_2 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\dout_reg[0]_3 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .\mOutPtr_reg[0]_0 (push),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .p_13_in(p_13_in));
  design_1_userdma_0_0_userdma_gmem1_m_axi_fifo__parameterized1_7 fifo_rctl
       (.CO(last_sect),
        .D({fifo_rctl_n_2,fifo_rctl_n_3,fifo_rctl_n_4,fifo_rctl_n_5,fifo_rctl_n_6,fifo_rctl_n_7,fifo_rctl_n_8,fifo_rctl_n_9,fifo_rctl_n_10,fifo_rctl_n_11,fifo_rctl_n_12,fifo_rctl_n_13,fifo_rctl_n_14,fifo_rctl_n_15,fifo_rctl_n_16,fifo_rctl_n_17,fifo_rctl_n_18,fifo_rctl_n_19,fifo_rctl_n_20,fifo_rctl_n_21,fifo_rctl_n_22,fifo_rctl_n_23,fifo_rctl_n_24,fifo_rctl_n_25,fifo_rctl_n_26,fifo_rctl_n_27,fifo_rctl_n_28,fifo_rctl_n_29,fifo_rctl_n_30,fifo_rctl_n_31,fifo_rctl_n_32,fifo_rctl_n_33,fifo_rctl_n_34,fifo_rctl_n_35,fifo_rctl_n_36,fifo_rctl_n_37,fifo_rctl_n_38,fifo_rctl_n_39,fifo_rctl_n_40,fifo_rctl_n_41,fifo_rctl_n_42,fifo_rctl_n_43,fifo_rctl_n_44,fifo_rctl_n_45,fifo_rctl_n_46,fifo_rctl_n_47,fifo_rctl_n_48,fifo_rctl_n_49,fifo_rctl_n_50,fifo_rctl_n_51,fifo_rctl_n_52}),
        .E(p_14_in),
        .Q({rs_rreq_n_34,rs_rreq_n_35,rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39,rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43,rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47,rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51,rs_rreq_n_52,rs_rreq_n_53,rs_rreq_n_54,rs_rreq_n_55,rs_rreq_n_56,rs_rreq_n_57,rs_rreq_n_58,rs_rreq_n_59,rs_rreq_n_60,rs_rreq_n_61,rs_rreq_n_62,rs_rreq_n_63,rs_rreq_n_64,rs_rreq_n_65,rs_rreq_n_66,rs_rreq_n_67,rs_rreq_n_68,rs_rreq_n_69,rs_rreq_n_70,rs_rreq_n_71,rs_rreq_n_72,rs_rreq_n_73,rs_rreq_n_74,rs_rreq_n_75,rs_rreq_n_76,rs_rreq_n_77,rs_rreq_n_78,rs_rreq_n_79,rs_rreq_n_80,rs_rreq_n_81,rs_rreq_n_82,rs_rreq_n_83,rs_rreq_n_84}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_58),
        .ap_rst_n_1(fifo_rctl_n_59),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.sect_handling_reg (rreq_handling_reg_n_0),
        .\could_multi_bursts.sect_handling_reg_0 (rs_rreq_n_97),
        .\end_addr_reg[3] (fifo_rctl_n_67),
        .\end_addr_reg[4] (fifo_rctl_n_68),
        .\end_addr_reg[7] (fifo_rctl_n_71),
        .fifo_rctl_ready(fifo_rctl_ready),
        .full_n_reg_0(fifo_rctl_n_55),
        .full_n_reg_1(fifo_rctl_n_56),
        .full_n_reg_2(fifo_rctl_n_60),
        .full_n_reg_3(fifo_rctl_n_61),
        .full_n_reg_4(fifo_rctl_n_62),
        .full_n_reg_5(fifo_rctl_n_63),
        .full_n_reg_6(fifo_rctl_n_64),
        .full_n_reg_7(fifo_rctl_n_65),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .p_13_in(p_13_in),
        .rreq_handling_reg(fifo_rctl_n_53),
        .rreq_handling_reg_0(fifo_rctl_n_57),
        .\sect_addr_buf_reg[2] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[51] (rreq_valid),
        .\sect_len_buf_reg[9] ({\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_0 ({\end_addr_reg_n_0_[11] ,\end_addr_reg_n_0_[10] ,\end_addr_reg_n_0_[9] ,\end_addr_reg_n_0_[8] ,\end_addr_reg_n_0_[7] ,\end_addr_reg_n_0_[6] ,\end_addr_reg_n_0_[5] ,\end_addr_reg_n_0_[4] ,\end_addr_reg_n_0_[3] ,\end_addr_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_1 (beat_len),
        .\start_addr_reg[10] (fifo_rctl_n_74),
        .\start_addr_reg[11] (fifo_rctl_n_75),
        .\start_addr_reg[2] (fifo_rctl_n_66),
        .\start_addr_reg[5] (fifo_rctl_n_69),
        .\start_addr_reg[6] (fifo_rctl_n_70),
        .\start_addr_reg[8] (fifo_rctl_n_72),
        .\start_addr_reg[9] (fifo_rctl_n_73));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1__0_n_0,first_sect_carry__0_i_2__0_n_0,first_sect_carry__0_i_3__0_n_0,first_sect_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(p_0_in_0[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .I3(p_0_in_0[22]),
        .I4(\sect_cnt_reg_n_0_[21] ),
        .I5(p_0_in_0[21]),
        .O(first_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(p_0_in_0[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in_0[18]),
        .I4(\sect_cnt_reg_n_0_[19] ),
        .I5(p_0_in_0[19]),
        .O(first_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(p_0_in_0[15]),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(p_0_in_0[16]),
        .I4(p_0_in_0[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(first_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(p_0_in_0[12]),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .I3(p_0_in_0[13]),
        .I4(p_0_in_0[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(first_sect_carry__0_i_4__0_n_0));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1__0_n_0,first_sect_carry__1_i_2__0_n_0,first_sect_carry__1_i_3__0_n_0,first_sect_carry__1_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1__0
       (.I0(p_0_in_0[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in_0[33]),
        .I4(\sect_cnt_reg_n_0_[34] ),
        .I5(p_0_in_0[34]),
        .O(first_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(p_0_in_0[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in_0[30]),
        .I4(\sect_cnt_reg_n_0_[31] ),
        .I5(p_0_in_0[31]),
        .O(first_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3__0
       (.I0(p_0_in_0[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in_0[27]),
        .I4(\sect_cnt_reg_n_0_[28] ),
        .I5(p_0_in_0[28]),
        .O(first_sect_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4__0
       (.I0(p_0_in_0[25]),
        .I1(\sect_cnt_reg_n_0_[25] ),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .I3(p_0_in_0[26]),
        .I4(\sect_cnt_reg_n_0_[24] ),
        .I5(p_0_in_0[24]),
        .O(first_sect_carry__1_i_4__0_n_0));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1__0_n_0,first_sect_carry__2_i_2__0_n_0,first_sect_carry__2_i_3__0_n_0,first_sect_carry__2_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_0_[45] ),
        .I1(p_0_in_0[45]),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .I3(p_0_in_0[46]),
        .I4(p_0_in_0[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(first_sect_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_0_[42] ),
        .I1(p_0_in_0[42]),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .I3(p_0_in_0[43]),
        .I4(p_0_in_0[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(first_sect_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3__0
       (.I0(p_0_in_0[41]),
        .I1(\sect_cnt_reg_n_0_[41] ),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in_0[39]),
        .I4(\sect_cnt_reg_n_0_[40] ),
        .I5(p_0_in_0[40]),
        .O(first_sect_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4__0
       (.I0(p_0_in_0[38]),
        .I1(\sect_cnt_reg_n_0_[38] ),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .I3(p_0_in_0[37]),
        .I4(\sect_cnt_reg_n_0_[36] ),
        .I5(p_0_in_0[36]),
        .O(first_sect_carry__2_i_4__0_n_0));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1__0_n_0,first_sect_carry__3_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1__0
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2__0
       (.I0(p_0_in_0[50]),
        .I1(\sect_cnt_reg_n_0_[50] ),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in_0[48]),
        .I4(\sect_cnt_reg_n_0_[49] ),
        .I5(p_0_in_0[49]),
        .O(first_sect_carry__3_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in_0[9]),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .I3(p_0_in_0[10]),
        .I4(p_0_in_0[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(p_0_in_0[8]),
        .I1(\sect_cnt_reg_n_0_[8] ),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .I3(p_0_in_0[7]),
        .I4(\sect_cnt_reg_n_0_[6] ),
        .I5(p_0_in_0[6]),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(p_0_in_0[5]),
        .I1(\sect_cnt_reg_n_0_[5] ),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .I3(p_0_in_0[4]),
        .I4(\sect_cnt_reg_n_0_[3] ),
        .I5(p_0_in_0[3]),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(p_0_in_0[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in_0[1]),
        .O(first_sect_carry_i_4__0_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_0,last_sect_carry_i_2__0_n_0,last_sect_carry_i_3__0_n_0,last_sect_carry_i_4__0_n_0}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1__0_n_0,last_sect_carry__0_i_2__0_n_0,last_sect_carry__0_i_3__0_n_0,last_sect_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(p_0_in0_in[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .I3(p_0_in0_in[22]),
        .I4(\sect_cnt_reg_n_0_[21] ),
        .I5(p_0_in0_in[21]),
        .O(last_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(p_0_in0_in[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .I3(p_0_in0_in[19]),
        .I4(\sect_cnt_reg_n_0_[18] ),
        .I5(p_0_in0_in[18]),
        .O(last_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(p_0_in0_in[17]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(p_0_in0_in[16]),
        .I5(\sect_cnt_reg_n_0_[16] ),
        .O(last_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_0_[14] ),
        .I1(p_0_in0_in[14]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(p_0_in0_in[13]),
        .I5(\sect_cnt_reg_n_0_[13] ),
        .O(last_sect_carry__0_i_4__0_n_0));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1__0_n_0,last_sect_carry__1_i_2__0_n_0,last_sect_carry__1_i_3__0_n_0,last_sect_carry__1_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1__0
       (.I0(p_0_in0_in[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_0_[34] ),
        .I5(p_0_in0_in[34]),
        .O(last_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(p_0_in0_in[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_0_[31] ),
        .I5(p_0_in0_in[31]),
        .O(last_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3__0
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .I3(p_0_in0_in[28]),
        .I4(\sect_cnt_reg_n_0_[27] ),
        .I5(p_0_in0_in[27]),
        .O(last_sect_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4__0
       (.I0(p_0_in0_in[25]),
        .I1(\sect_cnt_reg_n_0_[25] ),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .I3(p_0_in0_in[26]),
        .I4(\sect_cnt_reg_n_0_[24] ),
        .I5(p_0_in0_in[24]),
        .O(last_sect_carry__1_i_4__0_n_0));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1__0_n_0,last_sect_carry__2_i_2__0_n_0,last_sect_carry__2_i_3__0_n_0,last_sect_carry__2_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_0_[47] ),
        .I1(p_0_in0_in[47]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(p_0_in0_in[46]),
        .I5(\sect_cnt_reg_n_0_[46] ),
        .O(last_sect_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_0_[44] ),
        .I1(p_0_in0_in[44]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(p_0_in0_in[43]),
        .I5(\sect_cnt_reg_n_0_[43] ),
        .O(last_sect_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3__0
       (.I0(p_0_in0_in[41]),
        .I1(\sect_cnt_reg_n_0_[41] ),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .I3(p_0_in0_in[40]),
        .I4(\sect_cnt_reg_n_0_[39] ),
        .I5(p_0_in0_in[39]),
        .O(last_sect_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4__0
       (.I0(p_0_in0_in[38]),
        .I1(\sect_cnt_reg_n_0_[38] ),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .I3(p_0_in0_in[37]),
        .I4(\sect_cnt_reg_n_0_[36] ),
        .I5(p_0_in0_in[36]),
        .O(last_sect_carry__2_i_4__0_n_0));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_rreq_n_98,rs_rreq_n_99}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(p_0_in0_in[11]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[10]),
        .I5(\sect_cnt_reg_n_0_[10] ),
        .O(last_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(p_0_in0_in[8]),
        .I1(\sect_cnt_reg_n_0_[8] ),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_0_[7] ),
        .I5(p_0_in0_in[7]),
        .O(last_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(p_0_in0_in[5]),
        .I1(\sect_cnt_reg_n_0_[5] ),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_0_[4] ),
        .I5(p_0_in0_in[4]),
        .O(last_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(\sect_cnt_reg_n_0_[0] ),
        .I5(p_0_in0_in[0]),
        .O(last_sect_carry_i_4__0_n_0));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_rreq_n_162),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  design_1_userdma_0_0_userdma_gmem1_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .push(push),
        .s_ready_t_reg_0(s_ready_t_reg));
  design_1_userdma_0_0_userdma_gmem1_m_axi_reg_slice rs_rreq
       (.ARVALID_Dummy(ARVALID_Dummy),
        .CO(last_sect),
        .D(rs_rreq_n_3),
        .E(rs_rreq_n_1),
        .Q(rreq_valid),
        .S({rs_rreq_n_98,rs_rreq_n_99}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.arlen_buf[3]_i_3_0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] }),
        .\could_multi_bursts.arlen_buf[3]_i_3_1 (\could_multi_bursts.loop_cnt_reg ),
        .\data_p1_reg[63]_0 ({rs_rreq_n_100,rs_rreq_n_101,rs_rreq_n_102,rs_rreq_n_103,rs_rreq_n_104,rs_rreq_n_105,rs_rreq_n_106,rs_rreq_n_107,rs_rreq_n_108,rs_rreq_n_109,rs_rreq_n_110,rs_rreq_n_111,rs_rreq_n_112,rs_rreq_n_113,rs_rreq_n_114,rs_rreq_n_115,rs_rreq_n_116,rs_rreq_n_117,rs_rreq_n_118,rs_rreq_n_119,rs_rreq_n_120,rs_rreq_n_121,rs_rreq_n_122,rs_rreq_n_123,rs_rreq_n_124,rs_rreq_n_125,rs_rreq_n_126,rs_rreq_n_127,rs_rreq_n_128,rs_rreq_n_129,rs_rreq_n_130,rs_rreq_n_131,rs_rreq_n_132,rs_rreq_n_133,rs_rreq_n_134,rs_rreq_n_135,rs_rreq_n_136,rs_rreq_n_137,rs_rreq_n_138,rs_rreq_n_139,rs_rreq_n_140,rs_rreq_n_141,rs_rreq_n_142,rs_rreq_n_143,rs_rreq_n_144,rs_rreq_n_145,rs_rreq_n_146,rs_rreq_n_147,rs_rreq_n_148,rs_rreq_n_149,rs_rreq_n_150,rs_rreq_n_151,rs_rreq_n_152,rs_rreq_n_153,rs_rreq_n_154,rs_rreq_n_155,rs_rreq_n_156,rs_rreq_n_157,rs_rreq_n_158,rs_rreq_n_159,rs_rreq_n_160,rs_rreq_n_161}),
        .\data_p1_reg[95]_0 ({rs_rreq_n_4,rs_rreq_n_5,rs_rreq_n_6,rs_rreq_n_7,rs_rreq_n_8,rs_rreq_n_9,rs_rreq_n_10,rs_rreq_n_11,rs_rreq_n_12,rs_rreq_n_13,rs_rreq_n_14,rs_rreq_n_15,rs_rreq_n_16,rs_rreq_n_17,rs_rreq_n_18,rs_rreq_n_19,rs_rreq_n_20,rs_rreq_n_21,rs_rreq_n_22,rs_rreq_n_23,p_1_in,rs_rreq_n_34,rs_rreq_n_35,rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39,rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43,rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47,rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51,rs_rreq_n_52,rs_rreq_n_53,rs_rreq_n_54,rs_rreq_n_55,rs_rreq_n_56,rs_rreq_n_57,rs_rreq_n_58,rs_rreq_n_59,rs_rreq_n_60,rs_rreq_n_61,rs_rreq_n_62,rs_rreq_n_63,rs_rreq_n_64,rs_rreq_n_65,rs_rreq_n_66,rs_rreq_n_67,rs_rreq_n_68,rs_rreq_n_69,rs_rreq_n_70,rs_rreq_n_71,rs_rreq_n_72,rs_rreq_n_73,rs_rreq_n_74,rs_rreq_n_75,rs_rreq_n_76,rs_rreq_n_77,rs_rreq_n_78,rs_rreq_n_79,rs_rreq_n_80,rs_rreq_n_81,rs_rreq_n_82,rs_rreq_n_83,rs_rreq_n_84,rs_rreq_n_85,rs_rreq_n_86,rs_rreq_n_87,rs_rreq_n_88,rs_rreq_n_89,rs_rreq_n_90,rs_rreq_n_91,rs_rreq_n_92,rs_rreq_n_93,rs_rreq_n_94,rs_rreq_n_95}),
        .\data_p2_reg[95]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_0 ,\end_addr[13]_i_3_n_0 ,\end_addr[13]_i_4_n_0 ,\end_addr[13]_i_5_n_0 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_0 ,\end_addr[17]_i_3_n_0 ,\end_addr[17]_i_4_n_0 ,\end_addr[17]_i_5_n_0 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_0 ,\end_addr[21]_i_3_n_0 ,\end_addr[21]_i_4_n_0 ,\end_addr[21]_i_5_n_0 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_0 ,\end_addr[25]_i_3_n_0 ,\end_addr[25]_i_4_n_0 ,\end_addr[25]_i_5_n_0 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_0 ,\end_addr[29]_i_3_n_0 ,\end_addr[29]_i_4_n_0 ,\end_addr[29]_i_5_n_0 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_0 ,\end_addr[33]_i_3_n_0 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_0 ,\end_addr[5]_i_3_n_0 ,\end_addr[5]_i_4_n_0 ,\end_addr[5]_i_5_n_0 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_0 ,\end_addr[9]_i_3_n_0 ,\end_addr[9]_i_4_n_0 ,\end_addr[9]_i_5_n_0 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .rreq_handling_reg(rs_rreq_n_96),
        .rreq_handling_reg_0(rs_rreq_n_162),
        .rreq_handling_reg_1(fifo_rctl_n_55),
        .rreq_handling_reg_2(rreq_handling_reg_n_0),
        .s_ready_t_reg_0(ARREADY_Dummy),
        .s_ready_t_reg_1(fifo_rctl_n_53),
        .\sect_len_buf_reg[7] (rs_rreq_n_97));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2__0 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_59));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(rs_rreq_n_3),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_43),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_42),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_41),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_40),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_39),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_38),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_37),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_36),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_35),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_34),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_52),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_33),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_32),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_31),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_30),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_29),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_28),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_27),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_26),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_25),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_24),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_51),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_23),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_22),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_21),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_20),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_19),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_18),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_17),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_16),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_15),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_14),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_50),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_13),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_12),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_11),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_10),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_9),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_8),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_7),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_6),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_5),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_4),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_49),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_3),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_2),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_48),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_47),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_46),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_45),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(rs_rreq_n_96),
        .D(fifo_rctl_n_44),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_66),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_67),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_68),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_69),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_70),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_71),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_72),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_73),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_74),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_75),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_87),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_86),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_85),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_84),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_83),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_82),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_81),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_80),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_79),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_78),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_77),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_76),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_75),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_74),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_73),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_72),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_71),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_70),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_69),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_68),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_95),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_67),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_66),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_65),
        .Q(p_0_in_0[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_64),
        .Q(p_0_in_0[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_63),
        .Q(p_0_in_0[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_62),
        .Q(p_0_in_0[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_61),
        .Q(p_0_in_0[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_60),
        .Q(p_0_in_0[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_59),
        .Q(p_0_in_0[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_58),
        .Q(p_0_in_0[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_94),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_57),
        .Q(p_0_in_0[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_56),
        .Q(p_0_in_0[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_55),
        .Q(p_0_in_0[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_54),
        .Q(p_0_in_0[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_53),
        .Q(p_0_in_0[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_52),
        .Q(p_0_in_0[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_51),
        .Q(p_0_in_0[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_50),
        .Q(p_0_in_0[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_49),
        .Q(p_0_in_0[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_48),
        .Q(p_0_in_0[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_93),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_47),
        .Q(p_0_in_0[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_46),
        .Q(p_0_in_0[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_45),
        .Q(p_0_in_0[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_44),
        .Q(p_0_in_0[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_43),
        .Q(p_0_in_0[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_42),
        .Q(p_0_in_0[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_41),
        .Q(p_0_in_0[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_40),
        .Q(p_0_in_0[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_39),
        .Q(p_0_in_0[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_38),
        .Q(p_0_in_0[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_92),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_37),
        .Q(p_0_in_0[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_36),
        .Q(p_0_in_0[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_35),
        .Q(p_0_in_0[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_34),
        .Q(p_0_in_0[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_91),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_90),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_89),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_88),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "userdma_gmem1_m_axi_reg_slice" *) 
module design_1_userdma_0_0_userdma_gmem1_m_axi_reg_slice
   (s_ready_t_reg_0,
    E,
    Q,
    D,
    \data_p1_reg[95]_0 ,
    rreq_handling_reg,
    \sect_len_buf_reg[7] ,
    S,
    \data_p1_reg[63]_0 ,
    rreq_handling_reg_0,
    SR,
    ap_clk,
    ARVALID_Dummy,
    s_ready_t_reg_1,
    last_sect_buf_reg,
    CO,
    rreq_handling_reg_1,
    rreq_handling_reg_2,
    \could_multi_bursts.arlen_buf[3]_i_3_0 ,
    \could_multi_bursts.arlen_buf[3]_i_3_1 ,
    last_sect_buf_reg_0,
    \data_p2_reg[95]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] );
  output s_ready_t_reg_0;
  output [0:0]E;
  output [0:0]Q;
  output [0:0]D;
  output [91:0]\data_p1_reg[95]_0 ;
  output [0:0]rreq_handling_reg;
  output \sect_len_buf_reg[7] ;
  output [1:0]S;
  output [61:0]\data_p1_reg[63]_0 ;
  output rreq_handling_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ARVALID_Dummy;
  input s_ready_t_reg_1;
  input [4:0]last_sect_buf_reg;
  input [0:0]CO;
  input rreq_handling_reg_1;
  input rreq_handling_reg_2;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  input [3:0]last_sect_buf_reg_0;
  input [91:0]\data_p2_reg[95]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;

  wire ARVALID_Dummy;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__1_n_0 ;
  wire \data_p1[33]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1__1_n_0 ;
  wire \data_p1[36]_i_1__1_n_0 ;
  wire \data_p1[37]_i_1__1_n_0 ;
  wire \data_p1[38]_i_1__1_n_0 ;
  wire \data_p1[39]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[40]_i_1__1_n_0 ;
  wire \data_p1[41]_i_1__1_n_0 ;
  wire \data_p1[42]_i_1__1_n_0 ;
  wire \data_p1[43]_i_1__1_n_0 ;
  wire \data_p1[44]_i_1__1_n_0 ;
  wire \data_p1[45]_i_1__1_n_0 ;
  wire \data_p1[46]_i_1__1_n_0 ;
  wire \data_p1[47]_i_1__1_n_0 ;
  wire \data_p1[48]_i_1__1_n_0 ;
  wire \data_p1[49]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[50]_i_1__1_n_0 ;
  wire \data_p1[51]_i_1__1_n_0 ;
  wire \data_p1[52]_i_1__1_n_0 ;
  wire \data_p1[53]_i_1__1_n_0 ;
  wire \data_p1[54]_i_1__1_n_0 ;
  wire \data_p1[55]_i_1__1_n_0 ;
  wire \data_p1[56]_i_1__1_n_0 ;
  wire \data_p1[57]_i_1__1_n_0 ;
  wire \data_p1[58]_i_1__1_n_0 ;
  wire \data_p1[59]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[60]_i_1__1_n_0 ;
  wire \data_p1[61]_i_1__1_n_0 ;
  wire \data_p1[62]_i_1__1_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[66]_i_1__1_n_0 ;
  wire \data_p1[67]_i_1__1_n_0 ;
  wire \data_p1[68]_i_1__1_n_0 ;
  wire \data_p1[69]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[70]_i_1__0_n_0 ;
  wire \data_p1[71]_i_1__0_n_0 ;
  wire \data_p1[72]_i_1__0_n_0 ;
  wire \data_p1[73]_i_1__0_n_0 ;
  wire \data_p1[74]_i_1__0_n_0 ;
  wire \data_p1[75]_i_1__0_n_0 ;
  wire \data_p1[76]_i_1__0_n_0 ;
  wire \data_p1[77]_i_1__0_n_0 ;
  wire \data_p1[78]_i_1__0_n_0 ;
  wire \data_p1[79]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[80]_i_1__0_n_0 ;
  wire \data_p1[81]_i_1__0_n_0 ;
  wire \data_p1[82]_i_1__0_n_0 ;
  wire \data_p1[83]_i_1__0_n_0 ;
  wire \data_p1[84]_i_1__0_n_0 ;
  wire \data_p1[85]_i_1__0_n_0 ;
  wire \data_p1[86]_i_1__0_n_0 ;
  wire \data_p1[87]_i_1__0_n_0 ;
  wire \data_p1[88]_i_1__0_n_0 ;
  wire \data_p1[89]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[90]_i_1__0_n_0 ;
  wire \data_p1[91]_i_1__0_n_0 ;
  wire \data_p1[92]_i_1__0_n_0 ;
  wire \data_p1[93]_i_1__0_n_0 ;
  wire \data_p1[94]_i_1__0_n_0 ;
  wire \data_p1[95]_i_2__0_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [91:0]\data_p1_reg[95]_0 ;
  wire [95:2]data_p2;
  wire [91:0]\data_p2_reg[95]_0 ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1__0_n_0 ;
  wire \end_addr_reg[13]_i_1__0_n_1 ;
  wire \end_addr_reg[13]_i_1__0_n_2 ;
  wire \end_addr_reg[13]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1__0_n_0 ;
  wire \end_addr_reg[17]_i_1__0_n_1 ;
  wire \end_addr_reg[17]_i_1__0_n_2 ;
  wire \end_addr_reg[17]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1__0_n_0 ;
  wire \end_addr_reg[21]_i_1__0_n_1 ;
  wire \end_addr_reg[21]_i_1__0_n_2 ;
  wire \end_addr_reg[21]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1__0_n_0 ;
  wire \end_addr_reg[25]_i_1__0_n_1 ;
  wire \end_addr_reg[25]_i_1__0_n_2 ;
  wire \end_addr_reg[25]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1__0_n_0 ;
  wire \end_addr_reg[29]_i_1__0_n_1 ;
  wire \end_addr_reg[29]_i_1__0_n_2 ;
  wire \end_addr_reg[29]_i_1__0_n_3 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1__0_n_0 ;
  wire \end_addr_reg[33]_i_1__0_n_1 ;
  wire \end_addr_reg[33]_i_1__0_n_2 ;
  wire \end_addr_reg[33]_i_1__0_n_3 ;
  wire \end_addr_reg[37]_i_1__0_n_0 ;
  wire \end_addr_reg[37]_i_1__0_n_1 ;
  wire \end_addr_reg[37]_i_1__0_n_2 ;
  wire \end_addr_reg[37]_i_1__0_n_3 ;
  wire \end_addr_reg[41]_i_1__0_n_0 ;
  wire \end_addr_reg[41]_i_1__0_n_1 ;
  wire \end_addr_reg[41]_i_1__0_n_2 ;
  wire \end_addr_reg[41]_i_1__0_n_3 ;
  wire \end_addr_reg[45]_i_1__0_n_0 ;
  wire \end_addr_reg[45]_i_1__0_n_1 ;
  wire \end_addr_reg[45]_i_1__0_n_2 ;
  wire \end_addr_reg[45]_i_1__0_n_3 ;
  wire \end_addr_reg[49]_i_1__0_n_0 ;
  wire \end_addr_reg[49]_i_1__0_n_1 ;
  wire \end_addr_reg[49]_i_1__0_n_2 ;
  wire \end_addr_reg[49]_i_1__0_n_3 ;
  wire \end_addr_reg[53]_i_1__0_n_0 ;
  wire \end_addr_reg[53]_i_1__0_n_1 ;
  wire \end_addr_reg[53]_i_1__0_n_2 ;
  wire \end_addr_reg[53]_i_1__0_n_3 ;
  wire \end_addr_reg[57]_i_1__0_n_0 ;
  wire \end_addr_reg[57]_i_1__0_n_1 ;
  wire \end_addr_reg[57]_i_1__0_n_2 ;
  wire \end_addr_reg[57]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1__0_n_0 ;
  wire \end_addr_reg[5]_i_1__0_n_1 ;
  wire \end_addr_reg[5]_i_1__0_n_2 ;
  wire \end_addr_reg[5]_i_1__0_n_3 ;
  wire \end_addr_reg[61]_i_1__0_n_0 ;
  wire \end_addr_reg[61]_i_1__0_n_1 ;
  wire \end_addr_reg[61]_i_1__0_n_2 ;
  wire \end_addr_reg[61]_i_1__0_n_3 ;
  wire \end_addr_reg[63]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1__0_n_0 ;
  wire \end_addr_reg[9]_i_1__0_n_1 ;
  wire \end_addr_reg[9]_i_1__0_n_2 ;
  wire \end_addr_reg[9]_i_1__0_n_3 ;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [0:0]rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rreq_handling_reg_2;
  wire s_ready_t_i_1__3_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire \sect_len_buf_reg[7] ;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2C00)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(ARVALID_Dummy),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_ready_t_reg_1),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h03080CF8)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(s_ready_t_reg_1),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [3]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [3]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [4]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [4]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [5]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [0]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [0]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [1]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [1]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [2]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[33]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[36]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[37]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[38]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[39]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[59]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[62]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__1 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[66]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__1 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[67]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1__1 
       (.I0(data_p2[68]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[68]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1__1 
       (.I0(data_p2[69]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[69]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1__0 
       (.I0(data_p2[70]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[70]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1__0 
       (.I0(data_p2[71]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[71]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1__0 
       (.I0(data_p2[72]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[72]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1__0 
       (.I0(data_p2[73]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[73]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1__0 
       (.I0(data_p2[74]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[74]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1__0 
       (.I0(data_p2[75]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[75]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1__0 
       (.I0(data_p2[76]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[76]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1__0 
       (.I0(data_p2[77]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[77]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1__0 
       (.I0(data_p2[78]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[78]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1__0 
       (.I0(data_p2[79]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[79]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1__0 
       (.I0(data_p2[80]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[80]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1__0 
       (.I0(data_p2[81]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[81]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1__0 
       (.I0(data_p2[82]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[82]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1__0 
       (.I0(data_p2[83]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[83]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1__0 
       (.I0(data_p2[84]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[84]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1__0 
       (.I0(data_p2[85]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[85]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1__0 
       (.I0(data_p2[86]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[86]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1__0 
       (.I0(data_p2[87]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[87]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1__0 
       (.I0(data_p2[88]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[88]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1__0 
       (.I0(data_p2[89]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[89]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1__0 
       (.I0(data_p2[90]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[90]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1__0 
       (.I0(data_p2[91]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [87]),
        .O(\data_p1[91]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1__0 
       (.I0(data_p2[92]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [88]),
        .O(\data_p1[92]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1__0 
       (.I0(data_p2[93]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [89]),
        .O(\data_p1[93]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1__0 
       (.I0(data_p2[94]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [90]),
        .O(\data_p1[94]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h1170)) 
    \data_p1[95]_i_1__0 
       (.I0(state__0[1]),
        .I1(s_ready_t_reg_1),
        .I2(ARVALID_Dummy),
        .I3(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2__0 
       (.I0(data_p2[95]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [91]),
        .O(\data_p1[95]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [76]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [80]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [84]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [88]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[95]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .O(load_p2));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(data_p2[73]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(data_p2[74]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(data_p2[75]),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(data_p2[76]),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(data_p2[77]),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(data_p2[78]),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(data_p2[79]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(data_p2[80]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(data_p2[82]),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(data_p2[83]),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(data_p2[84]),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(data_p2[85]),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(data_p2[86]),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(data_p2[87]),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(data_p2[88]),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(data_p2[89]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(data_p2[90]),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [87]),
        .Q(data_p2[91]),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [88]),
        .Q(data_p2[92]),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [89]),
        .Q(data_p2[93]),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [90]),
        .Q(data_p2[94]),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [91]),
        .Q(data_p2[95]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1__0 
       (.CI(\end_addr_reg[9]_i_1__0_n_0 ),
        .CO({\end_addr_reg[13]_i_1__0_n_0 ,\end_addr_reg[13]_i_1__0_n_1 ,\end_addr_reg[13]_i_1__0_n_2 ,\end_addr_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1__0 
       (.CI(\end_addr_reg[13]_i_1__0_n_0 ),
        .CO({\end_addr_reg[17]_i_1__0_n_0 ,\end_addr_reg[17]_i_1__0_n_1 ,\end_addr_reg[17]_i_1__0_n_2 ,\end_addr_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1__0 
       (.CI(\end_addr_reg[17]_i_1__0_n_0 ),
        .CO({\end_addr_reg[21]_i_1__0_n_0 ,\end_addr_reg[21]_i_1__0_n_1 ,\end_addr_reg[21]_i_1__0_n_2 ,\end_addr_reg[21]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1__0 
       (.CI(\end_addr_reg[21]_i_1__0_n_0 ),
        .CO({\end_addr_reg[25]_i_1__0_n_0 ,\end_addr_reg[25]_i_1__0_n_1 ,\end_addr_reg[25]_i_1__0_n_2 ,\end_addr_reg[25]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1__0 
       (.CI(\end_addr_reg[25]_i_1__0_n_0 ),
        .CO({\end_addr_reg[29]_i_1__0_n_0 ,\end_addr_reg[29]_i_1__0_n_1 ,\end_addr_reg[29]_i_1__0_n_2 ,\end_addr_reg[29]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1__0 
       (.CI(\end_addr_reg[29]_i_1__0_n_0 ),
        .CO({\end_addr_reg[33]_i_1__0_n_0 ,\end_addr_reg[33]_i_1__0_n_1 ,\end_addr_reg[33]_i_1__0_n_2 ,\end_addr_reg[33]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1__0 
       (.CI(\end_addr_reg[33]_i_1__0_n_0 ),
        .CO({\end_addr_reg[37]_i_1__0_n_0 ,\end_addr_reg[37]_i_1__0_n_1 ,\end_addr_reg[37]_i_1__0_n_2 ,\end_addr_reg[37]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1__0 
       (.CI(\end_addr_reg[37]_i_1__0_n_0 ),
        .CO({\end_addr_reg[41]_i_1__0_n_0 ,\end_addr_reg[41]_i_1__0_n_1 ,\end_addr_reg[41]_i_1__0_n_2 ,\end_addr_reg[41]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1__0 
       (.CI(\end_addr_reg[41]_i_1__0_n_0 ),
        .CO({\end_addr_reg[45]_i_1__0_n_0 ,\end_addr_reg[45]_i_1__0_n_1 ,\end_addr_reg[45]_i_1__0_n_2 ,\end_addr_reg[45]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1__0 
       (.CI(\end_addr_reg[45]_i_1__0_n_0 ),
        .CO({\end_addr_reg[49]_i_1__0_n_0 ,\end_addr_reg[49]_i_1__0_n_1 ,\end_addr_reg[49]_i_1__0_n_2 ,\end_addr_reg[49]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1__0 
       (.CI(\end_addr_reg[49]_i_1__0_n_0 ),
        .CO({\end_addr_reg[53]_i_1__0_n_0 ,\end_addr_reg[53]_i_1__0_n_1 ,\end_addr_reg[53]_i_1__0_n_2 ,\end_addr_reg[53]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1__0 
       (.CI(\end_addr_reg[53]_i_1__0_n_0 ),
        .CO({\end_addr_reg[57]_i_1__0_n_0 ,\end_addr_reg[57]_i_1__0_n_1 ,\end_addr_reg[57]_i_1__0_n_2 ,\end_addr_reg[57]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1__0_n_0 ,\end_addr_reg[5]_i_1__0_n_1 ,\end_addr_reg[5]_i_1__0_n_2 ,\end_addr_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1__0 
       (.CI(\end_addr_reg[57]_i_1__0_n_0 ),
        .CO({\end_addr_reg[61]_i_1__0_n_0 ,\end_addr_reg[61]_i_1__0_n_1 ,\end_addr_reg[61]_i_1__0_n_2 ,\end_addr_reg[61]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1__0 
       (.CI(\end_addr_reg[61]_i_1__0_n_0 ),
        .CO({\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1__0 
       (.CI(\end_addr_reg[5]_i_1__0_n_0 ),
        .CO({\end_addr_reg[9]_i_1__0_n_0 ,\end_addr_reg[9]_i_1__0_n_1 ,\end_addr_reg[9]_i_1__0_n_2 ,\end_addr_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1__0
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2__0
       (.I0(last_sect_buf_reg_0[2]),
        .I1(last_sect_buf_reg[3]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[2]),
        .I5(last_sect_buf_reg_0[1]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_2),
        .I1(Q),
        .I2(CO),
        .I3(rreq_handling_reg_1),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hFF7F1155)) 
    s_ready_t_i_1__3
       (.I0(state__0[1]),
        .I1(s_ready_t_reg_1),
        .I2(ARVALID_Dummy),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(E),
        .I2(last_sect_buf_reg[0]),
        .O(D));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_cnt[51]_i_1 
       (.I0(rreq_handling_reg_2),
        .I1(Q),
        .I2(rreq_handling_reg_1),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h2A22)) 
    \start_addr[63]_i_1 
       (.I0(Q),
        .I1(rreq_handling_reg_2),
        .I2(rreq_handling_reg_1),
        .I3(CO),
        .O(E));
  LUT5 #(
    .INIT(32'hF7F7C000)) 
    \state[0]_i_1__2 
       (.I0(E),
        .I1(state),
        .I2(ARVALID_Dummy),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .O(\state[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h5D5DFF5DFFFFFFFF)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(state),
        .I2(ARVALID_Dummy),
        .I3(CO),
        .I4(rreq_handling_reg_1),
        .I5(rreq_handling_reg_2),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "userdma_gmem1_m_axi_reg_slice" *) 
module design_1_userdma_0_0_userdma_gmem1_m_axi_reg_slice__parameterized1
   (m_axi_gmem1_BREADY,
    m_axi_gmem1_BVALID,
    SR,
    ap_clk);
  output m_axi_gmem1_BREADY;
  input m_axi_gmem1_BVALID;
  input [0:0]SR;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__4_n_0 ;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1__2_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(m_axi_gmem1_BREADY),
        .I1(m_axi_gmem1_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__4_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__4_n_0 ),
        .Q(state__0[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem1_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1__2
       (.I0(m_axi_gmem1_BVALID),
        .I1(m_axi_gmem1_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(m_axi_gmem1_BREADY),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "userdma_gmem1_m_axi_reg_slice" *) 
module design_1_userdma_0_0_userdma_gmem1_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    push,
    Q,
    \data_p1_reg[32]_0 ,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_gmem1_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output push;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_gmem1_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem1_RVALID;
  wire [1:0]next__0;
  wire push;
  wire s_ready_t_i_1__4_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_gmem1_RVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(RREADY_Dummy),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem1_RVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(RREADY_Dummy),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg[32]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg[32]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[32]_i_1__2 
       (.I0(state__0[1]),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(m_axi_gmem1_RVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg[32]_0 [32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[32] ),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem1_RVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(Q),
        .I1(RREADY_Dummy),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__4
       (.I0(m_axi_gmem1_RVALID),
        .I1(state__0[1]),
        .I2(RREADY_Dummy),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__4_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__3 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(state),
        .I3(m_axi_gmem1_RVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__0 
       (.I0(m_axi_gmem1_RVALID),
        .I1(state),
        .I2(Q),
        .I3(RREADY_Dummy),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "userdma_gmem1_m_axi_srl" *) 
module design_1_userdma_0_0_userdma_gmem1_m_axi_srl
   (pop,
    \dout_reg[92]_0 ,
    S,
    \dout_reg[70]_0 ,
    \dout_reg[66]_0 ,
    \dout_reg[78]_0 ,
    \dout_reg[82]_0 ,
    \dout_reg[86]_0 ,
    \dout_reg[90]_0 ,
    \dout_reg[93]_0 ,
    dout_vld_reg,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    ARREADY_Dummy,
    rreq_valid,
    D,
    in,
    Q,
    ap_clk,
    SR);
  output pop;
  output [90:0]\dout_reg[92]_0 ;
  output [3:0]S;
  output [3:0]\dout_reg[70]_0 ;
  output [2:0]\dout_reg[66]_0 ;
  output [3:0]\dout_reg[78]_0 ;
  output [3:0]\dout_reg[82]_0 ;
  output [3:0]\dout_reg[86]_0 ;
  output [3:0]\dout_reg[90]_0 ;
  output [2:0]\dout_reg[93]_0 ;
  output dout_vld_reg;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input ARREADY_Dummy;
  input rreq_valid;
  input [0:0]D;
  input [93:0]in;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [2:0]\dout_reg[66]_0 ;
  wire [3:0]\dout_reg[70]_0 ;
  wire [3:0]\dout_reg[78]_0 ;
  wire [3:0]\dout_reg[82]_0 ;
  wire [3:0]\dout_reg[86]_0 ;
  wire [3:0]\dout_reg[90]_0 ;
  wire [90:0]\dout_reg[92]_0 ;
  wire [2:0]\dout_reg[93]_0 ;
  wire dout_vld_reg;
  wire [93:0]in;
  wire \mem_reg[13][0]_srl14_n_0 ;
  wire \mem_reg[13][10]_srl14_n_0 ;
  wire \mem_reg[13][11]_srl14_n_0 ;
  wire \mem_reg[13][12]_srl14_n_0 ;
  wire \mem_reg[13][13]_srl14_n_0 ;
  wire \mem_reg[13][14]_srl14_n_0 ;
  wire \mem_reg[13][15]_srl14_n_0 ;
  wire \mem_reg[13][16]_srl14_n_0 ;
  wire \mem_reg[13][17]_srl14_n_0 ;
  wire \mem_reg[13][18]_srl14_n_0 ;
  wire \mem_reg[13][19]_srl14_n_0 ;
  wire \mem_reg[13][1]_srl14_n_0 ;
  wire \mem_reg[13][20]_srl14_n_0 ;
  wire \mem_reg[13][21]_srl14_n_0 ;
  wire \mem_reg[13][22]_srl14_n_0 ;
  wire \mem_reg[13][23]_srl14_n_0 ;
  wire \mem_reg[13][24]_srl14_n_0 ;
  wire \mem_reg[13][25]_srl14_n_0 ;
  wire \mem_reg[13][26]_srl14_n_0 ;
  wire \mem_reg[13][27]_srl14_n_0 ;
  wire \mem_reg[13][28]_srl14_n_0 ;
  wire \mem_reg[13][29]_srl14_n_0 ;
  wire \mem_reg[13][2]_srl14_n_0 ;
  wire \mem_reg[13][30]_srl14_n_0 ;
  wire \mem_reg[13][31]_srl14_n_0 ;
  wire \mem_reg[13][32]_srl14_n_0 ;
  wire \mem_reg[13][33]_srl14_n_0 ;
  wire \mem_reg[13][34]_srl14_n_0 ;
  wire \mem_reg[13][35]_srl14_n_0 ;
  wire \mem_reg[13][36]_srl14_n_0 ;
  wire \mem_reg[13][37]_srl14_n_0 ;
  wire \mem_reg[13][38]_srl14_n_0 ;
  wire \mem_reg[13][39]_srl14_n_0 ;
  wire \mem_reg[13][3]_srl14_n_0 ;
  wire \mem_reg[13][40]_srl14_n_0 ;
  wire \mem_reg[13][41]_srl14_n_0 ;
  wire \mem_reg[13][42]_srl14_n_0 ;
  wire \mem_reg[13][43]_srl14_n_0 ;
  wire \mem_reg[13][44]_srl14_n_0 ;
  wire \mem_reg[13][45]_srl14_n_0 ;
  wire \mem_reg[13][46]_srl14_n_0 ;
  wire \mem_reg[13][47]_srl14_n_0 ;
  wire \mem_reg[13][48]_srl14_n_0 ;
  wire \mem_reg[13][49]_srl14_n_0 ;
  wire \mem_reg[13][4]_srl14_n_0 ;
  wire \mem_reg[13][50]_srl14_n_0 ;
  wire \mem_reg[13][51]_srl14_n_0 ;
  wire \mem_reg[13][52]_srl14_n_0 ;
  wire \mem_reg[13][53]_srl14_n_0 ;
  wire \mem_reg[13][54]_srl14_n_0 ;
  wire \mem_reg[13][55]_srl14_n_0 ;
  wire \mem_reg[13][56]_srl14_n_0 ;
  wire \mem_reg[13][57]_srl14_n_0 ;
  wire \mem_reg[13][58]_srl14_n_0 ;
  wire \mem_reg[13][59]_srl14_n_0 ;
  wire \mem_reg[13][5]_srl14_n_0 ;
  wire \mem_reg[13][60]_srl14_n_0 ;
  wire \mem_reg[13][61]_srl14_n_0 ;
  wire \mem_reg[13][64]_srl14_n_0 ;
  wire \mem_reg[13][65]_srl14_n_0 ;
  wire \mem_reg[13][66]_srl14_n_0 ;
  wire \mem_reg[13][67]_srl14_n_0 ;
  wire \mem_reg[13][68]_srl14_n_0 ;
  wire \mem_reg[13][69]_srl14_n_0 ;
  wire \mem_reg[13][6]_srl14_n_0 ;
  wire \mem_reg[13][70]_srl14_n_0 ;
  wire \mem_reg[13][71]_srl14_n_0 ;
  wire \mem_reg[13][72]_srl14_n_0 ;
  wire \mem_reg[13][73]_srl14_n_0 ;
  wire \mem_reg[13][74]_srl14_n_0 ;
  wire \mem_reg[13][75]_srl14_n_0 ;
  wire \mem_reg[13][76]_srl14_n_0 ;
  wire \mem_reg[13][77]_srl14_n_0 ;
  wire \mem_reg[13][78]_srl14_n_0 ;
  wire \mem_reg[13][79]_srl14_n_0 ;
  wire \mem_reg[13][7]_srl14_n_0 ;
  wire \mem_reg[13][80]_srl14_n_0 ;
  wire \mem_reg[13][81]_srl14_n_0 ;
  wire \mem_reg[13][82]_srl14_n_0 ;
  wire \mem_reg[13][83]_srl14_n_0 ;
  wire \mem_reg[13][84]_srl14_n_0 ;
  wire \mem_reg[13][85]_srl14_n_0 ;
  wire \mem_reg[13][86]_srl14_n_0 ;
  wire \mem_reg[13][87]_srl14_n_0 ;
  wire \mem_reg[13][88]_srl14_n_0 ;
  wire \mem_reg[13][89]_srl14_n_0 ;
  wire \mem_reg[13][8]_srl14_n_0 ;
  wire \mem_reg[13][90]_srl14_n_0 ;
  wire \mem_reg[13][91]_srl14_n_0 ;
  wire \mem_reg[13][92]_srl14_n_0 ;
  wire \mem_reg[13][93]_srl14_n_0 ;
  wire \mem_reg[13][94]_srl14_n_0 ;
  wire \mem_reg[13][95]_srl14_n_0 ;
  wire \mem_reg[13][9]_srl14_n_0 ;
  wire pop;
  wire [31:29]rreq_len;
  wire rreq_valid;
  wire tmp_valid_i_2_n_0;
  wire tmp_valid_i_3_n_0;
  wire tmp_valid_i_4_n_0;
  wire tmp_valid_i_5_n_0;
  wire tmp_valid_i_6_n_0;
  wire tmp_valid_i_7_n_0;
  wire tmp_valid_i_8_n_0;
  wire tmp_valid_i_9_n_0;

  LUT4 #(
    .INIT(16'hA2AA)) 
    \dout[95]_i_1__0 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][0]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][10]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][11]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][12]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][13]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][14]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][15]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][16]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][17]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][18]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][19]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][1]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][20]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][21]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][22]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][23]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][24]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][25]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][26]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][27]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][28]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][29]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][2]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][30]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][31]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][32]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][33]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][34]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][35]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][36]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][37]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][38]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][39]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][3]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][40]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][41]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][42]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][43]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][44]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][45]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][46]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][47]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][48]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][49]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][4]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][50]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][51]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][52]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][53]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][54]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][55]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][56]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][57]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][58]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][59]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][5]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][60]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][61]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][64]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [62]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][65]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [63]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][66]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [64]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][67]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [65]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][68]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [66]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][69]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [67]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][6]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [6]),
        .R(SR));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][70]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [68]),
        .R(SR));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][71]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [69]),
        .R(SR));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][72]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [70]),
        .R(SR));
  FDRE \dout_reg[73] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][73]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [71]),
        .R(SR));
  FDRE \dout_reg[74] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][74]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [72]),
        .R(SR));
  FDRE \dout_reg[75] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][75]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [73]),
        .R(SR));
  FDRE \dout_reg[76] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][76]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [74]),
        .R(SR));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][77]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [75]),
        .R(SR));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][78]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [76]),
        .R(SR));
  FDRE \dout_reg[79] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][79]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [77]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][7]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [7]),
        .R(SR));
  FDRE \dout_reg[80] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][80]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [78]),
        .R(SR));
  FDRE \dout_reg[81] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][81]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [79]),
        .R(SR));
  FDRE \dout_reg[82] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][82]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [80]),
        .R(SR));
  FDRE \dout_reg[83] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][83]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [81]),
        .R(SR));
  FDRE \dout_reg[84] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][84]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [82]),
        .R(SR));
  FDRE \dout_reg[85] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][85]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [83]),
        .R(SR));
  FDRE \dout_reg[86] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][86]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [84]),
        .R(SR));
  FDRE \dout_reg[87] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][87]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [85]),
        .R(SR));
  FDRE \dout_reg[88] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][88]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [86]),
        .R(SR));
  FDRE \dout_reg[89] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][89]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [87]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][8]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [8]),
        .R(SR));
  FDRE \dout_reg[90] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][90]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [88]),
        .R(SR));
  FDRE \dout_reg[91] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][91]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [89]),
        .R(SR));
  FDRE \dout_reg[92] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][92]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [90]),
        .R(SR));
  FDRE \dout_reg[93] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][93]_srl14_n_0 ),
        .Q(rreq_len[29]),
        .R(SR));
  FDRE \dout_reg[94] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][94]_srl14_n_0 ),
        .Q(rreq_len[30]),
        .R(SR));
  FDRE \dout_reg[95] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][95]_srl14_n_0 ),
        .Q(rreq_len[31]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[13][9]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][0]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][0]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[13][0]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][10]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][10]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[13][10]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][11]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][11]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[13][11]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][12]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][12]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[13][12]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][13]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][13]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[13][13]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][14]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][14]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[13][14]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][15]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][15]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[13][15]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][16]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][16]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[13][16]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][17]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][17]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[13][17]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][18]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][18]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[13][18]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][19]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][19]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[13][19]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][1]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][1]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[13][1]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][20]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][20]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[13][20]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][21]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][21]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[13][21]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][22]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][22]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[13][22]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][23]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][23]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[13][23]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][24]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][24]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[13][24]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][25]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][25]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[13][25]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][26]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][26]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[13][26]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][27]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][27]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[13][27]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][28]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][28]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[13][28]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][29]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][29]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[13][29]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][2]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][2]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[13][2]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][30]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][30]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[13][30]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][31]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][31]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[13][31]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][32]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][32]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[13][32]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][33]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][33]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[13][33]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][34]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][34]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[13][34]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][35]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][35]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[13][35]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][36]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][36]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[13][36]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][37]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][37]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[13][37]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][38]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][38]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[13][38]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][39]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][39]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[13][39]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][3]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][3]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[13][3]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][40]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][40]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[13][40]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][41]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][41]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[13][41]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][42]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][42]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[13][42]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][43]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][43]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[13][43]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][44]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][44]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[13][44]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][45]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][45]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[13][45]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][46]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][46]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[13][46]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][47]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][47]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[13][47]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][48]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][48]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[13][48]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][49]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][49]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[13][49]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][4]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][4]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[13][4]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][50]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][50]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[13][50]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][51]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][51]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[13][51]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][52]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][52]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[13][52]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][53]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][53]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[13][53]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][54]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][54]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[13][54]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][55]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][55]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[13][55]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][56]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][56]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[13][56]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][57]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][57]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[13][57]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][58]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][58]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[13][58]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][59]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][59]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[13][59]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][5]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][5]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[13][5]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][60]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][60]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[13][60]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][61]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][61]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[13][61]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][64]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][64]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[13][64]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][65]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][65]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[13][65]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][66]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][66]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[13][66]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][67]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][67]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[13][67]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][68]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][68]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[13][68]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][69]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][69]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\mem_reg[13][69]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][6]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][6]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[13][6]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][70]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][70]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\mem_reg[13][70]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][71]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][71]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[69]),
        .Q(\mem_reg[13][71]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][72]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][72]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[70]),
        .Q(\mem_reg[13][72]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][73]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][73]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[71]),
        .Q(\mem_reg[13][73]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][74]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][74]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[72]),
        .Q(\mem_reg[13][74]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][75]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][75]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[73]),
        .Q(\mem_reg[13][75]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][76]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][76]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[74]),
        .Q(\mem_reg[13][76]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][77]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][77]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[75]),
        .Q(\mem_reg[13][77]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][78]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][78]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[76]),
        .Q(\mem_reg[13][78]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][79]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][79]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[77]),
        .Q(\mem_reg[13][79]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][7]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][7]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[13][7]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][80]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][80]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[78]),
        .Q(\mem_reg[13][80]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][81]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][81]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[79]),
        .Q(\mem_reg[13][81]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][82]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][82]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[80]),
        .Q(\mem_reg[13][82]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][83]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][83]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[81]),
        .Q(\mem_reg[13][83]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][84]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][84]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[82]),
        .Q(\mem_reg[13][84]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][85]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][85]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[83]),
        .Q(\mem_reg[13][85]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][86]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][86]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[84]),
        .Q(\mem_reg[13][86]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][87]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][87]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[85]),
        .Q(\mem_reg[13][87]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][88]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][88]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[86]),
        .Q(\mem_reg[13][88]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][89]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][89]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[87]),
        .Q(\mem_reg[13][89]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][8]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][8]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[13][8]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][90]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][90]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[88]),
        .Q(\mem_reg[13][90]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][91]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][91]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[89]),
        .Q(\mem_reg[13][91]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][92]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][92]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[90]),
        .Q(\mem_reg[13][92]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][93]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][93]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[91]),
        .Q(\mem_reg[13][93]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][94]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][94]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[92]),
        .Q(\mem_reg[13][94]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][95]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][95]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[93]),
        .Q(\mem_reg[13][95]_srl14_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[13][9]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][9]_srl14 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(D),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[13][9]_srl14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1__0
       (.I0(\dout_reg[92]_0 [68]),
        .O(\dout_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_2__0
       (.I0(\dout_reg[92]_0 [67]),
        .O(\dout_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_3__0
       (.I0(\dout_reg[92]_0 [66]),
        .O(\dout_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_4__0
       (.I0(\dout_reg[92]_0 [65]),
        .O(\dout_reg[70]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_1__0
       (.I0(\dout_reg[92]_0 [72]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_2__0
       (.I0(\dout_reg[92]_0 [71]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_3__0
       (.I0(\dout_reg[92]_0 [70]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_4__0
       (.I0(\dout_reg[92]_0 [69]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_1__0
       (.I0(\dout_reg[92]_0 [76]),
        .O(\dout_reg[78]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_2__0
       (.I0(\dout_reg[92]_0 [75]),
        .O(\dout_reg[78]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_3__0
       (.I0(\dout_reg[92]_0 [74]),
        .O(\dout_reg[78]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_4__0
       (.I0(\dout_reg[92]_0 [73]),
        .O(\dout_reg[78]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_1__0
       (.I0(\dout_reg[92]_0 [80]),
        .O(\dout_reg[82]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_2__0
       (.I0(\dout_reg[92]_0 [79]),
        .O(\dout_reg[82]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_3__0
       (.I0(\dout_reg[92]_0 [78]),
        .O(\dout_reg[82]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_4__0
       (.I0(\dout_reg[92]_0 [77]),
        .O(\dout_reg[82]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_1__0
       (.I0(\dout_reg[92]_0 [84]),
        .O(\dout_reg[86]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_2__0
       (.I0(\dout_reg[92]_0 [83]),
        .O(\dout_reg[86]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_3__0
       (.I0(\dout_reg[92]_0 [82]),
        .O(\dout_reg[86]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_4__0
       (.I0(\dout_reg[92]_0 [81]),
        .O(\dout_reg[86]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_1__0
       (.I0(\dout_reg[92]_0 [88]),
        .O(\dout_reg[90]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_2__0
       (.I0(\dout_reg[92]_0 [87]),
        .O(\dout_reg[90]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_3__0
       (.I0(\dout_reg[92]_0 [86]),
        .O(\dout_reg[90]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_4__0
       (.I0(\dout_reg[92]_0 [85]),
        .O(\dout_reg[90]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__6_i_1__0
       (.I0(rreq_len[29]),
        .O(\dout_reg[93]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__6_i_2__0
       (.I0(\dout_reg[92]_0 [90]),
        .O(\dout_reg[93]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__6_i_3__0
       (.I0(\dout_reg[92]_0 [89]),
        .O(\dout_reg[93]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__0
       (.I0(\dout_reg[92]_0 [64]),
        .O(\dout_reg[66]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2__0
       (.I0(\dout_reg[92]_0 [63]),
        .O(\dout_reg[66]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3__0
       (.I0(\dout_reg[92]_0 [62]),
        .O(\dout_reg[66]_0 [0]));
  LUT6 #(
    .INIT(64'h00FF0000E0FFE0E0)) 
    tmp_valid_i_1__0
       (.I0(tmp_valid_i_2_n_0),
        .I1(tmp_valid_i_3_n_0),
        .I2(rreq_valid),
        .I3(ARREADY_Dummy),
        .I4(\dout_reg[0]_1 ),
        .I5(rreq_len[31]),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_2
       (.I0(tmp_valid_i_4_n_0),
        .I1(\dout_reg[92]_0 [63]),
        .I2(\dout_reg[92]_0 [64]),
        .I3(\dout_reg[92]_0 [88]),
        .I4(\dout_reg[92]_0 [82]),
        .I5(tmp_valid_i_5_n_0),
        .O(tmp_valid_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_3
       (.I0(tmp_valid_i_6_n_0),
        .I1(tmp_valid_i_7_n_0),
        .I2(tmp_valid_i_8_n_0),
        .I3(\dout_reg[92]_0 [67]),
        .I4(\dout_reg[92]_0 [76]),
        .I5(\dout_reg[92]_0 [75]),
        .O(tmp_valid_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_4
       (.I0(\dout_reg[92]_0 [87]),
        .I1(\dout_reg[92]_0 [86]),
        .I2(\dout_reg[92]_0 [89]),
        .I3(\dout_reg[92]_0 [81]),
        .O(tmp_valid_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tmp_valid_i_5
       (.I0(\dout_reg[92]_0 [66]),
        .I1(\dout_reg[92]_0 [65]),
        .I2(\dout_reg[92]_0 [69]),
        .I3(\dout_reg[92]_0 [68]),
        .I4(tmp_valid_i_9_n_0),
        .O(tmp_valid_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_6
       (.I0(\dout_reg[92]_0 [85]),
        .I1(\dout_reg[92]_0 [72]),
        .I2(\dout_reg[92]_0 [79]),
        .I3(\dout_reg[92]_0 [73]),
        .O(tmp_valid_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_7
       (.I0(\dout_reg[92]_0 [84]),
        .I1(\dout_reg[92]_0 [62]),
        .I2(rreq_len[30]),
        .I3(rreq_len[29]),
        .O(tmp_valid_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_8
       (.I0(\dout_reg[92]_0 [70]),
        .I1(\dout_reg[92]_0 [71]),
        .I2(\dout_reg[92]_0 [90]),
        .I3(\dout_reg[92]_0 [78]),
        .O(tmp_valid_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_9
       (.I0(\dout_reg[92]_0 [77]),
        .I1(\dout_reg[92]_0 [74]),
        .I2(\dout_reg[92]_0 [83]),
        .I3(\dout_reg[92]_0 [80]),
        .O(tmp_valid_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "userdma_gmem1_m_axi_srl" *) 
module design_1_userdma_0_0_userdma_gmem1_m_axi_srl__parameterized0
   (pop,
    din,
    Q,
    ap_clk,
    SR,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    RREADY_Dummy,
    \dout_reg[0]_2 ,
    burst_valid,
    \dout_reg[0]_3 ,
    \dout_reg[0]_4 ,
    \dout_reg[0]_5 ,
    fifo_rctl_ready,
    \dout_reg[0]_6 ,
    m_axi_gmem1_ARREADY,
    \dout_reg[0]_7 );
  output pop;
  output [0:0]din;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input \dout_reg[0]_0 ;
  input [0:0]\dout_reg[0]_1 ;
  input RREADY_Dummy;
  input [0:0]\dout_reg[0]_2 ;
  input burst_valid;
  input \dout_reg[0]_3 ;
  input \dout_reg[0]_4 ;
  input \dout_reg[0]_5 ;
  input fifo_rctl_ready;
  input \dout_reg[0]_6 ;
  input m_axi_gmem1_ARREADY;
  input \dout_reg[0]_7 ;

  wire [3:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ar2r_info;
  wire burst_valid;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire [0:0]\dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[0]_4 ;
  wire \dout_reg[0]_5 ;
  wire \dout_reg[0]_6 ;
  wire \dout_reg[0]_7 ;
  wire fifo_rctl_ready;
  wire last_burst;
  wire m_axi_gmem1_ARREADY;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire pop;
  wire push;

  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \dout[0]_i_1__1 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(RREADY_Dummy),
        .I3(\dout_reg[0]_2 ),
        .I4(burst_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_burst),
        .R(SR));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(ar2r_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h80008080)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(\dout_reg[0]_5 ),
        .I1(fifo_rctl_ready),
        .I2(\dout_reg[0]_6 ),
        .I3(m_axi_gmem1_ARREADY),
        .I4(\dout_reg[0]_7 ),
        .O(push));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][0]_srl15_i_2__2 
       (.I0(\dout_reg[0]_3 ),
        .I1(\dout_reg[0]_4 ),
        .O(ar2r_info));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(\dout_reg[0]_1 ),
        .I1(last_burst),
        .I2(burst_valid),
        .O(din));
endmodule

(* ORIG_REF_NAME = "userdma_gmem1_m_axi_write" *) 
module design_1_userdma_0_0_userdma_gmem1_m_axi_write
   (m_axi_gmem1_BREADY,
    m_axi_gmem1_BVALID,
    SR,
    ap_clk);
  output m_axi_gmem1_BREADY;
  input m_axi_gmem1_BVALID;
  input [0:0]SR;
  input ap_clk;

  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;

  design_1_userdma_0_0_userdma_gmem1_m_axi_reg_slice__parameterized1 rs_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID));
endmodule

(* ORIG_REF_NAME = "userdma_paralleltostreamwithburst" *) 
module design_1_userdma_0_0_userdma_paralleltostreamwithburst
   (din,
    paralleltostreamwithburst_U0_outcount48_din,
    ap_enable_reg_pp0_iter2,
    ready_for_outstanding,
    ap_block_pp0_stage0_11001__0,
    Q,
    paralleltostreamwithburst_U0_m_axi_gmem1_RREADY,
    icmp_ln137_fu_311_p2,
    paralleltostreamwithburst_U0_ap_ready,
    in,
    E,
    we,
    dout_vld_reg,
    WEBWE,
    shiftReg_ce,
    ap_sync_paralleltostreamwithburst_U0_ap_ready,
    D,
    ap_clk,
    \idx_fu_98_reg[0]_0 ,
    SR,
    dout,
    ap_rst_n,
    outbuf_full_n,
    gmem1_RVALID,
    m2s_enb_clrsts,
    paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write,
    \m2s_len_reg[31]_0 ,
    m2s_enb_clrsts_c_full_n,
    int_ap_start_reg,
    ap_start,
    outcount_full_n,
    p_7_in,
    gmem1_ARREADY,
    m2sbuf,
    \mOutPtr_reg[10] ,
    \count_fu_102_reg[31]_0 ,
    \sub_i_i_reg_364_reg[0]_0 ,
    in_Img_width,
    \sub_i_i_reg_364_reg[4]_0 ,
    \sub_i_i_reg_364_reg[8]_0 ,
    \sub_i_i_reg_364_reg[12]_0 ,
    \sub_i_i_reg_364_reg[16]_0 ,
    \sub_i_i_reg_364_reg[20]_0 ,
    \sub_i_i_reg_364_reg[24]_0 ,
    \sub_i_i_reg_364_reg[28]_0 ,
    \sub_i_i_reg_364_reg[32]_0 );
  output [34:0]din;
  output [31:0]paralleltostreamwithburst_U0_outcount48_din;
  output ap_enable_reg_pp0_iter2;
  output ready_for_outstanding;
  output ap_block_pp0_stage0_11001__0;
  output [3:0]Q;
  output paralleltostreamwithburst_U0_m_axi_gmem1_RREADY;
  output icmp_ln137_fu_311_p2;
  output paralleltostreamwithburst_U0_ap_ready;
  output [93:0]in;
  output [0:0]E;
  output we;
  output dout_vld_reg;
  output [0:0]WEBWE;
  output shiftReg_ce;
  output ap_sync_paralleltostreamwithburst_U0_ap_ready;
  output [0:0]D;
  input ap_clk;
  input \idx_fu_98_reg[0]_0 ;
  input [0:0]SR;
  input [32:0]dout;
  input ap_rst_n;
  input outbuf_full_n;
  input gmem1_RVALID;
  input m2s_enb_clrsts;
  input paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write;
  input [31:0]\m2s_len_reg[31]_0 ;
  input m2s_enb_clrsts_c_full_n;
  input int_ap_start_reg;
  input ap_start;
  input outcount_full_n;
  input p_7_in;
  input gmem1_ARREADY;
  input [62:0]m2sbuf;
  input \mOutPtr_reg[10] ;
  input [0:0]\count_fu_102_reg[31]_0 ;
  input [0:0]\sub_i_i_reg_364_reg[0]_0 ;
  input [31:0]in_Img_width;
  input [3:0]\sub_i_i_reg_364_reg[4]_0 ;
  input [3:0]\sub_i_i_reg_364_reg[8]_0 ;
  input [3:0]\sub_i_i_reg_364_reg[12]_0 ;
  input [3:0]\sub_i_i_reg_364_reg[16]_0 ;
  input [3:0]\sub_i_i_reg_364_reg[20]_0 ;
  input [3:0]\sub_i_i_reg_364_reg[24]_0 ;
  input [3:0]\sub_i_i_reg_364_reg[28]_0 ;
  input [2:0]\sub_i_i_reg_364_reg[32]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[16] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state3;
  wire [21:0]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_phi_mux_empty_58_phi_fu_167_p41;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_paralleltostreamwithburst_U0_ap_ready;
  wire \count_1_reg_151[31]_i_1_n_0 ;
  wire [0:0]\count_fu_102_reg[31]_0 ;
  wire \count_fu_102_reg_n_0_[0] ;
  wire \count_fu_102_reg_n_0_[10] ;
  wire \count_fu_102_reg_n_0_[11] ;
  wire \count_fu_102_reg_n_0_[12] ;
  wire \count_fu_102_reg_n_0_[13] ;
  wire \count_fu_102_reg_n_0_[14] ;
  wire \count_fu_102_reg_n_0_[15] ;
  wire \count_fu_102_reg_n_0_[16] ;
  wire \count_fu_102_reg_n_0_[17] ;
  wire \count_fu_102_reg_n_0_[18] ;
  wire \count_fu_102_reg_n_0_[19] ;
  wire \count_fu_102_reg_n_0_[1] ;
  wire \count_fu_102_reg_n_0_[20] ;
  wire \count_fu_102_reg_n_0_[21] ;
  wire \count_fu_102_reg_n_0_[22] ;
  wire \count_fu_102_reg_n_0_[23] ;
  wire \count_fu_102_reg_n_0_[24] ;
  wire \count_fu_102_reg_n_0_[25] ;
  wire \count_fu_102_reg_n_0_[26] ;
  wire \count_fu_102_reg_n_0_[27] ;
  wire \count_fu_102_reg_n_0_[28] ;
  wire \count_fu_102_reg_n_0_[29] ;
  wire \count_fu_102_reg_n_0_[2] ;
  wire \count_fu_102_reg_n_0_[30] ;
  wire \count_fu_102_reg_n_0_[31] ;
  wire \count_fu_102_reg_n_0_[3] ;
  wire \count_fu_102_reg_n_0_[4] ;
  wire \count_fu_102_reg_n_0_[5] ;
  wire \count_fu_102_reg_n_0_[6] ;
  wire \count_fu_102_reg_n_0_[7] ;
  wire \count_fu_102_reg_n_0_[8] ;
  wire \count_fu_102_reg_n_0_[9] ;
  wire [34:0]din;
  wire [32:0]dout;
  wire dout_vld_reg;
  wire [31:0]empty_58_reg_164;
  wire empty_58_reg_1641;
  wire \empty_58_reg_164[31]_i_1_n_0 ;
  wire \empty_58_reg_164[31]_i_4_n_0 ;
  wire first;
  wire first00_out;
  wire \first[0]_i_1_n_0 ;
  wire gmem1_ARREADY;
  wire gmem1_RVALID;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_100;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_101;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_102;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_103;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_104;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_105;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_106;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_107;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_110;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_111;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_112;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_113;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_114;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_115;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_116;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_117;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_118;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_119;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_120;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_121;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_122;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_123;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_124;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_125;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_126;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_127;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_128;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_129;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_130;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_131;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_132;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_133;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_134;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_135;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_136;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_137;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_138;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_139;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_140;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_141;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_142;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_43;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_44;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_45;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_46;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_47;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_48;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_49;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_50;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_51;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_52;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_53;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_54;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_55;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_56;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_57;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_58;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_59;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_60;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_61;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_62;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_63;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_64;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_65;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_66;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_67;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_68;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_69;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_70;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_71;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_72;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_73;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_74;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_76;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_77;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_78;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_79;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_80;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_81;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_82;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_83;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_84;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_85;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_86;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_87;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_88;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_89;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_90;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_91;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_92;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_93;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_94;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_95;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_96;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_97;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_98;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_99;
  wire icmp_ln103_fu_238_p2;
  wire icmp_ln110_fu_260_p2;
  wire icmp_ln110_reg_382;
  wire \icmp_ln110_reg_382[0]_i_10_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_11_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_12_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_13_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_14_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_15_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_16_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_17_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_19_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_20_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_21_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_22_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_23_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_24_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_25_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_26_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_27_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_28_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_29_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_30_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_31_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_32_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_33_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_34_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_35_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_3_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_4_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_5_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_6_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_7_n_0 ;
  wire \icmp_ln110_reg_382[0]_i_8_n_0 ;
  wire \icmp_ln110_reg_382_reg[0]_i_18_n_0 ;
  wire \icmp_ln110_reg_382_reg[0]_i_18_n_1 ;
  wire \icmp_ln110_reg_382_reg[0]_i_18_n_2 ;
  wire \icmp_ln110_reg_382_reg[0]_i_18_n_3 ;
  wire \icmp_ln110_reg_382_reg[0]_i_1_n_2 ;
  wire \icmp_ln110_reg_382_reg[0]_i_1_n_3 ;
  wire \icmp_ln110_reg_382_reg[0]_i_2_n_0 ;
  wire \icmp_ln110_reg_382_reg[0]_i_2_n_1 ;
  wire \icmp_ln110_reg_382_reg[0]_i_2_n_2 ;
  wire \icmp_ln110_reg_382_reg[0]_i_2_n_3 ;
  wire \icmp_ln110_reg_382_reg[0]_i_9_n_0 ;
  wire \icmp_ln110_reg_382_reg[0]_i_9_n_1 ;
  wire \icmp_ln110_reg_382_reg[0]_i_9_n_2 ;
  wire \icmp_ln110_reg_382_reg[0]_i_9_n_3 ;
  wire icmp_ln137_fu_311_p2;
  wire \idx_fu_98[0]_i_4_n_0 ;
  wire \idx_fu_98[0]_i_5_n_0 ;
  wire \idx_fu_98[0]_i_6_n_0 ;
  wire \idx_fu_98[0]_i_7_n_0 ;
  wire \idx_fu_98[12]_i_2_n_0 ;
  wire \idx_fu_98[12]_i_3_n_0 ;
  wire \idx_fu_98[12]_i_4_n_0 ;
  wire \idx_fu_98[12]_i_5_n_0 ;
  wire \idx_fu_98[16]_i_2_n_0 ;
  wire \idx_fu_98[16]_i_3_n_0 ;
  wire \idx_fu_98[16]_i_4_n_0 ;
  wire \idx_fu_98[16]_i_5_n_0 ;
  wire \idx_fu_98[20]_i_2_n_0 ;
  wire \idx_fu_98[20]_i_3_n_0 ;
  wire \idx_fu_98[20]_i_4_n_0 ;
  wire \idx_fu_98[20]_i_5_n_0 ;
  wire \idx_fu_98[24]_i_2_n_0 ;
  wire \idx_fu_98[24]_i_3_n_0 ;
  wire \idx_fu_98[24]_i_4_n_0 ;
  wire \idx_fu_98[24]_i_5_n_0 ;
  wire \idx_fu_98[28]_i_2_n_0 ;
  wire \idx_fu_98[28]_i_3_n_0 ;
  wire \idx_fu_98[28]_i_4_n_0 ;
  wire \idx_fu_98[28]_i_5_n_0 ;
  wire \idx_fu_98[32]_i_2_n_0 ;
  wire \idx_fu_98[32]_i_3_n_0 ;
  wire \idx_fu_98[32]_i_4_n_0 ;
  wire \idx_fu_98[32]_i_5_n_0 ;
  wire \idx_fu_98[36]_i_2_n_0 ;
  wire \idx_fu_98[36]_i_3_n_0 ;
  wire \idx_fu_98[36]_i_4_n_0 ;
  wire \idx_fu_98[36]_i_5_n_0 ;
  wire \idx_fu_98[40]_i_2_n_0 ;
  wire \idx_fu_98[40]_i_3_n_0 ;
  wire \idx_fu_98[40]_i_4_n_0 ;
  wire \idx_fu_98[40]_i_5_n_0 ;
  wire \idx_fu_98[44]_i_2_n_0 ;
  wire \idx_fu_98[44]_i_3_n_0 ;
  wire \idx_fu_98[44]_i_4_n_0 ;
  wire \idx_fu_98[44]_i_5_n_0 ;
  wire \idx_fu_98[48]_i_2_n_0 ;
  wire \idx_fu_98[48]_i_3_n_0 ;
  wire \idx_fu_98[48]_i_4_n_0 ;
  wire \idx_fu_98[48]_i_5_n_0 ;
  wire \idx_fu_98[4]_i_2_n_0 ;
  wire \idx_fu_98[4]_i_3_n_0 ;
  wire \idx_fu_98[4]_i_4_n_0 ;
  wire \idx_fu_98[4]_i_5_n_0 ;
  wire \idx_fu_98[52]_i_2_n_0 ;
  wire \idx_fu_98[52]_i_3_n_0 ;
  wire \idx_fu_98[52]_i_4_n_0 ;
  wire \idx_fu_98[52]_i_5_n_0 ;
  wire \idx_fu_98[56]_i_2_n_0 ;
  wire \idx_fu_98[56]_i_3_n_0 ;
  wire \idx_fu_98[56]_i_4_n_0 ;
  wire \idx_fu_98[56]_i_5_n_0 ;
  wire \idx_fu_98[60]_i_2_n_0 ;
  wire \idx_fu_98[60]_i_3_n_0 ;
  wire \idx_fu_98[8]_i_2_n_0 ;
  wire \idx_fu_98[8]_i_3_n_0 ;
  wire \idx_fu_98[8]_i_4_n_0 ;
  wire \idx_fu_98[8]_i_5_n_0 ;
  wire [61:0]idx_fu_98_reg;
  wire \idx_fu_98_reg[0]_0 ;
  wire \idx_fu_98_reg[0]_i_3_n_0 ;
  wire \idx_fu_98_reg[0]_i_3_n_1 ;
  wire \idx_fu_98_reg[0]_i_3_n_2 ;
  wire \idx_fu_98_reg[0]_i_3_n_3 ;
  wire \idx_fu_98_reg[0]_i_3_n_4 ;
  wire \idx_fu_98_reg[0]_i_3_n_5 ;
  wire \idx_fu_98_reg[0]_i_3_n_6 ;
  wire \idx_fu_98_reg[0]_i_3_n_7 ;
  wire \idx_fu_98_reg[12]_i_1_n_0 ;
  wire \idx_fu_98_reg[12]_i_1_n_1 ;
  wire \idx_fu_98_reg[12]_i_1_n_2 ;
  wire \idx_fu_98_reg[12]_i_1_n_3 ;
  wire \idx_fu_98_reg[12]_i_1_n_4 ;
  wire \idx_fu_98_reg[12]_i_1_n_5 ;
  wire \idx_fu_98_reg[12]_i_1_n_6 ;
  wire \idx_fu_98_reg[12]_i_1_n_7 ;
  wire \idx_fu_98_reg[16]_i_1_n_0 ;
  wire \idx_fu_98_reg[16]_i_1_n_1 ;
  wire \idx_fu_98_reg[16]_i_1_n_2 ;
  wire \idx_fu_98_reg[16]_i_1_n_3 ;
  wire \idx_fu_98_reg[16]_i_1_n_4 ;
  wire \idx_fu_98_reg[16]_i_1_n_5 ;
  wire \idx_fu_98_reg[16]_i_1_n_6 ;
  wire \idx_fu_98_reg[16]_i_1_n_7 ;
  wire \idx_fu_98_reg[20]_i_1_n_0 ;
  wire \idx_fu_98_reg[20]_i_1_n_1 ;
  wire \idx_fu_98_reg[20]_i_1_n_2 ;
  wire \idx_fu_98_reg[20]_i_1_n_3 ;
  wire \idx_fu_98_reg[20]_i_1_n_4 ;
  wire \idx_fu_98_reg[20]_i_1_n_5 ;
  wire \idx_fu_98_reg[20]_i_1_n_6 ;
  wire \idx_fu_98_reg[20]_i_1_n_7 ;
  wire \idx_fu_98_reg[24]_i_1_n_0 ;
  wire \idx_fu_98_reg[24]_i_1_n_1 ;
  wire \idx_fu_98_reg[24]_i_1_n_2 ;
  wire \idx_fu_98_reg[24]_i_1_n_3 ;
  wire \idx_fu_98_reg[24]_i_1_n_4 ;
  wire \idx_fu_98_reg[24]_i_1_n_5 ;
  wire \idx_fu_98_reg[24]_i_1_n_6 ;
  wire \idx_fu_98_reg[24]_i_1_n_7 ;
  wire \idx_fu_98_reg[28]_i_1_n_0 ;
  wire \idx_fu_98_reg[28]_i_1_n_1 ;
  wire \idx_fu_98_reg[28]_i_1_n_2 ;
  wire \idx_fu_98_reg[28]_i_1_n_3 ;
  wire \idx_fu_98_reg[28]_i_1_n_4 ;
  wire \idx_fu_98_reg[28]_i_1_n_5 ;
  wire \idx_fu_98_reg[28]_i_1_n_6 ;
  wire \idx_fu_98_reg[28]_i_1_n_7 ;
  wire \idx_fu_98_reg[32]_i_1_n_0 ;
  wire \idx_fu_98_reg[32]_i_1_n_1 ;
  wire \idx_fu_98_reg[32]_i_1_n_2 ;
  wire \idx_fu_98_reg[32]_i_1_n_3 ;
  wire \idx_fu_98_reg[32]_i_1_n_4 ;
  wire \idx_fu_98_reg[32]_i_1_n_5 ;
  wire \idx_fu_98_reg[32]_i_1_n_6 ;
  wire \idx_fu_98_reg[32]_i_1_n_7 ;
  wire \idx_fu_98_reg[36]_i_1_n_0 ;
  wire \idx_fu_98_reg[36]_i_1_n_1 ;
  wire \idx_fu_98_reg[36]_i_1_n_2 ;
  wire \idx_fu_98_reg[36]_i_1_n_3 ;
  wire \idx_fu_98_reg[36]_i_1_n_4 ;
  wire \idx_fu_98_reg[36]_i_1_n_5 ;
  wire \idx_fu_98_reg[36]_i_1_n_6 ;
  wire \idx_fu_98_reg[36]_i_1_n_7 ;
  wire \idx_fu_98_reg[40]_i_1_n_0 ;
  wire \idx_fu_98_reg[40]_i_1_n_1 ;
  wire \idx_fu_98_reg[40]_i_1_n_2 ;
  wire \idx_fu_98_reg[40]_i_1_n_3 ;
  wire \idx_fu_98_reg[40]_i_1_n_4 ;
  wire \idx_fu_98_reg[40]_i_1_n_5 ;
  wire \idx_fu_98_reg[40]_i_1_n_6 ;
  wire \idx_fu_98_reg[40]_i_1_n_7 ;
  wire \idx_fu_98_reg[44]_i_1_n_0 ;
  wire \idx_fu_98_reg[44]_i_1_n_1 ;
  wire \idx_fu_98_reg[44]_i_1_n_2 ;
  wire \idx_fu_98_reg[44]_i_1_n_3 ;
  wire \idx_fu_98_reg[44]_i_1_n_4 ;
  wire \idx_fu_98_reg[44]_i_1_n_5 ;
  wire \idx_fu_98_reg[44]_i_1_n_6 ;
  wire \idx_fu_98_reg[44]_i_1_n_7 ;
  wire \idx_fu_98_reg[48]_i_1_n_0 ;
  wire \idx_fu_98_reg[48]_i_1_n_1 ;
  wire \idx_fu_98_reg[48]_i_1_n_2 ;
  wire \idx_fu_98_reg[48]_i_1_n_3 ;
  wire \idx_fu_98_reg[48]_i_1_n_4 ;
  wire \idx_fu_98_reg[48]_i_1_n_5 ;
  wire \idx_fu_98_reg[48]_i_1_n_6 ;
  wire \idx_fu_98_reg[48]_i_1_n_7 ;
  wire \idx_fu_98_reg[4]_i_1_n_0 ;
  wire \idx_fu_98_reg[4]_i_1_n_1 ;
  wire \idx_fu_98_reg[4]_i_1_n_2 ;
  wire \idx_fu_98_reg[4]_i_1_n_3 ;
  wire \idx_fu_98_reg[4]_i_1_n_4 ;
  wire \idx_fu_98_reg[4]_i_1_n_5 ;
  wire \idx_fu_98_reg[4]_i_1_n_6 ;
  wire \idx_fu_98_reg[4]_i_1_n_7 ;
  wire \idx_fu_98_reg[52]_i_1_n_0 ;
  wire \idx_fu_98_reg[52]_i_1_n_1 ;
  wire \idx_fu_98_reg[52]_i_1_n_2 ;
  wire \idx_fu_98_reg[52]_i_1_n_3 ;
  wire \idx_fu_98_reg[52]_i_1_n_4 ;
  wire \idx_fu_98_reg[52]_i_1_n_5 ;
  wire \idx_fu_98_reg[52]_i_1_n_6 ;
  wire \idx_fu_98_reg[52]_i_1_n_7 ;
  wire \idx_fu_98_reg[56]_i_1_n_0 ;
  wire \idx_fu_98_reg[56]_i_1_n_1 ;
  wire \idx_fu_98_reg[56]_i_1_n_2 ;
  wire \idx_fu_98_reg[56]_i_1_n_3 ;
  wire \idx_fu_98_reg[56]_i_1_n_4 ;
  wire \idx_fu_98_reg[56]_i_1_n_5 ;
  wire \idx_fu_98_reg[56]_i_1_n_6 ;
  wire \idx_fu_98_reg[56]_i_1_n_7 ;
  wire \idx_fu_98_reg[60]_i_1_n_3 ;
  wire \idx_fu_98_reg[60]_i_1_n_6 ;
  wire \idx_fu_98_reg[60]_i_1_n_7 ;
  wire \idx_fu_98_reg[8]_i_1_n_0 ;
  wire \idx_fu_98_reg[8]_i_1_n_1 ;
  wire \idx_fu_98_reg[8]_i_1_n_2 ;
  wire \idx_fu_98_reg[8]_i_1_n_3 ;
  wire \idx_fu_98_reg[8]_i_1_n_4 ;
  wire \idx_fu_98_reg[8]_i_1_n_5 ;
  wire \idx_fu_98_reg[8]_i_1_n_6 ;
  wire \idx_fu_98_reg[8]_i_1_n_7 ;
  wire [93:0]in;
  wire [31:0]in_Img_width;
  wire int_ap_start_reg;
  wire m2s_enb_clrsts;
  wire m2s_enb_clrsts_c_full_n;
  wire [31:0]m2s_len;
  wire [31:0]\m2s_len_reg[31]_0 ;
  wire [62:0]m2sbuf;
  wire \mOutPtr_reg[10] ;
  wire outbuf_full_n;
  wire outcount_full_n;
  wire [61:0]p_0_in__0;
  wire p_7_in;
  wire paralleltostreamwithburst_U0_ap_ready;
  wire paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write;
  wire paralleltostreamwithburst_U0_m_axi_gmem1_RREADY;
  wire [31:0]paralleltostreamwithburst_U0_outcount48_din;
  wire ready_for_outstanding;
  wire shiftReg_ce;
  wire [30:0]sub_fu_254_p2;
  wire [32:1]sub_i_i_fu_218_p2;
  wire [32:0]sub_i_i_reg_364;
  wire sub_i_i_reg_3640;
  wire [0:0]\sub_i_i_reg_364_reg[0]_0 ;
  wire [3:0]\sub_i_i_reg_364_reg[12]_0 ;
  wire \sub_i_i_reg_364_reg[12]_i_1_n_0 ;
  wire \sub_i_i_reg_364_reg[12]_i_1_n_1 ;
  wire \sub_i_i_reg_364_reg[12]_i_1_n_2 ;
  wire \sub_i_i_reg_364_reg[12]_i_1_n_3 ;
  wire [3:0]\sub_i_i_reg_364_reg[16]_0 ;
  wire \sub_i_i_reg_364_reg[16]_i_1_n_0 ;
  wire \sub_i_i_reg_364_reg[16]_i_1_n_1 ;
  wire \sub_i_i_reg_364_reg[16]_i_1_n_2 ;
  wire \sub_i_i_reg_364_reg[16]_i_1_n_3 ;
  wire [3:0]\sub_i_i_reg_364_reg[20]_0 ;
  wire \sub_i_i_reg_364_reg[20]_i_1_n_0 ;
  wire \sub_i_i_reg_364_reg[20]_i_1_n_1 ;
  wire \sub_i_i_reg_364_reg[20]_i_1_n_2 ;
  wire \sub_i_i_reg_364_reg[20]_i_1_n_3 ;
  wire [3:0]\sub_i_i_reg_364_reg[24]_0 ;
  wire \sub_i_i_reg_364_reg[24]_i_1_n_0 ;
  wire \sub_i_i_reg_364_reg[24]_i_1_n_1 ;
  wire \sub_i_i_reg_364_reg[24]_i_1_n_2 ;
  wire \sub_i_i_reg_364_reg[24]_i_1_n_3 ;
  wire [3:0]\sub_i_i_reg_364_reg[28]_0 ;
  wire \sub_i_i_reg_364_reg[28]_i_1_n_0 ;
  wire \sub_i_i_reg_364_reg[28]_i_1_n_1 ;
  wire \sub_i_i_reg_364_reg[28]_i_1_n_2 ;
  wire \sub_i_i_reg_364_reg[28]_i_1_n_3 ;
  wire [2:0]\sub_i_i_reg_364_reg[32]_0 ;
  wire \sub_i_i_reg_364_reg[32]_i_2_n_1 ;
  wire \sub_i_i_reg_364_reg[32]_i_2_n_2 ;
  wire \sub_i_i_reg_364_reg[32]_i_2_n_3 ;
  wire [3:0]\sub_i_i_reg_364_reg[4]_0 ;
  wire \sub_i_i_reg_364_reg[4]_i_1_n_0 ;
  wire \sub_i_i_reg_364_reg[4]_i_1_n_1 ;
  wire \sub_i_i_reg_364_reg[4]_i_1_n_2 ;
  wire \sub_i_i_reg_364_reg[4]_i_1_n_3 ;
  wire [3:0]\sub_i_i_reg_364_reg[8]_0 ;
  wire \sub_i_i_reg_364_reg[8]_i_1_n_0 ;
  wire \sub_i_i_reg_364_reg[8]_i_1_n_1 ;
  wire \sub_i_i_reg_364_reg[8]_i_1_n_2 ;
  wire \sub_i_i_reg_364_reg[8]_i_1_n_3 ;
  wire [30:0]sub_reg_377;
  wire \sub_reg_377[0]_i_11_n_0 ;
  wire \sub_reg_377[0]_i_12_n_0 ;
  wire \sub_reg_377[0]_i_13_n_0 ;
  wire \sub_reg_377[0]_i_14_n_0 ;
  wire \sub_reg_377[0]_i_15_n_0 ;
  wire \sub_reg_377[0]_i_16_n_0 ;
  wire \sub_reg_377[0]_i_17_n_0 ;
  wire \sub_reg_377[0]_i_18_n_0 ;
  wire \sub_reg_377[0]_i_20_n_0 ;
  wire \sub_reg_377[0]_i_21_n_0 ;
  wire \sub_reg_377[0]_i_22_n_0 ;
  wire \sub_reg_377[0]_i_23_n_0 ;
  wire \sub_reg_377[0]_i_24_n_0 ;
  wire \sub_reg_377[0]_i_25_n_0 ;
  wire \sub_reg_377[0]_i_26_n_0 ;
  wire \sub_reg_377[0]_i_27_n_0 ;
  wire \sub_reg_377[0]_i_28_n_0 ;
  wire \sub_reg_377[0]_i_29_n_0 ;
  wire \sub_reg_377[0]_i_30_n_0 ;
  wire \sub_reg_377[0]_i_31_n_0 ;
  wire \sub_reg_377[0]_i_32_n_0 ;
  wire \sub_reg_377[0]_i_33_n_0 ;
  wire \sub_reg_377[0]_i_34_n_0 ;
  wire \sub_reg_377[0]_i_35_n_0 ;
  wire \sub_reg_377[0]_i_4_n_0 ;
  wire \sub_reg_377[0]_i_5_n_0 ;
  wire \sub_reg_377[0]_i_6_n_0 ;
  wire \sub_reg_377[0]_i_7_n_0 ;
  wire \sub_reg_377[0]_i_8_n_0 ;
  wire \sub_reg_377[0]_i_9_n_0 ;
  wire \sub_reg_377[12]_i_2_n_0 ;
  wire \sub_reg_377[12]_i_3_n_0 ;
  wire \sub_reg_377[12]_i_4_n_0 ;
  wire \sub_reg_377[12]_i_5_n_0 ;
  wire \sub_reg_377[12]_i_6_n_0 ;
  wire \sub_reg_377[12]_i_7_n_0 ;
  wire \sub_reg_377[12]_i_8_n_0 ;
  wire \sub_reg_377[12]_i_9_n_0 ;
  wire \sub_reg_377[16]_i_2_n_0 ;
  wire \sub_reg_377[16]_i_3_n_0 ;
  wire \sub_reg_377[16]_i_4_n_0 ;
  wire \sub_reg_377[16]_i_5_n_0 ;
  wire \sub_reg_377[16]_i_6_n_0 ;
  wire \sub_reg_377[16]_i_7_n_0 ;
  wire \sub_reg_377[16]_i_8_n_0 ;
  wire \sub_reg_377[16]_i_9_n_0 ;
  wire \sub_reg_377[20]_i_2_n_0 ;
  wire \sub_reg_377[20]_i_3_n_0 ;
  wire \sub_reg_377[20]_i_4_n_0 ;
  wire \sub_reg_377[20]_i_5_n_0 ;
  wire \sub_reg_377[20]_i_6_n_0 ;
  wire \sub_reg_377[20]_i_7_n_0 ;
  wire \sub_reg_377[20]_i_8_n_0 ;
  wire \sub_reg_377[20]_i_9_n_0 ;
  wire \sub_reg_377[24]_i_2_n_0 ;
  wire \sub_reg_377[24]_i_3_n_0 ;
  wire \sub_reg_377[24]_i_4_n_0 ;
  wire \sub_reg_377[24]_i_5_n_0 ;
  wire \sub_reg_377[24]_i_6_n_0 ;
  wire \sub_reg_377[24]_i_7_n_0 ;
  wire \sub_reg_377[24]_i_8_n_0 ;
  wire \sub_reg_377[24]_i_9_n_0 ;
  wire \sub_reg_377[28]_i_2_n_0 ;
  wire \sub_reg_377[28]_i_3_n_0 ;
  wire \sub_reg_377[28]_i_4_n_0 ;
  wire \sub_reg_377[28]_i_5_n_0 ;
  wire \sub_reg_377[28]_i_6_n_0 ;
  wire \sub_reg_377[28]_i_7_n_0 ;
  wire \sub_reg_377[28]_i_8_n_0 ;
  wire \sub_reg_377[28]_i_9_n_0 ;
  wire \sub_reg_377[30]_i_2_n_0 ;
  wire \sub_reg_377[30]_i_3_n_0 ;
  wire \sub_reg_377[30]_i_4_n_0 ;
  wire \sub_reg_377[4]_i_2_n_0 ;
  wire \sub_reg_377[4]_i_3_n_0 ;
  wire \sub_reg_377[4]_i_4_n_0 ;
  wire \sub_reg_377[4]_i_5_n_0 ;
  wire \sub_reg_377[4]_i_6_n_0 ;
  wire \sub_reg_377[4]_i_7_n_0 ;
  wire \sub_reg_377[4]_i_8_n_0 ;
  wire \sub_reg_377[4]_i_9_n_0 ;
  wire \sub_reg_377[8]_i_2_n_0 ;
  wire \sub_reg_377[8]_i_3_n_0 ;
  wire \sub_reg_377[8]_i_4_n_0 ;
  wire \sub_reg_377[8]_i_5_n_0 ;
  wire \sub_reg_377[8]_i_6_n_0 ;
  wire \sub_reg_377[8]_i_7_n_0 ;
  wire \sub_reg_377[8]_i_8_n_0 ;
  wire \sub_reg_377[8]_i_9_n_0 ;
  wire \sub_reg_377_reg[0]_i_10_n_0 ;
  wire \sub_reg_377_reg[0]_i_10_n_1 ;
  wire \sub_reg_377_reg[0]_i_10_n_2 ;
  wire \sub_reg_377_reg[0]_i_10_n_3 ;
  wire \sub_reg_377_reg[0]_i_19_n_0 ;
  wire \sub_reg_377_reg[0]_i_19_n_1 ;
  wire \sub_reg_377_reg[0]_i_19_n_2 ;
  wire \sub_reg_377_reg[0]_i_19_n_3 ;
  wire \sub_reg_377_reg[0]_i_2_n_2 ;
  wire \sub_reg_377_reg[0]_i_2_n_3 ;
  wire \sub_reg_377_reg[0]_i_3_n_0 ;
  wire \sub_reg_377_reg[0]_i_3_n_1 ;
  wire \sub_reg_377_reg[0]_i_3_n_2 ;
  wire \sub_reg_377_reg[0]_i_3_n_3 ;
  wire \sub_reg_377_reg[12]_i_1_n_0 ;
  wire \sub_reg_377_reg[12]_i_1_n_1 ;
  wire \sub_reg_377_reg[12]_i_1_n_2 ;
  wire \sub_reg_377_reg[12]_i_1_n_3 ;
  wire \sub_reg_377_reg[16]_i_1_n_0 ;
  wire \sub_reg_377_reg[16]_i_1_n_1 ;
  wire \sub_reg_377_reg[16]_i_1_n_2 ;
  wire \sub_reg_377_reg[16]_i_1_n_3 ;
  wire \sub_reg_377_reg[20]_i_1_n_0 ;
  wire \sub_reg_377_reg[20]_i_1_n_1 ;
  wire \sub_reg_377_reg[20]_i_1_n_2 ;
  wire \sub_reg_377_reg[20]_i_1_n_3 ;
  wire \sub_reg_377_reg[24]_i_1_n_0 ;
  wire \sub_reg_377_reg[24]_i_1_n_1 ;
  wire \sub_reg_377_reg[24]_i_1_n_2 ;
  wire \sub_reg_377_reg[24]_i_1_n_3 ;
  wire \sub_reg_377_reg[28]_i_1_n_0 ;
  wire \sub_reg_377_reg[28]_i_1_n_1 ;
  wire \sub_reg_377_reg[28]_i_1_n_2 ;
  wire \sub_reg_377_reg[28]_i_1_n_3 ;
  wire \sub_reg_377_reg[30]_i_1_n_3 ;
  wire \sub_reg_377_reg[4]_i_1_n_0 ;
  wire \sub_reg_377_reg[4]_i_1_n_1 ;
  wire \sub_reg_377_reg[4]_i_1_n_2 ;
  wire \sub_reg_377_reg[4]_i_1_n_3 ;
  wire \sub_reg_377_reg[8]_i_1_n_0 ;
  wire \sub_reg_377_reg[8]_i_1_n_1 ;
  wire \sub_reg_377_reg[8]_i_1_n_2 ;
  wire \sub_reg_377_reg[8]_i_1_n_3 ;
  wire [61:0]trunc_ln1_reg_386;
  wire \trunc_ln1_reg_386[10]_i_2_n_0 ;
  wire \trunc_ln1_reg_386[10]_i_3_n_0 ;
  wire \trunc_ln1_reg_386[10]_i_4_n_0 ;
  wire \trunc_ln1_reg_386[10]_i_5_n_0 ;
  wire \trunc_ln1_reg_386[14]_i_2_n_0 ;
  wire \trunc_ln1_reg_386[14]_i_3_n_0 ;
  wire \trunc_ln1_reg_386[14]_i_4_n_0 ;
  wire \trunc_ln1_reg_386[14]_i_5_n_0 ;
  wire \trunc_ln1_reg_386[18]_i_2_n_0 ;
  wire \trunc_ln1_reg_386[18]_i_3_n_0 ;
  wire \trunc_ln1_reg_386[18]_i_4_n_0 ;
  wire \trunc_ln1_reg_386[18]_i_5_n_0 ;
  wire \trunc_ln1_reg_386[22]_i_2_n_0 ;
  wire \trunc_ln1_reg_386[22]_i_3_n_0 ;
  wire \trunc_ln1_reg_386[22]_i_4_n_0 ;
  wire \trunc_ln1_reg_386[22]_i_5_n_0 ;
  wire \trunc_ln1_reg_386[26]_i_2_n_0 ;
  wire \trunc_ln1_reg_386[26]_i_3_n_0 ;
  wire \trunc_ln1_reg_386[26]_i_4_n_0 ;
  wire \trunc_ln1_reg_386[26]_i_5_n_0 ;
  wire \trunc_ln1_reg_386[2]_i_2_n_0 ;
  wire \trunc_ln1_reg_386[2]_i_3_n_0 ;
  wire \trunc_ln1_reg_386[2]_i_4_n_0 ;
  wire \trunc_ln1_reg_386[30]_i_2_n_0 ;
  wire \trunc_ln1_reg_386[30]_i_3_n_0 ;
  wire \trunc_ln1_reg_386[30]_i_4_n_0 ;
  wire \trunc_ln1_reg_386[30]_i_5_n_0 ;
  wire \trunc_ln1_reg_386[34]_i_2_n_0 ;
  wire \trunc_ln1_reg_386[34]_i_3_n_0 ;
  wire \trunc_ln1_reg_386[34]_i_4_n_0 ;
  wire \trunc_ln1_reg_386[34]_i_5_n_0 ;
  wire \trunc_ln1_reg_386[38]_i_2_n_0 ;
  wire \trunc_ln1_reg_386[38]_i_3_n_0 ;
  wire \trunc_ln1_reg_386[38]_i_4_n_0 ;
  wire \trunc_ln1_reg_386[38]_i_5_n_0 ;
  wire \trunc_ln1_reg_386[42]_i_2_n_0 ;
  wire \trunc_ln1_reg_386[42]_i_3_n_0 ;
  wire \trunc_ln1_reg_386[42]_i_4_n_0 ;
  wire \trunc_ln1_reg_386[42]_i_5_n_0 ;
  wire \trunc_ln1_reg_386[46]_i_2_n_0 ;
  wire \trunc_ln1_reg_386[46]_i_3_n_0 ;
  wire \trunc_ln1_reg_386[46]_i_4_n_0 ;
  wire \trunc_ln1_reg_386[46]_i_5_n_0 ;
  wire \trunc_ln1_reg_386[50]_i_2_n_0 ;
  wire \trunc_ln1_reg_386[50]_i_3_n_0 ;
  wire \trunc_ln1_reg_386[50]_i_4_n_0 ;
  wire \trunc_ln1_reg_386[50]_i_5_n_0 ;
  wire \trunc_ln1_reg_386[54]_i_2_n_0 ;
  wire \trunc_ln1_reg_386[54]_i_3_n_0 ;
  wire \trunc_ln1_reg_386[54]_i_4_n_0 ;
  wire \trunc_ln1_reg_386[54]_i_5_n_0 ;
  wire \trunc_ln1_reg_386[58]_i_2_n_0 ;
  wire \trunc_ln1_reg_386[58]_i_3_n_0 ;
  wire \trunc_ln1_reg_386[58]_i_4_n_0 ;
  wire \trunc_ln1_reg_386[58]_i_5_n_0 ;
  wire \trunc_ln1_reg_386[61]_i_3_n_0 ;
  wire \trunc_ln1_reg_386[61]_i_4_n_0 ;
  wire \trunc_ln1_reg_386[61]_i_5_n_0 ;
  wire \trunc_ln1_reg_386[6]_i_2_n_0 ;
  wire \trunc_ln1_reg_386[6]_i_3_n_0 ;
  wire \trunc_ln1_reg_386[6]_i_4_n_0 ;
  wire \trunc_ln1_reg_386[6]_i_5_n_0 ;
  wire \trunc_ln1_reg_386_reg[10]_i_1_n_0 ;
  wire \trunc_ln1_reg_386_reg[10]_i_1_n_1 ;
  wire \trunc_ln1_reg_386_reg[10]_i_1_n_2 ;
  wire \trunc_ln1_reg_386_reg[10]_i_1_n_3 ;
  wire \trunc_ln1_reg_386_reg[14]_i_1_n_0 ;
  wire \trunc_ln1_reg_386_reg[14]_i_1_n_1 ;
  wire \trunc_ln1_reg_386_reg[14]_i_1_n_2 ;
  wire \trunc_ln1_reg_386_reg[14]_i_1_n_3 ;
  wire \trunc_ln1_reg_386_reg[18]_i_1_n_0 ;
  wire \trunc_ln1_reg_386_reg[18]_i_1_n_1 ;
  wire \trunc_ln1_reg_386_reg[18]_i_1_n_2 ;
  wire \trunc_ln1_reg_386_reg[18]_i_1_n_3 ;
  wire \trunc_ln1_reg_386_reg[22]_i_1_n_0 ;
  wire \trunc_ln1_reg_386_reg[22]_i_1_n_1 ;
  wire \trunc_ln1_reg_386_reg[22]_i_1_n_2 ;
  wire \trunc_ln1_reg_386_reg[22]_i_1_n_3 ;
  wire \trunc_ln1_reg_386_reg[26]_i_1_n_0 ;
  wire \trunc_ln1_reg_386_reg[26]_i_1_n_1 ;
  wire \trunc_ln1_reg_386_reg[26]_i_1_n_2 ;
  wire \trunc_ln1_reg_386_reg[26]_i_1_n_3 ;
  wire \trunc_ln1_reg_386_reg[2]_i_1_n_0 ;
  wire \trunc_ln1_reg_386_reg[2]_i_1_n_1 ;
  wire \trunc_ln1_reg_386_reg[2]_i_1_n_2 ;
  wire \trunc_ln1_reg_386_reg[2]_i_1_n_3 ;
  wire \trunc_ln1_reg_386_reg[30]_i_1_n_0 ;
  wire \trunc_ln1_reg_386_reg[30]_i_1_n_1 ;
  wire \trunc_ln1_reg_386_reg[30]_i_1_n_2 ;
  wire \trunc_ln1_reg_386_reg[30]_i_1_n_3 ;
  wire \trunc_ln1_reg_386_reg[34]_i_1_n_0 ;
  wire \trunc_ln1_reg_386_reg[34]_i_1_n_1 ;
  wire \trunc_ln1_reg_386_reg[34]_i_1_n_2 ;
  wire \trunc_ln1_reg_386_reg[34]_i_1_n_3 ;
  wire \trunc_ln1_reg_386_reg[38]_i_1_n_0 ;
  wire \trunc_ln1_reg_386_reg[38]_i_1_n_1 ;
  wire \trunc_ln1_reg_386_reg[38]_i_1_n_2 ;
  wire \trunc_ln1_reg_386_reg[38]_i_1_n_3 ;
  wire \trunc_ln1_reg_386_reg[42]_i_1_n_0 ;
  wire \trunc_ln1_reg_386_reg[42]_i_1_n_1 ;
  wire \trunc_ln1_reg_386_reg[42]_i_1_n_2 ;
  wire \trunc_ln1_reg_386_reg[42]_i_1_n_3 ;
  wire \trunc_ln1_reg_386_reg[46]_i_1_n_0 ;
  wire \trunc_ln1_reg_386_reg[46]_i_1_n_1 ;
  wire \trunc_ln1_reg_386_reg[46]_i_1_n_2 ;
  wire \trunc_ln1_reg_386_reg[46]_i_1_n_3 ;
  wire \trunc_ln1_reg_386_reg[50]_i_1_n_0 ;
  wire \trunc_ln1_reg_386_reg[50]_i_1_n_1 ;
  wire \trunc_ln1_reg_386_reg[50]_i_1_n_2 ;
  wire \trunc_ln1_reg_386_reg[50]_i_1_n_3 ;
  wire \trunc_ln1_reg_386_reg[54]_i_1_n_0 ;
  wire \trunc_ln1_reg_386_reg[54]_i_1_n_1 ;
  wire \trunc_ln1_reg_386_reg[54]_i_1_n_2 ;
  wire \trunc_ln1_reg_386_reg[54]_i_1_n_3 ;
  wire \trunc_ln1_reg_386_reg[58]_i_1_n_0 ;
  wire \trunc_ln1_reg_386_reg[58]_i_1_n_1 ;
  wire \trunc_ln1_reg_386_reg[58]_i_1_n_2 ;
  wire \trunc_ln1_reg_386_reg[58]_i_1_n_3 ;
  wire \trunc_ln1_reg_386_reg[61]_i_2_n_2 ;
  wire \trunc_ln1_reg_386_reg[61]_i_2_n_3 ;
  wire \trunc_ln1_reg_386_reg[6]_i_1_n_0 ;
  wire \trunc_ln1_reg_386_reg[6]_i_1_n_1 ;
  wire \trunc_ln1_reg_386_reg[6]_i_1_n_2 ;
  wire \trunc_ln1_reg_386_reg[6]_i_1_n_3 ;
  wire \trunc_ln90_reg_372[0]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[10]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[11]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[12]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[13]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[14]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[15]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[16]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[17]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[18]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[19]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[1]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[20]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[21]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[22]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[23]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[24]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[25]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[26]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[27]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[28]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[29]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[2]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[30]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[3]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[4]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[5]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[6]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[7]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[8]_i_1_n_0 ;
  wire \trunc_ln90_reg_372[9]_i_1_n_0 ;
  wire we;
  wire [3:3]\NLW_icmp_ln110_reg_382_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln110_reg_382_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln110_reg_382_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln110_reg_382_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln110_reg_382_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_idx_fu_98_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_idx_fu_98_reg[60]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_sub_i_i_reg_364_reg[32]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub_reg_377_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_reg_377_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:3]\NLW_sub_reg_377_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub_reg_377_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_reg_377_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_sub_reg_377_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_reg_377_reg[30]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln1_reg_386_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln1_reg_386_reg[61]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln1_reg_386_reg[61]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(m2s_enb_clrsts),
        .I1(Q[3]),
        .I2(icmp_ln110_reg_382),
        .O(ap_phi_mux_empty_58_phi_fu_167_p41));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(icmp_ln110_fu_260_p2),
        .I1(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'hAA30)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(icmp_ln110_fu_260_p2),
        .I1(gmem1_ARREADY),
        .I2(Q[1]),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(\ap_CS_fsm_reg_n_0_[16] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[16] ),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[17] ),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(ap_CS_fsm_state20),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(Q[3]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count_1_reg_151[31]_i_1 
       (.I0(\count_fu_102_reg_n_0_[31] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\count_1_reg_151[31]_i_1_n_0 ));
  FDRE \count_1_reg_151_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\count_1_reg_151[31]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[31]),
        .R(1'b0));
  FDRE \count_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_107),
        .Q(\count_fu_102_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[10] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_97),
        .Q(\count_fu_102_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[11] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_96),
        .Q(\count_fu_102_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[12] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_95),
        .Q(\count_fu_102_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[13] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_94),
        .Q(\count_fu_102_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[14] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_93),
        .Q(\count_fu_102_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[15] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_92),
        .Q(\count_fu_102_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[16] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_91),
        .Q(\count_fu_102_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[17] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_90),
        .Q(\count_fu_102_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[18] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_89),
        .Q(\count_fu_102_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[19] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_88),
        .Q(\count_fu_102_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_106),
        .Q(\count_fu_102_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[20] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_87),
        .Q(\count_fu_102_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[21] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_86),
        .Q(\count_fu_102_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[22] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_85),
        .Q(\count_fu_102_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[23] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_84),
        .Q(\count_fu_102_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[24] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_83),
        .Q(\count_fu_102_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[25] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_82),
        .Q(\count_fu_102_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[26] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_81),
        .Q(\count_fu_102_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[27] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_80),
        .Q(\count_fu_102_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[28] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_79),
        .Q(\count_fu_102_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[29] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_78),
        .Q(\count_fu_102_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_105),
        .Q(\count_fu_102_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[30] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_77),
        .Q(\count_fu_102_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[31] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_76),
        .Q(\count_fu_102_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_104),
        .Q(\count_fu_102_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_103),
        .Q(\count_fu_102_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_102),
        .Q(\count_fu_102_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_101),
        .Q(\count_fu_102_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_100),
        .Q(\count_fu_102_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_99),
        .Q(\count_fu_102_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \count_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(\count_fu_102_reg[31]_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_98),
        .Q(\count_fu_102_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \empty_58_reg_164[31]_i_1 
       (.I0(m2s_enb_clrsts),
        .I1(outcount_full_n),
        .I2(Q[3]),
        .I3(icmp_ln110_reg_382),
        .I4(ap_CS_fsm_state3),
        .O(\empty_58_reg_164[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \empty_58_reg_164[31]_i_3 
       (.I0(icmp_ln110_reg_382),
        .I1(Q[3]),
        .I2(outcount_full_n),
        .I3(m2s_enb_clrsts),
        .O(empty_58_reg_1641));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \empty_58_reg_164[31]_i_4 
       (.I0(ap_CS_fsm_state3),
        .I1(Q[0]),
        .I2(m2s_enb_clrsts),
        .I3(first),
        .O(\empty_58_reg_164[31]_i_4_n_0 ));
  FDRE \empty_58_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_141),
        .Q(empty_58_reg_164[0]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[10] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_131),
        .Q(empty_58_reg_164[10]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[11] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_130),
        .Q(empty_58_reg_164[11]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[12] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_129),
        .Q(empty_58_reg_164[12]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[13] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_128),
        .Q(empty_58_reg_164[13]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[14] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_127),
        .Q(empty_58_reg_164[14]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[15] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_126),
        .Q(empty_58_reg_164[15]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[16] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_125),
        .Q(empty_58_reg_164[16]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[17] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_124),
        .Q(empty_58_reg_164[17]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[18] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_123),
        .Q(empty_58_reg_164[18]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[19] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_122),
        .Q(empty_58_reg_164[19]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_140),
        .Q(empty_58_reg_164[1]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[20] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_121),
        .Q(empty_58_reg_164[20]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[21] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_120),
        .Q(empty_58_reg_164[21]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[22] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_119),
        .Q(empty_58_reg_164[22]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[23] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_118),
        .Q(empty_58_reg_164[23]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[24] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_117),
        .Q(empty_58_reg_164[24]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[25] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_116),
        .Q(empty_58_reg_164[25]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[26] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_115),
        .Q(empty_58_reg_164[26]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[27] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_114),
        .Q(empty_58_reg_164[27]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[28] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_113),
        .Q(empty_58_reg_164[28]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[29] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_112),
        .Q(empty_58_reg_164[29]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_139),
        .Q(empty_58_reg_164[2]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[30] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_111),
        .Q(empty_58_reg_164[30]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[31] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_110),
        .Q(empty_58_reg_164[31]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_138),
        .Q(empty_58_reg_164[3]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_137),
        .Q(empty_58_reg_164[4]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_136),
        .Q(empty_58_reg_164[5]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[6] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_135),
        .Q(empty_58_reg_164[6]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[7] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_134),
        .Q(empty_58_reg_164[7]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[8] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_133),
        .Q(empty_58_reg_164[8]),
        .R(1'b0));
  FDRE \empty_58_reg_164_reg[9] 
       (.C(ap_clk),
        .CE(\empty_58_reg_164[31]_i_1_n_0 ),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_132),
        .Q(empty_58_reg_164[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00AE)) 
    \first[0]_i_1 
       (.I0(first),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln103_fu_238_p2),
        .I3(first00_out),
        .O(\first[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \first_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\first[0]_i_1_n_0 ),
        .Q(first),
        .R(1'b0));
  design_1_userdma_0_0_userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2 grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173
       (.D({ap_NS_fsm[21:20],ap_NS_fsm[1:0]}),
        .DI(paralleltostreamwithburst_U0_outcount48_din[3:0]),
        .E(E),
        .Q(m2s_len),
        .SR(SR),
        .\ap_CS_fsm_reg[19] (grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_142),
        .\ap_CS_fsm_reg[1] (\idx_fu_98_reg[0]_0 ),
        .\ap_CS_fsm_reg[21] ({Q[3:2],ap_CS_fsm_state20,ap_CS_fsm_state3,Q[0]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2),
        .ap_phi_mux_empty_58_phi_fu_167_p41(ap_phi_mux_empty_58_phi_fu_167_p41),
        .ap_rst_n(ap_rst_n),
        .ap_sync_paralleltostreamwithburst_U0_ap_ready(ap_sync_paralleltostreamwithburst_U0_ap_ready),
        .\count_fu_102_reg[31] (\empty_58_reg_164[31]_i_4_n_0 ),
        .\count_fu_102_reg[31]_0 (empty_58_reg_164),
        .\dec_phi_fu_94_reg[31]_0 ({grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_110,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_111,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_112,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_113,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_114,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_115,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_116,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_117,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_118,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_119,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_120,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_121,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_122,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_123,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_124,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_125,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_126,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_127,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_128,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_129,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_130,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_131,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_132,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_133,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_134,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_135,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_136,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_137,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_138,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_139,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_140,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_141}),
        .din(din),
        .dout(dout),
        .dout_vld_reg(ap_block_pp0_stage0_11001__0),
        .dout_vld_reg_0(dout_vld_reg),
        .empty_58_reg_1641(empty_58_reg_1641),
        .first00_out(first00_out),
        .full_n_reg(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .gmem1_RVALID(gmem1_RVALID),
        .grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg({grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_43,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_44,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_45,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_46,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_47,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_48,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_49,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_50,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_51,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_52,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_53,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_54,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_55,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_56,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_57,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_58,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_59,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_60,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_61,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_62,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_63,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_64,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_65,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_66,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_67,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_68,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_69,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_70,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_71,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_72,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_73,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_74}),
        .grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .icmp_ln1065_fu_211_p2_carry__1_0(sub_i_i_reg_364),
        .\icmp_ln110_fu_163_p2_inferred__0/i__carry_0 (paralleltostreamwithburst_U0_outcount48_din[7:4]),
        .\icmp_ln110_fu_163_p2_inferred__0/i__carry_1 (paralleltostreamwithburst_U0_outcount48_din[11:8]),
        .\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_0 (paralleltostreamwithburst_U0_outcount48_din[15:12]),
        .\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_1 (paralleltostreamwithburst_U0_outcount48_din[19:16]),
        .\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_2 (paralleltostreamwithburst_U0_outcount48_din[23:20]),
        .\icmp_ln110_reg_329_reg[0]_0 (paralleltostreamwithburst_U0_outcount48_din[27:24]),
        .\icmp_ln110_reg_329_reg[0]_1 (paralleltostreamwithburst_U0_outcount48_din[30:28]),
        .icmp_ln110_reg_382(icmp_ln110_reg_382),
        .icmp_ln114_1_fu_185_p2_carry__1_0(sub_reg_377),
        .icmp_ln137_fu_311_p2(icmp_ln137_fu_311_p2),
        .int_ap_start_reg(int_ap_start_reg),
        .m2s_enb_clrsts(m2s_enb_clrsts),
        .\m2s_len_reg[31] ({grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_76,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_77,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_78,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_79,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_80,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_81,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_82,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_83,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_84,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_85,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_86,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_87,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_88,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_89,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_90,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_91,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_92,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_93,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_94,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_95,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_96,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_97,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_98,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_99,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_100,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_101,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_102,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_103,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_104,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_105,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_106,grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_107}),
        .\m2s_len_reg[31]_0 (\m2s_len_reg[31]_0 ),
        .\mOutPtr_reg[10] (\mOutPtr_reg[10] ),
        .outbuf_full_n(outbuf_full_n),
        .outcount_full_n(outcount_full_n),
        .p_7_in(p_7_in),
        .paralleltostreamwithburst_U0_ap_ready(paralleltostreamwithburst_U0_ap_ready),
        .paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .paralleltostreamwithburst_U0_m_axi_gmem1_RREADY(paralleltostreamwithburst_U0_m_axi_gmem1_RREADY),
        .ready_for_outstanding(ready_for_outstanding),
        .we(we));
  FDRE #(
    .INIT(1'b0)) 
    grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_142),
        .Q(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .R(SR));
  LUT3 #(
    .INIT(8'h32)) 
    \icmp_ln110_reg_382[0]_i_10 
       (.I0(\count_fu_102_reg_n_0_[24] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[25] ),
        .O(\icmp_ln110_reg_382[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \icmp_ln110_reg_382[0]_i_11 
       (.I0(\count_fu_102_reg_n_0_[22] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[23] ),
        .O(\icmp_ln110_reg_382[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \icmp_ln110_reg_382[0]_i_12 
       (.I0(\count_fu_102_reg_n_0_[20] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[21] ),
        .O(\icmp_ln110_reg_382[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \icmp_ln110_reg_382[0]_i_13 
       (.I0(\count_fu_102_reg_n_0_[18] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[19] ),
        .O(\icmp_ln110_reg_382[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hCD)) 
    \icmp_ln110_reg_382[0]_i_14 
       (.I0(\count_fu_102_reg_n_0_[25] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[24] ),
        .O(\icmp_ln110_reg_382[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hCD)) 
    \icmp_ln110_reg_382[0]_i_15 
       (.I0(\count_fu_102_reg_n_0_[23] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[22] ),
        .O(\icmp_ln110_reg_382[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hCD)) 
    \icmp_ln110_reg_382[0]_i_16 
       (.I0(\count_fu_102_reg_n_0_[21] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[20] ),
        .O(\icmp_ln110_reg_382[0]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hCD)) 
    \icmp_ln110_reg_382[0]_i_17 
       (.I0(\count_fu_102_reg_n_0_[19] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[18] ),
        .O(\icmp_ln110_reg_382[0]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \icmp_ln110_reg_382[0]_i_19 
       (.I0(\count_fu_102_reg_n_0_[16] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[17] ),
        .O(\icmp_ln110_reg_382[0]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \icmp_ln110_reg_382[0]_i_20 
       (.I0(\count_fu_102_reg_n_0_[14] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[15] ),
        .O(\icmp_ln110_reg_382[0]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \icmp_ln110_reg_382[0]_i_21 
       (.I0(\count_fu_102_reg_n_0_[12] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[13] ),
        .O(\icmp_ln110_reg_382[0]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \icmp_ln110_reg_382[0]_i_22 
       (.I0(\count_fu_102_reg_n_0_[10] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[11] ),
        .O(\icmp_ln110_reg_382[0]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hCD)) 
    \icmp_ln110_reg_382[0]_i_23 
       (.I0(\count_fu_102_reg_n_0_[17] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[16] ),
        .O(\icmp_ln110_reg_382[0]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hCD)) 
    \icmp_ln110_reg_382[0]_i_24 
       (.I0(\count_fu_102_reg_n_0_[15] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[14] ),
        .O(\icmp_ln110_reg_382[0]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hCD)) 
    \icmp_ln110_reg_382[0]_i_25 
       (.I0(\count_fu_102_reg_n_0_[13] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[12] ),
        .O(\icmp_ln110_reg_382[0]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hCD)) 
    \icmp_ln110_reg_382[0]_i_26 
       (.I0(\count_fu_102_reg_n_0_[11] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[10] ),
        .O(\icmp_ln110_reg_382[0]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \icmp_ln110_reg_382[0]_i_27 
       (.I0(\count_fu_102_reg_n_0_[1] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[0] ),
        .O(\icmp_ln110_reg_382[0]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \icmp_ln110_reg_382[0]_i_28 
       (.I0(\count_fu_102_reg_n_0_[8] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[9] ),
        .O(\icmp_ln110_reg_382[0]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \icmp_ln110_reg_382[0]_i_29 
       (.I0(\count_fu_102_reg_n_0_[6] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[7] ),
        .O(\icmp_ln110_reg_382[0]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \icmp_ln110_reg_382[0]_i_3 
       (.I0(\count_fu_102_reg_n_0_[30] ),
        .I1(\count_fu_102_reg_n_0_[31] ),
        .I2(icmp_ln103_fu_238_p2),
        .O(\icmp_ln110_reg_382[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \icmp_ln110_reg_382[0]_i_30 
       (.I0(\count_fu_102_reg_n_0_[4] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[5] ),
        .O(\icmp_ln110_reg_382[0]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \icmp_ln110_reg_382[0]_i_31 
       (.I0(\count_fu_102_reg_n_0_[2] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[3] ),
        .O(\icmp_ln110_reg_382[0]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hCD)) 
    \icmp_ln110_reg_382[0]_i_32 
       (.I0(\count_fu_102_reg_n_0_[9] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[8] ),
        .O(\icmp_ln110_reg_382[0]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hCD)) 
    \icmp_ln110_reg_382[0]_i_33 
       (.I0(\count_fu_102_reg_n_0_[7] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[6] ),
        .O(\icmp_ln110_reg_382[0]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln110_reg_382[0]_i_34 
       (.I0(\count_fu_102_reg_n_0_[5] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[4] ),
        .O(\icmp_ln110_reg_382[0]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hCD)) 
    \icmp_ln110_reg_382[0]_i_35 
       (.I0(\count_fu_102_reg_n_0_[3] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[2] ),
        .O(\icmp_ln110_reg_382[0]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \icmp_ln110_reg_382[0]_i_4 
       (.I0(\count_fu_102_reg_n_0_[28] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[29] ),
        .O(\icmp_ln110_reg_382[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \icmp_ln110_reg_382[0]_i_5 
       (.I0(\count_fu_102_reg_n_0_[26] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[27] ),
        .O(\icmp_ln110_reg_382[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hCD)) 
    \icmp_ln110_reg_382[0]_i_6 
       (.I0(\count_fu_102_reg_n_0_[31] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[30] ),
        .O(\icmp_ln110_reg_382[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hCD)) 
    \icmp_ln110_reg_382[0]_i_7 
       (.I0(\count_fu_102_reg_n_0_[29] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[28] ),
        .O(\icmp_ln110_reg_382[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hCD)) 
    \icmp_ln110_reg_382[0]_i_8 
       (.I0(\count_fu_102_reg_n_0_[27] ),
        .I1(icmp_ln103_fu_238_p2),
        .I2(\count_fu_102_reg_n_0_[26] ),
        .O(\icmp_ln110_reg_382[0]_i_8_n_0 ));
  FDRE \icmp_ln110_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(icmp_ln110_fu_260_p2),
        .Q(icmp_ln110_reg_382),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln110_reg_382_reg[0]_i_1 
       (.CI(\icmp_ln110_reg_382_reg[0]_i_2_n_0 ),
        .CO({\NLW_icmp_ln110_reg_382_reg[0]_i_1_CO_UNCONNECTED [3],icmp_ln110_fu_260_p2,\icmp_ln110_reg_382_reg[0]_i_1_n_2 ,\icmp_ln110_reg_382_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\icmp_ln110_reg_382[0]_i_3_n_0 ,\icmp_ln110_reg_382[0]_i_4_n_0 ,\icmp_ln110_reg_382[0]_i_5_n_0 }),
        .O(\NLW_icmp_ln110_reg_382_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln110_reg_382[0]_i_6_n_0 ,\icmp_ln110_reg_382[0]_i_7_n_0 ,\icmp_ln110_reg_382[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln110_reg_382_reg[0]_i_18 
       (.CI(1'b0),
        .CO({\icmp_ln110_reg_382_reg[0]_i_18_n_0 ,\icmp_ln110_reg_382_reg[0]_i_18_n_1 ,\icmp_ln110_reg_382_reg[0]_i_18_n_2 ,\icmp_ln110_reg_382_reg[0]_i_18_n_3 }),
        .CYINIT(\icmp_ln110_reg_382[0]_i_27_n_0 ),
        .DI({\icmp_ln110_reg_382[0]_i_28_n_0 ,\icmp_ln110_reg_382[0]_i_29_n_0 ,\icmp_ln110_reg_382[0]_i_30_n_0 ,\icmp_ln110_reg_382[0]_i_31_n_0 }),
        .O(\NLW_icmp_ln110_reg_382_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\icmp_ln110_reg_382[0]_i_32_n_0 ,\icmp_ln110_reg_382[0]_i_33_n_0 ,\icmp_ln110_reg_382[0]_i_34_n_0 ,\icmp_ln110_reg_382[0]_i_35_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln110_reg_382_reg[0]_i_2 
       (.CI(\icmp_ln110_reg_382_reg[0]_i_9_n_0 ),
        .CO({\icmp_ln110_reg_382_reg[0]_i_2_n_0 ,\icmp_ln110_reg_382_reg[0]_i_2_n_1 ,\icmp_ln110_reg_382_reg[0]_i_2_n_2 ,\icmp_ln110_reg_382_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln110_reg_382[0]_i_10_n_0 ,\icmp_ln110_reg_382[0]_i_11_n_0 ,\icmp_ln110_reg_382[0]_i_12_n_0 ,\icmp_ln110_reg_382[0]_i_13_n_0 }),
        .O(\NLW_icmp_ln110_reg_382_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln110_reg_382[0]_i_14_n_0 ,\icmp_ln110_reg_382[0]_i_15_n_0 ,\icmp_ln110_reg_382[0]_i_16_n_0 ,\icmp_ln110_reg_382[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln110_reg_382_reg[0]_i_9 
       (.CI(\icmp_ln110_reg_382_reg[0]_i_18_n_0 ),
        .CO({\icmp_ln110_reg_382_reg[0]_i_9_n_0 ,\icmp_ln110_reg_382_reg[0]_i_9_n_1 ,\icmp_ln110_reg_382_reg[0]_i_9_n_2 ,\icmp_ln110_reg_382_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln110_reg_382[0]_i_19_n_0 ,\icmp_ln110_reg_382[0]_i_20_n_0 ,\icmp_ln110_reg_382[0]_i_21_n_0 ,\icmp_ln110_reg_382[0]_i_22_n_0 }),
        .O(\NLW_icmp_ln110_reg_382_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\icmp_ln110_reg_382[0]_i_23_n_0 ,\icmp_ln110_reg_382[0]_i_24_n_0 ,\icmp_ln110_reg_382[0]_i_25_n_0 ,\icmp_ln110_reg_382[0]_i_26_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[0]_i_4 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[3]),
        .I1(idx_fu_98_reg[3]),
        .O(\idx_fu_98[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[0]_i_5 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[2]),
        .I1(idx_fu_98_reg[2]),
        .O(\idx_fu_98[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[0]_i_6 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[1]),
        .I1(idx_fu_98_reg[1]),
        .O(\idx_fu_98[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[0]_i_7 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[0]),
        .I1(idx_fu_98_reg[0]),
        .O(\idx_fu_98[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[12]_i_2 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[15]),
        .I1(idx_fu_98_reg[15]),
        .O(\idx_fu_98[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[12]_i_3 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[14]),
        .I1(idx_fu_98_reg[14]),
        .O(\idx_fu_98[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[12]_i_4 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[13]),
        .I1(idx_fu_98_reg[13]),
        .O(\idx_fu_98[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[12]_i_5 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[12]),
        .I1(idx_fu_98_reg[12]),
        .O(\idx_fu_98[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[16]_i_2 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[19]),
        .I1(idx_fu_98_reg[19]),
        .O(\idx_fu_98[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[16]_i_3 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[18]),
        .I1(idx_fu_98_reg[18]),
        .O(\idx_fu_98[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[16]_i_4 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[17]),
        .I1(idx_fu_98_reg[17]),
        .O(\idx_fu_98[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[16]_i_5 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[16]),
        .I1(idx_fu_98_reg[16]),
        .O(\idx_fu_98[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[20]_i_2 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[23]),
        .I1(idx_fu_98_reg[23]),
        .O(\idx_fu_98[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[20]_i_3 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[22]),
        .I1(idx_fu_98_reg[22]),
        .O(\idx_fu_98[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[20]_i_4 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[21]),
        .I1(idx_fu_98_reg[21]),
        .O(\idx_fu_98[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[20]_i_5 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[20]),
        .I1(idx_fu_98_reg[20]),
        .O(\idx_fu_98[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[24]_i_2 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[27]),
        .I1(idx_fu_98_reg[27]),
        .O(\idx_fu_98[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[24]_i_3 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[26]),
        .I1(idx_fu_98_reg[26]),
        .O(\idx_fu_98[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[24]_i_4 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[25]),
        .I1(idx_fu_98_reg[25]),
        .O(\idx_fu_98[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[24]_i_5 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[24]),
        .I1(idx_fu_98_reg[24]),
        .O(\idx_fu_98[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[28]_i_2 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[31]),
        .O(\idx_fu_98[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[28]_i_3 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[30]),
        .I1(idx_fu_98_reg[30]),
        .O(\idx_fu_98[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[28]_i_4 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[29]),
        .I1(idx_fu_98_reg[29]),
        .O(\idx_fu_98[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[28]_i_5 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[28]),
        .I1(idx_fu_98_reg[28]),
        .O(\idx_fu_98[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[32]_i_2 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[35]),
        .O(\idx_fu_98[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[32]_i_3 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[34]),
        .O(\idx_fu_98[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[32]_i_4 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[33]),
        .O(\idx_fu_98[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[32]_i_5 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[32]),
        .O(\idx_fu_98[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[36]_i_2 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[39]),
        .O(\idx_fu_98[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[36]_i_3 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[38]),
        .O(\idx_fu_98[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[36]_i_4 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[37]),
        .O(\idx_fu_98[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[36]_i_5 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[36]),
        .O(\idx_fu_98[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[40]_i_2 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[43]),
        .O(\idx_fu_98[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[40]_i_3 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[42]),
        .O(\idx_fu_98[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[40]_i_4 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[41]),
        .O(\idx_fu_98[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[40]_i_5 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[40]),
        .O(\idx_fu_98[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[44]_i_2 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[47]),
        .O(\idx_fu_98[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[44]_i_3 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[46]),
        .O(\idx_fu_98[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[44]_i_4 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[45]),
        .O(\idx_fu_98[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[44]_i_5 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[44]),
        .O(\idx_fu_98[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[48]_i_2 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[51]),
        .O(\idx_fu_98[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[48]_i_3 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[50]),
        .O(\idx_fu_98[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[48]_i_4 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[49]),
        .O(\idx_fu_98[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[48]_i_5 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[48]),
        .O(\idx_fu_98[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[4]_i_2 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[7]),
        .I1(idx_fu_98_reg[7]),
        .O(\idx_fu_98[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[4]_i_3 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[6]),
        .I1(idx_fu_98_reg[6]),
        .O(\idx_fu_98[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[4]_i_4 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[5]),
        .I1(idx_fu_98_reg[5]),
        .O(\idx_fu_98[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[4]_i_5 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[4]),
        .I1(idx_fu_98_reg[4]),
        .O(\idx_fu_98[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[52]_i_2 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[55]),
        .O(\idx_fu_98[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[52]_i_3 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[54]),
        .O(\idx_fu_98[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[52]_i_4 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[53]),
        .O(\idx_fu_98[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[52]_i_5 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[52]),
        .O(\idx_fu_98[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[56]_i_2 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[59]),
        .O(\idx_fu_98[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[56]_i_3 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[58]),
        .O(\idx_fu_98[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[56]_i_4 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[57]),
        .O(\idx_fu_98[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[56]_i_5 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[56]),
        .O(\idx_fu_98[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[60]_i_2 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[61]),
        .O(\idx_fu_98[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[60]_i_3 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[31]),
        .I1(idx_fu_98_reg[60]),
        .O(\idx_fu_98[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[8]_i_2 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[11]),
        .I1(idx_fu_98_reg[11]),
        .O(\idx_fu_98[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[8]_i_3 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[10]),
        .I1(idx_fu_98_reg[10]),
        .O(\idx_fu_98[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[8]_i_4 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[9]),
        .I1(idx_fu_98_reg[9]),
        .O(\idx_fu_98[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_98[8]_i_5 
       (.I0(paralleltostreamwithburst_U0_outcount48_din[8]),
        .I1(idx_fu_98_reg[8]),
        .O(\idx_fu_98[8]_i_5_n_0 ));
  FDRE \idx_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[0]_i_3_n_7 ),
        .Q(idx_fu_98_reg[0]),
        .R(\idx_fu_98_reg[0]_0 ));
  CARRY4 \idx_fu_98_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\idx_fu_98_reg[0]_i_3_n_0 ,\idx_fu_98_reg[0]_i_3_n_1 ,\idx_fu_98_reg[0]_i_3_n_2 ,\idx_fu_98_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(paralleltostreamwithburst_U0_outcount48_din[3:0]),
        .O({\idx_fu_98_reg[0]_i_3_n_4 ,\idx_fu_98_reg[0]_i_3_n_5 ,\idx_fu_98_reg[0]_i_3_n_6 ,\idx_fu_98_reg[0]_i_3_n_7 }),
        .S({\idx_fu_98[0]_i_4_n_0 ,\idx_fu_98[0]_i_5_n_0 ,\idx_fu_98[0]_i_6_n_0 ,\idx_fu_98[0]_i_7_n_0 }));
  FDRE \idx_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[8]_i_1_n_5 ),
        .Q(idx_fu_98_reg[10]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[8]_i_1_n_4 ),
        .Q(idx_fu_98_reg[11]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[12]_i_1_n_7 ),
        .Q(idx_fu_98_reg[12]),
        .R(\idx_fu_98_reg[0]_0 ));
  CARRY4 \idx_fu_98_reg[12]_i_1 
       (.CI(\idx_fu_98_reg[8]_i_1_n_0 ),
        .CO({\idx_fu_98_reg[12]_i_1_n_0 ,\idx_fu_98_reg[12]_i_1_n_1 ,\idx_fu_98_reg[12]_i_1_n_2 ,\idx_fu_98_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(paralleltostreamwithburst_U0_outcount48_din[15:12]),
        .O({\idx_fu_98_reg[12]_i_1_n_4 ,\idx_fu_98_reg[12]_i_1_n_5 ,\idx_fu_98_reg[12]_i_1_n_6 ,\idx_fu_98_reg[12]_i_1_n_7 }),
        .S({\idx_fu_98[12]_i_2_n_0 ,\idx_fu_98[12]_i_3_n_0 ,\idx_fu_98[12]_i_4_n_0 ,\idx_fu_98[12]_i_5_n_0 }));
  FDRE \idx_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[12]_i_1_n_6 ),
        .Q(idx_fu_98_reg[13]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[12]_i_1_n_5 ),
        .Q(idx_fu_98_reg[14]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[12]_i_1_n_4 ),
        .Q(idx_fu_98_reg[15]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[16] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[16]_i_1_n_7 ),
        .Q(idx_fu_98_reg[16]),
        .R(\idx_fu_98_reg[0]_0 ));
  CARRY4 \idx_fu_98_reg[16]_i_1 
       (.CI(\idx_fu_98_reg[12]_i_1_n_0 ),
        .CO({\idx_fu_98_reg[16]_i_1_n_0 ,\idx_fu_98_reg[16]_i_1_n_1 ,\idx_fu_98_reg[16]_i_1_n_2 ,\idx_fu_98_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(paralleltostreamwithburst_U0_outcount48_din[19:16]),
        .O({\idx_fu_98_reg[16]_i_1_n_4 ,\idx_fu_98_reg[16]_i_1_n_5 ,\idx_fu_98_reg[16]_i_1_n_6 ,\idx_fu_98_reg[16]_i_1_n_7 }),
        .S({\idx_fu_98[16]_i_2_n_0 ,\idx_fu_98[16]_i_3_n_0 ,\idx_fu_98[16]_i_4_n_0 ,\idx_fu_98[16]_i_5_n_0 }));
  FDRE \idx_fu_98_reg[17] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[16]_i_1_n_6 ),
        .Q(idx_fu_98_reg[17]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[18] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[16]_i_1_n_5 ),
        .Q(idx_fu_98_reg[18]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[19] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[16]_i_1_n_4 ),
        .Q(idx_fu_98_reg[19]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[0]_i_3_n_6 ),
        .Q(idx_fu_98_reg[1]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[20] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[20]_i_1_n_7 ),
        .Q(idx_fu_98_reg[20]),
        .R(\idx_fu_98_reg[0]_0 ));
  CARRY4 \idx_fu_98_reg[20]_i_1 
       (.CI(\idx_fu_98_reg[16]_i_1_n_0 ),
        .CO({\idx_fu_98_reg[20]_i_1_n_0 ,\idx_fu_98_reg[20]_i_1_n_1 ,\idx_fu_98_reg[20]_i_1_n_2 ,\idx_fu_98_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(paralleltostreamwithburst_U0_outcount48_din[23:20]),
        .O({\idx_fu_98_reg[20]_i_1_n_4 ,\idx_fu_98_reg[20]_i_1_n_5 ,\idx_fu_98_reg[20]_i_1_n_6 ,\idx_fu_98_reg[20]_i_1_n_7 }),
        .S({\idx_fu_98[20]_i_2_n_0 ,\idx_fu_98[20]_i_3_n_0 ,\idx_fu_98[20]_i_4_n_0 ,\idx_fu_98[20]_i_5_n_0 }));
  FDRE \idx_fu_98_reg[21] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[20]_i_1_n_6 ),
        .Q(idx_fu_98_reg[21]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[22] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[20]_i_1_n_5 ),
        .Q(idx_fu_98_reg[22]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[23] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[20]_i_1_n_4 ),
        .Q(idx_fu_98_reg[23]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[24] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[24]_i_1_n_7 ),
        .Q(idx_fu_98_reg[24]),
        .R(\idx_fu_98_reg[0]_0 ));
  CARRY4 \idx_fu_98_reg[24]_i_1 
       (.CI(\idx_fu_98_reg[20]_i_1_n_0 ),
        .CO({\idx_fu_98_reg[24]_i_1_n_0 ,\idx_fu_98_reg[24]_i_1_n_1 ,\idx_fu_98_reg[24]_i_1_n_2 ,\idx_fu_98_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(paralleltostreamwithburst_U0_outcount48_din[27:24]),
        .O({\idx_fu_98_reg[24]_i_1_n_4 ,\idx_fu_98_reg[24]_i_1_n_5 ,\idx_fu_98_reg[24]_i_1_n_6 ,\idx_fu_98_reg[24]_i_1_n_7 }),
        .S({\idx_fu_98[24]_i_2_n_0 ,\idx_fu_98[24]_i_3_n_0 ,\idx_fu_98[24]_i_4_n_0 ,\idx_fu_98[24]_i_5_n_0 }));
  FDRE \idx_fu_98_reg[25] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[24]_i_1_n_6 ),
        .Q(idx_fu_98_reg[25]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[26] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[24]_i_1_n_5 ),
        .Q(idx_fu_98_reg[26]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[27] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[24]_i_1_n_4 ),
        .Q(idx_fu_98_reg[27]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[28] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[28]_i_1_n_7 ),
        .Q(idx_fu_98_reg[28]),
        .R(\idx_fu_98_reg[0]_0 ));
  CARRY4 \idx_fu_98_reg[28]_i_1 
       (.CI(\idx_fu_98_reg[24]_i_1_n_0 ),
        .CO({\idx_fu_98_reg[28]_i_1_n_0 ,\idx_fu_98_reg[28]_i_1_n_1 ,\idx_fu_98_reg[28]_i_1_n_2 ,\idx_fu_98_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(paralleltostreamwithburst_U0_outcount48_din[31:28]),
        .O({\idx_fu_98_reg[28]_i_1_n_4 ,\idx_fu_98_reg[28]_i_1_n_5 ,\idx_fu_98_reg[28]_i_1_n_6 ,\idx_fu_98_reg[28]_i_1_n_7 }),
        .S({\idx_fu_98[28]_i_2_n_0 ,\idx_fu_98[28]_i_3_n_0 ,\idx_fu_98[28]_i_4_n_0 ,\idx_fu_98[28]_i_5_n_0 }));
  FDRE \idx_fu_98_reg[29] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[28]_i_1_n_6 ),
        .Q(idx_fu_98_reg[29]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[0]_i_3_n_5 ),
        .Q(idx_fu_98_reg[2]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[30] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[28]_i_1_n_5 ),
        .Q(idx_fu_98_reg[30]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[31] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[28]_i_1_n_4 ),
        .Q(idx_fu_98_reg[31]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[32] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[32]_i_1_n_7 ),
        .Q(idx_fu_98_reg[32]),
        .R(\idx_fu_98_reg[0]_0 ));
  CARRY4 \idx_fu_98_reg[32]_i_1 
       (.CI(\idx_fu_98_reg[28]_i_1_n_0 ),
        .CO({\idx_fu_98_reg[32]_i_1_n_0 ,\idx_fu_98_reg[32]_i_1_n_1 ,\idx_fu_98_reg[32]_i_1_n_2 ,\idx_fu_98_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31]}),
        .O({\idx_fu_98_reg[32]_i_1_n_4 ,\idx_fu_98_reg[32]_i_1_n_5 ,\idx_fu_98_reg[32]_i_1_n_6 ,\idx_fu_98_reg[32]_i_1_n_7 }),
        .S({\idx_fu_98[32]_i_2_n_0 ,\idx_fu_98[32]_i_3_n_0 ,\idx_fu_98[32]_i_4_n_0 ,\idx_fu_98[32]_i_5_n_0 }));
  FDRE \idx_fu_98_reg[33] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[32]_i_1_n_6 ),
        .Q(idx_fu_98_reg[33]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[34] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[32]_i_1_n_5 ),
        .Q(idx_fu_98_reg[34]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[35] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[32]_i_1_n_4 ),
        .Q(idx_fu_98_reg[35]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[36] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[36]_i_1_n_7 ),
        .Q(idx_fu_98_reg[36]),
        .R(\idx_fu_98_reg[0]_0 ));
  CARRY4 \idx_fu_98_reg[36]_i_1 
       (.CI(\idx_fu_98_reg[32]_i_1_n_0 ),
        .CO({\idx_fu_98_reg[36]_i_1_n_0 ,\idx_fu_98_reg[36]_i_1_n_1 ,\idx_fu_98_reg[36]_i_1_n_2 ,\idx_fu_98_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31]}),
        .O({\idx_fu_98_reg[36]_i_1_n_4 ,\idx_fu_98_reg[36]_i_1_n_5 ,\idx_fu_98_reg[36]_i_1_n_6 ,\idx_fu_98_reg[36]_i_1_n_7 }),
        .S({\idx_fu_98[36]_i_2_n_0 ,\idx_fu_98[36]_i_3_n_0 ,\idx_fu_98[36]_i_4_n_0 ,\idx_fu_98[36]_i_5_n_0 }));
  FDRE \idx_fu_98_reg[37] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[36]_i_1_n_6 ),
        .Q(idx_fu_98_reg[37]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[38] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[36]_i_1_n_5 ),
        .Q(idx_fu_98_reg[38]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[39] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[36]_i_1_n_4 ),
        .Q(idx_fu_98_reg[39]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[0]_i_3_n_4 ),
        .Q(idx_fu_98_reg[3]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[40] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[40]_i_1_n_7 ),
        .Q(idx_fu_98_reg[40]),
        .R(\idx_fu_98_reg[0]_0 ));
  CARRY4 \idx_fu_98_reg[40]_i_1 
       (.CI(\idx_fu_98_reg[36]_i_1_n_0 ),
        .CO({\idx_fu_98_reg[40]_i_1_n_0 ,\idx_fu_98_reg[40]_i_1_n_1 ,\idx_fu_98_reg[40]_i_1_n_2 ,\idx_fu_98_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31]}),
        .O({\idx_fu_98_reg[40]_i_1_n_4 ,\idx_fu_98_reg[40]_i_1_n_5 ,\idx_fu_98_reg[40]_i_1_n_6 ,\idx_fu_98_reg[40]_i_1_n_7 }),
        .S({\idx_fu_98[40]_i_2_n_0 ,\idx_fu_98[40]_i_3_n_0 ,\idx_fu_98[40]_i_4_n_0 ,\idx_fu_98[40]_i_5_n_0 }));
  FDRE \idx_fu_98_reg[41] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[40]_i_1_n_6 ),
        .Q(idx_fu_98_reg[41]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[42] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[40]_i_1_n_5 ),
        .Q(idx_fu_98_reg[42]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[43] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[40]_i_1_n_4 ),
        .Q(idx_fu_98_reg[43]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[44] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[44]_i_1_n_7 ),
        .Q(idx_fu_98_reg[44]),
        .R(\idx_fu_98_reg[0]_0 ));
  CARRY4 \idx_fu_98_reg[44]_i_1 
       (.CI(\idx_fu_98_reg[40]_i_1_n_0 ),
        .CO({\idx_fu_98_reg[44]_i_1_n_0 ,\idx_fu_98_reg[44]_i_1_n_1 ,\idx_fu_98_reg[44]_i_1_n_2 ,\idx_fu_98_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31]}),
        .O({\idx_fu_98_reg[44]_i_1_n_4 ,\idx_fu_98_reg[44]_i_1_n_5 ,\idx_fu_98_reg[44]_i_1_n_6 ,\idx_fu_98_reg[44]_i_1_n_7 }),
        .S({\idx_fu_98[44]_i_2_n_0 ,\idx_fu_98[44]_i_3_n_0 ,\idx_fu_98[44]_i_4_n_0 ,\idx_fu_98[44]_i_5_n_0 }));
  FDRE \idx_fu_98_reg[45] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[44]_i_1_n_6 ),
        .Q(idx_fu_98_reg[45]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[46] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[44]_i_1_n_5 ),
        .Q(idx_fu_98_reg[46]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[47] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[44]_i_1_n_4 ),
        .Q(idx_fu_98_reg[47]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[48] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[48]_i_1_n_7 ),
        .Q(idx_fu_98_reg[48]),
        .R(\idx_fu_98_reg[0]_0 ));
  CARRY4 \idx_fu_98_reg[48]_i_1 
       (.CI(\idx_fu_98_reg[44]_i_1_n_0 ),
        .CO({\idx_fu_98_reg[48]_i_1_n_0 ,\idx_fu_98_reg[48]_i_1_n_1 ,\idx_fu_98_reg[48]_i_1_n_2 ,\idx_fu_98_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31]}),
        .O({\idx_fu_98_reg[48]_i_1_n_4 ,\idx_fu_98_reg[48]_i_1_n_5 ,\idx_fu_98_reg[48]_i_1_n_6 ,\idx_fu_98_reg[48]_i_1_n_7 }),
        .S({\idx_fu_98[48]_i_2_n_0 ,\idx_fu_98[48]_i_3_n_0 ,\idx_fu_98[48]_i_4_n_0 ,\idx_fu_98[48]_i_5_n_0 }));
  FDRE \idx_fu_98_reg[49] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[48]_i_1_n_6 ),
        .Q(idx_fu_98_reg[49]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[4]_i_1_n_7 ),
        .Q(idx_fu_98_reg[4]),
        .R(\idx_fu_98_reg[0]_0 ));
  CARRY4 \idx_fu_98_reg[4]_i_1 
       (.CI(\idx_fu_98_reg[0]_i_3_n_0 ),
        .CO({\idx_fu_98_reg[4]_i_1_n_0 ,\idx_fu_98_reg[4]_i_1_n_1 ,\idx_fu_98_reg[4]_i_1_n_2 ,\idx_fu_98_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(paralleltostreamwithburst_U0_outcount48_din[7:4]),
        .O({\idx_fu_98_reg[4]_i_1_n_4 ,\idx_fu_98_reg[4]_i_1_n_5 ,\idx_fu_98_reg[4]_i_1_n_6 ,\idx_fu_98_reg[4]_i_1_n_7 }),
        .S({\idx_fu_98[4]_i_2_n_0 ,\idx_fu_98[4]_i_3_n_0 ,\idx_fu_98[4]_i_4_n_0 ,\idx_fu_98[4]_i_5_n_0 }));
  FDRE \idx_fu_98_reg[50] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[48]_i_1_n_5 ),
        .Q(idx_fu_98_reg[50]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[51] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[48]_i_1_n_4 ),
        .Q(idx_fu_98_reg[51]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[52] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[52]_i_1_n_7 ),
        .Q(idx_fu_98_reg[52]),
        .R(\idx_fu_98_reg[0]_0 ));
  CARRY4 \idx_fu_98_reg[52]_i_1 
       (.CI(\idx_fu_98_reg[48]_i_1_n_0 ),
        .CO({\idx_fu_98_reg[52]_i_1_n_0 ,\idx_fu_98_reg[52]_i_1_n_1 ,\idx_fu_98_reg[52]_i_1_n_2 ,\idx_fu_98_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31]}),
        .O({\idx_fu_98_reg[52]_i_1_n_4 ,\idx_fu_98_reg[52]_i_1_n_5 ,\idx_fu_98_reg[52]_i_1_n_6 ,\idx_fu_98_reg[52]_i_1_n_7 }),
        .S({\idx_fu_98[52]_i_2_n_0 ,\idx_fu_98[52]_i_3_n_0 ,\idx_fu_98[52]_i_4_n_0 ,\idx_fu_98[52]_i_5_n_0 }));
  FDRE \idx_fu_98_reg[53] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[52]_i_1_n_6 ),
        .Q(idx_fu_98_reg[53]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[54] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[52]_i_1_n_5 ),
        .Q(idx_fu_98_reg[54]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[55] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[52]_i_1_n_4 ),
        .Q(idx_fu_98_reg[55]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[56] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[56]_i_1_n_7 ),
        .Q(idx_fu_98_reg[56]),
        .R(\idx_fu_98_reg[0]_0 ));
  CARRY4 \idx_fu_98_reg[56]_i_1 
       (.CI(\idx_fu_98_reg[52]_i_1_n_0 ),
        .CO({\idx_fu_98_reg[56]_i_1_n_0 ,\idx_fu_98_reg[56]_i_1_n_1 ,\idx_fu_98_reg[56]_i_1_n_2 ,\idx_fu_98_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31],paralleltostreamwithburst_U0_outcount48_din[31]}),
        .O({\idx_fu_98_reg[56]_i_1_n_4 ,\idx_fu_98_reg[56]_i_1_n_5 ,\idx_fu_98_reg[56]_i_1_n_6 ,\idx_fu_98_reg[56]_i_1_n_7 }),
        .S({\idx_fu_98[56]_i_2_n_0 ,\idx_fu_98[56]_i_3_n_0 ,\idx_fu_98[56]_i_4_n_0 ,\idx_fu_98[56]_i_5_n_0 }));
  FDRE \idx_fu_98_reg[57] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[56]_i_1_n_6 ),
        .Q(idx_fu_98_reg[57]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[58] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[56]_i_1_n_5 ),
        .Q(idx_fu_98_reg[58]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[59] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[56]_i_1_n_4 ),
        .Q(idx_fu_98_reg[59]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[4]_i_1_n_6 ),
        .Q(idx_fu_98_reg[5]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[60] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[60]_i_1_n_7 ),
        .Q(idx_fu_98_reg[60]),
        .R(\idx_fu_98_reg[0]_0 ));
  CARRY4 \idx_fu_98_reg[60]_i_1 
       (.CI(\idx_fu_98_reg[56]_i_1_n_0 ),
        .CO({\NLW_idx_fu_98_reg[60]_i_1_CO_UNCONNECTED [3:1],\idx_fu_98_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,paralleltostreamwithburst_U0_outcount48_din[31]}),
        .O({\NLW_idx_fu_98_reg[60]_i_1_O_UNCONNECTED [3:2],\idx_fu_98_reg[60]_i_1_n_6 ,\idx_fu_98_reg[60]_i_1_n_7 }),
        .S({1'b0,1'b0,\idx_fu_98[60]_i_2_n_0 ,\idx_fu_98[60]_i_3_n_0 }));
  FDRE \idx_fu_98_reg[61] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[60]_i_1_n_6 ),
        .Q(idx_fu_98_reg[61]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[4]_i_1_n_5 ),
        .Q(idx_fu_98_reg[6]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[4]_i_1_n_4 ),
        .Q(idx_fu_98_reg[7]),
        .R(\idx_fu_98_reg[0]_0 ));
  FDRE \idx_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[8]_i_1_n_7 ),
        .Q(idx_fu_98_reg[8]),
        .R(\idx_fu_98_reg[0]_0 ));
  CARRY4 \idx_fu_98_reg[8]_i_1 
       (.CI(\idx_fu_98_reg[4]_i_1_n_0 ),
        .CO({\idx_fu_98_reg[8]_i_1_n_0 ,\idx_fu_98_reg[8]_i_1_n_1 ,\idx_fu_98_reg[8]_i_1_n_2 ,\idx_fu_98_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(paralleltostreamwithburst_U0_outcount48_din[11:8]),
        .O({\idx_fu_98_reg[8]_i_1_n_4 ,\idx_fu_98_reg[8]_i_1_n_5 ,\idx_fu_98_reg[8]_i_1_n_6 ,\idx_fu_98_reg[8]_i_1_n_7 }),
        .S({\idx_fu_98[8]_i_2_n_0 ,\idx_fu_98[8]_i_3_n_0 ,\idx_fu_98[8]_i_4_n_0 ,\idx_fu_98[8]_i_5_n_0 }));
  FDRE \idx_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_109),
        .D(\idx_fu_98_reg[8]_i_1_n_6 ),
        .Q(idx_fu_98_reg[9]),
        .R(\idx_fu_98_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    internal_empty_n_i_2__2
       (.I0(Q[0]),
        .I1(int_ap_start_reg),
        .I2(ap_start),
        .I3(m2s_enb_clrsts_c_full_n),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \m2s_len[31]_i_3 
       (.I0(first),
        .I1(m2s_enb_clrsts_c_full_n),
        .I2(int_ap_start_reg),
        .I3(ap_start),
        .I4(m2s_enb_clrsts),
        .I5(Q[0]),
        .O(first00_out));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[0] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_74),
        .Q(m2s_len[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[10] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_64),
        .Q(m2s_len[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[11] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_63),
        .Q(m2s_len[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[12] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_62),
        .Q(m2s_len[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[13] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_61),
        .Q(m2s_len[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[14] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_60),
        .Q(m2s_len[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[15] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_59),
        .Q(m2s_len[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[16] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_58),
        .Q(m2s_len[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[17] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_57),
        .Q(m2s_len[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[18] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_56),
        .Q(m2s_len[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[19] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_55),
        .Q(m2s_len[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[1] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_73),
        .Q(m2s_len[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[20] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_54),
        .Q(m2s_len[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[21] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_53),
        .Q(m2s_len[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[22] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_52),
        .Q(m2s_len[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[23] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_51),
        .Q(m2s_len[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[24] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_50),
        .Q(m2s_len[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[25] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_49),
        .Q(m2s_len[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[26] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_48),
        .Q(m2s_len[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[27] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_47),
        .Q(m2s_len[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[28] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_46),
        .Q(m2s_len[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[29] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_45),
        .Q(m2s_len[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[2] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_72),
        .Q(m2s_len[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[30] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_44),
        .Q(m2s_len[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[31] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_43),
        .Q(m2s_len[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[3] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_71),
        .Q(m2s_len[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[4] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_70),
        .Q(m2s_len[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[5] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_69),
        .Q(m2s_len[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[6] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_68),
        .Q(m2s_len[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[7] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_67),
        .Q(m2s_len[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[8] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_66),
        .Q(m2s_len[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2s_len_reg[9] 
       (.C(ap_clk),
        .CE(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_147),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_n_65),
        .Q(m2s_len[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[13][0]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][0]_srl14_i_2__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][10]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][11]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][12]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][13]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][14]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][15]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][16]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][17]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][18]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][19]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][1]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][20]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][21]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][22]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][23]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][24]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][25]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][26]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][27]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][28]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][29]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][2]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][30]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][31]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][32]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[32]),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][33]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[33]),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][34]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[34]),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][35]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[35]),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][36]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[36]),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][37]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[37]),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][38]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[38]),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][39]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[39]),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][3]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][40]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[40]),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][41]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[41]),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][42]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[42]),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][43]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[43]),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][44]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[44]),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][45]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[45]),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][46]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[46]),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][47]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[47]),
        .O(in[47]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][48]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[48]),
        .O(in[48]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][49]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[49]),
        .O(in[49]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][4]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][50]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[50]),
        .O(in[50]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][51]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[51]),
        .O(in[51]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][52]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[52]),
        .O(in[52]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][53]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[53]),
        .O(in[53]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][54]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[54]),
        .O(in[54]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][55]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[55]),
        .O(in[55]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][56]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[56]),
        .O(in[56]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][57]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[57]),
        .O(in[57]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][58]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[58]),
        .O(in[58]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][59]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[59]),
        .O(in[59]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][5]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][60]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[60]),
        .O(in[60]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][61]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[61]),
        .O(in[61]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][64]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[0]),
        .O(in[62]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][65]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[1]),
        .O(in[63]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][66]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[2]),
        .O(in[64]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][67]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[3]),
        .O(in[65]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][68]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[4]),
        .O(in[66]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][69]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[5]),
        .O(in[67]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][6]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][70]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[6]),
        .O(in[68]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][71]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[7]),
        .O(in[69]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][72]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[8]),
        .O(in[70]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][73]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[9]),
        .O(in[71]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][74]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[10]),
        .O(in[72]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][75]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[11]),
        .O(in[73]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][76]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[12]),
        .O(in[74]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][77]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[13]),
        .O(in[75]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][78]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[14]),
        .O(in[76]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][79]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[15]),
        .O(in[77]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][7]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][80]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[16]),
        .O(in[78]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][81]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[17]),
        .O(in[79]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][82]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[18]),
        .O(in[80]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][83]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[19]),
        .O(in[81]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][84]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[20]),
        .O(in[82]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][85]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[21]),
        .O(in[83]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][86]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[22]),
        .O(in[84]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][87]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[23]),
        .O(in[85]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][88]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[24]),
        .O(in[86]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][89]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[25]),
        .O(in[87]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][8]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][90]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[26]),
        .O(in[88]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][91]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[27]),
        .O(in[89]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][92]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[28]),
        .O(in[90]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][93]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[29]),
        .O(in[91]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][94]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[30]),
        .O(in[92]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][95]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(paralleltostreamwithburst_U0_outcount48_din[31]),
        .O(in[93]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][9]_srl14_i_1__0 
       (.I0(Q[1]),
        .I1(gmem1_ARREADY),
        .I2(trunc_ln1_reg_386[9]),
        .O(in[9]));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_i_2__1
       (.I0(Q[3]),
        .I1(outcount_full_n),
        .I2(m2s_enb_clrsts),
        .O(WEBWE));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_i_i_reg_364[32]_i_1 
       (.I0(Q[0]),
        .I1(m2s_enb_clrsts),
        .O(sub_i_i_reg_3640));
  FDRE \sub_i_i_reg_364_reg[0] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(\sub_i_i_reg_364_reg[0]_0 ),
        .Q(sub_i_i_reg_364[0]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[10] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[10]),
        .Q(sub_i_i_reg_364[10]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[11] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[11]),
        .Q(sub_i_i_reg_364[11]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[12] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[12]),
        .Q(sub_i_i_reg_364[12]),
        .R(1'b0));
  CARRY4 \sub_i_i_reg_364_reg[12]_i_1 
       (.CI(\sub_i_i_reg_364_reg[8]_i_1_n_0 ),
        .CO({\sub_i_i_reg_364_reg[12]_i_1_n_0 ,\sub_i_i_reg_364_reg[12]_i_1_n_1 ,\sub_i_i_reg_364_reg[12]_i_1_n_2 ,\sub_i_i_reg_364_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_Img_width[12:9]),
        .O(sub_i_i_fu_218_p2[12:9]),
        .S(\sub_i_i_reg_364_reg[12]_0 ));
  FDRE \sub_i_i_reg_364_reg[13] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[13]),
        .Q(sub_i_i_reg_364[13]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[14] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[14]),
        .Q(sub_i_i_reg_364[14]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[15] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[15]),
        .Q(sub_i_i_reg_364[15]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[16] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[16]),
        .Q(sub_i_i_reg_364[16]),
        .R(1'b0));
  CARRY4 \sub_i_i_reg_364_reg[16]_i_1 
       (.CI(\sub_i_i_reg_364_reg[12]_i_1_n_0 ),
        .CO({\sub_i_i_reg_364_reg[16]_i_1_n_0 ,\sub_i_i_reg_364_reg[16]_i_1_n_1 ,\sub_i_i_reg_364_reg[16]_i_1_n_2 ,\sub_i_i_reg_364_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_Img_width[16:13]),
        .O(sub_i_i_fu_218_p2[16:13]),
        .S(\sub_i_i_reg_364_reg[16]_0 ));
  FDRE \sub_i_i_reg_364_reg[17] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[17]),
        .Q(sub_i_i_reg_364[17]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[18] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[18]),
        .Q(sub_i_i_reg_364[18]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[19] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[19]),
        .Q(sub_i_i_reg_364[19]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[1] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[1]),
        .Q(sub_i_i_reg_364[1]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[20] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[20]),
        .Q(sub_i_i_reg_364[20]),
        .R(1'b0));
  CARRY4 \sub_i_i_reg_364_reg[20]_i_1 
       (.CI(\sub_i_i_reg_364_reg[16]_i_1_n_0 ),
        .CO({\sub_i_i_reg_364_reg[20]_i_1_n_0 ,\sub_i_i_reg_364_reg[20]_i_1_n_1 ,\sub_i_i_reg_364_reg[20]_i_1_n_2 ,\sub_i_i_reg_364_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_Img_width[20:17]),
        .O(sub_i_i_fu_218_p2[20:17]),
        .S(\sub_i_i_reg_364_reg[20]_0 ));
  FDRE \sub_i_i_reg_364_reg[21] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[21]),
        .Q(sub_i_i_reg_364[21]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[22] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[22]),
        .Q(sub_i_i_reg_364[22]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[23] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[23]),
        .Q(sub_i_i_reg_364[23]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[24] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[24]),
        .Q(sub_i_i_reg_364[24]),
        .R(1'b0));
  CARRY4 \sub_i_i_reg_364_reg[24]_i_1 
       (.CI(\sub_i_i_reg_364_reg[20]_i_1_n_0 ),
        .CO({\sub_i_i_reg_364_reg[24]_i_1_n_0 ,\sub_i_i_reg_364_reg[24]_i_1_n_1 ,\sub_i_i_reg_364_reg[24]_i_1_n_2 ,\sub_i_i_reg_364_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_Img_width[24:21]),
        .O(sub_i_i_fu_218_p2[24:21]),
        .S(\sub_i_i_reg_364_reg[24]_0 ));
  FDRE \sub_i_i_reg_364_reg[25] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[25]),
        .Q(sub_i_i_reg_364[25]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[26] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[26]),
        .Q(sub_i_i_reg_364[26]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[27] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[27]),
        .Q(sub_i_i_reg_364[27]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[28] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[28]),
        .Q(sub_i_i_reg_364[28]),
        .R(1'b0));
  CARRY4 \sub_i_i_reg_364_reg[28]_i_1 
       (.CI(\sub_i_i_reg_364_reg[24]_i_1_n_0 ),
        .CO({\sub_i_i_reg_364_reg[28]_i_1_n_0 ,\sub_i_i_reg_364_reg[28]_i_1_n_1 ,\sub_i_i_reg_364_reg[28]_i_1_n_2 ,\sub_i_i_reg_364_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_Img_width[28:25]),
        .O(sub_i_i_fu_218_p2[28:25]),
        .S(\sub_i_i_reg_364_reg[28]_0 ));
  FDRE \sub_i_i_reg_364_reg[29] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[29]),
        .Q(sub_i_i_reg_364[29]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[2] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[2]),
        .Q(sub_i_i_reg_364[2]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[30] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[30]),
        .Q(sub_i_i_reg_364[30]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[31] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[31]),
        .Q(sub_i_i_reg_364[31]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[32] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[32]),
        .Q(sub_i_i_reg_364[32]),
        .R(1'b0));
  CARRY4 \sub_i_i_reg_364_reg[32]_i_2 
       (.CI(\sub_i_i_reg_364_reg[28]_i_1_n_0 ),
        .CO({\NLW_sub_i_i_reg_364_reg[32]_i_2_CO_UNCONNECTED [3],\sub_i_i_reg_364_reg[32]_i_2_n_1 ,\sub_i_i_reg_364_reg[32]_i_2_n_2 ,\sub_i_i_reg_364_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,in_Img_width[31:29]}),
        .O(sub_i_i_fu_218_p2[32:29]),
        .S({1'b1,\sub_i_i_reg_364_reg[32]_0 }));
  FDRE \sub_i_i_reg_364_reg[3] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[3]),
        .Q(sub_i_i_reg_364[3]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[4] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[4]),
        .Q(sub_i_i_reg_364[4]),
        .R(1'b0));
  CARRY4 \sub_i_i_reg_364_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_i_i_reg_364_reg[4]_i_1_n_0 ,\sub_i_i_reg_364_reg[4]_i_1_n_1 ,\sub_i_i_reg_364_reg[4]_i_1_n_2 ,\sub_i_i_reg_364_reg[4]_i_1_n_3 }),
        .CYINIT(in_Img_width[0]),
        .DI(in_Img_width[4:1]),
        .O(sub_i_i_fu_218_p2[4:1]),
        .S(\sub_i_i_reg_364_reg[4]_0 ));
  FDRE \sub_i_i_reg_364_reg[5] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[5]),
        .Q(sub_i_i_reg_364[5]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[6] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[6]),
        .Q(sub_i_i_reg_364[6]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[7] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[7]),
        .Q(sub_i_i_reg_364[7]),
        .R(1'b0));
  FDRE \sub_i_i_reg_364_reg[8] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[8]),
        .Q(sub_i_i_reg_364[8]),
        .R(1'b0));
  CARRY4 \sub_i_i_reg_364_reg[8]_i_1 
       (.CI(\sub_i_i_reg_364_reg[4]_i_1_n_0 ),
        .CO({\sub_i_i_reg_364_reg[8]_i_1_n_0 ,\sub_i_i_reg_364_reg[8]_i_1_n_1 ,\sub_i_i_reg_364_reg[8]_i_1_n_2 ,\sub_i_i_reg_364_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_Img_width[8:5]),
        .O(sub_i_i_fu_218_p2[8:5]),
        .S(\sub_i_i_reg_364_reg[8]_0 ));
  FDRE \sub_i_i_reg_364_reg[9] 
       (.C(ap_clk),
        .CE(sub_i_i_reg_3640),
        .D(sub_i_i_fu_218_p2[9]),
        .Q(sub_i_i_reg_364[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[0]_i_1 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[0] ),
        .O(sub_fu_254_p2[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_reg_377[0]_i_11 
       (.I0(\count_fu_102_reg_n_0_[24] ),
        .I1(\count_fu_102_reg_n_0_[25] ),
        .O(\sub_reg_377[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_reg_377[0]_i_12 
       (.I0(\count_fu_102_reg_n_0_[22] ),
        .I1(\count_fu_102_reg_n_0_[23] ),
        .O(\sub_reg_377[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_reg_377[0]_i_13 
       (.I0(\count_fu_102_reg_n_0_[20] ),
        .I1(\count_fu_102_reg_n_0_[21] ),
        .O(\sub_reg_377[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_reg_377[0]_i_14 
       (.I0(\count_fu_102_reg_n_0_[18] ),
        .I1(\count_fu_102_reg_n_0_[19] ),
        .O(\sub_reg_377[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_reg_377[0]_i_15 
       (.I0(\count_fu_102_reg_n_0_[25] ),
        .I1(\count_fu_102_reg_n_0_[24] ),
        .O(\sub_reg_377[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_reg_377[0]_i_16 
       (.I0(\count_fu_102_reg_n_0_[23] ),
        .I1(\count_fu_102_reg_n_0_[22] ),
        .O(\sub_reg_377[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_reg_377[0]_i_17 
       (.I0(\count_fu_102_reg_n_0_[21] ),
        .I1(\count_fu_102_reg_n_0_[20] ),
        .O(\sub_reg_377[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_reg_377[0]_i_18 
       (.I0(\count_fu_102_reg_n_0_[19] ),
        .I1(\count_fu_102_reg_n_0_[18] ),
        .O(\sub_reg_377[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_reg_377[0]_i_20 
       (.I0(\count_fu_102_reg_n_0_[16] ),
        .I1(\count_fu_102_reg_n_0_[17] ),
        .O(\sub_reg_377[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_reg_377[0]_i_21 
       (.I0(\count_fu_102_reg_n_0_[14] ),
        .I1(\count_fu_102_reg_n_0_[15] ),
        .O(\sub_reg_377[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_reg_377[0]_i_22 
       (.I0(\count_fu_102_reg_n_0_[12] ),
        .I1(\count_fu_102_reg_n_0_[13] ),
        .O(\sub_reg_377[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_reg_377[0]_i_23 
       (.I0(\count_fu_102_reg_n_0_[10] ),
        .I1(\count_fu_102_reg_n_0_[11] ),
        .O(\sub_reg_377[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_reg_377[0]_i_24 
       (.I0(\count_fu_102_reg_n_0_[17] ),
        .I1(\count_fu_102_reg_n_0_[16] ),
        .O(\sub_reg_377[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_reg_377[0]_i_25 
       (.I0(\count_fu_102_reg_n_0_[15] ),
        .I1(\count_fu_102_reg_n_0_[14] ),
        .O(\sub_reg_377[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_reg_377[0]_i_26 
       (.I0(\count_fu_102_reg_n_0_[13] ),
        .I1(\count_fu_102_reg_n_0_[12] ),
        .O(\sub_reg_377[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_reg_377[0]_i_27 
       (.I0(\count_fu_102_reg_n_0_[11] ),
        .I1(\count_fu_102_reg_n_0_[10] ),
        .O(\sub_reg_377[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_reg_377[0]_i_28 
       (.I0(\count_fu_102_reg_n_0_[1] ),
        .I1(\count_fu_102_reg_n_0_[0] ),
        .O(\sub_reg_377[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_reg_377[0]_i_29 
       (.I0(\count_fu_102_reg_n_0_[8] ),
        .I1(\count_fu_102_reg_n_0_[9] ),
        .O(\sub_reg_377[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_reg_377[0]_i_30 
       (.I0(\count_fu_102_reg_n_0_[6] ),
        .I1(\count_fu_102_reg_n_0_[7] ),
        .O(\sub_reg_377[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_reg_377[0]_i_31 
       (.I0(\count_fu_102_reg_n_0_[2] ),
        .I1(\count_fu_102_reg_n_0_[3] ),
        .O(\sub_reg_377[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_reg_377[0]_i_32 
       (.I0(\count_fu_102_reg_n_0_[9] ),
        .I1(\count_fu_102_reg_n_0_[8] ),
        .O(\sub_reg_377[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_reg_377[0]_i_33 
       (.I0(\count_fu_102_reg_n_0_[7] ),
        .I1(\count_fu_102_reg_n_0_[6] ),
        .O(\sub_reg_377[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[0]_i_34 
       (.I0(\count_fu_102_reg_n_0_[4] ),
        .I1(\count_fu_102_reg_n_0_[5] ),
        .O(\sub_reg_377[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_reg_377[0]_i_35 
       (.I0(\count_fu_102_reg_n_0_[3] ),
        .I1(\count_fu_102_reg_n_0_[2] ),
        .O(\sub_reg_377[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[0]_i_4 
       (.I0(\count_fu_102_reg_n_0_[30] ),
        .I1(\count_fu_102_reg_n_0_[31] ),
        .O(\sub_reg_377[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_reg_377[0]_i_5 
       (.I0(\count_fu_102_reg_n_0_[28] ),
        .I1(\count_fu_102_reg_n_0_[29] ),
        .O(\sub_reg_377[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_reg_377[0]_i_6 
       (.I0(\count_fu_102_reg_n_0_[26] ),
        .I1(\count_fu_102_reg_n_0_[27] ),
        .O(\sub_reg_377[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_reg_377[0]_i_7 
       (.I0(\count_fu_102_reg_n_0_[31] ),
        .I1(\count_fu_102_reg_n_0_[30] ),
        .O(\sub_reg_377[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_reg_377[0]_i_8 
       (.I0(\count_fu_102_reg_n_0_[29] ),
        .I1(\count_fu_102_reg_n_0_[28] ),
        .O(\sub_reg_377[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_reg_377[0]_i_9 
       (.I0(\count_fu_102_reg_n_0_[27] ),
        .I1(\count_fu_102_reg_n_0_[26] ),
        .O(\sub_reg_377[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[12]_i_2 
       (.I0(\count_fu_102_reg_n_0_[12] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[12]_i_3 
       (.I0(\count_fu_102_reg_n_0_[11] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[12]_i_4 
       (.I0(\count_fu_102_reg_n_0_[10] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[12]_i_5 
       (.I0(\count_fu_102_reg_n_0_[9] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[12]_i_6 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[12] ),
        .O(\sub_reg_377[12]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[12]_i_7 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[11] ),
        .O(\sub_reg_377[12]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[12]_i_8 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[10] ),
        .O(\sub_reg_377[12]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[12]_i_9 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[9] ),
        .O(\sub_reg_377[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[16]_i_2 
       (.I0(\count_fu_102_reg_n_0_[16] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[16]_i_3 
       (.I0(\count_fu_102_reg_n_0_[15] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[16]_i_4 
       (.I0(\count_fu_102_reg_n_0_[14] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[16]_i_5 
       (.I0(\count_fu_102_reg_n_0_[13] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[16]_i_6 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[16] ),
        .O(\sub_reg_377[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[16]_i_7 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[15] ),
        .O(\sub_reg_377[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[16]_i_8 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[14] ),
        .O(\sub_reg_377[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[16]_i_9 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[13] ),
        .O(\sub_reg_377[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[20]_i_2 
       (.I0(\count_fu_102_reg_n_0_[20] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[20]_i_3 
       (.I0(\count_fu_102_reg_n_0_[19] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[20]_i_4 
       (.I0(\count_fu_102_reg_n_0_[18] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[20]_i_5 
       (.I0(\count_fu_102_reg_n_0_[17] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[20]_i_6 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[20] ),
        .O(\sub_reg_377[20]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[20]_i_7 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[19] ),
        .O(\sub_reg_377[20]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[20]_i_8 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[18] ),
        .O(\sub_reg_377[20]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[20]_i_9 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[17] ),
        .O(\sub_reg_377[20]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[24]_i_2 
       (.I0(\count_fu_102_reg_n_0_[24] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[24]_i_3 
       (.I0(\count_fu_102_reg_n_0_[23] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[24]_i_4 
       (.I0(\count_fu_102_reg_n_0_[22] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[24]_i_5 
       (.I0(\count_fu_102_reg_n_0_[21] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[24]_i_6 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[24] ),
        .O(\sub_reg_377[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[24]_i_7 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[23] ),
        .O(\sub_reg_377[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[24]_i_8 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[22] ),
        .O(\sub_reg_377[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[24]_i_9 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[21] ),
        .O(\sub_reg_377[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[28]_i_2 
       (.I0(\count_fu_102_reg_n_0_[28] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[28]_i_3 
       (.I0(\count_fu_102_reg_n_0_[27] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[28]_i_4 
       (.I0(\count_fu_102_reg_n_0_[26] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[28]_i_5 
       (.I0(\count_fu_102_reg_n_0_[25] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[28]_i_6 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[28] ),
        .O(\sub_reg_377[28]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[28]_i_7 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[27] ),
        .O(\sub_reg_377[28]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[28]_i_8 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[26] ),
        .O(\sub_reg_377[28]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[28]_i_9 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[25] ),
        .O(\sub_reg_377[28]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[30]_i_2 
       (.I0(\count_fu_102_reg_n_0_[29] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[30]_i_3 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[30] ),
        .O(\sub_reg_377[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[30]_i_4 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[29] ),
        .O(\sub_reg_377[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_reg_377[4]_i_2 
       (.I0(\count_fu_102_reg_n_0_[4] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[4]_i_3 
       (.I0(\count_fu_102_reg_n_0_[3] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[4]_i_4 
       (.I0(\count_fu_102_reg_n_0_[2] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[4]_i_5 
       (.I0(\count_fu_102_reg_n_0_[1] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_reg_377[4]_i_6 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[4] ),
        .O(\sub_reg_377[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[4]_i_7 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[3] ),
        .O(\sub_reg_377[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[4]_i_8 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[2] ),
        .O(\sub_reg_377[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[4]_i_9 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[1] ),
        .O(\sub_reg_377[4]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[8]_i_2 
       (.I0(\count_fu_102_reg_n_0_[8] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[8]_i_3 
       (.I0(\count_fu_102_reg_n_0_[7] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[8]_i_4 
       (.I0(\count_fu_102_reg_n_0_[6] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_reg_377[8]_i_5 
       (.I0(\count_fu_102_reg_n_0_[5] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\sub_reg_377[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[8]_i_6 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[8] ),
        .O(\sub_reg_377[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[8]_i_7 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[7] ),
        .O(\sub_reg_377[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[8]_i_8 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[6] ),
        .O(\sub_reg_377[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_reg_377[8]_i_9 
       (.I0(icmp_ln103_fu_238_p2),
        .I1(\count_fu_102_reg_n_0_[5] ),
        .O(\sub_reg_377[8]_i_9_n_0 ));
  FDRE \sub_reg_377_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[0]),
        .Q(sub_reg_377[0]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \sub_reg_377_reg[0]_i_10 
       (.CI(\sub_reg_377_reg[0]_i_19_n_0 ),
        .CO({\sub_reg_377_reg[0]_i_10_n_0 ,\sub_reg_377_reg[0]_i_10_n_1 ,\sub_reg_377_reg[0]_i_10_n_2 ,\sub_reg_377_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_reg_377[0]_i_20_n_0 ,\sub_reg_377[0]_i_21_n_0 ,\sub_reg_377[0]_i_22_n_0 ,\sub_reg_377[0]_i_23_n_0 }),
        .O(\NLW_sub_reg_377_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\sub_reg_377[0]_i_24_n_0 ,\sub_reg_377[0]_i_25_n_0 ,\sub_reg_377[0]_i_26_n_0 ,\sub_reg_377[0]_i_27_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \sub_reg_377_reg[0]_i_19 
       (.CI(1'b0),
        .CO({\sub_reg_377_reg[0]_i_19_n_0 ,\sub_reg_377_reg[0]_i_19_n_1 ,\sub_reg_377_reg[0]_i_19_n_2 ,\sub_reg_377_reg[0]_i_19_n_3 }),
        .CYINIT(\sub_reg_377[0]_i_28_n_0 ),
        .DI({\sub_reg_377[0]_i_29_n_0 ,\sub_reg_377[0]_i_30_n_0 ,\count_fu_102_reg_n_0_[5] ,\sub_reg_377[0]_i_31_n_0 }),
        .O(\NLW_sub_reg_377_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\sub_reg_377[0]_i_32_n_0 ,\sub_reg_377[0]_i_33_n_0 ,\sub_reg_377[0]_i_34_n_0 ,\sub_reg_377[0]_i_35_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \sub_reg_377_reg[0]_i_2 
       (.CI(\sub_reg_377_reg[0]_i_3_n_0 ),
        .CO({\NLW_sub_reg_377_reg[0]_i_2_CO_UNCONNECTED [3],icmp_ln103_fu_238_p2,\sub_reg_377_reg[0]_i_2_n_2 ,\sub_reg_377_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sub_reg_377[0]_i_4_n_0 ,\sub_reg_377[0]_i_5_n_0 ,\sub_reg_377[0]_i_6_n_0 }),
        .O(\NLW_sub_reg_377_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\sub_reg_377[0]_i_7_n_0 ,\sub_reg_377[0]_i_8_n_0 ,\sub_reg_377[0]_i_9_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \sub_reg_377_reg[0]_i_3 
       (.CI(\sub_reg_377_reg[0]_i_10_n_0 ),
        .CO({\sub_reg_377_reg[0]_i_3_n_0 ,\sub_reg_377_reg[0]_i_3_n_1 ,\sub_reg_377_reg[0]_i_3_n_2 ,\sub_reg_377_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_reg_377[0]_i_11_n_0 ,\sub_reg_377[0]_i_12_n_0 ,\sub_reg_377[0]_i_13_n_0 ,\sub_reg_377[0]_i_14_n_0 }),
        .O(\NLW_sub_reg_377_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\sub_reg_377[0]_i_15_n_0 ,\sub_reg_377[0]_i_16_n_0 ,\sub_reg_377[0]_i_17_n_0 ,\sub_reg_377[0]_i_18_n_0 }));
  FDRE \sub_reg_377_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[10]),
        .Q(sub_reg_377[10]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[11]),
        .Q(sub_reg_377[11]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[12]),
        .Q(sub_reg_377[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_377_reg[12]_i_1 
       (.CI(\sub_reg_377_reg[8]_i_1_n_0 ),
        .CO({\sub_reg_377_reg[12]_i_1_n_0 ,\sub_reg_377_reg[12]_i_1_n_1 ,\sub_reg_377_reg[12]_i_1_n_2 ,\sub_reg_377_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_reg_377[12]_i_2_n_0 ,\sub_reg_377[12]_i_3_n_0 ,\sub_reg_377[12]_i_4_n_0 ,\sub_reg_377[12]_i_5_n_0 }),
        .O(sub_fu_254_p2[12:9]),
        .S({\sub_reg_377[12]_i_6_n_0 ,\sub_reg_377[12]_i_7_n_0 ,\sub_reg_377[12]_i_8_n_0 ,\sub_reg_377[12]_i_9_n_0 }));
  FDRE \sub_reg_377_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[13]),
        .Q(sub_reg_377[13]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[14]),
        .Q(sub_reg_377[14]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[15]),
        .Q(sub_reg_377[15]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[16]),
        .Q(sub_reg_377[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_377_reg[16]_i_1 
       (.CI(\sub_reg_377_reg[12]_i_1_n_0 ),
        .CO({\sub_reg_377_reg[16]_i_1_n_0 ,\sub_reg_377_reg[16]_i_1_n_1 ,\sub_reg_377_reg[16]_i_1_n_2 ,\sub_reg_377_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_reg_377[16]_i_2_n_0 ,\sub_reg_377[16]_i_3_n_0 ,\sub_reg_377[16]_i_4_n_0 ,\sub_reg_377[16]_i_5_n_0 }),
        .O(sub_fu_254_p2[16:13]),
        .S({\sub_reg_377[16]_i_6_n_0 ,\sub_reg_377[16]_i_7_n_0 ,\sub_reg_377[16]_i_8_n_0 ,\sub_reg_377[16]_i_9_n_0 }));
  FDRE \sub_reg_377_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[17]),
        .Q(sub_reg_377[17]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[18]),
        .Q(sub_reg_377[18]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[19]),
        .Q(sub_reg_377[19]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[1]),
        .Q(sub_reg_377[1]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[20]),
        .Q(sub_reg_377[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_377_reg[20]_i_1 
       (.CI(\sub_reg_377_reg[16]_i_1_n_0 ),
        .CO({\sub_reg_377_reg[20]_i_1_n_0 ,\sub_reg_377_reg[20]_i_1_n_1 ,\sub_reg_377_reg[20]_i_1_n_2 ,\sub_reg_377_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_reg_377[20]_i_2_n_0 ,\sub_reg_377[20]_i_3_n_0 ,\sub_reg_377[20]_i_4_n_0 ,\sub_reg_377[20]_i_5_n_0 }),
        .O(sub_fu_254_p2[20:17]),
        .S({\sub_reg_377[20]_i_6_n_0 ,\sub_reg_377[20]_i_7_n_0 ,\sub_reg_377[20]_i_8_n_0 ,\sub_reg_377[20]_i_9_n_0 }));
  FDRE \sub_reg_377_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[21]),
        .Q(sub_reg_377[21]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[22]),
        .Q(sub_reg_377[22]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[23]),
        .Q(sub_reg_377[23]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[24]),
        .Q(sub_reg_377[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_377_reg[24]_i_1 
       (.CI(\sub_reg_377_reg[20]_i_1_n_0 ),
        .CO({\sub_reg_377_reg[24]_i_1_n_0 ,\sub_reg_377_reg[24]_i_1_n_1 ,\sub_reg_377_reg[24]_i_1_n_2 ,\sub_reg_377_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_reg_377[24]_i_2_n_0 ,\sub_reg_377[24]_i_3_n_0 ,\sub_reg_377[24]_i_4_n_0 ,\sub_reg_377[24]_i_5_n_0 }),
        .O(sub_fu_254_p2[24:21]),
        .S({\sub_reg_377[24]_i_6_n_0 ,\sub_reg_377[24]_i_7_n_0 ,\sub_reg_377[24]_i_8_n_0 ,\sub_reg_377[24]_i_9_n_0 }));
  FDRE \sub_reg_377_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[25]),
        .Q(sub_reg_377[25]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[26]),
        .Q(sub_reg_377[26]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[27]),
        .Q(sub_reg_377[27]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[28]),
        .Q(sub_reg_377[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_377_reg[28]_i_1 
       (.CI(\sub_reg_377_reg[24]_i_1_n_0 ),
        .CO({\sub_reg_377_reg[28]_i_1_n_0 ,\sub_reg_377_reg[28]_i_1_n_1 ,\sub_reg_377_reg[28]_i_1_n_2 ,\sub_reg_377_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_reg_377[28]_i_2_n_0 ,\sub_reg_377[28]_i_3_n_0 ,\sub_reg_377[28]_i_4_n_0 ,\sub_reg_377[28]_i_5_n_0 }),
        .O(sub_fu_254_p2[28:25]),
        .S({\sub_reg_377[28]_i_6_n_0 ,\sub_reg_377[28]_i_7_n_0 ,\sub_reg_377[28]_i_8_n_0 ,\sub_reg_377[28]_i_9_n_0 }));
  FDRE \sub_reg_377_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[29]),
        .Q(sub_reg_377[29]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[2]),
        .Q(sub_reg_377[2]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[30]),
        .Q(sub_reg_377[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_377_reg[30]_i_1 
       (.CI(\sub_reg_377_reg[28]_i_1_n_0 ),
        .CO({\NLW_sub_reg_377_reg[30]_i_1_CO_UNCONNECTED [3:1],\sub_reg_377_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sub_reg_377[30]_i_2_n_0 }),
        .O({\NLW_sub_reg_377_reg[30]_i_1_O_UNCONNECTED [3:2],sub_fu_254_p2[30:29]}),
        .S({1'b0,1'b0,\sub_reg_377[30]_i_3_n_0 ,\sub_reg_377[30]_i_4_n_0 }));
  FDRE \sub_reg_377_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[3]),
        .Q(sub_reg_377[3]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[4]),
        .Q(sub_reg_377[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_377_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_reg_377_reg[4]_i_1_n_0 ,\sub_reg_377_reg[4]_i_1_n_1 ,\sub_reg_377_reg[4]_i_1_n_2 ,\sub_reg_377_reg[4]_i_1_n_3 }),
        .CYINIT(\trunc_ln90_reg_372[0]_i_1_n_0 ),
        .DI({\sub_reg_377[4]_i_2_n_0 ,\sub_reg_377[4]_i_3_n_0 ,\sub_reg_377[4]_i_4_n_0 ,\sub_reg_377[4]_i_5_n_0 }),
        .O(sub_fu_254_p2[4:1]),
        .S({\sub_reg_377[4]_i_6_n_0 ,\sub_reg_377[4]_i_7_n_0 ,\sub_reg_377[4]_i_8_n_0 ,\sub_reg_377[4]_i_9_n_0 }));
  FDRE \sub_reg_377_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[5]),
        .Q(sub_reg_377[5]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[6]),
        .Q(sub_reg_377[6]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[7]),
        .Q(sub_reg_377[7]),
        .R(1'b0));
  FDRE \sub_reg_377_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[8]),
        .Q(sub_reg_377[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_377_reg[8]_i_1 
       (.CI(\sub_reg_377_reg[4]_i_1_n_0 ),
        .CO({\sub_reg_377_reg[8]_i_1_n_0 ,\sub_reg_377_reg[8]_i_1_n_1 ,\sub_reg_377_reg[8]_i_1_n_2 ,\sub_reg_377_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_reg_377[8]_i_2_n_0 ,\sub_reg_377[8]_i_3_n_0 ,\sub_reg_377[8]_i_4_n_0 ,\sub_reg_377[8]_i_5_n_0 }),
        .O(sub_fu_254_p2[8:5]),
        .S({\sub_reg_377[8]_i_6_n_0 ,\sub_reg_377[8]_i_7_n_0 ,\sub_reg_377[8]_i_8_n_0 ,\sub_reg_377[8]_i_9_n_0 }));
  FDRE \sub_reg_377_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_254_p2[9]),
        .Q(sub_reg_377[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[10]_i_2 
       (.I0(idx_fu_98_reg[10]),
        .I1(m2sbuf[11]),
        .O(\trunc_ln1_reg_386[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[10]_i_3 
       (.I0(idx_fu_98_reg[9]),
        .I1(m2sbuf[10]),
        .O(\trunc_ln1_reg_386[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[10]_i_4 
       (.I0(idx_fu_98_reg[8]),
        .I1(m2sbuf[9]),
        .O(\trunc_ln1_reg_386[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[10]_i_5 
       (.I0(idx_fu_98_reg[7]),
        .I1(m2sbuf[8]),
        .O(\trunc_ln1_reg_386[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[14]_i_2 
       (.I0(idx_fu_98_reg[14]),
        .I1(m2sbuf[15]),
        .O(\trunc_ln1_reg_386[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[14]_i_3 
       (.I0(idx_fu_98_reg[13]),
        .I1(m2sbuf[14]),
        .O(\trunc_ln1_reg_386[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[14]_i_4 
       (.I0(idx_fu_98_reg[12]),
        .I1(m2sbuf[13]),
        .O(\trunc_ln1_reg_386[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[14]_i_5 
       (.I0(idx_fu_98_reg[11]),
        .I1(m2sbuf[12]),
        .O(\trunc_ln1_reg_386[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[18]_i_2 
       (.I0(idx_fu_98_reg[18]),
        .I1(m2sbuf[19]),
        .O(\trunc_ln1_reg_386[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[18]_i_3 
       (.I0(idx_fu_98_reg[17]),
        .I1(m2sbuf[18]),
        .O(\trunc_ln1_reg_386[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[18]_i_4 
       (.I0(idx_fu_98_reg[16]),
        .I1(m2sbuf[17]),
        .O(\trunc_ln1_reg_386[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[18]_i_5 
       (.I0(idx_fu_98_reg[15]),
        .I1(m2sbuf[16]),
        .O(\trunc_ln1_reg_386[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[22]_i_2 
       (.I0(idx_fu_98_reg[22]),
        .I1(m2sbuf[23]),
        .O(\trunc_ln1_reg_386[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[22]_i_3 
       (.I0(idx_fu_98_reg[21]),
        .I1(m2sbuf[22]),
        .O(\trunc_ln1_reg_386[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[22]_i_4 
       (.I0(idx_fu_98_reg[20]),
        .I1(m2sbuf[21]),
        .O(\trunc_ln1_reg_386[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[22]_i_5 
       (.I0(idx_fu_98_reg[19]),
        .I1(m2sbuf[20]),
        .O(\trunc_ln1_reg_386[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[26]_i_2 
       (.I0(idx_fu_98_reg[26]),
        .I1(m2sbuf[27]),
        .O(\trunc_ln1_reg_386[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[26]_i_3 
       (.I0(idx_fu_98_reg[25]),
        .I1(m2sbuf[26]),
        .O(\trunc_ln1_reg_386[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[26]_i_4 
       (.I0(idx_fu_98_reg[24]),
        .I1(m2sbuf[25]),
        .O(\trunc_ln1_reg_386[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[26]_i_5 
       (.I0(idx_fu_98_reg[23]),
        .I1(m2sbuf[24]),
        .O(\trunc_ln1_reg_386[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[2]_i_2 
       (.I0(idx_fu_98_reg[2]),
        .I1(m2sbuf[3]),
        .O(\trunc_ln1_reg_386[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[2]_i_3 
       (.I0(idx_fu_98_reg[1]),
        .I1(m2sbuf[2]),
        .O(\trunc_ln1_reg_386[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[2]_i_4 
       (.I0(idx_fu_98_reg[0]),
        .I1(m2sbuf[1]),
        .O(\trunc_ln1_reg_386[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[30]_i_2 
       (.I0(idx_fu_98_reg[30]),
        .I1(m2sbuf[31]),
        .O(\trunc_ln1_reg_386[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[30]_i_3 
       (.I0(idx_fu_98_reg[29]),
        .I1(m2sbuf[30]),
        .O(\trunc_ln1_reg_386[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[30]_i_4 
       (.I0(idx_fu_98_reg[28]),
        .I1(m2sbuf[29]),
        .O(\trunc_ln1_reg_386[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[30]_i_5 
       (.I0(idx_fu_98_reg[27]),
        .I1(m2sbuf[28]),
        .O(\trunc_ln1_reg_386[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[34]_i_2 
       (.I0(idx_fu_98_reg[34]),
        .I1(m2sbuf[35]),
        .O(\trunc_ln1_reg_386[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[34]_i_3 
       (.I0(idx_fu_98_reg[33]),
        .I1(m2sbuf[34]),
        .O(\trunc_ln1_reg_386[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[34]_i_4 
       (.I0(idx_fu_98_reg[32]),
        .I1(m2sbuf[33]),
        .O(\trunc_ln1_reg_386[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[34]_i_5 
       (.I0(idx_fu_98_reg[31]),
        .I1(m2sbuf[32]),
        .O(\trunc_ln1_reg_386[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[38]_i_2 
       (.I0(idx_fu_98_reg[38]),
        .I1(m2sbuf[39]),
        .O(\trunc_ln1_reg_386[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[38]_i_3 
       (.I0(idx_fu_98_reg[37]),
        .I1(m2sbuf[38]),
        .O(\trunc_ln1_reg_386[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[38]_i_4 
       (.I0(idx_fu_98_reg[36]),
        .I1(m2sbuf[37]),
        .O(\trunc_ln1_reg_386[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[38]_i_5 
       (.I0(idx_fu_98_reg[35]),
        .I1(m2sbuf[36]),
        .O(\trunc_ln1_reg_386[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[42]_i_2 
       (.I0(idx_fu_98_reg[42]),
        .I1(m2sbuf[43]),
        .O(\trunc_ln1_reg_386[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[42]_i_3 
       (.I0(idx_fu_98_reg[41]),
        .I1(m2sbuf[42]),
        .O(\trunc_ln1_reg_386[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[42]_i_4 
       (.I0(idx_fu_98_reg[40]),
        .I1(m2sbuf[41]),
        .O(\trunc_ln1_reg_386[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[42]_i_5 
       (.I0(idx_fu_98_reg[39]),
        .I1(m2sbuf[40]),
        .O(\trunc_ln1_reg_386[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[46]_i_2 
       (.I0(idx_fu_98_reg[46]),
        .I1(m2sbuf[47]),
        .O(\trunc_ln1_reg_386[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[46]_i_3 
       (.I0(idx_fu_98_reg[45]),
        .I1(m2sbuf[46]),
        .O(\trunc_ln1_reg_386[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[46]_i_4 
       (.I0(idx_fu_98_reg[44]),
        .I1(m2sbuf[45]),
        .O(\trunc_ln1_reg_386[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[46]_i_5 
       (.I0(idx_fu_98_reg[43]),
        .I1(m2sbuf[44]),
        .O(\trunc_ln1_reg_386[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[50]_i_2 
       (.I0(idx_fu_98_reg[50]),
        .I1(m2sbuf[51]),
        .O(\trunc_ln1_reg_386[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[50]_i_3 
       (.I0(idx_fu_98_reg[49]),
        .I1(m2sbuf[50]),
        .O(\trunc_ln1_reg_386[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[50]_i_4 
       (.I0(idx_fu_98_reg[48]),
        .I1(m2sbuf[49]),
        .O(\trunc_ln1_reg_386[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[50]_i_5 
       (.I0(idx_fu_98_reg[47]),
        .I1(m2sbuf[48]),
        .O(\trunc_ln1_reg_386[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[54]_i_2 
       (.I0(idx_fu_98_reg[54]),
        .I1(m2sbuf[55]),
        .O(\trunc_ln1_reg_386[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[54]_i_3 
       (.I0(idx_fu_98_reg[53]),
        .I1(m2sbuf[54]),
        .O(\trunc_ln1_reg_386[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[54]_i_4 
       (.I0(idx_fu_98_reg[52]),
        .I1(m2sbuf[53]),
        .O(\trunc_ln1_reg_386[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[54]_i_5 
       (.I0(idx_fu_98_reg[51]),
        .I1(m2sbuf[52]),
        .O(\trunc_ln1_reg_386[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[58]_i_2 
       (.I0(idx_fu_98_reg[58]),
        .I1(m2sbuf[59]),
        .O(\trunc_ln1_reg_386[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[58]_i_3 
       (.I0(idx_fu_98_reg[57]),
        .I1(m2sbuf[58]),
        .O(\trunc_ln1_reg_386[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[58]_i_4 
       (.I0(idx_fu_98_reg[56]),
        .I1(m2sbuf[57]),
        .O(\trunc_ln1_reg_386[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[58]_i_5 
       (.I0(idx_fu_98_reg[55]),
        .I1(m2sbuf[56]),
        .O(\trunc_ln1_reg_386[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln1_reg_386[61]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln110_fu_260_p2),
        .O(ap_NS_fsm13_out));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[61]_i_3 
       (.I0(idx_fu_98_reg[61]),
        .I1(m2sbuf[62]),
        .O(\trunc_ln1_reg_386[61]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[61]_i_4 
       (.I0(idx_fu_98_reg[60]),
        .I1(m2sbuf[61]),
        .O(\trunc_ln1_reg_386[61]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[61]_i_5 
       (.I0(idx_fu_98_reg[59]),
        .I1(m2sbuf[60]),
        .O(\trunc_ln1_reg_386[61]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[6]_i_2 
       (.I0(idx_fu_98_reg[6]),
        .I1(m2sbuf[7]),
        .O(\trunc_ln1_reg_386[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[6]_i_3 
       (.I0(idx_fu_98_reg[5]),
        .I1(m2sbuf[6]),
        .O(\trunc_ln1_reg_386[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[6]_i_4 
       (.I0(idx_fu_98_reg[4]),
        .I1(m2sbuf[5]),
        .O(\trunc_ln1_reg_386[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_386[6]_i_5 
       (.I0(idx_fu_98_reg[3]),
        .I1(m2sbuf[4]),
        .O(\trunc_ln1_reg_386[6]_i_5_n_0 ));
  FDRE \trunc_ln1_reg_386_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[0]),
        .Q(trunc_ln1_reg_386[0]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[10]),
        .Q(trunc_ln1_reg_386[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_386_reg[10]_i_1 
       (.CI(\trunc_ln1_reg_386_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_386_reg[10]_i_1_n_0 ,\trunc_ln1_reg_386_reg[10]_i_1_n_1 ,\trunc_ln1_reg_386_reg[10]_i_1_n_2 ,\trunc_ln1_reg_386_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_fu_98_reg[10:7]),
        .O(p_0_in__0[10:7]),
        .S({\trunc_ln1_reg_386[10]_i_2_n_0 ,\trunc_ln1_reg_386[10]_i_3_n_0 ,\trunc_ln1_reg_386[10]_i_4_n_0 ,\trunc_ln1_reg_386[10]_i_5_n_0 }));
  FDRE \trunc_ln1_reg_386_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[11]),
        .Q(trunc_ln1_reg_386[11]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[12]),
        .Q(trunc_ln1_reg_386[12]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[13]),
        .Q(trunc_ln1_reg_386[13]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[14]),
        .Q(trunc_ln1_reg_386[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_386_reg[14]_i_1 
       (.CI(\trunc_ln1_reg_386_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_386_reg[14]_i_1_n_0 ,\trunc_ln1_reg_386_reg[14]_i_1_n_1 ,\trunc_ln1_reg_386_reg[14]_i_1_n_2 ,\trunc_ln1_reg_386_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_fu_98_reg[14:11]),
        .O(p_0_in__0[14:11]),
        .S({\trunc_ln1_reg_386[14]_i_2_n_0 ,\trunc_ln1_reg_386[14]_i_3_n_0 ,\trunc_ln1_reg_386[14]_i_4_n_0 ,\trunc_ln1_reg_386[14]_i_5_n_0 }));
  FDRE \trunc_ln1_reg_386_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[15]),
        .Q(trunc_ln1_reg_386[15]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[16]),
        .Q(trunc_ln1_reg_386[16]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[17]),
        .Q(trunc_ln1_reg_386[17]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[18]),
        .Q(trunc_ln1_reg_386[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_386_reg[18]_i_1 
       (.CI(\trunc_ln1_reg_386_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_386_reg[18]_i_1_n_0 ,\trunc_ln1_reg_386_reg[18]_i_1_n_1 ,\trunc_ln1_reg_386_reg[18]_i_1_n_2 ,\trunc_ln1_reg_386_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_fu_98_reg[18:15]),
        .O(p_0_in__0[18:15]),
        .S({\trunc_ln1_reg_386[18]_i_2_n_0 ,\trunc_ln1_reg_386[18]_i_3_n_0 ,\trunc_ln1_reg_386[18]_i_4_n_0 ,\trunc_ln1_reg_386[18]_i_5_n_0 }));
  FDRE \trunc_ln1_reg_386_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[19]),
        .Q(trunc_ln1_reg_386[19]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[1]),
        .Q(trunc_ln1_reg_386[1]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[20]),
        .Q(trunc_ln1_reg_386[20]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[21]),
        .Q(trunc_ln1_reg_386[21]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[22]),
        .Q(trunc_ln1_reg_386[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_386_reg[22]_i_1 
       (.CI(\trunc_ln1_reg_386_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_386_reg[22]_i_1_n_0 ,\trunc_ln1_reg_386_reg[22]_i_1_n_1 ,\trunc_ln1_reg_386_reg[22]_i_1_n_2 ,\trunc_ln1_reg_386_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_fu_98_reg[22:19]),
        .O(p_0_in__0[22:19]),
        .S({\trunc_ln1_reg_386[22]_i_2_n_0 ,\trunc_ln1_reg_386[22]_i_3_n_0 ,\trunc_ln1_reg_386[22]_i_4_n_0 ,\trunc_ln1_reg_386[22]_i_5_n_0 }));
  FDRE \trunc_ln1_reg_386_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[23]),
        .Q(trunc_ln1_reg_386[23]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[24]),
        .Q(trunc_ln1_reg_386[24]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[25]),
        .Q(trunc_ln1_reg_386[25]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[26]),
        .Q(trunc_ln1_reg_386[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_386_reg[26]_i_1 
       (.CI(\trunc_ln1_reg_386_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_386_reg[26]_i_1_n_0 ,\trunc_ln1_reg_386_reg[26]_i_1_n_1 ,\trunc_ln1_reg_386_reg[26]_i_1_n_2 ,\trunc_ln1_reg_386_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_fu_98_reg[26:23]),
        .O(p_0_in__0[26:23]),
        .S({\trunc_ln1_reg_386[26]_i_2_n_0 ,\trunc_ln1_reg_386[26]_i_3_n_0 ,\trunc_ln1_reg_386[26]_i_4_n_0 ,\trunc_ln1_reg_386[26]_i_5_n_0 }));
  FDRE \trunc_ln1_reg_386_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[27]),
        .Q(trunc_ln1_reg_386[27]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[28]),
        .Q(trunc_ln1_reg_386[28]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[29]),
        .Q(trunc_ln1_reg_386[29]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[2]),
        .Q(trunc_ln1_reg_386[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_386_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln1_reg_386_reg[2]_i_1_n_0 ,\trunc_ln1_reg_386_reg[2]_i_1_n_1 ,\trunc_ln1_reg_386_reg[2]_i_1_n_2 ,\trunc_ln1_reg_386_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({idx_fu_98_reg[2:0],1'b0}),
        .O({p_0_in__0[2:0],\NLW_trunc_ln1_reg_386_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln1_reg_386[2]_i_2_n_0 ,\trunc_ln1_reg_386[2]_i_3_n_0 ,\trunc_ln1_reg_386[2]_i_4_n_0 ,m2sbuf[0]}));
  FDRE \trunc_ln1_reg_386_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[30]),
        .Q(trunc_ln1_reg_386[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_386_reg[30]_i_1 
       (.CI(\trunc_ln1_reg_386_reg[26]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_386_reg[30]_i_1_n_0 ,\trunc_ln1_reg_386_reg[30]_i_1_n_1 ,\trunc_ln1_reg_386_reg[30]_i_1_n_2 ,\trunc_ln1_reg_386_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_fu_98_reg[30:27]),
        .O(p_0_in__0[30:27]),
        .S({\trunc_ln1_reg_386[30]_i_2_n_0 ,\trunc_ln1_reg_386[30]_i_3_n_0 ,\trunc_ln1_reg_386[30]_i_4_n_0 ,\trunc_ln1_reg_386[30]_i_5_n_0 }));
  FDRE \trunc_ln1_reg_386_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[31]),
        .Q(trunc_ln1_reg_386[31]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[32]),
        .Q(trunc_ln1_reg_386[32]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[33]),
        .Q(trunc_ln1_reg_386[33]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[34]),
        .Q(trunc_ln1_reg_386[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_386_reg[34]_i_1 
       (.CI(\trunc_ln1_reg_386_reg[30]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_386_reg[34]_i_1_n_0 ,\trunc_ln1_reg_386_reg[34]_i_1_n_1 ,\trunc_ln1_reg_386_reg[34]_i_1_n_2 ,\trunc_ln1_reg_386_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_fu_98_reg[34:31]),
        .O(p_0_in__0[34:31]),
        .S({\trunc_ln1_reg_386[34]_i_2_n_0 ,\trunc_ln1_reg_386[34]_i_3_n_0 ,\trunc_ln1_reg_386[34]_i_4_n_0 ,\trunc_ln1_reg_386[34]_i_5_n_0 }));
  FDRE \trunc_ln1_reg_386_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[35]),
        .Q(trunc_ln1_reg_386[35]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[36]),
        .Q(trunc_ln1_reg_386[36]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[37]),
        .Q(trunc_ln1_reg_386[37]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[38]),
        .Q(trunc_ln1_reg_386[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_386_reg[38]_i_1 
       (.CI(\trunc_ln1_reg_386_reg[34]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_386_reg[38]_i_1_n_0 ,\trunc_ln1_reg_386_reg[38]_i_1_n_1 ,\trunc_ln1_reg_386_reg[38]_i_1_n_2 ,\trunc_ln1_reg_386_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_fu_98_reg[38:35]),
        .O(p_0_in__0[38:35]),
        .S({\trunc_ln1_reg_386[38]_i_2_n_0 ,\trunc_ln1_reg_386[38]_i_3_n_0 ,\trunc_ln1_reg_386[38]_i_4_n_0 ,\trunc_ln1_reg_386[38]_i_5_n_0 }));
  FDRE \trunc_ln1_reg_386_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[39]),
        .Q(trunc_ln1_reg_386[39]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[3]),
        .Q(trunc_ln1_reg_386[3]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[40]),
        .Q(trunc_ln1_reg_386[40]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[41]),
        .Q(trunc_ln1_reg_386[41]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[42]),
        .Q(trunc_ln1_reg_386[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_386_reg[42]_i_1 
       (.CI(\trunc_ln1_reg_386_reg[38]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_386_reg[42]_i_1_n_0 ,\trunc_ln1_reg_386_reg[42]_i_1_n_1 ,\trunc_ln1_reg_386_reg[42]_i_1_n_2 ,\trunc_ln1_reg_386_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_fu_98_reg[42:39]),
        .O(p_0_in__0[42:39]),
        .S({\trunc_ln1_reg_386[42]_i_2_n_0 ,\trunc_ln1_reg_386[42]_i_3_n_0 ,\trunc_ln1_reg_386[42]_i_4_n_0 ,\trunc_ln1_reg_386[42]_i_5_n_0 }));
  FDRE \trunc_ln1_reg_386_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[43]),
        .Q(trunc_ln1_reg_386[43]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[44]),
        .Q(trunc_ln1_reg_386[44]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[45]),
        .Q(trunc_ln1_reg_386[45]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[46]),
        .Q(trunc_ln1_reg_386[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_386_reg[46]_i_1 
       (.CI(\trunc_ln1_reg_386_reg[42]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_386_reg[46]_i_1_n_0 ,\trunc_ln1_reg_386_reg[46]_i_1_n_1 ,\trunc_ln1_reg_386_reg[46]_i_1_n_2 ,\trunc_ln1_reg_386_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_fu_98_reg[46:43]),
        .O(p_0_in__0[46:43]),
        .S({\trunc_ln1_reg_386[46]_i_2_n_0 ,\trunc_ln1_reg_386[46]_i_3_n_0 ,\trunc_ln1_reg_386[46]_i_4_n_0 ,\trunc_ln1_reg_386[46]_i_5_n_0 }));
  FDRE \trunc_ln1_reg_386_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[47]),
        .Q(trunc_ln1_reg_386[47]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[48]),
        .Q(trunc_ln1_reg_386[48]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[49]),
        .Q(trunc_ln1_reg_386[49]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[4]),
        .Q(trunc_ln1_reg_386[4]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[50]),
        .Q(trunc_ln1_reg_386[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_386_reg[50]_i_1 
       (.CI(\trunc_ln1_reg_386_reg[46]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_386_reg[50]_i_1_n_0 ,\trunc_ln1_reg_386_reg[50]_i_1_n_1 ,\trunc_ln1_reg_386_reg[50]_i_1_n_2 ,\trunc_ln1_reg_386_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_fu_98_reg[50:47]),
        .O(p_0_in__0[50:47]),
        .S({\trunc_ln1_reg_386[50]_i_2_n_0 ,\trunc_ln1_reg_386[50]_i_3_n_0 ,\trunc_ln1_reg_386[50]_i_4_n_0 ,\trunc_ln1_reg_386[50]_i_5_n_0 }));
  FDRE \trunc_ln1_reg_386_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[51]),
        .Q(trunc_ln1_reg_386[51]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[52]),
        .Q(trunc_ln1_reg_386[52]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[53]),
        .Q(trunc_ln1_reg_386[53]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[54]),
        .Q(trunc_ln1_reg_386[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_386_reg[54]_i_1 
       (.CI(\trunc_ln1_reg_386_reg[50]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_386_reg[54]_i_1_n_0 ,\trunc_ln1_reg_386_reg[54]_i_1_n_1 ,\trunc_ln1_reg_386_reg[54]_i_1_n_2 ,\trunc_ln1_reg_386_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_fu_98_reg[54:51]),
        .O(p_0_in__0[54:51]),
        .S({\trunc_ln1_reg_386[54]_i_2_n_0 ,\trunc_ln1_reg_386[54]_i_3_n_0 ,\trunc_ln1_reg_386[54]_i_4_n_0 ,\trunc_ln1_reg_386[54]_i_5_n_0 }));
  FDRE \trunc_ln1_reg_386_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[55]),
        .Q(trunc_ln1_reg_386[55]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[56]),
        .Q(trunc_ln1_reg_386[56]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[57]),
        .Q(trunc_ln1_reg_386[57]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[58]),
        .Q(trunc_ln1_reg_386[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_386_reg[58]_i_1 
       (.CI(\trunc_ln1_reg_386_reg[54]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_386_reg[58]_i_1_n_0 ,\trunc_ln1_reg_386_reg[58]_i_1_n_1 ,\trunc_ln1_reg_386_reg[58]_i_1_n_2 ,\trunc_ln1_reg_386_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_fu_98_reg[58:55]),
        .O(p_0_in__0[58:55]),
        .S({\trunc_ln1_reg_386[58]_i_2_n_0 ,\trunc_ln1_reg_386[58]_i_3_n_0 ,\trunc_ln1_reg_386[58]_i_4_n_0 ,\trunc_ln1_reg_386[58]_i_5_n_0 }));
  FDRE \trunc_ln1_reg_386_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[59]),
        .Q(trunc_ln1_reg_386[59]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[5]),
        .Q(trunc_ln1_reg_386[5]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[60]),
        .Q(trunc_ln1_reg_386[60]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[61] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[61]),
        .Q(trunc_ln1_reg_386[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_386_reg[61]_i_2 
       (.CI(\trunc_ln1_reg_386_reg[58]_i_1_n_0 ),
        .CO({\NLW_trunc_ln1_reg_386_reg[61]_i_2_CO_UNCONNECTED [3:2],\trunc_ln1_reg_386_reg[61]_i_2_n_2 ,\trunc_ln1_reg_386_reg[61]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,idx_fu_98_reg[60:59]}),
        .O({\NLW_trunc_ln1_reg_386_reg[61]_i_2_O_UNCONNECTED [3],p_0_in__0[61:59]}),
        .S({1'b0,\trunc_ln1_reg_386[61]_i_3_n_0 ,\trunc_ln1_reg_386[61]_i_4_n_0 ,\trunc_ln1_reg_386[61]_i_5_n_0 }));
  FDRE \trunc_ln1_reg_386_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[6]),
        .Q(trunc_ln1_reg_386[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_386_reg[6]_i_1 
       (.CI(\trunc_ln1_reg_386_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_386_reg[6]_i_1_n_0 ,\trunc_ln1_reg_386_reg[6]_i_1_n_1 ,\trunc_ln1_reg_386_reg[6]_i_1_n_2 ,\trunc_ln1_reg_386_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_fu_98_reg[6:3]),
        .O(p_0_in__0[6:3]),
        .S({\trunc_ln1_reg_386[6]_i_2_n_0 ,\trunc_ln1_reg_386[6]_i_3_n_0 ,\trunc_ln1_reg_386[6]_i_4_n_0 ,\trunc_ln1_reg_386[6]_i_5_n_0 }));
  FDRE \trunc_ln1_reg_386_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[7]),
        .Q(trunc_ln1_reg_386[7]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[8]),
        .Q(trunc_ln1_reg_386[8]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_386_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(p_0_in__0[9]),
        .Q(trunc_ln1_reg_386[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[0]_i_1 
       (.I0(\count_fu_102_reg_n_0_[0] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[10]_i_1 
       (.I0(\count_fu_102_reg_n_0_[10] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[11]_i_1 
       (.I0(\count_fu_102_reg_n_0_[11] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[12]_i_1 
       (.I0(\count_fu_102_reg_n_0_[12] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[13]_i_1 
       (.I0(\count_fu_102_reg_n_0_[13] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[14]_i_1 
       (.I0(\count_fu_102_reg_n_0_[14] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[15]_i_1 
       (.I0(\count_fu_102_reg_n_0_[15] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[16]_i_1 
       (.I0(\count_fu_102_reg_n_0_[16] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[17]_i_1 
       (.I0(\count_fu_102_reg_n_0_[17] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[18]_i_1 
       (.I0(\count_fu_102_reg_n_0_[18] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[19]_i_1 
       (.I0(\count_fu_102_reg_n_0_[19] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[1]_i_1 
       (.I0(\count_fu_102_reg_n_0_[1] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[20]_i_1 
       (.I0(\count_fu_102_reg_n_0_[20] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[21]_i_1 
       (.I0(\count_fu_102_reg_n_0_[21] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[22]_i_1 
       (.I0(\count_fu_102_reg_n_0_[22] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[23]_i_1 
       (.I0(\count_fu_102_reg_n_0_[23] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[24]_i_1 
       (.I0(\count_fu_102_reg_n_0_[24] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[25]_i_1 
       (.I0(\count_fu_102_reg_n_0_[25] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[26]_i_1 
       (.I0(\count_fu_102_reg_n_0_[26] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[27]_i_1 
       (.I0(\count_fu_102_reg_n_0_[27] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[28]_i_1 
       (.I0(\count_fu_102_reg_n_0_[28] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[29]_i_1 
       (.I0(\count_fu_102_reg_n_0_[29] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[2]_i_1 
       (.I0(\count_fu_102_reg_n_0_[2] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[30]_i_1 
       (.I0(\count_fu_102_reg_n_0_[30] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[3]_i_1 
       (.I0(\count_fu_102_reg_n_0_[3] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln90_reg_372[4]_i_1 
       (.I0(\count_fu_102_reg_n_0_[4] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[5]_i_1 
       (.I0(\count_fu_102_reg_n_0_[5] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[6]_i_1 
       (.I0(\count_fu_102_reg_n_0_[6] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[7]_i_1 
       (.I0(\count_fu_102_reg_n_0_[7] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[8]_i_1 
       (.I0(\count_fu_102_reg_n_0_[8] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln90_reg_372[9]_i_1 
       (.I0(\count_fu_102_reg_n_0_[9] ),
        .I1(icmp_ln103_fu_238_p2),
        .O(\trunc_ln90_reg_372[9]_i_1_n_0 ));
  FDRE \trunc_ln90_reg_372_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[0]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[0]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[10]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[10]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[11]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[11]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[12]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[12]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[13]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[13]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[14]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[14]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[15]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[15]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[16]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[16]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[17]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[17]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[18]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[18]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[19]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[19]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[1]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[1]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[20]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[20]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[21]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[21]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[22]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[22]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[23]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[23]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[24]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[24]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[25]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[25]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[26]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[26]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[27]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[27]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[28]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[28]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[29]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[29]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[2]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[2]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[30]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[30]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[3]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[3]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[4]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[4]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[5]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[5]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[6]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[6]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[7]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[7]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[8]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[8]),
        .R(1'b0));
  FDRE \trunc_ln90_reg_372_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln90_reg_372[9]_i_1_n_0 ),
        .Q(paralleltostreamwithburst_U0_outcount48_din[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2" *) 
module design_1_userdma_0_0_userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2
   (din,
    ap_enable_reg_pp0_iter2_reg_0,
    ready_for_outstanding,
    dout_vld_reg,
    paralleltostreamwithburst_U0_m_axi_gmem1_RREADY,
    D,
    grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg,
    icmp_ln137_fu_311_p2,
    \m2s_len_reg[31] ,
    paralleltostreamwithburst_U0_ap_ready,
    full_n_reg,
    \dec_phi_fu_94_reg[31]_0 ,
    \ap_CS_fsm_reg[19] ,
    E,
    we,
    dout_vld_reg_0,
    ap_sync_paralleltostreamwithburst_U0_ap_ready,
    grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0,
    ap_clk,
    Q,
    SR,
    \ap_CS_fsm_reg[21] ,
    dout,
    ap_rst_n,
    outbuf_full_n,
    gmem1_RVALID,
    grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg,
    m2s_enb_clrsts,
    paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write,
    first00_out,
    \m2s_len_reg[31]_0 ,
    outcount_full_n,
    \ap_CS_fsm_reg[1] ,
    \count_fu_102_reg[31] ,
    p_7_in,
    \count_fu_102_reg[31]_0 ,
    ap_phi_mux_empty_58_phi_fu_167_p41,
    icmp_ln110_reg_382,
    empty_58_reg_1641,
    DI,
    icmp_ln114_1_fu_185_p2_carry__1_0,
    \icmp_ln110_fu_163_p2_inferred__0/i__carry_0 ,
    \icmp_ln110_fu_163_p2_inferred__0/i__carry_1 ,
    \icmp_ln110_fu_163_p2_inferred__0/i__carry__0_0 ,
    \icmp_ln110_fu_163_p2_inferred__0/i__carry__0_1 ,
    \icmp_ln110_fu_163_p2_inferred__0/i__carry__0_2 ,
    \icmp_ln110_reg_329_reg[0]_0 ,
    \icmp_ln110_reg_329_reg[0]_1 ,
    icmp_ln1065_fu_211_p2_carry__1_0,
    \mOutPtr_reg[10] ,
    int_ap_start_reg);
  output [34:0]din;
  output ap_enable_reg_pp0_iter2_reg_0;
  output ready_for_outstanding;
  output dout_vld_reg;
  output paralleltostreamwithburst_U0_m_axi_gmem1_RREADY;
  output [3:0]D;
  output [31:0]grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg;
  output icmp_ln137_fu_311_p2;
  output [31:0]\m2s_len_reg[31] ;
  output paralleltostreamwithburst_U0_ap_ready;
  output full_n_reg;
  output [31:0]\dec_phi_fu_94_reg[31]_0 ;
  output \ap_CS_fsm_reg[19] ;
  output [0:0]E;
  output we;
  output dout_vld_reg_0;
  output ap_sync_paralleltostreamwithburst_U0_ap_ready;
  output [0:0]grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0;
  input ap_clk;
  input [31:0]Q;
  input [0:0]SR;
  input [4:0]\ap_CS_fsm_reg[21] ;
  input [32:0]dout;
  input ap_rst_n;
  input outbuf_full_n;
  input gmem1_RVALID;
  input grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg;
  input m2s_enb_clrsts;
  input paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write;
  input first00_out;
  input [31:0]\m2s_len_reg[31]_0 ;
  input outcount_full_n;
  input \ap_CS_fsm_reg[1] ;
  input \count_fu_102_reg[31] ;
  input p_7_in;
  input [31:0]\count_fu_102_reg[31]_0 ;
  input ap_phi_mux_empty_58_phi_fu_167_p41;
  input icmp_ln110_reg_382;
  input empty_58_reg_1641;
  input [3:0]DI;
  input [30:0]icmp_ln114_1_fu_185_p2_carry__1_0;
  input [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry_0 ;
  input [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry_1 ;
  input [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_0 ;
  input [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_1 ;
  input [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_2 ;
  input [3:0]\icmp_ln110_reg_329_reg[0]_0 ;
  input [2:0]\icmp_ln110_reg_329_reg[0]_1 ;
  input [32:0]icmp_ln1065_fu_211_p2_carry__1_0;
  input \mOutPtr_reg[10] ;
  input int_ap_start_reg;

  wire [3:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire Img_width_count;
  wire \Img_width_count[0]_i_3_n_0 ;
  wire [31:0]Img_width_count_reg;
  wire \Img_width_count_reg[0]_i_2_n_0 ;
  wire \Img_width_count_reg[0]_i_2_n_1 ;
  wire \Img_width_count_reg[0]_i_2_n_2 ;
  wire \Img_width_count_reg[0]_i_2_n_3 ;
  wire \Img_width_count_reg[0]_i_2_n_4 ;
  wire \Img_width_count_reg[0]_i_2_n_5 ;
  wire \Img_width_count_reg[0]_i_2_n_6 ;
  wire \Img_width_count_reg[0]_i_2_n_7 ;
  wire \Img_width_count_reg[12]_i_1_n_0 ;
  wire \Img_width_count_reg[12]_i_1_n_1 ;
  wire \Img_width_count_reg[12]_i_1_n_2 ;
  wire \Img_width_count_reg[12]_i_1_n_3 ;
  wire \Img_width_count_reg[12]_i_1_n_4 ;
  wire \Img_width_count_reg[12]_i_1_n_5 ;
  wire \Img_width_count_reg[12]_i_1_n_6 ;
  wire \Img_width_count_reg[12]_i_1_n_7 ;
  wire \Img_width_count_reg[16]_i_1_n_0 ;
  wire \Img_width_count_reg[16]_i_1_n_1 ;
  wire \Img_width_count_reg[16]_i_1_n_2 ;
  wire \Img_width_count_reg[16]_i_1_n_3 ;
  wire \Img_width_count_reg[16]_i_1_n_4 ;
  wire \Img_width_count_reg[16]_i_1_n_5 ;
  wire \Img_width_count_reg[16]_i_1_n_6 ;
  wire \Img_width_count_reg[16]_i_1_n_7 ;
  wire \Img_width_count_reg[20]_i_1_n_0 ;
  wire \Img_width_count_reg[20]_i_1_n_1 ;
  wire \Img_width_count_reg[20]_i_1_n_2 ;
  wire \Img_width_count_reg[20]_i_1_n_3 ;
  wire \Img_width_count_reg[20]_i_1_n_4 ;
  wire \Img_width_count_reg[20]_i_1_n_5 ;
  wire \Img_width_count_reg[20]_i_1_n_6 ;
  wire \Img_width_count_reg[20]_i_1_n_7 ;
  wire \Img_width_count_reg[24]_i_1_n_0 ;
  wire \Img_width_count_reg[24]_i_1_n_1 ;
  wire \Img_width_count_reg[24]_i_1_n_2 ;
  wire \Img_width_count_reg[24]_i_1_n_3 ;
  wire \Img_width_count_reg[24]_i_1_n_4 ;
  wire \Img_width_count_reg[24]_i_1_n_5 ;
  wire \Img_width_count_reg[24]_i_1_n_6 ;
  wire \Img_width_count_reg[24]_i_1_n_7 ;
  wire \Img_width_count_reg[28]_i_1_n_1 ;
  wire \Img_width_count_reg[28]_i_1_n_2 ;
  wire \Img_width_count_reg[28]_i_1_n_3 ;
  wire \Img_width_count_reg[28]_i_1_n_4 ;
  wire \Img_width_count_reg[28]_i_1_n_5 ;
  wire \Img_width_count_reg[28]_i_1_n_6 ;
  wire \Img_width_count_reg[28]_i_1_n_7 ;
  wire \Img_width_count_reg[4]_i_1_n_0 ;
  wire \Img_width_count_reg[4]_i_1_n_1 ;
  wire \Img_width_count_reg[4]_i_1_n_2 ;
  wire \Img_width_count_reg[4]_i_1_n_3 ;
  wire \Img_width_count_reg[4]_i_1_n_4 ;
  wire \Img_width_count_reg[4]_i_1_n_5 ;
  wire \Img_width_count_reg[4]_i_1_n_6 ;
  wire \Img_width_count_reg[4]_i_1_n_7 ;
  wire \Img_width_count_reg[8]_i_1_n_0 ;
  wire \Img_width_count_reg[8]_i_1_n_1 ;
  wire \Img_width_count_reg[8]_i_1_n_2 ;
  wire \Img_width_count_reg[8]_i_1_n_3 ;
  wire \Img_width_count_reg[8]_i_1_n_4 ;
  wire \Img_width_count_reg[8]_i_1_n_5 ;
  wire \Img_width_count_reg[8]_i_1_n_6 ;
  wire \Img_width_count_reg[8]_i_1_n_7 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [30:0]add_ln110_fu_169_p2;
  wire add_ln110_fu_169_p2_carry__0_n_0;
  wire add_ln110_fu_169_p2_carry__0_n_1;
  wire add_ln110_fu_169_p2_carry__0_n_2;
  wire add_ln110_fu_169_p2_carry__0_n_3;
  wire add_ln110_fu_169_p2_carry__1_n_0;
  wire add_ln110_fu_169_p2_carry__1_n_1;
  wire add_ln110_fu_169_p2_carry__1_n_2;
  wire add_ln110_fu_169_p2_carry__1_n_3;
  wire add_ln110_fu_169_p2_carry__2_n_0;
  wire add_ln110_fu_169_p2_carry__2_n_1;
  wire add_ln110_fu_169_p2_carry__2_n_2;
  wire add_ln110_fu_169_p2_carry__2_n_3;
  wire add_ln110_fu_169_p2_carry__3_n_0;
  wire add_ln110_fu_169_p2_carry__3_n_1;
  wire add_ln110_fu_169_p2_carry__3_n_2;
  wire add_ln110_fu_169_p2_carry__3_n_3;
  wire add_ln110_fu_169_p2_carry__4_n_0;
  wire add_ln110_fu_169_p2_carry__4_n_1;
  wire add_ln110_fu_169_p2_carry__4_n_2;
  wire add_ln110_fu_169_p2_carry__4_n_3;
  wire add_ln110_fu_169_p2_carry__5_n_0;
  wire add_ln110_fu_169_p2_carry__5_n_1;
  wire add_ln110_fu_169_p2_carry__5_n_2;
  wire add_ln110_fu_169_p2_carry__5_n_3;
  wire add_ln110_fu_169_p2_carry__6_n_3;
  wire add_ln110_fu_169_p2_carry_n_0;
  wire add_ln110_fu_169_p2_carry_n_1;
  wire add_ln110_fu_169_p2_carry_n_2;
  wire add_ln110_fu_169_p2_carry_n_3;
  wire [31:0]add_ln132_fu_237_p2;
  wire \ap_CS_fsm[1]_i_10_n_0 ;
  wire \ap_CS_fsm[1]_i_11_n_0 ;
  wire \ap_CS_fsm[1]_i_3__0_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_i_7_n_0 ;
  wire \ap_CS_fsm[1]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [4:0]\ap_CS_fsm_reg[21] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_phi_mux_empty_58_phi_fu_167_p41;
  wire ap_rst_n;
  wire [30:0]ap_sig_allocacmp_i_2;
  wire ap_sync_paralleltostreamwithburst_U0_ap_ready;
  wire \count_fu_102_reg[31] ;
  wire [31:0]\count_fu_102_reg[31]_0 ;
  wire [31:0]dec_phi_fu_94;
  wire \dec_phi_fu_94[12]_i_2_n_0 ;
  wire \dec_phi_fu_94[12]_i_3_n_0 ;
  wire \dec_phi_fu_94[12]_i_4_n_0 ;
  wire \dec_phi_fu_94[12]_i_5_n_0 ;
  wire \dec_phi_fu_94[16]_i_2_n_0 ;
  wire \dec_phi_fu_94[16]_i_3_n_0 ;
  wire \dec_phi_fu_94[16]_i_4_n_0 ;
  wire \dec_phi_fu_94[16]_i_5_n_0 ;
  wire \dec_phi_fu_94[20]_i_2_n_0 ;
  wire \dec_phi_fu_94[20]_i_3_n_0 ;
  wire \dec_phi_fu_94[20]_i_4_n_0 ;
  wire \dec_phi_fu_94[20]_i_5_n_0 ;
  wire \dec_phi_fu_94[24]_i_2_n_0 ;
  wire \dec_phi_fu_94[24]_i_3_n_0 ;
  wire \dec_phi_fu_94[24]_i_4_n_0 ;
  wire \dec_phi_fu_94[24]_i_5_n_0 ;
  wire \dec_phi_fu_94[28]_i_2_n_0 ;
  wire \dec_phi_fu_94[28]_i_3_n_0 ;
  wire \dec_phi_fu_94[28]_i_4_n_0 ;
  wire \dec_phi_fu_94[28]_i_5_n_0 ;
  wire \dec_phi_fu_94[31]_i_2_n_0 ;
  wire \dec_phi_fu_94[31]_i_3_n_0 ;
  wire \dec_phi_fu_94[31]_i_4_n_0 ;
  wire \dec_phi_fu_94[4]_i_2_n_0 ;
  wire \dec_phi_fu_94[4]_i_3_n_0 ;
  wire \dec_phi_fu_94[4]_i_4_n_0 ;
  wire \dec_phi_fu_94[4]_i_5_n_0 ;
  wire \dec_phi_fu_94[8]_i_2_n_0 ;
  wire \dec_phi_fu_94[8]_i_3_n_0 ;
  wire \dec_phi_fu_94[8]_i_4_n_0 ;
  wire \dec_phi_fu_94[8]_i_5_n_0 ;
  wire \dec_phi_fu_94_reg[12]_i_1_n_0 ;
  wire \dec_phi_fu_94_reg[12]_i_1_n_1 ;
  wire \dec_phi_fu_94_reg[12]_i_1_n_2 ;
  wire \dec_phi_fu_94_reg[12]_i_1_n_3 ;
  wire \dec_phi_fu_94_reg[16]_i_1_n_0 ;
  wire \dec_phi_fu_94_reg[16]_i_1_n_1 ;
  wire \dec_phi_fu_94_reg[16]_i_1_n_2 ;
  wire \dec_phi_fu_94_reg[16]_i_1_n_3 ;
  wire \dec_phi_fu_94_reg[20]_i_1_n_0 ;
  wire \dec_phi_fu_94_reg[20]_i_1_n_1 ;
  wire \dec_phi_fu_94_reg[20]_i_1_n_2 ;
  wire \dec_phi_fu_94_reg[20]_i_1_n_3 ;
  wire \dec_phi_fu_94_reg[24]_i_1_n_0 ;
  wire \dec_phi_fu_94_reg[24]_i_1_n_1 ;
  wire \dec_phi_fu_94_reg[24]_i_1_n_2 ;
  wire \dec_phi_fu_94_reg[24]_i_1_n_3 ;
  wire \dec_phi_fu_94_reg[28]_i_1_n_0 ;
  wire \dec_phi_fu_94_reg[28]_i_1_n_1 ;
  wire \dec_phi_fu_94_reg[28]_i_1_n_2 ;
  wire \dec_phi_fu_94_reg[28]_i_1_n_3 ;
  wire [31:0]\dec_phi_fu_94_reg[31]_0 ;
  wire \dec_phi_fu_94_reg[31]_i_1_n_2 ;
  wire \dec_phi_fu_94_reg[31]_i_1_n_3 ;
  wire \dec_phi_fu_94_reg[4]_i_1_n_0 ;
  wire \dec_phi_fu_94_reg[4]_i_1_n_1 ;
  wire \dec_phi_fu_94_reg[4]_i_1_n_2 ;
  wire \dec_phi_fu_94_reg[4]_i_1_n_3 ;
  wire \dec_phi_fu_94_reg[8]_i_1_n_0 ;
  wire \dec_phi_fu_94_reg[8]_i_1_n_1 ;
  wire \dec_phi_fu_94_reg[8]_i_1_n_2 ;
  wire \dec_phi_fu_94_reg[8]_i_1_n_3 ;
  wire [34:0]din;
  wire [32:0]dout;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_58_reg_1641;
  wire first00_out;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire full_n_reg;
  wire gmem1_RVALID;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_ready;
  wire grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg;
  wire [31:0]grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg;
  wire [0:0]grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0;
  wire i_fu_98;
  wire \i_fu_98_reg_n_0_[0] ;
  wire \i_fu_98_reg_n_0_[10] ;
  wire \i_fu_98_reg_n_0_[11] ;
  wire \i_fu_98_reg_n_0_[12] ;
  wire \i_fu_98_reg_n_0_[13] ;
  wire \i_fu_98_reg_n_0_[14] ;
  wire \i_fu_98_reg_n_0_[15] ;
  wire \i_fu_98_reg_n_0_[16] ;
  wire \i_fu_98_reg_n_0_[17] ;
  wire \i_fu_98_reg_n_0_[18] ;
  wire \i_fu_98_reg_n_0_[19] ;
  wire \i_fu_98_reg_n_0_[1] ;
  wire \i_fu_98_reg_n_0_[20] ;
  wire \i_fu_98_reg_n_0_[21] ;
  wire \i_fu_98_reg_n_0_[22] ;
  wire \i_fu_98_reg_n_0_[23] ;
  wire \i_fu_98_reg_n_0_[24] ;
  wire \i_fu_98_reg_n_0_[25] ;
  wire \i_fu_98_reg_n_0_[26] ;
  wire \i_fu_98_reg_n_0_[27] ;
  wire \i_fu_98_reg_n_0_[28] ;
  wire \i_fu_98_reg_n_0_[29] ;
  wire \i_fu_98_reg_n_0_[2] ;
  wire \i_fu_98_reg_n_0_[30] ;
  wire \i_fu_98_reg_n_0_[3] ;
  wire \i_fu_98_reg_n_0_[4] ;
  wire \i_fu_98_reg_n_0_[5] ;
  wire \i_fu_98_reg_n_0_[6] ;
  wire \i_fu_98_reg_n_0_[7] ;
  wire \i_fu_98_reg_n_0_[8] ;
  wire \i_fu_98_reg_n_0_[9] ;
  wire icmp_ln1065_fu_211_p2_carry__0_i_1_n_0;
  wire icmp_ln1065_fu_211_p2_carry__0_i_2_n_0;
  wire icmp_ln1065_fu_211_p2_carry__0_i_3_n_0;
  wire icmp_ln1065_fu_211_p2_carry__0_i_4_n_0;
  wire icmp_ln1065_fu_211_p2_carry__0_n_0;
  wire icmp_ln1065_fu_211_p2_carry__0_n_1;
  wire icmp_ln1065_fu_211_p2_carry__0_n_2;
  wire icmp_ln1065_fu_211_p2_carry__0_n_3;
  wire [32:0]icmp_ln1065_fu_211_p2_carry__1_0;
  wire icmp_ln1065_fu_211_p2_carry__1_i_1_n_0;
  wire icmp_ln1065_fu_211_p2_carry__1_i_2_n_0;
  wire icmp_ln1065_fu_211_p2_carry__1_i_3_n_0;
  wire icmp_ln1065_fu_211_p2_carry__1_n_2;
  wire icmp_ln1065_fu_211_p2_carry__1_n_3;
  wire icmp_ln1065_fu_211_p2_carry_i_1_n_0;
  wire icmp_ln1065_fu_211_p2_carry_i_2_n_0;
  wire icmp_ln1065_fu_211_p2_carry_i_3_n_0;
  wire icmp_ln1065_fu_211_p2_carry_i_4_n_0;
  wire icmp_ln1065_fu_211_p2_carry_n_0;
  wire icmp_ln1065_fu_211_p2_carry_n_1;
  wire icmp_ln1065_fu_211_p2_carry_n_2;
  wire icmp_ln1065_fu_211_p2_carry_n_3;
  wire icmp_ln1065_reg_344;
  wire icmp_ln110_fu_163_p2;
  wire [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry_0 ;
  wire [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry_1 ;
  wire [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_0 ;
  wire [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_1 ;
  wire [3:0]\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_2 ;
  wire \icmp_ln110_fu_163_p2_inferred__0/i__carry__0_n_0 ;
  wire \icmp_ln110_fu_163_p2_inferred__0/i__carry__0_n_1 ;
  wire \icmp_ln110_fu_163_p2_inferred__0/i__carry__0_n_2 ;
  wire \icmp_ln110_fu_163_p2_inferred__0/i__carry__0_n_3 ;
  wire \icmp_ln110_fu_163_p2_inferred__0/i__carry__1_n_2 ;
  wire \icmp_ln110_fu_163_p2_inferred__0/i__carry__1_n_3 ;
  wire \icmp_ln110_fu_163_p2_inferred__0/i__carry_n_0 ;
  wire \icmp_ln110_fu_163_p2_inferred__0/i__carry_n_1 ;
  wire \icmp_ln110_fu_163_p2_inferred__0/i__carry_n_2 ;
  wire \icmp_ln110_fu_163_p2_inferred__0/i__carry_n_3 ;
  wire [3:0]\icmp_ln110_reg_329_reg[0]_0 ;
  wire [2:0]\icmp_ln110_reg_329_reg[0]_1 ;
  wire \icmp_ln110_reg_329_reg_n_0_[0] ;
  wire icmp_ln110_reg_382;
  wire icmp_ln114_1_fu_185_p2;
  wire icmp_ln114_1_fu_185_p2_carry__0_n_0;
  wire icmp_ln114_1_fu_185_p2_carry__0_n_1;
  wire icmp_ln114_1_fu_185_p2_carry__0_n_2;
  wire icmp_ln114_1_fu_185_p2_carry__0_n_3;
  wire [30:0]icmp_ln114_1_fu_185_p2_carry__1_0;
  wire icmp_ln114_1_fu_185_p2_carry__1_n_2;
  wire icmp_ln114_1_fu_185_p2_carry__1_n_3;
  wire icmp_ln114_1_fu_185_p2_carry_n_0;
  wire icmp_ln114_1_fu_185_p2_carry_n_1;
  wire icmp_ln114_1_fu_185_p2_carry_n_2;
  wire icmp_ln114_1_fu_185_p2_carry_n_3;
  wire icmp_ln114_fu_179_p2;
  wire icmp_ln114_fu_179_p2_carry__0_i_1_n_0;
  wire icmp_ln114_fu_179_p2_carry__0_i_2_n_0;
  wire icmp_ln114_fu_179_p2_carry__0_i_3_n_0;
  wire icmp_ln114_fu_179_p2_carry__0_i_4_n_0;
  wire icmp_ln114_fu_179_p2_carry__0_n_0;
  wire icmp_ln114_fu_179_p2_carry__0_n_1;
  wire icmp_ln114_fu_179_p2_carry__0_n_2;
  wire icmp_ln114_fu_179_p2_carry__0_n_3;
  wire icmp_ln114_fu_179_p2_carry__1_i_1_n_0;
  wire icmp_ln114_fu_179_p2_carry__1_i_2_n_0;
  wire icmp_ln114_fu_179_p2_carry__1_i_3_n_0;
  wire icmp_ln114_fu_179_p2_carry__1_i_4_n_0;
  wire icmp_ln114_fu_179_p2_carry__1_n_0;
  wire icmp_ln114_fu_179_p2_carry__1_n_1;
  wire icmp_ln114_fu_179_p2_carry__1_n_2;
  wire icmp_ln114_fu_179_p2_carry__1_n_3;
  wire icmp_ln114_fu_179_p2_carry__2_i_1_n_0;
  wire icmp_ln114_fu_179_p2_carry__2_i_2_n_0;
  wire icmp_ln114_fu_179_p2_carry__2_i_3_n_0;
  wire icmp_ln114_fu_179_p2_carry__2_i_4_n_0;
  wire icmp_ln114_fu_179_p2_carry__2_n_1;
  wire icmp_ln114_fu_179_p2_carry__2_n_2;
  wire icmp_ln114_fu_179_p2_carry__2_n_3;
  wire icmp_ln114_fu_179_p2_carry_i_1_n_0;
  wire icmp_ln114_fu_179_p2_carry_i_2_n_0;
  wire icmp_ln114_fu_179_p2_carry_i_3_n_0;
  wire icmp_ln114_fu_179_p2_carry_i_4_n_0;
  wire icmp_ln114_fu_179_p2_carry_i_5_n_0;
  wire icmp_ln114_fu_179_p2_carry_i_6_n_0;
  wire icmp_ln114_fu_179_p2_carry_n_0;
  wire icmp_ln114_fu_179_p2_carry_n_1;
  wire icmp_ln114_fu_179_p2_carry_n_2;
  wire icmp_ln114_fu_179_p2_carry_n_3;
  wire icmp_ln119_fu_197_p2;
  wire icmp_ln119_fu_197_p2_carry__0_i_1_n_0;
  wire icmp_ln119_fu_197_p2_carry__0_i_2_n_0;
  wire icmp_ln119_fu_197_p2_carry__0_i_3_n_0;
  wire icmp_ln119_fu_197_p2_carry__0_i_4_n_0;
  wire icmp_ln119_fu_197_p2_carry__0_n_0;
  wire icmp_ln119_fu_197_p2_carry__0_n_1;
  wire icmp_ln119_fu_197_p2_carry__0_n_2;
  wire icmp_ln119_fu_197_p2_carry__0_n_3;
  wire icmp_ln119_fu_197_p2_carry__1_i_1_n_0;
  wire icmp_ln119_fu_197_p2_carry__1_i_2_n_0;
  wire icmp_ln119_fu_197_p2_carry__1_i_3_n_0;
  wire icmp_ln119_fu_197_p2_carry__1_n_2;
  wire icmp_ln119_fu_197_p2_carry__1_n_3;
  wire icmp_ln119_fu_197_p2_carry_i_1_n_0;
  wire icmp_ln119_fu_197_p2_carry_i_2_n_0;
  wire icmp_ln119_fu_197_p2_carry_i_3_n_0;
  wire icmp_ln119_fu_197_p2_carry_i_4_n_0;
  wire icmp_ln119_fu_197_p2_carry_n_0;
  wire icmp_ln119_fu_197_p2_carry_n_1;
  wire icmp_ln119_fu_197_p2_carry_n_2;
  wire icmp_ln119_fu_197_p2_carry_n_3;
  wire icmp_ln119_reg_338;
  wire icmp_ln137_fu_311_p2;
  wire int_ap_start_i_11_n_0;
  wire int_ap_start_i_12_n_0;
  wire int_ap_start_i_13_n_0;
  wire int_ap_start_i_14_n_0;
  wire int_ap_start_i_15_n_0;
  wire int_ap_start_i_16_n_0;
  wire int_ap_start_i_17_n_0;
  wire int_ap_start_i_18_n_0;
  wire int_ap_start_i_19_n_0;
  wire int_ap_start_i_20_n_0;
  wire int_ap_start_i_21_n_0;
  wire int_ap_start_i_7_n_0;
  wire int_ap_start_i_8_n_0;
  wire int_ap_start_i_9_n_0;
  wire int_ap_start_reg;
  wire m2s_enb_clrsts;
  wire [31:0]\m2s_len_reg[31] ;
  wire [31:0]\m2s_len_reg[31]_0 ;
  wire \mOutPtr_reg[10] ;
  wire out_val_data_filed_V_reg_3490;
  wire out_val_last_V_reg_333;
  wire outbuf_full_n;
  wire outcount_full_n;
  wire p_0_in;
  wire p_7_in;
  wire paralleltostreamwithburst_U0_ap_ready;
  wire paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write;
  wire paralleltostreamwithburst_U0_m_axi_gmem1_RREADY;
  wire ready_for_outstanding;
  wire [31:0]sel0;
  wire we;
  wire [3:3]\NLW_Img_width_count_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_add_ln110_fu_169_p2_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln110_fu_169_p2_carry__6_O_UNCONNECTED;
  wire [3:2]\NLW_dec_phi_fu_94_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dec_phi_fu_94_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln1065_fu_211_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1065_fu_211_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln1065_fu_211_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1065_fu_211_p2_carry__1_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln110_fu_163_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln110_fu_163_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln110_fu_163_p2_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln110_fu_163_p2_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln114_1_fu_185_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln114_1_fu_185_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln114_1_fu_185_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln114_1_fu_185_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln114_fu_179_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln114_fu_179_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln114_fu_179_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln114_fu_179_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln119_fu_197_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln119_fu_197_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln119_fu_197_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln119_fu_197_p2_carry__1_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \Img_width_count[0]_i_3 
       (.I0(Img_width_count_reg[0]),
        .O(\Img_width_count[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[0]_i_2_n_7 ),
        .Q(Img_width_count_reg[0]),
        .R(Img_width_count));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \Img_width_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\Img_width_count_reg[0]_i_2_n_0 ,\Img_width_count_reg[0]_i_2_n_1 ,\Img_width_count_reg[0]_i_2_n_2 ,\Img_width_count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\Img_width_count_reg[0]_i_2_n_4 ,\Img_width_count_reg[0]_i_2_n_5 ,\Img_width_count_reg[0]_i_2_n_6 ,\Img_width_count_reg[0]_i_2_n_7 }),
        .S({Img_width_count_reg[3:1],\Img_width_count[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[8]_i_1_n_5 ),
        .Q(Img_width_count_reg[10]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[8]_i_1_n_4 ),
        .Q(Img_width_count_reg[11]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[12]_i_1_n_7 ),
        .Q(Img_width_count_reg[12]),
        .R(Img_width_count));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \Img_width_count_reg[12]_i_1 
       (.CI(\Img_width_count_reg[8]_i_1_n_0 ),
        .CO({\Img_width_count_reg[12]_i_1_n_0 ,\Img_width_count_reg[12]_i_1_n_1 ,\Img_width_count_reg[12]_i_1_n_2 ,\Img_width_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Img_width_count_reg[12]_i_1_n_4 ,\Img_width_count_reg[12]_i_1_n_5 ,\Img_width_count_reg[12]_i_1_n_6 ,\Img_width_count_reg[12]_i_1_n_7 }),
        .S(Img_width_count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[12]_i_1_n_6 ),
        .Q(Img_width_count_reg[13]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[12]_i_1_n_5 ),
        .Q(Img_width_count_reg[14]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[12]_i_1_n_4 ),
        .Q(Img_width_count_reg[15]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[16]_i_1_n_7 ),
        .Q(Img_width_count_reg[16]),
        .R(Img_width_count));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \Img_width_count_reg[16]_i_1 
       (.CI(\Img_width_count_reg[12]_i_1_n_0 ),
        .CO({\Img_width_count_reg[16]_i_1_n_0 ,\Img_width_count_reg[16]_i_1_n_1 ,\Img_width_count_reg[16]_i_1_n_2 ,\Img_width_count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Img_width_count_reg[16]_i_1_n_4 ,\Img_width_count_reg[16]_i_1_n_5 ,\Img_width_count_reg[16]_i_1_n_6 ,\Img_width_count_reg[16]_i_1_n_7 }),
        .S(Img_width_count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[16]_i_1_n_6 ),
        .Q(Img_width_count_reg[17]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[16]_i_1_n_5 ),
        .Q(Img_width_count_reg[18]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[16]_i_1_n_4 ),
        .Q(Img_width_count_reg[19]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[0]_i_2_n_6 ),
        .Q(Img_width_count_reg[1]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[20]_i_1_n_7 ),
        .Q(Img_width_count_reg[20]),
        .R(Img_width_count));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \Img_width_count_reg[20]_i_1 
       (.CI(\Img_width_count_reg[16]_i_1_n_0 ),
        .CO({\Img_width_count_reg[20]_i_1_n_0 ,\Img_width_count_reg[20]_i_1_n_1 ,\Img_width_count_reg[20]_i_1_n_2 ,\Img_width_count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Img_width_count_reg[20]_i_1_n_4 ,\Img_width_count_reg[20]_i_1_n_5 ,\Img_width_count_reg[20]_i_1_n_6 ,\Img_width_count_reg[20]_i_1_n_7 }),
        .S(Img_width_count_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[20]_i_1_n_6 ),
        .Q(Img_width_count_reg[21]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[20]_i_1_n_5 ),
        .Q(Img_width_count_reg[22]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[20]_i_1_n_4 ),
        .Q(Img_width_count_reg[23]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[24]_i_1_n_7 ),
        .Q(Img_width_count_reg[24]),
        .R(Img_width_count));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \Img_width_count_reg[24]_i_1 
       (.CI(\Img_width_count_reg[20]_i_1_n_0 ),
        .CO({\Img_width_count_reg[24]_i_1_n_0 ,\Img_width_count_reg[24]_i_1_n_1 ,\Img_width_count_reg[24]_i_1_n_2 ,\Img_width_count_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Img_width_count_reg[24]_i_1_n_4 ,\Img_width_count_reg[24]_i_1_n_5 ,\Img_width_count_reg[24]_i_1_n_6 ,\Img_width_count_reg[24]_i_1_n_7 }),
        .S(Img_width_count_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[24]_i_1_n_6 ),
        .Q(Img_width_count_reg[25]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[24]_i_1_n_5 ),
        .Q(Img_width_count_reg[26]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[24]_i_1_n_4 ),
        .Q(Img_width_count_reg[27]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[28]_i_1_n_7 ),
        .Q(Img_width_count_reg[28]),
        .R(Img_width_count));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \Img_width_count_reg[28]_i_1 
       (.CI(\Img_width_count_reg[24]_i_1_n_0 ),
        .CO({\NLW_Img_width_count_reg[28]_i_1_CO_UNCONNECTED [3],\Img_width_count_reg[28]_i_1_n_1 ,\Img_width_count_reg[28]_i_1_n_2 ,\Img_width_count_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Img_width_count_reg[28]_i_1_n_4 ,\Img_width_count_reg[28]_i_1_n_5 ,\Img_width_count_reg[28]_i_1_n_6 ,\Img_width_count_reg[28]_i_1_n_7 }),
        .S(Img_width_count_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[28]_i_1_n_6 ),
        .Q(Img_width_count_reg[29]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[0]_i_2_n_5 ),
        .Q(Img_width_count_reg[2]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[28]_i_1_n_5 ),
        .Q(Img_width_count_reg[30]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[31] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[28]_i_1_n_4 ),
        .Q(Img_width_count_reg[31]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[0]_i_2_n_4 ),
        .Q(Img_width_count_reg[3]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[4]_i_1_n_7 ),
        .Q(Img_width_count_reg[4]),
        .R(Img_width_count));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \Img_width_count_reg[4]_i_1 
       (.CI(\Img_width_count_reg[0]_i_2_n_0 ),
        .CO({\Img_width_count_reg[4]_i_1_n_0 ,\Img_width_count_reg[4]_i_1_n_1 ,\Img_width_count_reg[4]_i_1_n_2 ,\Img_width_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Img_width_count_reg[4]_i_1_n_4 ,\Img_width_count_reg[4]_i_1_n_5 ,\Img_width_count_reg[4]_i_1_n_6 ,\Img_width_count_reg[4]_i_1_n_7 }),
        .S(Img_width_count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[4]_i_1_n_6 ),
        .Q(Img_width_count_reg[5]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[4]_i_1_n_5 ),
        .Q(Img_width_count_reg[6]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[4]_i_1_n_4 ),
        .Q(Img_width_count_reg[7]),
        .R(Img_width_count));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[8]_i_1_n_7 ),
        .Q(Img_width_count_reg[8]),
        .R(Img_width_count));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \Img_width_count_reg[8]_i_1 
       (.CI(\Img_width_count_reg[4]_i_1_n_0 ),
        .CO({\Img_width_count_reg[8]_i_1_n_0 ,\Img_width_count_reg[8]_i_1_n_1 ,\Img_width_count_reg[8]_i_1_n_2 ,\Img_width_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Img_width_count_reg[8]_i_1_n_4 ,\Img_width_count_reg[8]_i_1_n_5 ,\Img_width_count_reg[8]_i_1_n_6 ,\Img_width_count_reg[8]_i_1_n_7 }),
        .S(Img_width_count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \Img_width_count_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(\Img_width_count_reg[8]_i_1_n_6 ),
        .Q(Img_width_count_reg[9]),
        .R(Img_width_count));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln110_fu_169_p2_carry
       (.CI(1'b0),
        .CO({add_ln110_fu_169_p2_carry_n_0,add_ln110_fu_169_p2_carry_n_1,add_ln110_fu_169_p2_carry_n_2,add_ln110_fu_169_p2_carry_n_3}),
        .CYINIT(ap_sig_allocacmp_i_2[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln110_fu_169_p2[4:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln110_fu_169_p2_carry__0
       (.CI(add_ln110_fu_169_p2_carry_n_0),
        .CO({add_ln110_fu_169_p2_carry__0_n_0,add_ln110_fu_169_p2_carry__0_n_1,add_ln110_fu_169_p2_carry__0_n_2,add_ln110_fu_169_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln110_fu_169_p2[8:5]),
        .S({flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln110_fu_169_p2_carry__1
       (.CI(add_ln110_fu_169_p2_carry__0_n_0),
        .CO({add_ln110_fu_169_p2_carry__1_n_0,add_ln110_fu_169_p2_carry__1_n_1,add_ln110_fu_169_p2_carry__1_n_2,add_ln110_fu_169_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln110_fu_169_p2[12:9]),
        .S({flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln110_fu_169_p2_carry__2
       (.CI(add_ln110_fu_169_p2_carry__1_n_0),
        .CO({add_ln110_fu_169_p2_carry__2_n_0,add_ln110_fu_169_p2_carry__2_n_1,add_ln110_fu_169_p2_carry__2_n_2,add_ln110_fu_169_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln110_fu_169_p2[16:13]),
        .S({flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln110_fu_169_p2_carry__3
       (.CI(add_ln110_fu_169_p2_carry__2_n_0),
        .CO({add_ln110_fu_169_p2_carry__3_n_0,add_ln110_fu_169_p2_carry__3_n_1,add_ln110_fu_169_p2_carry__3_n_2,add_ln110_fu_169_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln110_fu_169_p2[20:17]),
        .S({flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln110_fu_169_p2_carry__4
       (.CI(add_ln110_fu_169_p2_carry__3_n_0),
        .CO({add_ln110_fu_169_p2_carry__4_n_0,add_ln110_fu_169_p2_carry__4_n_1,add_ln110_fu_169_p2_carry__4_n_2,add_ln110_fu_169_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln110_fu_169_p2[24:21]),
        .S({flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln110_fu_169_p2_carry__5
       (.CI(add_ln110_fu_169_p2_carry__4_n_0),
        .CO({add_ln110_fu_169_p2_carry__5_n_0,add_ln110_fu_169_p2_carry__5_n_1,add_ln110_fu_169_p2_carry__5_n_2,add_ln110_fu_169_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln110_fu_169_p2[28:25]),
        .S({flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln110_fu_169_p2_carry__6
       (.CI(add_ln110_fu_169_p2_carry__5_n_0),
        .CO({NLW_add_ln110_fu_169_p2_carry__6_CO_UNCONNECTED[3:1],add_ln110_fu_169_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln110_fu_169_p2_carry__6_O_UNCONNECTED[3:2],add_ln110_fu_169_p2[30:29]}),
        .S({1'b0,1'b0,ap_sig_allocacmp_i_2[30],flow_control_loop_pipe_sequential_init_U_n_43}));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I1(\ap_CS_fsm_reg[21] [0]),
        .I2(paralleltostreamwithburst_U0_ap_ready),
        .I3(\ap_CS_fsm_reg[21] [4]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF800000000000)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(int_ap_start_i_9_n_0),
        .I1(int_ap_start_i_8_n_0),
        .I2(\ap_CS_fsm[1]_i_7_n_0 ),
        .I3(\ap_CS_fsm[1]_i_8_n_0 ),
        .I4(m2s_enb_clrsts),
        .I5(p_7_in),
        .O(paralleltostreamwithburst_U0_ap_ready));
  LUT5 #(
    .INIT(32'h00053305)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\count_fu_102_reg[31]_0 [19]),
        .I1(dec_phi_fu_94[19]),
        .I2(\count_fu_102_reg[31]_0 [20]),
        .I3(ap_phi_mux_empty_58_phi_fu_167_p41),
        .I4(dec_phi_fu_94[20]),
        .O(\ap_CS_fsm[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(\count_fu_102_reg[31]_0 [4]),
        .I1(dec_phi_fu_94[4]),
        .I2(\count_fu_102_reg[31]_0 [5]),
        .I3(ap_phi_mux_empty_58_phi_fu_167_p41),
        .I4(dec_phi_fu_94[5]),
        .O(\ap_CS_fsm[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF100010001000)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(icmp_ln137_fu_311_p2),
        .I1(m2s_enb_clrsts),
        .I2(outcount_full_n),
        .I3(\ap_CS_fsm_reg[21] [4]),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(\ap_CS_fsm_reg[21] [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm[1]_i_3__0_n_0 ),
        .I1(\ap_CS_fsm[1]_i_4_n_0 ),
        .I2(\ap_CS_fsm[1]_i_5_n_0 ),
        .I3(\ap_CS_fsm[1]_i_6_n_0 ),
        .I4(\ap_CS_fsm[1]_i_7_n_0 ),
        .I5(\ap_CS_fsm[1]_i_8_n_0 ),
        .O(icmp_ln137_fu_311_p2));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(int_ap_start_i_21_n_0),
        .I1(dec_phi_fu_94[31]),
        .I2(ap_phi_mux_empty_58_phi_fu_167_p41),
        .I3(\count_fu_102_reg[31]_0 [31]),
        .I4(dec_phi_fu_94[30]),
        .I5(\count_fu_102_reg[31]_0 [30]),
        .O(\ap_CS_fsm[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(int_ap_start_i_20_n_0),
        .I1(int_ap_start_i_19_n_0),
        .I2(\ap_CS_fsm[1]_i_10_n_0 ),
        .I3(sel0[23]),
        .I4(sel0[22]),
        .I5(sel0[21]),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2223332300000000)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(sel0[19]),
        .I1(sel0[20]),
        .I2(\count_fu_102_reg[31]_0 [18]),
        .I3(ap_phi_mux_empty_58_phi_fu_167_p41),
        .I4(dec_phi_fu_94[18]),
        .I5(int_ap_start_i_15_n_0),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2223332300000000)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(sel0[13]),
        .I1(sel0[14]),
        .I2(\count_fu_102_reg[31]_0 [12]),
        .I3(ap_phi_mux_empty_58_phi_fu_167_p41),
        .I4(dec_phi_fu_94[12]),
        .I5(int_ap_start_i_16_n_0),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm[1]_i_11_n_0 ),
        .I1(int_ap_start_i_13_n_0),
        .I2(int_ap_start_i_12_n_0),
        .I3(sel0[6]),
        .I4(sel0[8]),
        .I5(sel0[7]),
        .O(\ap_CS_fsm[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(sel0[10]),
        .I1(sel0[11]),
        .I2(sel0[13]),
        .I3(sel0[14]),
        .I4(sel0[17]),
        .I5(sel0[16]),
        .O(\ap_CS_fsm[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEA2A2AEFFA2A2)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(outbuf_full_n),
        .I3(\icmp_ln110_reg_329_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(gmem1_RVALID),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SR));
  LUT6 #(
    .INIT(64'h08AA080808880808)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(outbuf_full_n),
        .I3(\icmp_ln110_reg_329_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(gmem1_RVALID),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[0]_i_1 
       (.I0(Q[0]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [0]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[0]),
        .O(\m2s_len_reg[31] [0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[0]_i_2 
       (.I0(dec_phi_fu_94[0]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [0]),
        .O(sel0[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[10]_i_1 
       (.I0(Q[10]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [10]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[10]),
        .O(\m2s_len_reg[31] [10]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[10]_i_2 
       (.I0(dec_phi_fu_94[10]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [10]),
        .O(sel0[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[11]_i_1 
       (.I0(Q[11]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [11]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[11]),
        .O(\m2s_len_reg[31] [11]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[11]_i_2 
       (.I0(dec_phi_fu_94[11]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [11]),
        .O(sel0[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[12]_i_1 
       (.I0(Q[12]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [12]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[12]),
        .O(\m2s_len_reg[31] [12]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[12]_i_2 
       (.I0(dec_phi_fu_94[12]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [12]),
        .O(sel0[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[13]_i_1 
       (.I0(Q[13]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [13]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[13]),
        .O(\m2s_len_reg[31] [13]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[13]_i_2 
       (.I0(dec_phi_fu_94[13]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [13]),
        .O(sel0[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[14]_i_1 
       (.I0(Q[14]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [14]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[14]),
        .O(\m2s_len_reg[31] [14]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[14]_i_2 
       (.I0(dec_phi_fu_94[14]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [14]),
        .O(sel0[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[15]_i_1 
       (.I0(Q[15]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [15]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[15]),
        .O(\m2s_len_reg[31] [15]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[15]_i_2 
       (.I0(dec_phi_fu_94[15]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [15]),
        .O(sel0[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[16]_i_1 
       (.I0(Q[16]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [16]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[16]),
        .O(\m2s_len_reg[31] [16]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[16]_i_2 
       (.I0(dec_phi_fu_94[16]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [16]),
        .O(sel0[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[17]_i_1 
       (.I0(Q[17]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [17]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[17]),
        .O(\m2s_len_reg[31] [17]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[17]_i_2 
       (.I0(dec_phi_fu_94[17]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [17]),
        .O(sel0[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[18]_i_1 
       (.I0(Q[18]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [18]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[18]),
        .O(\m2s_len_reg[31] [18]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[18]_i_2 
       (.I0(dec_phi_fu_94[18]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [18]),
        .O(sel0[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[19]_i_1 
       (.I0(Q[19]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [19]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[19]),
        .O(\m2s_len_reg[31] [19]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[19]_i_2 
       (.I0(dec_phi_fu_94[19]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [19]),
        .O(sel0[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[1]_i_1 
       (.I0(Q[1]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [1]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[1]),
        .O(\m2s_len_reg[31] [1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[1]_i_2 
       (.I0(dec_phi_fu_94[1]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [1]),
        .O(sel0[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[20]_i_1 
       (.I0(Q[20]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [20]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[20]),
        .O(\m2s_len_reg[31] [20]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[20]_i_2 
       (.I0(dec_phi_fu_94[20]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [20]),
        .O(sel0[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[21]_i_1 
       (.I0(Q[21]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [21]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[21]),
        .O(\m2s_len_reg[31] [21]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[21]_i_2 
       (.I0(dec_phi_fu_94[21]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [21]),
        .O(sel0[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[22]_i_1 
       (.I0(Q[22]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [22]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[22]),
        .O(\m2s_len_reg[31] [22]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[22]_i_2 
       (.I0(dec_phi_fu_94[22]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [22]),
        .O(sel0[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[23]_i_1 
       (.I0(Q[23]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [23]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[23]),
        .O(\m2s_len_reg[31] [23]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[23]_i_2 
       (.I0(dec_phi_fu_94[23]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [23]),
        .O(sel0[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[24]_i_1 
       (.I0(Q[24]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [24]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[24]),
        .O(\m2s_len_reg[31] [24]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[24]_i_2 
       (.I0(dec_phi_fu_94[24]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [24]),
        .O(sel0[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[25]_i_1 
       (.I0(Q[25]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [25]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[25]),
        .O(\m2s_len_reg[31] [25]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[25]_i_2 
       (.I0(dec_phi_fu_94[25]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [25]),
        .O(sel0[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[26]_i_1 
       (.I0(Q[26]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [26]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[26]),
        .O(\m2s_len_reg[31] [26]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[26]_i_2 
       (.I0(dec_phi_fu_94[26]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [26]),
        .O(sel0[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[27]_i_1 
       (.I0(Q[27]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [27]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[27]),
        .O(\m2s_len_reg[31] [27]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[27]_i_2 
       (.I0(dec_phi_fu_94[27]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [27]),
        .O(sel0[27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[28]_i_1 
       (.I0(Q[28]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [28]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[28]),
        .O(\m2s_len_reg[31] [28]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[28]_i_2 
       (.I0(dec_phi_fu_94[28]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [28]),
        .O(sel0[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[29]_i_1 
       (.I0(Q[29]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [29]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[29]),
        .O(\m2s_len_reg[31] [29]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[29]_i_2 
       (.I0(dec_phi_fu_94[29]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [29]),
        .O(sel0[29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[2]_i_1 
       (.I0(Q[2]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [2]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[2]),
        .O(\m2s_len_reg[31] [2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[2]_i_2 
       (.I0(dec_phi_fu_94[2]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [2]),
        .O(sel0[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[30]_i_1 
       (.I0(Q[30]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [30]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[30]),
        .O(\m2s_len_reg[31] [30]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[30]_i_2 
       (.I0(dec_phi_fu_94[30]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [30]),
        .O(sel0[30]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[31]_i_2 
       (.I0(Q[31]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [31]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[31]),
        .O(\m2s_len_reg[31] [31]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[31]_i_3 
       (.I0(dec_phi_fu_94[31]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [31]),
        .O(sel0[31]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[3]_i_1 
       (.I0(Q[3]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [3]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[3]),
        .O(\m2s_len_reg[31] [3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[3]_i_2 
       (.I0(dec_phi_fu_94[3]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [3]),
        .O(sel0[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[4]_i_1 
       (.I0(Q[4]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [4]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[4]),
        .O(\m2s_len_reg[31] [4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[4]_i_2 
       (.I0(dec_phi_fu_94[4]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [4]),
        .O(sel0[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[5]_i_1 
       (.I0(Q[5]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [5]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[5]),
        .O(\m2s_len_reg[31] [5]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[5]_i_2 
       (.I0(dec_phi_fu_94[5]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [5]),
        .O(sel0[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[6]_i_1 
       (.I0(Q[6]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [6]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[6]),
        .O(\m2s_len_reg[31] [6]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[6]_i_2 
       (.I0(dec_phi_fu_94[6]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [6]),
        .O(sel0[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[7]_i_1 
       (.I0(Q[7]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [7]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[7]),
        .O(\m2s_len_reg[31] [7]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[7]_i_2 
       (.I0(dec_phi_fu_94[7]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [7]),
        .O(sel0[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[8]_i_1 
       (.I0(Q[8]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [8]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[8]),
        .O(\m2s_len_reg[31] [8]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[8]_i_2 
       (.I0(dec_phi_fu_94[8]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [8]),
        .O(sel0[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_fu_102[9]_i_1 
       (.I0(Q[9]),
        .I1(\count_fu_102_reg[31] ),
        .I2(\m2s_len_reg[31]_0 [9]),
        .I3(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .I4(sel0[9]),
        .O(\m2s_len_reg[31] [9]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \count_fu_102[9]_i_2 
       (.I0(dec_phi_fu_94[9]),
        .I1(m2s_enb_clrsts),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(icmp_ln110_reg_382),
        .I4(\count_fu_102_reg[31]_0 [9]),
        .O(sel0[9]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[0]_i_1 
       (.I0(Q[0]),
        .O(add_ln132_fu_237_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[12]_i_2 
       (.I0(Q[12]),
        .O(\dec_phi_fu_94[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[12]_i_3 
       (.I0(Q[11]),
        .O(\dec_phi_fu_94[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[12]_i_4 
       (.I0(Q[10]),
        .O(\dec_phi_fu_94[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[12]_i_5 
       (.I0(Q[9]),
        .O(\dec_phi_fu_94[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[16]_i_2 
       (.I0(Q[16]),
        .O(\dec_phi_fu_94[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[16]_i_3 
       (.I0(Q[15]),
        .O(\dec_phi_fu_94[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[16]_i_4 
       (.I0(Q[14]),
        .O(\dec_phi_fu_94[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[16]_i_5 
       (.I0(Q[13]),
        .O(\dec_phi_fu_94[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[20]_i_2 
       (.I0(Q[20]),
        .O(\dec_phi_fu_94[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[20]_i_3 
       (.I0(Q[19]),
        .O(\dec_phi_fu_94[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[20]_i_4 
       (.I0(Q[18]),
        .O(\dec_phi_fu_94[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[20]_i_5 
       (.I0(Q[17]),
        .O(\dec_phi_fu_94[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[24]_i_2 
       (.I0(Q[24]),
        .O(\dec_phi_fu_94[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[24]_i_3 
       (.I0(Q[23]),
        .O(\dec_phi_fu_94[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[24]_i_4 
       (.I0(Q[22]),
        .O(\dec_phi_fu_94[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[24]_i_5 
       (.I0(Q[21]),
        .O(\dec_phi_fu_94[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[28]_i_2 
       (.I0(Q[28]),
        .O(\dec_phi_fu_94[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[28]_i_3 
       (.I0(Q[27]),
        .O(\dec_phi_fu_94[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[28]_i_4 
       (.I0(Q[26]),
        .O(\dec_phi_fu_94[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[28]_i_5 
       (.I0(Q[25]),
        .O(\dec_phi_fu_94[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[31]_i_2 
       (.I0(Q[31]),
        .O(\dec_phi_fu_94[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[31]_i_3 
       (.I0(Q[30]),
        .O(\dec_phi_fu_94[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[31]_i_4 
       (.I0(Q[29]),
        .O(\dec_phi_fu_94[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[4]_i_2 
       (.I0(Q[4]),
        .O(\dec_phi_fu_94[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[4]_i_3 
       (.I0(Q[3]),
        .O(\dec_phi_fu_94[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[4]_i_4 
       (.I0(Q[2]),
        .O(\dec_phi_fu_94[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[4]_i_5 
       (.I0(Q[1]),
        .O(\dec_phi_fu_94[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[8]_i_2 
       (.I0(Q[8]),
        .O(\dec_phi_fu_94[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[8]_i_3 
       (.I0(Q[7]),
        .O(\dec_phi_fu_94[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[8]_i_4 
       (.I0(Q[6]),
        .O(\dec_phi_fu_94[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_phi_fu_94[8]_i_5 
       (.I0(Q[5]),
        .O(\dec_phi_fu_94[8]_i_5_n_0 ));
  FDRE \dec_phi_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[0]),
        .Q(dec_phi_fu_94[0]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[10]),
        .Q(dec_phi_fu_94[10]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[11]),
        .Q(dec_phi_fu_94[11]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[12]),
        .Q(dec_phi_fu_94[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dec_phi_fu_94_reg[12]_i_1 
       (.CI(\dec_phi_fu_94_reg[8]_i_1_n_0 ),
        .CO({\dec_phi_fu_94_reg[12]_i_1_n_0 ,\dec_phi_fu_94_reg[12]_i_1_n_1 ,\dec_phi_fu_94_reg[12]_i_1_n_2 ,\dec_phi_fu_94_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(add_ln132_fu_237_p2[12:9]),
        .S({\dec_phi_fu_94[12]_i_2_n_0 ,\dec_phi_fu_94[12]_i_3_n_0 ,\dec_phi_fu_94[12]_i_4_n_0 ,\dec_phi_fu_94[12]_i_5_n_0 }));
  FDRE \dec_phi_fu_94_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[13]),
        .Q(dec_phi_fu_94[13]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[14]),
        .Q(dec_phi_fu_94[14]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[15]),
        .Q(dec_phi_fu_94[15]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[16]),
        .Q(dec_phi_fu_94[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dec_phi_fu_94_reg[16]_i_1 
       (.CI(\dec_phi_fu_94_reg[12]_i_1_n_0 ),
        .CO({\dec_phi_fu_94_reg[16]_i_1_n_0 ,\dec_phi_fu_94_reg[16]_i_1_n_1 ,\dec_phi_fu_94_reg[16]_i_1_n_2 ,\dec_phi_fu_94_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O(add_ln132_fu_237_p2[16:13]),
        .S({\dec_phi_fu_94[16]_i_2_n_0 ,\dec_phi_fu_94[16]_i_3_n_0 ,\dec_phi_fu_94[16]_i_4_n_0 ,\dec_phi_fu_94[16]_i_5_n_0 }));
  FDRE \dec_phi_fu_94_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[17]),
        .Q(dec_phi_fu_94[17]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[18]),
        .Q(dec_phi_fu_94[18]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[19]),
        .Q(dec_phi_fu_94[19]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[1]),
        .Q(dec_phi_fu_94[1]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[20]),
        .Q(dec_phi_fu_94[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dec_phi_fu_94_reg[20]_i_1 
       (.CI(\dec_phi_fu_94_reg[16]_i_1_n_0 ),
        .CO({\dec_phi_fu_94_reg[20]_i_1_n_0 ,\dec_phi_fu_94_reg[20]_i_1_n_1 ,\dec_phi_fu_94_reg[20]_i_1_n_2 ,\dec_phi_fu_94_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O(add_ln132_fu_237_p2[20:17]),
        .S({\dec_phi_fu_94[20]_i_2_n_0 ,\dec_phi_fu_94[20]_i_3_n_0 ,\dec_phi_fu_94[20]_i_4_n_0 ,\dec_phi_fu_94[20]_i_5_n_0 }));
  FDRE \dec_phi_fu_94_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[21]),
        .Q(dec_phi_fu_94[21]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[22]),
        .Q(dec_phi_fu_94[22]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[23]),
        .Q(dec_phi_fu_94[23]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[24]),
        .Q(dec_phi_fu_94[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dec_phi_fu_94_reg[24]_i_1 
       (.CI(\dec_phi_fu_94_reg[20]_i_1_n_0 ),
        .CO({\dec_phi_fu_94_reg[24]_i_1_n_0 ,\dec_phi_fu_94_reg[24]_i_1_n_1 ,\dec_phi_fu_94_reg[24]_i_1_n_2 ,\dec_phi_fu_94_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O(add_ln132_fu_237_p2[24:21]),
        .S({\dec_phi_fu_94[24]_i_2_n_0 ,\dec_phi_fu_94[24]_i_3_n_0 ,\dec_phi_fu_94[24]_i_4_n_0 ,\dec_phi_fu_94[24]_i_5_n_0 }));
  FDRE \dec_phi_fu_94_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[25]),
        .Q(dec_phi_fu_94[25]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[26]),
        .Q(dec_phi_fu_94[26]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[27]),
        .Q(dec_phi_fu_94[27]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[28]),
        .Q(dec_phi_fu_94[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dec_phi_fu_94_reg[28]_i_1 
       (.CI(\dec_phi_fu_94_reg[24]_i_1_n_0 ),
        .CO({\dec_phi_fu_94_reg[28]_i_1_n_0 ,\dec_phi_fu_94_reg[28]_i_1_n_1 ,\dec_phi_fu_94_reg[28]_i_1_n_2 ,\dec_phi_fu_94_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O(add_ln132_fu_237_p2[28:25]),
        .S({\dec_phi_fu_94[28]_i_2_n_0 ,\dec_phi_fu_94[28]_i_3_n_0 ,\dec_phi_fu_94[28]_i_4_n_0 ,\dec_phi_fu_94[28]_i_5_n_0 }));
  FDRE \dec_phi_fu_94_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[29]),
        .Q(dec_phi_fu_94[29]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[2]),
        .Q(dec_phi_fu_94[2]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[30]),
        .Q(dec_phi_fu_94[30]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[31] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[31]),
        .Q(dec_phi_fu_94[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dec_phi_fu_94_reg[31]_i_1 
       (.CI(\dec_phi_fu_94_reg[28]_i_1_n_0 ),
        .CO({\NLW_dec_phi_fu_94_reg[31]_i_1_CO_UNCONNECTED [3:2],\dec_phi_fu_94_reg[31]_i_1_n_2 ,\dec_phi_fu_94_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[30:29]}),
        .O({\NLW_dec_phi_fu_94_reg[31]_i_1_O_UNCONNECTED [3],add_ln132_fu_237_p2[31:29]}),
        .S({1'b0,\dec_phi_fu_94[31]_i_2_n_0 ,\dec_phi_fu_94[31]_i_3_n_0 ,\dec_phi_fu_94[31]_i_4_n_0 }));
  FDRE \dec_phi_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[3]),
        .Q(dec_phi_fu_94[3]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[4]),
        .Q(dec_phi_fu_94[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dec_phi_fu_94_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\dec_phi_fu_94_reg[4]_i_1_n_0 ,\dec_phi_fu_94_reg[4]_i_1_n_1 ,\dec_phi_fu_94_reg[4]_i_1_n_2 ,\dec_phi_fu_94_reg[4]_i_1_n_3 }),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(add_ln132_fu_237_p2[4:1]),
        .S({\dec_phi_fu_94[4]_i_2_n_0 ,\dec_phi_fu_94[4]_i_3_n_0 ,\dec_phi_fu_94[4]_i_4_n_0 ,\dec_phi_fu_94[4]_i_5_n_0 }));
  FDRE \dec_phi_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[5]),
        .Q(dec_phi_fu_94[5]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[6]),
        .Q(dec_phi_fu_94[6]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[7]),
        .Q(dec_phi_fu_94[7]),
        .R(1'b0));
  FDRE \dec_phi_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[8]),
        .Q(dec_phi_fu_94[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dec_phi_fu_94_reg[8]_i_1 
       (.CI(\dec_phi_fu_94_reg[4]_i_1_n_0 ),
        .CO({\dec_phi_fu_94_reg[8]_i_1_n_0 ,\dec_phi_fu_94_reg[8]_i_1_n_1 ,\dec_phi_fu_94_reg[8]_i_1_n_2 ,\dec_phi_fu_94_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(add_ln132_fu_237_p2[8:5]),
        .S({\dec_phi_fu_94[8]_i_2_n_0 ,\dec_phi_fu_94[8]_i_3_n_0 ,\dec_phi_fu_94[8]_i_4_n_0 ,\dec_phi_fu_94[8]_i_5_n_0 }));
  FDRE \dec_phi_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln132_fu_237_p2[9]),
        .Q(dec_phi_fu_94[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000E0)) 
    dout_vld_i_2
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(\ap_CS_fsm_reg[21] [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln110_reg_329_reg_n_0_[0] ),
        .I4(dout_vld_reg),
        .O(paralleltostreamwithburst_U0_m_axi_gmem1_RREADY));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[0]_i_1 
       (.I0(dec_phi_fu_94[0]),
        .I1(empty_58_reg_1641),
        .I2(Q[0]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [0]),
        .O(\dec_phi_fu_94_reg[31]_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[10]_i_1 
       (.I0(dec_phi_fu_94[10]),
        .I1(empty_58_reg_1641),
        .I2(Q[10]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [10]),
        .O(\dec_phi_fu_94_reg[31]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[11]_i_1 
       (.I0(dec_phi_fu_94[11]),
        .I1(empty_58_reg_1641),
        .I2(Q[11]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [11]),
        .O(\dec_phi_fu_94_reg[31]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[12]_i_1 
       (.I0(dec_phi_fu_94[12]),
        .I1(empty_58_reg_1641),
        .I2(Q[12]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [12]),
        .O(\dec_phi_fu_94_reg[31]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[13]_i_1 
       (.I0(dec_phi_fu_94[13]),
        .I1(empty_58_reg_1641),
        .I2(Q[13]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [13]),
        .O(\dec_phi_fu_94_reg[31]_0 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[14]_i_1 
       (.I0(dec_phi_fu_94[14]),
        .I1(empty_58_reg_1641),
        .I2(Q[14]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [14]),
        .O(\dec_phi_fu_94_reg[31]_0 [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[15]_i_1 
       (.I0(dec_phi_fu_94[15]),
        .I1(empty_58_reg_1641),
        .I2(Q[15]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [15]),
        .O(\dec_phi_fu_94_reg[31]_0 [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[16]_i_1 
       (.I0(dec_phi_fu_94[16]),
        .I1(empty_58_reg_1641),
        .I2(Q[16]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [16]),
        .O(\dec_phi_fu_94_reg[31]_0 [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[17]_i_1 
       (.I0(dec_phi_fu_94[17]),
        .I1(empty_58_reg_1641),
        .I2(Q[17]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [17]),
        .O(\dec_phi_fu_94_reg[31]_0 [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[18]_i_1 
       (.I0(dec_phi_fu_94[18]),
        .I1(empty_58_reg_1641),
        .I2(Q[18]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [18]),
        .O(\dec_phi_fu_94_reg[31]_0 [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[19]_i_1 
       (.I0(dec_phi_fu_94[19]),
        .I1(empty_58_reg_1641),
        .I2(Q[19]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [19]),
        .O(\dec_phi_fu_94_reg[31]_0 [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[1]_i_1 
       (.I0(dec_phi_fu_94[1]),
        .I1(empty_58_reg_1641),
        .I2(Q[1]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [1]),
        .O(\dec_phi_fu_94_reg[31]_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[20]_i_1 
       (.I0(dec_phi_fu_94[20]),
        .I1(empty_58_reg_1641),
        .I2(Q[20]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [20]),
        .O(\dec_phi_fu_94_reg[31]_0 [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[21]_i_1 
       (.I0(dec_phi_fu_94[21]),
        .I1(empty_58_reg_1641),
        .I2(Q[21]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [21]),
        .O(\dec_phi_fu_94_reg[31]_0 [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[22]_i_1 
       (.I0(dec_phi_fu_94[22]),
        .I1(empty_58_reg_1641),
        .I2(Q[22]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [22]),
        .O(\dec_phi_fu_94_reg[31]_0 [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[23]_i_1 
       (.I0(dec_phi_fu_94[23]),
        .I1(empty_58_reg_1641),
        .I2(Q[23]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [23]),
        .O(\dec_phi_fu_94_reg[31]_0 [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[24]_i_1 
       (.I0(dec_phi_fu_94[24]),
        .I1(empty_58_reg_1641),
        .I2(Q[24]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [24]),
        .O(\dec_phi_fu_94_reg[31]_0 [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[25]_i_1 
       (.I0(dec_phi_fu_94[25]),
        .I1(empty_58_reg_1641),
        .I2(Q[25]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [25]),
        .O(\dec_phi_fu_94_reg[31]_0 [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[26]_i_1 
       (.I0(dec_phi_fu_94[26]),
        .I1(empty_58_reg_1641),
        .I2(Q[26]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [26]),
        .O(\dec_phi_fu_94_reg[31]_0 [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[27]_i_1 
       (.I0(dec_phi_fu_94[27]),
        .I1(empty_58_reg_1641),
        .I2(Q[27]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [27]),
        .O(\dec_phi_fu_94_reg[31]_0 [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[28]_i_1 
       (.I0(dec_phi_fu_94[28]),
        .I1(empty_58_reg_1641),
        .I2(Q[28]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [28]),
        .O(\dec_phi_fu_94_reg[31]_0 [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[29]_i_1 
       (.I0(dec_phi_fu_94[29]),
        .I1(empty_58_reg_1641),
        .I2(Q[29]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [29]),
        .O(\dec_phi_fu_94_reg[31]_0 [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[2]_i_1 
       (.I0(dec_phi_fu_94[2]),
        .I1(empty_58_reg_1641),
        .I2(Q[2]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [2]),
        .O(\dec_phi_fu_94_reg[31]_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[30]_i_1 
       (.I0(dec_phi_fu_94[30]),
        .I1(empty_58_reg_1641),
        .I2(Q[30]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [30]),
        .O(\dec_phi_fu_94_reg[31]_0 [30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[31]_i_2 
       (.I0(dec_phi_fu_94[31]),
        .I1(empty_58_reg_1641),
        .I2(Q[31]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [31]),
        .O(\dec_phi_fu_94_reg[31]_0 [31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[3]_i_1 
       (.I0(dec_phi_fu_94[3]),
        .I1(empty_58_reg_1641),
        .I2(Q[3]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [3]),
        .O(\dec_phi_fu_94_reg[31]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[4]_i_1 
       (.I0(dec_phi_fu_94[4]),
        .I1(empty_58_reg_1641),
        .I2(Q[4]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [4]),
        .O(\dec_phi_fu_94_reg[31]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[5]_i_1 
       (.I0(dec_phi_fu_94[5]),
        .I1(empty_58_reg_1641),
        .I2(Q[5]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [5]),
        .O(\dec_phi_fu_94_reg[31]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[6]_i_1 
       (.I0(dec_phi_fu_94[6]),
        .I1(empty_58_reg_1641),
        .I2(Q[6]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [6]),
        .O(\dec_phi_fu_94_reg[31]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[7]_i_1 
       (.I0(dec_phi_fu_94[7]),
        .I1(empty_58_reg_1641),
        .I2(Q[7]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [7]),
        .O(\dec_phi_fu_94_reg[31]_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[8]_i_1 
       (.I0(dec_phi_fu_94[8]),
        .I1(empty_58_reg_1641),
        .I2(Q[8]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [8]),
        .O(\dec_phi_fu_94_reg[31]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \empty_58_reg_164[9]_i_1 
       (.I0(dec_phi_fu_94[9]),
        .I1(empty_58_reg_1641),
        .I2(Q[9]),
        .I3(\count_fu_102_reg[31] ),
        .I4(\m2s_len_reg[31]_0 [9]),
        .O(\dec_phi_fu_94_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'h04FFFFFFFFFFFFFF)) 
    empty_n_i_3__5
       (.I0(gmem1_RVALID),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln110_reg_329_reg_n_0_[0] ),
        .I3(outbuf_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\ap_CS_fsm_reg[21] [3]),
        .O(dout_vld_reg_0));
  design_1_userdma_0_0_userdma_flow_control_loop_pipe_sequential_init_3 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln110_fu_163_p2),
        .D(D[3:2]),
        .DI(DI),
        .E(i_fu_98),
        .Img_width_count(Img_width_count),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41}),
        .SR(SR),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\icmp_ln110_reg_329_reg_n_0_[0] ),
        .ap_done_cache_reg_1(ap_enable_reg_pp0_iter2_reg_0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(add_ln110_fu_169_p2[0]),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg(dout_vld_reg),
        .first00_out(first00_out),
        .gmem1_RVALID(gmem1_RVALID),
        .grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_ready(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_ready),
        .grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg),
        .grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_0),
        .grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg),
        .grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_1(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_173_ap_start_reg_reg_0),
        .\i_fu_98_reg[0] (ap_sig_allocacmp_i_2[0]),
        .\i_fu_98_reg[12] ({flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75}),
        .\i_fu_98_reg[16] ({flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79}),
        .\i_fu_98_reg[20] ({flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83}),
        .\i_fu_98_reg[24] ({flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87}),
        .\i_fu_98_reg[28] ({flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91}),
        .\i_fu_98_reg[30] ({ap_sig_allocacmp_i_2[30],flow_control_loop_pipe_sequential_init_U_n_43}),
        .\i_fu_98_reg[4] ({flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67}),
        .\i_fu_98_reg[8] ({flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71}),
        .icmp_ln1065_reg_344(icmp_ln1065_reg_344),
        .\icmp_ln1065_reg_344_reg[0] (flow_control_loop_pipe_sequential_init_U_n_94),
        .\icmp_ln1065_reg_344_reg[0]_0 (p_0_in),
        .\icmp_ln110_fu_163_p2_inferred__0/i__carry (\icmp_ln110_fu_163_p2_inferred__0/i__carry_0 ),
        .\icmp_ln110_fu_163_p2_inferred__0/i__carry_0 (\icmp_ln110_fu_163_p2_inferred__0/i__carry_1 ),
        .\icmp_ln110_fu_163_p2_inferred__0/i__carry__0 (\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_0 ),
        .\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_0 (\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_1 ),
        .\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_1 (\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_2 ),
        .\icmp_ln110_reg_329_reg[0] ({\i_fu_98_reg_n_0_[30] ,\i_fu_98_reg_n_0_[29] ,\i_fu_98_reg_n_0_[28] ,\i_fu_98_reg_n_0_[27] ,\i_fu_98_reg_n_0_[26] ,\i_fu_98_reg_n_0_[25] ,\i_fu_98_reg_n_0_[24] ,\i_fu_98_reg_n_0_[23] ,\i_fu_98_reg_n_0_[22] ,\i_fu_98_reg_n_0_[21] ,\i_fu_98_reg_n_0_[20] ,\i_fu_98_reg_n_0_[19] ,\i_fu_98_reg_n_0_[18] ,\i_fu_98_reg_n_0_[17] ,\i_fu_98_reg_n_0_[16] ,\i_fu_98_reg_n_0_[15] ,\i_fu_98_reg_n_0_[14] ,\i_fu_98_reg_n_0_[13] ,\i_fu_98_reg_n_0_[12] ,\i_fu_98_reg_n_0_[11] ,\i_fu_98_reg_n_0_[10] ,\i_fu_98_reg_n_0_[9] ,\i_fu_98_reg_n_0_[8] ,\i_fu_98_reg_n_0_[7] ,\i_fu_98_reg_n_0_[6] ,\i_fu_98_reg_n_0_[5] ,\i_fu_98_reg_n_0_[4] ,\i_fu_98_reg_n_0_[3] ,\i_fu_98_reg_n_0_[2] ,\i_fu_98_reg_n_0_[1] ,\i_fu_98_reg_n_0_[0] }),
        .\icmp_ln110_reg_329_reg[0]_0 (\icmp_ln110_reg_329_reg[0]_0 ),
        .\icmp_ln110_reg_329_reg[0]_1 (\icmp_ln110_reg_329_reg[0]_1 ),
        .icmp_ln114_1_fu_185_p2_carry__1(icmp_ln114_1_fu_185_p2_carry__1_0),
        .icmp_ln119_reg_338(icmp_ln119_reg_338),
        .\icmp_ln119_reg_338_reg[0] (flow_control_loop_pipe_sequential_init_U_n_95),
        .\icmp_ln119_reg_338_reg[0]_0 (icmp_ln119_fu_197_p2),
        .m2s_enb_clrsts(m2s_enb_clrsts),
        .\m2s_len_reg[31] (\m2s_len_reg[31]_0 ),
        .\m2s_len_reg[31]_0 (add_ln132_fu_237_p2[31:1]),
        .out_val_last_V_reg_333(out_val_last_V_reg_333),
        .\out_val_last_V_reg_333_reg[0] (flow_control_loop_pipe_sequential_init_U_n_93),
        .\out_val_last_V_reg_333_reg[0]_0 (icmp_ln114_1_fu_185_p2),
        .\out_val_last_V_reg_333_reg[0]_1 (icmp_ln114_fu_179_p2),
        .outbuf_full_n(outbuf_full_n),
        .outcount_full_n(outcount_full_n),
        .paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write(paralleltostreamwithburst_U0_m2s_enb_clrsts_c_write),
        .\sub_reg_377_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48}),
        .\sub_reg_377_reg[22] ({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56}),
        .\sub_reg_377_reg[30] ({flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62}),
        .\trunc_ln90_reg_372_reg[22] ({flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52}),
        .\trunc_ln90_reg_372_reg[30] ({flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59}));
  FDRE \i_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[0]),
        .Q(\i_fu_98_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[10]),
        .Q(\i_fu_98_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[11]),
        .Q(\i_fu_98_reg_n_0_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[12]),
        .Q(\i_fu_98_reg_n_0_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[13]),
        .Q(\i_fu_98_reg_n_0_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[14]),
        .Q(\i_fu_98_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[15]),
        .Q(\i_fu_98_reg_n_0_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[16]),
        .Q(\i_fu_98_reg_n_0_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[17]),
        .Q(\i_fu_98_reg_n_0_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[18]),
        .Q(\i_fu_98_reg_n_0_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[19]),
        .Q(\i_fu_98_reg_n_0_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[1]),
        .Q(\i_fu_98_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[20]),
        .Q(\i_fu_98_reg_n_0_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[21]),
        .Q(\i_fu_98_reg_n_0_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[22]),
        .Q(\i_fu_98_reg_n_0_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[23]),
        .Q(\i_fu_98_reg_n_0_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[24]),
        .Q(\i_fu_98_reg_n_0_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[25]),
        .Q(\i_fu_98_reg_n_0_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[26]),
        .Q(\i_fu_98_reg_n_0_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[27]),
        .Q(\i_fu_98_reg_n_0_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[28]),
        .Q(\i_fu_98_reg_n_0_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[29]),
        .Q(\i_fu_98_reg_n_0_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[2]),
        .Q(\i_fu_98_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[30]),
        .Q(\i_fu_98_reg_n_0_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[3]),
        .Q(\i_fu_98_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[4]),
        .Q(\i_fu_98_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[5]),
        .Q(\i_fu_98_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[6]),
        .Q(\i_fu_98_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[7]),
        .Q(\i_fu_98_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[8]),
        .Q(\i_fu_98_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_98),
        .D(add_ln110_fu_169_p2[9]),
        .Q(\i_fu_98_reg_n_0_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  CARRY4 icmp_ln1065_fu_211_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1065_fu_211_p2_carry_n_0,icmp_ln1065_fu_211_p2_carry_n_1,icmp_ln1065_fu_211_p2_carry_n_2,icmp_ln1065_fu_211_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1065_fu_211_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1065_fu_211_p2_carry_i_1_n_0,icmp_ln1065_fu_211_p2_carry_i_2_n_0,icmp_ln1065_fu_211_p2_carry_i_3_n_0,icmp_ln1065_fu_211_p2_carry_i_4_n_0}));
  CARRY4 icmp_ln1065_fu_211_p2_carry__0
       (.CI(icmp_ln1065_fu_211_p2_carry_n_0),
        .CO({icmp_ln1065_fu_211_p2_carry__0_n_0,icmp_ln1065_fu_211_p2_carry__0_n_1,icmp_ln1065_fu_211_p2_carry__0_n_2,icmp_ln1065_fu_211_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1065_fu_211_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1065_fu_211_p2_carry__0_i_1_n_0,icmp_ln1065_fu_211_p2_carry__0_i_2_n_0,icmp_ln1065_fu_211_p2_carry__0_i_3_n_0,icmp_ln1065_fu_211_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_211_p2_carry__0_i_1
       (.I0(Img_width_count_reg[22]),
        .I1(icmp_ln1065_fu_211_p2_carry__1_0[22]),
        .I2(Img_width_count_reg[21]),
        .I3(icmp_ln1065_fu_211_p2_carry__1_0[21]),
        .I4(icmp_ln1065_fu_211_p2_carry__1_0[23]),
        .I5(Img_width_count_reg[23]),
        .O(icmp_ln1065_fu_211_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_211_p2_carry__0_i_2
       (.I0(Img_width_count_reg[19]),
        .I1(icmp_ln1065_fu_211_p2_carry__1_0[19]),
        .I2(Img_width_count_reg[18]),
        .I3(icmp_ln1065_fu_211_p2_carry__1_0[18]),
        .I4(icmp_ln1065_fu_211_p2_carry__1_0[20]),
        .I5(Img_width_count_reg[20]),
        .O(icmp_ln1065_fu_211_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_211_p2_carry__0_i_3
       (.I0(Img_width_count_reg[16]),
        .I1(icmp_ln1065_fu_211_p2_carry__1_0[16]),
        .I2(Img_width_count_reg[15]),
        .I3(icmp_ln1065_fu_211_p2_carry__1_0[15]),
        .I4(icmp_ln1065_fu_211_p2_carry__1_0[17]),
        .I5(Img_width_count_reg[17]),
        .O(icmp_ln1065_fu_211_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_211_p2_carry__0_i_4
       (.I0(Img_width_count_reg[13]),
        .I1(icmp_ln1065_fu_211_p2_carry__1_0[13]),
        .I2(Img_width_count_reg[12]),
        .I3(icmp_ln1065_fu_211_p2_carry__1_0[12]),
        .I4(icmp_ln1065_fu_211_p2_carry__1_0[14]),
        .I5(Img_width_count_reg[14]),
        .O(icmp_ln1065_fu_211_p2_carry__0_i_4_n_0));
  CARRY4 icmp_ln1065_fu_211_p2_carry__1
       (.CI(icmp_ln1065_fu_211_p2_carry__0_n_0),
        .CO({NLW_icmp_ln1065_fu_211_p2_carry__1_CO_UNCONNECTED[3],p_0_in,icmp_ln1065_fu_211_p2_carry__1_n_2,icmp_ln1065_fu_211_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1065_fu_211_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln1065_fu_211_p2_carry__1_i_1_n_0,icmp_ln1065_fu_211_p2_carry__1_i_2_n_0,icmp_ln1065_fu_211_p2_carry__1_i_3_n_0}));
  LUT5 #(
    .INIT(32'h82000041)) 
    icmp_ln1065_fu_211_p2_carry__1_i_1
       (.I0(icmp_ln1065_fu_211_p2_carry__1_0[31]),
        .I1(Img_width_count_reg[30]),
        .I2(icmp_ln1065_fu_211_p2_carry__1_0[30]),
        .I3(Img_width_count_reg[31]),
        .I4(icmp_ln1065_fu_211_p2_carry__1_0[32]),
        .O(icmp_ln1065_fu_211_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_211_p2_carry__1_i_2
       (.I0(Img_width_count_reg[28]),
        .I1(icmp_ln1065_fu_211_p2_carry__1_0[28]),
        .I2(Img_width_count_reg[27]),
        .I3(icmp_ln1065_fu_211_p2_carry__1_0[27]),
        .I4(icmp_ln1065_fu_211_p2_carry__1_0[29]),
        .I5(Img_width_count_reg[29]),
        .O(icmp_ln1065_fu_211_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_211_p2_carry__1_i_3
       (.I0(Img_width_count_reg[25]),
        .I1(icmp_ln1065_fu_211_p2_carry__1_0[25]),
        .I2(Img_width_count_reg[24]),
        .I3(icmp_ln1065_fu_211_p2_carry__1_0[24]),
        .I4(icmp_ln1065_fu_211_p2_carry__1_0[26]),
        .I5(Img_width_count_reg[26]),
        .O(icmp_ln1065_fu_211_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_211_p2_carry_i_1
       (.I0(Img_width_count_reg[10]),
        .I1(icmp_ln1065_fu_211_p2_carry__1_0[10]),
        .I2(Img_width_count_reg[9]),
        .I3(icmp_ln1065_fu_211_p2_carry__1_0[9]),
        .I4(icmp_ln1065_fu_211_p2_carry__1_0[11]),
        .I5(Img_width_count_reg[11]),
        .O(icmp_ln1065_fu_211_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_211_p2_carry_i_2
       (.I0(Img_width_count_reg[7]),
        .I1(icmp_ln1065_fu_211_p2_carry__1_0[7]),
        .I2(Img_width_count_reg[6]),
        .I3(icmp_ln1065_fu_211_p2_carry__1_0[6]),
        .I4(icmp_ln1065_fu_211_p2_carry__1_0[8]),
        .I5(Img_width_count_reg[8]),
        .O(icmp_ln1065_fu_211_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_211_p2_carry_i_3
       (.I0(Img_width_count_reg[4]),
        .I1(icmp_ln1065_fu_211_p2_carry__1_0[4]),
        .I2(Img_width_count_reg[3]),
        .I3(icmp_ln1065_fu_211_p2_carry__1_0[3]),
        .I4(icmp_ln1065_fu_211_p2_carry__1_0[5]),
        .I5(Img_width_count_reg[5]),
        .O(icmp_ln1065_fu_211_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_211_p2_carry_i_4
       (.I0(Img_width_count_reg[1]),
        .I1(icmp_ln1065_fu_211_p2_carry__1_0[1]),
        .I2(Img_width_count_reg[0]),
        .I3(icmp_ln1065_fu_211_p2_carry__1_0[0]),
        .I4(icmp_ln1065_fu_211_p2_carry__1_0[2]),
        .I5(Img_width_count_reg[2]),
        .O(icmp_ln1065_fu_211_p2_carry_i_4_n_0));
  FDRE \icmp_ln1065_reg_344_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1065_reg_344),
        .Q(din[33]),
        .R(1'b0));
  FDRE \icmp_ln1065_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_94),
        .Q(icmp_ln1065_reg_344),
        .R(1'b0));
  CARRY4 \icmp_ln110_fu_163_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\icmp_ln110_fu_163_p2_inferred__0/i__carry_n_0 ,\icmp_ln110_fu_163_p2_inferred__0/i__carry_n_1 ,\icmp_ln110_fu_163_p2_inferred__0/i__carry_n_2 ,\icmp_ln110_fu_163_p2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln110_fu_163_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41}));
  CARRY4 \icmp_ln110_fu_163_p2_inferred__0/i__carry__0 
       (.CI(\icmp_ln110_fu_163_p2_inferred__0/i__carry_n_0 ),
        .CO({\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_n_0 ,\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_n_1 ,\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_n_2 ,\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln110_fu_163_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52}));
  CARRY4 \icmp_ln110_fu_163_p2_inferred__0/i__carry__1 
       (.CI(\icmp_ln110_fu_163_p2_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_icmp_ln110_fu_163_p2_inferred__0/i__carry__1_CO_UNCONNECTED [3],icmp_ln110_fu_163_p2,\icmp_ln110_fu_163_p2_inferred__0/i__carry__1_n_2 ,\icmp_ln110_fu_163_p2_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln110_fu_163_p2_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59}));
  LUT5 #(
    .INIT(32'hDDDDD0DD)) 
    \icmp_ln110_reg_329[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(outbuf_full_n),
        .I2(\icmp_ln110_reg_329_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem1_RVALID),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln110_reg_329_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln110_fu_163_p2),
        .Q(\icmp_ln110_reg_329_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 icmp_ln114_1_fu_185_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln114_1_fu_185_p2_carry_n_0,icmp_ln114_1_fu_185_p2_carry_n_1,icmp_ln114_1_fu_185_p2_carry_n_2,icmp_ln114_1_fu_185_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln114_1_fu_185_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48}));
  CARRY4 icmp_ln114_1_fu_185_p2_carry__0
       (.CI(icmp_ln114_1_fu_185_p2_carry_n_0),
        .CO({icmp_ln114_1_fu_185_p2_carry__0_n_0,icmp_ln114_1_fu_185_p2_carry__0_n_1,icmp_ln114_1_fu_185_p2_carry__0_n_2,icmp_ln114_1_fu_185_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln114_1_fu_185_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56}));
  CARRY4 icmp_ln114_1_fu_185_p2_carry__1
       (.CI(icmp_ln114_1_fu_185_p2_carry__0_n_0),
        .CO({NLW_icmp_ln114_1_fu_185_p2_carry__1_CO_UNCONNECTED[3],icmp_ln114_1_fu_185_p2,icmp_ln114_1_fu_185_p2_carry__1_n_2,icmp_ln114_1_fu_185_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln114_1_fu_185_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln114_fu_179_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln114_fu_179_p2_carry_n_0,icmp_ln114_fu_179_p2_carry_n_1,icmp_ln114_fu_179_p2_carry_n_2,icmp_ln114_fu_179_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln114_fu_179_p2_carry_i_1_n_0,1'b0,icmp_ln114_fu_179_p2_carry_i_2_n_0}),
        .O(NLW_icmp_ln114_fu_179_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln114_fu_179_p2_carry_i_3_n_0,icmp_ln114_fu_179_p2_carry_i_4_n_0,icmp_ln114_fu_179_p2_carry_i_5_n_0,icmp_ln114_fu_179_p2_carry_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln114_fu_179_p2_carry__0
       (.CI(icmp_ln114_fu_179_p2_carry_n_0),
        .CO({icmp_ln114_fu_179_p2_carry__0_n_0,icmp_ln114_fu_179_p2_carry__0_n_1,icmp_ln114_fu_179_p2_carry__0_n_2,icmp_ln114_fu_179_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln114_fu_179_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln114_fu_179_p2_carry__0_i_1_n_0,icmp_ln114_fu_179_p2_carry__0_i_2_n_0,icmp_ln114_fu_179_p2_carry__0_i_3_n_0,icmp_ln114_fu_179_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln114_fu_179_p2_carry__0_i_1
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(icmp_ln114_fu_179_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln114_fu_179_p2_carry__0_i_2
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(icmp_ln114_fu_179_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln114_fu_179_p2_carry__0_i_3
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(icmp_ln114_fu_179_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln114_fu_179_p2_carry__0_i_4
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(icmp_ln114_fu_179_p2_carry__0_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln114_fu_179_p2_carry__1
       (.CI(icmp_ln114_fu_179_p2_carry__0_n_0),
        .CO({icmp_ln114_fu_179_p2_carry__1_n_0,icmp_ln114_fu_179_p2_carry__1_n_1,icmp_ln114_fu_179_p2_carry__1_n_2,icmp_ln114_fu_179_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln114_fu_179_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln114_fu_179_p2_carry__1_i_1_n_0,icmp_ln114_fu_179_p2_carry__1_i_2_n_0,icmp_ln114_fu_179_p2_carry__1_i_3_n_0,icmp_ln114_fu_179_p2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln114_fu_179_p2_carry__1_i_1
       (.I0(Q[23]),
        .I1(Q[22]),
        .O(icmp_ln114_fu_179_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln114_fu_179_p2_carry__1_i_2
       (.I0(Q[21]),
        .I1(Q[20]),
        .O(icmp_ln114_fu_179_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln114_fu_179_p2_carry__1_i_3
       (.I0(Q[19]),
        .I1(Q[18]),
        .O(icmp_ln114_fu_179_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln114_fu_179_p2_carry__1_i_4
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(icmp_ln114_fu_179_p2_carry__1_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln114_fu_179_p2_carry__2
       (.CI(icmp_ln114_fu_179_p2_carry__1_n_0),
        .CO({icmp_ln114_fu_179_p2,icmp_ln114_fu_179_p2_carry__2_n_1,icmp_ln114_fu_179_p2_carry__2_n_2,icmp_ln114_fu_179_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({Q[31],1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln114_fu_179_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln114_fu_179_p2_carry__2_i_1_n_0,icmp_ln114_fu_179_p2_carry__2_i_2_n_0,icmp_ln114_fu_179_p2_carry__2_i_3_n_0,icmp_ln114_fu_179_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln114_fu_179_p2_carry__2_i_1
       (.I0(Q[31]),
        .I1(Q[30]),
        .O(icmp_ln114_fu_179_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln114_fu_179_p2_carry__2_i_2
       (.I0(Q[29]),
        .I1(Q[28]),
        .O(icmp_ln114_fu_179_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln114_fu_179_p2_carry__2_i_3
       (.I0(Q[27]),
        .I1(Q[26]),
        .O(icmp_ln114_fu_179_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln114_fu_179_p2_carry__2_i_4
       (.I0(Q[25]),
        .I1(Q[24]),
        .O(icmp_ln114_fu_179_p2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln114_fu_179_p2_carry_i_1
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(icmp_ln114_fu_179_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln114_fu_179_p2_carry_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(icmp_ln114_fu_179_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln114_fu_179_p2_carry_i_3
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(icmp_ln114_fu_179_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln114_fu_179_p2_carry_i_4
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(icmp_ln114_fu_179_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln114_fu_179_p2_carry_i_5
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(icmp_ln114_fu_179_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln114_fu_179_p2_carry_i_6
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(icmp_ln114_fu_179_p2_carry_i_6_n_0));
  CARRY4 icmp_ln119_fu_197_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln119_fu_197_p2_carry_n_0,icmp_ln119_fu_197_p2_carry_n_1,icmp_ln119_fu_197_p2_carry_n_2,icmp_ln119_fu_197_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln119_fu_197_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln119_fu_197_p2_carry_i_1_n_0,icmp_ln119_fu_197_p2_carry_i_2_n_0,icmp_ln119_fu_197_p2_carry_i_3_n_0,icmp_ln119_fu_197_p2_carry_i_4_n_0}));
  CARRY4 icmp_ln119_fu_197_p2_carry__0
       (.CI(icmp_ln119_fu_197_p2_carry_n_0),
        .CO({icmp_ln119_fu_197_p2_carry__0_n_0,icmp_ln119_fu_197_p2_carry__0_n_1,icmp_ln119_fu_197_p2_carry__0_n_2,icmp_ln119_fu_197_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln119_fu_197_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln119_fu_197_p2_carry__0_i_1_n_0,icmp_ln119_fu_197_p2_carry__0_i_2_n_0,icmp_ln119_fu_197_p2_carry__0_i_3_n_0,icmp_ln119_fu_197_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln119_fu_197_p2_carry__0_i_1
       (.I0(Q[22]),
        .I1(\m2s_len_reg[31]_0 [22]),
        .I2(Q[21]),
        .I3(\m2s_len_reg[31]_0 [21]),
        .I4(Q[23]),
        .I5(\m2s_len_reg[31]_0 [23]),
        .O(icmp_ln119_fu_197_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln119_fu_197_p2_carry__0_i_2
       (.I0(Q[19]),
        .I1(\m2s_len_reg[31]_0 [19]),
        .I2(Q[18]),
        .I3(\m2s_len_reg[31]_0 [18]),
        .I4(Q[20]),
        .I5(\m2s_len_reg[31]_0 [20]),
        .O(icmp_ln119_fu_197_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln119_fu_197_p2_carry__0_i_3
       (.I0(Q[16]),
        .I1(\m2s_len_reg[31]_0 [16]),
        .I2(Q[15]),
        .I3(\m2s_len_reg[31]_0 [15]),
        .I4(Q[17]),
        .I5(\m2s_len_reg[31]_0 [17]),
        .O(icmp_ln119_fu_197_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln119_fu_197_p2_carry__0_i_4
       (.I0(Q[13]),
        .I1(\m2s_len_reg[31]_0 [13]),
        .I2(Q[12]),
        .I3(\m2s_len_reg[31]_0 [12]),
        .I4(Q[14]),
        .I5(\m2s_len_reg[31]_0 [14]),
        .O(icmp_ln119_fu_197_p2_carry__0_i_4_n_0));
  CARRY4 icmp_ln119_fu_197_p2_carry__1
       (.CI(icmp_ln119_fu_197_p2_carry__0_n_0),
        .CO({NLW_icmp_ln119_fu_197_p2_carry__1_CO_UNCONNECTED[3],icmp_ln119_fu_197_p2,icmp_ln119_fu_197_p2_carry__1_n_2,icmp_ln119_fu_197_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln119_fu_197_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln119_fu_197_p2_carry__1_i_1_n_0,icmp_ln119_fu_197_p2_carry__1_i_2_n_0,icmp_ln119_fu_197_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln119_fu_197_p2_carry__1_i_1
       (.I0(Q[30]),
        .I1(\m2s_len_reg[31]_0 [30]),
        .I2(\m2s_len_reg[31]_0 [31]),
        .I3(Q[31]),
        .O(icmp_ln119_fu_197_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln119_fu_197_p2_carry__1_i_2
       (.I0(Q[28]),
        .I1(\m2s_len_reg[31]_0 [28]),
        .I2(Q[27]),
        .I3(\m2s_len_reg[31]_0 [27]),
        .I4(Q[29]),
        .I5(\m2s_len_reg[31]_0 [29]),
        .O(icmp_ln119_fu_197_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln119_fu_197_p2_carry__1_i_3
       (.I0(Q[25]),
        .I1(\m2s_len_reg[31]_0 [25]),
        .I2(Q[24]),
        .I3(\m2s_len_reg[31]_0 [24]),
        .I4(Q[26]),
        .I5(\m2s_len_reg[31]_0 [26]),
        .O(icmp_ln119_fu_197_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln119_fu_197_p2_carry_i_1
       (.I0(Q[10]),
        .I1(\m2s_len_reg[31]_0 [10]),
        .I2(Q[9]),
        .I3(\m2s_len_reg[31]_0 [9]),
        .I4(Q[11]),
        .I5(\m2s_len_reg[31]_0 [11]),
        .O(icmp_ln119_fu_197_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln119_fu_197_p2_carry_i_2
       (.I0(Q[7]),
        .I1(\m2s_len_reg[31]_0 [7]),
        .I2(Q[6]),
        .I3(\m2s_len_reg[31]_0 [6]),
        .I4(Q[8]),
        .I5(\m2s_len_reg[31]_0 [8]),
        .O(icmp_ln119_fu_197_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln119_fu_197_p2_carry_i_3
       (.I0(Q[4]),
        .I1(\m2s_len_reg[31]_0 [4]),
        .I2(Q[3]),
        .I3(\m2s_len_reg[31]_0 [3]),
        .I4(Q[5]),
        .I5(\m2s_len_reg[31]_0 [5]),
        .O(icmp_ln119_fu_197_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln119_fu_197_p2_carry_i_4
       (.I0(Q[1]),
        .I1(\m2s_len_reg[31]_0 [1]),
        .I2(Q[0]),
        .I3(\m2s_len_reg[31]_0 [0]),
        .I4(Q[2]),
        .I5(\m2s_len_reg[31]_0 [2]),
        .O(icmp_ln119_fu_197_p2_carry_i_4_n_0));
  FDRE \icmp_ln119_reg_338_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln119_reg_338),
        .Q(din[32]),
        .R(1'b0));
  FDRE \icmp_ln119_reg_338_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_95),
        .Q(icmp_ln119_reg_338),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0040)) 
    \idx_fu_98[0]_i_2 
       (.I0(icmp_ln137_fu_311_p2),
        .I1(outcount_full_n),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(m2s_enb_clrsts),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h0F050F0F0F050303)) 
    int_ap_start_i_11
       (.I0(dec_phi_fu_94[6]),
        .I1(\count_fu_102_reg[31]_0 [6]),
        .I2(sel0[8]),
        .I3(dec_phi_fu_94[7]),
        .I4(ap_phi_mux_empty_58_phi_fu_167_p41),
        .I5(\count_fu_102_reg[31]_0 [7]),
        .O(int_ap_start_i_11_n_0));
  LUT6 #(
    .INIT(64'h0F050F0F0F050303)) 
    int_ap_start_i_12
       (.I0(dec_phi_fu_94[3]),
        .I1(\count_fu_102_reg[31]_0 [3]),
        .I2(sel0[5]),
        .I3(dec_phi_fu_94[4]),
        .I4(ap_phi_mux_empty_58_phi_fu_167_p41),
        .I5(\count_fu_102_reg[31]_0 [4]),
        .O(int_ap_start_i_12_n_0));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    int_ap_start_i_13
       (.I0(dec_phi_fu_94[2]),
        .I1(ap_phi_mux_empty_58_phi_fu_167_p41),
        .I2(\count_fu_102_reg[31]_0 [2]),
        .I3(dec_phi_fu_94[1]),
        .I4(\count_fu_102_reg[31]_0 [1]),
        .I5(sel0[0]),
        .O(int_ap_start_i_13_n_0));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    int_ap_start_i_14
       (.I0(sel0[8]),
        .I1(dec_phi_fu_94[7]),
        .I2(ap_phi_mux_empty_58_phi_fu_167_p41),
        .I3(\count_fu_102_reg[31]_0 [7]),
        .I4(sel0[5]),
        .I5(sel0[4]),
        .O(int_ap_start_i_14_n_0));
  LUT6 #(
    .INIT(64'h0F050F0F0F050303)) 
    int_ap_start_i_15
       (.I0(dec_phi_fu_94[15]),
        .I1(\count_fu_102_reg[31]_0 [15]),
        .I2(sel0[17]),
        .I3(dec_phi_fu_94[16]),
        .I4(ap_phi_mux_empty_58_phi_fu_167_p41),
        .I5(\count_fu_102_reg[31]_0 [16]),
        .O(int_ap_start_i_15_n_0));
  LUT6 #(
    .INIT(64'h0F050F0F0F050303)) 
    int_ap_start_i_16
       (.I0(dec_phi_fu_94[9]),
        .I1(\count_fu_102_reg[31]_0 [9]),
        .I2(sel0[11]),
        .I3(dec_phi_fu_94[10]),
        .I4(ap_phi_mux_empty_58_phi_fu_167_p41),
        .I5(\count_fu_102_reg[31]_0 [10]),
        .O(int_ap_start_i_16_n_0));
  LUT6 #(
    .INIT(64'h0F050F0F0F050303)) 
    int_ap_start_i_17
       (.I0(dec_phi_fu_94[12]),
        .I1(\count_fu_102_reg[31]_0 [12]),
        .I2(sel0[14]),
        .I3(dec_phi_fu_94[13]),
        .I4(ap_phi_mux_empty_58_phi_fu_167_p41),
        .I5(\count_fu_102_reg[31]_0 [13]),
        .O(int_ap_start_i_17_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    int_ap_start_i_18
       (.I0(sel0[21]),
        .I1(sel0[22]),
        .I2(sel0[23]),
        .I3(sel0[19]),
        .I4(sel0[20]),
        .O(int_ap_start_i_18_n_0));
  LUT6 #(
    .INIT(64'h0F050F0F0F050303)) 
    int_ap_start_i_19
       (.I0(dec_phi_fu_94[27]),
        .I1(\count_fu_102_reg[31]_0 [27]),
        .I2(sel0[29]),
        .I3(dec_phi_fu_94[28]),
        .I4(ap_phi_mux_empty_58_phi_fu_167_p41),
        .I5(\count_fu_102_reg[31]_0 [28]),
        .O(int_ap_start_i_19_n_0));
  LUT6 #(
    .INIT(64'h0F050F0F0F050303)) 
    int_ap_start_i_20
       (.I0(dec_phi_fu_94[24]),
        .I1(\count_fu_102_reg[31]_0 [24]),
        .I2(sel0[26]),
        .I3(dec_phi_fu_94[25]),
        .I4(ap_phi_mux_empty_58_phi_fu_167_p41),
        .I5(\count_fu_102_reg[31]_0 [25]),
        .O(int_ap_start_i_20_n_0));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    int_ap_start_i_21
       (.I0(sel0[29]),
        .I1(dec_phi_fu_94[28]),
        .I2(ap_phi_mux_empty_58_phi_fu_167_p41),
        .I3(\count_fu_102_reg[31]_0 [28]),
        .I4(sel0[26]),
        .I5(sel0[25]),
        .O(int_ap_start_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8888888)) 
    int_ap_start_i_3
       (.I0(p_7_in),
        .I1(m2s_enb_clrsts),
        .I2(int_ap_start_i_7_n_0),
        .I3(int_ap_start_i_8_n_0),
        .I4(int_ap_start_i_9_n_0),
        .I5(int_ap_start_reg),
        .O(ap_sync_paralleltostreamwithburst_U0_ap_ready));
  LUT5 #(
    .INIT(32'h80000000)) 
    int_ap_start_i_7
       (.I0(int_ap_start_i_11_n_0),
        .I1(int_ap_start_i_12_n_0),
        .I2(int_ap_start_i_13_n_0),
        .I3(int_ap_start_i_14_n_0),
        .I4(\ap_CS_fsm[1]_i_8_n_0 ),
        .O(int_ap_start_i_7_n_0));
  LUT6 #(
    .INIT(64'h0A02000000000000)) 
    int_ap_start_i_8
       (.I0(int_ap_start_i_15_n_0),
        .I1(sel0[18]),
        .I2(sel0[20]),
        .I3(sel0[19]),
        .I4(int_ap_start_i_16_n_0),
        .I5(int_ap_start_i_17_n_0),
        .O(int_ap_start_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    int_ap_start_i_9
       (.I0(int_ap_start_i_18_n_0),
        .I1(int_ap_start_i_19_n_0),
        .I2(int_ap_start_i_20_n_0),
        .I3(sel0[30]),
        .I4(sel0[31]),
        .I5(int_ap_start_i_21_n_0),
        .O(int_ap_start_i_9_n_0));
  LUT5 #(
    .INIT(32'h0800F7FF)) 
    \mOutPtr[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(\ap_CS_fsm_reg[21] [3]),
        .I2(dout_vld_reg),
        .I3(outbuf_full_n),
        .I4(\mOutPtr_reg[10] ),
        .O(E));
  LUT6 #(
    .INIT(64'h8080808080008080)) 
    mem_reg_i_1__0
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(outbuf_full_n),
        .I3(\icmp_ln110_reg_329_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(gmem1_RVALID),
        .O(we));
  LUT5 #(
    .INIT(32'h0D0D000D)) 
    \out_val_data_filed_V_reg_349[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(outbuf_full_n),
        .I2(\icmp_ln110_reg_329_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem1_RVALID),
        .O(out_val_data_filed_V_reg_3490));
  FDRE \out_val_data_filed_V_reg_349_reg[0] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[0]),
        .Q(din[0]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[10] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[10]),
        .Q(din[10]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[11] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[11]),
        .Q(din[11]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[12] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[12]),
        .Q(din[12]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[13] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[13]),
        .Q(din[13]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[14] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[14]),
        .Q(din[14]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[15] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[15]),
        .Q(din[15]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[16] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[16]),
        .Q(din[16]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[17] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[17]),
        .Q(din[17]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[18] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[18]),
        .Q(din[18]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[19] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[19]),
        .Q(din[19]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[1] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[1]),
        .Q(din[1]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[20] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[20]),
        .Q(din[20]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[21] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[21]),
        .Q(din[21]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[22] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[22]),
        .Q(din[22]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[23] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[23]),
        .Q(din[23]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[24] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[24]),
        .Q(din[24]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[25] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[25]),
        .Q(din[25]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[26] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[26]),
        .Q(din[26]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[27] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[27]),
        .Q(din[27]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[28] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[28]),
        .Q(din[28]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[29] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[29]),
        .Q(din[29]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[2] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[2]),
        .Q(din[2]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[30] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[30]),
        .Q(din[30]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[31] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[31]),
        .Q(din[31]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[3] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[3]),
        .Q(din[3]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[4] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[4]),
        .Q(din[4]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[5] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[5]),
        .Q(din[5]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[6] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[6]),
        .Q(din[6]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[7] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[7]),
        .Q(din[7]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[8] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[8]),
        .Q(din[8]),
        .R(1'b0));
  FDRE \out_val_data_filed_V_reg_349_reg[9] 
       (.C(ap_clk),
        .CE(out_val_data_filed_V_reg_3490),
        .D(dout[9]),
        .Q(din[9]),
        .R(1'b0));
  FDRE \out_val_last_V_reg_333_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_val_last_V_reg_333),
        .Q(din[34]),
        .R(1'b0));
  FDRE \out_val_last_V_reg_333_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(out_val_last_V_reg_333),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1010100000000000)) 
    ready_for_outstanding_i_1
       (.I0(dout_vld_reg),
        .I1(\icmp_ln110_reg_329_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg[21] [2]),
        .I4(\ap_CS_fsm_reg[21] [3]),
        .I5(dout[32]),
        .O(ready_for_outstanding));
endmodule

(* ORIG_REF_NAME = "userdma_regslice_both" *) 
module design_1_userdma_0_0_userdma_regslice_both
   (outStreamTop_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    \p_phi_loc_fu_66_reg[0] ,
    sendoutstream_U0_ap_done,
    sendoutstream_U0_ap_ready,
    D,
    \ap_CS_fsm_reg[4] ,
    \p_phi_loc_fu_66_reg[0]_0 ,
    \p_phi_loc_fu_66_reg[0]_1 ,
    outStreamTop_TDATA,
    SR,
    ap_clk,
    p_phi_loc_fu_66,
    p_7_in,
    m2s_sts_clear_c_dout,
    \int_m2s_buf_sts_reg[0] ,
    B_V_data_1_sel_wr_reg_0,
    outStreamTop_TREADY,
    ap_rst_n,
    ap_done_reg_reg,
    Q,
    outcount_empty_n,
    sendoutstream_U0_sts_clear_read,
    m2s_enb_clrsts_c_dout,
    int_m2s_buf_sts_ap_vld_reg,
    out_val_last_V_fu_70,
    int_m2s_buf_sts_ap_vld_reg_0,
    int_m2s_buf_sts_ap_vld__0,
    dout);
  output outStreamTop_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output \p_phi_loc_fu_66_reg[0] ;
  output sendoutstream_U0_ap_done;
  output sendoutstream_U0_ap_ready;
  output [1:0]D;
  output \ap_CS_fsm_reg[4] ;
  output \p_phi_loc_fu_66_reg[0]_0 ;
  output \p_phi_loc_fu_66_reg[0]_1 ;
  output [31:0]outStreamTop_TDATA;
  input [0:0]SR;
  input ap_clk;
  input p_phi_loc_fu_66;
  input p_7_in;
  input m2s_sts_clear_c_dout;
  input \int_m2s_buf_sts_reg[0] ;
  input B_V_data_1_sel_wr_reg_0;
  input outStreamTop_TREADY;
  input ap_rst_n;
  input ap_done_reg_reg;
  input [2:0]Q;
  input outcount_empty_n;
  input sendoutstream_U0_sts_clear_read;
  input m2s_enb_clrsts_c_dout;
  input int_m2s_buf_sts_ap_vld_reg;
  input out_val_last_V_fu_70;
  input int_m2s_buf_sts_ap_vld_reg_0;
  input int_m2s_buf_sts_ap_vld__0;
  input [31:0]dout;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[10] ;
  wire \B_V_data_1_payload_A_reg_n_0_[11] ;
  wire \B_V_data_1_payload_A_reg_n_0_[12] ;
  wire \B_V_data_1_payload_A_reg_n_0_[13] ;
  wire \B_V_data_1_payload_A_reg_n_0_[14] ;
  wire \B_V_data_1_payload_A_reg_n_0_[15] ;
  wire \B_V_data_1_payload_A_reg_n_0_[16] ;
  wire \B_V_data_1_payload_A_reg_n_0_[17] ;
  wire \B_V_data_1_payload_A_reg_n_0_[18] ;
  wire \B_V_data_1_payload_A_reg_n_0_[19] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[20] ;
  wire \B_V_data_1_payload_A_reg_n_0_[21] ;
  wire \B_V_data_1_payload_A_reg_n_0_[22] ;
  wire \B_V_data_1_payload_A_reg_n_0_[23] ;
  wire \B_V_data_1_payload_A_reg_n_0_[24] ;
  wire \B_V_data_1_payload_A_reg_n_0_[25] ;
  wire \B_V_data_1_payload_A_reg_n_0_[26] ;
  wire \B_V_data_1_payload_A_reg_n_0_[27] ;
  wire \B_V_data_1_payload_A_reg_n_0_[28] ;
  wire \B_V_data_1_payload_A_reg_n_0_[29] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[30] ;
  wire \B_V_data_1_payload_A_reg_n_0_[31] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_A_reg_n_0_[8] ;
  wire \B_V_data_1_payload_A_reg_n_0_[9] ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[10] ;
  wire \B_V_data_1_payload_B_reg_n_0_[11] ;
  wire \B_V_data_1_payload_B_reg_n_0_[12] ;
  wire \B_V_data_1_payload_B_reg_n_0_[13] ;
  wire \B_V_data_1_payload_B_reg_n_0_[14] ;
  wire \B_V_data_1_payload_B_reg_n_0_[15] ;
  wire \B_V_data_1_payload_B_reg_n_0_[16] ;
  wire \B_V_data_1_payload_B_reg_n_0_[17] ;
  wire \B_V_data_1_payload_B_reg_n_0_[18] ;
  wire \B_V_data_1_payload_B_reg_n_0_[19] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[20] ;
  wire \B_V_data_1_payload_B_reg_n_0_[21] ;
  wire \B_V_data_1_payload_B_reg_n_0_[22] ;
  wire \B_V_data_1_payload_B_reg_n_0_[23] ;
  wire \B_V_data_1_payload_B_reg_n_0_[24] ;
  wire \B_V_data_1_payload_B_reg_n_0_[25] ;
  wire \B_V_data_1_payload_B_reg_n_0_[26] ;
  wire \B_V_data_1_payload_B_reg_n_0_[27] ;
  wire \B_V_data_1_payload_B_reg_n_0_[28] ;
  wire \B_V_data_1_payload_B_reg_n_0_[29] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[30] ;
  wire \B_V_data_1_payload_B_reg_n_0_[31] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[8] ;
  wire \B_V_data_1_payload_B_reg_n_0_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_0;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_4__0_n_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire ap_rst_n;
  wire [31:0]dout;
  wire int_m2s_buf_sts_ap_vld__0;
  wire int_m2s_buf_sts_ap_vld_reg;
  wire int_m2s_buf_sts_ap_vld_reg_0;
  wire \int_m2s_buf_sts_reg[0] ;
  wire m2s_enb_clrsts_c_dout;
  wire m2s_sts_clear_c_dout;
  wire [31:0]outStreamTop_TDATA;
  wire outStreamTop_TREADY;
  wire outStreamTop_TREADY_int_regslice;
  wire out_val_last_V_fu_70;
  wire outcount_empty_n;
  wire p_7_in;
  wire p_9_in;
  wire p_phi_loc_fu_66;
  wire \p_phi_loc_fu_66_reg[0] ;
  wire \p_phi_loc_fu_66_reg[0]_0 ;
  wire \p_phi_loc_fu_66_reg[0]_1 ;
  wire sendoutstream_U0_ap_done;
  wire sendoutstream_U0_ap_ready;
  wire sendoutstream_U0_sts_clear_read;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(outStreamTop_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[10]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[11]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[12]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[13]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[14]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[15]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[16]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[17]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[18]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[19]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[20]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[21]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[22]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[23]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[24]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[25]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[26]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[27]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[28]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[29]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[30]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[31]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[8]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[9]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[31]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(outStreamTop_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[10]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[11]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[12]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[13]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[14]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[15]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[16]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[17]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[18]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[19]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[20]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[21]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[22]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[23]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[24]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[25]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[26]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[27]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[28]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[29]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[30]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[31]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[8]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[9]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(outStreamTop_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(outStreamTop_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'h8A88AA00)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(outStreamTop_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(outStreamTop_TREADY_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'hDFCF)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(outStreamTop_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(outStreamTop_TREADY_int_regslice),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(outStreamTop_TREADY_int_regslice),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(sendoutstream_U0_sts_clear_read),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sendoutstream_U0_ap_ready),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hA8A800A800A800A8)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(Q[2]),
        .I1(p_phi_loc_fu_66),
        .I2(int_m2s_buf_sts_ap_vld_reg),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(outStreamTop_TREADY_int_regslice),
        .I5(outStreamTop_TREADY),
        .O(sendoutstream_U0_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFF2222F222)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(Q[1]),
        .I1(outcount_empty_n),
        .I2(Q[0]),
        .I3(sendoutstream_U0_sts_clear_read),
        .I4(m2s_enb_clrsts_c_dout),
        .I5(\ap_CS_fsm[1]_i_4__0_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000044040404)) 
    \ap_CS_fsm[1]_i_4__0 
       (.I0(int_m2s_buf_sts_ap_vld_reg),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(outStreamTop_TREADY_int_regslice),
        .I4(outStreamTop_TREADY),
        .I5(p_phi_loc_fu_66),
        .O(\ap_CS_fsm[1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(outStreamTop_TREADY_int_regslice),
        .I3(outStreamTop_TREADY),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_done_reg_i_2
       (.I0(sendoutstream_U0_ap_ready),
        .I1(ap_done_reg_reg),
        .O(sendoutstream_U0_ap_done));
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    \int_m2s_buf_sts[0]_i_1 
       (.I0(p_9_in),
        .I1(p_phi_loc_fu_66),
        .I2(p_7_in),
        .I3(m2s_sts_clear_c_dout),
        .I4(\int_m2s_buf_sts_reg[0] ),
        .O(\p_phi_loc_fu_66_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'h44040404)) 
    \int_m2s_buf_sts[0]_i_2 
       (.I0(int_m2s_buf_sts_ap_vld_reg),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(outStreamTop_TREADY_int_regslice),
        .I4(outStreamTop_TREADY),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    int_m2s_buf_sts_ap_vld_i_1
       (.I0(p_9_in),
        .I1(p_phi_loc_fu_66),
        .I2(p_7_in),
        .I3(m2s_sts_clear_c_dout),
        .I4(int_m2s_buf_sts_ap_vld_reg_0),
        .I5(int_m2s_buf_sts_ap_vld__0),
        .O(\p_phi_loc_fu_66_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[24]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[25]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[26]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[27]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[28]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[29]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[30]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[31]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStreamTop_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .I2(B_V_data_1_sel),
        .O(outStreamTop_TDATA[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_val_last_V_fu_70[0]_i_1 
       (.I0(p_phi_loc_fu_66),
        .I1(p_9_in),
        .I2(out_val_last_V_fu_70),
        .O(\p_phi_loc_fu_66_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "userdma_regslice_both" *) 
module design_1_userdma_0_0_userdma_regslice_both_10
   (\B_V_data_1_state_reg[1]_0 ,
    inStreamTop_TVALID_int_regslice,
    B_V_data_1_sel,
    \B_V_data_1_state_reg[0]_0 ,
    din,
    SR,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    \B_V_data_1_state_reg[1]_1 ,
    inStreamTop_TVALID,
    ap_rst_n,
    inbuf_full_n,
    ap_enable_reg_pp0_iter1,
    inStreamTop_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output inStreamTop_TVALID_int_regslice;
  output B_V_data_1_sel;
  output \B_V_data_1_state_reg[0]_0 ;
  output [31:0]din;
  input [0:0]SR;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input \B_V_data_1_state_reg[1]_1 ;
  input inStreamTop_TVALID;
  input ap_rst_n;
  input inbuf_full_n;
  input ap_enable_reg_pp0_iter1;
  input [31:0]inStreamTop_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[10] ;
  wire \B_V_data_1_payload_A_reg_n_0_[11] ;
  wire \B_V_data_1_payload_A_reg_n_0_[12] ;
  wire \B_V_data_1_payload_A_reg_n_0_[13] ;
  wire \B_V_data_1_payload_A_reg_n_0_[14] ;
  wire \B_V_data_1_payload_A_reg_n_0_[15] ;
  wire \B_V_data_1_payload_A_reg_n_0_[16] ;
  wire \B_V_data_1_payload_A_reg_n_0_[17] ;
  wire \B_V_data_1_payload_A_reg_n_0_[18] ;
  wire \B_V_data_1_payload_A_reg_n_0_[19] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[20] ;
  wire \B_V_data_1_payload_A_reg_n_0_[21] ;
  wire \B_V_data_1_payload_A_reg_n_0_[22] ;
  wire \B_V_data_1_payload_A_reg_n_0_[23] ;
  wire \B_V_data_1_payload_A_reg_n_0_[24] ;
  wire \B_V_data_1_payload_A_reg_n_0_[25] ;
  wire \B_V_data_1_payload_A_reg_n_0_[26] ;
  wire \B_V_data_1_payload_A_reg_n_0_[27] ;
  wire \B_V_data_1_payload_A_reg_n_0_[28] ;
  wire \B_V_data_1_payload_A_reg_n_0_[29] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[30] ;
  wire \B_V_data_1_payload_A_reg_n_0_[31] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_A_reg_n_0_[8] ;
  wire \B_V_data_1_payload_A_reg_n_0_[9] ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[10] ;
  wire \B_V_data_1_payload_B_reg_n_0_[11] ;
  wire \B_V_data_1_payload_B_reg_n_0_[12] ;
  wire \B_V_data_1_payload_B_reg_n_0_[13] ;
  wire \B_V_data_1_payload_B_reg_n_0_[14] ;
  wire \B_V_data_1_payload_B_reg_n_0_[15] ;
  wire \B_V_data_1_payload_B_reg_n_0_[16] ;
  wire \B_V_data_1_payload_B_reg_n_0_[17] ;
  wire \B_V_data_1_payload_B_reg_n_0_[18] ;
  wire \B_V_data_1_payload_B_reg_n_0_[19] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[20] ;
  wire \B_V_data_1_payload_B_reg_n_0_[21] ;
  wire \B_V_data_1_payload_B_reg_n_0_[22] ;
  wire \B_V_data_1_payload_B_reg_n_0_[23] ;
  wire \B_V_data_1_payload_B_reg_n_0_[24] ;
  wire \B_V_data_1_payload_B_reg_n_0_[25] ;
  wire \B_V_data_1_payload_B_reg_n_0_[26] ;
  wire \B_V_data_1_payload_B_reg_n_0_[27] ;
  wire \B_V_data_1_payload_B_reg_n_0_[28] ;
  wire \B_V_data_1_payload_B_reg_n_0_[29] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[30] ;
  wire \B_V_data_1_payload_B_reg_n_0_[31] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[8] ;
  wire \B_V_data_1_payload_B_reg_n_0_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [31:0]din;
  wire [31:0]inStreamTop_TDATA;
  wire inStreamTop_TVALID;
  wire inStreamTop_TVALID_int_regslice;
  wire inbuf_full_n;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(inStreamTop_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStreamTop_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[31]_i_1 
       (.I0(inStreamTop_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStreamTop_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(inStreamTop_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hF080A0A0)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(inStreamTop_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_1 ),
        .I2(ap_rst_n),
        .I3(inStreamTop_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg[1]_1 ),
        .I1(inStreamTop_TVALID_int_regslice),
        .I2(inStreamTop_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(inStreamTop_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SR));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_10
       (.I0(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .I2(B_V_data_1_sel),
        .O(din[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_11
       (.I0(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .I2(B_V_data_1_sel),
        .O(din[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_12
       (.I0(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .I2(B_V_data_1_sel),
        .O(din[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_13
       (.I0(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .I2(B_V_data_1_sel),
        .O(din[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_14
       (.I0(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .I2(B_V_data_1_sel),
        .O(din[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_15
       (.I0(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .I2(B_V_data_1_sel),
        .O(din[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_16
       (.I0(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .I2(B_V_data_1_sel),
        .O(din[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_17
       (.I0(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .I2(B_V_data_1_sel),
        .O(din[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_18
       (.I0(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .I2(B_V_data_1_sel),
        .O(din[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_19
       (.I0(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .I2(B_V_data_1_sel),
        .O(din[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_20
       (.I0(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .I2(B_V_data_1_sel),
        .O(din[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_21
       (.I0(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .I2(B_V_data_1_sel),
        .O(din[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_22
       (.I0(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .I2(B_V_data_1_sel),
        .O(din[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_23
       (.I0(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .I2(B_V_data_1_sel),
        .O(din[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_24
       (.I0(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .I2(B_V_data_1_sel),
        .O(din[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_25
       (.I0(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .I2(B_V_data_1_sel),
        .O(din[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_26
       (.I0(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .I2(B_V_data_1_sel),
        .O(din[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_27
       (.I0(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .I2(B_V_data_1_sel),
        .O(din[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_28
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel),
        .O(din[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_29
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel),
        .O(din[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_30
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel),
        .O(din[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_31
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel),
        .O(din[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_32
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel),
        .O(din[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_33
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel),
        .O(din[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_34
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel),
        .O(din[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_35
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(din[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_4
       (.I0(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .I2(B_V_data_1_sel),
        .O(din[31]));
  LUT3 #(
    .INIT(8'h8F)) 
    mem_reg_i_4__1
       (.I0(inStreamTop_TVALID_int_regslice),
        .I1(inbuf_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_5
       (.I0(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .I2(B_V_data_1_sel),
        .O(din[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_6
       (.I0(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .I2(B_V_data_1_sel),
        .O(din[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_7
       (.I0(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .I2(B_V_data_1_sel),
        .O(din[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_8
       (.I0(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .I2(B_V_data_1_sel),
        .O(din[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_9
       (.I0(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .I2(B_V_data_1_sel),
        .O(din[26]));
endmodule

(* ORIG_REF_NAME = "userdma_regslice_both" *) 
module design_1_userdma_0_0_userdma_regslice_both__parameterized1
   (outStreamTop_TUSER,
    SR,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    outStreamTop_TREADY,
    ap_rst_n,
    dout);
  output [1:0]outStreamTop_TUSER;
  input [0:0]SR;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input outStreamTop_TREADY;
  input ap_rst_n;
  input [1:0]dout;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [3:2]B_V_data_1_payload_A;
  wire [3:2]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_0;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:0]dout;
  wire outStreamTop_TREADY;
  wire [1:0]outStreamTop_TUSER;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[0]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout[1]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[3]_i_1 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[0]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout[1]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(outStreamTop_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(outStreamTop_TREADY),
        .O(\B_V_data_1_state[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(outStreamTop_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStreamTop_TUSER[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(outStreamTop_TUSER[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \outStreamTop_TUSER[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(outStreamTop_TUSER[1]));
endmodule

(* ORIG_REF_NAME = "userdma_regslice_both" *) 
module design_1_userdma_0_0_userdma_regslice_both__parameterized1_12
   (B_V_data_1_sel,
    B_V_data_1_payload_A,
    B_V_data_1_payload_B,
    SR,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    Q,
    inStreamTop_TVALID,
    ap_rst_n,
    inStreamTop_TUSER);
  output B_V_data_1_sel;
  output [1:0]B_V_data_1_payload_A;
  output [1:0]B_V_data_1_payload_B;
  input [0:0]SR;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input [0:0]Q;
  input inStreamTop_TVALID;
  input ap_rst_n;
  input [1:0]inStreamTop_TUSER;

  wire [1:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[2]_i_1_n_0 ;
  wire \B_V_data_1_payload_A[3]_i_1_n_0 ;
  wire [1:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[2]_i_1_n_0 ;
  wire \B_V_data_1_payload_B[3]_i_1_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_0;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:0]inStreamTop_TUSER;
  wire inStreamTop_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(inStreamTop_TUSER[0]),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_A[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(inStreamTop_TUSER[1]),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_A[3]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[2]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[3]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[2]_i_1 
       (.I0(inStreamTop_TUSER[0]),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B[0]),
        .O(\B_V_data_1_payload_B[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[3]_i_1 
       (.I0(inStreamTop_TUSER[1]),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B[1]),
        .O(\B_V_data_1_payload_B[3]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[2]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[3]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF40)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(B_V_data_1_sel_rd_reg_0),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(inStreamTop_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBFF000088880000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(inStreamTop_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_rd_reg_0),
        .I3(Q),
        .I4(ap_rst_n),
        .I5(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h4FFF4F4F)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(B_V_data_1_sel_rd_reg_0),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(inStreamTop_TVALID),
        .I4(\B_V_data_1_state_reg_n_0_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "userdma_regslice_both" *) 
module design_1_userdma_0_0_userdma_regslice_both__parameterized2
   (outStreamTop_TLAST,
    SR,
    ap_clk,
    dout,
    B_V_data_1_sel_wr_reg_0,
    outStreamTop_TREADY,
    ap_rst_n);
  output [0:0]outStreamTop_TLAST;
  input [0:0]SR;
  input ap_clk;
  input [0:0]dout;
  input B_V_data_1_sel_wr_reg_0;
  input outStreamTop_TREADY;
  input ap_rst_n;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire B_V_data_1_payload_A;
  wire B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_0;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]dout;
  wire [0:0]outStreamTop_TLAST;
  wire outStreamTop_TREADY;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(dout),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(dout),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(outStreamTop_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2A0AA00)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(outStreamTop_TREADY),
        .I2(B_V_data_1_sel_wr_reg_0),
        .I3(\B_V_data_1_state_reg_n_0_[0] ),
        .I4(\B_V_data_1_state_reg_n_0_[1] ),
        .O(\B_V_data_1_state[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(outStreamTop_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStreamTop_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(outStreamTop_TLAST));
endmodule

(* ORIG_REF_NAME = "userdma_regslice_both" *) 
module design_1_userdma_0_0_userdma_regslice_both__parameterized2_11
   (din,
    SR,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    Q,
    inStreamTop_TVALID,
    ap_rst_n,
    inStreamTop_TLAST);
  output [0:0]din;
  input [0:0]SR;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input [0:0]Q;
  input inStreamTop_TVALID;
  input ap_rst_n;
  input [0:0]inStreamTop_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]din;
  wire [0:0]inStreamTop_TLAST;
  wire inStreamTop_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(inStreamTop_TLAST),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(inStreamTop_TLAST),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF40)) 
    B_V_data_1_sel_rd_i_1
       (.I0(B_V_data_1_sel_rd_reg_0),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(inStreamTop_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBFF000088880000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(inStreamTop_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_rd_reg_0),
        .I3(Q),
        .I4(ap_rst_n),
        .I5(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h4FFF4F4F)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(B_V_data_1_sel_rd_reg_0),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(inStreamTop_TVALID),
        .I4(\B_V_data_1_state_reg_n_0_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_36
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(din));
endmodule

(* ORIG_REF_NAME = "userdma_sendoutstream" *) 
module design_1_userdma_0_0_userdma_sendoutstream
   (\B_V_data_1_state_reg[0] ,
    ap_done_reg,
    \in_en_clrsts_read_reg_138_reg[0]_0 ,
    \p_phi_loc_fu_66_reg[0]_0 ,
    grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID,
    Q,
    sendoutstream_U0_ap_done,
    sendoutstream_U0_ap_ready,
    sendoutstream_U0_sts_clear_read,
    out,
    outStreamTop_TLAST,
    internal_empty_n_reg,
    \p_phi_loc_fu_66_reg[0]_1 ,
    outStreamTop_TDATA,
    outStreamTop_TUSER,
    SR,
    ap_clk,
    dout,
    DI,
    icmp_ln155_fu_139_p2_carry__1,
    icmp_ln155_fu_139_p2_carry__2,
    \ap_CS_fsm_reg[2]_0 ,
    S,
    ap_done_reg_reg_0,
    \in_en_clrsts_read_reg_138_reg[0]_1 ,
    p_7_in,
    m2s_sts_clear_c_dout,
    \int_m2s_buf_sts_reg[0] ,
    ap_rst_n,
    outStreamTop_TREADY,
    outbuf_empty_n,
    outcount_empty_n,
    m2s_enb_clrsts_c_dout,
    m2s_sts_clear_c_empty_n,
    m2s_enb_clrsts_c_empty_n,
    sendoutstream_U0_ap_start,
    icmp_ln155_fu_139_p2_carry__2_0,
    int_m2s_buf_sts_ap_vld_reg,
    int_m2s_buf_sts_ap_vld__0);
  output \B_V_data_1_state_reg[0] ;
  output ap_done_reg;
  output \in_en_clrsts_read_reg_138_reg[0]_0 ;
  output \p_phi_loc_fu_66_reg[0]_0 ;
  output grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID;
  output [2:0]Q;
  output sendoutstream_U0_ap_done;
  output sendoutstream_U0_ap_ready;
  output sendoutstream_U0_sts_clear_read;
  output [30:0]out;
  output [0:0]outStreamTop_TLAST;
  output internal_empty_n_reg;
  output \p_phi_loc_fu_66_reg[0]_1 ;
  output [31:0]outStreamTop_TDATA;
  output [1:0]outStreamTop_TUSER;
  input [0:0]SR;
  input ap_clk;
  input [34:0]dout;
  input [3:0]DI;
  input [3:0]icmp_ln155_fu_139_p2_carry__1;
  input [3:0]icmp_ln155_fu_139_p2_carry__2;
  input [3:0]\ap_CS_fsm_reg[2]_0 ;
  input [0:0]S;
  input ap_done_reg_reg_0;
  input \in_en_clrsts_read_reg_138_reg[0]_1 ;
  input p_7_in;
  input m2s_sts_clear_c_dout;
  input \int_m2s_buf_sts_reg[0] ;
  input ap_rst_n;
  input outStreamTop_TREADY;
  input outbuf_empty_n;
  input outcount_empty_n;
  input m2s_enb_clrsts_c_dout;
  input m2s_sts_clear_c_empty_n;
  input m2s_enb_clrsts_c_empty_n;
  input sendoutstream_U0_ap_start;
  input [29:0]icmp_ln155_fu_139_p2_carry__2_0;
  input int_m2s_buf_sts_ap_vld_reg;
  input int_m2s_buf_sts_ap_vld__0;

  wire \B_V_data_1_state_reg[0] ;
  wire [3:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [3:0]\ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_rst_n;
  wire [34:0]dout;
  wire grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_start_reg;
  wire grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_n_34;
  wire grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_n_35;
  wire grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID;
  wire [3:0]icmp_ln155_fu_139_p2_carry__1;
  wire [3:0]icmp_ln155_fu_139_p2_carry__2;
  wire [29:0]icmp_ln155_fu_139_p2_carry__2_0;
  wire \in_en_clrsts_read_reg_138_reg[0]_0 ;
  wire \in_en_clrsts_read_reg_138_reg[0]_1 ;
  wire int_m2s_buf_sts_ap_vld__0;
  wire int_m2s_buf_sts_ap_vld_reg;
  wire \int_m2s_buf_sts_reg[0] ;
  wire internal_empty_n_reg;
  wire m2s_enb_clrsts_c_dout;
  wire m2s_enb_clrsts_c_empty_n;
  wire m2s_sts_clear_c_dout;
  wire m2s_sts_clear_c_empty_n;
  wire [30:0]out;
  wire [31:0]outStreamTop_TDATA;
  wire [0:0]outStreamTop_TLAST;
  wire outStreamTop_TREADY;
  wire outStreamTop_TREADY_int_regslice;
  wire [1:0]outStreamTop_TUSER;
  wire out_val_last_V_fu_70;
  wire outbuf_empty_n;
  wire outcount_empty_n;
  wire p_7_in;
  wire p_phi_loc_fu_66;
  wire \p_phi_loc_fu_66_reg[0]_0 ;
  wire \p_phi_loc_fu_66_reg[0]_1 ;
  wire regslice_both_outStreamTop_V_data_V_U_n_7;
  wire regslice_both_outStreamTop_V_data_V_U_n_8;
  wire sendoutstream_U0_ap_done;
  wire sendoutstream_U0_ap_ready;
  wire sendoutstream_U0_ap_start;
  wire sendoutstream_U0_outcount48_read;
  wire sendoutstream_U0_sts_clear_read;

  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(m2s_sts_clear_c_empty_n),
        .I3(m2s_enb_clrsts_c_empty_n),
        .I4(sendoutstream_U0_ap_start),
        .O(sendoutstream_U0_sts_clear_read));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q[1]),
        .I1(outcount_empty_n),
        .O(sendoutstream_U0_outcount48_read));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sendoutstream_U0_outcount48_read),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  design_1_userdma_0_0_userdma_sendoutstream_Pipeline_VITIS_LOOP_155_2 grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101
       (.D(ap_NS_fsm[4:3]),
        .DI(DI),
        .Q({Q[2],ap_CS_fsm_state3,Q[0]}),
        .S(S),
        .SR(SR),
        .\ap_CS_fsm_reg[1]_0 (grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID),
        .\ap_CS_fsm_reg[2]_0 (grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_n_35),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[4] (regslice_both_outStreamTop_V_data_V_U_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout(dout[34]),
        .grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_start_reg(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_start_reg),
        .icmp_ln155_fu_139_p2_carry__1_0(icmp_ln155_fu_139_p2_carry__1),
        .icmp_ln155_fu_139_p2_carry__2_0(icmp_ln155_fu_139_p2_carry__2),
        .icmp_ln155_fu_139_p2_carry__2_1(icmp_ln155_fu_139_p2_carry__2_0),
        .out(out),
        .outStreamTop_TREADY_int_regslice(outStreamTop_TREADY_int_regslice),
        .out_val_last_V_fu_70(out_val_last_V_fu_70),
        .outbuf_empty_n(outbuf_empty_n),
        .p_7_in(p_7_in),
        .p_phi_loc_fu_66(p_phi_loc_fu_66),
        .\p_phi_reg_116_reg[0]_0 (grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_n_34));
  FDRE #(
    .INIT(1'b0)) 
    grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_n_35),
        .Q(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_start_reg),
        .R(SR));
  FDRE \in_en_clrsts_read_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_en_clrsts_read_reg_138_reg[0]_1 ),
        .Q(\in_en_clrsts_read_reg_138_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    internal_full_n_i_2__4
       (.I0(sendoutstream_U0_ap_start),
        .I1(m2s_sts_clear_c_empty_n),
        .I2(Q[0]),
        .I3(ap_done_reg),
        .I4(m2s_enb_clrsts_c_empty_n),
        .O(internal_empty_n_reg));
  FDRE \out_val_last_V_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_outStreamTop_V_data_V_U_n_8),
        .Q(out_val_last_V_fu_70),
        .R(1'b0));
  FDRE \p_phi_loc_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_n_34),
        .Q(p_phi_loc_fu_66),
        .R(1'b0));
  design_1_userdma_0_0_userdma_regslice_both regslice_both_outStreamTop_V_data_V_U
       (.B_V_data_1_sel_wr_reg_0(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .D(ap_NS_fsm[1:0]),
        .Q({ap_CS_fsm_state5,Q[1:0]}),
        .SR(SR),
        .\ap_CS_fsm_reg[4] (regslice_both_outStreamTop_V_data_V_U_n_7),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .dout(dout[31:0]),
        .int_m2s_buf_sts_ap_vld__0(int_m2s_buf_sts_ap_vld__0),
        .int_m2s_buf_sts_ap_vld_reg(\in_en_clrsts_read_reg_138_reg[0]_0 ),
        .int_m2s_buf_sts_ap_vld_reg_0(int_m2s_buf_sts_ap_vld_reg),
        .\int_m2s_buf_sts_reg[0] (\int_m2s_buf_sts_reg[0] ),
        .m2s_enb_clrsts_c_dout(m2s_enb_clrsts_c_dout),
        .m2s_sts_clear_c_dout(m2s_sts_clear_c_dout),
        .outStreamTop_TDATA(outStreamTop_TDATA),
        .outStreamTop_TREADY(outStreamTop_TREADY),
        .outStreamTop_TREADY_int_regslice(outStreamTop_TREADY_int_regslice),
        .out_val_last_V_fu_70(out_val_last_V_fu_70),
        .outcount_empty_n(outcount_empty_n),
        .p_7_in(p_7_in),
        .p_phi_loc_fu_66(p_phi_loc_fu_66),
        .\p_phi_loc_fu_66_reg[0] (\p_phi_loc_fu_66_reg[0]_0 ),
        .\p_phi_loc_fu_66_reg[0]_0 (regslice_both_outStreamTop_V_data_V_U_n_8),
        .\p_phi_loc_fu_66_reg[0]_1 (\p_phi_loc_fu_66_reg[0]_1 ),
        .sendoutstream_U0_ap_done(sendoutstream_U0_ap_done),
        .sendoutstream_U0_ap_ready(sendoutstream_U0_ap_ready),
        .sendoutstream_U0_sts_clear_read(sendoutstream_U0_sts_clear_read));
  design_1_userdma_0_0_userdma_regslice_both__parameterized2 regslice_both_outStreamTop_V_last_V_U
       (.B_V_data_1_sel_wr_reg_0(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout(dout[34]),
        .outStreamTop_TLAST(outStreamTop_TLAST),
        .outStreamTop_TREADY(outStreamTop_TREADY));
  design_1_userdma_0_0_userdma_regslice_both__parameterized1 regslice_both_outStreamTop_V_user_V_U
       (.B_V_data_1_sel_wr_reg_0(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_outStreamTop_TVALID),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout(dout[33:32]),
        .outStreamTop_TREADY(outStreamTop_TREADY),
        .outStreamTop_TUSER(outStreamTop_TUSER));
endmodule

(* ORIG_REF_NAME = "userdma_sendoutstream_Pipeline_VITIS_LOOP_155_2" *) 
module design_1_userdma_0_0_userdma_sendoutstream_Pipeline_VITIS_LOOP_155_2
   (\ap_CS_fsm_reg[1]_0 ,
    D,
    out,
    \p_phi_reg_116_reg[0]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    DI,
    icmp_ln155_fu_139_p2_carry__1_0,
    icmp_ln155_fu_139_p2_carry__2_0,
    \ap_CS_fsm_reg[2]_1 ,
    S,
    ap_clk,
    ap_rst_n,
    grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_start_reg,
    outbuf_empty_n,
    Q,
    outStreamTop_TREADY_int_regslice,
    p_7_in,
    \ap_CS_fsm_reg[4] ,
    icmp_ln155_fu_139_p2_carry__2_1,
    dout,
    out_val_last_V_fu_70,
    p_phi_loc_fu_66,
    SR);
  output \ap_CS_fsm_reg[1]_0 ;
  output [1:0]D;
  output [30:0]out;
  output \p_phi_reg_116_reg[0]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  input [3:0]DI;
  input [3:0]icmp_ln155_fu_139_p2_carry__1_0;
  input [3:0]icmp_ln155_fu_139_p2_carry__2_0;
  input [3:0]\ap_CS_fsm_reg[2]_1 ;
  input [0:0]S;
  input ap_clk;
  input ap_rst_n;
  input grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_start_reg;
  input outbuf_empty_n;
  input [2:0]Q;
  input outStreamTop_TREADY_int_regslice;
  input p_7_in;
  input \ap_CS_fsm_reg[4] ;
  input [29:0]icmp_ln155_fu_139_p2_carry__2_1;
  input [0:0]dout;
  input out_val_last_V_fu_70;
  input p_phi_loc_fu_66;
  input [0:0]SR;

  wire [1:0]D;
  wire [3:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_2__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [3:0]\ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm14_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_i_2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst_n;
  wire [0:0]dout;
  wire grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_ready;
  wire grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_start_reg;
  wire grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_p_phi_out_ap_vld;
  wire i_fu_660;
  wire \i_fu_66[0]_i_4_n_0 ;
  wire \i_fu_66_reg[0]_i_3_n_0 ;
  wire \i_fu_66_reg[0]_i_3_n_1 ;
  wire \i_fu_66_reg[0]_i_3_n_2 ;
  wire \i_fu_66_reg[0]_i_3_n_3 ;
  wire \i_fu_66_reg[0]_i_3_n_4 ;
  wire \i_fu_66_reg[0]_i_3_n_5 ;
  wire \i_fu_66_reg[0]_i_3_n_6 ;
  wire \i_fu_66_reg[0]_i_3_n_7 ;
  wire \i_fu_66_reg[12]_i_1_n_0 ;
  wire \i_fu_66_reg[12]_i_1_n_1 ;
  wire \i_fu_66_reg[12]_i_1_n_2 ;
  wire \i_fu_66_reg[12]_i_1_n_3 ;
  wire \i_fu_66_reg[12]_i_1_n_4 ;
  wire \i_fu_66_reg[12]_i_1_n_5 ;
  wire \i_fu_66_reg[12]_i_1_n_6 ;
  wire \i_fu_66_reg[12]_i_1_n_7 ;
  wire \i_fu_66_reg[16]_i_1_n_0 ;
  wire \i_fu_66_reg[16]_i_1_n_1 ;
  wire \i_fu_66_reg[16]_i_1_n_2 ;
  wire \i_fu_66_reg[16]_i_1_n_3 ;
  wire \i_fu_66_reg[16]_i_1_n_4 ;
  wire \i_fu_66_reg[16]_i_1_n_5 ;
  wire \i_fu_66_reg[16]_i_1_n_6 ;
  wire \i_fu_66_reg[16]_i_1_n_7 ;
  wire \i_fu_66_reg[20]_i_1_n_0 ;
  wire \i_fu_66_reg[20]_i_1_n_1 ;
  wire \i_fu_66_reg[20]_i_1_n_2 ;
  wire \i_fu_66_reg[20]_i_1_n_3 ;
  wire \i_fu_66_reg[20]_i_1_n_4 ;
  wire \i_fu_66_reg[20]_i_1_n_5 ;
  wire \i_fu_66_reg[20]_i_1_n_6 ;
  wire \i_fu_66_reg[20]_i_1_n_7 ;
  wire \i_fu_66_reg[24]_i_1_n_0 ;
  wire \i_fu_66_reg[24]_i_1_n_1 ;
  wire \i_fu_66_reg[24]_i_1_n_2 ;
  wire \i_fu_66_reg[24]_i_1_n_3 ;
  wire \i_fu_66_reg[24]_i_1_n_4 ;
  wire \i_fu_66_reg[24]_i_1_n_5 ;
  wire \i_fu_66_reg[24]_i_1_n_6 ;
  wire \i_fu_66_reg[24]_i_1_n_7 ;
  wire \i_fu_66_reg[28]_i_1_n_2 ;
  wire \i_fu_66_reg[28]_i_1_n_3 ;
  wire \i_fu_66_reg[28]_i_1_n_5 ;
  wire \i_fu_66_reg[28]_i_1_n_6 ;
  wire \i_fu_66_reg[28]_i_1_n_7 ;
  wire \i_fu_66_reg[4]_i_1_n_0 ;
  wire \i_fu_66_reg[4]_i_1_n_1 ;
  wire \i_fu_66_reg[4]_i_1_n_2 ;
  wire \i_fu_66_reg[4]_i_1_n_3 ;
  wire \i_fu_66_reg[4]_i_1_n_4 ;
  wire \i_fu_66_reg[4]_i_1_n_5 ;
  wire \i_fu_66_reg[4]_i_1_n_6 ;
  wire \i_fu_66_reg[4]_i_1_n_7 ;
  wire \i_fu_66_reg[8]_i_1_n_0 ;
  wire \i_fu_66_reg[8]_i_1_n_1 ;
  wire \i_fu_66_reg[8]_i_1_n_2 ;
  wire \i_fu_66_reg[8]_i_1_n_3 ;
  wire \i_fu_66_reg[8]_i_1_n_4 ;
  wire \i_fu_66_reg[8]_i_1_n_5 ;
  wire \i_fu_66_reg[8]_i_1_n_6 ;
  wire \i_fu_66_reg[8]_i_1_n_7 ;
  wire icmp_ln155_fu_139_p2;
  wire icmp_ln155_fu_139_p2_carry__0_i_5_n_0;
  wire icmp_ln155_fu_139_p2_carry__0_i_6_n_0;
  wire icmp_ln155_fu_139_p2_carry__0_i_7_n_0;
  wire icmp_ln155_fu_139_p2_carry__0_i_8_n_0;
  wire icmp_ln155_fu_139_p2_carry__0_n_0;
  wire icmp_ln155_fu_139_p2_carry__0_n_1;
  wire icmp_ln155_fu_139_p2_carry__0_n_2;
  wire icmp_ln155_fu_139_p2_carry__0_n_3;
  wire [3:0]icmp_ln155_fu_139_p2_carry__1_0;
  wire icmp_ln155_fu_139_p2_carry__1_i_5_n_0;
  wire icmp_ln155_fu_139_p2_carry__1_i_6_n_0;
  wire icmp_ln155_fu_139_p2_carry__1_i_7_n_0;
  wire icmp_ln155_fu_139_p2_carry__1_i_8_n_0;
  wire icmp_ln155_fu_139_p2_carry__1_n_0;
  wire icmp_ln155_fu_139_p2_carry__1_n_1;
  wire icmp_ln155_fu_139_p2_carry__1_n_2;
  wire icmp_ln155_fu_139_p2_carry__1_n_3;
  wire [3:0]icmp_ln155_fu_139_p2_carry__2_0;
  wire [29:0]icmp_ln155_fu_139_p2_carry__2_1;
  wire icmp_ln155_fu_139_p2_carry__2_i_6_n_0;
  wire icmp_ln155_fu_139_p2_carry__2_i_7_n_0;
  wire icmp_ln155_fu_139_p2_carry__2_i_8_n_0;
  wire icmp_ln155_fu_139_p2_carry__2_n_1;
  wire icmp_ln155_fu_139_p2_carry__2_n_2;
  wire icmp_ln155_fu_139_p2_carry__2_n_3;
  wire icmp_ln155_fu_139_p2_carry_i_5_n_0;
  wire icmp_ln155_fu_139_p2_carry_i_6_n_0;
  wire icmp_ln155_fu_139_p2_carry_i_7_n_0;
  wire icmp_ln155_fu_139_p2_carry_i_8_n_0;
  wire icmp_ln155_fu_139_p2_carry_n_0;
  wire icmp_ln155_fu_139_p2_carry_n_1;
  wire icmp_ln155_fu_139_p2_carry_n_2;
  wire icmp_ln155_fu_139_p2_carry_n_3;
  wire icmp_ln155_reg_197;
  wire \icmp_ln155_reg_197[0]_i_1_n_0 ;
  wire [30:0]out;
  wire outStreamTop_TREADY_int_regslice;
  wire out_val_last_V_fu_70;
  wire outbuf_empty_n;
  wire p_7_in;
  wire p_phi_loc_fu_66;
  wire p_phi_reg_116;
  wire \p_phi_reg_116[0]_i_1_n_0 ;
  wire \p_phi_reg_116_reg[0]_0 ;
  wire [3:2]\NLW_i_fu_66_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_66_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln155_fu_139_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln155_fu_139_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln155_fu_139_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln155_fu_139_p2_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(outbuf_empty_n),
        .I3(Q[2]),
        .I4(outStreamTop_TREADY_int_regslice),
        .I5(icmp_ln155_reg_197),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_ready),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_start_reg),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFF0000000B000B)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm[1]_i_2__1_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_ready),
        .I3(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_p_phi_out_ap_vld),
        .I4(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAEEEEEEEAAAAAAAA)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(icmp_ln155_fu_139_p2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(outbuf_empty_n),
        .I3(Q[2]),
        .I4(outStreamTop_TREADY_int_regslice),
        .I5(icmp_ln155_reg_197),
        .O(\ap_CS_fsm[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln155_fu_139_p2),
        .I3(ap_block_pp0_stage0_subdone),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hD555FFFF)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(icmp_ln155_reg_197),
        .I1(outStreamTop_TREADY_int_regslice),
        .I2(Q[2]),
        .I3(outbuf_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'hFFFF5100)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_ready),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_start_reg),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_NS_fsm[0]),
        .I1(Q[2]),
        .I2(p_7_in),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_p_phi_out_ap_vld),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_p_phi_out_ap_vld),
        .Q(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'hA888A8880000A888)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\ap_CS_fsm[1]_i_2__1_n_0 ),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88A0880000A00000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter1_i_2_n_0),
        .I5(icmp_ln155_fu_139_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_ready),
        .I2(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_66[0]_i_1 
       (.I0(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm14_out));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_fu_66[0]_i_2 
       (.I0(icmp_ln155_fu_139_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(i_fu_660));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_66[0]_i_4 
       (.I0(out[0]),
        .O(\i_fu_66[0]_i_4_n_0 ));
  FDRE \i_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[0]_i_3_n_7 ),
        .Q(out[0]),
        .R(ap_NS_fsm14_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_66_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_fu_66_reg[0]_i_3_n_0 ,\i_fu_66_reg[0]_i_3_n_1 ,\i_fu_66_reg[0]_i_3_n_2 ,\i_fu_66_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_66_reg[0]_i_3_n_4 ,\i_fu_66_reg[0]_i_3_n_5 ,\i_fu_66_reg[0]_i_3_n_6 ,\i_fu_66_reg[0]_i_3_n_7 }),
        .S({out[3:1],\i_fu_66[0]_i_4_n_0 }));
  FDRE \i_fu_66_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[8]_i_1_n_5 ),
        .Q(out[10]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[8]_i_1_n_4 ),
        .Q(out[11]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[12]_i_1_n_7 ),
        .Q(out[12]),
        .R(ap_NS_fsm14_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_66_reg[12]_i_1 
       (.CI(\i_fu_66_reg[8]_i_1_n_0 ),
        .CO({\i_fu_66_reg[12]_i_1_n_0 ,\i_fu_66_reg[12]_i_1_n_1 ,\i_fu_66_reg[12]_i_1_n_2 ,\i_fu_66_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_66_reg[12]_i_1_n_4 ,\i_fu_66_reg[12]_i_1_n_5 ,\i_fu_66_reg[12]_i_1_n_6 ,\i_fu_66_reg[12]_i_1_n_7 }),
        .S(out[15:12]));
  FDRE \i_fu_66_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[12]_i_1_n_6 ),
        .Q(out[13]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[12]_i_1_n_5 ),
        .Q(out[14]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[12]_i_1_n_4 ),
        .Q(out[15]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[16]_i_1_n_7 ),
        .Q(out[16]),
        .R(ap_NS_fsm14_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_66_reg[16]_i_1 
       (.CI(\i_fu_66_reg[12]_i_1_n_0 ),
        .CO({\i_fu_66_reg[16]_i_1_n_0 ,\i_fu_66_reg[16]_i_1_n_1 ,\i_fu_66_reg[16]_i_1_n_2 ,\i_fu_66_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_66_reg[16]_i_1_n_4 ,\i_fu_66_reg[16]_i_1_n_5 ,\i_fu_66_reg[16]_i_1_n_6 ,\i_fu_66_reg[16]_i_1_n_7 }),
        .S(out[19:16]));
  FDRE \i_fu_66_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[16]_i_1_n_6 ),
        .Q(out[17]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[16]_i_1_n_5 ),
        .Q(out[18]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[16]_i_1_n_4 ),
        .Q(out[19]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[0]_i_3_n_6 ),
        .Q(out[1]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[20]_i_1_n_7 ),
        .Q(out[20]),
        .R(ap_NS_fsm14_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_66_reg[20]_i_1 
       (.CI(\i_fu_66_reg[16]_i_1_n_0 ),
        .CO({\i_fu_66_reg[20]_i_1_n_0 ,\i_fu_66_reg[20]_i_1_n_1 ,\i_fu_66_reg[20]_i_1_n_2 ,\i_fu_66_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_66_reg[20]_i_1_n_4 ,\i_fu_66_reg[20]_i_1_n_5 ,\i_fu_66_reg[20]_i_1_n_6 ,\i_fu_66_reg[20]_i_1_n_7 }),
        .S(out[23:20]));
  FDRE \i_fu_66_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[20]_i_1_n_6 ),
        .Q(out[21]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[20]_i_1_n_5 ),
        .Q(out[22]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[20]_i_1_n_4 ),
        .Q(out[23]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[24]_i_1_n_7 ),
        .Q(out[24]),
        .R(ap_NS_fsm14_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_66_reg[24]_i_1 
       (.CI(\i_fu_66_reg[20]_i_1_n_0 ),
        .CO({\i_fu_66_reg[24]_i_1_n_0 ,\i_fu_66_reg[24]_i_1_n_1 ,\i_fu_66_reg[24]_i_1_n_2 ,\i_fu_66_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_66_reg[24]_i_1_n_4 ,\i_fu_66_reg[24]_i_1_n_5 ,\i_fu_66_reg[24]_i_1_n_6 ,\i_fu_66_reg[24]_i_1_n_7 }),
        .S(out[27:24]));
  FDRE \i_fu_66_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[24]_i_1_n_6 ),
        .Q(out[25]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[24]_i_1_n_5 ),
        .Q(out[26]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[24]_i_1_n_4 ),
        .Q(out[27]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[28]_i_1_n_7 ),
        .Q(out[28]),
        .R(ap_NS_fsm14_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_66_reg[28]_i_1 
       (.CI(\i_fu_66_reg[24]_i_1_n_0 ),
        .CO({\NLW_i_fu_66_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_fu_66_reg[28]_i_1_n_2 ,\i_fu_66_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_66_reg[28]_i_1_O_UNCONNECTED [3],\i_fu_66_reg[28]_i_1_n_5 ,\i_fu_66_reg[28]_i_1_n_6 ,\i_fu_66_reg[28]_i_1_n_7 }),
        .S({1'b0,out[30:28]}));
  FDRE \i_fu_66_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[28]_i_1_n_6 ),
        .Q(out[29]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[0]_i_3_n_5 ),
        .Q(out[2]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[28]_i_1_n_5 ),
        .Q(out[30]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[0]_i_3_n_4 ),
        .Q(out[3]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[4]_i_1_n_7 ),
        .Q(out[4]),
        .R(ap_NS_fsm14_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_66_reg[4]_i_1 
       (.CI(\i_fu_66_reg[0]_i_3_n_0 ),
        .CO({\i_fu_66_reg[4]_i_1_n_0 ,\i_fu_66_reg[4]_i_1_n_1 ,\i_fu_66_reg[4]_i_1_n_2 ,\i_fu_66_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_66_reg[4]_i_1_n_4 ,\i_fu_66_reg[4]_i_1_n_5 ,\i_fu_66_reg[4]_i_1_n_6 ,\i_fu_66_reg[4]_i_1_n_7 }),
        .S(out[7:4]));
  FDRE \i_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[4]_i_1_n_6 ),
        .Q(out[5]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[4]_i_1_n_5 ),
        .Q(out[6]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[4]_i_1_n_4 ),
        .Q(out[7]),
        .R(ap_NS_fsm14_out));
  FDRE \i_fu_66_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[8]_i_1_n_7 ),
        .Q(out[8]),
        .R(ap_NS_fsm14_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_66_reg[8]_i_1 
       (.CI(\i_fu_66_reg[4]_i_1_n_0 ),
        .CO({\i_fu_66_reg[8]_i_1_n_0 ,\i_fu_66_reg[8]_i_1_n_1 ,\i_fu_66_reg[8]_i_1_n_2 ,\i_fu_66_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_66_reg[8]_i_1_n_4 ,\i_fu_66_reg[8]_i_1_n_5 ,\i_fu_66_reg[8]_i_1_n_6 ,\i_fu_66_reg[8]_i_1_n_7 }),
        .S(out[11:8]));
  FDRE \i_fu_66_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[8]_i_1_n_6 ),
        .Q(out[9]),
        .R(ap_NS_fsm14_out));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln155_fu_139_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln155_fu_139_p2_carry_n_0,icmp_ln155_fu_139_p2_carry_n_1,icmp_ln155_fu_139_p2_carry_n_2,icmp_ln155_fu_139_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_icmp_ln155_fu_139_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln155_fu_139_p2_carry_i_5_n_0,icmp_ln155_fu_139_p2_carry_i_6_n_0,icmp_ln155_fu_139_p2_carry_i_7_n_0,icmp_ln155_fu_139_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln155_fu_139_p2_carry__0
       (.CI(icmp_ln155_fu_139_p2_carry_n_0),
        .CO({icmp_ln155_fu_139_p2_carry__0_n_0,icmp_ln155_fu_139_p2_carry__0_n_1,icmp_ln155_fu_139_p2_carry__0_n_2,icmp_ln155_fu_139_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(icmp_ln155_fu_139_p2_carry__1_0),
        .O(NLW_icmp_ln155_fu_139_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln155_fu_139_p2_carry__0_i_5_n_0,icmp_ln155_fu_139_p2_carry__0_i_6_n_0,icmp_ln155_fu_139_p2_carry__0_i_7_n_0,icmp_ln155_fu_139_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_139_p2_carry__0_i_5
       (.I0(out[15]),
        .I1(icmp_ln155_fu_139_p2_carry__2_1[15]),
        .I2(out[14]),
        .I3(icmp_ln155_fu_139_p2_carry__2_1[14]),
        .O(icmp_ln155_fu_139_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_139_p2_carry__0_i_6
       (.I0(out[13]),
        .I1(icmp_ln155_fu_139_p2_carry__2_1[13]),
        .I2(out[12]),
        .I3(icmp_ln155_fu_139_p2_carry__2_1[12]),
        .O(icmp_ln155_fu_139_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_139_p2_carry__0_i_7
       (.I0(out[11]),
        .I1(icmp_ln155_fu_139_p2_carry__2_1[11]),
        .I2(out[10]),
        .I3(icmp_ln155_fu_139_p2_carry__2_1[10]),
        .O(icmp_ln155_fu_139_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_139_p2_carry__0_i_8
       (.I0(out[9]),
        .I1(icmp_ln155_fu_139_p2_carry__2_1[9]),
        .I2(out[8]),
        .I3(icmp_ln155_fu_139_p2_carry__2_1[8]),
        .O(icmp_ln155_fu_139_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln155_fu_139_p2_carry__1
       (.CI(icmp_ln155_fu_139_p2_carry__0_n_0),
        .CO({icmp_ln155_fu_139_p2_carry__1_n_0,icmp_ln155_fu_139_p2_carry__1_n_1,icmp_ln155_fu_139_p2_carry__1_n_2,icmp_ln155_fu_139_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(icmp_ln155_fu_139_p2_carry__2_0),
        .O(NLW_icmp_ln155_fu_139_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln155_fu_139_p2_carry__1_i_5_n_0,icmp_ln155_fu_139_p2_carry__1_i_6_n_0,icmp_ln155_fu_139_p2_carry__1_i_7_n_0,icmp_ln155_fu_139_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_139_p2_carry__1_i_5
       (.I0(out[23]),
        .I1(icmp_ln155_fu_139_p2_carry__2_1[23]),
        .I2(out[22]),
        .I3(icmp_ln155_fu_139_p2_carry__2_1[22]),
        .O(icmp_ln155_fu_139_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_139_p2_carry__1_i_6
       (.I0(out[21]),
        .I1(icmp_ln155_fu_139_p2_carry__2_1[21]),
        .I2(out[20]),
        .I3(icmp_ln155_fu_139_p2_carry__2_1[20]),
        .O(icmp_ln155_fu_139_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_139_p2_carry__1_i_7
       (.I0(out[19]),
        .I1(icmp_ln155_fu_139_p2_carry__2_1[19]),
        .I2(out[18]),
        .I3(icmp_ln155_fu_139_p2_carry__2_1[18]),
        .O(icmp_ln155_fu_139_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_139_p2_carry__1_i_8
       (.I0(out[17]),
        .I1(icmp_ln155_fu_139_p2_carry__2_1[17]),
        .I2(out[16]),
        .I3(icmp_ln155_fu_139_p2_carry__2_1[16]),
        .O(icmp_ln155_fu_139_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln155_fu_139_p2_carry__2
       (.CI(icmp_ln155_fu_139_p2_carry__1_n_0),
        .CO({icmp_ln155_fu_139_p2,icmp_ln155_fu_139_p2_carry__2_n_1,icmp_ln155_fu_139_p2_carry__2_n_2,icmp_ln155_fu_139_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\ap_CS_fsm_reg[2]_1 ),
        .O(NLW_icmp_ln155_fu_139_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({S,icmp_ln155_fu_139_p2_carry__2_i_6_n_0,icmp_ln155_fu_139_p2_carry__2_i_7_n_0,icmp_ln155_fu_139_p2_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_139_p2_carry__2_i_6
       (.I0(out[29]),
        .I1(icmp_ln155_fu_139_p2_carry__2_1[29]),
        .I2(out[28]),
        .I3(icmp_ln155_fu_139_p2_carry__2_1[28]),
        .O(icmp_ln155_fu_139_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_139_p2_carry__2_i_7
       (.I0(out[27]),
        .I1(icmp_ln155_fu_139_p2_carry__2_1[27]),
        .I2(out[26]),
        .I3(icmp_ln155_fu_139_p2_carry__2_1[26]),
        .O(icmp_ln155_fu_139_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_139_p2_carry__2_i_8
       (.I0(out[25]),
        .I1(icmp_ln155_fu_139_p2_carry__2_1[25]),
        .I2(out[24]),
        .I3(icmp_ln155_fu_139_p2_carry__2_1[24]),
        .O(icmp_ln155_fu_139_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_139_p2_carry_i_5
       (.I0(out[7]),
        .I1(icmp_ln155_fu_139_p2_carry__2_1[7]),
        .I2(out[6]),
        .I3(icmp_ln155_fu_139_p2_carry__2_1[6]),
        .O(icmp_ln155_fu_139_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_139_p2_carry_i_6
       (.I0(out[5]),
        .I1(icmp_ln155_fu_139_p2_carry__2_1[5]),
        .I2(out[4]),
        .I3(icmp_ln155_fu_139_p2_carry__2_1[4]),
        .O(icmp_ln155_fu_139_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_139_p2_carry_i_7
       (.I0(out[3]),
        .I1(icmp_ln155_fu_139_p2_carry__2_1[3]),
        .I2(out[2]),
        .I3(icmp_ln155_fu_139_p2_carry__2_1[2]),
        .O(icmp_ln155_fu_139_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_139_p2_carry_i_8
       (.I0(out[1]),
        .I1(icmp_ln155_fu_139_p2_carry__2_1[1]),
        .I2(out[0]),
        .I3(icmp_ln155_fu_139_p2_carry__2_1[0]),
        .O(icmp_ln155_fu_139_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln155_reg_197[0]_i_1 
       (.I0(icmp_ln155_fu_139_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln155_reg_197),
        .O(\icmp_ln155_reg_197[0]_i_1_n_0 ));
  FDRE \icmp_ln155_reg_197_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln155_reg_197[0]_i_1_n_0 ),
        .Q(icmp_ln155_reg_197),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_phi_loc_fu_66[0]_i_1 
       (.I0(p_phi_reg_116),
        .I1(Q[2]),
        .I2(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_p_phi_out_ap_vld),
        .I3(p_phi_loc_fu_66),
        .O(\p_phi_reg_116_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hACAFAFAFACA0A0A0)) 
    \p_phi_reg_116[0]_i_1 
       (.I0(dout),
        .I1(out_val_last_V_fu_70),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(grp_sendoutstream_Pipeline_VITIS_LOOP_155_2_fu_101_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(p_phi_reg_116),
        .O(\p_phi_reg_116[0]_i_1_n_0 ));
  FDRE \p_phi_reg_116_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_phi_reg_116[0]_i_1_n_0 ),
        .Q(p_phi_reg_116),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "userdma_start_for_sendoutstream_U0" *) 
module design_1_userdma_0_0_userdma_start_for_sendoutstream_U0
   (start_for_sendoutstream_U0_full_n,
    sendoutstream_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    sendoutstream_U0_ap_ready,
    \mOutPtr_reg[0]_0 ,
    start_once_reg,
    start_for_streamtoparallelwithburst_U0_full_n,
    ap_start,
    ap_sync_reg_entry_proc_U0_ap_ready,
    SR);
  output start_for_sendoutstream_U0_full_n;
  output sendoutstream_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input sendoutstream_U0_ap_ready;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg;
  input start_for_streamtoparallelwithburst_U0_full_n;
  input ap_start;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input [0:0]SR;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n_i_1__5_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr0__4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sendoutstream_U0_ap_ready;
  wire sendoutstream_U0_ap_start;
  wire start_for_sendoutstream_U0_full_n;
  wire start_for_streamtoparallelwithburst_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA8AA0000AAAAAAAA)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(sendoutstream_U0_ap_ready),
        .I4(sendoutstream_U0_ap_start),
        .I5(internal_full_n_reg_0),
        .O(internal_empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(sendoutstream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDDD5D)) 
    internal_full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(start_for_sendoutstream_U0_full_n),
        .I2(mOutPtr0__4),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'h00700000)) 
    internal_full_n_i_2__3
       (.I0(sendoutstream_U0_ap_start),
        .I1(sendoutstream_U0_ap_ready),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(start_once_reg),
        .I4(start_for_sendoutstream_U0_full_n),
        .O(mOutPtr0__4));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'hDF000000)) 
    internal_full_n_i_3__1
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(start_once_reg),
        .I2(start_for_sendoutstream_U0_full_n),
        .I3(sendoutstream_U0_ap_start),
        .I4(sendoutstream_U0_ap_ready),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(start_for_sendoutstream_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(sendoutstream_U0_ap_start),
        .I1(sendoutstream_U0_ap_ready),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(start_once_reg),
        .I4(start_for_sendoutstream_U0_full_n),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_full_n_reg_0),
        .I2(sendoutstream_U0_ap_ready),
        .I3(sendoutstream_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \mOutPtr[1]_i_2 
       (.I0(start_for_sendoutstream_U0_full_n),
        .I1(start_for_streamtoparallelwithburst_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready),
        .O(internal_full_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "userdma_start_for_streamtoparallelwithburst_U0" *) 
module design_1_userdma_0_0_userdma_start_for_streamtoparallelwithburst_U0
   (start_for_streamtoparallelwithburst_U0_full_n,
    streamtoparallelwithburst_U0_ap_start,
    ap_clk,
    ap_rst_n,
    Q,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    start_once_reg,
    SR);
  output start_for_streamtoparallelwithburst_U0_full_n;
  output streamtoparallelwithburst_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg;
  input [0:0]SR;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__6_n_0;
  wire mOutPtr0__4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_streamtoparallelwithburst_U0_full_n;
  wire start_once_reg;
  wire streamtoparallelwithburst_U0_ap_start;

  LUT6 #(
    .INIT(64'hA8AA0000AAAAAAAA)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(Q),
        .I4(streamtoparallelwithburst_U0_ap_start),
        .I5(internal_empty_n_reg_0),
        .O(internal_empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(streamtoparallelwithburst_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDDD5D)) 
    internal_full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(start_for_streamtoparallelwithburst_U0_full_n),
        .I2(mOutPtr0__4),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'h00700000)) 
    internal_full_n_i_2__5
       (.I0(streamtoparallelwithburst_U0_ap_start),
        .I1(Q),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(start_once_reg),
        .I4(start_for_streamtoparallelwithburst_U0_full_n),
        .O(mOutPtr0__4));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'hDF000000)) 
    internal_full_n_i_3__2
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(start_once_reg),
        .I2(start_for_streamtoparallelwithburst_U0_full_n),
        .I3(streamtoparallelwithburst_U0_ap_start),
        .I4(Q),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(start_for_streamtoparallelwithburst_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(streamtoparallelwithburst_U0_ap_start),
        .I1(Q),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(start_once_reg),
        .I4(start_for_streamtoparallelwithburst_U0_full_n),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_empty_n_reg_0),
        .I2(Q),
        .I3(streamtoparallelwithburst_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "userdma_streamtoparallelwithburst" *) 
module design_1_userdma_0_0_userdma_streamtoparallelwithburst
   (p_0_in,
    Q,
    ap_enable_reg_pp0_iter2,
    ap_done_reg,
    int_isr_reg023_out,
    ap_sync_done,
    \out_sts_load_1_reg_322_reg[0]_0 ,
    mOutPtr18_out,
    WEBWE,
    ap_enable_reg_pp0_iter2_reg,
    E,
    in_val_data_filed_V_reg_1510,
    streamtoparallelwithburst_U0_out_memory_read,
    in,
    \ap_CS_fsm_reg[19]_0 ,
    \raddr_reg[1] ,
    dout_vld_reg,
    empty_n_reg,
    ap_rst_n_0,
    CO,
    ap_clk,
    s2m_enb_clrsts_c_dout,
    final_s2m_len_V0,
    \idx_fu_88_reg[61]_0 ,
    SR,
    \int_isr_reg[0] ,
    \int_s2m_buf_sts_reg[0] ,
    gmem0_WREADY,
    pop,
    ap_rst_n,
    inbuf_empty_n,
    D,
    ap_loop_init_int_reg,
    \ap_CS_fsm_reg[0]_0 ,
    incount_empty_n,
    gmem0_AWREADY,
    \ap_CS_fsm_reg[18]_0 ,
    gmem0_BVALID,
    ap_done_reg_0,
    ap_done_reg_reg_0,
    sendoutstream_U0_ap_done,
    \raddr_reg_reg[4] ,
    empty_n,
    sendoutstream_U0_ap_ready,
    ap_done_reg_1,
    \tmp_reg_291_reg[31]_0 ,
    \in_s2m_len_read_reg_275_reg[31]_0 ,
    \out_memory_read_reg_266_reg[63]_0 ,
    \trunc_ln_reg_303_reg[61]_0 );
  output [0:0]p_0_in;
  output [4:0]Q;
  output ap_enable_reg_pp0_iter2;
  output ap_done_reg;
  output int_isr_reg023_out;
  output ap_sync_done;
  output \out_sts_load_1_reg_322_reg[0]_0 ;
  output mOutPtr18_out;
  output [0:0]WEBWE;
  output ap_enable_reg_pp0_iter2_reg;
  output [0:0]E;
  output in_val_data_filed_V_reg_1510;
  output streamtoparallelwithburst_U0_out_memory_read;
  output [93:0]in;
  output \ap_CS_fsm_reg[19]_0 ;
  output \raddr_reg[1] ;
  output dout_vld_reg;
  output empty_n_reg;
  output ap_rst_n_0;
  input [0:0]CO;
  input ap_clk;
  input s2m_enb_clrsts_c_dout;
  input final_s2m_len_V0;
  input \idx_fu_88_reg[61]_0 ;
  input [0:0]SR;
  input \int_isr_reg[0] ;
  input \int_s2m_buf_sts_reg[0] ;
  input gmem0_WREADY;
  input pop;
  input ap_rst_n;
  input inbuf_empty_n;
  input [1:0]D;
  input ap_loop_init_int_reg;
  input \ap_CS_fsm_reg[0]_0 ;
  input incount_empty_n;
  input gmem0_AWREADY;
  input \ap_CS_fsm_reg[18]_0 ;
  input gmem0_BVALID;
  input ap_done_reg_0;
  input [0:0]ap_done_reg_reg_0;
  input sendoutstream_U0_ap_done;
  input [0:0]\raddr_reg_reg[4] ;
  input empty_n;
  input sendoutstream_U0_ap_ready;
  input ap_done_reg_1;
  input [31:0]\tmp_reg_291_reg[31]_0 ;
  input [31:0]\in_s2m_len_read_reg_275_reg[31]_0 ;
  input [62:0]\out_memory_read_reg_266_reg[63]_0 ;
  input [0:0]\trunc_ln_reg_303_reg[61]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [31:0]add_ln886_fu_234_p2;
  wire \ap_CS_fsm[19]_i_10_n_0 ;
  wire \ap_CS_fsm[19]_i_11_n_0 ;
  wire \ap_CS_fsm[19]_i_13_n_0 ;
  wire \ap_CS_fsm[19]_i_14_n_0 ;
  wire \ap_CS_fsm[19]_i_15_n_0 ;
  wire \ap_CS_fsm[19]_i_16_n_0 ;
  wire \ap_CS_fsm[19]_i_17_n_0 ;
  wire \ap_CS_fsm[19]_i_18_n_0 ;
  wire \ap_CS_fsm[19]_i_19_n_0 ;
  wire \ap_CS_fsm[19]_i_20_n_0 ;
  wire \ap_CS_fsm[19]_i_24_n_0 ;
  wire \ap_CS_fsm[19]_i_25_n_0 ;
  wire \ap_CS_fsm[19]_i_26_n_0 ;
  wire \ap_CS_fsm[19]_i_27_n_0 ;
  wire \ap_CS_fsm[19]_i_28_n_0 ;
  wire \ap_CS_fsm[19]_i_29_n_0 ;
  wire \ap_CS_fsm[19]_i_30_n_0 ;
  wire \ap_CS_fsm[19]_i_31_n_0 ;
  wire \ap_CS_fsm[19]_i_34_n_0 ;
  wire \ap_CS_fsm[19]_i_35_n_0 ;
  wire \ap_CS_fsm[19]_i_36_n_0 ;
  wire \ap_CS_fsm[19]_i_37_n_0 ;
  wire \ap_CS_fsm[19]_i_38_n_0 ;
  wire \ap_CS_fsm[19]_i_39_n_0 ;
  wire \ap_CS_fsm[19]_i_40_n_0 ;
  wire \ap_CS_fsm[19]_i_41_n_0 ;
  wire \ap_CS_fsm[19]_i_42_n_0 ;
  wire \ap_CS_fsm[19]_i_43_n_0 ;
  wire \ap_CS_fsm[19]_i_44_n_0 ;
  wire \ap_CS_fsm[19]_i_45_n_0 ;
  wire \ap_CS_fsm[19]_i_46_n_0 ;
  wire \ap_CS_fsm[19]_i_47_n_0 ;
  wire \ap_CS_fsm[19]_i_48_n_0 ;
  wire \ap_CS_fsm[19]_i_49_n_0 ;
  wire \ap_CS_fsm[19]_i_4_n_0 ;
  wire \ap_CS_fsm[19]_i_51_n_0 ;
  wire \ap_CS_fsm[19]_i_52_n_0 ;
  wire \ap_CS_fsm[19]_i_53_n_0 ;
  wire \ap_CS_fsm[19]_i_54_n_0 ;
  wire \ap_CS_fsm[19]_i_55_n_0 ;
  wire \ap_CS_fsm[19]_i_56_n_0 ;
  wire \ap_CS_fsm[19]_i_57_n_0 ;
  wire \ap_CS_fsm[19]_i_58_n_0 ;
  wire \ap_CS_fsm[19]_i_59_n_0 ;
  wire \ap_CS_fsm[19]_i_5_n_0 ;
  wire \ap_CS_fsm[19]_i_60_n_0 ;
  wire \ap_CS_fsm[19]_i_61_n_0 ;
  wire \ap_CS_fsm[19]_i_62_n_0 ;
  wire \ap_CS_fsm[19]_i_6_n_0 ;
  wire \ap_CS_fsm[19]_i_7_n_0 ;
  wire \ap_CS_fsm[19]_i_8_n_0 ;
  wire \ap_CS_fsm[19]_i_9_n_0 ;
  wire \ap_CS_fsm[20]_i_2_n_0 ;
  wire \ap_CS_fsm[20]_i_3_n_0 ;
  wire \ap_CS_fsm[20]_i_4_n_0 ;
  wire \ap_CS_fsm[20]_i_5_n_0 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[18]_0 ;
  wire \ap_CS_fsm_reg[19]_0 ;
  wire \ap_CS_fsm_reg[19]_i_12_n_0 ;
  wire \ap_CS_fsm_reg[19]_i_12_n_1 ;
  wire \ap_CS_fsm_reg[19]_i_12_n_2 ;
  wire \ap_CS_fsm_reg[19]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[19]_i_21_n_1 ;
  wire \ap_CS_fsm_reg[19]_i_21_n_2 ;
  wire \ap_CS_fsm_reg[19]_i_21_n_3 ;
  wire \ap_CS_fsm_reg[19]_i_22_n_0 ;
  wire \ap_CS_fsm_reg[19]_i_22_n_1 ;
  wire \ap_CS_fsm_reg[19]_i_22_n_2 ;
  wire \ap_CS_fsm_reg[19]_i_22_n_3 ;
  wire \ap_CS_fsm_reg[19]_i_23_n_0 ;
  wire \ap_CS_fsm_reg[19]_i_23_n_1 ;
  wire \ap_CS_fsm_reg[19]_i_23_n_2 ;
  wire \ap_CS_fsm_reg[19]_i_23_n_3 ;
  wire \ap_CS_fsm_reg[19]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[19]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[19]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[19]_i_32_n_0 ;
  wire \ap_CS_fsm_reg[19]_i_32_n_1 ;
  wire \ap_CS_fsm_reg[19]_i_32_n_2 ;
  wire \ap_CS_fsm_reg[19]_i_32_n_3 ;
  wire \ap_CS_fsm_reg[19]_i_33_n_0 ;
  wire \ap_CS_fsm_reg[19]_i_33_n_1 ;
  wire \ap_CS_fsm_reg[19]_i_33_n_2 ;
  wire \ap_CS_fsm_reg[19]_i_33_n_3 ;
  wire \ap_CS_fsm_reg[19]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[19]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[19]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[19]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[19]_i_50_n_0 ;
  wire \ap_CS_fsm_reg[19]_i_50_n_1 ;
  wire \ap_CS_fsm_reg[19]_i_50_n_2 ;
  wire \ap_CS_fsm_reg[19]_i_50_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[16] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [20:0]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_1;
  wire ap_done_reg_i_1__0_n_0;
  wire [0:0]ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_done;
  wire dout_vld_reg;
  wire empty_n;
  wire empty_n_reg;
  wire final_s2m_len_V0;
  wire \final_s2m_len_V[0]_i_4_n_0 ;
  wire \final_s2m_len_V[0]_i_5_n_0 ;
  wire \final_s2m_len_V[0]_i_6_n_0 ;
  wire \final_s2m_len_V[0]_i_7_n_0 ;
  wire \final_s2m_len_V[12]_i_2_n_0 ;
  wire \final_s2m_len_V[12]_i_3_n_0 ;
  wire \final_s2m_len_V[12]_i_4_n_0 ;
  wire \final_s2m_len_V[12]_i_5_n_0 ;
  wire \final_s2m_len_V[16]_i_2_n_0 ;
  wire \final_s2m_len_V[16]_i_3_n_0 ;
  wire \final_s2m_len_V[16]_i_4_n_0 ;
  wire \final_s2m_len_V[16]_i_5_n_0 ;
  wire \final_s2m_len_V[20]_i_2_n_0 ;
  wire \final_s2m_len_V[20]_i_3_n_0 ;
  wire \final_s2m_len_V[20]_i_4_n_0 ;
  wire \final_s2m_len_V[20]_i_5_n_0 ;
  wire \final_s2m_len_V[24]_i_2_n_0 ;
  wire \final_s2m_len_V[24]_i_3_n_0 ;
  wire \final_s2m_len_V[24]_i_4_n_0 ;
  wire \final_s2m_len_V[24]_i_5_n_0 ;
  wire \final_s2m_len_V[28]_i_2_n_0 ;
  wire \final_s2m_len_V[28]_i_3_n_0 ;
  wire \final_s2m_len_V[28]_i_4_n_0 ;
  wire \final_s2m_len_V[28]_i_5_n_0 ;
  wire \final_s2m_len_V[4]_i_2_n_0 ;
  wire \final_s2m_len_V[4]_i_3_n_0 ;
  wire \final_s2m_len_V[4]_i_4_n_0 ;
  wire \final_s2m_len_V[4]_i_5_n_0 ;
  wire \final_s2m_len_V[8]_i_2_n_0 ;
  wire \final_s2m_len_V[8]_i_3_n_0 ;
  wire \final_s2m_len_V[8]_i_4_n_0 ;
  wire \final_s2m_len_V[8]_i_5_n_0 ;
  wire [31:0]final_s2m_len_V_reg;
  wire \final_s2m_len_V_reg[0]_i_3_n_0 ;
  wire \final_s2m_len_V_reg[0]_i_3_n_1 ;
  wire \final_s2m_len_V_reg[0]_i_3_n_2 ;
  wire \final_s2m_len_V_reg[0]_i_3_n_3 ;
  wire \final_s2m_len_V_reg[0]_i_3_n_4 ;
  wire \final_s2m_len_V_reg[0]_i_3_n_5 ;
  wire \final_s2m_len_V_reg[0]_i_3_n_6 ;
  wire \final_s2m_len_V_reg[0]_i_3_n_7 ;
  wire \final_s2m_len_V_reg[12]_i_1_n_0 ;
  wire \final_s2m_len_V_reg[12]_i_1_n_1 ;
  wire \final_s2m_len_V_reg[12]_i_1_n_2 ;
  wire \final_s2m_len_V_reg[12]_i_1_n_3 ;
  wire \final_s2m_len_V_reg[12]_i_1_n_4 ;
  wire \final_s2m_len_V_reg[12]_i_1_n_5 ;
  wire \final_s2m_len_V_reg[12]_i_1_n_6 ;
  wire \final_s2m_len_V_reg[12]_i_1_n_7 ;
  wire \final_s2m_len_V_reg[16]_i_1_n_0 ;
  wire \final_s2m_len_V_reg[16]_i_1_n_1 ;
  wire \final_s2m_len_V_reg[16]_i_1_n_2 ;
  wire \final_s2m_len_V_reg[16]_i_1_n_3 ;
  wire \final_s2m_len_V_reg[16]_i_1_n_4 ;
  wire \final_s2m_len_V_reg[16]_i_1_n_5 ;
  wire \final_s2m_len_V_reg[16]_i_1_n_6 ;
  wire \final_s2m_len_V_reg[16]_i_1_n_7 ;
  wire \final_s2m_len_V_reg[20]_i_1_n_0 ;
  wire \final_s2m_len_V_reg[20]_i_1_n_1 ;
  wire \final_s2m_len_V_reg[20]_i_1_n_2 ;
  wire \final_s2m_len_V_reg[20]_i_1_n_3 ;
  wire \final_s2m_len_V_reg[20]_i_1_n_4 ;
  wire \final_s2m_len_V_reg[20]_i_1_n_5 ;
  wire \final_s2m_len_V_reg[20]_i_1_n_6 ;
  wire \final_s2m_len_V_reg[20]_i_1_n_7 ;
  wire \final_s2m_len_V_reg[24]_i_1_n_0 ;
  wire \final_s2m_len_V_reg[24]_i_1_n_1 ;
  wire \final_s2m_len_V_reg[24]_i_1_n_2 ;
  wire \final_s2m_len_V_reg[24]_i_1_n_3 ;
  wire \final_s2m_len_V_reg[24]_i_1_n_4 ;
  wire \final_s2m_len_V_reg[24]_i_1_n_5 ;
  wire \final_s2m_len_V_reg[24]_i_1_n_6 ;
  wire \final_s2m_len_V_reg[24]_i_1_n_7 ;
  wire \final_s2m_len_V_reg[28]_i_1_n_1 ;
  wire \final_s2m_len_V_reg[28]_i_1_n_2 ;
  wire \final_s2m_len_V_reg[28]_i_1_n_3 ;
  wire \final_s2m_len_V_reg[28]_i_1_n_4 ;
  wire \final_s2m_len_V_reg[28]_i_1_n_5 ;
  wire \final_s2m_len_V_reg[28]_i_1_n_6 ;
  wire \final_s2m_len_V_reg[28]_i_1_n_7 ;
  wire \final_s2m_len_V_reg[4]_i_1_n_0 ;
  wire \final_s2m_len_V_reg[4]_i_1_n_1 ;
  wire \final_s2m_len_V_reg[4]_i_1_n_2 ;
  wire \final_s2m_len_V_reg[4]_i_1_n_3 ;
  wire \final_s2m_len_V_reg[4]_i_1_n_4 ;
  wire \final_s2m_len_V_reg[4]_i_1_n_5 ;
  wire \final_s2m_len_V_reg[4]_i_1_n_6 ;
  wire \final_s2m_len_V_reg[4]_i_1_n_7 ;
  wire \final_s2m_len_V_reg[8]_i_1_n_0 ;
  wire \final_s2m_len_V_reg[8]_i_1_n_1 ;
  wire \final_s2m_len_V_reg[8]_i_1_n_2 ;
  wire \final_s2m_len_V_reg[8]_i_1_n_3 ;
  wire \final_s2m_len_V_reg[8]_i_1_n_4 ;
  wire \final_s2m_len_V_reg[8]_i_1_n_5 ;
  wire \final_s2m_len_V_reg[8]_i_1_n_6 ;
  wire \final_s2m_len_V_reg[8]_i_1_n_7 ;
  wire gmem0_AWREADY;
  wire gmem0_BVALID;
  wire gmem0_WREADY;
  wire grp_load_fu_159_p1;
  wire grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg;
  wire grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_n_8;
  wire icmp_ln1065_fu_245_p2;
  wire icmp_ln1073_fu_256_p2;
  wire \idx_fu_88[0]_i_4_n_0 ;
  wire \idx_fu_88[0]_i_5_n_0 ;
  wire \idx_fu_88[0]_i_6_n_0 ;
  wire \idx_fu_88[0]_i_7_n_0 ;
  wire \idx_fu_88[12]_i_2_n_0 ;
  wire \idx_fu_88[12]_i_3_n_0 ;
  wire \idx_fu_88[12]_i_4_n_0 ;
  wire \idx_fu_88[12]_i_5_n_0 ;
  wire \idx_fu_88[16]_i_2_n_0 ;
  wire \idx_fu_88[16]_i_3_n_0 ;
  wire \idx_fu_88[16]_i_4_n_0 ;
  wire \idx_fu_88[16]_i_5_n_0 ;
  wire \idx_fu_88[20]_i_2_n_0 ;
  wire \idx_fu_88[20]_i_3_n_0 ;
  wire \idx_fu_88[20]_i_4_n_0 ;
  wire \idx_fu_88[20]_i_5_n_0 ;
  wire \idx_fu_88[24]_i_2_n_0 ;
  wire \idx_fu_88[24]_i_3_n_0 ;
  wire \idx_fu_88[24]_i_4_n_0 ;
  wire \idx_fu_88[24]_i_5_n_0 ;
  wire \idx_fu_88[28]_i_2_n_0 ;
  wire \idx_fu_88[28]_i_3_n_0 ;
  wire \idx_fu_88[28]_i_4_n_0 ;
  wire \idx_fu_88[28]_i_5_n_0 ;
  wire \idx_fu_88[32]_i_2_n_0 ;
  wire \idx_fu_88[32]_i_3_n_0 ;
  wire \idx_fu_88[32]_i_4_n_0 ;
  wire \idx_fu_88[32]_i_5_n_0 ;
  wire \idx_fu_88[36]_i_2_n_0 ;
  wire \idx_fu_88[36]_i_3_n_0 ;
  wire \idx_fu_88[36]_i_4_n_0 ;
  wire \idx_fu_88[36]_i_5_n_0 ;
  wire \idx_fu_88[40]_i_2_n_0 ;
  wire \idx_fu_88[40]_i_3_n_0 ;
  wire \idx_fu_88[40]_i_4_n_0 ;
  wire \idx_fu_88[40]_i_5_n_0 ;
  wire \idx_fu_88[44]_i_2_n_0 ;
  wire \idx_fu_88[44]_i_3_n_0 ;
  wire \idx_fu_88[44]_i_4_n_0 ;
  wire \idx_fu_88[44]_i_5_n_0 ;
  wire \idx_fu_88[48]_i_2_n_0 ;
  wire \idx_fu_88[48]_i_3_n_0 ;
  wire \idx_fu_88[48]_i_4_n_0 ;
  wire \idx_fu_88[48]_i_5_n_0 ;
  wire \idx_fu_88[4]_i_2_n_0 ;
  wire \idx_fu_88[4]_i_3_n_0 ;
  wire \idx_fu_88[4]_i_4_n_0 ;
  wire \idx_fu_88[4]_i_5_n_0 ;
  wire \idx_fu_88[52]_i_2_n_0 ;
  wire \idx_fu_88[52]_i_3_n_0 ;
  wire \idx_fu_88[52]_i_4_n_0 ;
  wire \idx_fu_88[52]_i_5_n_0 ;
  wire \idx_fu_88[56]_i_2_n_0 ;
  wire \idx_fu_88[56]_i_3_n_0 ;
  wire \idx_fu_88[56]_i_4_n_0 ;
  wire \idx_fu_88[56]_i_5_n_0 ;
  wire \idx_fu_88[60]_i_2_n_0 ;
  wire \idx_fu_88[60]_i_3_n_0 ;
  wire \idx_fu_88[8]_i_2_n_0 ;
  wire \idx_fu_88[8]_i_3_n_0 ;
  wire \idx_fu_88[8]_i_4_n_0 ;
  wire \idx_fu_88[8]_i_5_n_0 ;
  wire [61:0]idx_fu_88_reg;
  wire \idx_fu_88_reg[0]_i_3_n_0 ;
  wire \idx_fu_88_reg[0]_i_3_n_1 ;
  wire \idx_fu_88_reg[0]_i_3_n_2 ;
  wire \idx_fu_88_reg[0]_i_3_n_3 ;
  wire \idx_fu_88_reg[0]_i_3_n_4 ;
  wire \idx_fu_88_reg[0]_i_3_n_5 ;
  wire \idx_fu_88_reg[0]_i_3_n_6 ;
  wire \idx_fu_88_reg[0]_i_3_n_7 ;
  wire \idx_fu_88_reg[12]_i_1_n_0 ;
  wire \idx_fu_88_reg[12]_i_1_n_1 ;
  wire \idx_fu_88_reg[12]_i_1_n_2 ;
  wire \idx_fu_88_reg[12]_i_1_n_3 ;
  wire \idx_fu_88_reg[12]_i_1_n_4 ;
  wire \idx_fu_88_reg[12]_i_1_n_5 ;
  wire \idx_fu_88_reg[12]_i_1_n_6 ;
  wire \idx_fu_88_reg[12]_i_1_n_7 ;
  wire \idx_fu_88_reg[16]_i_1_n_0 ;
  wire \idx_fu_88_reg[16]_i_1_n_1 ;
  wire \idx_fu_88_reg[16]_i_1_n_2 ;
  wire \idx_fu_88_reg[16]_i_1_n_3 ;
  wire \idx_fu_88_reg[16]_i_1_n_4 ;
  wire \idx_fu_88_reg[16]_i_1_n_5 ;
  wire \idx_fu_88_reg[16]_i_1_n_6 ;
  wire \idx_fu_88_reg[16]_i_1_n_7 ;
  wire \idx_fu_88_reg[20]_i_1_n_0 ;
  wire \idx_fu_88_reg[20]_i_1_n_1 ;
  wire \idx_fu_88_reg[20]_i_1_n_2 ;
  wire \idx_fu_88_reg[20]_i_1_n_3 ;
  wire \idx_fu_88_reg[20]_i_1_n_4 ;
  wire \idx_fu_88_reg[20]_i_1_n_5 ;
  wire \idx_fu_88_reg[20]_i_1_n_6 ;
  wire \idx_fu_88_reg[20]_i_1_n_7 ;
  wire \idx_fu_88_reg[24]_i_1_n_0 ;
  wire \idx_fu_88_reg[24]_i_1_n_1 ;
  wire \idx_fu_88_reg[24]_i_1_n_2 ;
  wire \idx_fu_88_reg[24]_i_1_n_3 ;
  wire \idx_fu_88_reg[24]_i_1_n_4 ;
  wire \idx_fu_88_reg[24]_i_1_n_5 ;
  wire \idx_fu_88_reg[24]_i_1_n_6 ;
  wire \idx_fu_88_reg[24]_i_1_n_7 ;
  wire \idx_fu_88_reg[28]_i_1_n_0 ;
  wire \idx_fu_88_reg[28]_i_1_n_1 ;
  wire \idx_fu_88_reg[28]_i_1_n_2 ;
  wire \idx_fu_88_reg[28]_i_1_n_3 ;
  wire \idx_fu_88_reg[28]_i_1_n_4 ;
  wire \idx_fu_88_reg[28]_i_1_n_5 ;
  wire \idx_fu_88_reg[28]_i_1_n_6 ;
  wire \idx_fu_88_reg[28]_i_1_n_7 ;
  wire \idx_fu_88_reg[32]_i_1_n_0 ;
  wire \idx_fu_88_reg[32]_i_1_n_1 ;
  wire \idx_fu_88_reg[32]_i_1_n_2 ;
  wire \idx_fu_88_reg[32]_i_1_n_3 ;
  wire \idx_fu_88_reg[32]_i_1_n_4 ;
  wire \idx_fu_88_reg[32]_i_1_n_5 ;
  wire \idx_fu_88_reg[32]_i_1_n_6 ;
  wire \idx_fu_88_reg[32]_i_1_n_7 ;
  wire \idx_fu_88_reg[36]_i_1_n_0 ;
  wire \idx_fu_88_reg[36]_i_1_n_1 ;
  wire \idx_fu_88_reg[36]_i_1_n_2 ;
  wire \idx_fu_88_reg[36]_i_1_n_3 ;
  wire \idx_fu_88_reg[36]_i_1_n_4 ;
  wire \idx_fu_88_reg[36]_i_1_n_5 ;
  wire \idx_fu_88_reg[36]_i_1_n_6 ;
  wire \idx_fu_88_reg[36]_i_1_n_7 ;
  wire \idx_fu_88_reg[40]_i_1_n_0 ;
  wire \idx_fu_88_reg[40]_i_1_n_1 ;
  wire \idx_fu_88_reg[40]_i_1_n_2 ;
  wire \idx_fu_88_reg[40]_i_1_n_3 ;
  wire \idx_fu_88_reg[40]_i_1_n_4 ;
  wire \idx_fu_88_reg[40]_i_1_n_5 ;
  wire \idx_fu_88_reg[40]_i_1_n_6 ;
  wire \idx_fu_88_reg[40]_i_1_n_7 ;
  wire \idx_fu_88_reg[44]_i_1_n_0 ;
  wire \idx_fu_88_reg[44]_i_1_n_1 ;
  wire \idx_fu_88_reg[44]_i_1_n_2 ;
  wire \idx_fu_88_reg[44]_i_1_n_3 ;
  wire \idx_fu_88_reg[44]_i_1_n_4 ;
  wire \idx_fu_88_reg[44]_i_1_n_5 ;
  wire \idx_fu_88_reg[44]_i_1_n_6 ;
  wire \idx_fu_88_reg[44]_i_1_n_7 ;
  wire \idx_fu_88_reg[48]_i_1_n_0 ;
  wire \idx_fu_88_reg[48]_i_1_n_1 ;
  wire \idx_fu_88_reg[48]_i_1_n_2 ;
  wire \idx_fu_88_reg[48]_i_1_n_3 ;
  wire \idx_fu_88_reg[48]_i_1_n_4 ;
  wire \idx_fu_88_reg[48]_i_1_n_5 ;
  wire \idx_fu_88_reg[48]_i_1_n_6 ;
  wire \idx_fu_88_reg[48]_i_1_n_7 ;
  wire \idx_fu_88_reg[4]_i_1_n_0 ;
  wire \idx_fu_88_reg[4]_i_1_n_1 ;
  wire \idx_fu_88_reg[4]_i_1_n_2 ;
  wire \idx_fu_88_reg[4]_i_1_n_3 ;
  wire \idx_fu_88_reg[4]_i_1_n_4 ;
  wire \idx_fu_88_reg[4]_i_1_n_5 ;
  wire \idx_fu_88_reg[4]_i_1_n_6 ;
  wire \idx_fu_88_reg[4]_i_1_n_7 ;
  wire \idx_fu_88_reg[52]_i_1_n_0 ;
  wire \idx_fu_88_reg[52]_i_1_n_1 ;
  wire \idx_fu_88_reg[52]_i_1_n_2 ;
  wire \idx_fu_88_reg[52]_i_1_n_3 ;
  wire \idx_fu_88_reg[52]_i_1_n_4 ;
  wire \idx_fu_88_reg[52]_i_1_n_5 ;
  wire \idx_fu_88_reg[52]_i_1_n_6 ;
  wire \idx_fu_88_reg[52]_i_1_n_7 ;
  wire \idx_fu_88_reg[56]_i_1_n_0 ;
  wire \idx_fu_88_reg[56]_i_1_n_1 ;
  wire \idx_fu_88_reg[56]_i_1_n_2 ;
  wire \idx_fu_88_reg[56]_i_1_n_3 ;
  wire \idx_fu_88_reg[56]_i_1_n_4 ;
  wire \idx_fu_88_reg[56]_i_1_n_5 ;
  wire \idx_fu_88_reg[56]_i_1_n_6 ;
  wire \idx_fu_88_reg[56]_i_1_n_7 ;
  wire \idx_fu_88_reg[60]_i_1_n_3 ;
  wire \idx_fu_88_reg[60]_i_1_n_6 ;
  wire \idx_fu_88_reg[60]_i_1_n_7 ;
  wire \idx_fu_88_reg[61]_0 ;
  wire \idx_fu_88_reg[8]_i_1_n_0 ;
  wire \idx_fu_88_reg[8]_i_1_n_1 ;
  wire \idx_fu_88_reg[8]_i_1_n_2 ;
  wire \idx_fu_88_reg[8]_i_1_n_3 ;
  wire \idx_fu_88_reg[8]_i_1_n_4 ;
  wire \idx_fu_88_reg[8]_i_1_n_5 ;
  wire \idx_fu_88_reg[8]_i_1_n_6 ;
  wire \idx_fu_88_reg[8]_i_1_n_7 ;
  wire [93:0]in;
  wire in_en_clrsts_read_reg_271;
  wire [31:0]in_s2m_len_read_reg_275;
  wire [31:0]\in_s2m_len_read_reg_275_reg[31]_0 ;
  wire in_val_data_filed_V_reg_1510;
  wire inbuf_empty_n;
  wire incount_empty_n;
  wire int_isr_reg023_out;
  wire \int_isr_reg[0] ;
  wire \int_s2m_buf_sts_reg[0] ;
  wire mOutPtr18_out;
  wire [63:1]out_memory_read_reg_266;
  wire [62:0]\out_memory_read_reg_266_reg[63]_0 ;
  wire out_sts;
  wire \out_sts[0]_i_10_n_0 ;
  wire \out_sts[0]_i_11_n_0 ;
  wire \out_sts[0]_i_12_n_0 ;
  wire \out_sts[0]_i_13_n_0 ;
  wire \out_sts[0]_i_14_n_0 ;
  wire \out_sts[0]_i_15_n_0 ;
  wire \out_sts[0]_i_19_n_0 ;
  wire \out_sts[0]_i_1_n_0 ;
  wire \out_sts[0]_i_20_n_0 ;
  wire \out_sts[0]_i_21_n_0 ;
  wire \out_sts[0]_i_22_n_0 ;
  wire \out_sts[0]_i_23_n_0 ;
  wire \out_sts[0]_i_24_n_0 ;
  wire \out_sts[0]_i_25_n_0 ;
  wire \out_sts[0]_i_26_n_0 ;
  wire \out_sts[0]_i_27_n_0 ;
  wire \out_sts[0]_i_28_n_0 ;
  wire \out_sts[0]_i_29_n_0 ;
  wire \out_sts[0]_i_30_n_0 ;
  wire \out_sts[0]_i_4_n_0 ;
  wire \out_sts[0]_i_5_n_0 ;
  wire \out_sts[0]_i_6_n_0 ;
  wire \out_sts[0]_i_8_n_0 ;
  wire \out_sts[0]_i_9_n_0 ;
  wire out_sts_load_1_reg_322;
  wire \out_sts_load_1_reg_322[0]_i_1_n_0 ;
  wire \out_sts_load_1_reg_322_reg[0]_0 ;
  wire \out_sts_reg[0]_i_16_n_0 ;
  wire \out_sts_reg[0]_i_16_n_1 ;
  wire \out_sts_reg[0]_i_16_n_2 ;
  wire \out_sts_reg[0]_i_16_n_3 ;
  wire \out_sts_reg[0]_i_17_n_0 ;
  wire \out_sts_reg[0]_i_17_n_1 ;
  wire \out_sts_reg[0]_i_17_n_2 ;
  wire \out_sts_reg[0]_i_17_n_3 ;
  wire \out_sts_reg[0]_i_18_n_0 ;
  wire \out_sts_reg[0]_i_18_n_1 ;
  wire \out_sts_reg[0]_i_18_n_2 ;
  wire \out_sts_reg[0]_i_18_n_3 ;
  wire \out_sts_reg[0]_i_2_n_2 ;
  wire \out_sts_reg[0]_i_2_n_3 ;
  wire \out_sts_reg[0]_i_3_n_0 ;
  wire \out_sts_reg[0]_i_3_n_1 ;
  wire \out_sts_reg[0]_i_3_n_2 ;
  wire \out_sts_reg[0]_i_3_n_3 ;
  wire \out_sts_reg[0]_i_7_n_0 ;
  wire \out_sts_reg[0]_i_7_n_1 ;
  wire \out_sts_reg[0]_i_7_n_2 ;
  wire \out_sts_reg[0]_i_7_n_3 ;
  wire [0:0]p_0_in;
  wire [61:0]p_0_in__0;
  wire p_9_in;
  wire pop;
  wire \raddr_reg[1] ;
  wire [0:0]\raddr_reg_reg[4] ;
  wire s2m_enb_clrsts_c_dout;
  wire sendoutstream_U0_ap_done;
  wire sendoutstream_U0_ap_ready;
  wire storemerge_reg_136;
  wire \storemerge_reg_136[0]_i_1_n_0 ;
  wire streamtoparallelwithburst_U0_out_memory_read;
  wire [31:0]\tmp_reg_291_reg[31]_0 ;
  wire \tmp_reg_291_reg_n_0_[0] ;
  wire \tmp_reg_291_reg_n_0_[10] ;
  wire \tmp_reg_291_reg_n_0_[11] ;
  wire \tmp_reg_291_reg_n_0_[12] ;
  wire \tmp_reg_291_reg_n_0_[13] ;
  wire \tmp_reg_291_reg_n_0_[14] ;
  wire \tmp_reg_291_reg_n_0_[15] ;
  wire \tmp_reg_291_reg_n_0_[16] ;
  wire \tmp_reg_291_reg_n_0_[17] ;
  wire \tmp_reg_291_reg_n_0_[18] ;
  wire \tmp_reg_291_reg_n_0_[19] ;
  wire \tmp_reg_291_reg_n_0_[1] ;
  wire \tmp_reg_291_reg_n_0_[20] ;
  wire \tmp_reg_291_reg_n_0_[21] ;
  wire \tmp_reg_291_reg_n_0_[22] ;
  wire \tmp_reg_291_reg_n_0_[23] ;
  wire \tmp_reg_291_reg_n_0_[24] ;
  wire \tmp_reg_291_reg_n_0_[25] ;
  wire \tmp_reg_291_reg_n_0_[26] ;
  wire \tmp_reg_291_reg_n_0_[27] ;
  wire \tmp_reg_291_reg_n_0_[28] ;
  wire \tmp_reg_291_reg_n_0_[29] ;
  wire \tmp_reg_291_reg_n_0_[2] ;
  wire \tmp_reg_291_reg_n_0_[30] ;
  wire \tmp_reg_291_reg_n_0_[31] ;
  wire \tmp_reg_291_reg_n_0_[3] ;
  wire \tmp_reg_291_reg_n_0_[4] ;
  wire \tmp_reg_291_reg_n_0_[5] ;
  wire \tmp_reg_291_reg_n_0_[6] ;
  wire \tmp_reg_291_reg_n_0_[7] ;
  wire \tmp_reg_291_reg_n_0_[8] ;
  wire \tmp_reg_291_reg_n_0_[9] ;
  wire [30:0]trunc_ln23_reg_314;
  wire [61:0]trunc_ln_reg_303;
  wire \trunc_ln_reg_303[10]_i_2_n_0 ;
  wire \trunc_ln_reg_303[10]_i_3_n_0 ;
  wire \trunc_ln_reg_303[10]_i_4_n_0 ;
  wire \trunc_ln_reg_303[10]_i_5_n_0 ;
  wire \trunc_ln_reg_303[14]_i_2_n_0 ;
  wire \trunc_ln_reg_303[14]_i_3_n_0 ;
  wire \trunc_ln_reg_303[14]_i_4_n_0 ;
  wire \trunc_ln_reg_303[14]_i_5_n_0 ;
  wire \trunc_ln_reg_303[18]_i_2_n_0 ;
  wire \trunc_ln_reg_303[18]_i_3_n_0 ;
  wire \trunc_ln_reg_303[18]_i_4_n_0 ;
  wire \trunc_ln_reg_303[18]_i_5_n_0 ;
  wire \trunc_ln_reg_303[22]_i_2_n_0 ;
  wire \trunc_ln_reg_303[22]_i_3_n_0 ;
  wire \trunc_ln_reg_303[22]_i_4_n_0 ;
  wire \trunc_ln_reg_303[22]_i_5_n_0 ;
  wire \trunc_ln_reg_303[26]_i_2_n_0 ;
  wire \trunc_ln_reg_303[26]_i_3_n_0 ;
  wire \trunc_ln_reg_303[26]_i_4_n_0 ;
  wire \trunc_ln_reg_303[26]_i_5_n_0 ;
  wire \trunc_ln_reg_303[2]_i_2_n_0 ;
  wire \trunc_ln_reg_303[2]_i_3_n_0 ;
  wire \trunc_ln_reg_303[2]_i_4_n_0 ;
  wire \trunc_ln_reg_303[30]_i_2_n_0 ;
  wire \trunc_ln_reg_303[30]_i_3_n_0 ;
  wire \trunc_ln_reg_303[30]_i_4_n_0 ;
  wire \trunc_ln_reg_303[30]_i_5_n_0 ;
  wire \trunc_ln_reg_303[34]_i_2_n_0 ;
  wire \trunc_ln_reg_303[34]_i_3_n_0 ;
  wire \trunc_ln_reg_303[34]_i_4_n_0 ;
  wire \trunc_ln_reg_303[34]_i_5_n_0 ;
  wire \trunc_ln_reg_303[38]_i_2_n_0 ;
  wire \trunc_ln_reg_303[38]_i_3_n_0 ;
  wire \trunc_ln_reg_303[38]_i_4_n_0 ;
  wire \trunc_ln_reg_303[38]_i_5_n_0 ;
  wire \trunc_ln_reg_303[42]_i_2_n_0 ;
  wire \trunc_ln_reg_303[42]_i_3_n_0 ;
  wire \trunc_ln_reg_303[42]_i_4_n_0 ;
  wire \trunc_ln_reg_303[42]_i_5_n_0 ;
  wire \trunc_ln_reg_303[46]_i_2_n_0 ;
  wire \trunc_ln_reg_303[46]_i_3_n_0 ;
  wire \trunc_ln_reg_303[46]_i_4_n_0 ;
  wire \trunc_ln_reg_303[46]_i_5_n_0 ;
  wire \trunc_ln_reg_303[50]_i_2_n_0 ;
  wire \trunc_ln_reg_303[50]_i_3_n_0 ;
  wire \trunc_ln_reg_303[50]_i_4_n_0 ;
  wire \trunc_ln_reg_303[50]_i_5_n_0 ;
  wire \trunc_ln_reg_303[54]_i_2_n_0 ;
  wire \trunc_ln_reg_303[54]_i_3_n_0 ;
  wire \trunc_ln_reg_303[54]_i_4_n_0 ;
  wire \trunc_ln_reg_303[54]_i_5_n_0 ;
  wire \trunc_ln_reg_303[58]_i_2_n_0 ;
  wire \trunc_ln_reg_303[58]_i_3_n_0 ;
  wire \trunc_ln_reg_303[58]_i_4_n_0 ;
  wire \trunc_ln_reg_303[58]_i_5_n_0 ;
  wire \trunc_ln_reg_303[61]_i_3_n_0 ;
  wire \trunc_ln_reg_303[61]_i_4_n_0 ;
  wire \trunc_ln_reg_303[61]_i_5_n_0 ;
  wire \trunc_ln_reg_303[6]_i_2_n_0 ;
  wire \trunc_ln_reg_303[6]_i_3_n_0 ;
  wire \trunc_ln_reg_303[6]_i_4_n_0 ;
  wire \trunc_ln_reg_303[6]_i_5_n_0 ;
  wire \trunc_ln_reg_303_reg[10]_i_1_n_0 ;
  wire \trunc_ln_reg_303_reg[10]_i_1_n_1 ;
  wire \trunc_ln_reg_303_reg[10]_i_1_n_2 ;
  wire \trunc_ln_reg_303_reg[10]_i_1_n_3 ;
  wire \trunc_ln_reg_303_reg[14]_i_1_n_0 ;
  wire \trunc_ln_reg_303_reg[14]_i_1_n_1 ;
  wire \trunc_ln_reg_303_reg[14]_i_1_n_2 ;
  wire \trunc_ln_reg_303_reg[14]_i_1_n_3 ;
  wire \trunc_ln_reg_303_reg[18]_i_1_n_0 ;
  wire \trunc_ln_reg_303_reg[18]_i_1_n_1 ;
  wire \trunc_ln_reg_303_reg[18]_i_1_n_2 ;
  wire \trunc_ln_reg_303_reg[18]_i_1_n_3 ;
  wire \trunc_ln_reg_303_reg[22]_i_1_n_0 ;
  wire \trunc_ln_reg_303_reg[22]_i_1_n_1 ;
  wire \trunc_ln_reg_303_reg[22]_i_1_n_2 ;
  wire \trunc_ln_reg_303_reg[22]_i_1_n_3 ;
  wire \trunc_ln_reg_303_reg[26]_i_1_n_0 ;
  wire \trunc_ln_reg_303_reg[26]_i_1_n_1 ;
  wire \trunc_ln_reg_303_reg[26]_i_1_n_2 ;
  wire \trunc_ln_reg_303_reg[26]_i_1_n_3 ;
  wire \trunc_ln_reg_303_reg[2]_i_1_n_0 ;
  wire \trunc_ln_reg_303_reg[2]_i_1_n_1 ;
  wire \trunc_ln_reg_303_reg[2]_i_1_n_2 ;
  wire \trunc_ln_reg_303_reg[2]_i_1_n_3 ;
  wire \trunc_ln_reg_303_reg[30]_i_1_n_0 ;
  wire \trunc_ln_reg_303_reg[30]_i_1_n_1 ;
  wire \trunc_ln_reg_303_reg[30]_i_1_n_2 ;
  wire \trunc_ln_reg_303_reg[30]_i_1_n_3 ;
  wire \trunc_ln_reg_303_reg[34]_i_1_n_0 ;
  wire \trunc_ln_reg_303_reg[34]_i_1_n_1 ;
  wire \trunc_ln_reg_303_reg[34]_i_1_n_2 ;
  wire \trunc_ln_reg_303_reg[34]_i_1_n_3 ;
  wire \trunc_ln_reg_303_reg[38]_i_1_n_0 ;
  wire \trunc_ln_reg_303_reg[38]_i_1_n_1 ;
  wire \trunc_ln_reg_303_reg[38]_i_1_n_2 ;
  wire \trunc_ln_reg_303_reg[38]_i_1_n_3 ;
  wire \trunc_ln_reg_303_reg[42]_i_1_n_0 ;
  wire \trunc_ln_reg_303_reg[42]_i_1_n_1 ;
  wire \trunc_ln_reg_303_reg[42]_i_1_n_2 ;
  wire \trunc_ln_reg_303_reg[42]_i_1_n_3 ;
  wire \trunc_ln_reg_303_reg[46]_i_1_n_0 ;
  wire \trunc_ln_reg_303_reg[46]_i_1_n_1 ;
  wire \trunc_ln_reg_303_reg[46]_i_1_n_2 ;
  wire \trunc_ln_reg_303_reg[46]_i_1_n_3 ;
  wire \trunc_ln_reg_303_reg[50]_i_1_n_0 ;
  wire \trunc_ln_reg_303_reg[50]_i_1_n_1 ;
  wire \trunc_ln_reg_303_reg[50]_i_1_n_2 ;
  wire \trunc_ln_reg_303_reg[50]_i_1_n_3 ;
  wire \trunc_ln_reg_303_reg[54]_i_1_n_0 ;
  wire \trunc_ln_reg_303_reg[54]_i_1_n_1 ;
  wire \trunc_ln_reg_303_reg[54]_i_1_n_2 ;
  wire \trunc_ln_reg_303_reg[54]_i_1_n_3 ;
  wire \trunc_ln_reg_303_reg[58]_i_1_n_0 ;
  wire \trunc_ln_reg_303_reg[58]_i_1_n_1 ;
  wire \trunc_ln_reg_303_reg[58]_i_1_n_2 ;
  wire \trunc_ln_reg_303_reg[58]_i_1_n_3 ;
  wire [0:0]\trunc_ln_reg_303_reg[61]_0 ;
  wire \trunc_ln_reg_303_reg[61]_i_2_n_2 ;
  wire \trunc_ln_reg_303_reg[61]_i_2_n_3 ;
  wire \trunc_ln_reg_303_reg[6]_i_1_n_0 ;
  wire \trunc_ln_reg_303_reg[6]_i_1_n_1 ;
  wire \trunc_ln_reg_303_reg[6]_i_1_n_2 ;
  wire \trunc_ln_reg_303_reg[6]_i_1_n_3 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[19]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[19]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[19]_i_21_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[19]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[19]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_final_s2m_len_V_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_idx_fu_88_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_idx_fu_88_reg[60]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_out_sts_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_out_sts_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_out_sts_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_out_sts_reg[0]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln_reg_303_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln_reg_303_reg[61]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln_reg_303_reg[61]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(Q[4]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h00F200F2FFF200F2)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg[18]_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[17] ),
        .I3(Q[1]),
        .I4(incount_empty_n),
        .I5(CO),
        .O(ap_NS_fsm[18]));
  LUT5 #(
    .INIT(32'hFFFF5100)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(icmp_ln1073_fu_256_p2),
        .I1(p_0_in),
        .I2(gmem0_BVALID),
        .I3(Q[3]),
        .I4(ap_CS_fsm_state21),
        .O(ap_NS_fsm[19]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_10 
       (.I0(add_ln886_fu_234_p2[27]),
        .I1(in_s2m_len_read_reg_275[27]),
        .I2(add_ln886_fu_234_p2[26]),
        .I3(in_s2m_len_read_reg_275[26]),
        .O(\ap_CS_fsm[19]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_11 
       (.I0(add_ln886_fu_234_p2[25]),
        .I1(in_s2m_len_read_reg_275[25]),
        .I2(add_ln886_fu_234_p2[24]),
        .I3(in_s2m_len_read_reg_275[24]),
        .O(\ap_CS_fsm[19]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_13 
       (.I0(in_s2m_len_read_reg_275[23]),
        .I1(add_ln886_fu_234_p2[23]),
        .I2(in_s2m_len_read_reg_275[22]),
        .I3(add_ln886_fu_234_p2[22]),
        .O(\ap_CS_fsm[19]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_14 
       (.I0(in_s2m_len_read_reg_275[21]),
        .I1(add_ln886_fu_234_p2[21]),
        .I2(in_s2m_len_read_reg_275[20]),
        .I3(add_ln886_fu_234_p2[20]),
        .O(\ap_CS_fsm[19]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_15 
       (.I0(in_s2m_len_read_reg_275[19]),
        .I1(add_ln886_fu_234_p2[19]),
        .I2(in_s2m_len_read_reg_275[18]),
        .I3(add_ln886_fu_234_p2[18]),
        .O(\ap_CS_fsm[19]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_16 
       (.I0(in_s2m_len_read_reg_275[17]),
        .I1(add_ln886_fu_234_p2[17]),
        .I2(in_s2m_len_read_reg_275[16]),
        .I3(add_ln886_fu_234_p2[16]),
        .O(\ap_CS_fsm[19]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_17 
       (.I0(add_ln886_fu_234_p2[23]),
        .I1(in_s2m_len_read_reg_275[23]),
        .I2(add_ln886_fu_234_p2[22]),
        .I3(in_s2m_len_read_reg_275[22]),
        .O(\ap_CS_fsm[19]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_18 
       (.I0(add_ln886_fu_234_p2[21]),
        .I1(in_s2m_len_read_reg_275[21]),
        .I2(add_ln886_fu_234_p2[20]),
        .I3(in_s2m_len_read_reg_275[20]),
        .O(\ap_CS_fsm[19]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_19 
       (.I0(add_ln886_fu_234_p2[19]),
        .I1(in_s2m_len_read_reg_275[19]),
        .I2(add_ln886_fu_234_p2[18]),
        .I3(in_s2m_len_read_reg_275[18]),
        .O(\ap_CS_fsm[19]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_20 
       (.I0(add_ln886_fu_234_p2[17]),
        .I1(in_s2m_len_read_reg_275[17]),
        .I2(add_ln886_fu_234_p2[16]),
        .I3(in_s2m_len_read_reg_275[16]),
        .O(\ap_CS_fsm[19]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_24 
       (.I0(in_s2m_len_read_reg_275[15]),
        .I1(add_ln886_fu_234_p2[15]),
        .I2(in_s2m_len_read_reg_275[14]),
        .I3(add_ln886_fu_234_p2[14]),
        .O(\ap_CS_fsm[19]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_25 
       (.I0(in_s2m_len_read_reg_275[13]),
        .I1(add_ln886_fu_234_p2[13]),
        .I2(in_s2m_len_read_reg_275[12]),
        .I3(add_ln886_fu_234_p2[12]),
        .O(\ap_CS_fsm[19]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_26 
       (.I0(in_s2m_len_read_reg_275[11]),
        .I1(add_ln886_fu_234_p2[11]),
        .I2(in_s2m_len_read_reg_275[10]),
        .I3(add_ln886_fu_234_p2[10]),
        .O(\ap_CS_fsm[19]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_27 
       (.I0(in_s2m_len_read_reg_275[9]),
        .I1(add_ln886_fu_234_p2[9]),
        .I2(in_s2m_len_read_reg_275[8]),
        .I3(add_ln886_fu_234_p2[8]),
        .O(\ap_CS_fsm[19]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_28 
       (.I0(add_ln886_fu_234_p2[15]),
        .I1(in_s2m_len_read_reg_275[15]),
        .I2(add_ln886_fu_234_p2[14]),
        .I3(in_s2m_len_read_reg_275[14]),
        .O(\ap_CS_fsm[19]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_29 
       (.I0(add_ln886_fu_234_p2[13]),
        .I1(in_s2m_len_read_reg_275[13]),
        .I2(add_ln886_fu_234_p2[12]),
        .I3(in_s2m_len_read_reg_275[12]),
        .O(\ap_CS_fsm[19]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_30 
       (.I0(add_ln886_fu_234_p2[11]),
        .I1(in_s2m_len_read_reg_275[11]),
        .I2(add_ln886_fu_234_p2[10]),
        .I3(in_s2m_len_read_reg_275[10]),
        .O(\ap_CS_fsm[19]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_31 
       (.I0(add_ln886_fu_234_p2[9]),
        .I1(in_s2m_len_read_reg_275[9]),
        .I2(add_ln886_fu_234_p2[8]),
        .I3(in_s2m_len_read_reg_275[8]),
        .O(\ap_CS_fsm[19]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_34 
       (.I0(final_s2m_len_V_reg[31]),
        .I1(\tmp_reg_291_reg_n_0_[31] ),
        .O(\ap_CS_fsm[19]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_35 
       (.I0(final_s2m_len_V_reg[30]),
        .I1(\tmp_reg_291_reg_n_0_[30] ),
        .O(\ap_CS_fsm[19]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_36 
       (.I0(final_s2m_len_V_reg[29]),
        .I1(\tmp_reg_291_reg_n_0_[29] ),
        .O(\ap_CS_fsm[19]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_37 
       (.I0(final_s2m_len_V_reg[28]),
        .I1(\tmp_reg_291_reg_n_0_[28] ),
        .O(\ap_CS_fsm[19]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_38 
       (.I0(final_s2m_len_V_reg[27]),
        .I1(\tmp_reg_291_reg_n_0_[27] ),
        .O(\ap_CS_fsm[19]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_39 
       (.I0(final_s2m_len_V_reg[26]),
        .I1(\tmp_reg_291_reg_n_0_[26] ),
        .O(\ap_CS_fsm[19]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_4 
       (.I0(in_s2m_len_read_reg_275[31]),
        .I1(add_ln886_fu_234_p2[31]),
        .I2(in_s2m_len_read_reg_275[30]),
        .I3(add_ln886_fu_234_p2[30]),
        .O(\ap_CS_fsm[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_40 
       (.I0(final_s2m_len_V_reg[25]),
        .I1(\tmp_reg_291_reg_n_0_[25] ),
        .O(\ap_CS_fsm[19]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_41 
       (.I0(final_s2m_len_V_reg[24]),
        .I1(\tmp_reg_291_reg_n_0_[24] ),
        .O(\ap_CS_fsm[19]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_42 
       (.I0(in_s2m_len_read_reg_275[7]),
        .I1(add_ln886_fu_234_p2[7]),
        .I2(in_s2m_len_read_reg_275[6]),
        .I3(add_ln886_fu_234_p2[6]),
        .O(\ap_CS_fsm[19]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_43 
       (.I0(in_s2m_len_read_reg_275[5]),
        .I1(add_ln886_fu_234_p2[5]),
        .I2(in_s2m_len_read_reg_275[4]),
        .I3(add_ln886_fu_234_p2[4]),
        .O(\ap_CS_fsm[19]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_44 
       (.I0(in_s2m_len_read_reg_275[3]),
        .I1(add_ln886_fu_234_p2[3]),
        .I2(in_s2m_len_read_reg_275[2]),
        .I3(add_ln886_fu_234_p2[2]),
        .O(\ap_CS_fsm[19]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_45 
       (.I0(in_s2m_len_read_reg_275[1]),
        .I1(add_ln886_fu_234_p2[1]),
        .I2(in_s2m_len_read_reg_275[0]),
        .I3(add_ln886_fu_234_p2[0]),
        .O(\ap_CS_fsm[19]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_46 
       (.I0(add_ln886_fu_234_p2[7]),
        .I1(in_s2m_len_read_reg_275[7]),
        .I2(add_ln886_fu_234_p2[6]),
        .I3(in_s2m_len_read_reg_275[6]),
        .O(\ap_CS_fsm[19]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_47 
       (.I0(add_ln886_fu_234_p2[5]),
        .I1(in_s2m_len_read_reg_275[5]),
        .I2(add_ln886_fu_234_p2[4]),
        .I3(in_s2m_len_read_reg_275[4]),
        .O(\ap_CS_fsm[19]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_48 
       (.I0(add_ln886_fu_234_p2[3]),
        .I1(in_s2m_len_read_reg_275[3]),
        .I2(add_ln886_fu_234_p2[2]),
        .I3(in_s2m_len_read_reg_275[2]),
        .O(\ap_CS_fsm[19]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_49 
       (.I0(add_ln886_fu_234_p2[1]),
        .I1(in_s2m_len_read_reg_275[1]),
        .I2(add_ln886_fu_234_p2[0]),
        .I3(in_s2m_len_read_reg_275[0]),
        .O(\ap_CS_fsm[19]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_5 
       (.I0(in_s2m_len_read_reg_275[29]),
        .I1(add_ln886_fu_234_p2[29]),
        .I2(in_s2m_len_read_reg_275[28]),
        .I3(add_ln886_fu_234_p2[28]),
        .O(\ap_CS_fsm[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_51 
       (.I0(final_s2m_len_V_reg[23]),
        .I1(\tmp_reg_291_reg_n_0_[23] ),
        .O(\ap_CS_fsm[19]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_52 
       (.I0(final_s2m_len_V_reg[22]),
        .I1(\tmp_reg_291_reg_n_0_[22] ),
        .O(\ap_CS_fsm[19]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_53 
       (.I0(final_s2m_len_V_reg[21]),
        .I1(\tmp_reg_291_reg_n_0_[21] ),
        .O(\ap_CS_fsm[19]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_54 
       (.I0(final_s2m_len_V_reg[20]),
        .I1(\tmp_reg_291_reg_n_0_[20] ),
        .O(\ap_CS_fsm[19]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_55 
       (.I0(final_s2m_len_V_reg[19]),
        .I1(\tmp_reg_291_reg_n_0_[19] ),
        .O(\ap_CS_fsm[19]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_56 
       (.I0(final_s2m_len_V_reg[18]),
        .I1(\tmp_reg_291_reg_n_0_[18] ),
        .O(\ap_CS_fsm[19]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_57 
       (.I0(final_s2m_len_V_reg[17]),
        .I1(\tmp_reg_291_reg_n_0_[17] ),
        .O(\ap_CS_fsm[19]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_58 
       (.I0(final_s2m_len_V_reg[16]),
        .I1(\tmp_reg_291_reg_n_0_[16] ),
        .O(\ap_CS_fsm[19]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_59 
       (.I0(final_s2m_len_V_reg[11]),
        .I1(\tmp_reg_291_reg_n_0_[11] ),
        .O(\ap_CS_fsm[19]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_6 
       (.I0(in_s2m_len_read_reg_275[27]),
        .I1(add_ln886_fu_234_p2[27]),
        .I2(in_s2m_len_read_reg_275[26]),
        .I3(add_ln886_fu_234_p2[26]),
        .O(\ap_CS_fsm[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_60 
       (.I0(final_s2m_len_V_reg[10]),
        .I1(\tmp_reg_291_reg_n_0_[10] ),
        .O(\ap_CS_fsm[19]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_61 
       (.I0(final_s2m_len_V_reg[9]),
        .I1(\tmp_reg_291_reg_n_0_[9] ),
        .O(\ap_CS_fsm[19]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[19]_i_62 
       (.I0(final_s2m_len_V_reg[8]),
        .I1(\tmp_reg_291_reg_n_0_[8] ),
        .O(\ap_CS_fsm[19]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_7 
       (.I0(in_s2m_len_read_reg_275[25]),
        .I1(add_ln886_fu_234_p2[25]),
        .I2(in_s2m_len_read_reg_275[24]),
        .I3(add_ln886_fu_234_p2[24]),
        .O(\ap_CS_fsm[19]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_8 
       (.I0(add_ln886_fu_234_p2[31]),
        .I1(in_s2m_len_read_reg_275[31]),
        .I2(add_ln886_fu_234_p2[30]),
        .I3(in_s2m_len_read_reg_275[30]),
        .O(\ap_CS_fsm[19]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_9 
       (.I0(add_ln886_fu_234_p2[29]),
        .I1(in_s2m_len_read_reg_275[29]),
        .I2(add_ln886_fu_234_p2[28]),
        .I3(in_s2m_len_read_reg_275[28]),
        .O(\ap_CS_fsm[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAABBBABBAA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\idx_fu_88_reg[61]_0 ),
        .I1(Q[0]),
        .I2(icmp_ln1073_fu_256_p2),
        .I3(Q[1]),
        .I4(p_9_in),
        .I5(incount_empty_n),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[20]_i_2_n_0 ),
        .I2(\ap_CS_fsm[20]_i_3_n_0 ),
        .I3(\ap_CS_fsm[20]_i_4_n_0 ),
        .I4(\ap_CS_fsm[20]_i_5_n_0 ),
        .I5(streamtoparallelwithburst_U0_out_memory_read),
        .O(ap_NS_fsm[20]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[20]_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state5),
        .O(\ap_CS_fsm[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ap_CS_fsm[20]_i_3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\ap_CS_fsm_reg_n_0_[16] ),
        .I3(\ap_CS_fsm_reg_n_0_[17] ),
        .I4(ap_CS_fsm_state21),
        .I5(s2m_enb_clrsts_c_dout),
        .O(\ap_CS_fsm[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[20]_i_4 
       (.I0(\ap_CS_fsm_reg_n_0_[6] ),
        .I1(\ap_CS_fsm_reg_n_0_[7] ),
        .I2(Q[2]),
        .I3(\ap_CS_fsm_reg_n_0_[5] ),
        .I4(\ap_CS_fsm_reg_n_0_[9] ),
        .I5(\ap_CS_fsm_reg_n_0_[8] ),
        .O(\ap_CS_fsm[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[20]_i_5 
       (.I0(\ap_CS_fsm_reg_n_0_[12] ),
        .I1(\ap_CS_fsm_reg_n_0_[13] ),
        .I2(\ap_CS_fsm_reg_n_0_[10] ),
        .I3(\ap_CS_fsm_reg_n_0_[11] ),
        .I4(\ap_CS_fsm_reg_n_0_[15] ),
        .I5(\ap_CS_fsm_reg_n_0_[14] ),
        .O(\ap_CS_fsm[20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[20]_i_6 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .O(streamtoparallelwithburst_U0_out_memory_read));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(\ap_CS_fsm_reg_n_0_[16] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[16] ),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(Q[3]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(Q[4]),
        .R(SR));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[19]_i_12 
       (.CI(\ap_CS_fsm_reg[19]_i_23_n_0 ),
        .CO({\ap_CS_fsm_reg[19]_i_12_n_0 ,\ap_CS_fsm_reg[19]_i_12_n_1 ,\ap_CS_fsm_reg[19]_i_12_n_2 ,\ap_CS_fsm_reg[19]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[19]_i_24_n_0 ,\ap_CS_fsm[19]_i_25_n_0 ,\ap_CS_fsm[19]_i_26_n_0 ,\ap_CS_fsm[19]_i_27_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[19]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[19]_i_28_n_0 ,\ap_CS_fsm[19]_i_29_n_0 ,\ap_CS_fsm[19]_i_30_n_0 ,\ap_CS_fsm[19]_i_31_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[19]_i_2 
       (.CI(\ap_CS_fsm_reg[19]_i_3_n_0 ),
        .CO({icmp_ln1073_fu_256_p2,\ap_CS_fsm_reg[19]_i_2_n_1 ,\ap_CS_fsm_reg[19]_i_2_n_2 ,\ap_CS_fsm_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[19]_i_4_n_0 ,\ap_CS_fsm[19]_i_5_n_0 ,\ap_CS_fsm[19]_i_6_n_0 ,\ap_CS_fsm[19]_i_7_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[19]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[19]_i_8_n_0 ,\ap_CS_fsm[19]_i_9_n_0 ,\ap_CS_fsm[19]_i_10_n_0 ,\ap_CS_fsm[19]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_CS_fsm_reg[19]_i_21 
       (.CI(\ap_CS_fsm_reg[19]_i_22_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[19]_i_21_CO_UNCONNECTED [3],\ap_CS_fsm_reg[19]_i_21_n_1 ,\ap_CS_fsm_reg[19]_i_21_n_2 ,\ap_CS_fsm_reg[19]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,final_s2m_len_V_reg[30:28]}),
        .O(add_ln886_fu_234_p2[31:28]),
        .S({\ap_CS_fsm[19]_i_34_n_0 ,\ap_CS_fsm[19]_i_35_n_0 ,\ap_CS_fsm[19]_i_36_n_0 ,\ap_CS_fsm[19]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_CS_fsm_reg[19]_i_22 
       (.CI(\ap_CS_fsm_reg[19]_i_32_n_0 ),
        .CO({\ap_CS_fsm_reg[19]_i_22_n_0 ,\ap_CS_fsm_reg[19]_i_22_n_1 ,\ap_CS_fsm_reg[19]_i_22_n_2 ,\ap_CS_fsm_reg[19]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI(final_s2m_len_V_reg[27:24]),
        .O(add_ln886_fu_234_p2[27:24]),
        .S({\ap_CS_fsm[19]_i_38_n_0 ,\ap_CS_fsm[19]_i_39_n_0 ,\ap_CS_fsm[19]_i_40_n_0 ,\ap_CS_fsm[19]_i_41_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[19]_i_23 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[19]_i_23_n_0 ,\ap_CS_fsm_reg[19]_i_23_n_1 ,\ap_CS_fsm_reg[19]_i_23_n_2 ,\ap_CS_fsm_reg[19]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[19]_i_42_n_0 ,\ap_CS_fsm[19]_i_43_n_0 ,\ap_CS_fsm[19]_i_44_n_0 ,\ap_CS_fsm[19]_i_45_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[19]_i_23_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[19]_i_46_n_0 ,\ap_CS_fsm[19]_i_47_n_0 ,\ap_CS_fsm[19]_i_48_n_0 ,\ap_CS_fsm[19]_i_49_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[19]_i_3 
       (.CI(\ap_CS_fsm_reg[19]_i_12_n_0 ),
        .CO({\ap_CS_fsm_reg[19]_i_3_n_0 ,\ap_CS_fsm_reg[19]_i_3_n_1 ,\ap_CS_fsm_reg[19]_i_3_n_2 ,\ap_CS_fsm_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[19]_i_13_n_0 ,\ap_CS_fsm[19]_i_14_n_0 ,\ap_CS_fsm[19]_i_15_n_0 ,\ap_CS_fsm[19]_i_16_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[19]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[19]_i_17_n_0 ,\ap_CS_fsm[19]_i_18_n_0 ,\ap_CS_fsm[19]_i_19_n_0 ,\ap_CS_fsm[19]_i_20_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_CS_fsm_reg[19]_i_32 
       (.CI(\ap_CS_fsm_reg[19]_i_33_n_0 ),
        .CO({\ap_CS_fsm_reg[19]_i_32_n_0 ,\ap_CS_fsm_reg[19]_i_32_n_1 ,\ap_CS_fsm_reg[19]_i_32_n_2 ,\ap_CS_fsm_reg[19]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI(final_s2m_len_V_reg[23:20]),
        .O(add_ln886_fu_234_p2[23:20]),
        .S({\ap_CS_fsm[19]_i_51_n_0 ,\ap_CS_fsm[19]_i_52_n_0 ,\ap_CS_fsm[19]_i_53_n_0 ,\ap_CS_fsm[19]_i_54_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_CS_fsm_reg[19]_i_33 
       (.CI(\out_sts_reg[0]_i_16_n_0 ),
        .CO({\ap_CS_fsm_reg[19]_i_33_n_0 ,\ap_CS_fsm_reg[19]_i_33_n_1 ,\ap_CS_fsm_reg[19]_i_33_n_2 ,\ap_CS_fsm_reg[19]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI(final_s2m_len_V_reg[19:16]),
        .O(add_ln886_fu_234_p2[19:16]),
        .S({\ap_CS_fsm[19]_i_55_n_0 ,\ap_CS_fsm[19]_i_56_n_0 ,\ap_CS_fsm[19]_i_57_n_0 ,\ap_CS_fsm[19]_i_58_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_CS_fsm_reg[19]_i_50 
       (.CI(\out_sts_reg[0]_i_17_n_0 ),
        .CO({\ap_CS_fsm_reg[19]_i_50_n_0 ,\ap_CS_fsm_reg[19]_i_50_n_1 ,\ap_CS_fsm_reg[19]_i_50_n_2 ,\ap_CS_fsm_reg[19]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI(final_s2m_len_V_reg[11:8]),
        .O(add_ln886_fu_234_p2[11:8]),
        .S({\ap_CS_fsm[19]_i_59_n_0 ,\ap_CS_fsm[19]_i_60_n_0 ,\ap_CS_fsm[19]_i_61_n_0 ,\ap_CS_fsm[19]_i_62_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__0
       (.I0(ap_sync_done),
        .I1(ap_rst_n),
        .I2(Q[4]),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h111F000000000000)) 
    ap_done_reg_i_1__1
       (.I0(Q[4]),
        .I1(ap_done_reg),
        .I2(ap_done_reg_0),
        .I3(ap_done_reg_reg_0),
        .I4(ap_rst_n),
        .I5(sendoutstream_U0_ap_done),
        .O(\ap_CS_fsm_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
    ap_done_reg_i_2__0
       (.I0(Q[4]),
        .I1(ap_done_reg),
        .I2(sendoutstream_U0_ap_ready),
        .I3(ap_done_reg_1),
        .I4(ap_done_reg_0),
        .I5(ap_done_reg_reg_0),
        .O(ap_sync_done));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__0_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \final_s2m_len_V[0]_i_2 
       (.I0(p_0_in),
        .I1(gmem0_BVALID),
        .I2(Q[3]),
        .O(p_9_in));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[0]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[3] ),
        .I1(final_s2m_len_V_reg[3]),
        .O(\final_s2m_len_V[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[0]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[2] ),
        .I1(final_s2m_len_V_reg[2]),
        .O(\final_s2m_len_V[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[0]_i_6 
       (.I0(\tmp_reg_291_reg_n_0_[1] ),
        .I1(final_s2m_len_V_reg[1]),
        .O(\final_s2m_len_V[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[0]_i_7 
       (.I0(\tmp_reg_291_reg_n_0_[0] ),
        .I1(final_s2m_len_V_reg[0]),
        .O(\final_s2m_len_V[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[12]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[15] ),
        .I1(final_s2m_len_V_reg[15]),
        .O(\final_s2m_len_V[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[12]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[14] ),
        .I1(final_s2m_len_V_reg[14]),
        .O(\final_s2m_len_V[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[12]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[13] ),
        .I1(final_s2m_len_V_reg[13]),
        .O(\final_s2m_len_V[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[12]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[12] ),
        .I1(final_s2m_len_V_reg[12]),
        .O(\final_s2m_len_V[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[16]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[19] ),
        .I1(final_s2m_len_V_reg[19]),
        .O(\final_s2m_len_V[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[16]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[18] ),
        .I1(final_s2m_len_V_reg[18]),
        .O(\final_s2m_len_V[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[16]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[17] ),
        .I1(final_s2m_len_V_reg[17]),
        .O(\final_s2m_len_V[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[16]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[16] ),
        .I1(final_s2m_len_V_reg[16]),
        .O(\final_s2m_len_V[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[20]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[23] ),
        .I1(final_s2m_len_V_reg[23]),
        .O(\final_s2m_len_V[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[20]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[22] ),
        .I1(final_s2m_len_V_reg[22]),
        .O(\final_s2m_len_V[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[20]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[21] ),
        .I1(final_s2m_len_V_reg[21]),
        .O(\final_s2m_len_V[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[20]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[20] ),
        .I1(final_s2m_len_V_reg[20]),
        .O(\final_s2m_len_V[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[24]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[27] ),
        .I1(final_s2m_len_V_reg[27]),
        .O(\final_s2m_len_V[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[24]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[26] ),
        .I1(final_s2m_len_V_reg[26]),
        .O(\final_s2m_len_V[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[24]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[25] ),
        .I1(final_s2m_len_V_reg[25]),
        .O(\final_s2m_len_V[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[24]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[24] ),
        .I1(final_s2m_len_V_reg[24]),
        .O(\final_s2m_len_V[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[28]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(final_s2m_len_V_reg[31]),
        .O(\final_s2m_len_V[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[28]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[30] ),
        .I1(final_s2m_len_V_reg[30]),
        .O(\final_s2m_len_V[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[28]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[29] ),
        .I1(final_s2m_len_V_reg[29]),
        .O(\final_s2m_len_V[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[28]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[28] ),
        .I1(final_s2m_len_V_reg[28]),
        .O(\final_s2m_len_V[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[4]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[7] ),
        .I1(final_s2m_len_V_reg[7]),
        .O(\final_s2m_len_V[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[4]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[6] ),
        .I1(final_s2m_len_V_reg[6]),
        .O(\final_s2m_len_V[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[4]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[5] ),
        .I1(final_s2m_len_V_reg[5]),
        .O(\final_s2m_len_V[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[4]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[4] ),
        .I1(final_s2m_len_V_reg[4]),
        .O(\final_s2m_len_V[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[8]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[11] ),
        .I1(final_s2m_len_V_reg[11]),
        .O(\final_s2m_len_V[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[8]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[10] ),
        .I1(final_s2m_len_V_reg[10]),
        .O(\final_s2m_len_V[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[8]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[9] ),
        .I1(final_s2m_len_V_reg[9]),
        .O(\final_s2m_len_V[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[8]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[8] ),
        .I1(final_s2m_len_V_reg[8]),
        .O(\final_s2m_len_V[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[0]_i_3_n_7 ),
        .Q(final_s2m_len_V_reg[0]),
        .R(final_s2m_len_V0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \final_s2m_len_V_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\final_s2m_len_V_reg[0]_i_3_n_0 ,\final_s2m_len_V_reg[0]_i_3_n_1 ,\final_s2m_len_V_reg[0]_i_3_n_2 ,\final_s2m_len_V_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[3] ,\tmp_reg_291_reg_n_0_[2] ,\tmp_reg_291_reg_n_0_[1] ,\tmp_reg_291_reg_n_0_[0] }),
        .O({\final_s2m_len_V_reg[0]_i_3_n_4 ,\final_s2m_len_V_reg[0]_i_3_n_5 ,\final_s2m_len_V_reg[0]_i_3_n_6 ,\final_s2m_len_V_reg[0]_i_3_n_7 }),
        .S({\final_s2m_len_V[0]_i_4_n_0 ,\final_s2m_len_V[0]_i_5_n_0 ,\final_s2m_len_V[0]_i_6_n_0 ,\final_s2m_len_V[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[10] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[8]_i_1_n_5 ),
        .Q(final_s2m_len_V_reg[10]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[11] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[8]_i_1_n_4 ),
        .Q(final_s2m_len_V_reg[11]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[12] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[12]_i_1_n_7 ),
        .Q(final_s2m_len_V_reg[12]),
        .R(final_s2m_len_V0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \final_s2m_len_V_reg[12]_i_1 
       (.CI(\final_s2m_len_V_reg[8]_i_1_n_0 ),
        .CO({\final_s2m_len_V_reg[12]_i_1_n_0 ,\final_s2m_len_V_reg[12]_i_1_n_1 ,\final_s2m_len_V_reg[12]_i_1_n_2 ,\final_s2m_len_V_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[15] ,\tmp_reg_291_reg_n_0_[14] ,\tmp_reg_291_reg_n_0_[13] ,\tmp_reg_291_reg_n_0_[12] }),
        .O({\final_s2m_len_V_reg[12]_i_1_n_4 ,\final_s2m_len_V_reg[12]_i_1_n_5 ,\final_s2m_len_V_reg[12]_i_1_n_6 ,\final_s2m_len_V_reg[12]_i_1_n_7 }),
        .S({\final_s2m_len_V[12]_i_2_n_0 ,\final_s2m_len_V[12]_i_3_n_0 ,\final_s2m_len_V[12]_i_4_n_0 ,\final_s2m_len_V[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[13] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[12]_i_1_n_6 ),
        .Q(final_s2m_len_V_reg[13]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[14] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[12]_i_1_n_5 ),
        .Q(final_s2m_len_V_reg[14]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[15] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[12]_i_1_n_4 ),
        .Q(final_s2m_len_V_reg[15]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[16] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[16]_i_1_n_7 ),
        .Q(final_s2m_len_V_reg[16]),
        .R(final_s2m_len_V0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \final_s2m_len_V_reg[16]_i_1 
       (.CI(\final_s2m_len_V_reg[12]_i_1_n_0 ),
        .CO({\final_s2m_len_V_reg[16]_i_1_n_0 ,\final_s2m_len_V_reg[16]_i_1_n_1 ,\final_s2m_len_V_reg[16]_i_1_n_2 ,\final_s2m_len_V_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[19] ,\tmp_reg_291_reg_n_0_[18] ,\tmp_reg_291_reg_n_0_[17] ,\tmp_reg_291_reg_n_0_[16] }),
        .O({\final_s2m_len_V_reg[16]_i_1_n_4 ,\final_s2m_len_V_reg[16]_i_1_n_5 ,\final_s2m_len_V_reg[16]_i_1_n_6 ,\final_s2m_len_V_reg[16]_i_1_n_7 }),
        .S({\final_s2m_len_V[16]_i_2_n_0 ,\final_s2m_len_V[16]_i_3_n_0 ,\final_s2m_len_V[16]_i_4_n_0 ,\final_s2m_len_V[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[17] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[16]_i_1_n_6 ),
        .Q(final_s2m_len_V_reg[17]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[18] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[16]_i_1_n_5 ),
        .Q(final_s2m_len_V_reg[18]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[19] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[16]_i_1_n_4 ),
        .Q(final_s2m_len_V_reg[19]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[1] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[0]_i_3_n_6 ),
        .Q(final_s2m_len_V_reg[1]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[20] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[20]_i_1_n_7 ),
        .Q(final_s2m_len_V_reg[20]),
        .R(final_s2m_len_V0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \final_s2m_len_V_reg[20]_i_1 
       (.CI(\final_s2m_len_V_reg[16]_i_1_n_0 ),
        .CO({\final_s2m_len_V_reg[20]_i_1_n_0 ,\final_s2m_len_V_reg[20]_i_1_n_1 ,\final_s2m_len_V_reg[20]_i_1_n_2 ,\final_s2m_len_V_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[23] ,\tmp_reg_291_reg_n_0_[22] ,\tmp_reg_291_reg_n_0_[21] ,\tmp_reg_291_reg_n_0_[20] }),
        .O({\final_s2m_len_V_reg[20]_i_1_n_4 ,\final_s2m_len_V_reg[20]_i_1_n_5 ,\final_s2m_len_V_reg[20]_i_1_n_6 ,\final_s2m_len_V_reg[20]_i_1_n_7 }),
        .S({\final_s2m_len_V[20]_i_2_n_0 ,\final_s2m_len_V[20]_i_3_n_0 ,\final_s2m_len_V[20]_i_4_n_0 ,\final_s2m_len_V[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[21] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[20]_i_1_n_6 ),
        .Q(final_s2m_len_V_reg[21]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[22] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[20]_i_1_n_5 ),
        .Q(final_s2m_len_V_reg[22]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[23] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[20]_i_1_n_4 ),
        .Q(final_s2m_len_V_reg[23]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[24] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[24]_i_1_n_7 ),
        .Q(final_s2m_len_V_reg[24]),
        .R(final_s2m_len_V0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \final_s2m_len_V_reg[24]_i_1 
       (.CI(\final_s2m_len_V_reg[20]_i_1_n_0 ),
        .CO({\final_s2m_len_V_reg[24]_i_1_n_0 ,\final_s2m_len_V_reg[24]_i_1_n_1 ,\final_s2m_len_V_reg[24]_i_1_n_2 ,\final_s2m_len_V_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[27] ,\tmp_reg_291_reg_n_0_[26] ,\tmp_reg_291_reg_n_0_[25] ,\tmp_reg_291_reg_n_0_[24] }),
        .O({\final_s2m_len_V_reg[24]_i_1_n_4 ,\final_s2m_len_V_reg[24]_i_1_n_5 ,\final_s2m_len_V_reg[24]_i_1_n_6 ,\final_s2m_len_V_reg[24]_i_1_n_7 }),
        .S({\final_s2m_len_V[24]_i_2_n_0 ,\final_s2m_len_V[24]_i_3_n_0 ,\final_s2m_len_V[24]_i_4_n_0 ,\final_s2m_len_V[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[25] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[24]_i_1_n_6 ),
        .Q(final_s2m_len_V_reg[25]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[26] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[24]_i_1_n_5 ),
        .Q(final_s2m_len_V_reg[26]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[27] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[24]_i_1_n_4 ),
        .Q(final_s2m_len_V_reg[27]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[28] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[28]_i_1_n_7 ),
        .Q(final_s2m_len_V_reg[28]),
        .R(final_s2m_len_V0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \final_s2m_len_V_reg[28]_i_1 
       (.CI(\final_s2m_len_V_reg[24]_i_1_n_0 ),
        .CO({\NLW_final_s2m_len_V_reg[28]_i_1_CO_UNCONNECTED [3],\final_s2m_len_V_reg[28]_i_1_n_1 ,\final_s2m_len_V_reg[28]_i_1_n_2 ,\final_s2m_len_V_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_reg_291_reg_n_0_[30] ,\tmp_reg_291_reg_n_0_[29] ,\tmp_reg_291_reg_n_0_[28] }),
        .O({\final_s2m_len_V_reg[28]_i_1_n_4 ,\final_s2m_len_V_reg[28]_i_1_n_5 ,\final_s2m_len_V_reg[28]_i_1_n_6 ,\final_s2m_len_V_reg[28]_i_1_n_7 }),
        .S({\final_s2m_len_V[28]_i_2_n_0 ,\final_s2m_len_V[28]_i_3_n_0 ,\final_s2m_len_V[28]_i_4_n_0 ,\final_s2m_len_V[28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[29] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[28]_i_1_n_6 ),
        .Q(final_s2m_len_V_reg[29]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[2] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[0]_i_3_n_5 ),
        .Q(final_s2m_len_V_reg[2]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[30] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[28]_i_1_n_5 ),
        .Q(final_s2m_len_V_reg[30]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[31] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[28]_i_1_n_4 ),
        .Q(final_s2m_len_V_reg[31]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[3] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[0]_i_3_n_4 ),
        .Q(final_s2m_len_V_reg[3]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[4] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[4]_i_1_n_7 ),
        .Q(final_s2m_len_V_reg[4]),
        .R(final_s2m_len_V0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \final_s2m_len_V_reg[4]_i_1 
       (.CI(\final_s2m_len_V_reg[0]_i_3_n_0 ),
        .CO({\final_s2m_len_V_reg[4]_i_1_n_0 ,\final_s2m_len_V_reg[4]_i_1_n_1 ,\final_s2m_len_V_reg[4]_i_1_n_2 ,\final_s2m_len_V_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[7] ,\tmp_reg_291_reg_n_0_[6] ,\tmp_reg_291_reg_n_0_[5] ,\tmp_reg_291_reg_n_0_[4] }),
        .O({\final_s2m_len_V_reg[4]_i_1_n_4 ,\final_s2m_len_V_reg[4]_i_1_n_5 ,\final_s2m_len_V_reg[4]_i_1_n_6 ,\final_s2m_len_V_reg[4]_i_1_n_7 }),
        .S({\final_s2m_len_V[4]_i_2_n_0 ,\final_s2m_len_V[4]_i_3_n_0 ,\final_s2m_len_V[4]_i_4_n_0 ,\final_s2m_len_V[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[5] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[4]_i_1_n_6 ),
        .Q(final_s2m_len_V_reg[5]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[6] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[4]_i_1_n_5 ),
        .Q(final_s2m_len_V_reg[6]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[7] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[4]_i_1_n_4 ),
        .Q(final_s2m_len_V_reg[7]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[8] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[8]_i_1_n_7 ),
        .Q(final_s2m_len_V_reg[8]),
        .R(final_s2m_len_V0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \final_s2m_len_V_reg[8]_i_1 
       (.CI(\final_s2m_len_V_reg[4]_i_1_n_0 ),
        .CO({\final_s2m_len_V_reg[8]_i_1_n_0 ,\final_s2m_len_V_reg[8]_i_1_n_1 ,\final_s2m_len_V_reg[8]_i_1_n_2 ,\final_s2m_len_V_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[11] ,\tmp_reg_291_reg_n_0_[10] ,\tmp_reg_291_reg_n_0_[9] ,\tmp_reg_291_reg_n_0_[8] }),
        .O({\final_s2m_len_V_reg[8]_i_1_n_4 ,\final_s2m_len_V_reg[8]_i_1_n_5 ,\final_s2m_len_V_reg[8]_i_1_n_6 ,\final_s2m_len_V_reg[8]_i_1_n_7 }),
        .S({\final_s2m_len_V[8]_i_2_n_0 ,\final_s2m_len_V[8]_i_3_n_0 ,\final_s2m_len_V[8]_i_4_n_0 ,\final_s2m_len_V[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[9] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\final_s2m_len_V_reg[8]_i_1_n_6 ),
        .Q(final_s2m_len_V_reg[9]),
        .R(final_s2m_len_V0));
  design_1_userdma_0_0_userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146
       (.D(ap_NS_fsm[5:4]),
        .E(E),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .SR(SR),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg_1(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter2_reg_2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_n_8),
        .ap_loop_init_int_reg(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .dout_vld_reg(dout_vld_reg),
        .empty_n(empty_n),
        .empty_n_reg(empty_n_reg),
        .gmem0_WREADY(gmem0_WREADY),
        .grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .icmp_ln23_fu_104_p2_carry__1_0(trunc_ln23_reg_314),
        .in_val_data_filed_V_reg_1510(in_val_data_filed_V_reg_1510),
        .inbuf_empty_n(inbuf_empty_n),
        .mOutPtr18_out(mOutPtr18_out),
        .pop(pop),
        .\raddr_reg[1] (\raddr_reg[1] ),
        .\raddr_reg_reg[4] (\raddr_reg_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_n_8),
        .Q(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .R(SR));
  FDRE \icmp_ln23_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(CO),
        .Q(p_0_in),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8A00)) 
    \idx_fu_88[0]_i_2 
       (.I0(Q[3]),
        .I1(gmem0_BVALID),
        .I2(p_0_in),
        .I3(icmp_ln1073_fu_256_p2),
        .O(ap_NS_fsm12_out));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[0]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[3] ),
        .I1(idx_fu_88_reg[3]),
        .O(\idx_fu_88[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[0]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[2] ),
        .I1(idx_fu_88_reg[2]),
        .O(\idx_fu_88[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[0]_i_6 
       (.I0(\tmp_reg_291_reg_n_0_[1] ),
        .I1(idx_fu_88_reg[1]),
        .O(\idx_fu_88[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[0]_i_7 
       (.I0(\tmp_reg_291_reg_n_0_[0] ),
        .I1(idx_fu_88_reg[0]),
        .O(\idx_fu_88[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[12]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[15] ),
        .I1(idx_fu_88_reg[15]),
        .O(\idx_fu_88[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[12]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[14] ),
        .I1(idx_fu_88_reg[14]),
        .O(\idx_fu_88[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[12]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[13] ),
        .I1(idx_fu_88_reg[13]),
        .O(\idx_fu_88[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[12]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[12] ),
        .I1(idx_fu_88_reg[12]),
        .O(\idx_fu_88[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[16]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[19] ),
        .I1(idx_fu_88_reg[19]),
        .O(\idx_fu_88[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[16]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[18] ),
        .I1(idx_fu_88_reg[18]),
        .O(\idx_fu_88[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[16]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[17] ),
        .I1(idx_fu_88_reg[17]),
        .O(\idx_fu_88[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[16]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[16] ),
        .I1(idx_fu_88_reg[16]),
        .O(\idx_fu_88[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[20]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[23] ),
        .I1(idx_fu_88_reg[23]),
        .O(\idx_fu_88[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[20]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[22] ),
        .I1(idx_fu_88_reg[22]),
        .O(\idx_fu_88[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[20]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[21] ),
        .I1(idx_fu_88_reg[21]),
        .O(\idx_fu_88[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[20]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[20] ),
        .I1(idx_fu_88_reg[20]),
        .O(\idx_fu_88[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[24]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[27] ),
        .I1(idx_fu_88_reg[27]),
        .O(\idx_fu_88[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[24]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[26] ),
        .I1(idx_fu_88_reg[26]),
        .O(\idx_fu_88[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[24]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[25] ),
        .I1(idx_fu_88_reg[25]),
        .O(\idx_fu_88[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[24]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[24] ),
        .I1(idx_fu_88_reg[24]),
        .O(\idx_fu_88[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[28]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[31]),
        .O(\idx_fu_88[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[28]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[30] ),
        .I1(idx_fu_88_reg[30]),
        .O(\idx_fu_88[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[28]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[29] ),
        .I1(idx_fu_88_reg[29]),
        .O(\idx_fu_88[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[28]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[28] ),
        .I1(idx_fu_88_reg[28]),
        .O(\idx_fu_88[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[32]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[35]),
        .O(\idx_fu_88[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[32]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[34]),
        .O(\idx_fu_88[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[32]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[33]),
        .O(\idx_fu_88[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[32]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[32]),
        .O(\idx_fu_88[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[36]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[39]),
        .O(\idx_fu_88[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[36]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[38]),
        .O(\idx_fu_88[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[36]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[37]),
        .O(\idx_fu_88[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[36]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[36]),
        .O(\idx_fu_88[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[40]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[43]),
        .O(\idx_fu_88[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[40]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[42]),
        .O(\idx_fu_88[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[40]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[41]),
        .O(\idx_fu_88[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[40]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[40]),
        .O(\idx_fu_88[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[44]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[47]),
        .O(\idx_fu_88[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[44]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[46]),
        .O(\idx_fu_88[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[44]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[45]),
        .O(\idx_fu_88[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[44]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[44]),
        .O(\idx_fu_88[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[48]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[51]),
        .O(\idx_fu_88[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[48]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[50]),
        .O(\idx_fu_88[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[48]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[49]),
        .O(\idx_fu_88[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[48]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[48]),
        .O(\idx_fu_88[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[4]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[7] ),
        .I1(idx_fu_88_reg[7]),
        .O(\idx_fu_88[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[4]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[6] ),
        .I1(idx_fu_88_reg[6]),
        .O(\idx_fu_88[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[4]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[5] ),
        .I1(idx_fu_88_reg[5]),
        .O(\idx_fu_88[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[4]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[4] ),
        .I1(idx_fu_88_reg[4]),
        .O(\idx_fu_88[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[52]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[55]),
        .O(\idx_fu_88[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[52]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[54]),
        .O(\idx_fu_88[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[52]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[53]),
        .O(\idx_fu_88[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[52]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[52]),
        .O(\idx_fu_88[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[56]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[59]),
        .O(\idx_fu_88[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[56]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[58]),
        .O(\idx_fu_88[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[56]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[57]),
        .O(\idx_fu_88[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[56]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[56]),
        .O(\idx_fu_88[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[60]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[61]),
        .O(\idx_fu_88[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[60]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[31] ),
        .I1(idx_fu_88_reg[60]),
        .O(\idx_fu_88[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[8]_i_2 
       (.I0(\tmp_reg_291_reg_n_0_[11] ),
        .I1(idx_fu_88_reg[11]),
        .O(\idx_fu_88[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[8]_i_3 
       (.I0(\tmp_reg_291_reg_n_0_[10] ),
        .I1(idx_fu_88_reg[10]),
        .O(\idx_fu_88[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[8]_i_4 
       (.I0(\tmp_reg_291_reg_n_0_[9] ),
        .I1(idx_fu_88_reg[9]),
        .O(\idx_fu_88[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_88[8]_i_5 
       (.I0(\tmp_reg_291_reg_n_0_[8] ),
        .I1(idx_fu_88_reg[8]),
        .O(\idx_fu_88[8]_i_5_n_0 ));
  FDRE \idx_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[0]_i_3_n_7 ),
        .Q(idx_fu_88_reg[0]),
        .R(\idx_fu_88_reg[61]_0 ));
  CARRY4 \idx_fu_88_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\idx_fu_88_reg[0]_i_3_n_0 ,\idx_fu_88_reg[0]_i_3_n_1 ,\idx_fu_88_reg[0]_i_3_n_2 ,\idx_fu_88_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[3] ,\tmp_reg_291_reg_n_0_[2] ,\tmp_reg_291_reg_n_0_[1] ,\tmp_reg_291_reg_n_0_[0] }),
        .O({\idx_fu_88_reg[0]_i_3_n_4 ,\idx_fu_88_reg[0]_i_3_n_5 ,\idx_fu_88_reg[0]_i_3_n_6 ,\idx_fu_88_reg[0]_i_3_n_7 }),
        .S({\idx_fu_88[0]_i_4_n_0 ,\idx_fu_88[0]_i_5_n_0 ,\idx_fu_88[0]_i_6_n_0 ,\idx_fu_88[0]_i_7_n_0 }));
  FDRE \idx_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[8]_i_1_n_5 ),
        .Q(idx_fu_88_reg[10]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[8]_i_1_n_4 ),
        .Q(idx_fu_88_reg[11]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[12]_i_1_n_7 ),
        .Q(idx_fu_88_reg[12]),
        .R(\idx_fu_88_reg[61]_0 ));
  CARRY4 \idx_fu_88_reg[12]_i_1 
       (.CI(\idx_fu_88_reg[8]_i_1_n_0 ),
        .CO({\idx_fu_88_reg[12]_i_1_n_0 ,\idx_fu_88_reg[12]_i_1_n_1 ,\idx_fu_88_reg[12]_i_1_n_2 ,\idx_fu_88_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[15] ,\tmp_reg_291_reg_n_0_[14] ,\tmp_reg_291_reg_n_0_[13] ,\tmp_reg_291_reg_n_0_[12] }),
        .O({\idx_fu_88_reg[12]_i_1_n_4 ,\idx_fu_88_reg[12]_i_1_n_5 ,\idx_fu_88_reg[12]_i_1_n_6 ,\idx_fu_88_reg[12]_i_1_n_7 }),
        .S({\idx_fu_88[12]_i_2_n_0 ,\idx_fu_88[12]_i_3_n_0 ,\idx_fu_88[12]_i_4_n_0 ,\idx_fu_88[12]_i_5_n_0 }));
  FDRE \idx_fu_88_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[12]_i_1_n_6 ),
        .Q(idx_fu_88_reg[13]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[12]_i_1_n_5 ),
        .Q(idx_fu_88_reg[14]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[12]_i_1_n_4 ),
        .Q(idx_fu_88_reg[15]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[16]_i_1_n_7 ),
        .Q(idx_fu_88_reg[16]),
        .R(\idx_fu_88_reg[61]_0 ));
  CARRY4 \idx_fu_88_reg[16]_i_1 
       (.CI(\idx_fu_88_reg[12]_i_1_n_0 ),
        .CO({\idx_fu_88_reg[16]_i_1_n_0 ,\idx_fu_88_reg[16]_i_1_n_1 ,\idx_fu_88_reg[16]_i_1_n_2 ,\idx_fu_88_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[19] ,\tmp_reg_291_reg_n_0_[18] ,\tmp_reg_291_reg_n_0_[17] ,\tmp_reg_291_reg_n_0_[16] }),
        .O({\idx_fu_88_reg[16]_i_1_n_4 ,\idx_fu_88_reg[16]_i_1_n_5 ,\idx_fu_88_reg[16]_i_1_n_6 ,\idx_fu_88_reg[16]_i_1_n_7 }),
        .S({\idx_fu_88[16]_i_2_n_0 ,\idx_fu_88[16]_i_3_n_0 ,\idx_fu_88[16]_i_4_n_0 ,\idx_fu_88[16]_i_5_n_0 }));
  FDRE \idx_fu_88_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[16]_i_1_n_6 ),
        .Q(idx_fu_88_reg[17]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[16]_i_1_n_5 ),
        .Q(idx_fu_88_reg[18]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[16]_i_1_n_4 ),
        .Q(idx_fu_88_reg[19]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[0]_i_3_n_6 ),
        .Q(idx_fu_88_reg[1]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[20]_i_1_n_7 ),
        .Q(idx_fu_88_reg[20]),
        .R(\idx_fu_88_reg[61]_0 ));
  CARRY4 \idx_fu_88_reg[20]_i_1 
       (.CI(\idx_fu_88_reg[16]_i_1_n_0 ),
        .CO({\idx_fu_88_reg[20]_i_1_n_0 ,\idx_fu_88_reg[20]_i_1_n_1 ,\idx_fu_88_reg[20]_i_1_n_2 ,\idx_fu_88_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[23] ,\tmp_reg_291_reg_n_0_[22] ,\tmp_reg_291_reg_n_0_[21] ,\tmp_reg_291_reg_n_0_[20] }),
        .O({\idx_fu_88_reg[20]_i_1_n_4 ,\idx_fu_88_reg[20]_i_1_n_5 ,\idx_fu_88_reg[20]_i_1_n_6 ,\idx_fu_88_reg[20]_i_1_n_7 }),
        .S({\idx_fu_88[20]_i_2_n_0 ,\idx_fu_88[20]_i_3_n_0 ,\idx_fu_88[20]_i_4_n_0 ,\idx_fu_88[20]_i_5_n_0 }));
  FDRE \idx_fu_88_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[20]_i_1_n_6 ),
        .Q(idx_fu_88_reg[21]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[20]_i_1_n_5 ),
        .Q(idx_fu_88_reg[22]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[20]_i_1_n_4 ),
        .Q(idx_fu_88_reg[23]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[24]_i_1_n_7 ),
        .Q(idx_fu_88_reg[24]),
        .R(\idx_fu_88_reg[61]_0 ));
  CARRY4 \idx_fu_88_reg[24]_i_1 
       (.CI(\idx_fu_88_reg[20]_i_1_n_0 ),
        .CO({\idx_fu_88_reg[24]_i_1_n_0 ,\idx_fu_88_reg[24]_i_1_n_1 ,\idx_fu_88_reg[24]_i_1_n_2 ,\idx_fu_88_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[27] ,\tmp_reg_291_reg_n_0_[26] ,\tmp_reg_291_reg_n_0_[25] ,\tmp_reg_291_reg_n_0_[24] }),
        .O({\idx_fu_88_reg[24]_i_1_n_4 ,\idx_fu_88_reg[24]_i_1_n_5 ,\idx_fu_88_reg[24]_i_1_n_6 ,\idx_fu_88_reg[24]_i_1_n_7 }),
        .S({\idx_fu_88[24]_i_2_n_0 ,\idx_fu_88[24]_i_3_n_0 ,\idx_fu_88[24]_i_4_n_0 ,\idx_fu_88[24]_i_5_n_0 }));
  FDRE \idx_fu_88_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[24]_i_1_n_6 ),
        .Q(idx_fu_88_reg[25]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[24]_i_1_n_5 ),
        .Q(idx_fu_88_reg[26]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[24]_i_1_n_4 ),
        .Q(idx_fu_88_reg[27]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[28]_i_1_n_7 ),
        .Q(idx_fu_88_reg[28]),
        .R(\idx_fu_88_reg[61]_0 ));
  CARRY4 \idx_fu_88_reg[28]_i_1 
       (.CI(\idx_fu_88_reg[24]_i_1_n_0 ),
        .CO({\idx_fu_88_reg[28]_i_1_n_0 ,\idx_fu_88_reg[28]_i_1_n_1 ,\idx_fu_88_reg[28]_i_1_n_2 ,\idx_fu_88_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[30] ,\tmp_reg_291_reg_n_0_[29] ,\tmp_reg_291_reg_n_0_[28] }),
        .O({\idx_fu_88_reg[28]_i_1_n_4 ,\idx_fu_88_reg[28]_i_1_n_5 ,\idx_fu_88_reg[28]_i_1_n_6 ,\idx_fu_88_reg[28]_i_1_n_7 }),
        .S({\idx_fu_88[28]_i_2_n_0 ,\idx_fu_88[28]_i_3_n_0 ,\idx_fu_88[28]_i_4_n_0 ,\idx_fu_88[28]_i_5_n_0 }));
  FDRE \idx_fu_88_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[28]_i_1_n_6 ),
        .Q(idx_fu_88_reg[29]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[0]_i_3_n_5 ),
        .Q(idx_fu_88_reg[2]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[28]_i_1_n_5 ),
        .Q(idx_fu_88_reg[30]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[28]_i_1_n_4 ),
        .Q(idx_fu_88_reg[31]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[32]_i_1_n_7 ),
        .Q(idx_fu_88_reg[32]),
        .R(\idx_fu_88_reg[61]_0 ));
  CARRY4 \idx_fu_88_reg[32]_i_1 
       (.CI(\idx_fu_88_reg[28]_i_1_n_0 ),
        .CO({\idx_fu_88_reg[32]_i_1_n_0 ,\idx_fu_88_reg[32]_i_1_n_1 ,\idx_fu_88_reg[32]_i_1_n_2 ,\idx_fu_88_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] }),
        .O({\idx_fu_88_reg[32]_i_1_n_4 ,\idx_fu_88_reg[32]_i_1_n_5 ,\idx_fu_88_reg[32]_i_1_n_6 ,\idx_fu_88_reg[32]_i_1_n_7 }),
        .S({\idx_fu_88[32]_i_2_n_0 ,\idx_fu_88[32]_i_3_n_0 ,\idx_fu_88[32]_i_4_n_0 ,\idx_fu_88[32]_i_5_n_0 }));
  FDRE \idx_fu_88_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[32]_i_1_n_6 ),
        .Q(idx_fu_88_reg[33]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[32]_i_1_n_5 ),
        .Q(idx_fu_88_reg[34]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[32]_i_1_n_4 ),
        .Q(idx_fu_88_reg[35]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[36]_i_1_n_7 ),
        .Q(idx_fu_88_reg[36]),
        .R(\idx_fu_88_reg[61]_0 ));
  CARRY4 \idx_fu_88_reg[36]_i_1 
       (.CI(\idx_fu_88_reg[32]_i_1_n_0 ),
        .CO({\idx_fu_88_reg[36]_i_1_n_0 ,\idx_fu_88_reg[36]_i_1_n_1 ,\idx_fu_88_reg[36]_i_1_n_2 ,\idx_fu_88_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] }),
        .O({\idx_fu_88_reg[36]_i_1_n_4 ,\idx_fu_88_reg[36]_i_1_n_5 ,\idx_fu_88_reg[36]_i_1_n_6 ,\idx_fu_88_reg[36]_i_1_n_7 }),
        .S({\idx_fu_88[36]_i_2_n_0 ,\idx_fu_88[36]_i_3_n_0 ,\idx_fu_88[36]_i_4_n_0 ,\idx_fu_88[36]_i_5_n_0 }));
  FDRE \idx_fu_88_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[36]_i_1_n_6 ),
        .Q(idx_fu_88_reg[37]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[36]_i_1_n_5 ),
        .Q(idx_fu_88_reg[38]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[36]_i_1_n_4 ),
        .Q(idx_fu_88_reg[39]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[0]_i_3_n_4 ),
        .Q(idx_fu_88_reg[3]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[40]_i_1_n_7 ),
        .Q(idx_fu_88_reg[40]),
        .R(\idx_fu_88_reg[61]_0 ));
  CARRY4 \idx_fu_88_reg[40]_i_1 
       (.CI(\idx_fu_88_reg[36]_i_1_n_0 ),
        .CO({\idx_fu_88_reg[40]_i_1_n_0 ,\idx_fu_88_reg[40]_i_1_n_1 ,\idx_fu_88_reg[40]_i_1_n_2 ,\idx_fu_88_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] }),
        .O({\idx_fu_88_reg[40]_i_1_n_4 ,\idx_fu_88_reg[40]_i_1_n_5 ,\idx_fu_88_reg[40]_i_1_n_6 ,\idx_fu_88_reg[40]_i_1_n_7 }),
        .S({\idx_fu_88[40]_i_2_n_0 ,\idx_fu_88[40]_i_3_n_0 ,\idx_fu_88[40]_i_4_n_0 ,\idx_fu_88[40]_i_5_n_0 }));
  FDRE \idx_fu_88_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[40]_i_1_n_6 ),
        .Q(idx_fu_88_reg[41]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[40]_i_1_n_5 ),
        .Q(idx_fu_88_reg[42]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[40]_i_1_n_4 ),
        .Q(idx_fu_88_reg[43]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[44]_i_1_n_7 ),
        .Q(idx_fu_88_reg[44]),
        .R(\idx_fu_88_reg[61]_0 ));
  CARRY4 \idx_fu_88_reg[44]_i_1 
       (.CI(\idx_fu_88_reg[40]_i_1_n_0 ),
        .CO({\idx_fu_88_reg[44]_i_1_n_0 ,\idx_fu_88_reg[44]_i_1_n_1 ,\idx_fu_88_reg[44]_i_1_n_2 ,\idx_fu_88_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] }),
        .O({\idx_fu_88_reg[44]_i_1_n_4 ,\idx_fu_88_reg[44]_i_1_n_5 ,\idx_fu_88_reg[44]_i_1_n_6 ,\idx_fu_88_reg[44]_i_1_n_7 }),
        .S({\idx_fu_88[44]_i_2_n_0 ,\idx_fu_88[44]_i_3_n_0 ,\idx_fu_88[44]_i_4_n_0 ,\idx_fu_88[44]_i_5_n_0 }));
  FDRE \idx_fu_88_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[44]_i_1_n_6 ),
        .Q(idx_fu_88_reg[45]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[44]_i_1_n_5 ),
        .Q(idx_fu_88_reg[46]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[44]_i_1_n_4 ),
        .Q(idx_fu_88_reg[47]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[48]_i_1_n_7 ),
        .Q(idx_fu_88_reg[48]),
        .R(\idx_fu_88_reg[61]_0 ));
  CARRY4 \idx_fu_88_reg[48]_i_1 
       (.CI(\idx_fu_88_reg[44]_i_1_n_0 ),
        .CO({\idx_fu_88_reg[48]_i_1_n_0 ,\idx_fu_88_reg[48]_i_1_n_1 ,\idx_fu_88_reg[48]_i_1_n_2 ,\idx_fu_88_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] }),
        .O({\idx_fu_88_reg[48]_i_1_n_4 ,\idx_fu_88_reg[48]_i_1_n_5 ,\idx_fu_88_reg[48]_i_1_n_6 ,\idx_fu_88_reg[48]_i_1_n_7 }),
        .S({\idx_fu_88[48]_i_2_n_0 ,\idx_fu_88[48]_i_3_n_0 ,\idx_fu_88[48]_i_4_n_0 ,\idx_fu_88[48]_i_5_n_0 }));
  FDRE \idx_fu_88_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[48]_i_1_n_6 ),
        .Q(idx_fu_88_reg[49]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[4]_i_1_n_7 ),
        .Q(idx_fu_88_reg[4]),
        .R(\idx_fu_88_reg[61]_0 ));
  CARRY4 \idx_fu_88_reg[4]_i_1 
       (.CI(\idx_fu_88_reg[0]_i_3_n_0 ),
        .CO({\idx_fu_88_reg[4]_i_1_n_0 ,\idx_fu_88_reg[4]_i_1_n_1 ,\idx_fu_88_reg[4]_i_1_n_2 ,\idx_fu_88_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[7] ,\tmp_reg_291_reg_n_0_[6] ,\tmp_reg_291_reg_n_0_[5] ,\tmp_reg_291_reg_n_0_[4] }),
        .O({\idx_fu_88_reg[4]_i_1_n_4 ,\idx_fu_88_reg[4]_i_1_n_5 ,\idx_fu_88_reg[4]_i_1_n_6 ,\idx_fu_88_reg[4]_i_1_n_7 }),
        .S({\idx_fu_88[4]_i_2_n_0 ,\idx_fu_88[4]_i_3_n_0 ,\idx_fu_88[4]_i_4_n_0 ,\idx_fu_88[4]_i_5_n_0 }));
  FDRE \idx_fu_88_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[48]_i_1_n_5 ),
        .Q(idx_fu_88_reg[50]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[48]_i_1_n_4 ),
        .Q(idx_fu_88_reg[51]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[52]_i_1_n_7 ),
        .Q(idx_fu_88_reg[52]),
        .R(\idx_fu_88_reg[61]_0 ));
  CARRY4 \idx_fu_88_reg[52]_i_1 
       (.CI(\idx_fu_88_reg[48]_i_1_n_0 ),
        .CO({\idx_fu_88_reg[52]_i_1_n_0 ,\idx_fu_88_reg[52]_i_1_n_1 ,\idx_fu_88_reg[52]_i_1_n_2 ,\idx_fu_88_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] }),
        .O({\idx_fu_88_reg[52]_i_1_n_4 ,\idx_fu_88_reg[52]_i_1_n_5 ,\idx_fu_88_reg[52]_i_1_n_6 ,\idx_fu_88_reg[52]_i_1_n_7 }),
        .S({\idx_fu_88[52]_i_2_n_0 ,\idx_fu_88[52]_i_3_n_0 ,\idx_fu_88[52]_i_4_n_0 ,\idx_fu_88[52]_i_5_n_0 }));
  FDRE \idx_fu_88_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[52]_i_1_n_6 ),
        .Q(idx_fu_88_reg[53]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[52]_i_1_n_5 ),
        .Q(idx_fu_88_reg[54]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[52]_i_1_n_4 ),
        .Q(idx_fu_88_reg[55]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[56]_i_1_n_7 ),
        .Q(idx_fu_88_reg[56]),
        .R(\idx_fu_88_reg[61]_0 ));
  CARRY4 \idx_fu_88_reg[56]_i_1 
       (.CI(\idx_fu_88_reg[52]_i_1_n_0 ),
        .CO({\idx_fu_88_reg[56]_i_1_n_0 ,\idx_fu_88_reg[56]_i_1_n_1 ,\idx_fu_88_reg[56]_i_1_n_2 ,\idx_fu_88_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] ,\tmp_reg_291_reg_n_0_[31] }),
        .O({\idx_fu_88_reg[56]_i_1_n_4 ,\idx_fu_88_reg[56]_i_1_n_5 ,\idx_fu_88_reg[56]_i_1_n_6 ,\idx_fu_88_reg[56]_i_1_n_7 }),
        .S({\idx_fu_88[56]_i_2_n_0 ,\idx_fu_88[56]_i_3_n_0 ,\idx_fu_88[56]_i_4_n_0 ,\idx_fu_88[56]_i_5_n_0 }));
  FDRE \idx_fu_88_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[56]_i_1_n_6 ),
        .Q(idx_fu_88_reg[57]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[56]_i_1_n_5 ),
        .Q(idx_fu_88_reg[58]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[56]_i_1_n_4 ),
        .Q(idx_fu_88_reg[59]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[4]_i_1_n_6 ),
        .Q(idx_fu_88_reg[5]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[60]_i_1_n_7 ),
        .Q(idx_fu_88_reg[60]),
        .R(\idx_fu_88_reg[61]_0 ));
  CARRY4 \idx_fu_88_reg[60]_i_1 
       (.CI(\idx_fu_88_reg[56]_i_1_n_0 ),
        .CO({\NLW_idx_fu_88_reg[60]_i_1_CO_UNCONNECTED [3:1],\idx_fu_88_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_reg_291_reg_n_0_[31] }),
        .O({\NLW_idx_fu_88_reg[60]_i_1_O_UNCONNECTED [3:2],\idx_fu_88_reg[60]_i_1_n_6 ,\idx_fu_88_reg[60]_i_1_n_7 }),
        .S({1'b0,1'b0,\idx_fu_88[60]_i_2_n_0 ,\idx_fu_88[60]_i_3_n_0 }));
  FDRE \idx_fu_88_reg[61] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[60]_i_1_n_6 ),
        .Q(idx_fu_88_reg[61]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[4]_i_1_n_5 ),
        .Q(idx_fu_88_reg[6]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[4]_i_1_n_4 ),
        .Q(idx_fu_88_reg[7]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \idx_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[8]_i_1_n_7 ),
        .Q(idx_fu_88_reg[8]),
        .R(\idx_fu_88_reg[61]_0 ));
  CARRY4 \idx_fu_88_reg[8]_i_1 
       (.CI(\idx_fu_88_reg[4]_i_1_n_0 ),
        .CO({\idx_fu_88_reg[8]_i_1_n_0 ,\idx_fu_88_reg[8]_i_1_n_1 ,\idx_fu_88_reg[8]_i_1_n_2 ,\idx_fu_88_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_291_reg_n_0_[11] ,\tmp_reg_291_reg_n_0_[10] ,\tmp_reg_291_reg_n_0_[9] ,\tmp_reg_291_reg_n_0_[8] }),
        .O({\idx_fu_88_reg[8]_i_1_n_4 ,\idx_fu_88_reg[8]_i_1_n_5 ,\idx_fu_88_reg[8]_i_1_n_6 ,\idx_fu_88_reg[8]_i_1_n_7 }),
        .S({\idx_fu_88[8]_i_2_n_0 ,\idx_fu_88[8]_i_3_n_0 ,\idx_fu_88[8]_i_4_n_0 ,\idx_fu_88[8]_i_5_n_0 }));
  FDRE \idx_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\idx_fu_88_reg[8]_i_1_n_6 ),
        .Q(idx_fu_88_reg[9]),
        .R(\idx_fu_88_reg[61]_0 ));
  FDRE \in_en_clrsts_read_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(s2m_enb_clrsts_c_dout),
        .Q(in_en_clrsts_read_reg_271),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [0]),
        .Q(in_s2m_len_read_reg_275[0]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [10]),
        .Q(in_s2m_len_read_reg_275[10]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [11]),
        .Q(in_s2m_len_read_reg_275[11]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [12]),
        .Q(in_s2m_len_read_reg_275[12]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [13]),
        .Q(in_s2m_len_read_reg_275[13]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [14]),
        .Q(in_s2m_len_read_reg_275[14]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [15]),
        .Q(in_s2m_len_read_reg_275[15]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [16]),
        .Q(in_s2m_len_read_reg_275[16]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [17]),
        .Q(in_s2m_len_read_reg_275[17]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [18]),
        .Q(in_s2m_len_read_reg_275[18]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [19]),
        .Q(in_s2m_len_read_reg_275[19]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [1]),
        .Q(in_s2m_len_read_reg_275[1]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [20]),
        .Q(in_s2m_len_read_reg_275[20]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [21]),
        .Q(in_s2m_len_read_reg_275[21]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [22]),
        .Q(in_s2m_len_read_reg_275[22]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [23]),
        .Q(in_s2m_len_read_reg_275[23]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [24]),
        .Q(in_s2m_len_read_reg_275[24]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [25]),
        .Q(in_s2m_len_read_reg_275[25]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [26]),
        .Q(in_s2m_len_read_reg_275[26]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [27]),
        .Q(in_s2m_len_read_reg_275[27]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [28]),
        .Q(in_s2m_len_read_reg_275[28]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [29]),
        .Q(in_s2m_len_read_reg_275[29]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [2]),
        .Q(in_s2m_len_read_reg_275[2]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [30]),
        .Q(in_s2m_len_read_reg_275[30]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [31]),
        .Q(in_s2m_len_read_reg_275[31]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [3]),
        .Q(in_s2m_len_read_reg_275[3]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [4]),
        .Q(in_s2m_len_read_reg_275[4]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [5]),
        .Q(in_s2m_len_read_reg_275[5]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [6]),
        .Q(in_s2m_len_read_reg_275[6]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [7]),
        .Q(in_s2m_len_read_reg_275[7]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [8]),
        .Q(in_s2m_len_read_reg_275[8]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_275_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_275_reg[31]_0 [9]),
        .Q(in_s2m_len_read_reg_275[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[0]_i_2 
       (.I0(ap_sync_done),
        .I1(\int_isr_reg[0] ),
        .O(int_isr_reg023_out));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \int_s2m_buf_sts[0]_i_1 
       (.I0(out_sts_load_1_reg_322),
        .I1(storemerge_reg_136),
        .I2(in_en_clrsts_read_reg_271),
        .I3(Q[4]),
        .I4(\int_s2m_buf_sts_reg[0] ),
        .O(\out_sts_load_1_reg_322_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][0]_srl14_i_2 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][10]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][11]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][12]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][13]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][14]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][15]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][16]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][17]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][18]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][19]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][1]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][20]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][21]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][22]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][23]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][24]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][25]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][26]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][27]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][28]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][29]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][2]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][30]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][31]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][32]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[32]),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][33]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[33]),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][34]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[34]),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][35]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[35]),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][36]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[36]),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][37]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[37]),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][38]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[38]),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][39]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[39]),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][3]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][40]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[40]),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][41]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[41]),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][42]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[42]),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][43]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[43]),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][44]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[44]),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][45]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[45]),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][46]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[46]),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][47]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[47]),
        .O(in[47]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][48]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[48]),
        .O(in[48]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][49]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[49]),
        .O(in[49]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][4]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][50]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[50]),
        .O(in[50]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][51]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[51]),
        .O(in[51]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][52]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[52]),
        .O(in[52]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][53]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[53]),
        .O(in[53]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][54]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[54]),
        .O(in[54]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][55]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[55]),
        .O(in[55]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][56]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[56]),
        .O(in[56]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][57]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[57]),
        .O(in[57]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][58]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[58]),
        .O(in[58]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][59]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[59]),
        .O(in[59]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][5]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][60]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[60]),
        .O(in[60]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][61]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[61]),
        .O(in[61]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][64]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[0] ),
        .O(in[62]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][65]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[1] ),
        .O(in[63]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][66]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[2] ),
        .O(in[64]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][67]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[3] ),
        .O(in[65]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][68]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[4] ),
        .O(in[66]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][69]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[5] ),
        .O(in[67]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][6]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][70]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[6] ),
        .O(in[68]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][71]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[7] ),
        .O(in[69]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][72]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[8] ),
        .O(in[70]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][73]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[9] ),
        .O(in[71]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][74]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[10] ),
        .O(in[72]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][75]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[11] ),
        .O(in[73]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][76]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[12] ),
        .O(in[74]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][77]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[13] ),
        .O(in[75]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][78]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[14] ),
        .O(in[76]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][79]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[15] ),
        .O(in[77]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][7]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][80]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[16] ),
        .O(in[78]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][81]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[17] ),
        .O(in[79]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][82]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[18] ),
        .O(in[80]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][83]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[19] ),
        .O(in[81]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][84]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[20] ),
        .O(in[82]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][85]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[21] ),
        .O(in[83]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][86]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[22] ),
        .O(in[84]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][87]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[23] ),
        .O(in[85]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][88]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[24] ),
        .O(in[86]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][89]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[25] ),
        .O(in[87]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][8]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][90]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[26] ),
        .O(in[88]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][91]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[27] ),
        .O(in[89]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][92]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[28] ),
        .O(in[90]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][93]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[29] ),
        .O(in[91]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][94]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[30] ),
        .O(in[92]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][95]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_291_reg_n_0_[31] ),
        .O(in[93]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][9]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_303[9]),
        .O(in[9]));
  FDRE \out_memory_read_reg_266_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [9]),
        .Q(out_memory_read_reg_266[10]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [10]),
        .Q(out_memory_read_reg_266[11]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [11]),
        .Q(out_memory_read_reg_266[12]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [12]),
        .Q(out_memory_read_reg_266[13]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [13]),
        .Q(out_memory_read_reg_266[14]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [14]),
        .Q(out_memory_read_reg_266[15]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [15]),
        .Q(out_memory_read_reg_266[16]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [16]),
        .Q(out_memory_read_reg_266[17]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [17]),
        .Q(out_memory_read_reg_266[18]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [18]),
        .Q(out_memory_read_reg_266[19]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [0]),
        .Q(out_memory_read_reg_266[1]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [19]),
        .Q(out_memory_read_reg_266[20]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [20]),
        .Q(out_memory_read_reg_266[21]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [21]),
        .Q(out_memory_read_reg_266[22]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [22]),
        .Q(out_memory_read_reg_266[23]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [23]),
        .Q(out_memory_read_reg_266[24]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [24]),
        .Q(out_memory_read_reg_266[25]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [25]),
        .Q(out_memory_read_reg_266[26]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [26]),
        .Q(out_memory_read_reg_266[27]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [27]),
        .Q(out_memory_read_reg_266[28]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [28]),
        .Q(out_memory_read_reg_266[29]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [1]),
        .Q(out_memory_read_reg_266[2]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [29]),
        .Q(out_memory_read_reg_266[30]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [30]),
        .Q(out_memory_read_reg_266[31]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[32] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [31]),
        .Q(out_memory_read_reg_266[32]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[33] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [32]),
        .Q(out_memory_read_reg_266[33]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[34] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [33]),
        .Q(out_memory_read_reg_266[34]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[35] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [34]),
        .Q(out_memory_read_reg_266[35]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[36] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [35]),
        .Q(out_memory_read_reg_266[36]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[37] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [36]),
        .Q(out_memory_read_reg_266[37]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[38] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [37]),
        .Q(out_memory_read_reg_266[38]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[39] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [38]),
        .Q(out_memory_read_reg_266[39]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [2]),
        .Q(out_memory_read_reg_266[3]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[40] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [39]),
        .Q(out_memory_read_reg_266[40]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[41] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [40]),
        .Q(out_memory_read_reg_266[41]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[42] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [41]),
        .Q(out_memory_read_reg_266[42]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[43] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [42]),
        .Q(out_memory_read_reg_266[43]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[44] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [43]),
        .Q(out_memory_read_reg_266[44]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[45] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [44]),
        .Q(out_memory_read_reg_266[45]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[46] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [45]),
        .Q(out_memory_read_reg_266[46]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[47] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [46]),
        .Q(out_memory_read_reg_266[47]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[48] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [47]),
        .Q(out_memory_read_reg_266[48]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[49] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [48]),
        .Q(out_memory_read_reg_266[49]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [3]),
        .Q(out_memory_read_reg_266[4]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[50] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [49]),
        .Q(out_memory_read_reg_266[50]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[51] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [50]),
        .Q(out_memory_read_reg_266[51]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[52] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [51]),
        .Q(out_memory_read_reg_266[52]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[53] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [52]),
        .Q(out_memory_read_reg_266[53]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[54] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [53]),
        .Q(out_memory_read_reg_266[54]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[55] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [54]),
        .Q(out_memory_read_reg_266[55]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[56] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [55]),
        .Q(out_memory_read_reg_266[56]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[57] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [56]),
        .Q(out_memory_read_reg_266[57]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[58] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [57]),
        .Q(out_memory_read_reg_266[58]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[59] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [58]),
        .Q(out_memory_read_reg_266[59]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [4]),
        .Q(out_memory_read_reg_266[5]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[60] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [59]),
        .Q(out_memory_read_reg_266[60]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[61] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [60]),
        .Q(out_memory_read_reg_266[61]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[62] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [61]),
        .Q(out_memory_read_reg_266[62]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[63] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [62]),
        .Q(out_memory_read_reg_266[63]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [5]),
        .Q(out_memory_read_reg_266[6]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [6]),
        .Q(out_memory_read_reg_266[7]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [7]),
        .Q(out_memory_read_reg_266[8]),
        .R(1'b0));
  FDRE \out_memory_read_reg_266_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_memory_read_reg_266_reg[63]_0 [8]),
        .Q(out_memory_read_reg_266[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EAEEAAAA)) 
    \out_sts[0]_i_1 
       (.I0(out_sts),
        .I1(Q[3]),
        .I2(gmem0_BVALID),
        .I3(p_0_in),
        .I4(icmp_ln1065_fu_245_p2),
        .I5(final_s2m_len_V0),
        .O(\out_sts[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \out_sts[0]_i_10 
       (.I0(in_s2m_len_read_reg_275[17]),
        .I1(add_ln886_fu_234_p2[17]),
        .I2(in_s2m_len_read_reg_275[16]),
        .I3(add_ln886_fu_234_p2[16]),
        .I4(add_ln886_fu_234_p2[15]),
        .I5(in_s2m_len_read_reg_275[15]),
        .O(\out_sts[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \out_sts[0]_i_11 
       (.I0(in_s2m_len_read_reg_275[14]),
        .I1(add_ln886_fu_234_p2[14]),
        .I2(in_s2m_len_read_reg_275[13]),
        .I3(add_ln886_fu_234_p2[13]),
        .I4(add_ln886_fu_234_p2[12]),
        .I5(in_s2m_len_read_reg_275[12]),
        .O(\out_sts[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \out_sts[0]_i_12 
       (.I0(in_s2m_len_read_reg_275[11]),
        .I1(add_ln886_fu_234_p2[11]),
        .I2(in_s2m_len_read_reg_275[10]),
        .I3(add_ln886_fu_234_p2[10]),
        .I4(add_ln886_fu_234_p2[9]),
        .I5(in_s2m_len_read_reg_275[9]),
        .O(\out_sts[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \out_sts[0]_i_13 
       (.I0(in_s2m_len_read_reg_275[8]),
        .I1(add_ln886_fu_234_p2[8]),
        .I2(in_s2m_len_read_reg_275[7]),
        .I3(add_ln886_fu_234_p2[7]),
        .I4(add_ln886_fu_234_p2[6]),
        .I5(in_s2m_len_read_reg_275[6]),
        .O(\out_sts[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \out_sts[0]_i_14 
       (.I0(in_s2m_len_read_reg_275[5]),
        .I1(add_ln886_fu_234_p2[5]),
        .I2(in_s2m_len_read_reg_275[4]),
        .I3(add_ln886_fu_234_p2[4]),
        .I4(add_ln886_fu_234_p2[3]),
        .I5(in_s2m_len_read_reg_275[3]),
        .O(\out_sts[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \out_sts[0]_i_15 
       (.I0(in_s2m_len_read_reg_275[2]),
        .I1(add_ln886_fu_234_p2[2]),
        .I2(in_s2m_len_read_reg_275[1]),
        .I3(add_ln886_fu_234_p2[1]),
        .I4(add_ln886_fu_234_p2[0]),
        .I5(in_s2m_len_read_reg_275[0]),
        .O(\out_sts[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_sts[0]_i_19 
       (.I0(final_s2m_len_V_reg[15]),
        .I1(\tmp_reg_291_reg_n_0_[15] ),
        .O(\out_sts[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_sts[0]_i_20 
       (.I0(final_s2m_len_V_reg[14]),
        .I1(\tmp_reg_291_reg_n_0_[14] ),
        .O(\out_sts[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_sts[0]_i_21 
       (.I0(final_s2m_len_V_reg[13]),
        .I1(\tmp_reg_291_reg_n_0_[13] ),
        .O(\out_sts[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_sts[0]_i_22 
       (.I0(final_s2m_len_V_reg[12]),
        .I1(\tmp_reg_291_reg_n_0_[12] ),
        .O(\out_sts[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_sts[0]_i_23 
       (.I0(final_s2m_len_V_reg[7]),
        .I1(\tmp_reg_291_reg_n_0_[7] ),
        .O(\out_sts[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_sts[0]_i_24 
       (.I0(final_s2m_len_V_reg[6]),
        .I1(\tmp_reg_291_reg_n_0_[6] ),
        .O(\out_sts[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_sts[0]_i_25 
       (.I0(final_s2m_len_V_reg[5]),
        .I1(\tmp_reg_291_reg_n_0_[5] ),
        .O(\out_sts[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_sts[0]_i_26 
       (.I0(final_s2m_len_V_reg[4]),
        .I1(\tmp_reg_291_reg_n_0_[4] ),
        .O(\out_sts[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_sts[0]_i_27 
       (.I0(final_s2m_len_V_reg[3]),
        .I1(\tmp_reg_291_reg_n_0_[3] ),
        .O(\out_sts[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_sts[0]_i_28 
       (.I0(final_s2m_len_V_reg[2]),
        .I1(\tmp_reg_291_reg_n_0_[2] ),
        .O(\out_sts[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_sts[0]_i_29 
       (.I0(final_s2m_len_V_reg[1]),
        .I1(\tmp_reg_291_reg_n_0_[1] ),
        .O(\out_sts[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_sts[0]_i_30 
       (.I0(final_s2m_len_V_reg[0]),
        .I1(\tmp_reg_291_reg_n_0_[0] ),
        .O(\out_sts[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_sts[0]_i_4 
       (.I0(add_ln886_fu_234_p2[31]),
        .I1(in_s2m_len_read_reg_275[31]),
        .I2(add_ln886_fu_234_p2[30]),
        .I3(in_s2m_len_read_reg_275[30]),
        .O(\out_sts[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \out_sts[0]_i_5 
       (.I0(in_s2m_len_read_reg_275[29]),
        .I1(add_ln886_fu_234_p2[29]),
        .I2(in_s2m_len_read_reg_275[28]),
        .I3(add_ln886_fu_234_p2[28]),
        .I4(add_ln886_fu_234_p2[27]),
        .I5(in_s2m_len_read_reg_275[27]),
        .O(\out_sts[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \out_sts[0]_i_6 
       (.I0(in_s2m_len_read_reg_275[26]),
        .I1(add_ln886_fu_234_p2[26]),
        .I2(in_s2m_len_read_reg_275[25]),
        .I3(add_ln886_fu_234_p2[25]),
        .I4(add_ln886_fu_234_p2[24]),
        .I5(in_s2m_len_read_reg_275[24]),
        .O(\out_sts[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \out_sts[0]_i_8 
       (.I0(in_s2m_len_read_reg_275[23]),
        .I1(add_ln886_fu_234_p2[23]),
        .I2(in_s2m_len_read_reg_275[22]),
        .I3(add_ln886_fu_234_p2[22]),
        .I4(add_ln886_fu_234_p2[21]),
        .I5(in_s2m_len_read_reg_275[21]),
        .O(\out_sts[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \out_sts[0]_i_9 
       (.I0(in_s2m_len_read_reg_275[20]),
        .I1(add_ln886_fu_234_p2[20]),
        .I2(in_s2m_len_read_reg_275[19]),
        .I3(add_ln886_fu_234_p2[19]),
        .I4(add_ln886_fu_234_p2[18]),
        .I5(in_s2m_len_read_reg_275[18]),
        .O(\out_sts[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'hF2FFF200)) 
    \out_sts_load_1_reg_322[0]_i_1 
       (.I0(icmp_ln1065_fu_245_p2),
        .I1(ap_CS_fsm_state21),
        .I2(out_sts),
        .I3(Q[3]),
        .I4(out_sts_load_1_reg_322),
        .O(\out_sts_load_1_reg_322[0]_i_1_n_0 ));
  FDRE \out_sts_load_1_reg_322_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_sts_load_1_reg_322[0]_i_1_n_0 ),
        .Q(out_sts_load_1_reg_322),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_sts_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_sts[0]_i_1_n_0 ),
        .Q(out_sts),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \out_sts_reg[0]_i_16 
       (.CI(\ap_CS_fsm_reg[19]_i_50_n_0 ),
        .CO({\out_sts_reg[0]_i_16_n_0 ,\out_sts_reg[0]_i_16_n_1 ,\out_sts_reg[0]_i_16_n_2 ,\out_sts_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI(final_s2m_len_V_reg[15:12]),
        .O(add_ln886_fu_234_p2[15:12]),
        .S({\out_sts[0]_i_19_n_0 ,\out_sts[0]_i_20_n_0 ,\out_sts[0]_i_21_n_0 ,\out_sts[0]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \out_sts_reg[0]_i_17 
       (.CI(\out_sts_reg[0]_i_18_n_0 ),
        .CO({\out_sts_reg[0]_i_17_n_0 ,\out_sts_reg[0]_i_17_n_1 ,\out_sts_reg[0]_i_17_n_2 ,\out_sts_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(final_s2m_len_V_reg[7:4]),
        .O(add_ln886_fu_234_p2[7:4]),
        .S({\out_sts[0]_i_23_n_0 ,\out_sts[0]_i_24_n_0 ,\out_sts[0]_i_25_n_0 ,\out_sts[0]_i_26_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \out_sts_reg[0]_i_18 
       (.CI(1'b0),
        .CO({\out_sts_reg[0]_i_18_n_0 ,\out_sts_reg[0]_i_18_n_1 ,\out_sts_reg[0]_i_18_n_2 ,\out_sts_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(final_s2m_len_V_reg[3:0]),
        .O(add_ln886_fu_234_p2[3:0]),
        .S({\out_sts[0]_i_27_n_0 ,\out_sts[0]_i_28_n_0 ,\out_sts[0]_i_29_n_0 ,\out_sts[0]_i_30_n_0 }));
  CARRY4 \out_sts_reg[0]_i_2 
       (.CI(\out_sts_reg[0]_i_3_n_0 ),
        .CO({\NLW_out_sts_reg[0]_i_2_CO_UNCONNECTED [3],icmp_ln1065_fu_245_p2,\out_sts_reg[0]_i_2_n_2 ,\out_sts_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_out_sts_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\out_sts[0]_i_4_n_0 ,\out_sts[0]_i_5_n_0 ,\out_sts[0]_i_6_n_0 }));
  CARRY4 \out_sts_reg[0]_i_3 
       (.CI(\out_sts_reg[0]_i_7_n_0 ),
        .CO({\out_sts_reg[0]_i_3_n_0 ,\out_sts_reg[0]_i_3_n_1 ,\out_sts_reg[0]_i_3_n_2 ,\out_sts_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_out_sts_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\out_sts[0]_i_8_n_0 ,\out_sts[0]_i_9_n_0 ,\out_sts[0]_i_10_n_0 ,\out_sts[0]_i_11_n_0 }));
  CARRY4 \out_sts_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\out_sts_reg[0]_i_7_n_0 ,\out_sts_reg[0]_i_7_n_1 ,\out_sts_reg[0]_i_7_n_2 ,\out_sts_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_out_sts_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\out_sts[0]_i_12_n_0 ,\out_sts[0]_i_13_n_0 ,\out_sts[0]_i_14_n_0 ,\out_sts[0]_i_15_n_0 }));
  LUT6 #(
    .INIT(64'hAFAFCCAFA0A0CCA0)) 
    \storemerge_reg_136[0]_i_1 
       (.I0(grp_load_fu_159_p1),
        .I1(out_sts_load_1_reg_322),
        .I2(ap_CS_fsm_state21),
        .I3(Q[4]),
        .I4(in_en_clrsts_read_reg_271),
        .I5(storemerge_reg_136),
        .O(\storemerge_reg_136[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    \storemerge_reg_136[0]_i_2 
       (.I0(icmp_ln1065_fu_245_p2),
        .I1(Q[3]),
        .I2(ap_CS_fsm_state21),
        .I3(out_sts),
        .O(grp_load_fu_159_p1));
  FDRE \storemerge_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\storemerge_reg_136[0]_i_1_n_0 ),
        .Q(storemerge_reg_136),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [0]),
        .Q(\tmp_reg_291_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [10]),
        .Q(\tmp_reg_291_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [11]),
        .Q(\tmp_reg_291_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [12]),
        .Q(\tmp_reg_291_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [13]),
        .Q(\tmp_reg_291_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [14]),
        .Q(\tmp_reg_291_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [15]),
        .Q(\tmp_reg_291_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [16]),
        .Q(\tmp_reg_291_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [17]),
        .Q(\tmp_reg_291_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [18]),
        .Q(\tmp_reg_291_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [19]),
        .Q(\tmp_reg_291_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [1]),
        .Q(\tmp_reg_291_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [20]),
        .Q(\tmp_reg_291_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [21]),
        .Q(\tmp_reg_291_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [22]),
        .Q(\tmp_reg_291_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [23]),
        .Q(\tmp_reg_291_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [24]),
        .Q(\tmp_reg_291_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [25]),
        .Q(\tmp_reg_291_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [26]),
        .Q(\tmp_reg_291_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [27]),
        .Q(\tmp_reg_291_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [28]),
        .Q(\tmp_reg_291_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [29]),
        .Q(\tmp_reg_291_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [2]),
        .Q(\tmp_reg_291_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [30]),
        .Q(\tmp_reg_291_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [31]),
        .Q(\tmp_reg_291_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [3]),
        .Q(\tmp_reg_291_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [4]),
        .Q(\tmp_reg_291_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [5]),
        .Q(\tmp_reg_291_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [6]),
        .Q(\tmp_reg_291_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [7]),
        .Q(\tmp_reg_291_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [8]),
        .Q(\tmp_reg_291_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \tmp_reg_291_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\tmp_reg_291_reg[31]_0 [9]),
        .Q(\tmp_reg_291_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[0] ),
        .Q(trunc_ln23_reg_314[0]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[10] ),
        .Q(trunc_ln23_reg_314[10]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[11] ),
        .Q(trunc_ln23_reg_314[11]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[12] ),
        .Q(trunc_ln23_reg_314[12]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[13] ),
        .Q(trunc_ln23_reg_314[13]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[14] ),
        .Q(trunc_ln23_reg_314[14]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[15] ),
        .Q(trunc_ln23_reg_314[15]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[16] ),
        .Q(trunc_ln23_reg_314[16]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[17] ),
        .Q(trunc_ln23_reg_314[17]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[18] ),
        .Q(trunc_ln23_reg_314[18]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[19] ),
        .Q(trunc_ln23_reg_314[19]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[1] ),
        .Q(trunc_ln23_reg_314[1]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[20] ),
        .Q(trunc_ln23_reg_314[20]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[21] ),
        .Q(trunc_ln23_reg_314[21]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[22] ),
        .Q(trunc_ln23_reg_314[22]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[23] ),
        .Q(trunc_ln23_reg_314[23]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[24] ),
        .Q(trunc_ln23_reg_314[24]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[25] ),
        .Q(trunc_ln23_reg_314[25]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[26] ),
        .Q(trunc_ln23_reg_314[26]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[27] ),
        .Q(trunc_ln23_reg_314[27]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[28] ),
        .Q(trunc_ln23_reg_314[28]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[29] ),
        .Q(trunc_ln23_reg_314[29]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[2] ),
        .Q(trunc_ln23_reg_314[2]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[30] ),
        .Q(trunc_ln23_reg_314[30]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[3] ),
        .Q(trunc_ln23_reg_314[3]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[4] ),
        .Q(trunc_ln23_reg_314[4]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[5] ),
        .Q(trunc_ln23_reg_314[5]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[6] ),
        .Q(trunc_ln23_reg_314[6]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[7] ),
        .Q(trunc_ln23_reg_314[7]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[8] ),
        .Q(trunc_ln23_reg_314[8]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_314_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_reg_291_reg_n_0_[9] ),
        .Q(trunc_ln23_reg_314[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[10]_i_2 
       (.I0(out_memory_read_reg_266[12]),
        .I1(idx_fu_88_reg[10]),
        .O(\trunc_ln_reg_303[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[10]_i_3 
       (.I0(out_memory_read_reg_266[11]),
        .I1(idx_fu_88_reg[9]),
        .O(\trunc_ln_reg_303[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[10]_i_4 
       (.I0(out_memory_read_reg_266[10]),
        .I1(idx_fu_88_reg[8]),
        .O(\trunc_ln_reg_303[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[10]_i_5 
       (.I0(out_memory_read_reg_266[9]),
        .I1(idx_fu_88_reg[7]),
        .O(\trunc_ln_reg_303[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[14]_i_2 
       (.I0(out_memory_read_reg_266[16]),
        .I1(idx_fu_88_reg[14]),
        .O(\trunc_ln_reg_303[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[14]_i_3 
       (.I0(out_memory_read_reg_266[15]),
        .I1(idx_fu_88_reg[13]),
        .O(\trunc_ln_reg_303[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[14]_i_4 
       (.I0(out_memory_read_reg_266[14]),
        .I1(idx_fu_88_reg[12]),
        .O(\trunc_ln_reg_303[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[14]_i_5 
       (.I0(out_memory_read_reg_266[13]),
        .I1(idx_fu_88_reg[11]),
        .O(\trunc_ln_reg_303[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[18]_i_2 
       (.I0(out_memory_read_reg_266[20]),
        .I1(idx_fu_88_reg[18]),
        .O(\trunc_ln_reg_303[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[18]_i_3 
       (.I0(out_memory_read_reg_266[19]),
        .I1(idx_fu_88_reg[17]),
        .O(\trunc_ln_reg_303[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[18]_i_4 
       (.I0(out_memory_read_reg_266[18]),
        .I1(idx_fu_88_reg[16]),
        .O(\trunc_ln_reg_303[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[18]_i_5 
       (.I0(out_memory_read_reg_266[17]),
        .I1(idx_fu_88_reg[15]),
        .O(\trunc_ln_reg_303[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[22]_i_2 
       (.I0(out_memory_read_reg_266[24]),
        .I1(idx_fu_88_reg[22]),
        .O(\trunc_ln_reg_303[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[22]_i_3 
       (.I0(out_memory_read_reg_266[23]),
        .I1(idx_fu_88_reg[21]),
        .O(\trunc_ln_reg_303[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[22]_i_4 
       (.I0(out_memory_read_reg_266[22]),
        .I1(idx_fu_88_reg[20]),
        .O(\trunc_ln_reg_303[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[22]_i_5 
       (.I0(out_memory_read_reg_266[21]),
        .I1(idx_fu_88_reg[19]),
        .O(\trunc_ln_reg_303[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[26]_i_2 
       (.I0(out_memory_read_reg_266[28]),
        .I1(idx_fu_88_reg[26]),
        .O(\trunc_ln_reg_303[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[26]_i_3 
       (.I0(out_memory_read_reg_266[27]),
        .I1(idx_fu_88_reg[25]),
        .O(\trunc_ln_reg_303[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[26]_i_4 
       (.I0(out_memory_read_reg_266[26]),
        .I1(idx_fu_88_reg[24]),
        .O(\trunc_ln_reg_303[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[26]_i_5 
       (.I0(out_memory_read_reg_266[25]),
        .I1(idx_fu_88_reg[23]),
        .O(\trunc_ln_reg_303[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[2]_i_2 
       (.I0(out_memory_read_reg_266[4]),
        .I1(idx_fu_88_reg[2]),
        .O(\trunc_ln_reg_303[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[2]_i_3 
       (.I0(out_memory_read_reg_266[3]),
        .I1(idx_fu_88_reg[1]),
        .O(\trunc_ln_reg_303[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[2]_i_4 
       (.I0(out_memory_read_reg_266[2]),
        .I1(idx_fu_88_reg[0]),
        .O(\trunc_ln_reg_303[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[30]_i_2 
       (.I0(out_memory_read_reg_266[32]),
        .I1(idx_fu_88_reg[30]),
        .O(\trunc_ln_reg_303[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[30]_i_3 
       (.I0(out_memory_read_reg_266[31]),
        .I1(idx_fu_88_reg[29]),
        .O(\trunc_ln_reg_303[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[30]_i_4 
       (.I0(out_memory_read_reg_266[30]),
        .I1(idx_fu_88_reg[28]),
        .O(\trunc_ln_reg_303[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[30]_i_5 
       (.I0(out_memory_read_reg_266[29]),
        .I1(idx_fu_88_reg[27]),
        .O(\trunc_ln_reg_303[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[34]_i_2 
       (.I0(out_memory_read_reg_266[36]),
        .I1(idx_fu_88_reg[34]),
        .O(\trunc_ln_reg_303[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[34]_i_3 
       (.I0(out_memory_read_reg_266[35]),
        .I1(idx_fu_88_reg[33]),
        .O(\trunc_ln_reg_303[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[34]_i_4 
       (.I0(out_memory_read_reg_266[34]),
        .I1(idx_fu_88_reg[32]),
        .O(\trunc_ln_reg_303[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[34]_i_5 
       (.I0(out_memory_read_reg_266[33]),
        .I1(idx_fu_88_reg[31]),
        .O(\trunc_ln_reg_303[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[38]_i_2 
       (.I0(out_memory_read_reg_266[40]),
        .I1(idx_fu_88_reg[38]),
        .O(\trunc_ln_reg_303[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[38]_i_3 
       (.I0(out_memory_read_reg_266[39]),
        .I1(idx_fu_88_reg[37]),
        .O(\trunc_ln_reg_303[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[38]_i_4 
       (.I0(out_memory_read_reg_266[38]),
        .I1(idx_fu_88_reg[36]),
        .O(\trunc_ln_reg_303[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[38]_i_5 
       (.I0(out_memory_read_reg_266[37]),
        .I1(idx_fu_88_reg[35]),
        .O(\trunc_ln_reg_303[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[42]_i_2 
       (.I0(out_memory_read_reg_266[44]),
        .I1(idx_fu_88_reg[42]),
        .O(\trunc_ln_reg_303[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[42]_i_3 
       (.I0(out_memory_read_reg_266[43]),
        .I1(idx_fu_88_reg[41]),
        .O(\trunc_ln_reg_303[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[42]_i_4 
       (.I0(out_memory_read_reg_266[42]),
        .I1(idx_fu_88_reg[40]),
        .O(\trunc_ln_reg_303[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[42]_i_5 
       (.I0(out_memory_read_reg_266[41]),
        .I1(idx_fu_88_reg[39]),
        .O(\trunc_ln_reg_303[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[46]_i_2 
       (.I0(out_memory_read_reg_266[48]),
        .I1(idx_fu_88_reg[46]),
        .O(\trunc_ln_reg_303[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[46]_i_3 
       (.I0(out_memory_read_reg_266[47]),
        .I1(idx_fu_88_reg[45]),
        .O(\trunc_ln_reg_303[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[46]_i_4 
       (.I0(out_memory_read_reg_266[46]),
        .I1(idx_fu_88_reg[44]),
        .O(\trunc_ln_reg_303[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[46]_i_5 
       (.I0(out_memory_read_reg_266[45]),
        .I1(idx_fu_88_reg[43]),
        .O(\trunc_ln_reg_303[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[50]_i_2 
       (.I0(out_memory_read_reg_266[52]),
        .I1(idx_fu_88_reg[50]),
        .O(\trunc_ln_reg_303[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[50]_i_3 
       (.I0(out_memory_read_reg_266[51]),
        .I1(idx_fu_88_reg[49]),
        .O(\trunc_ln_reg_303[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[50]_i_4 
       (.I0(out_memory_read_reg_266[50]),
        .I1(idx_fu_88_reg[48]),
        .O(\trunc_ln_reg_303[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[50]_i_5 
       (.I0(out_memory_read_reg_266[49]),
        .I1(idx_fu_88_reg[47]),
        .O(\trunc_ln_reg_303[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[54]_i_2 
       (.I0(out_memory_read_reg_266[56]),
        .I1(idx_fu_88_reg[54]),
        .O(\trunc_ln_reg_303[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[54]_i_3 
       (.I0(out_memory_read_reg_266[55]),
        .I1(idx_fu_88_reg[53]),
        .O(\trunc_ln_reg_303[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[54]_i_4 
       (.I0(out_memory_read_reg_266[54]),
        .I1(idx_fu_88_reg[52]),
        .O(\trunc_ln_reg_303[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[54]_i_5 
       (.I0(out_memory_read_reg_266[53]),
        .I1(idx_fu_88_reg[51]),
        .O(\trunc_ln_reg_303[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[58]_i_2 
       (.I0(out_memory_read_reg_266[60]),
        .I1(idx_fu_88_reg[58]),
        .O(\trunc_ln_reg_303[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[58]_i_3 
       (.I0(out_memory_read_reg_266[59]),
        .I1(idx_fu_88_reg[57]),
        .O(\trunc_ln_reg_303[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[58]_i_4 
       (.I0(out_memory_read_reg_266[58]),
        .I1(idx_fu_88_reg[56]),
        .O(\trunc_ln_reg_303[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[58]_i_5 
       (.I0(out_memory_read_reg_266[57]),
        .I1(idx_fu_88_reg[55]),
        .O(\trunc_ln_reg_303[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[61]_i_3 
       (.I0(out_memory_read_reg_266[63]),
        .I1(idx_fu_88_reg[61]),
        .O(\trunc_ln_reg_303[61]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[61]_i_4 
       (.I0(out_memory_read_reg_266[62]),
        .I1(idx_fu_88_reg[60]),
        .O(\trunc_ln_reg_303[61]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[61]_i_5 
       (.I0(out_memory_read_reg_266[61]),
        .I1(idx_fu_88_reg[59]),
        .O(\trunc_ln_reg_303[61]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[6]_i_2 
       (.I0(out_memory_read_reg_266[8]),
        .I1(idx_fu_88_reg[6]),
        .O(\trunc_ln_reg_303[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[6]_i_3 
       (.I0(out_memory_read_reg_266[7]),
        .I1(idx_fu_88_reg[5]),
        .O(\trunc_ln_reg_303[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[6]_i_4 
       (.I0(out_memory_read_reg_266[6]),
        .I1(idx_fu_88_reg[4]),
        .O(\trunc_ln_reg_303[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_303[6]_i_5 
       (.I0(out_memory_read_reg_266[5]),
        .I1(idx_fu_88_reg[3]),
        .O(\trunc_ln_reg_303[6]_i_5_n_0 ));
  FDRE \trunc_ln_reg_303_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[0]),
        .Q(trunc_ln_reg_303[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[10]),
        .Q(trunc_ln_reg_303[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_303_reg[10]_i_1 
       (.CI(\trunc_ln_reg_303_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln_reg_303_reg[10]_i_1_n_0 ,\trunc_ln_reg_303_reg[10]_i_1_n_1 ,\trunc_ln_reg_303_reg[10]_i_1_n_2 ,\trunc_ln_reg_303_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_266[12:9]),
        .O(p_0_in__0[10:7]),
        .S({\trunc_ln_reg_303[10]_i_2_n_0 ,\trunc_ln_reg_303[10]_i_3_n_0 ,\trunc_ln_reg_303[10]_i_4_n_0 ,\trunc_ln_reg_303[10]_i_5_n_0 }));
  FDRE \trunc_ln_reg_303_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[11]),
        .Q(trunc_ln_reg_303[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[12]),
        .Q(trunc_ln_reg_303[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[13]),
        .Q(trunc_ln_reg_303[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[14]),
        .Q(trunc_ln_reg_303[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_303_reg[14]_i_1 
       (.CI(\trunc_ln_reg_303_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln_reg_303_reg[14]_i_1_n_0 ,\trunc_ln_reg_303_reg[14]_i_1_n_1 ,\trunc_ln_reg_303_reg[14]_i_1_n_2 ,\trunc_ln_reg_303_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_266[16:13]),
        .O(p_0_in__0[14:11]),
        .S({\trunc_ln_reg_303[14]_i_2_n_0 ,\trunc_ln_reg_303[14]_i_3_n_0 ,\trunc_ln_reg_303[14]_i_4_n_0 ,\trunc_ln_reg_303[14]_i_5_n_0 }));
  FDRE \trunc_ln_reg_303_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[15]),
        .Q(trunc_ln_reg_303[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[16] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[16]),
        .Q(trunc_ln_reg_303[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[17] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[17]),
        .Q(trunc_ln_reg_303[17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[18] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[18]),
        .Q(trunc_ln_reg_303[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_303_reg[18]_i_1 
       (.CI(\trunc_ln_reg_303_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln_reg_303_reg[18]_i_1_n_0 ,\trunc_ln_reg_303_reg[18]_i_1_n_1 ,\trunc_ln_reg_303_reg[18]_i_1_n_2 ,\trunc_ln_reg_303_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_266[20:17]),
        .O(p_0_in__0[18:15]),
        .S({\trunc_ln_reg_303[18]_i_2_n_0 ,\trunc_ln_reg_303[18]_i_3_n_0 ,\trunc_ln_reg_303[18]_i_4_n_0 ,\trunc_ln_reg_303[18]_i_5_n_0 }));
  FDRE \trunc_ln_reg_303_reg[19] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[19]),
        .Q(trunc_ln_reg_303[19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[1]),
        .Q(trunc_ln_reg_303[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[20] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[20]),
        .Q(trunc_ln_reg_303[20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[21] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[21]),
        .Q(trunc_ln_reg_303[21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[22] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[22]),
        .Q(trunc_ln_reg_303[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_303_reg[22]_i_1 
       (.CI(\trunc_ln_reg_303_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln_reg_303_reg[22]_i_1_n_0 ,\trunc_ln_reg_303_reg[22]_i_1_n_1 ,\trunc_ln_reg_303_reg[22]_i_1_n_2 ,\trunc_ln_reg_303_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_266[24:21]),
        .O(p_0_in__0[22:19]),
        .S({\trunc_ln_reg_303[22]_i_2_n_0 ,\trunc_ln_reg_303[22]_i_3_n_0 ,\trunc_ln_reg_303[22]_i_4_n_0 ,\trunc_ln_reg_303[22]_i_5_n_0 }));
  FDRE \trunc_ln_reg_303_reg[23] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[23]),
        .Q(trunc_ln_reg_303[23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[24] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[24]),
        .Q(trunc_ln_reg_303[24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[25] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[25]),
        .Q(trunc_ln_reg_303[25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[26] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[26]),
        .Q(trunc_ln_reg_303[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_303_reg[26]_i_1 
       (.CI(\trunc_ln_reg_303_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln_reg_303_reg[26]_i_1_n_0 ,\trunc_ln_reg_303_reg[26]_i_1_n_1 ,\trunc_ln_reg_303_reg[26]_i_1_n_2 ,\trunc_ln_reg_303_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_266[28:25]),
        .O(p_0_in__0[26:23]),
        .S({\trunc_ln_reg_303[26]_i_2_n_0 ,\trunc_ln_reg_303[26]_i_3_n_0 ,\trunc_ln_reg_303[26]_i_4_n_0 ,\trunc_ln_reg_303[26]_i_5_n_0 }));
  FDRE \trunc_ln_reg_303_reg[27] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[27]),
        .Q(trunc_ln_reg_303[27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[28] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[28]),
        .Q(trunc_ln_reg_303[28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[29] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[29]),
        .Q(trunc_ln_reg_303[29]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[2]),
        .Q(trunc_ln_reg_303[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_303_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln_reg_303_reg[2]_i_1_n_0 ,\trunc_ln_reg_303_reg[2]_i_1_n_1 ,\trunc_ln_reg_303_reg[2]_i_1_n_2 ,\trunc_ln_reg_303_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({out_memory_read_reg_266[4:2],1'b0}),
        .O({p_0_in__0[2:0],\NLW_trunc_ln_reg_303_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln_reg_303[2]_i_2_n_0 ,\trunc_ln_reg_303[2]_i_3_n_0 ,\trunc_ln_reg_303[2]_i_4_n_0 ,out_memory_read_reg_266[1]}));
  FDRE \trunc_ln_reg_303_reg[30] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[30]),
        .Q(trunc_ln_reg_303[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_303_reg[30]_i_1 
       (.CI(\trunc_ln_reg_303_reg[26]_i_1_n_0 ),
        .CO({\trunc_ln_reg_303_reg[30]_i_1_n_0 ,\trunc_ln_reg_303_reg[30]_i_1_n_1 ,\trunc_ln_reg_303_reg[30]_i_1_n_2 ,\trunc_ln_reg_303_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_266[32:29]),
        .O(p_0_in__0[30:27]),
        .S({\trunc_ln_reg_303[30]_i_2_n_0 ,\trunc_ln_reg_303[30]_i_3_n_0 ,\trunc_ln_reg_303[30]_i_4_n_0 ,\trunc_ln_reg_303[30]_i_5_n_0 }));
  FDRE \trunc_ln_reg_303_reg[31] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[31]),
        .Q(trunc_ln_reg_303[31]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[32] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[32]),
        .Q(trunc_ln_reg_303[32]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[33] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[33]),
        .Q(trunc_ln_reg_303[33]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[34] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[34]),
        .Q(trunc_ln_reg_303[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_303_reg[34]_i_1 
       (.CI(\trunc_ln_reg_303_reg[30]_i_1_n_0 ),
        .CO({\trunc_ln_reg_303_reg[34]_i_1_n_0 ,\trunc_ln_reg_303_reg[34]_i_1_n_1 ,\trunc_ln_reg_303_reg[34]_i_1_n_2 ,\trunc_ln_reg_303_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_266[36:33]),
        .O(p_0_in__0[34:31]),
        .S({\trunc_ln_reg_303[34]_i_2_n_0 ,\trunc_ln_reg_303[34]_i_3_n_0 ,\trunc_ln_reg_303[34]_i_4_n_0 ,\trunc_ln_reg_303[34]_i_5_n_0 }));
  FDRE \trunc_ln_reg_303_reg[35] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[35]),
        .Q(trunc_ln_reg_303[35]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[36] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[36]),
        .Q(trunc_ln_reg_303[36]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[37] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[37]),
        .Q(trunc_ln_reg_303[37]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[38] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[38]),
        .Q(trunc_ln_reg_303[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_303_reg[38]_i_1 
       (.CI(\trunc_ln_reg_303_reg[34]_i_1_n_0 ),
        .CO({\trunc_ln_reg_303_reg[38]_i_1_n_0 ,\trunc_ln_reg_303_reg[38]_i_1_n_1 ,\trunc_ln_reg_303_reg[38]_i_1_n_2 ,\trunc_ln_reg_303_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_266[40:37]),
        .O(p_0_in__0[38:35]),
        .S({\trunc_ln_reg_303[38]_i_2_n_0 ,\trunc_ln_reg_303[38]_i_3_n_0 ,\trunc_ln_reg_303[38]_i_4_n_0 ,\trunc_ln_reg_303[38]_i_5_n_0 }));
  FDRE \trunc_ln_reg_303_reg[39] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[39]),
        .Q(trunc_ln_reg_303[39]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[3]),
        .Q(trunc_ln_reg_303[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[40] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[40]),
        .Q(trunc_ln_reg_303[40]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[41] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[41]),
        .Q(trunc_ln_reg_303[41]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[42] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[42]),
        .Q(trunc_ln_reg_303[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_303_reg[42]_i_1 
       (.CI(\trunc_ln_reg_303_reg[38]_i_1_n_0 ),
        .CO({\trunc_ln_reg_303_reg[42]_i_1_n_0 ,\trunc_ln_reg_303_reg[42]_i_1_n_1 ,\trunc_ln_reg_303_reg[42]_i_1_n_2 ,\trunc_ln_reg_303_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_266[44:41]),
        .O(p_0_in__0[42:39]),
        .S({\trunc_ln_reg_303[42]_i_2_n_0 ,\trunc_ln_reg_303[42]_i_3_n_0 ,\trunc_ln_reg_303[42]_i_4_n_0 ,\trunc_ln_reg_303[42]_i_5_n_0 }));
  FDRE \trunc_ln_reg_303_reg[43] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[43]),
        .Q(trunc_ln_reg_303[43]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[44] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[44]),
        .Q(trunc_ln_reg_303[44]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[45] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[45]),
        .Q(trunc_ln_reg_303[45]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[46] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[46]),
        .Q(trunc_ln_reg_303[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_303_reg[46]_i_1 
       (.CI(\trunc_ln_reg_303_reg[42]_i_1_n_0 ),
        .CO({\trunc_ln_reg_303_reg[46]_i_1_n_0 ,\trunc_ln_reg_303_reg[46]_i_1_n_1 ,\trunc_ln_reg_303_reg[46]_i_1_n_2 ,\trunc_ln_reg_303_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_266[48:45]),
        .O(p_0_in__0[46:43]),
        .S({\trunc_ln_reg_303[46]_i_2_n_0 ,\trunc_ln_reg_303[46]_i_3_n_0 ,\trunc_ln_reg_303[46]_i_4_n_0 ,\trunc_ln_reg_303[46]_i_5_n_0 }));
  FDRE \trunc_ln_reg_303_reg[47] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[47]),
        .Q(trunc_ln_reg_303[47]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[48] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[48]),
        .Q(trunc_ln_reg_303[48]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[49] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[49]),
        .Q(trunc_ln_reg_303[49]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[4]),
        .Q(trunc_ln_reg_303[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[50] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[50]),
        .Q(trunc_ln_reg_303[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_303_reg[50]_i_1 
       (.CI(\trunc_ln_reg_303_reg[46]_i_1_n_0 ),
        .CO({\trunc_ln_reg_303_reg[50]_i_1_n_0 ,\trunc_ln_reg_303_reg[50]_i_1_n_1 ,\trunc_ln_reg_303_reg[50]_i_1_n_2 ,\trunc_ln_reg_303_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_266[52:49]),
        .O(p_0_in__0[50:47]),
        .S({\trunc_ln_reg_303[50]_i_2_n_0 ,\trunc_ln_reg_303[50]_i_3_n_0 ,\trunc_ln_reg_303[50]_i_4_n_0 ,\trunc_ln_reg_303[50]_i_5_n_0 }));
  FDRE \trunc_ln_reg_303_reg[51] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[51]),
        .Q(trunc_ln_reg_303[51]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[52] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[52]),
        .Q(trunc_ln_reg_303[52]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[53] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[53]),
        .Q(trunc_ln_reg_303[53]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[54] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[54]),
        .Q(trunc_ln_reg_303[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_303_reg[54]_i_1 
       (.CI(\trunc_ln_reg_303_reg[50]_i_1_n_0 ),
        .CO({\trunc_ln_reg_303_reg[54]_i_1_n_0 ,\trunc_ln_reg_303_reg[54]_i_1_n_1 ,\trunc_ln_reg_303_reg[54]_i_1_n_2 ,\trunc_ln_reg_303_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_266[56:53]),
        .O(p_0_in__0[54:51]),
        .S({\trunc_ln_reg_303[54]_i_2_n_0 ,\trunc_ln_reg_303[54]_i_3_n_0 ,\trunc_ln_reg_303[54]_i_4_n_0 ,\trunc_ln_reg_303[54]_i_5_n_0 }));
  FDRE \trunc_ln_reg_303_reg[55] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[55]),
        .Q(trunc_ln_reg_303[55]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[56] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[56]),
        .Q(trunc_ln_reg_303[56]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[57] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[57]),
        .Q(trunc_ln_reg_303[57]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[58] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[58]),
        .Q(trunc_ln_reg_303[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_303_reg[58]_i_1 
       (.CI(\trunc_ln_reg_303_reg[54]_i_1_n_0 ),
        .CO({\trunc_ln_reg_303_reg[58]_i_1_n_0 ,\trunc_ln_reg_303_reg[58]_i_1_n_1 ,\trunc_ln_reg_303_reg[58]_i_1_n_2 ,\trunc_ln_reg_303_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_266[60:57]),
        .O(p_0_in__0[58:55]),
        .S({\trunc_ln_reg_303[58]_i_2_n_0 ,\trunc_ln_reg_303[58]_i_3_n_0 ,\trunc_ln_reg_303[58]_i_4_n_0 ,\trunc_ln_reg_303[58]_i_5_n_0 }));
  FDRE \trunc_ln_reg_303_reg[59] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[59]),
        .Q(trunc_ln_reg_303[59]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[5]),
        .Q(trunc_ln_reg_303[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[60] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[60]),
        .Q(trunc_ln_reg_303[60]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[61] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[61]),
        .Q(trunc_ln_reg_303[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_303_reg[61]_i_2 
       (.CI(\trunc_ln_reg_303_reg[58]_i_1_n_0 ),
        .CO({\NLW_trunc_ln_reg_303_reg[61]_i_2_CO_UNCONNECTED [3:2],\trunc_ln_reg_303_reg[61]_i_2_n_2 ,\trunc_ln_reg_303_reg[61]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_memory_read_reg_266[62:61]}),
        .O({\NLW_trunc_ln_reg_303_reg[61]_i_2_O_UNCONNECTED [3],p_0_in__0[61:59]}),
        .S({1'b0,\trunc_ln_reg_303[61]_i_3_n_0 ,\trunc_ln_reg_303[61]_i_4_n_0 ,\trunc_ln_reg_303[61]_i_5_n_0 }));
  FDRE \trunc_ln_reg_303_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[6]),
        .Q(trunc_ln_reg_303[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_303_reg[6]_i_1 
       (.CI(\trunc_ln_reg_303_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln_reg_303_reg[6]_i_1_n_0 ,\trunc_ln_reg_303_reg[6]_i_1_n_1 ,\trunc_ln_reg_303_reg[6]_i_1_n_2 ,\trunc_ln_reg_303_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_266[8:5]),
        .O(p_0_in__0[6:3]),
        .S({\trunc_ln_reg_303[6]_i_2_n_0 ,\trunc_ln_reg_303[6]_i_3_n_0 ,\trunc_ln_reg_303[6]_i_4_n_0 ,\trunc_ln_reg_303[6]_i_5_n_0 }));
  FDRE \trunc_ln_reg_303_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[7]),
        .Q(trunc_ln_reg_303[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[8]),
        .Q(trunc_ln_reg_303[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_303_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_303_reg[61]_0 ),
        .D(p_0_in__0[9]),
        .Q(trunc_ln_reg_303[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2" *) 
module design_1_userdma_0_0_userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2
   (ap_enable_reg_pp0_iter2_reg_0,
    mOutPtr18_out,
    WEBWE,
    ap_enable_reg_pp0_iter2_reg_1,
    E,
    in_val_data_filed_V_reg_1510,
    D,
    ap_enable_reg_pp0_iter2_reg_2,
    \raddr_reg[1] ,
    dout_vld_reg,
    empty_n_reg,
    ap_rst_n_0,
    SR,
    ap_clk,
    Q,
    gmem0_WREADY,
    pop,
    ap_rst_n,
    inbuf_empty_n,
    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg,
    ap_loop_init_int_reg,
    icmp_ln23_fu_104_p2_carry__1_0,
    \raddr_reg_reg[4] ,
    empty_n);
  output ap_enable_reg_pp0_iter2_reg_0;
  output mOutPtr18_out;
  output [0:0]WEBWE;
  output ap_enable_reg_pp0_iter2_reg_1;
  output [0:0]E;
  output in_val_data_filed_V_reg_1510;
  output [1:0]D;
  output ap_enable_reg_pp0_iter2_reg_2;
  output \raddr_reg[1] ;
  output dout_vld_reg;
  output empty_n_reg;
  output ap_rst_n_0;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input gmem0_WREADY;
  input pop;
  input ap_rst_n;
  input inbuf_empty_n;
  input grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg;
  input ap_loop_init_int_reg;
  input [30:0]icmp_ln23_fu_104_p2_carry__1_0;
  input [0:0]\raddr_reg_reg[4] ;
  input empty_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [30:0]add_ln23_fu_110_p2;
  wire add_ln23_fu_110_p2_carry__0_n_0;
  wire add_ln23_fu_110_p2_carry__0_n_1;
  wire add_ln23_fu_110_p2_carry__0_n_2;
  wire add_ln23_fu_110_p2_carry__0_n_3;
  wire add_ln23_fu_110_p2_carry__1_n_0;
  wire add_ln23_fu_110_p2_carry__1_n_1;
  wire add_ln23_fu_110_p2_carry__1_n_2;
  wire add_ln23_fu_110_p2_carry__1_n_3;
  wire add_ln23_fu_110_p2_carry__2_n_0;
  wire add_ln23_fu_110_p2_carry__2_n_1;
  wire add_ln23_fu_110_p2_carry__2_n_2;
  wire add_ln23_fu_110_p2_carry__2_n_3;
  wire add_ln23_fu_110_p2_carry__3_n_0;
  wire add_ln23_fu_110_p2_carry__3_n_1;
  wire add_ln23_fu_110_p2_carry__3_n_2;
  wire add_ln23_fu_110_p2_carry__3_n_3;
  wire add_ln23_fu_110_p2_carry__4_n_0;
  wire add_ln23_fu_110_p2_carry__4_n_1;
  wire add_ln23_fu_110_p2_carry__4_n_2;
  wire add_ln23_fu_110_p2_carry__4_n_3;
  wire add_ln23_fu_110_p2_carry__5_n_0;
  wire add_ln23_fu_110_p2_carry__5_n_1;
  wire add_ln23_fu_110_p2_carry__5_n_2;
  wire add_ln23_fu_110_p2_carry__5_n_3;
  wire add_ln23_fu_110_p2_carry__6_n_3;
  wire add_ln23_fu_110_p2_carry_n_0;
  wire add_ln23_fu_110_p2_carry_n_1;
  wire add_ln23_fu_110_p2_carry_n_2;
  wire add_ln23_fu_110_p2_carry_n_3;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire ap_enable_reg_pp0_iter2_reg_2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [30:0]ap_sig_allocacmp_i_1;
  wire dout_vld_reg;
  wire empty_n;
  wire empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_1;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire gmem0_WREADY;
  wire grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg;
  wire i_fu_62;
  wire \i_fu_62_reg_n_0_[0] ;
  wire \i_fu_62_reg_n_0_[10] ;
  wire \i_fu_62_reg_n_0_[11] ;
  wire \i_fu_62_reg_n_0_[12] ;
  wire \i_fu_62_reg_n_0_[13] ;
  wire \i_fu_62_reg_n_0_[14] ;
  wire \i_fu_62_reg_n_0_[15] ;
  wire \i_fu_62_reg_n_0_[16] ;
  wire \i_fu_62_reg_n_0_[17] ;
  wire \i_fu_62_reg_n_0_[18] ;
  wire \i_fu_62_reg_n_0_[19] ;
  wire \i_fu_62_reg_n_0_[1] ;
  wire \i_fu_62_reg_n_0_[20] ;
  wire \i_fu_62_reg_n_0_[21] ;
  wire \i_fu_62_reg_n_0_[22] ;
  wire \i_fu_62_reg_n_0_[23] ;
  wire \i_fu_62_reg_n_0_[24] ;
  wire \i_fu_62_reg_n_0_[25] ;
  wire \i_fu_62_reg_n_0_[26] ;
  wire \i_fu_62_reg_n_0_[27] ;
  wire \i_fu_62_reg_n_0_[28] ;
  wire \i_fu_62_reg_n_0_[29] ;
  wire \i_fu_62_reg_n_0_[2] ;
  wire \i_fu_62_reg_n_0_[30] ;
  wire \i_fu_62_reg_n_0_[3] ;
  wire \i_fu_62_reg_n_0_[4] ;
  wire \i_fu_62_reg_n_0_[5] ;
  wire \i_fu_62_reg_n_0_[6] ;
  wire \i_fu_62_reg_n_0_[7] ;
  wire \i_fu_62_reg_n_0_[8] ;
  wire \i_fu_62_reg_n_0_[9] ;
  wire icmp_ln23_fu_104_p2;
  wire icmp_ln23_fu_104_p2_carry__0_n_0;
  wire icmp_ln23_fu_104_p2_carry__0_n_1;
  wire icmp_ln23_fu_104_p2_carry__0_n_2;
  wire icmp_ln23_fu_104_p2_carry__0_n_3;
  wire [30:0]icmp_ln23_fu_104_p2_carry__1_0;
  wire icmp_ln23_fu_104_p2_carry__1_n_2;
  wire icmp_ln23_fu_104_p2_carry__1_n_3;
  wire icmp_ln23_fu_104_p2_carry_n_0;
  wire icmp_ln23_fu_104_p2_carry_n_1;
  wire icmp_ln23_fu_104_p2_carry_n_2;
  wire icmp_ln23_fu_104_p2_carry_n_3;
  wire \icmp_ln23_reg_142[0]_i_1_n_0 ;
  wire \icmp_ln23_reg_142_reg_n_0_[0] ;
  wire in_val_data_filed_V_reg_1510;
  wire inbuf_empty_n;
  wire mOutPtr18_out;
  wire pop;
  wire \raddr_reg[1] ;
  wire [0:0]\raddr_reg_reg[4] ;
  wire [3:1]NLW_add_ln23_fu_110_p2_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln23_fu_110_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln23_fu_104_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln23_fu_104_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln23_fu_104_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln23_fu_104_p2_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln23_fu_110_p2_carry
       (.CI(1'b0),
        .CO({add_ln23_fu_110_p2_carry_n_0,add_ln23_fu_110_p2_carry_n_1,add_ln23_fu_110_p2_carry_n_2,add_ln23_fu_110_p2_carry_n_3}),
        .CYINIT(ap_sig_allocacmp_i_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln23_fu_110_p2[4:1]),
        .S(ap_sig_allocacmp_i_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln23_fu_110_p2_carry__0
       (.CI(add_ln23_fu_110_p2_carry_n_0),
        .CO({add_ln23_fu_110_p2_carry__0_n_0,add_ln23_fu_110_p2_carry__0_n_1,add_ln23_fu_110_p2_carry__0_n_2,add_ln23_fu_110_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln23_fu_110_p2[8:5]),
        .S(ap_sig_allocacmp_i_1[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln23_fu_110_p2_carry__1
       (.CI(add_ln23_fu_110_p2_carry__0_n_0),
        .CO({add_ln23_fu_110_p2_carry__1_n_0,add_ln23_fu_110_p2_carry__1_n_1,add_ln23_fu_110_p2_carry__1_n_2,add_ln23_fu_110_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln23_fu_110_p2[12:9]),
        .S(ap_sig_allocacmp_i_1[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln23_fu_110_p2_carry__2
       (.CI(add_ln23_fu_110_p2_carry__1_n_0),
        .CO({add_ln23_fu_110_p2_carry__2_n_0,add_ln23_fu_110_p2_carry__2_n_1,add_ln23_fu_110_p2_carry__2_n_2,add_ln23_fu_110_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln23_fu_110_p2[16:13]),
        .S(ap_sig_allocacmp_i_1[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln23_fu_110_p2_carry__3
       (.CI(add_ln23_fu_110_p2_carry__2_n_0),
        .CO({add_ln23_fu_110_p2_carry__3_n_0,add_ln23_fu_110_p2_carry__3_n_1,add_ln23_fu_110_p2_carry__3_n_2,add_ln23_fu_110_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln23_fu_110_p2[20:17]),
        .S(ap_sig_allocacmp_i_1[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln23_fu_110_p2_carry__4
       (.CI(add_ln23_fu_110_p2_carry__3_n_0),
        .CO({add_ln23_fu_110_p2_carry__4_n_0,add_ln23_fu_110_p2_carry__4_n_1,add_ln23_fu_110_p2_carry__4_n_2,add_ln23_fu_110_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln23_fu_110_p2[24:21]),
        .S(ap_sig_allocacmp_i_1[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln23_fu_110_p2_carry__5
       (.CI(add_ln23_fu_110_p2_carry__4_n_0),
        .CO({add_ln23_fu_110_p2_carry__5_n_0,add_ln23_fu_110_p2_carry__5_n_1,add_ln23_fu_110_p2_carry__5_n_2,add_ln23_fu_110_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln23_fu_110_p2[28:25]),
        .S(ap_sig_allocacmp_i_1[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln23_fu_110_p2_carry__6
       (.CI(add_ln23_fu_110_p2_carry__5_n_0),
        .CO({NLW_add_ln23_fu_110_p2_carry__6_CO_UNCONNECTED[3:1],add_ln23_fu_110_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln23_fu_110_p2_carry__6_O_UNCONNECTED[3:2],add_ln23_fu_110_p2[30:29]}),
        .S({1'b0,1'b0,ap_sig_allocacmp_i_1[30:29]}));
  LUT6 #(
    .INIT(64'h757575FF75757575)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(gmem0_WREADY),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(\icmp_ln23_reg_142_reg_n_0_[0] ),
        .I4(inbuf_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABAAFF00ABAA)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .I1(\icmp_ln23_reg_142_reg_n_0_[0] ),
        .I2(inbuf_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(gmem0_WREADY),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SR));
  LUT6 #(
    .INIT(64'h0A08AA080000AA00)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_rst_n),
        .I1(inbuf_empty_n),
        .I2(\icmp_ln23_reg_142_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(gmem0_WREADY),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFFFFFAAAAAAAA)) 
    dout_vld_i_1__11
       (.I0(empty_n),
        .I1(ap_loop_init_int_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln23_reg_142_reg_n_0_[0] ),
        .I4(Q[1]),
        .I5(inbuf_empty_n),
        .O(empty_n_reg));
  design_1_userdma_0_0_userdma_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln23_fu_104_p2),
        .D(D),
        .E(i_fu_62),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8}),
        .SR(SR),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm[5]_i_2_n_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_done_cache_reg_1(\icmp_ln23_reg_142_reg_n_0_[0] ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_1),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_2),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_0),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_i_1(ap_sig_allocacmp_i_1),
        .gmem0_WREADY(gmem0_WREADY),
        .grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg),
        .grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_49),
        .\i_fu_62_reg[0] (add_ln23_fu_110_p2[0]),
        .\i_fu_62_reg[30] ({\i_fu_62_reg_n_0_[30] ,\i_fu_62_reg_n_0_[29] ,\i_fu_62_reg_n_0_[28] ,\i_fu_62_reg_n_0_[27] ,\i_fu_62_reg_n_0_[26] ,\i_fu_62_reg_n_0_[25] ,\i_fu_62_reg_n_0_[24] ,\i_fu_62_reg_n_0_[23] ,\i_fu_62_reg_n_0_[22] ,\i_fu_62_reg_n_0_[21] ,\i_fu_62_reg_n_0_[20] ,\i_fu_62_reg_n_0_[19] ,\i_fu_62_reg_n_0_[18] ,\i_fu_62_reg_n_0_[17] ,\i_fu_62_reg_n_0_[16] ,\i_fu_62_reg_n_0_[15] ,\i_fu_62_reg_n_0_[14] ,\i_fu_62_reg_n_0_[13] ,\i_fu_62_reg_n_0_[12] ,\i_fu_62_reg_n_0_[11] ,\i_fu_62_reg_n_0_[10] ,\i_fu_62_reg_n_0_[9] ,\i_fu_62_reg_n_0_[8] ,\i_fu_62_reg_n_0_[7] ,\i_fu_62_reg_n_0_[6] ,\i_fu_62_reg_n_0_[5] ,\i_fu_62_reg_n_0_[4] ,\i_fu_62_reg_n_0_[3] ,\i_fu_62_reg_n_0_[2] ,\i_fu_62_reg_n_0_[1] ,\i_fu_62_reg_n_0_[0] }),
        .icmp_ln23_fu_104_p2_carry__1(icmp_ln23_fu_104_p2_carry__1_0),
        .inbuf_empty_n(inbuf_empty_n),
        .\trunc_ln23_reg_314_reg[30] ({flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46}));
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    full_n_i_3
       (.I0(flow_control_loop_pipe_sequential_init_U_n_1),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(gmem0_WREADY),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ap_enable_reg_pp0_iter2_reg_1));
  FDRE \i_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[0]),
        .Q(\i_fu_62_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[10]),
        .Q(\i_fu_62_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[11]),
        .Q(\i_fu_62_reg_n_0_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[12]),
        .Q(\i_fu_62_reg_n_0_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[13]),
        .Q(\i_fu_62_reg_n_0_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[14]),
        .Q(\i_fu_62_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[15]),
        .Q(\i_fu_62_reg_n_0_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[16]),
        .Q(\i_fu_62_reg_n_0_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[17]),
        .Q(\i_fu_62_reg_n_0_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[18]),
        .Q(\i_fu_62_reg_n_0_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[19]),
        .Q(\i_fu_62_reg_n_0_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[1]),
        .Q(\i_fu_62_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[20]),
        .Q(\i_fu_62_reg_n_0_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[21]),
        .Q(\i_fu_62_reg_n_0_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[22]),
        .Q(\i_fu_62_reg_n_0_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[23]),
        .Q(\i_fu_62_reg_n_0_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[24]),
        .Q(\i_fu_62_reg_n_0_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[25]),
        .Q(\i_fu_62_reg_n_0_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[26]),
        .Q(\i_fu_62_reg_n_0_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[27]),
        .Q(\i_fu_62_reg_n_0_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[28]),
        .Q(\i_fu_62_reg_n_0_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[29]),
        .Q(\i_fu_62_reg_n_0_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[2]),
        .Q(\i_fu_62_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[30]),
        .Q(\i_fu_62_reg_n_0_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[3]),
        .Q(\i_fu_62_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[4]),
        .Q(\i_fu_62_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[5]),
        .Q(\i_fu_62_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[6]),
        .Q(\i_fu_62_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[7]),
        .Q(\i_fu_62_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[8]),
        .Q(\i_fu_62_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_62_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln23_fu_110_p2[9]),
        .Q(\i_fu_62_reg_n_0_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  CARRY4 icmp_ln23_fu_104_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln23_fu_104_p2_carry_n_0,icmp_ln23_fu_104_p2_carry_n_1,icmp_ln23_fu_104_p2_carry_n_2,icmp_ln23_fu_104_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln23_fu_104_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8}));
  CARRY4 icmp_ln23_fu_104_p2_carry__0
       (.CI(icmp_ln23_fu_104_p2_carry_n_0),
        .CO({icmp_ln23_fu_104_p2_carry__0_n_0,icmp_ln23_fu_104_p2_carry__0_n_1,icmp_ln23_fu_104_p2_carry__0_n_2,icmp_ln23_fu_104_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln23_fu_104_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}));
  CARRY4 icmp_ln23_fu_104_p2_carry__1
       (.CI(icmp_ln23_fu_104_p2_carry__0_n_0),
        .CO({NLW_icmp_ln23_fu_104_p2_carry__1_CO_UNCONNECTED[3],icmp_ln23_fu_104_p2,icmp_ln23_fu_104_p2_carry__1_n_2,icmp_ln23_fu_104_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln23_fu_104_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46}));
  LUT6 #(
    .INIT(64'hA8AAA8AACCCCA8AA)) 
    \icmp_ln23_reg_142[0]_i_1 
       (.I0(icmp_ln23_fu_104_p2),
        .I1(\icmp_ln23_reg_142_reg_n_0_[0] ),
        .I2(inbuf_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(gmem0_WREADY),
        .O(\icmp_ln23_reg_142[0]_i_1_n_0 ));
  FDRE \icmp_ln23_reg_142_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln23_reg_142[0]_i_1_n_0 ),
        .Q(\icmp_ln23_reg_142_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6AAA6AAA6AAAAAAA)) 
    \mOutPtr[6]_i_1__1 
       (.I0(pop),
        .I1(flow_control_loop_pipe_sequential_init_U_n_1),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(gmem0_WREADY),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000E0000000)) 
    \mOutPtr[6]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(gmem0_WREADY),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(flow_control_loop_pipe_sequential_init_U_n_1),
        .I5(pop),
        .O(mOutPtr18_out));
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_2__3
       (.I0(ap_rst_n),
        .I1(dout_vld_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hA2AAAAAAFFFFFFFF)) 
    mem_reg_i_37
       (.I0(inbuf_empty_n),
        .I1(Q[1]),
        .I2(\icmp_ln23_reg_142_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_loop_init_int_reg),
        .I5(empty_n),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'h45450045)) 
    mem_reg_i_3__0
       (.I0(\icmp_ln23_reg_142_reg_n_0_[0] ),
        .I1(inbuf_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(gmem0_WREADY),
        .O(in_val_data_filed_V_reg_1510));
  LUT5 #(
    .INIT(32'hE0000000)) 
    mem_reg_i_4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(gmem0_WREADY),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(flow_control_loop_pipe_sequential_init_U_n_1),
        .O(WEBWE));
  LUT2 #(
    .INIT(4'hB)) 
    \raddr_reg[4]_i_2 
       (.I0(dout_vld_reg),
        .I1(\raddr_reg_reg[4] ),
        .O(\raddr_reg[1] ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
