<strong>verilog-project</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre>nil</pre></br>
<ul>  <li>Automatically becomes buffer-local when set.</li></ul></br>
<strong id="documentation">Documentation:</strong></br>
Default name of Project for Verilog header.</br>
If set will become buffer local.