

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Wed Nov 03 20:54:14 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4620 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATDbits	set	3980
    48  0000                     _PORTD	set	3971
    49  0000                     _TRISDbits	set	3989
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  00FFD2                     __pcinit:
    55                           	callstack 0
    56  00FFD2                     start_initialization:
    57                           	callstack 0
    58  00FFD2                     __initialization:
    59                           	callstack 0
    60  00FFD2                     end_of_initialization:
    61                           	callstack 0
    62  00FFD2                     __end_of__initialization:
    63                           	callstack 0
    64  00FFD2  0100               	movlb	0
    65  00FFD4  EFEC  F07F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73  000001                     	ds	2
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 75 in file "led_blink.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg, status,2, status,0
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    94 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    96 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    97 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    98 ;;Total ram usage:        2 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107  00FFD8                     __ptext0:
   108                           	callstack 0
   109  00FFD8                     _main:
   110                           	callstack 31
   111  00FFD8                     
   112                           ;led_blink.c: 77:     TRISDbits.RD3 = 0u;
   113  00FFD8  9695               	bcf	149,3,c	;volatile
   114  00FFDA                     
   115                           ;led_blink.c: 78:     PORTD = 0x00u;
   116  00FFDA  0E00               	movlw	0
   117  00FFDC  6E83               	movwf	131,c	;volatile
   118  00FFDE                     l696:
   119                           
   120                           ;led_blink.c: 82:         LATDbits.LATD3 ^= 0x01u;
   121  00FFDE  768C               	btg	140,3,c	;volatile
   122  00FFE0                     
   123                           ;led_blink.c: 83:         _delay((unsigned long)((500)*(40000000U/4000.0)));
   124  00FFE0  0E1A               	movlw	26
   125  00FFE2  6E02               	movwf	(??_main+1)^0,c
   126  00FFE4  0E5E               	movlw	94
   127  00FFE6  6E01               	movwf	??_main^0,c
   128  00FFE8  0E6E               	movlw	110
   129  00FFEA                     u17:
   130  00FFEA  2EE8               	decfsz	wreg,f,c
   131  00FFEC  D7FE               	bra	u17
   132  00FFEE  2E01               	decfsz	??_main^0,f,c
   133  00FFF0  D7FC               	bra	u17
   134  00FFF2  2E02               	decfsz	(??_main+1)^0,f,c
   135  00FFF4  D7FA               	bra	u17
   136  00FFF6  D000               	nop2	
   137  00FFF8  EFEF  F07F         	goto	l696
   138  00FFFC  EF00  F000         	goto	start
   139  010000                     __end_of_main:
   140                           	callstack 0
   141  0000                     
   142                           	psect	rparam
   143  0000                     
   144                           	psect	idloc
   145                           
   146                           ;Config register IDLOC0 @ 0x200000
   147                           ;	unspecified, using default values
   148  200000                     	org	2097152
   149  200000  FF                 	db	255
   150                           
   151                           ;Config register IDLOC1 @ 0x200001
   152                           ;	unspecified, using default values
   153  200001                     	org	2097153
   154  200001  FF                 	db	255
   155                           
   156                           ;Config register IDLOC2 @ 0x200002
   157                           ;	unspecified, using default values
   158  200002                     	org	2097154
   159  200002  FF                 	db	255
   160                           
   161                           ;Config register IDLOC3 @ 0x200003
   162                           ;	unspecified, using default values
   163  200003                     	org	2097155
   164  200003  FF                 	db	255
   165                           
   166                           ;Config register IDLOC4 @ 0x200004
   167                           ;	unspecified, using default values
   168  200004                     	org	2097156
   169  200004  FF                 	db	255
   170                           
   171                           ;Config register IDLOC5 @ 0x200005
   172                           ;	unspecified, using default values
   173  200005                     	org	2097157
   174  200005  FF                 	db	255
   175                           
   176                           ;Config register IDLOC6 @ 0x200006
   177                           ;	unspecified, using default values
   178  200006                     	org	2097158
   179  200006  FF                 	db	255
   180                           
   181                           ;Config register IDLOC7 @ 0x200007
   182                           ;	unspecified, using default values
   183  200007                     	org	2097159
   184  200007  FF                 	db	255
   185                           
   186                           	psect	config
   187                           
   188                           ; Padding undefined space
   189  300000                     	org	3145728
   190  300000  FF                 	db	255
   191                           
   192                           ;Config register CONFIG1H @ 0x300001
   193                           ;	Oscillator Selection bits
   194                           ;	OSC = HSPLL, HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)
   195                           ;	Fail-Safe Clock Monitor Enable bit
   196                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   197                           ;	Internal/External Oscillator Switchover bit
   198                           ;	IESO = OFF, Oscillator Switchover mode disabled
   199  300001                     	org	3145729
   200  300001  06                 	db	6
   201                           
   202                           ;Config register CONFIG2L @ 0x300002
   203                           ;	Power-up Timer Enable bit
   204                           ;	PWRT = OFF, PWRT disabled
   205                           ;	Brown-out Reset Enable bits
   206                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   207                           ;	Brown Out Reset Voltage bits
   208                           ;	BORV = 3, Minimum setting
   209  300002                     	org	3145730
   210  300002  1F                 	db	31
   211                           
   212                           ;Config register CONFIG2H @ 0x300003
   213                           ;	Watchdog Timer Enable bit
   214                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   215                           ;	Watchdog Timer Postscale Select bits
   216                           ;	WDTPS = 32768, 1:32768
   217  300003                     	org	3145731
   218  300003  1E                 	db	30
   219                           
   220                           ; Padding undefined space
   221  300004                     	org	3145732
   222  300004  FF                 	db	255
   223                           
   224                           ;Config register CONFIG3H @ 0x300005
   225                           ;	CCP2 MUX bit
   226                           ;	CCP2MX = PORTBE, CCP2 input/output is multiplexed with RB3
   227                           ;	PORTB A/D Enable bit
   228                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   229                           ;	Low-Power Timer1 Oscillator Enable bit
   230                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   231                           ;	MCLR Pin Enable bit
   232                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   233  300005                     	org	3145733
   234  300005  80                 	db	128
   235                           
   236                           ;Config register CONFIG4L @ 0x300006
   237                           ;	Stack Full/Underflow Reset Enable bit
   238                           ;	STVREN = ON, Stack full/underflow will cause Reset
   239                           ;	Single-Supply ICSP Enable bit
   240                           ;	LVP = OFF, Single-Supply ICSP disabled
   241                           ;	Extended Instruction Set Enable bit
   242                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   243                           ;	Background Debugger Enable bit
   244                           ;	DEBUG = 0x1, unprogrammed default
   245  300006                     	org	3145734
   246  300006  81                 	db	129
   247                           
   248                           ; Padding undefined space
   249  300007                     	org	3145735
   250  300007  FF                 	db	255
   251                           
   252                           ;Config register CONFIG5L @ 0x300008
   253                           ;	Code Protection bit
   254                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   255                           ;	Code Protection bit
   256                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   257                           ;	Code Protection bit
   258                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   259                           ;	Code Protection bit
   260                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   261  300008                     	org	3145736
   262  300008  0F                 	db	15
   263                           
   264                           ;Config register CONFIG5H @ 0x300009
   265                           ;	Boot Block Code Protection bit
   266                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   267                           ;	Data EEPROM Code Protection bit
   268                           ;	CPD = OFF, Data EEPROM not code-protected
   269  300009                     	org	3145737
   270  300009  C0                 	db	192
   271                           
   272                           ;Config register CONFIG6L @ 0x30000A
   273                           ;	Write Protection bit
   274                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   275                           ;	Write Protection bit
   276                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   277                           ;	Write Protection bit
   278                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   279                           ;	Write Protection bit
   280                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   281  30000A                     	org	3145738
   282  30000A  0F                 	db	15
   283                           
   284                           ;Config register CONFIG6H @ 0x30000B
   285                           ;	Configuration Register Write Protection bit
   286                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   287                           ;	Boot Block Write Protection bit
   288                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   289                           ;	Data EEPROM Write Protection bit
   290                           ;	WRTD = OFF, Data EEPROM not write-protected
   291  30000B                     	org	3145739
   292  30000B  E0                 	db	224
   293                           
   294                           ;Config register CONFIG7L @ 0x30000C
   295                           ;	Table Read Protection bit
   296                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   297                           ;	Table Read Protection bit
   298                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   299                           ;	Table Read Protection bit
   300                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   301                           ;	Table Read Protection bit
   302                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   303  30000C                     	org	3145740
   304  30000C  0F                 	db	15
   305                           
   306                           ;Config register CONFIG7H @ 0x30000D
   307                           ;	Boot Block Table Read Protection bit
   308                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   309  30000D                     	org	3145741
   310  30000D  40                 	db	64
   311                           tosu	equ	0xFFF
   312                           tosh	equ	0xFFE
   313                           tosl	equ	0xFFD
   314                           stkptr	equ	0xFFC
   315                           pclatu	equ	0xFFB
   316                           pclath	equ	0xFFA
   317                           pcl	equ	0xFF9
   318                           tblptru	equ	0xFF8
   319                           tblptrh	equ	0xFF7
   320                           tblptrl	equ	0xFF6
   321                           tablat	equ	0xFF5
   322                           prodh	equ	0xFF4
   323                           prodl	equ	0xFF3
   324                           indf0	equ	0xFEF
   325                           postinc0	equ	0xFEE
   326                           postdec0	equ	0xFED
   327                           preinc0	equ	0xFEC
   328                           plusw0	equ	0xFEB
   329                           fsr0h	equ	0xFEA
   330                           fsr0l	equ	0xFE9
   331                           wreg	equ	0xFE8
   332                           indf1	equ	0xFE7
   333                           postinc1	equ	0xFE6
   334                           postdec1	equ	0xFE5
   335                           preinc1	equ	0xFE4
   336                           plusw1	equ	0xFE3
   337                           fsr1h	equ	0xFE2
   338                           fsr1l	equ	0xFE1
   339                           bsr	equ	0xFE0
   340                           indf2	equ	0xFDF
   341                           postinc2	equ	0xFDE
   342                           postdec2	equ	0xFDD
   343                           preinc2	equ	0xFDC
   344                           plusw2	equ	0xFDB
   345                           fsr2h	equ	0xFDA
   346                           fsr2l	equ	0xFD9
   347                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      2       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      2       2       1        1.6%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
ABS                  0      0       0      34        0.0%
BITBANK15           80      0       0      35        0.0%
BANK15              80      0       0      36        0.0%
BIGRAM             F7F      0       0      37        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Wed Nov 03 20:54:14 2021

                     u17 FFEA                      l692 FFD8                      l694 FFDA  
                    l696 FFDE                      l698 FFE0                      wreg 000FE8  
                   _main FFD8                     start 0000             ___param_bank 000000  
                  ?_main 0001                    _PORTD 000F83          __initialization FFD2  
           __end_of_main 0000                   ??_main 0001            __activetblptr 000000  
             __accesstop 0080  __end_of__initialization FFD2            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit FFD2                  __ramtop 1000                  __ptext0 FFD8  
   end_of_initialization FFD2                _TRISDbits 000F95      start_initialization FFD2  
               _LATDbits 000F8C                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0028  
