<profile>

<section name = "Vivado HLS Report for 'FC_128_8_s'" level="0">
<item name = "Date">Wed Jun 12 19:04:15 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">ULTRA_HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.714, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">433, 149361, 433, 149361, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1025, 1025, 3, 1, 1, 1024, yes</column>
<column name="- Loop 2">9, 9, 3, 1, 1, 8, yes</column>
<column name="- Loop 3">1176, 149352, 1176, -, -, 1 ~ 127, no</column>
<column name=" + Loop 3.1">129, 129, 3, 1, 1, 128, yes</column>
<column name=" + Loop 3.2">1042, 1042, 20, 1, 1, 1024, yes</column>
<column name="- Loop 4">416, 18560, 2, 1, 1, 416 ~ 18560, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 4, -, -</column>
<column name="Expression">-, -, 0, 741</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 8, 430, 92</column>
<column name="Memory">16, -, 12, 2</column>
<column name="Multiplexer">-, -, -, 426</column>
<column name="Register">0, -, 1562, 224</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">5, 5, 1, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ultra_mul_32ns_30Zio_U153">ultra_mul_32ns_30Zio, 0, 4, 215, 1</column>
<column name="ultra_mul_32s_32sbkb_U150">ultra_mul_32s_32sbkb, 0, 4, 215, 1</column>
<column name="ultra_mux_832_12_Yie_U151">ultra_mux_832_12_Yie, 0, 0, 0, 45</column>
<column name="ultra_mux_832_12_Yie_U152">ultra_mux_832_12_Yie, 0, 0, 0, 45</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ultra_mac_muladd_VhK_U156">ultra_mac_muladd_VhK, i0 * i1 + i2</column>
<column name="ultra_mul_mul_12s0iy_U157">ultra_mul_mul_12s0iy, i0 * i1</column>
<column name="ultra_mul_mul_16scud_U154">ultra_mul_mul_16scud, i0 * i0</column>
<column name="ultra_mul_mul_16scud_U155">ultra_mul_mul_16scud, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="B_V_5_0_U">FC_128_8_s_B_V_5_0, 1, 0, 0, 128, 12, 1, 1536</column>
<column name="B_V_5_1_U">FC_128_8_s_B_V_5_0, 1, 0, 0, 128, 12, 1, 1536</column>
<column name="B_V_5_2_U">FC_128_8_s_B_V_5_0, 1, 0, 0, 128, 12, 1, 1536</column>
<column name="B_V_5_3_U">FC_128_8_s_B_V_5_0, 1, 0, 0, 128, 12, 1, 1536</column>
<column name="B_V_5_4_U">FC_128_8_s_B_V_5_0, 1, 0, 0, 128, 12, 1, 1536</column>
<column name="B_V_5_5_U">FC_128_8_s_B_V_5_0, 1, 0, 0, 128, 12, 1, 1536</column>
<column name="B_V_5_6_U">FC_128_8_s_B_V_5_0, 1, 0, 0, 128, 12, 1, 1536</column>
<column name="B_V_5_7_U">FC_128_8_s_B_V_5_0, 1, 0, 0, 128, 12, 1, 1536</column>
<column name="bias_V_11_U">FC_128_8_s_bias_VXh4, 0, 12, 2, 8, 12, 1, 96</column>
<column name="A_V_5_0_U">FC_144_128_s_A_V_Bew, 1, 0, 0, 16, 12, 1, 192</column>
<column name="A_V_5_1_U">FC_144_128_s_A_V_Bew, 1, 0, 0, 16, 12, 1, 192</column>
<column name="A_V_5_2_U">FC_144_128_s_A_V_Bew, 1, 0, 0, 16, 12, 1, 192</column>
<column name="A_V_5_3_U">FC_144_128_s_A_V_Bew, 1, 0, 0, 16, 12, 1, 192</column>
<column name="A_V_5_4_U">FC_144_128_s_A_V_Bew, 1, 0, 0, 16, 12, 1, 192</column>
<column name="A_V_5_5_U">FC_144_128_s_A_V_Bew, 1, 0, 0, 16, 12, 1, 192</column>
<column name="A_V_5_6_U">FC_144_128_s_A_V_Bew, 1, 0, 0, 16, 12, 1, 192</column>
<column name="A_V_5_7_U">FC_144_128_s_A_V_Bew, 1, 0, 0, 16, 12, 1, 192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="KER_bound_fu_793_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_10_fu_1224_p2">+, 0, 0, 13, 4, 1</column>
<column name="i_11_fu_880_p2">+, 0, 0, 13, 1, 4</column>
<column name="i_1_fu_833_p2">+, 0, 0, 15, 8, 1</column>
<column name="i_8_fu_1258_p2">+, 0, 0, 13, 4, 1</column>
<column name="i_9_fu_806_p2">+, 0, 0, 38, 31, 1</column>
<column name="indvar_flatten_next7_fu_874_p2">+, 0, 0, 13, 11, 1</column>
<column name="indvar_flatten_next_fu_1176_p2">+, 0, 0, 13, 11, 1</column>
<column name="j_4_fu_1182_p2">+, 0, 0, 15, 1, 8</column>
<column name="j_5_fu_922_p2">+, 0, 0, 15, 1, 8</column>
<column name="num_img_3_fu_821_p2">+, 0, 0, 21, 15, 1</column>
<column name="r_V_4_tr_fu_1015_p2">+, 0, 0, 38, 31, 31</column>
<column name="neg_mul_fu_1122_p2">-, 0, 0, 68, 1, 61</column>
<column name="neg_ti_fu_1146_p2">-, 0, 0, 23, 1, 16</column>
<column name="p_neg_fu_1038_p2">-, 0, 0, 38, 1, 31</column>
<column name="tmp_60_fu_1063_p2">-, 0, 0, 28, 1, 21</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state44_pp2_stage0_iter19">and, 0, 0, 2, 1, 1</column>
<column name="exitcond2_fu_1252_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="exitcond4_fu_827_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="exitcond5_fu_886_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="exitcond_flatten8_fu_868_p2">icmp, 0, 0, 13, 11, 12</column>
<column name="exitcond_flatten_fu_1170_p2">icmp, 0, 0, 13, 11, 12</column>
<column name="exitcond_fu_1188_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="ifzero_fu_957_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="tmp_43_fu_765_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="tmp_45_fu_816_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_46_fu_801_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_i_fu_1107_p2">icmp, 0, 0, 18, 30, 6</column>
<column name="tmp_s_fu_760_p2">icmp, 0, 0, 13, 16, 3</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state47_pp3_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state51_pp4_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="Outbuf_V_fu_1163_p3">select, 0, 0, 16, 1, 1</column>
<column name="arrayNo3_cast_mid2_v_fu_1202_p3">select, 0, 0, 8, 1, 8</column>
<column name="grp_fu_1285_p2">select, 0, 0, 31, 1, 1</column>
<column name="i_mid2_fu_1194_p3">select, 0, 0, 4, 1, 1</column>
<column name="j4_mid2_fu_892_p3">select, 0, 0, 8, 1, 1</column>
<column name="p_v_v_fu_1137_p3">select, 0, 0, 26, 1, 26</column>
<column name="tmp_56_mid2_v_fu_900_p3">select, 0, 0, 4, 1, 4</column>
<column name="tmp_61_fu_1073_p3">select, 0, 0, 21, 1, 21</column>
<column name="tmp_68_fu_1156_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp4_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">129, 28, 1, 28</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter19">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_i1_phi_fu_752_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_i3_phi_fu_685_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_j4_phi_fu_708_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_j_phi_fu_730_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_p_3_phi_fu_696_p4">9, 2, 31, 62</column>
<column name="bias_V_11_address0">15, 3, 3, 9</column>
<column name="i1_reg_748">9, 2, 4, 8</column>
<column name="i2_reg_659">9, 2, 8, 16</column>
<column name="i3_reg_681">9, 2, 4, 8</column>
<column name="i5_reg_637">9, 2, 31, 62</column>
<column name="i_reg_737">9, 2, 4, 8</column>
<column name="indvar_flatten6_reg_670">9, 2, 11, 22</column>
<column name="indvar_flatten_reg_715">9, 2, 11, 22</column>
<column name="j4_reg_704">9, 2, 8, 16</column>
<column name="j_reg_726">9, 2, 8, 16</column>
<column name="num_img_reg_648">9, 2, 15, 30</column>
<column name="p_3_reg_692">9, 2, 31, 62</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="stream_in_V_V_blk_n">9, 2, 1, 2</column>
<column name="stream_out_V_V_blk_n">9, 2, 1, 2</column>
<column name="stream_out_V_V_din">15, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_V_5_0_load_reg_1541">12, 0, 12, 0</column>
<column name="A_V_5_1_load_reg_1546">12, 0, 12, 0</column>
<column name="A_V_5_2_load_reg_1551">12, 0, 12, 0</column>
<column name="A_V_5_3_load_reg_1556">12, 0, 12, 0</column>
<column name="A_V_5_4_load_reg_1561">12, 0, 12, 0</column>
<column name="A_V_5_5_load_reg_1566">12, 0, 12, 0</column>
<column name="A_V_5_6_load_reg_1571">12, 0, 12, 0</column>
<column name="A_V_5_7_load_reg_1576">12, 0, 12, 0</column>
<column name="B_V_5_0_load_reg_1581">12, 0, 12, 0</column>
<column name="B_V_5_1_load_reg_1586">12, 0, 12, 0</column>
<column name="B_V_5_2_load_reg_1591">12, 0, 12, 0</column>
<column name="B_V_5_3_load_reg_1596">12, 0, 12, 0</column>
<column name="B_V_5_4_load_reg_1601">12, 0, 12, 0</column>
<column name="B_V_5_5_load_reg_1606">12, 0, 12, 0</column>
<column name="B_V_5_6_load_reg_1611">12, 0, 12, 0</column>
<column name="B_V_5_7_load_reg_1616">12, 0, 12, 0</column>
<column name="KER_bound_reg_1366">32, 0, 32, 0</column>
<column name="Outbuf_V_reg_1719">16, 0, 16, 0</column>
<column name="ap_CS_fsm">27, 0, 27, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter9">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter2">1, 0, 1, 0</column>
<column name="arrayNo3_cast_mid2_reg_1743">4, 0, 4, 0</column>
<column name="arrayNo3_cast_mid2_reg_1743_pp3_iter1_reg">4, 0, 4, 0</column>
<column name="arrayNo3_cast_mid2_v_reg_1738">8, 0, 8, 0</column>
<column name="arrayNo4_reg_1440">4, 0, 4, 0</column>
<column name="arrayNo_cast_reg_1398">4, 0, 4, 0</column>
<column name="arrayNo_cast_reg_1398_pp1_iter1_reg">4, 0, 4, 0</column>
<column name="bias_V_11_load_reg_1642">12, 0, 12, 0</column>
<column name="buf_V_reg_1636">31, 0, 31, 0</column>
<column name="exitcond2_reg_1769">1, 0, 1, 0</column>
<column name="exitcond2_reg_1769_pp4_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond5_reg_1428">1, 0, 1, 0</column>
<column name="exitcond_flatten8_reg_1419">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_1724">1, 0, 1, 0</column>
<column name="i1_reg_748">4, 0, 4, 0</column>
<column name="i1_reg_748_pp4_iter1_reg">4, 0, 4, 0</column>
<column name="i2_reg_659">8, 0, 8, 0</column>
<column name="i3_reg_681">4, 0, 4, 0</column>
<column name="i5_reg_637">31, 0, 31, 0</column>
<column name="i_8_reg_1773">4, 0, 4, 0</column>
<column name="i_mid2_reg_1733">4, 0, 4, 0</column>
<column name="i_mid2_reg_1733_pp3_iter1_reg">4, 0, 4, 0</column>
<column name="i_reg_737">4, 0, 4, 0</column>
<column name="ifzero_reg_1537">1, 0, 1, 0</column>
<column name="indvar_flatten6_reg_670">11, 0, 11, 0</column>
<column name="indvar_flatten_reg_715">11, 0, 11, 0</column>
<column name="j4_reg_704">8, 0, 8, 0</column>
<column name="j_5_reg_1451">8, 0, 8, 0</column>
<column name="j_reg_726">8, 0, 8, 0</column>
<column name="lhs_V_reg_1334">32, 0, 32, 0</column>
<column name="mul_reg_1704">61, 0, 61, 0</column>
<column name="multiple_V_11">12, 0, 12, 0</column>
<column name="num_img_3_reg_1384">15, 0, 15, 0</column>
<column name="num_img_reg_648">15, 0, 15, 0</column>
<column name="p_3_reg_692">31, 0, 31, 0</column>
<column name="p_s_reg_1361">32, 0, 32, 0</column>
<column name="r_V_4_tr_reg_1647">31, 0, 31, 0</column>
<column name="r_V_5_reg_1682">30, 0, 30, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp1_reg_1351">32, 0, 32, 0</column>
<column name="tmp2_reg_1356">32, 0, 32, 0</column>
<column name="tmp_46_reg_1371">1, 0, 1, 0</column>
<column name="tmp_56_mid2_v_reg_1433">4, 0, 4, 0</column>
<column name="tmp_61_reg_1667">21, 0, 21, 0</column>
<column name="tmp_64_reg_1662">19, 0, 19, 0</column>
<column name="tmp_66_reg_1657">19, 0, 19, 0</column>
<column name="tmp_66_reg_1657_pp2_iter7_reg">19, 0, 19, 0</column>
<column name="tmp_69_reg_1747">4, 0, 4, 0</column>
<column name="tmp_69_reg_1747_pp3_iter1_reg">4, 0, 4, 0</column>
<column name="tmp_70_reg_1757">12, 0, 12, 0</column>
<column name="tmp_71_reg_1778">12, 0, 12, 0</column>
<column name="tmp_72_reg_1407">12, 0, 12, 0</column>
<column name="tmp_73_reg_1402">4, 0, 4, 0</column>
<column name="tmp_73_reg_1402_pp1_iter1_reg">4, 0, 4, 0</column>
<column name="tmp_75_reg_1445">4, 0, 4, 0</column>
<column name="tmp_76_reg_1652">1, 0, 1, 0</column>
<column name="tmp_76_reg_1652_pp2_iter7_reg">1, 0, 1, 0</column>
<column name="tmp_77_reg_1688">1, 0, 1, 0</column>
<column name="tmp_78_reg_1714">26, 0, 26, 0</column>
<column name="tmp_79_reg_1709">26, 0, 26, 0</column>
<column name="tmp_79_reg_1709_pp2_iter17_reg">26, 0, 26, 0</column>
<column name="tmp_V_44_reg_1306">16, 0, 16, 0</column>
<column name="tmp_V_46_reg_1311">16, 0, 16, 0</column>
<column name="tmp_V_48_reg_1316">16, 0, 16, 0</column>
<column name="tmp_V_52_reg_1321">16, 0, 16, 0</column>
<column name="tmp_V_reg_1300">16, 0, 16, 0</column>
<column name="tmp_i_reg_1699">1, 0, 1, 0</column>
<column name="arrayNo4_reg_1440">64, 32, 4, 0</column>
<column name="exitcond5_reg_1428">64, 32, 1, 0</column>
<column name="exitcond_flatten8_reg_1419">64, 32, 1, 0</column>
<column name="ifzero_reg_1537">64, 32, 1, 0</column>
<column name="tmp_56_mid2_v_reg_1433">64, 32, 4, 0</column>
<column name="tmp_77_reg_1688">64, 32, 1, 0</column>
<column name="tmp_i_reg_1699">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="stream_in_V_V_dout">in, 16, ap_fifo, stream_in_V_V, pointer</column>
<column name="stream_in_V_V_empty_n">in, 1, ap_fifo, stream_in_V_V, pointer</column>
<column name="stream_in_V_V_read">out, 1, ap_fifo, stream_in_V_V, pointer</column>
<column name="stream_out_V_V_din">out, 16, ap_fifo, stream_out_V_V, pointer</column>
<column name="stream_out_V_V_full_n">in, 1, ap_fifo, stream_out_V_V, pointer</column>
<column name="stream_out_V_V_write">out, 1, ap_fifo, stream_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
