#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Nov 22 10:23:38 2017
# Process ID: 3616
# Current directory: D:/svn/FPGA/AX7020/course_s2/01_iic_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3452 D:\svn\FPGA\AX7020\course_s2\01_iic_test\iic_test.xpr
# Log file: D:/svn/FPGA/AX7020/course_s2/01_iic_test/vivado.log
# Journal file: D:/svn/FPGA/AX7020/course_s2/01_iic_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.xpr
set_property part xc7z020clg400-2 [current_project]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_rst_processing_system7_0_50M_0 system_processing_system7_0_axi_periph_0 system_processing_system7_0_0 system_axi_gpio_0_0 system_axi_iic_0_0}]
startgroup
set_property -dict [list CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {767} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
remove_files {d:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.upgrade_log d:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.upgrade_log}
file delete -force d:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.upgrade_log d:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.upgrade_log
generate_target all [get_files  D:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.srcs/sources_1/bd/system/system.bd] -no_script -force -quiet
export_simulation -of_objects [get_files D:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.srcs/sources_1/bd/system/system.bd] -directory D:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.runs/impl_1/system_wrapper.sysdef D:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.sdk/system_wrapper.hdf

launch_sdk -workspace D:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.sdk -hwspec D:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.sdk/system_wrapper.hdf
file copy -force D:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.runs/impl_1/system_wrapper.sysdef D:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.sdk/system_wrapper.hdf

launch_sdk -workspace D:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.sdk -hwspec D:/svn/FPGA/AX7020/course_s2/01_iic_test/iic_test.sdk/system_wrapper.hdf
