module prim_clock_gating #(
  parameter bit NoFpgaGate = 1'b0,
  parameter bit FpgaBufGlobal = 1'b1
) (
  input        clk_i,
  input        en_i,
  input        test_en_i,
  output logic clk_o
);

  prim_generic_clock_gating #(
    .NoFpgaGate(NoFpgaGate),
    .FpgaBufGlobal(FpgaBufGlobal)
  ) u_impl_generic (
    .*
  );

endmodule
