// Seed: 1891516635
module module_0 (
    input uwire id_0
);
  assign id_2 = id_2;
  reg id_3, id_4;
  id_5 :
  assert property (@(id_4) id_2) begin : LABEL_0
    id_4 = 1;
    begin : LABEL_0
      id_5 <= 1;
    end
  end
  wand id_6 = id_2 * id_5;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri id_4,
    input tri1 id_5,
    input wand id_6,
    output supply1 id_7,
    input wand id_8,
    output tri0 id_9
);
  wire id_11;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_6 = 0;
endmodule
