$date
	Wed Sep 15 20:27:28 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! y1 $end
$var wire 1 " y0 $end
$var reg 1 # a $end
$var reg 1 $ sel $end
$scope module D1 $end
$var wire 1 # a $end
$var wire 1 $ sel $end
$var wire 1 " y0 $end
$var wire 1 ! y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#5
0"
0!
0$
0#
#10
1$
#15
1"
0$
1#
#20
0"
1!
1$
#25
