LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY OR_gate_tb IS
END OR_gate_tb;

ARCHITECTURE behavior OF OR_gate_tb IS

    -- Component Declaration for the Unit Under Test (UUT)

    COMPONENT OR_gate
    PORT(
         A : IN std_logic;
         B : IN std_logic;
         Y : OUT std_logic
        );
    END COMPONENT;

    -- Inputs
    signal A : std_logic := '0';
    signal B : std_logic := '0';
    -- Output
    signal Y : std_logic;

BEGIN

    -- Instantiate the Unit Under Test (UUT)
    uut: OR_gate PORT MAP (
          A => A,
          B => B,
          Y => Y
        );

    -- Stimulus process
    stim_proc: process
    begin

        -- Case 1: A=0, B=0 -> Y=0
        A <= '0';
        B <= '0';
        wait for 100 ns;

        -- Case 2: A=0, B=1 -> Y=1
        A <= '0';
        B <= '1';
        wait for 100 ns;
        -- Case 3: A=1, B=0 -> Y=1
        A <= '1';
        B <= '0';
        wait for 100 ns;

        -- Case 4: A=1, B=1 -> Y=1
        A <= '1';
        B <= '1';
        wait for 100 ns;

        wait;
    end process;

END behavior;